
hankyo2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3bc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c0  0800a5a0  0800a5a0  0001a5a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a960  0800a960  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800a960  0800a960  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a960  0800a960  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a960  0800a960  0001a960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a964  0800a964  0001a964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a968  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cec  200001e4  0800ab4c  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ed0  0800ab4c  00020ed0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016561  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000031ee  00000000  00000000  00036775  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001030  00000000  00000000  00039968  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ec8  00000000  00000000  0003a998  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002619d  00000000  00000000  0003b860  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ccbb  00000000  00000000  000619fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d0fa4  00000000  00000000  0006e6b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013f65c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005528  00000000  00000000  0013f6d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a584 	.word	0x0800a584

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e8 	.word	0x200001e8
 800021c:	0800a584 	.word	0x0800a584

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000ce8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000cec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000cf0:	683a      	ldr	r2, [r7, #0]
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	691b      	ldr	r3, [r3, #16]
 8000cfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d02:	683a      	ldr	r2, [r7, #0]
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	d002      	beq.n	8000d0e <LL_ADC_SetGainCompensation+0x36>
 8000d08:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d0c:	e000      	b.n	8000d10 <LL_ADC_SetGainCompensation+0x38>
 8000d0e:	2200      	movs	r2, #0
 8000d10:	431a      	orrs	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	611a      	str	r2, [r3, #16]
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr

08000d22 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d22:	b480      	push	{r7}
 8000d24:	b087      	sub	sp, #28
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	60f8      	str	r0, [r7, #12]
 8000d2a:	60b9      	str	r1, [r7, #8]
 8000d2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	3330      	adds	r3, #48	; 0x30
 8000d32:	461a      	mov	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	0a1b      	lsrs	r3, r3, #8
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	f003 030c 	and.w	r3, r3, #12
 8000d3e:	4413      	add	r3, r2
 8000d40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	f003 031f 	and.w	r3, r3, #31
 8000d4c:	211f      	movs	r1, #31
 8000d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d52:	43db      	mvns	r3, r3
 8000d54:	401a      	ands	r2, r3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	0e9b      	lsrs	r3, r3, #26
 8000d5a:	f003 011f 	and.w	r1, r3, #31
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	f003 031f 	and.w	r3, r3, #31
 8000d64:	fa01 f303 	lsl.w	r3, r1, r3
 8000d68:	431a      	orrs	r2, r3
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000d6e:	bf00      	nop
 8000d70:	371c      	adds	r7, #28
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b087      	sub	sp, #28
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	60f8      	str	r0, [r7, #12]
 8000d82:	60b9      	str	r1, [r7, #8]
 8000d84:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	3314      	adds	r3, #20
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	0e5b      	lsrs	r3, r3, #25
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	f003 0304 	and.w	r3, r3, #4
 8000d96:	4413      	add	r3, r2
 8000d98:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	0d1b      	lsrs	r3, r3, #20
 8000da2:	f003 031f 	and.w	r3, r3, #31
 8000da6:	2107      	movs	r1, #7
 8000da8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dac:	43db      	mvns	r3, r3
 8000dae:	401a      	ands	r2, r3
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	0d1b      	lsrs	r3, r3, #20
 8000db4:	f003 031f 	and.w	r3, r3, #31
 8000db8:	6879      	ldr	r1, [r7, #4]
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	431a      	orrs	r2, r3
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000dc4:	bf00      	nop
 8000dc6:	371c      	adds	r7, #28
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000de8:	43db      	mvns	r3, r3
 8000dea:	401a      	ands	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f003 0318 	and.w	r3, r3, #24
 8000df2:	4908      	ldr	r1, [pc, #32]	; (8000e14 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000df4:	40d9      	lsrs	r1, r3
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	400b      	ands	r3, r1
 8000dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000dfe:	431a      	orrs	r2, r3
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000e06:	bf00      	nop
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	0007ffff 	.word	0x0007ffff

08000e18 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	691b      	ldr	r3, [r3, #16]
 8000e26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e2a:	f023 0303 	bic.w	r3, r3, #3
 8000e2e:	683a      	ldr	r2, [r7, #0]
 8000e30:	431a      	orrs	r2, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	611a      	str	r2, [r3, #16]
}
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000e42:	b480      	push	{r7}
 8000e44:	b083      	sub	sp, #12
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000e52:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	6093      	str	r3, [r2, #8]
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000e66:	b480      	push	{r7}
 8000e68:	b083      	sub	sp, #12
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000e76:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e7a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000e9e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ea2:	f043 0201 	orr.w	r2, r3, #1
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000eaa:	bf00      	nop
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000ec6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000eca:	f043 0204 	orr.w	r2, r3, #4
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eea:	b29b      	uxth	r3, r3
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f003 0304 	and.w	r3, r3, #4
 8000f08:	2b04      	cmp	r3, #4
 8000f0a:	d101      	bne.n	8000f10 <LL_ADC_IsActiveFlag_EOC+0x18>
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e000      	b.n	8000f12 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8000f10:	2300      	movs	r3, #0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr

08000f1e <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	b083      	sub	sp, #12
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2208      	movs	r2, #8
 8000f2a:	601a      	str	r2, [r3, #0]
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f40:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000f42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f44:	4907      	ldr	r1, [pc, #28]	; (8000f64 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f4c:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000f4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4013      	ands	r3, r2
 8000f54:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f56:	68fb      	ldr	r3, [r7, #12]
}
 8000f58:	bf00      	nop
 8000f5a:	3714      	adds	r7, #20
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	40021000 	.word	0x40021000

08000f68 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b094      	sub	sp, #80	; 0x50
 8000f6c:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000f6e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]
 8000f78:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000f7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
 8000f88:	611a      	str	r2, [r3, #16]
 8000f8a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000f8c:	f107 0318 	add.w	r3, r7, #24
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]
 8000fa6:	611a      	str	r2, [r3, #16]
 8000fa8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 8000faa:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000fae:	f7ff ffc3 	bl	8000f38 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	f7ff ffc0 	bl	8000f38 <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  PA1   ------> ADC1_IN2
  PA2   ------> ADC1_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc4:	463b      	mov	r3, r7
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fcc:	f003 fe0f 	bl	8004bee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fdc:	463b      	mov	r3, r7
 8000fde:	4619      	mov	r1, r3
 8000fe0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe4:	f003 fe03 	bl	8004bee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000fe8:	2304      	movs	r3, #4
 8000fea:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000fec:	2303      	movs	r3, #3
 8000fee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff4:	463b      	mov	r3, r7
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ffc:	f003 fdf7 	bl	8004bee <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001000:	2300      	movs	r3, #0
 8001002:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001004:	2300      	movs	r3, #0
 8001006:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001008:	2300      	movs	r3, #0
 800100a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800100c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001010:	4619      	mov	r1, r3
 8001012:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001016:	f003 fc2f 	bl	8004878 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800101a:	2300      	movs	r3, #0
 800101c:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS;
 800101e:	2305      	movs	r3, #5
 8001020:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001022:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001026:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001028:	2300      	movs	r3, #0
 800102a:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 800102c:	2300      	movs	r3, #0
 800102e:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001030:	2300      	movs	r3, #0
 8001032:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001034:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001038:	4619      	mov	r1, r3
 800103a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800103e:	f003 fc41 	bl	80048c4 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 8001042:	2100      	movs	r1, #0
 8001044:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001048:	f7ff fe46 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 800104c:	2100      	movs	r1, #0
 800104e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001052:	f7ff fee1 	bl	8000e18 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV4;
 8001056:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800105a:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800105c:	2300      	movs	r3, #0
 800105e:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	4619      	mov	r1, r3
 8001066:	484a      	ldr	r0, [pc, #296]	; (8001190 <MX_ADC1_Init+0x228>)
 8001068:	f003 fba2 	bl	80047b0 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 800106c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001070:	f7ff fee7 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8001074:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001078:	f7ff fef5 	bl	8000e66 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 800107c:	4b45      	ldr	r3, [pc, #276]	; (8001194 <MX_ADC1_Init+0x22c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	099b      	lsrs	r3, r3, #6
 8001082:	4a45      	ldr	r2, [pc, #276]	; (8001198 <MX_ADC1_Init+0x230>)
 8001084:	fba2 2303 	umull	r2, r3, r2, r3
 8001088:	099a      	lsrs	r2, r3, #6
 800108a:	4613      	mov	r3, r2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4413      	add	r3, r2
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	461a      	mov	r2, r3
 8001094:	4b41      	ldr	r3, [pc, #260]	; (800119c <MX_ADC1_Init+0x234>)
 8001096:	fba3 2302 	umull	r2, r3, r3, r2
 800109a:	08db      	lsrs	r3, r3, #3
 800109c:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800109e:	e002      	b.n	80010a6 <MX_ADC1_Init+0x13e>
  {
    wait_loop_index--;
 80010a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010a2:	3b01      	subs	r3, #1
 80010a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80010a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d1f9      	bne.n	80010a0 <MX_ADC1_Init+0x138>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 80010ac:	4a3c      	ldr	r2, [pc, #240]	; (80011a0 <MX_ADC1_Init+0x238>)
 80010ae:	2106      	movs	r1, #6
 80010b0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80010b4:	f7ff fe35 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 80010b8:	2203      	movs	r2, #3
 80010ba:	4939      	ldr	r1, [pc, #228]	; (80011a0 <MX_ADC1_Init+0x238>)
 80010bc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80010c0:	f7ff fe5b 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 80010c4:	227f      	movs	r2, #127	; 0x7f
 80010c6:	4936      	ldr	r1, [pc, #216]	; (80011a0 <MX_ADC1_Init+0x238>)
 80010c8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80010cc:	f7ff fe80 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_2);
 80010d0:	4a33      	ldr	r2, [pc, #204]	; (80011a0 <MX_ADC1_Init+0x238>)
 80010d2:	210c      	movs	r1, #12
 80010d4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80010d8:	f7ff fe23 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 80010dc:	2203      	movs	r2, #3
 80010de:	4930      	ldr	r1, [pc, #192]	; (80011a0 <MX_ADC1_Init+0x238>)
 80010e0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80010e4:	f7ff fe49 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 80010e8:	227f      	movs	r2, #127	; 0x7f
 80010ea:	492d      	ldr	r1, [pc, #180]	; (80011a0 <MX_ADC1_Init+0x238>)
 80010ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80010f0:	f7ff fe6e 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_3);
 80010f4:	4a2b      	ldr	r2, [pc, #172]	; (80011a4 <MX_ADC1_Init+0x23c>)
 80010f6:	2112      	movs	r1, #18
 80010f8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80010fc:	f7ff fe11 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001100:	2203      	movs	r2, #3
 8001102:	4928      	ldr	r1, [pc, #160]	; (80011a4 <MX_ADC1_Init+0x23c>)
 8001104:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001108:	f7ff fe37 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800110c:	227f      	movs	r2, #127	; 0x7f
 800110e:	4925      	ldr	r1, [pc, #148]	; (80011a4 <MX_ADC1_Init+0x23c>)
 8001110:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001114:	f7ff fe5c 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 8001118:	4a22      	ldr	r2, [pc, #136]	; (80011a4 <MX_ADC1_Init+0x23c>)
 800111a:	2118      	movs	r1, #24
 800111c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001120:	f7ff fdff 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001124:	2203      	movs	r2, #3
 8001126:	491f      	ldr	r1, [pc, #124]	; (80011a4 <MX_ADC1_Init+0x23c>)
 8001128:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800112c:	f7ff fe25 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 8001130:	227f      	movs	r2, #127	; 0x7f
 8001132:	491c      	ldr	r1, [pc, #112]	; (80011a4 <MX_ADC1_Init+0x23c>)
 8001134:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001138:	f7ff fe4a 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_1);
 800113c:	4a1a      	ldr	r2, [pc, #104]	; (80011a8 <MX_ADC1_Init+0x240>)
 800113e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001142:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001146:	f7ff fdec 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 800114a:	2203      	movs	r2, #3
 800114c:	4916      	ldr	r1, [pc, #88]	; (80011a8 <MX_ADC1_Init+0x240>)
 800114e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001152:	f7ff fe12 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001156:	227f      	movs	r2, #127	; 0x7f
 8001158:	4913      	ldr	r1, [pc, #76]	; (80011a8 <MX_ADC1_Init+0x240>)
 800115a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800115e:	f7ff fe37 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_1);
 8001162:	4a11      	ldr	r2, [pc, #68]	; (80011a8 <MX_ADC1_Init+0x240>)
 8001164:	f44f 7183 	mov.w	r1, #262	; 0x106
 8001168:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800116c:	f7ff fdd9 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001170:	2203      	movs	r2, #3
 8001172:	490d      	ldr	r1, [pc, #52]	; (80011a8 <MX_ADC1_Init+0x240>)
 8001174:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001178:	f7ff fdff 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 800117c:	227f      	movs	r2, #127	; 0x7f
 800117e:	490a      	ldr	r1, [pc, #40]	; (80011a8 <MX_ADC1_Init+0x240>)
 8001180:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001184:	f7ff fe24 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 8001188:	bf00      	nop
 800118a:	3750      	adds	r7, #80	; 0x50
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	50000300 	.word	0x50000300
 8001194:	20000000 	.word	0x20000000
 8001198:	053e2d63 	.word	0x053e2d63
 800119c:	cccccccd 	.word	0xcccccccd
 80011a0:	08600004 	.word	0x08600004
 80011a4:	0c900008 	.word	0x0c900008
 80011a8:	04300002 	.word	0x04300002

080011ac <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b094      	sub	sp, #80	; 0x50
 80011b0:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80011b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80011be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]
 80011ce:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80011d0:	f107 0318 	add.w	r3, r7, #24
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011de:	463b      	mov	r3, r7
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]
 80011ec:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 80011ee:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80011f2:	f7ff fea1 	bl	8000f38 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80011f6:	2002      	movs	r0, #2
 80011f8:	f7ff fe9e 	bl	8000f38 <LL_AHB2_GRP1_EnableClock>
  /**ADC3 GPIO Configuration
  PB1   ------> ADC3_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80011fc:	2302      	movs	r3, #2
 80011fe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001200:	2303      	movs	r3, #3
 8001202:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001204:	2300      	movs	r3, #0
 8001206:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001208:	463b      	mov	r3, r7
 800120a:	4619      	mov	r1, r3
 800120c:	483a      	ldr	r0, [pc, #232]	; (80012f8 <MX_ADC3_Init+0x14c>)
 800120e:	f003 fcee 	bl	8004bee <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001212:	2300      	movs	r3, #0
 8001214:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001216:	2300      	movs	r3, #0
 8001218:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800121a:	2300      	movs	r3, #0
 800121c:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC3, &ADC_InitStruct);
 800121e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001222:	4619      	mov	r1, r3
 8001224:	4835      	ldr	r0, [pc, #212]	; (80012fc <MX_ADC3_Init+0x150>)
 8001226:	f003 fb27 	bl	8004878 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800122a:	2300      	movs	r3, #0
 800122c:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 800122e:	2301      	movs	r3, #1
 8001230:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001232:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001236:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001238:	2300      	movs	r3, #0
 800123a:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 800123c:	2300      	movs	r3, #0
 800123e:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001240:	2300      	movs	r3, #0
 8001242:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC3, &ADC_REG_InitStruct);
 8001244:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001248:	4619      	mov	r1, r3
 800124a:	482c      	ldr	r0, [pc, #176]	; (80012fc <MX_ADC3_Init+0x150>)
 800124c:	f003 fb3a 	bl	80048c4 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC3, 0);
 8001250:	2100      	movs	r1, #0
 8001252:	482a      	ldr	r0, [pc, #168]	; (80012fc <MX_ADC3_Init+0x150>)
 8001254:	f7ff fd40 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC3, LL_ADC_OVS_DISABLE);
 8001258:	2100      	movs	r1, #0
 800125a:	4828      	ldr	r0, [pc, #160]	; (80012fc <MX_ADC3_Init+0x150>)
 800125c:	f7ff fddc 	bl	8000e18 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV4;
 8001260:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001264:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 800126a:	f107 0318 	add.w	r3, r7, #24
 800126e:	4619      	mov	r1, r3
 8001270:	4823      	ldr	r0, [pc, #140]	; (8001300 <MX_ADC3_Init+0x154>)
 8001272:	f003 fa9d 	bl	80047b0 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC3);
 8001276:	4821      	ldr	r0, [pc, #132]	; (80012fc <MX_ADC3_Init+0x150>)
 8001278:	f7ff fde3 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC3);
 800127c:	481f      	ldr	r0, [pc, #124]	; (80012fc <MX_ADC3_Init+0x150>)
 800127e:	f7ff fdf2 	bl	8000e66 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001282:	4b20      	ldr	r3, [pc, #128]	; (8001304 <MX_ADC3_Init+0x158>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	099b      	lsrs	r3, r3, #6
 8001288:	4a1f      	ldr	r2, [pc, #124]	; (8001308 <MX_ADC3_Init+0x15c>)
 800128a:	fba2 2303 	umull	r2, r3, r2, r3
 800128e:	099a      	lsrs	r2, r3, #6
 8001290:	4613      	mov	r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	461a      	mov	r2, r3
 800129a:	4b1c      	ldr	r3, [pc, #112]	; (800130c <MX_ADC3_Init+0x160>)
 800129c:	fba3 2302 	umull	r2, r3, r3, r2
 80012a0:	08db      	lsrs	r3, r3, #3
 80012a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80012a4:	e002      	b.n	80012ac <MX_ADC3_Init+0x100>
  {
    wait_loop_index--;
 80012a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80012a8:	3b01      	subs	r3, #1
 80012aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80012ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1f9      	bne.n	80012a6 <MX_ADC3_Init+0xfa>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 80012b2:	4a17      	ldr	r2, [pc, #92]	; (8001310 <MX_ADC3_Init+0x164>)
 80012b4:	2106      	movs	r1, #6
 80012b6:	4811      	ldr	r0, [pc, #68]	; (80012fc <MX_ADC3_Init+0x150>)
 80012b8:	f7ff fd33 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 80012bc:	2203      	movs	r2, #3
 80012be:	4914      	ldr	r1, [pc, #80]	; (8001310 <MX_ADC3_Init+0x164>)
 80012c0:	480e      	ldr	r0, [pc, #56]	; (80012fc <MX_ADC3_Init+0x150>)
 80012c2:	f7ff fd5a 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80012c6:	227f      	movs	r2, #127	; 0x7f
 80012c8:	4911      	ldr	r1, [pc, #68]	; (8001310 <MX_ADC3_Init+0x164>)
 80012ca:	480c      	ldr	r0, [pc, #48]	; (80012fc <MX_ADC3_Init+0x150>)
 80012cc:	f7ff fd80 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 80012d0:	4a0f      	ldr	r2, [pc, #60]	; (8001310 <MX_ADC3_Init+0x164>)
 80012d2:	210c      	movs	r1, #12
 80012d4:	4809      	ldr	r0, [pc, #36]	; (80012fc <MX_ADC3_Init+0x150>)
 80012d6:	f7ff fd24 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 80012da:	2203      	movs	r2, #3
 80012dc:	490c      	ldr	r1, [pc, #48]	; (8001310 <MX_ADC3_Init+0x164>)
 80012de:	4807      	ldr	r0, [pc, #28]	; (80012fc <MX_ADC3_Init+0x150>)
 80012e0:	f7ff fd4b 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80012e4:	227f      	movs	r2, #127	; 0x7f
 80012e6:	490a      	ldr	r1, [pc, #40]	; (8001310 <MX_ADC3_Init+0x164>)
 80012e8:	4804      	ldr	r0, [pc, #16]	; (80012fc <MX_ADC3_Init+0x150>)
 80012ea:	f7ff fd71 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 80012ee:	bf00      	nop
 80012f0:	3750      	adds	r7, #80	; 0x50
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	48000400 	.word	0x48000400
 80012fc:	50000400 	.word	0x50000400
 8001300:	50000700 	.word	0x50000700
 8001304:	20000000 	.word	0x20000000
 8001308:	053e2d63 	.word	0x053e2d63
 800130c:	cccccccd 	.word	0xcccccccd
 8001310:	04300002 	.word	0x04300002

08001314 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b090      	sub	sp, #64	; 0x40
 8001318:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800131a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001326:	f107 0318 	add.w	r3, r7, #24
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]
 8001336:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001338:	463b      	mov	r3, r7
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	609a      	str	r2, [r3, #8]
 8001342:	60da      	str	r2, [r3, #12]
 8001344:	611a      	str	r2, [r3, #16]
 8001346:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 8001348:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800134c:	f7ff fdf4 	bl	8000f38 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001350:	2002      	movs	r0, #2
 8001352:	f7ff fdf1 	bl	8000f38 <LL_AHB2_GRP1_EnableClock>
  /**ADC4 GPIO Configuration
  PB12   ------> ADC4_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8001356:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800135a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800135c:	2303      	movs	r3, #3
 800135e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001360:	2300      	movs	r3, #0
 8001362:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001364:	463b      	mov	r3, r7
 8001366:	4619      	mov	r1, r3
 8001368:	482c      	ldr	r0, [pc, #176]	; (800141c <MX_ADC4_Init+0x108>)
 800136a:	f003 fc40 	bl	8004bee <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 800136e:	2300      	movs	r3, #0
 8001370:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001372:	2300      	movs	r3, #0
 8001374:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001376:	2300      	movs	r3, #0
 8001378:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_Init(ADC4, &ADC_InitStruct);
 800137a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800137e:	4619      	mov	r1, r3
 8001380:	4827      	ldr	r0, [pc, #156]	; (8001420 <MX_ADC4_Init+0x10c>)
 8001382:	f003 fa79 	bl	8004878 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001386:	2300      	movs	r3, #0
 8001388:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 800138a:	2300      	movs	r3, #0
 800138c:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001392:	2300      	movs	r3, #0
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001396:	2300      	movs	r3, #0
 8001398:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 800139a:	2300      	movs	r3, #0
 800139c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_Init(ADC4, &ADC_REG_InitStruct);
 800139e:	f107 0318 	add.w	r3, r7, #24
 80013a2:	4619      	mov	r1, r3
 80013a4:	481e      	ldr	r0, [pc, #120]	; (8001420 <MX_ADC4_Init+0x10c>)
 80013a6:	f003 fa8d 	bl	80048c4 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC4, 0);
 80013aa:	2100      	movs	r1, #0
 80013ac:	481c      	ldr	r0, [pc, #112]	; (8001420 <MX_ADC4_Init+0x10c>)
 80013ae:	f7ff fc93 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC4, LL_ADC_OVS_DISABLE);
 80013b2:	2100      	movs	r1, #0
 80013b4:	481a      	ldr	r0, [pc, #104]	; (8001420 <MX_ADC4_Init+0x10c>)
 80013b6:	f7ff fd2f 	bl	8000e18 <LL_ADC_SetOverSamplingScope>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC4);
 80013ba:	4819      	ldr	r0, [pc, #100]	; (8001420 <MX_ADC4_Init+0x10c>)
 80013bc:	f7ff fd41 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC4);
 80013c0:	4817      	ldr	r0, [pc, #92]	; (8001420 <MX_ADC4_Init+0x10c>)
 80013c2:	f7ff fd50 	bl	8000e66 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80013c6:	4b17      	ldr	r3, [pc, #92]	; (8001424 <MX_ADC4_Init+0x110>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	099b      	lsrs	r3, r3, #6
 80013cc:	4a16      	ldr	r2, [pc, #88]	; (8001428 <MX_ADC4_Init+0x114>)
 80013ce:	fba2 2303 	umull	r2, r3, r2, r3
 80013d2:	099a      	lsrs	r2, r3, #6
 80013d4:	4613      	mov	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	461a      	mov	r2, r3
 80013de:	4b13      	ldr	r3, [pc, #76]	; (800142c <MX_ADC4_Init+0x118>)
 80013e0:	fba3 2302 	umull	r2, r3, r3, r2
 80013e4:	08db      	lsrs	r3, r3, #3
 80013e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 80013e8:	e002      	b.n	80013f0 <MX_ADC4_Init+0xdc>
  {
    wait_loop_index--;
 80013ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013ec:	3b01      	subs	r3, #1
 80013ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 80013f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1f9      	bne.n	80013ea <MX_ADC4_Init+0xd6>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC4, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);
 80013f6:	4a0e      	ldr	r2, [pc, #56]	; (8001430 <MX_ADC4_Init+0x11c>)
 80013f8:	2106      	movs	r1, #6
 80013fa:	4809      	ldr	r0, [pc, #36]	; (8001420 <MX_ADC4_Init+0x10c>)
 80013fc:	f7ff fc91 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001400:	2203      	movs	r2, #3
 8001402:	490b      	ldr	r1, [pc, #44]	; (8001430 <MX_ADC4_Init+0x11c>)
 8001404:	4806      	ldr	r0, [pc, #24]	; (8001420 <MX_ADC4_Init+0x10c>)
 8001406:	f7ff fcb8 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800140a:	227f      	movs	r2, #127	; 0x7f
 800140c:	4908      	ldr	r1, [pc, #32]	; (8001430 <MX_ADC4_Init+0x11c>)
 800140e:	4804      	ldr	r0, [pc, #16]	; (8001420 <MX_ADC4_Init+0x10c>)
 8001410:	f7ff fcde 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 8001414:	bf00      	nop
 8001416:	3740      	adds	r7, #64	; 0x40
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	48000400 	.word	0x48000400
 8001420:	50000500 	.word	0x50000500
 8001424:	20000000 	.word	0x20000000
 8001428:	053e2d63 	.word	0x053e2d63
 800142c:	cccccccd 	.word	0xcccccccd
 8001430:	0c900008 	.word	0x0c900008

08001434 <ADC4_Start>:
#define ADC_CONVERT_DATA_BUFFR_SIZE	((uint32_t)3)

uint16_t adcConvertData[ADC_CONVERT_DATA_BUFFR_SIZE];

void ADC4_Start(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
//	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_7);
	LL_ADC_Enable(ADC4);
 8001438:	4802      	ldr	r0, [pc, #8]	; (8001444 <ADC4_Start+0x10>)
 800143a:	f7ff fd28 	bl	8000e8e <LL_ADC_Enable>

//	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_7,ADC_CONVERT_DATA_BUFFR_SIZE);

//	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_7);

}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	50000500 	.word	0x50000500

08001448 <ADC3_Start>:

void ADC3_Start(void){
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	LL_ADC_Enable(ADC3);
 800144c:	4802      	ldr	r0, [pc, #8]	; (8001458 <ADC3_Start+0x10>)
 800144e:	f7ff fd1e 	bl	8000e8e <LL_ADC_Enable>
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	50000400 	.word	0x50000400

0800145c <ADC1_Start>:

void ADC1_Start(void){
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	LL_ADC_Enable(ADC1);
 8001460:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001464:	f7ff fd13 	bl	8000e8e <LL_ADC_Enable>
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}

0800146c <GetSensor_SL>:

uint16_t GetSensor_SL(void){
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC3);
 8001470:	4809      	ldr	r0, [pc, #36]	; (8001498 <GetSensor_SL+0x2c>)
 8001472:	f7ff fd20 	bl	8000eb6 <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC3)==0);
 8001476:	bf00      	nop
 8001478:	4807      	ldr	r0, [pc, #28]	; (8001498 <GetSensor_SL+0x2c>)
 800147a:	f7ff fd3d 	bl	8000ef8 <LL_ADC_IsActiveFlag_EOC>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d0f9      	beq.n	8001478 <GetSensor_SL+0xc>
	LL_ADC_ClearFlag_EOS(ADC3);
 8001484:	4804      	ldr	r0, [pc, #16]	; (8001498 <GetSensor_SL+0x2c>)
 8001486:	f7ff fd4a 	bl	8000f1e <LL_ADC_ClearFlag_EOS>
	return LL_ADC_REG_ReadConversionData12(ADC3);
 800148a:	4803      	ldr	r0, [pc, #12]	; (8001498 <GetSensor_SL+0x2c>)
 800148c:	f7ff fd27 	bl	8000ede <LL_ADC_REG_ReadConversionData12>
 8001490:	4603      	mov	r3, r0
}
 8001492:	4618      	mov	r0, r3
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	50000400 	.word	0x50000400

0800149c <GetSensor_FL>:

uint16_t GetSensor_FL(void){
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 80014a0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80014a4:	f7ff fd07 	bl	8000eb6 <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 80014a8:	bf00      	nop
 80014aa:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80014ae:	f7ff fd23 	bl	8000ef8 <LL_ADC_IsActiveFlag_EOC>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d0f8      	beq.n	80014aa <GetSensor_FL+0xe>
	LL_ADC_ClearFlag_EOS(ADC1);
 80014b8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80014bc:	f7ff fd2f 	bl	8000f1e <LL_ADC_ClearFlag_EOS>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 80014c0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80014c4:	f7ff fd0b 	bl	8000ede <LL_ADC_REG_ReadConversionData12>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	bd80      	pop	{r7, pc}

080014ce <GetSensor_FR>:

uint16_t GetSensor_FR(void){
 80014ce:	b580      	push	{r7, lr}
 80014d0:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 80014d2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80014d6:	f7ff fcee 	bl	8000eb6 <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 80014da:	bf00      	nop
 80014dc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80014e0:	f7ff fd0a 	bl	8000ef8 <LL_ADC_IsActiveFlag_EOC>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d0f8      	beq.n	80014dc <GetSensor_FR+0xe>
	LL_ADC_ClearFlag_EOS(ADC1);
 80014ea:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80014ee:	f7ff fd16 	bl	8000f1e <LL_ADC_ClearFlag_EOS>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 80014f2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80014f6:	f7ff fcf2 	bl	8000ede <LL_ADC_REG_ReadConversionData12>
 80014fa:	4603      	mov	r3, r0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	bd80      	pop	{r7, pc}

08001500 <GetSensor_SR>:

uint16_t GetSensor_SR(void){
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8001504:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001508:	f7ff fcd5 	bl	8000eb6 <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 800150c:	bf00      	nop
 800150e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001512:	f7ff fcf1 	bl	8000ef8 <LL_ADC_IsActiveFlag_EOC>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d0f8      	beq.n	800150e <GetSensor_SR+0xe>
	LL_ADC_ClearFlag_EOS(ADC1);
 800151c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001520:	f7ff fcfd 	bl	8000f1e <LL_ADC_ClearFlag_EOS>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001524:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001528:	f7ff fcd9 	bl	8000ede <LL_ADC_REG_ReadConversionData12>
 800152c:	4603      	mov	r3, r0
}
 800152e:	4618      	mov	r0, r3
 8001530:	bd80      	pop	{r7, pc}
	...

08001534 <GetBatVal>:

uint16_t GetBatVal(void){
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC4);
 8001538:	4809      	ldr	r0, [pc, #36]	; (8001560 <GetBatVal+0x2c>)
 800153a:	f7ff fcbc 	bl	8000eb6 <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC4)==0);
 800153e:	bf00      	nop
 8001540:	4807      	ldr	r0, [pc, #28]	; (8001560 <GetBatVal+0x2c>)
 8001542:	f7ff fcd9 	bl	8000ef8 <LL_ADC_IsActiveFlag_EOC>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0f9      	beq.n	8001540 <GetBatVal+0xc>
	LL_ADC_ClearFlag_EOS(ADC4);
 800154c:	4804      	ldr	r0, [pc, #16]	; (8001560 <GetBatVal+0x2c>)
 800154e:	f7ff fce6 	bl	8000f1e <LL_ADC_ClearFlag_EOS>
	return LL_ADC_REG_ReadConversionData12(ADC4);
 8001552:	4803      	ldr	r0, [pc, #12]	; (8001560 <GetBatVal+0x2c>)
 8001554:	f7ff fcc3 	bl	8000ede <LL_ADC_REG_ReadConversionData12>
 8001558:	4603      	mov	r3, r0
}
 800155a:	4618      	mov	r0, r3
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	50000500 	.word	0x50000500

08001564 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001568:	4b04      	ldr	r3, [pc, #16]	; (800157c <__NVIC_GetPriorityGrouping+0x18>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	0a1b      	lsrs	r3, r3, #8
 800156e:	f003 0307 	and.w	r3, r3, #7
}
 8001572:	4618      	mov	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800158a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158e:	2b00      	cmp	r3, #0
 8001590:	db0b      	blt.n	80015aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	f003 021f 	and.w	r2, r3, #31
 8001598:	4907      	ldr	r1, [pc, #28]	; (80015b8 <__NVIC_EnableIRQ+0x38>)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	095b      	lsrs	r3, r3, #5
 80015a0:	2001      	movs	r0, #1
 80015a2:	fa00 f202 	lsl.w	r2, r0, r2
 80015a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000e100 	.word	0xe000e100

080015bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	6039      	str	r1, [r7, #0]
 80015c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	db0a      	blt.n	80015e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	490c      	ldr	r1, [pc, #48]	; (8001608 <__NVIC_SetPriority+0x4c>)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	0112      	lsls	r2, r2, #4
 80015dc:	b2d2      	uxtb	r2, r2
 80015de:	440b      	add	r3, r1
 80015e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e4:	e00a      	b.n	80015fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	b2da      	uxtb	r2, r3
 80015ea:	4908      	ldr	r1, [pc, #32]	; (800160c <__NVIC_SetPriority+0x50>)
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	3b04      	subs	r3, #4
 80015f4:	0112      	lsls	r2, r2, #4
 80015f6:	b2d2      	uxtb	r2, r2
 80015f8:	440b      	add	r3, r1
 80015fa:	761a      	strb	r2, [r3, #24]
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000e100 	.word	0xe000e100
 800160c:	e000ed00 	.word	0xe000ed00

08001610 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001610:	b480      	push	{r7}
 8001612:	b089      	sub	sp, #36	; 0x24
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f1c3 0307 	rsb	r3, r3, #7
 800162a:	2b04      	cmp	r3, #4
 800162c:	bf28      	it	cs
 800162e:	2304      	movcs	r3, #4
 8001630:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	3304      	adds	r3, #4
 8001636:	2b06      	cmp	r3, #6
 8001638:	d902      	bls.n	8001640 <NVIC_EncodePriority+0x30>
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	3b03      	subs	r3, #3
 800163e:	e000      	b.n	8001642 <NVIC_EncodePriority+0x32>
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001644:	f04f 32ff 	mov.w	r2, #4294967295
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43da      	mvns	r2, r3
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	401a      	ands	r2, r3
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001658:	f04f 31ff 	mov.w	r1, #4294967295
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	fa01 f303 	lsl.w	r3, r1, r3
 8001662:	43d9      	mvns	r1, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001668:	4313      	orrs	r3, r2
         );
}
 800166a:	4618      	mov	r0, r3
 800166c:	3724      	adds	r7, #36	; 0x24
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
	...

08001678 <LL_AHB1_GRP1_EnableClock>:
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001680:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001682:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001684:	4907      	ldr	r1, [pc, #28]	; (80016a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4313      	orrs	r3, r2
 800168a:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800168c:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800168e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4013      	ands	r3, r2
 8001694:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001696:	68fb      	ldr	r3, [r7, #12]
}
 8001698:	bf00      	nop
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	40021000 	.word	0x40021000

080016a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 80016ac:	2004      	movs	r0, #4
 80016ae:	f7ff ffe3 	bl	8001678 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80016b2:	2001      	movs	r0, #1
 80016b4:	f7ff ffe0 	bl	8001678 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80016b8:	f7ff ff54 	bl	8001564 <__NVIC_GetPriorityGrouping>
 80016bc:	4603      	mov	r3, r0
 80016be:	2200      	movs	r2, #0
 80016c0:	2100      	movs	r1, #0
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff ffa4 	bl	8001610 <NVIC_EncodePriority>
 80016c8:	4603      	mov	r3, r0
 80016ca:	4619      	mov	r1, r3
 80016cc:	200b      	movs	r0, #11
 80016ce:	f7ff ff75 	bl	80015bc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016d2:	200b      	movs	r0, #11
 80016d4:	f7ff ff54 	bl	8001580 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80016d8:	f7ff ff44 	bl	8001564 <__NVIC_GetPriorityGrouping>
 80016dc:	4603      	mov	r3, r0
 80016de:	2200      	movs	r2, #0
 80016e0:	2100      	movs	r1, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff ff94 	bl	8001610 <NVIC_EncodePriority>
 80016e8:	4603      	mov	r3, r0
 80016ea:	4619      	mov	r1, r3
 80016ec:	200c      	movs	r0, #12
 80016ee:	f7ff ff65 	bl	80015bc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016f2:	200c      	movs	r0, #12
 80016f4:	f7ff ff44 	bl	8001580 <__NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80016f8:	f7ff ff34 	bl	8001564 <__NVIC_GetPriorityGrouping>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2200      	movs	r2, #0
 8001700:	2100      	movs	r1, #0
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff ff84 	bl	8001610 <NVIC_EncodePriority>
 8001708:	4603      	mov	r3, r0
 800170a:	4619      	mov	r1, r3
 800170c:	200d      	movs	r0, #13
 800170e:	f7ff ff55 	bl	80015bc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001712:	200d      	movs	r0, #13
 8001714:	f7ff ff34 	bl	8001580 <__NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001718:	f7ff ff24 	bl	8001564 <__NVIC_GetPriorityGrouping>
 800171c:	4603      	mov	r3, r0
 800171e:	2200      	movs	r2, #0
 8001720:	2100      	movs	r1, #0
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff ff74 	bl	8001610 <NVIC_EncodePriority>
 8001728:	4603      	mov	r3, r0
 800172a:	4619      	mov	r1, r3
 800172c:	200e      	movs	r0, #14
 800172e:	f7ff ff45 	bl	80015bc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001732:	200e      	movs	r0, #14
 8001734:	f7ff ff24 	bl	8001580 <__NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001738:	f7ff ff14 	bl	8001564 <__NVIC_GetPriorityGrouping>
 800173c:	4603      	mov	r3, r0
 800173e:	2200      	movs	r2, #0
 8001740:	2100      	movs	r1, #0
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff ff64 	bl	8001610 <NVIC_EncodePriority>
 8001748:	4603      	mov	r3, r0
 800174a:	4619      	mov	r1, r3
 800174c:	200f      	movs	r0, #15
 800174e:	f7ff ff35 	bl	80015bc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001752:	200f      	movs	r0, #15
 8001754:	f7ff ff14 	bl	8001580 <__NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001758:	f7ff ff04 	bl	8001564 <__NVIC_GetPriorityGrouping>
 800175c:	4603      	mov	r3, r0
 800175e:	2200      	movs	r2, #0
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff ff54 	bl	8001610 <NVIC_EncodePriority>
 8001768:	4603      	mov	r3, r0
 800176a:	4619      	mov	r1, r3
 800176c:	2010      	movs	r0, #16
 800176e:	f7ff ff25 	bl	80015bc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001772:	2010      	movs	r0, #16
 8001774:	f7ff ff04 	bl	8001580 <__NVIC_EnableIRQ>

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}

0800177c <LL_AHB2_GRP1_EnableClock>:
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001784:	4b08      	ldr	r3, [pc, #32]	; (80017a8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001786:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001788:	4907      	ldr	r1, [pc, #28]	; (80017a8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4313      	orrs	r3, r2
 800178e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001790:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001792:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4013      	ands	r3, r2
 8001798:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800179a:	68fb      	ldr	r3, [r7, #12]
}
 800179c:	bf00      	nop
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	40021000 	.word	0x40021000

080017ac <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	619a      	str	r2, [r3, #24]
}
 80017bc:	bf00      	nop
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	683a      	ldr	r2, [r7, #0]
 80017d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ea:	463b      	mov	r3, r7
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	611a      	str	r2, [r3, #16]
 80017f8:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80017fa:	2004      	movs	r0, #4
 80017fc:	f7ff ffbe 	bl	800177c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001800:	2020      	movs	r0, #32
 8001802:	f7ff ffbb 	bl	800177c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001806:	2001      	movs	r0, #1
 8001808:	f7ff ffb8 	bl	800177c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800180c:	2002      	movs	r0, #2
 800180e:	f7ff ffb5 	bl	800177c <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SEN3_GPIO_Port, SEN3_Pin);
 8001812:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001816:	48a5      	ldr	r0, [pc, #660]	; (8001aac <MX_GPIO_Init+0x2c8>)
 8001818:	f7ff ffd6 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN2_GPIO_Port, SEN2_Pin);
 800181c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001820:	48a2      	ldr	r0, [pc, #648]	; (8001aac <MX_GPIO_Init+0x2c8>)
 8001822:	f7ff ffd1 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 8001826:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800182a:	48a0      	ldr	r0, [pc, #640]	; (8001aac <MX_GPIO_Init+0x2c8>)
 800182c:	f7ff ffcc 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8001830:	2101      	movs	r1, #1
 8001832:	489f      	ldr	r0, [pc, #636]	; (8001ab0 <MX_GPIO_Init+0x2cc>)
 8001834:	f7ff ffc8 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);
 8001838:	2102      	movs	r1, #2
 800183a:	489d      	ldr	r0, [pc, #628]	; (8001ab0 <MX_GPIO_Init+0x2cc>)
 800183c:	f7ff ffc4 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN1_GPIO_Port, SEN1_Pin);
 8001840:	2108      	movs	r1, #8
 8001842:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001846:	f7ff ffbf 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN0_GPIO_Port, SEN0_Pin);
 800184a:	2110      	movs	r1, #16
 800184c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001850:	f7ff ffba 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED0_GPIO_Port, LED0_Pin);
 8001854:	2104      	movs	r1, #4
 8001856:	4897      	ldr	r0, [pc, #604]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 8001858:	f7ff ffb6 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 800185c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001860:	4894      	ldr	r0, [pc, #592]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 8001862:	f7ff ffb1 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port, BAT_LED_Pin);
 8001866:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800186a:	4892      	ldr	r0, [pc, #584]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 800186c:	f7ff ffac 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT0_GPIO_Port, MOT0_Pin);
 8001870:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001874:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001878:	f7ff ffa6 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT1_GPIO_Port, MOT1_Pin);
 800187c:	2110      	movs	r1, #16
 800187e:	488d      	ldr	r0, [pc, #564]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 8001880:	f7ff ffa2 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED4_GPIO_Port, LED4_Pin);
 8001884:	2140      	movs	r1, #64	; 0x40
 8001886:	488b      	ldr	r0, [pc, #556]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 8001888:	f7ff ff9e 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 800188c:	2180      	movs	r1, #128	; 0x80
 800188e:	4889      	ldr	r0, [pc, #548]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 8001890:	f7ff ff9a 	bl	80017c8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8001894:	2101      	movs	r1, #1
 8001896:	4887      	ldr	r0, [pc, #540]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 8001898:	f7ff ff88 	bl	80017ac <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SEN3_Pin;
 800189c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018a0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80018a2:	2301      	movs	r3, #1
 80018a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018a6:	2300      	movs	r3, #0
 80018a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018aa:	2300      	movs	r3, #0
 80018ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018ae:	2300      	movs	r3, #0
 80018b0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN3_GPIO_Port, &GPIO_InitStruct);
 80018b2:	463b      	mov	r3, r7
 80018b4:	4619      	mov	r1, r3
 80018b6:	487d      	ldr	r0, [pc, #500]	; (8001aac <MX_GPIO_Init+0x2c8>)
 80018b8:	f003 f999 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN2_Pin;
 80018bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018c0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80018c2:	2301      	movs	r3, #1
 80018c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018c6:	2300      	movs	r3, #0
 80018c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018ce:	2300      	movs	r3, #0
 80018d0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN2_GPIO_Port, &GPIO_InitStruct);
 80018d2:	463b      	mov	r3, r7
 80018d4:	4619      	mov	r1, r3
 80018d6:	4875      	ldr	r0, [pc, #468]	; (8001aac <MX_GPIO_Init+0x2c8>)
 80018d8:	f003 f989 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 80018dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018e0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80018e2:	2301      	movs	r3, #1
 80018e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 80018f2:	463b      	mov	r3, r7
 80018f4:	4619      	mov	r1, r3
 80018f6:	486d      	ldr	r0, [pc, #436]	; (8001aac <MX_GPIO_Init+0x2c8>)
 80018f8:	f003 f979 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 80018fc:	2301      	movs	r3, #1
 80018fe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001900:	2301      	movs	r3, #1
 8001902:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001904:	2300      	movs	r3, #0
 8001906:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800190c:	2300      	movs	r3, #0
 800190e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001910:	463b      	mov	r3, r7
 8001912:	4619      	mov	r1, r3
 8001914:	4866      	ldr	r0, [pc, #408]	; (8001ab0 <MX_GPIO_Init+0x2cc>)
 8001916:	f003 f96a 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 800191a:	2302      	movs	r3, #2
 800191c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800191e:	2301      	movs	r3, #1
 8001920:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001922:	2300      	movs	r3, #0
 8001924:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800192e:	463b      	mov	r3, r7
 8001930:	4619      	mov	r1, r3
 8001932:	485f      	ldr	r0, [pc, #380]	; (8001ab0 <MX_GPIO_Init+0x2cc>)
 8001934:	f003 f95b 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN1_Pin;
 8001938:	2308      	movs	r3, #8
 800193a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800193c:	2301      	movs	r3, #1
 800193e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001948:	2300      	movs	r3, #0
 800194a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN1_GPIO_Port, &GPIO_InitStruct);
 800194c:	463b      	mov	r3, r7
 800194e:	4619      	mov	r1, r3
 8001950:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001954:	f003 f94b 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN0_Pin;
 8001958:	2310      	movs	r3, #16
 800195a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800195c:	2301      	movs	r3, #1
 800195e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001960:	2300      	movs	r3, #0
 8001962:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001968:	2300      	movs	r3, #0
 800196a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN0_GPIO_Port, &GPIO_InitStruct);
 800196c:	463b      	mov	r3, r7
 800196e:	4619      	mov	r1, r3
 8001970:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001974:	f003 f93b 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_gyro_Pin;
 8001978:	2301      	movs	r3, #1
 800197a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800197c:	2301      	movs	r3, #1
 800197e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001980:	2300      	movs	r3, #0
 8001982:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001988:	2300      	movs	r3, #0
 800198a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_gyro_GPIO_Port, &GPIO_InitStruct);
 800198c:	463b      	mov	r3, r7
 800198e:	4619      	mov	r1, r3
 8001990:	4848      	ldr	r0, [pc, #288]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 8001992:	f003 f92c 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 8001996:	2304      	movs	r3, #4
 8001998:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800199a:	2301      	movs	r3, #1
 800199c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800199e:	2300      	movs	r3, #0
 80019a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019a6:	2300      	movs	r3, #0
 80019a8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80019aa:	463b      	mov	r3, r7
 80019ac:	4619      	mov	r1, r3
 80019ae:	4841      	ldr	r0, [pc, #260]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 80019b0:	f003 f91d 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enL_Pin;
 80019b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019b8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80019ba:	2301      	movs	r3, #1
 80019bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80019be:	2300      	movs	r3, #0
 80019c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019c6:	2300      	movs	r3, #0
 80019c8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enL_GPIO_Port, &GPIO_InitStruct);
 80019ca:	463b      	mov	r3, r7
 80019cc:	4619      	mov	r1, r3
 80019ce:	4839      	ldr	r0, [pc, #228]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 80019d0:	f003 f90d 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BAT_LED_Pin;
 80019d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019d8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80019da:	2301      	movs	r3, #1
 80019dc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BAT_LED_GPIO_Port, &GPIO_InitStruct);
 80019ea:	463b      	mov	r3, r7
 80019ec:	4619      	mov	r1, r3
 80019ee:	4831      	ldr	r0, [pc, #196]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 80019f0:	f003 f8fd 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW0_Pin;
 80019f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019f8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80019fe:	2302      	movs	r3, #2
 8001a00:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW0_GPIO_Port, &GPIO_InitStruct);
 8001a02:	463b      	mov	r3, r7
 8001a04:	4619      	mov	r1, r3
 8001a06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a0a:	f003 f8f0 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW1_Pin;
 8001a0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a12:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001a14:	2300      	movs	r3, #0
 8001a16:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001a1c:	463b      	mov	r3, r7
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a24:	f003 f8e3 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT0_Pin;
 8001a28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a2c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT0_GPIO_Port, &GPIO_InitStruct);
 8001a3e:	463b      	mov	r3, r7
 8001a40:	4619      	mov	r1, r3
 8001a42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a46:	f003 f8d2 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT1_Pin;
 8001a4a:	2310      	movs	r3, #16
 8001a4c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001a52:	2300      	movs	r3, #0
 8001a54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT1_GPIO_Port, &GPIO_InitStruct);
 8001a5e:	463b      	mov	r3, r7
 8001a60:	4619      	mov	r1, r3
 8001a62:	4814      	ldr	r0, [pc, #80]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 8001a64:	f003 f8c3 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8001a68:	2340      	movs	r3, #64	; 0x40
 8001a6a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001a70:	2300      	movs	r3, #0
 8001a72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8001a7c:	463b      	mov	r3, r7
 8001a7e:	4619      	mov	r1, r3
 8001a80:	480c      	ldr	r0, [pc, #48]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 8001a82:	f003 f8b4 	bl	8004bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enR_Pin;
 8001a86:	2380      	movs	r3, #128	; 0x80
 8001a88:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enR_GPIO_Port, &GPIO_InitStruct);
 8001a9a:	463b      	mov	r3, r7
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4805      	ldr	r0, [pc, #20]	; (8001ab4 <MX_GPIO_Init+0x2d0>)
 8001aa0:	f003 f8a5 	bl	8004bee <LL_GPIO_Init>

}
 8001aa4:	bf00      	nop
 8001aa6:	3718      	adds	r7, #24
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	48000800 	.word	0x48000800
 8001ab0:	48001400 	.word	0x48001400
 8001ab4:	48000400 	.word	0x48000400

08001ab8 <SetBatLED>:
	if((data&0x10)==1){ 	LL_GPIO_SetOutputPin(LED4_GPIO_Port,LED4_Pin);
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
	}
}

void SetBatLED(uint8_t data){
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d105      	bne.n	8001ad4 <SetBatLED+0x1c>
 8001ac8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001acc:	4806      	ldr	r0, [pc, #24]	; (8001ae8 <SetBatLED+0x30>)
 8001ace:	f7ff fe6d 	bl	80017ac <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
}
 8001ad2:	e004      	b.n	8001ade <SetBatLED+0x26>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8001ad4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ad8:	4803      	ldr	r0, [pc, #12]	; (8001ae8 <SetBatLED+0x30>)
 8001ada:	f7ff fe75 	bl	80017c8 <LL_GPIO_ResetOutputPin>
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	48000400 	.word	0x48000400

08001aec <Set_SenSL>:

int8_t SW_IsOn_1(void){//horizontal
	return LL_GPIO_IsInputPinSet(SW1_GPIO_Port,SW1_Pin);
}

void Set_SenSL(uint8_t data){
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 8001af6:	79fb      	ldrb	r3, [r7, #7]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d105      	bne.n	8001b08 <Set_SenSL+0x1c>
 8001afc:	2110      	movs	r1, #16
 8001afe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b02:	f7ff fe53 	bl	80017ac <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
}
 8001b06:	e004      	b.n	8001b12 <Set_SenSL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 8001b08:	2110      	movs	r1, #16
 8001b0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b0e:	f7ff fe5b 	bl	80017c8 <LL_GPIO_ResetOutputPin>
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <Set_SenFL>:

void Set_SenFL(uint8_t data){
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	4603      	mov	r3, r0
 8001b22:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 8001b24:	79fb      	ldrb	r3, [r7, #7]
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d105      	bne.n	8001b36 <Set_SenFL+0x1c>
 8001b2a:	2108      	movs	r1, #8
 8001b2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b30:	f7ff fe3c 	bl	80017ac <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
}
 8001b34:	e004      	b.n	8001b40 <Set_SenFL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 8001b36:	2108      	movs	r1, #8
 8001b38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b3c:	f7ff fe44 	bl	80017c8 <LL_GPIO_ResetOutputPin>
}
 8001b40:	bf00      	nop
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <Set_SenFR>:

void Set_SenFR(uint8_t data){
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 8001b52:	79fb      	ldrb	r3, [r7, #7]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d105      	bne.n	8001b64 <Set_SenFR+0x1c>
 8001b58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b5c:	4806      	ldr	r0, [pc, #24]	; (8001b78 <Set_SenFR+0x30>)
 8001b5e:	f7ff fe25 	bl	80017ac <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
}
 8001b62:	e004      	b.n	8001b6e <Set_SenFR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 8001b64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b68:	4803      	ldr	r0, [pc, #12]	; (8001b78 <Set_SenFR+0x30>)
 8001b6a:	f7ff fe2d 	bl	80017c8 <LL_GPIO_ResetOutputPin>
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	48000800 	.word	0x48000800

08001b7c <Set_SenSR>:

void Set_SenSR(uint8_t data){
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d105      	bne.n	8001b98 <Set_SenSR+0x1c>
 8001b8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b90:	4806      	ldr	r0, [pc, #24]	; (8001bac <Set_SenSR+0x30>)
 8001b92:	f7ff fe0b 	bl	80017ac <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
}
 8001b96:	e004      	b.n	8001ba2 <Set_SenSR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8001b98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b9c:	4803      	ldr	r0, [pc, #12]	; (8001bac <Set_SenSR+0x30>)
 8001b9e:	f7ff fe13 	bl	80017c8 <LL_GPIO_ResetOutputPin>
}
 8001ba2:	bf00      	nop
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	48000800 	.word	0x48000800

08001bb0 <__NVIC_SetPriorityGrouping>:
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bc6:	68ba      	ldr	r2, [r7, #8]
 8001bc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bcc:	4013      	ands	r3, r2
 8001bce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001be2:	4a04      	ldr	r2, [pc, #16]	; (8001bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	60d3      	str	r3, [r2, #12]
}
 8001be8:	bf00      	nop
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001bfc:	4b05      	ldr	r3, [pc, #20]	; (8001c14 <LL_RCC_HSI_Enable+0x1c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a04      	ldr	r2, [pc, #16]	; (8001c14 <LL_RCC_HSI_Enable+0x1c>)
 8001c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c06:	6013      	str	r3, [r2, #0]
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	40021000 	.word	0x40021000

08001c18 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001c1c:	4b07      	ldr	r3, [pc, #28]	; (8001c3c <LL_RCC_HSI_IsReady+0x24>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c28:	d101      	bne.n	8001c2e <LL_RCC_HSI_IsReady+0x16>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e000      	b.n	8001c30 <LL_RCC_HSI_IsReady+0x18>
 8001c2e:	2300      	movs	r3, #0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	40021000 	.word	0x40021000

08001c40 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001c48:	4b07      	ldr	r3, [pc, #28]	; (8001c68 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	061b      	lsls	r3, r3, #24
 8001c54:	4904      	ldr	r1, [pc, #16]	; (8001c68 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001c56:	4313      	orrs	r3, r2
 8001c58:	604b      	str	r3, [r1, #4]
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40021000 	.word	0x40021000

08001c6c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001c74:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <LL_RCC_SetSysClkSource+0x24>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f023 0203 	bic.w	r2, r3, #3
 8001c7c:	4904      	ldr	r1, [pc, #16]	; (8001c90 <LL_RCC_SetSysClkSource+0x24>)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	608b      	str	r3, [r1, #8]
}
 8001c84:	bf00      	nop
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	40021000 	.word	0x40021000

08001c94 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001c98:	4b04      	ldr	r3, [pc, #16]	; (8001cac <LL_RCC_GetSysClkSource+0x18>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f003 030c 	and.w	r3, r3, #12
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40021000 	.word	0x40021000

08001cb0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001cb8:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <LL_RCC_SetAHBPrescaler+0x24>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cc0:	4904      	ldr	r1, [pc, #16]	; (8001cd4 <LL_RCC_SetAHBPrescaler+0x24>)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	608b      	str	r3, [r1, #8]
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	40021000 	.word	0x40021000

08001cd8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001ce0:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <LL_RCC_SetAPB1Prescaler+0x24>)
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ce8:	4904      	ldr	r1, [pc, #16]	; (8001cfc <LL_RCC_SetAPB1Prescaler+0x24>)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	608b      	str	r3, [r1, #8]
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	40021000 	.word	0x40021000

08001d00 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d10:	4904      	ldr	r1, [pc, #16]	; (8001d24 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	608b      	str	r3, [r1, #8]
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	40021000 	.word	0x40021000

08001d28 <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8001d30:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <LL_RCC_SetUSARTClockSource+0x30>)
 8001d32:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	0c1b      	lsrs	r3, r3, #16
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	401a      	ands	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	4905      	ldr	r1, [pc, #20]	; (8001d58 <LL_RCC_SetUSARTClockSource+0x30>)
 8001d44:	4313      	orrs	r3, r2
 8001d46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8001d4a:	bf00      	nop
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	40021000 	.word	0x40021000

08001d5c <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 8001d64:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <LL_RCC_SetADCClockSource+0x44>)
 8001d66:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	0c1b      	lsrs	r3, r3, #16
 8001d6e:	f003 031f 	and.w	r3, r3, #31
 8001d72:	2103      	movs	r1, #3
 8001d74:	fa01 f303 	lsl.w	r3, r1, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	b2d9      	uxtb	r1, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	0c1b      	lsrs	r3, r3, #16
 8001d84:	f003 031f 	and.w	r3, r3, #31
 8001d88:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8c:	4904      	ldr	r1, [pc, #16]	; (8001da0 <LL_RCC_SetADCClockSource+0x44>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	40021000 	.word	0x40021000

08001da4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001da8:	4b05      	ldr	r3, [pc, #20]	; (8001dc0 <LL_RCC_PLL_Enable+0x1c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a04      	ldr	r2, [pc, #16]	; (8001dc0 <LL_RCC_PLL_Enable+0x1c>)
 8001dae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001db2:	6013      	str	r3, [r2, #0]
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	40021000 	.word	0x40021000

08001dc4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001dc8:	4b07      	ldr	r3, [pc, #28]	; (8001de8 <LL_RCC_PLL_IsReady+0x24>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001dd4:	d101      	bne.n	8001dda <LL_RCC_PLL_IsReady+0x16>
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e000      	b.n	8001ddc <LL_RCC_PLL_IsReady+0x18>
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	40021000 	.word	0x40021000

08001dec <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
 8001df8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8001dfa:	4b0a      	ldr	r3, [pc, #40]	; (8001e24 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001dfc:	68da      	ldr	r2, [r3, #12]
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	; (8001e28 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8001e00:	4013      	ands	r3, r2
 8001e02:	68f9      	ldr	r1, [r7, #12]
 8001e04:	68ba      	ldr	r2, [r7, #8]
 8001e06:	4311      	orrs	r1, r2
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	0212      	lsls	r2, r2, #8
 8001e0c:	4311      	orrs	r1, r2
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	430a      	orrs	r2, r1
 8001e12:	4904      	ldr	r1, [pc, #16]	; (8001e24 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8001e18:	bf00      	nop
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	40021000 	.word	0x40021000
 8001e28:	f9ff800c 	.word	0xf9ff800c

08001e2c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001e30:	4b05      	ldr	r3, [pc, #20]	; (8001e48 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	4a04      	ldr	r2, [pc, #16]	; (8001e48 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001e36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e3a:	60d3      	str	r3, [r2, #12]
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	40021000 	.word	0x40021000

08001e4c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001e54:	4b08      	ldr	r3, [pc, #32]	; (8001e78 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001e56:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e58:	4907      	ldr	r1, [pc, #28]	; (8001e78 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001e60:	4b05      	ldr	r3, [pc, #20]	; (8001e78 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001e62:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4013      	ands	r3, r2
 8001e68:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
}
 8001e6c:	bf00      	nop
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	40021000 	.word	0x40021000

08001e7c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001e84:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001e86:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e88:	4907      	ldr	r1, [pc, #28]	; (8001ea8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001e90:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001e92:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4013      	ands	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
}
 8001e9c:	bf00      	nop
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	40021000 	.word	0x40021000

08001eac <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001eb4:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <LL_FLASH_SetLatency+0x24>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f023 020f 	bic.w	r2, r3, #15
 8001ebc:	4904      	ldr	r1, [pc, #16]	; (8001ed0 <LL_FLASH_SetLatency+0x24>)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	600b      	str	r3, [r1, #0]
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	40022000 	.word	0x40022000

08001ed4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001ed8:	4b04      	ldr	r3, [pc, #16]	; (8001eec <LL_FLASH_GetLatency+0x18>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 030f 	and.w	r3, r3, #15
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	40022000 	.word	0x40022000

08001ef0 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ef4:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <LL_PWR_EnableRange1BoostMode+0x20>)
 8001ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001efa:	4a05      	ldr	r2, [pc, #20]	; (8001f10 <LL_PWR_EnableRange1BoostMode+0x20>)
 8001efc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f00:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	40007000 	.word	0x40007000

08001f14 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001f18:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	4a04      	ldr	r2, [pc, #16]	; (8001f30 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8001f1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f22:	6093      	str	r3, [r2, #8]
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	40007000 	.word	0x40007000

08001f34 <LL_PWR_SetPVDLevel>:
  *         @arg @ref LL_PWR_PVDLEVEL_6
  *         @arg @ref LL_PWR_PVDLEVEL_7
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, PVDLevel);
 8001f3c:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <LL_PWR_SetPVDLevel+0x24>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f023 020e 	bic.w	r2, r3, #14
 8001f44:	4904      	ldr	r1, [pc, #16]	; (8001f58 <LL_PWR_SetPVDLevel+0x24>)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	604b      	str	r3, [r1, #4]
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	40007000 	.word	0x40007000

08001f5c <LL_PWR_EnablePVD>:
  * @brief  Enable Power Voltage Detector
  * @rmtoll CR2          PVDE          LL_PWR_EnablePVD
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnablePVD(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8001f60:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <LL_PWR_EnablePVD+0x1c>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	4a04      	ldr	r2, [pc, #16]	; (8001f78 <LL_PWR_EnablePVD+0x1c>)
 8001f66:	f043 0301 	orr.w	r3, r3, #1
 8001f6a:	6053      	str	r3, [r2, #4]
}
 8001f6c:	bf00      	nop
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	40007000 	.word	0x40007000

08001f7c <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f043 0201 	orr.w	r2, r3, #1
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	601a      	str	r2, [r3, #0]
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	f043 0201 	orr.w	r2, r3, #1
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	60da      	str	r2, [r3, #12]
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <LL_GPIO_SetOutputPin>:
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	683a      	ldr	r2, [r7, #0]
 8001fca:	619a      	str	r2, [r3, #24]
}
 8001fcc:	bf00      	nop
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <LL_GPIO_ResetOutputPin>:
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	683a      	ldr	r2, [r7, #0]
 8001fe6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(uint8_t ch){
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
	USART_TransmitByte(ch);
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	4618      	mov	r0, r3
 8002002:	f002 f943 	bl	800428c <USART_TransmitByte>
}
 8002006:	bf00      	nop
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002010:	b598      	push	{r3, r4, r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout,NULL);
 8002014:	4b3c      	ldr	r3, [pc, #240]	; (8002108 <main+0xf8>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	2100      	movs	r1, #0
 800201c:	4618      	mov	r0, r3
 800201e:	f004 fe83 	bl	8006d28 <setbuf>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002022:	2001      	movs	r0, #1
 8002024:	f7ff ff2a 	bl	8001e7c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8002028:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800202c:	f7ff ff0e 	bl	8001e4c <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002030:	2003      	movs	r0, #3
 8002032:	f7ff fdbd 	bl	8001bb0 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** PVD Configuration
  */
  LL_PWR_SetPVDLevel(LL_PWR_PVDLEVEL_0);
 8002036:	2000      	movs	r0, #0
 8002038:	f7ff ff7c 	bl	8001f34 <LL_PWR_SetPVDLevel>
  /** Enable the PVD Output
  */
  LL_PWR_EnablePVD();
 800203c:	f7ff ff8e 	bl	8001f5c <LL_PWR_EnablePVD>
  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 8002040:	f7ff ff68 	bl	8001f14 <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002044:	f000 f86a 	bl	800211c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002048:	f7ff fbcc 	bl	80017e4 <MX_GPIO_Init>
  MX_DMA_Init();
 800204c:	f7ff fb2c 	bl	80016a8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002050:	f002 f850 	bl	80040f4 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002054:	f000 fcc8 	bl	80029e8 <MX_SPI2_Init>
  MX_ADC1_Init();
 8002058:	f7fe ff86 	bl	8000f68 <MX_ADC1_Init>
  MX_ADC3_Init();
 800205c:	f7ff f8a6 	bl	80011ac <MX_ADC3_Init>
  MX_SPI1_Init();
 8002060:	f000 fbf6 	bl	8002850 <MX_SPI1_Init>
  MX_ADC4_Init();
 8002064:	f7ff f956 	bl	8001314 <MX_ADC4_Init>
  MX_TIM2_Init();
 8002068:	f001 fbfc 	bl	8003864 <MX_TIM2_Init>
  MX_TIM3_Init();
 800206c:	f001 fc6a 	bl	8003944 <MX_TIM3_Init>
  MX_TIM1_Init();
 8002070:	f001 fba0 	bl	80037b4 <MX_TIM1_Init>
  MX_TIM4_Init();
 8002074:	f001 fcd2 	bl	8003a1c <MX_TIM4_Init>
  MX_TIM5_Init();
 8002078:	f001 fd0e 	bl	8003a98 <MX_TIM5_Init>
  MX_TIM6_Init();
 800207c:	f001 fd4a 	bl	8003b14 <MX_TIM6_Init>
  MX_TIM8_Init();
 8002080:	f001 fd82 	bl	8003b88 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  ADC4_Start();
 8002084:	f7ff f9d6 	bl	8001434 <ADC4_Start>
  ADC3_Start();
 8002088:	f7ff f9de 	bl	8001448 <ADC3_Start>
  ADC1_Start();
 800208c:	f7ff f9e6 	bl	800145c <ADC1_Start>
  LL_mDelay(500);
 8002090:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002094:	f003 ff7e 	bl	8005f94 <LL_mDelay>
  LL_TIM_EnableIT_UPDATE(TIM5);
 8002098:	481c      	ldr	r0, [pc, #112]	; (800210c <main+0xfc>)
 800209a:	f7ff ff7f 	bl	8001f9c <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM5);
 800209e:	481b      	ldr	r0, [pc, #108]	; (800210c <main+0xfc>)
 80020a0:	f7ff ff6c 	bl	8001f7c <LL_TIM_EnableCounter>

  LL_TIM_EnableIT_UPDATE(TIM6);
 80020a4:	481a      	ldr	r0, [pc, #104]	; (8002110 <main+0x100>)
 80020a6:	f7ff ff79 	bl	8001f9c <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM6);
 80020aa:	4819      	ldr	r0, [pc, #100]	; (8002110 <main+0x100>)
 80020ac:	f7ff ff66 	bl	8001f7c <LL_TIM_EnableCounter>
  LL_mDelay(500);
 80020b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020b4:	f003 ff6e 	bl	8005f94 <LL_mDelay>
  SPI1_Start();
 80020b8:	f000 fdac 	bl	8002c14 <SPI1_Start>
  SPI2_Start();
 80020bc:	f000 fe58 	bl	8002d70 <SPI2_Start>
  ICM_42688_init();
 80020c0:	f002 f97c 	bl	80043bc <ICM_42688_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  LL_GPIO_SetOutputPin(LED0_GPIO_Port,LED0_Pin);
 80020c4:	2104      	movs	r1, #4
 80020c6:	4813      	ldr	r0, [pc, #76]	; (8002114 <main+0x104>)
 80020c8:	f7ff ff78 	bl	8001fbc <LL_GPIO_SetOutputPin>
	  LL_mDelay(500);
 80020cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020d0:	f003 ff60 	bl	8005f94 <LL_mDelay>
	  LL_GPIO_ResetOutputPin(LED0_GPIO_Port,LED0_Pin);
 80020d4:	2104      	movs	r1, #4
 80020d6:	480f      	ldr	r0, [pc, #60]	; (8002114 <main+0x104>)
 80020d8:	f7ff ff7e 	bl	8001fd8 <LL_GPIO_ResetOutputPin>
	  LL_mDelay(500);
 80020dc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020e0:	f003 ff58 	bl	8005f94 <LL_mDelay>
	  printf("Batt_Lv %4.2f\n\r",get_battLv());
 80020e4:	f002 fa00 	bl	80044e8 <get_battLv>
 80020e8:	ee10 3a10 	vmov	r3, s0
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe fa53 	bl	8000598 <__aeabi_f2d>
 80020f2:	4603      	mov	r3, r0
 80020f4:	460c      	mov	r4, r1
 80020f6:	461a      	mov	r2, r3
 80020f8:	4623      	mov	r3, r4
 80020fa:	4807      	ldr	r0, [pc, #28]	; (8002118 <main+0x108>)
 80020fc:	f004 fdfc 	bl	8006cf8 <iprintf>
	  Get_Sen_Nowdata();
 8002100:	f002 faec 	bl	80046dc <Get_Sen_Nowdata>
	  LL_GPIO_SetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8002104:	e7de      	b.n	80020c4 <main+0xb4>
 8002106:	bf00      	nop
 8002108:	20000014 	.word	0x20000014
 800210c:	40000c00 	.word	0x40000c00
 8002110:	40001000 	.word	0x40001000
 8002114:	48000400 	.word	0x48000400
 8002118:	0800a5a0 	.word	0x0800a5a0

0800211c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8002120:	2004      	movs	r0, #4
 8002122:	f7ff fec3 	bl	8001eac <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 8002126:	bf00      	nop
 8002128:	f7ff fed4 	bl	8001ed4 <LL_FLASH_GetLatency>
 800212c:	4603      	mov	r3, r0
 800212e:	2b04      	cmp	r3, #4
 8002130:	d1fa      	bne.n	8002128 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 8002132:	f7ff fedd 	bl	8001ef0 <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSI_Enable();
 8002136:	f7ff fd5f 	bl	8001bf8 <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 800213a:	bf00      	nop
 800213c:	f7ff fd6c 	bl	8001c18 <LL_RCC_HSI_IsReady>
 8002140:	4603      	mov	r3, r0
 8002142:	2b01      	cmp	r3, #1
 8002144:	d1fa      	bne.n	800213c <SystemClock_Config+0x20>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 8002146:	2040      	movs	r0, #64	; 0x40
 8002148:	f7ff fd7a 	bl	8001c40 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
 800214c:	2300      	movs	r3, #0
 800214e:	2255      	movs	r2, #85	; 0x55
 8002150:	2130      	movs	r1, #48	; 0x30
 8002152:	2002      	movs	r0, #2
 8002154:	f7ff fe4a 	bl	8001dec <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8002158:	f7ff fe68 	bl	8001e2c <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 800215c:	f7ff fe22 	bl	8001da4 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8002160:	bf00      	nop
 8002162:	f7ff fe2f 	bl	8001dc4 <LL_RCC_PLL_IsReady>
 8002166:	4603      	mov	r3, r0
 8002168:	2b01      	cmp	r3, #1
 800216a:	d1fa      	bne.n	8002162 <SystemClock_Config+0x46>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800216c:	2003      	movs	r0, #3
 800216e:	f7ff fd7d 	bl	8001c6c <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8002172:	2080      	movs	r0, #128	; 0x80
 8002174:	f7ff fd9c 	bl	8001cb0 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002178:	bf00      	nop
 800217a:	f7ff fd8b 	bl	8001c94 <LL_RCC_GetSysClkSource>
 800217e:	4603      	mov	r3, r0
 8002180:	2b0c      	cmp	r3, #12
 8002182:	d1fa      	bne.n	800217a <SystemClock_Config+0x5e>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002184:	4b17      	ldr	r3, [pc, #92]	; (80021e4 <SystemClock_Config+0xc8>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	4a16      	ldr	r2, [pc, #88]	; (80021e4 <SystemClock_Config+0xc8>)
 800218a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800218e:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002190:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <SystemClock_Config+0xcc>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a14      	ldr	r2, [pc, #80]	; (80021e8 <SystemClock_Config+0xcc>)
 8002196:	f043 0301 	orr.w	r3, r3, #1
 800219a:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 800219c:	4b12      	ldr	r3, [pc, #72]	; (80021e8 <SystemClock_Config+0xcc>)
 800219e:	2200      	movs	r2, #0
 80021a0:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 80021a2:	bf00      	nop
 80021a4:	4b10      	ldr	r3, [pc, #64]	; (80021e8 <SystemClock_Config+0xcc>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	2b63      	cmp	r3, #99	; 0x63
 80021aa:	d9fb      	bls.n	80021a4 <SystemClock_Config+0x88>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80021ac:	2000      	movs	r0, #0
 80021ae:	f7ff fd7f 	bl	8001cb0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80021b2:	2000      	movs	r0, #0
 80021b4:	f7ff fd90 	bl	8001cd8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80021b8:	2000      	movs	r0, #0
 80021ba:	f7ff fda1 	bl	8001d00 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(170000000);
 80021be:	480b      	ldr	r0, [pc, #44]	; (80021ec <SystemClock_Config+0xd0>)
 80021c0:	f003 feda 	bl	8005f78 <LL_Init1msTick>

  LL_SetSystemCoreClock(170000000);
 80021c4:	4809      	ldr	r0, [pc, #36]	; (80021ec <SystemClock_Config+0xd0>)
 80021c6:	f003 ff0b 	bl	8005fe0 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 80021ca:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80021ce:	f7ff fdab 	bl	8001d28 <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 80021d2:	4807      	ldr	r0, [pc, #28]	; (80021f0 <SystemClock_Config+0xd4>)
 80021d4:	f7ff fdc2 	bl	8001d5c <LL_RCC_SetADCClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 80021d8:	4806      	ldr	r0, [pc, #24]	; (80021f4 <SystemClock_Config+0xd8>)
 80021da:	f7ff fdbf 	bl	8001d5c <LL_RCC_SetADCClockSource>
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	e000edf0 	.word	0xe000edf0
 80021e8:	e0001000 	.word	0xe0001000
 80021ec:	0a21fe80 	.word	0x0a21fe80
 80021f0:	001c0002 	.word	0x001c0002
 80021f4:	001e0002 	.word	0x001e0002

080021f8 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8002206:	4a0c      	ldr	r2, [pc, #48]	; (8002238 <LL_DMA_EnableChannel+0x40>)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	4413      	add	r3, r2
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	461a      	mov	r2, r3
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	4413      	add	r3, r2
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4908      	ldr	r1, [pc, #32]	; (8002238 <LL_DMA_EnableChannel+0x40>)
 8002218:	683a      	ldr	r2, [r7, #0]
 800221a:	440a      	add	r2, r1
 800221c:	7812      	ldrb	r2, [r2, #0]
 800221e:	4611      	mov	r1, r2
 8002220:	68fa      	ldr	r2, [r7, #12]
 8002222:	440a      	add	r2, r1
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	6013      	str	r3, [r2, #0]
}
 800222a:	bf00      	nop
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	0800a5cc 	.word	0x0800a5cc

0800223c <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800224a:	4a0c      	ldr	r2, [pc, #48]	; (800227c <LL_DMA_DisableChannel+0x40>)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	4413      	add	r3, r2
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	461a      	mov	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4413      	add	r3, r2
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4908      	ldr	r1, [pc, #32]	; (800227c <LL_DMA_DisableChannel+0x40>)
 800225c:	683a      	ldr	r2, [r7, #0]
 800225e:	440a      	add	r2, r1
 8002260:	7812      	ldrb	r2, [r2, #0]
 8002262:	4611      	mov	r1, r2
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	440a      	add	r2, r1
 8002268:	f023 0301 	bic.w	r3, r3, #1
 800226c:	6013      	str	r3, [r2, #0]
}
 800226e:	bf00      	nop
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	0800a5cc 	.word	0x0800a5cc

08002280 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8002280:	b480      	push	{r7}
 8002282:	b087      	sub	sp, #28
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8002290:	4a0e      	ldr	r2, [pc, #56]	; (80022cc <LL_DMA_SetDataTransferDirection+0x4c>)
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	4413      	add	r3, r2
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	461a      	mov	r2, r3
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	4413      	add	r3, r2
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022a4:	f023 0310 	bic.w	r3, r3, #16
 80022a8:	4908      	ldr	r1, [pc, #32]	; (80022cc <LL_DMA_SetDataTransferDirection+0x4c>)
 80022aa:	68ba      	ldr	r2, [r7, #8]
 80022ac:	440a      	add	r2, r1
 80022ae:	7812      	ldrb	r2, [r2, #0]
 80022b0:	4611      	mov	r1, r2
 80022b2:	697a      	ldr	r2, [r7, #20]
 80022b4:	440a      	add	r2, r1
 80022b6:	4611      	mov	r1, r2
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 80022be:	bf00      	nop
 80022c0:	371c      	adds	r7, #28
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	0800a5cc 	.word	0x0800a5cc

080022d0 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b087      	sub	sp, #28
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 80022e0:	4a0d      	ldr	r2, [pc, #52]	; (8002318 <LL_DMA_SetMode+0x48>)
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	4413      	add	r3, r2
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	461a      	mov	r2, r3
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	4413      	add	r3, r2
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f023 0220 	bic.w	r2, r3, #32
 80022f4:	4908      	ldr	r1, [pc, #32]	; (8002318 <LL_DMA_SetMode+0x48>)
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	440b      	add	r3, r1
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	4619      	mov	r1, r3
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	440b      	add	r3, r1
 8002302:	4619      	mov	r1, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4313      	orrs	r3, r2
 8002308:	600b      	str	r3, [r1, #0]
             Mode);
}
 800230a:	bf00      	nop
 800230c:	371c      	adds	r7, #28
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	0800a5cc 	.word	0x0800a5cc

0800231c <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 800231c:	b480      	push	{r7}
 800231e:	b087      	sub	sp, #28
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 800232c:	4a0d      	ldr	r2, [pc, #52]	; (8002364 <LL_DMA_SetPeriphIncMode+0x48>)
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	4413      	add	r3, r2
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	461a      	mov	r2, r3
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	4413      	add	r3, r2
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002340:	4908      	ldr	r1, [pc, #32]	; (8002364 <LL_DMA_SetPeriphIncMode+0x48>)
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	440b      	add	r3, r1
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	4619      	mov	r1, r3
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	440b      	add	r3, r1
 800234e:	4619      	mov	r1, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4313      	orrs	r3, r2
 8002354:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8002356:	bf00      	nop
 8002358:	371c      	adds	r7, #28
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	0800a5cc 	.word	0x0800a5cc

08002368 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8002378:	4a0d      	ldr	r2, [pc, #52]	; (80023b0 <LL_DMA_SetMemoryIncMode+0x48>)
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	4413      	add	r3, r2
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	461a      	mov	r2, r3
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	4413      	add	r3, r2
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800238c:	4908      	ldr	r1, [pc, #32]	; (80023b0 <LL_DMA_SetMemoryIncMode+0x48>)
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	440b      	add	r3, r1
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	4619      	mov	r1, r3
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	440b      	add	r3, r1
 800239a:	4619      	mov	r1, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4313      	orrs	r3, r2
 80023a0:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 80023a2:	bf00      	nop
 80023a4:	371c      	adds	r7, #28
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	0800a5cc 	.word	0x0800a5cc

080023b4 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b087      	sub	sp, #28
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 80023c4:	4a0d      	ldr	r2, [pc, #52]	; (80023fc <LL_DMA_SetPeriphSize+0x48>)
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	4413      	add	r3, r2
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	461a      	mov	r2, r3
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	4413      	add	r3, r2
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023d8:	4908      	ldr	r1, [pc, #32]	; (80023fc <LL_DMA_SetPeriphSize+0x48>)
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	440b      	add	r3, r1
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	4619      	mov	r1, r3
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	440b      	add	r3, r1
 80023e6:	4619      	mov	r1, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80023ee:	bf00      	nop
 80023f0:	371c      	adds	r7, #28
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	0800a5cc 	.word	0x0800a5cc

08002400 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8002400:	b480      	push	{r7}
 8002402:	b087      	sub	sp, #28
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8002410:	4a0d      	ldr	r2, [pc, #52]	; (8002448 <LL_DMA_SetMemorySize+0x48>)
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	4413      	add	r3, r2
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	461a      	mov	r2, r3
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	4413      	add	r3, r2
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002424:	4908      	ldr	r1, [pc, #32]	; (8002448 <LL_DMA_SetMemorySize+0x48>)
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	440b      	add	r3, r1
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	4619      	mov	r1, r3
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	440b      	add	r3, r1
 8002432:	4619      	mov	r1, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4313      	orrs	r3, r2
 8002438:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 800243a:	bf00      	nop
 800243c:	371c      	adds	r7, #28
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	0800a5cc 	.word	0x0800a5cc

0800244c <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 800244c:	b480      	push	{r7}
 800244e:	b087      	sub	sp, #28
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 800245c:	4a0d      	ldr	r2, [pc, #52]	; (8002494 <LL_DMA_SetChannelPriorityLevel+0x48>)
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	4413      	add	r3, r2
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	461a      	mov	r2, r3
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	4413      	add	r3, r2
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002470:	4908      	ldr	r1, [pc, #32]	; (8002494 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	440b      	add	r3, r1
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	4619      	mov	r1, r3
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	440b      	add	r3, r1
 800247e:	4619      	mov	r1, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4313      	orrs	r3, r2
 8002484:	600b      	str	r3, [r1, #0]
             Priority);
}
 8002486:	bf00      	nop
 8002488:	371c      	adds	r7, #28
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	0800a5cc 	.word	0x0800a5cc

08002498 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8002498:	b480      	push	{r7}
 800249a:	b087      	sub	sp, #28
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80024a8:	4a0d      	ldr	r2, [pc, #52]	; (80024e0 <LL_DMA_SetDataLength+0x48>)
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	4413      	add	r3, r2
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	461a      	mov	r2, r3
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	4413      	add	r3, r2
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	0c1b      	lsrs	r3, r3, #16
 80024ba:	041b      	lsls	r3, r3, #16
 80024bc:	4908      	ldr	r1, [pc, #32]	; (80024e0 <LL_DMA_SetDataLength+0x48>)
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	440a      	add	r2, r1
 80024c2:	7812      	ldrb	r2, [r2, #0]
 80024c4:	4611      	mov	r1, r2
 80024c6:	697a      	ldr	r2, [r7, #20]
 80024c8:	440a      	add	r2, r1
 80024ca:	4611      	mov	r1, r2
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 80024d2:	bf00      	nop
 80024d4:	371c      	adds	r7, #28
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	0800a5cc 	.word	0x0800a5cc

080024e4 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b087      	sub	sp, #28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
 80024f0:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80024f6:	6a3b      	ldr	r3, [r7, #32]
 80024f8:	2b10      	cmp	r3, #16
 80024fa:	d114      	bne.n	8002526 <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, SrcAddress);
 80024fc:	4a17      	ldr	r2, [pc, #92]	; (800255c <LL_DMA_ConfigAddresses+0x78>)
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	4413      	add	r3, r2
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	4413      	add	r3, r2
 800250a:	461a      	mov	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, DstAddress);
 8002510:	4a12      	ldr	r2, [pc, #72]	; (800255c <LL_DMA_ConfigAddresses+0x78>)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	4413      	add	r3, r2
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	461a      	mov	r2, r3
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	4413      	add	r3, r2
 800251e:	461a      	mov	r2, r3
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
  }
}
 8002524:	e013      	b.n	800254e <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
 8002526:	4a0d      	ldr	r2, [pc, #52]	; (800255c <LL_DMA_ConfigAddresses+0x78>)
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	4413      	add	r3, r2
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	461a      	mov	r2, r3
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	4413      	add	r3, r2
 8002534:	461a      	mov	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
 800253a:	4a08      	ldr	r2, [pc, #32]	; (800255c <LL_DMA_ConfigAddresses+0x78>)
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	4413      	add	r3, r2
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	461a      	mov	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	4413      	add	r3, r2
 8002548:	461a      	mov	r2, r3
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	60d3      	str	r3, [r2, #12]
}
 800254e:	bf00      	nop
 8002550:	371c      	adds	r7, #28
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	0800a5cc 	.word	0x0800a5cc

08002560 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8002560:	b480      	push	{r7}
 8002562:	b087      	sub	sp, #28
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	0a9b      	lsrs	r3, r3, #10
 8002570:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8002574:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8002578:	00db      	lsls	r3, r3, #3
 800257a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800257c:	68ba      	ldr	r2, [r7, #8]
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	4413      	add	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002588:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	4413      	add	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800259e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	430a      	orrs	r2, r1
 80025a6:	601a      	str	r2, [r3, #0]
}
 80025a8:	bf00      	nop
 80025aa:	371c      	adds	r7, #28
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 80025c2:	4a0c      	ldr	r2, [pc, #48]	; (80025f4 <LL_DMA_EnableIT_TC+0x40>)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	4413      	add	r3, r2
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	461a      	mov	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	4413      	add	r3, r2
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4908      	ldr	r1, [pc, #32]	; (80025f4 <LL_DMA_EnableIT_TC+0x40>)
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	440a      	add	r2, r1
 80025d8:	7812      	ldrb	r2, [r2, #0]
 80025da:	4611      	mov	r1, r2
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	440a      	add	r2, r1
 80025e0:	f043 0302 	orr.w	r3, r3, #2
 80025e4:	6013      	str	r3, [r2, #0]
}
 80025e6:	bf00      	nop
 80025e8:	3714      	adds	r7, #20
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	0800a5cc 	.word	0x0800a5cc

080025f8 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 8002606:	4a0c      	ldr	r2, [pc, #48]	; (8002638 <LL_DMA_EnableIT_TE+0x40>)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	4413      	add	r3, r2
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	461a      	mov	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	4413      	add	r3, r2
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4908      	ldr	r1, [pc, #32]	; (8002638 <LL_DMA_EnableIT_TE+0x40>)
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	440a      	add	r2, r1
 800261c:	7812      	ldrb	r2, [r2, #0]
 800261e:	4611      	mov	r1, r2
 8002620:	68fa      	ldr	r2, [r7, #12]
 8002622:	440a      	add	r2, r1
 8002624:	f043 0308 	orr.w	r3, r3, #8
 8002628:	6013      	str	r3, [r2, #0]
}
 800262a:	bf00      	nop
 800262c:	3714      	adds	r7, #20
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	0800a5cc 	.word	0x0800a5cc

0800263c <LL_AHB2_GRP1_EnableClock>:
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002644:	4b08      	ldr	r3, [pc, #32]	; (8002668 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002646:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002648:	4907      	ldr	r1, [pc, #28]	; (8002668 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4313      	orrs	r3, r2
 800264e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002650:	4b05      	ldr	r3, [pc, #20]	; (8002668 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002652:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4013      	ands	r3, r2
 8002658:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800265a:	68fb      	ldr	r3, [r7, #12]
}
 800265c:	bf00      	nop
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	40021000 	.word	0x40021000

0800266c <LL_APB1_GRP1_EnableClock>:
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002674:	4b08      	ldr	r3, [pc, #32]	; (8002698 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002676:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002678:	4907      	ldr	r1, [pc, #28]	; (8002698 <LL_APB1_GRP1_EnableClock+0x2c>)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4313      	orrs	r3, r2
 800267e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002680:	4b05      	ldr	r3, [pc, #20]	; (8002698 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002682:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4013      	ands	r3, r2
 8002688:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800268a:	68fb      	ldr	r3, [r7, #12]
}
 800268c:	bf00      	nop
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	40021000 	.word	0x40021000

0800269c <LL_APB2_GRP1_EnableClock>:
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80026a4:	4b08      	ldr	r3, [pc, #32]	; (80026c8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80026a6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026a8:	4907      	ldr	r1, [pc, #28]	; (80026c8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80026b0:	4b05      	ldr	r3, [pc, #20]	; (80026c8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80026b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4013      	ands	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026ba:	68fb      	ldr	r3, [r7, #12]
}
 80026bc:	bf00      	nop
 80026be:	3714      	adds	r7, #20
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	40021000 	.word	0x40021000

080026cc <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	601a      	str	r2, [r3, #0]
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026fc:	2b40      	cmp	r3, #64	; 0x40
 80026fe:	d101      	bne.n	8002704 <LL_SPI_IsEnabled+0x18>
 8002700:	2301      	movs	r3, #1
 8002702:	e000      	b.n	8002706 <LL_SPI_IsEnabled+0x1a>
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f023 0210 	bic.w	r2, r3, #16
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	605a      	str	r2, [r3, #4]
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	431a      	orrs	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	605a      	str	r2, [r3, #4]
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f023 0208 	bic.w	r2, r3, #8
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	605a      	str	r2, [r3, #4]
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b01      	cmp	r3, #1
 8002790:	d101      	bne.n	8002796 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8002792:	2301      	movs	r3, #1
 8002794:	e000      	b.n	8002798 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <LL_SPI_EnableDMAReq_RX>:
  * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f043 0201 	orr.w	r2, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	605a      	str	r2, [r3, #4]
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f043 0202 	orr.w	r2, r3, #2
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	605a      	str	r2, [r3, #4]
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <LL_SPI_DMA_GetRegAddr>:
  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	330c      	adds	r3, #12
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	b2db      	uxtb	r3, r3
}
 800280a:	4618      	mov	r0, r3
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <LL_GPIO_SetOutputPin>:
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
 800281e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	619a      	str	r2, [r3, #24]
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr

08002832 <LL_GPIO_ResetOutputPin>:
{
 8002832:	b480      	push	{r7}
 8002834:	b083      	sub	sp, #12
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
 800283a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	683a      	ldr	r2, [r7, #0]
 8002840:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
	...

08002850 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b090      	sub	sp, #64	; 0x40
 8002854:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002856:	f107 0318 	add.w	r3, r7, #24
 800285a:	2228      	movs	r2, #40	; 0x28
 800285c:	2100      	movs	r1, #0
 800285e:	4618      	mov	r0, r3
 8002860:	f003 fc03 	bl	800606a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002864:	463b      	mov	r3, r7
 8002866:	2200      	movs	r2, #0
 8002868:	601a      	str	r2, [r3, #0]
 800286a:	605a      	str	r2, [r3, #4]
 800286c:	609a      	str	r2, [r3, #8]
 800286e:	60da      	str	r2, [r3, #12]
 8002870:	611a      	str	r2, [r3, #16]
 8002872:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002874:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002878:	f7ff ff10 	bl	800269c <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800287c:	2001      	movs	r0, #1
 800287e:	f7ff fedd 	bl	800263c <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8002882:	2320      	movs	r3, #32
 8002884:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002886:	2302      	movs	r3, #2
 8002888:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800288a:	2300      	movs	r3, #0
 800288c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002892:	2300      	movs	r3, #0
 8002894:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002896:	2305      	movs	r3, #5
 8002898:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289a:	463b      	mov	r3, r7
 800289c:	4619      	mov	r1, r3
 800289e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028a2:	f002 f9a4 	bl	8004bee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80028a6:	2340      	movs	r3, #64	; 0x40
 80028a8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80028aa:	2302      	movs	r3, #2
 80028ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80028ae:	2300      	movs	r3, #0
 80028b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80028b6:	2300      	movs	r3, #0
 80028b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80028ba:	2305      	movs	r3, #5
 80028bc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028be:	463b      	mov	r3, r7
 80028c0:	4619      	mov	r1, r3
 80028c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028c6:	f002 f992 	bl	8004bee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80028ca:	2380      	movs	r3, #128	; 0x80
 80028cc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80028ce:	2302      	movs	r3, #2
 80028d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80028d2:	2300      	movs	r3, #0
 80028d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80028d6:	2300      	movs	r3, #0
 80028d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80028da:	2300      	movs	r3, #0
 80028dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80028de:	2305      	movs	r3, #5
 80028e0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e2:	463b      	mov	r3, r7
 80028e4:	4619      	mov	r1, r3
 80028e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028ea:	f002 f980 	bl	8004bee <LL_GPIO_Init>

  /* SPI1 DMA Init */

  /* SPI1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_SPI1_RX);
 80028ee:	220a      	movs	r2, #10
 80028f0:	2100      	movs	r1, #0
 80028f2:	483b      	ldr	r0, [pc, #236]	; (80029e0 <MX_SPI1_Init+0x190>)
 80028f4:	f7ff fe34 	bl	8002560 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80028f8:	2200      	movs	r2, #0
 80028fa:	2100      	movs	r1, #0
 80028fc:	4838      	ldr	r0, [pc, #224]	; (80029e0 <MX_SPI1_Init+0x190>)
 80028fe:	f7ff fcbf 	bl	8002280 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8002902:	2200      	movs	r2, #0
 8002904:	2100      	movs	r1, #0
 8002906:	4836      	ldr	r0, [pc, #216]	; (80029e0 <MX_SPI1_Init+0x190>)
 8002908:	f7ff fda0 	bl	800244c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 800290c:	2200      	movs	r2, #0
 800290e:	2100      	movs	r1, #0
 8002910:	4833      	ldr	r0, [pc, #204]	; (80029e0 <MX_SPI1_Init+0x190>)
 8002912:	f7ff fcdd 	bl	80022d0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8002916:	2200      	movs	r2, #0
 8002918:	2100      	movs	r1, #0
 800291a:	4831      	ldr	r0, [pc, #196]	; (80029e0 <MX_SPI1_Init+0x190>)
 800291c:	f7ff fcfe 	bl	800231c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8002920:	2280      	movs	r2, #128	; 0x80
 8002922:	2100      	movs	r1, #0
 8002924:	482e      	ldr	r0, [pc, #184]	; (80029e0 <MX_SPI1_Init+0x190>)
 8002926:	f7ff fd1f 	bl	8002368 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 800292a:	2200      	movs	r2, #0
 800292c:	2100      	movs	r1, #0
 800292e:	482c      	ldr	r0, [pc, #176]	; (80029e0 <MX_SPI1_Init+0x190>)
 8002930:	f7ff fd40 	bl	80023b4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8002934:	2200      	movs	r2, #0
 8002936:	2100      	movs	r1, #0
 8002938:	4829      	ldr	r0, [pc, #164]	; (80029e0 <MX_SPI1_Init+0x190>)
 800293a:	f7ff fd61 	bl	8002400 <LL_DMA_SetMemorySize>

  /* SPI1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_SPI1_TX);
 800293e:	220b      	movs	r2, #11
 8002940:	2101      	movs	r1, #1
 8002942:	4827      	ldr	r0, [pc, #156]	; (80029e0 <MX_SPI1_Init+0x190>)
 8002944:	f7ff fe0c 	bl	8002560 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8002948:	2210      	movs	r2, #16
 800294a:	2101      	movs	r1, #1
 800294c:	4824      	ldr	r0, [pc, #144]	; (80029e0 <MX_SPI1_Init+0x190>)
 800294e:	f7ff fc97 	bl	8002280 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8002952:	2200      	movs	r2, #0
 8002954:	2101      	movs	r1, #1
 8002956:	4822      	ldr	r0, [pc, #136]	; (80029e0 <MX_SPI1_Init+0x190>)
 8002958:	f7ff fd78 	bl	800244c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 800295c:	2200      	movs	r2, #0
 800295e:	2101      	movs	r1, #1
 8002960:	481f      	ldr	r0, [pc, #124]	; (80029e0 <MX_SPI1_Init+0x190>)
 8002962:	f7ff fcb5 	bl	80022d0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8002966:	2200      	movs	r2, #0
 8002968:	2101      	movs	r1, #1
 800296a:	481d      	ldr	r0, [pc, #116]	; (80029e0 <MX_SPI1_Init+0x190>)
 800296c:	f7ff fcd6 	bl	800231c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8002970:	2280      	movs	r2, #128	; 0x80
 8002972:	2101      	movs	r1, #1
 8002974:	481a      	ldr	r0, [pc, #104]	; (80029e0 <MX_SPI1_Init+0x190>)
 8002976:	f7ff fcf7 	bl	8002368 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 800297a:	2200      	movs	r2, #0
 800297c:	2101      	movs	r1, #1
 800297e:	4818      	ldr	r0, [pc, #96]	; (80029e0 <MX_SPI1_Init+0x190>)
 8002980:	f7ff fd18 	bl	80023b4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8002984:	2200      	movs	r2, #0
 8002986:	2101      	movs	r1, #1
 8002988:	4815      	ldr	r0, [pc, #84]	; (80029e0 <MX_SPI1_Init+0x190>)
 800298a:	f7ff fd39 	bl	8002400 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800298e:	2300      	movs	r3, #0
 8002990:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002992:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002996:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002998:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800299c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800299e:	2302      	movs	r3, #2
 80029a0:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80029a2:	2301      	movs	r3, #1
 80029a4:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80029a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80029ac:	2318      	movs	r3, #24
 80029ae:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80029b0:	2300      	movs	r3, #0
 80029b2:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80029b4:	2300      	movs	r3, #0
 80029b6:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 80029b8:	2307      	movs	r3, #7
 80029ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80029bc:	f107 0318 	add.w	r3, r7, #24
 80029c0:	4619      	mov	r1, r3
 80029c2:	4808      	ldr	r0, [pc, #32]	; (80029e4 <MX_SPI1_Init+0x194>)
 80029c4:	f002 fc3b 	bl	800523e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 80029c8:	2100      	movs	r1, #0
 80029ca:	4806      	ldr	r0, [pc, #24]	; (80029e4 <MX_SPI1_Init+0x194>)
 80029cc:	f7ff fea1 	bl	8002712 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 80029d0:	4804      	ldr	r0, [pc, #16]	; (80029e4 <MX_SPI1_Init+0x194>)
 80029d2:	f7ff fec4 	bl	800275e <LL_SPI_DisableNSSPulseMgt>

}
 80029d6:	bf00      	nop
 80029d8:	3740      	adds	r7, #64	; 0x40
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40020000 	.word	0x40020000
 80029e4:	40013000 	.word	0x40013000

080029e8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b090      	sub	sp, #64	; 0x40
 80029ec:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80029ee:	f107 0318 	add.w	r3, r7, #24
 80029f2:	2228      	movs	r2, #40	; 0x28
 80029f4:	2100      	movs	r1, #0
 80029f6:	4618      	mov	r0, r3
 80029f8:	f003 fb37 	bl	800606a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029fc:	463b      	mov	r3, r7
 80029fe:	2200      	movs	r2, #0
 8002a00:	601a      	str	r2, [r3, #0]
 8002a02:	605a      	str	r2, [r3, #4]
 8002a04:	609a      	str	r2, [r3, #8]
 8002a06:	60da      	str	r2, [r3, #12]
 8002a08:	611a      	str	r2, [r3, #16]
 8002a0a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002a0c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002a10:	f7ff fe2c 	bl	800266c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002a14:	2002      	movs	r0, #2
 8002a16:	f7ff fe11 	bl	800263c <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8002a1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a1e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a20:	2302      	movs	r3, #2
 8002a22:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a24:	2300      	movs	r3, #0
 8002a26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002a30:	2305      	movs	r3, #5
 8002a32:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a34:	463b      	mov	r3, r7
 8002a36:	4619      	mov	r1, r3
 8002a38:	484f      	ldr	r0, [pc, #316]	; (8002b78 <MX_SPI2_Init+0x190>)
 8002a3a:	f002 f8d8 	bl	8004bee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8002a3e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002a42:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a44:	2302      	movs	r3, #2
 8002a46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a50:	2300      	movs	r3, #0
 8002a52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002a54:	2305      	movs	r3, #5
 8002a56:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a58:	463b      	mov	r3, r7
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	4846      	ldr	r0, [pc, #280]	; (8002b78 <MX_SPI2_Init+0x190>)
 8002a5e:	f002 f8c6 	bl	8004bee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8002a62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a66:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a68:	2302      	movs	r3, #2
 8002a6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a70:	2300      	movs	r3, #0
 8002a72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a74:	2300      	movs	r3, #0
 8002a76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002a78:	2305      	movs	r3, #5
 8002a7a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7c:	463b      	mov	r3, r7
 8002a7e:	4619      	mov	r1, r3
 8002a80:	483d      	ldr	r0, [pc, #244]	; (8002b78 <MX_SPI2_Init+0x190>)
 8002a82:	f002 f8b4 	bl	8004bee <LL_GPIO_Init>

  /* SPI2 DMA Init */

  /* SPI2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_SPI2_RX);
 8002a86:	220c      	movs	r2, #12
 8002a88:	2102      	movs	r1, #2
 8002a8a:	483c      	ldr	r0, [pc, #240]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002a8c:	f7ff fd68 	bl	8002560 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002a90:	2200      	movs	r2, #0
 8002a92:	2102      	movs	r1, #2
 8002a94:	4839      	ldr	r0, [pc, #228]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002a96:	f7ff fbf3 	bl	8002280 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2102      	movs	r1, #2
 8002a9e:	4837      	ldr	r0, [pc, #220]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002aa0:	f7ff fcd4 	bl	800244c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	2102      	movs	r1, #2
 8002aa8:	4834      	ldr	r0, [pc, #208]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002aaa:	f7ff fc11 	bl	80022d0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 8002aae:	2200      	movs	r2, #0
 8002ab0:	2102      	movs	r1, #2
 8002ab2:	4832      	ldr	r0, [pc, #200]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002ab4:	f7ff fc32 	bl	800231c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 8002ab8:	2280      	movs	r2, #128	; 0x80
 8002aba:	2102      	movs	r1, #2
 8002abc:	482f      	ldr	r0, [pc, #188]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002abe:	f7ff fc53 	bl	8002368 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2102      	movs	r1, #2
 8002ac6:	482d      	ldr	r0, [pc, #180]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002ac8:	f7ff fc74 	bl	80023b4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 8002acc:	2200      	movs	r2, #0
 8002ace:	2102      	movs	r1, #2
 8002ad0:	482a      	ldr	r0, [pc, #168]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002ad2:	f7ff fc95 	bl	8002400 <LL_DMA_SetMemorySize>

  /* SPI2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_SPI2_TX);
 8002ad6:	220d      	movs	r2, #13
 8002ad8:	2103      	movs	r1, #3
 8002ada:	4828      	ldr	r0, [pc, #160]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002adc:	f7ff fd40 	bl	8002560 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8002ae0:	2210      	movs	r2, #16
 8002ae2:	2103      	movs	r1, #3
 8002ae4:	4825      	ldr	r0, [pc, #148]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002ae6:	f7ff fbcb 	bl	8002280 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 8002aea:	2200      	movs	r2, #0
 8002aec:	2103      	movs	r1, #3
 8002aee:	4823      	ldr	r0, [pc, #140]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002af0:	f7ff fcac 	bl	800244c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 8002af4:	2200      	movs	r2, #0
 8002af6:	2103      	movs	r1, #3
 8002af8:	4820      	ldr	r0, [pc, #128]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002afa:	f7ff fbe9 	bl	80022d0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 8002afe:	2200      	movs	r2, #0
 8002b00:	2103      	movs	r1, #3
 8002b02:	481e      	ldr	r0, [pc, #120]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002b04:	f7ff fc0a 	bl	800231c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 8002b08:	2280      	movs	r2, #128	; 0x80
 8002b0a:	2103      	movs	r1, #3
 8002b0c:	481b      	ldr	r0, [pc, #108]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002b0e:	f7ff fc2b 	bl	8002368 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 8002b12:	2200      	movs	r2, #0
 8002b14:	2103      	movs	r1, #3
 8002b16:	4819      	ldr	r0, [pc, #100]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002b18:	f7ff fc4c 	bl	80023b4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	2103      	movs	r1, #3
 8002b20:	4816      	ldr	r0, [pc, #88]	; (8002b7c <MX_SPI2_Init+0x194>)
 8002b22:	f7ff fc6d 	bl	8002400 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002b26:	2300      	movs	r3, #0
 8002b28:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002b2a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002b2e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002b30:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002b34:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002b36:	2302      	movs	r3, #2
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002b3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b42:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002b44:	2318      	movs	r3, #24
 8002b46:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8002b50:	2307      	movs	r3, #7
 8002b52:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002b54:	f107 0318 	add.w	r3, r7, #24
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4809      	ldr	r0, [pc, #36]	; (8002b80 <MX_SPI2_Init+0x198>)
 8002b5c:	f002 fb6f 	bl	800523e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8002b60:	2100      	movs	r1, #0
 8002b62:	4807      	ldr	r0, [pc, #28]	; (8002b80 <MX_SPI2_Init+0x198>)
 8002b64:	f7ff fdd5 	bl	8002712 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 8002b68:	4805      	ldr	r0, [pc, #20]	; (8002b80 <MX_SPI2_Init+0x198>)
 8002b6a:	f7ff fdf8 	bl	800275e <LL_SPI_DisableNSSPulseMgt>

}
 8002b6e:	bf00      	nop
 8002b70:	3740      	adds	r7, #64	; 0x40
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	48000400 	.word	0x48000400
 8002b7c:	40020000 	.word	0x40020000
 8002b80:	40003800 	.word	0x40003800

08002b84 <DMA1_Channel1_Init>:
//whilegp
//uint8_t rx_flag = 0;
//uint8_t tx_flag = 0;

void DMA1_Channel1_Init(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_1);
 8002b88:	2100      	movs	r1, #0
 8002b8a:	4806      	ldr	r0, [pc, #24]	; (8002ba4 <DMA1_Channel1_Init+0x20>)
 8002b8c:	f7ff fd12 	bl	80025b4 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_1);
 8002b90:	2100      	movs	r1, #0
 8002b92:	4804      	ldr	r0, [pc, #16]	; (8002ba4 <DMA1_Channel1_Init+0x20>)
 8002b94:	f7ff fd30 	bl	80025f8 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8002b98:	2100      	movs	r1, #0
 8002b9a:	4802      	ldr	r0, [pc, #8]	; (8002ba4 <DMA1_Channel1_Init+0x20>)
 8002b9c:	f7ff fb4e 	bl	800223c <LL_DMA_DisableChannel>
}
 8002ba0:	bf00      	nop
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	40020000 	.word	0x40020000

08002ba8 <DMA1_Channel2_Init>:

void DMA1_Channel2_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_2);
 8002bac:	2101      	movs	r1, #1
 8002bae:	4806      	ldr	r0, [pc, #24]	; (8002bc8 <DMA1_Channel2_Init+0x20>)
 8002bb0:	f7ff fd00 	bl	80025b4 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_2);
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	4804      	ldr	r0, [pc, #16]	; (8002bc8 <DMA1_Channel2_Init+0x20>)
 8002bb8:	f7ff fd1e 	bl	80025f8 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	4802      	ldr	r0, [pc, #8]	; (8002bc8 <DMA1_Channel2_Init+0x20>)
 8002bc0:	f7ff fb3c 	bl	800223c <LL_DMA_DisableChannel>
}
 8002bc4:	bf00      	nop
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40020000 	.word	0x40020000

08002bcc <DMA1_Channel3_Init>:

void DMA1_Channel3_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_3);
 8002bd0:	2102      	movs	r1, #2
 8002bd2:	4806      	ldr	r0, [pc, #24]	; (8002bec <DMA1_Channel3_Init+0x20>)
 8002bd4:	f7ff fcee 	bl	80025b4 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_3);
 8002bd8:	2102      	movs	r1, #2
 8002bda:	4804      	ldr	r0, [pc, #16]	; (8002bec <DMA1_Channel3_Init+0x20>)
 8002bdc:	f7ff fd0c 	bl	80025f8 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8002be0:	2102      	movs	r1, #2
 8002be2:	4802      	ldr	r0, [pc, #8]	; (8002bec <DMA1_Channel3_Init+0x20>)
 8002be4:	f7ff fb2a 	bl	800223c <LL_DMA_DisableChannel>
}
 8002be8:	bf00      	nop
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40020000 	.word	0x40020000

08002bf0 <DMA1_Channel4_Init>:

void DMA1_Channel4_Init(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_4);
 8002bf4:	2103      	movs	r1, #3
 8002bf6:	4806      	ldr	r0, [pc, #24]	; (8002c10 <DMA1_Channel4_Init+0x20>)
 8002bf8:	f7ff fcdc 	bl	80025b4 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_4);
 8002bfc:	2103      	movs	r1, #3
 8002bfe:	4804      	ldr	r0, [pc, #16]	; (8002c10 <DMA1_Channel4_Init+0x20>)
 8002c00:	f7ff fcfa 	bl	80025f8 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8002c04:	2103      	movs	r1, #3
 8002c06:	4802      	ldr	r0, [pc, #8]	; (8002c10 <DMA1_Channel4_Init+0x20>)
 8002c08:	f7ff fb18 	bl	800223c <LL_DMA_DisableChannel>
}
 8002c0c:	bf00      	nop
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	40020000 	.word	0x40020000

08002c14 <SPI1_Start>:

void SPI1_Start(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI1, LL_SPI_RX_FIFO_TH_QUARTER);
 8002c18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c1c:	4808      	ldr	r0, [pc, #32]	; (8002c40 <SPI1_Start+0x2c>)
 8002c1e:	f7ff fd8b 	bl	8002738 <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel1_Init();
 8002c22:	f7ff ffaf 	bl	8002b84 <DMA1_Channel1_Init>
	DMA1_Channel2_Init();
 8002c26:	f7ff ffbf 	bl	8002ba8 <DMA1_Channel2_Init>
	LL_SPI_EnableDMAReq_RX(SPI1);
 8002c2a:	4805      	ldr	r0, [pc, #20]	; (8002c40 <SPI1_Start+0x2c>)
 8002c2c:	f7ff fdba 	bl	80027a4 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI1);
 8002c30:	4803      	ldr	r0, [pc, #12]	; (8002c40 <SPI1_Start+0x2c>)
 8002c32:	f7ff fdc7 	bl	80027c4 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI1);
 8002c36:	4802      	ldr	r0, [pc, #8]	; (8002c40 <SPI1_Start+0x2c>)
 8002c38:	f7ff fd48 	bl	80026cc <LL_SPI_Enable>
}
 8002c3c:	bf00      	nop
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	40013000 	.word	0x40013000

08002c44 <SPI1_DMA_Communication>:

void SPI1_DMA_Communication(uint8_t length)
{
 8002c44:	b590      	push	{r4, r7, lr}
 8002c46:	b085      	sub	sp, #20
 8002c48:	af02      	add	r7, sp, #8
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8002c4e:	2101      	movs	r1, #1
 8002c50:	4823      	ldr	r0, [pc, #140]	; (8002ce0 <SPI1_DMA_Communication+0x9c>)
 8002c52:	f7ff fdee 	bl	8002832 <LL_GPIO_ResetOutputPin>

	if( LL_SPI_IsActiveFlag_RXNE(SPI1) == SET)LL_SPI_ReceiveData8(SPI1);
 8002c56:	4823      	ldr	r0, [pc, #140]	; (8002ce4 <SPI1_DMA_Communication+0xa0>)
 8002c58:	f7ff fd91 	bl	800277e <LL_SPI_IsActiveFlag_RXNE>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d102      	bne.n	8002c68 <SPI1_DMA_Communication+0x24>
 8002c62:	4820      	ldr	r0, [pc, #128]	; (8002ce4 <SPI1_DMA_Communication+0xa0>)
 8002c64:	f7ff fdca 	bl	80027fc <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI1) == RESET) LL_SPI_Enable(SPI1);
 8002c68:	481e      	ldr	r0, [pc, #120]	; (8002ce4 <SPI1_DMA_Communication+0xa0>)
 8002c6a:	f7ff fd3f 	bl	80026ec <LL_SPI_IsEnabled>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d102      	bne.n	8002c7a <SPI1_DMA_Communication+0x36>
 8002c74:	481b      	ldr	r0, [pc, #108]	; (8002ce4 <SPI1_DMA_Communication+0xa0>)
 8002c76:	f7ff fd29 	bl	80026cc <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_2,(uint32_t)SPI1TransmitData,
 8002c7a:	4c1b      	ldr	r4, [pc, #108]	; (8002ce8 <SPI1_DMA_Communication+0xa4>)
 8002c7c:	4819      	ldr	r0, [pc, #100]	; (8002ce4 <SPI1_DMA_Communication+0xa0>)
 8002c7e:	f7ff fdb1 	bl	80027e4 <LL_SPI_DMA_GetRegAddr>
 8002c82:	4602      	mov	r2, r0
 8002c84:	2310      	movs	r3, #16
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	4622      	mov	r2, r4
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	4817      	ldr	r0, [pc, #92]	; (8002cec <SPI1_DMA_Communication+0xa8>)
 8002c90:	f7ff fc28 	bl	80024e4 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI1),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_2,length);
 8002c94:	79fb      	ldrb	r3, [r7, #7]
 8002c96:	461a      	mov	r2, r3
 8002c98:	2101      	movs	r1, #1
 8002c9a:	4814      	ldr	r0, [pc, #80]	; (8002cec <SPI1_DMA_Communication+0xa8>)
 8002c9c:	f7ff fbfc 	bl	8002498 <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_1,LL_SPI_DMA_GetRegAddr(SPI1),
 8002ca0:	4810      	ldr	r0, [pc, #64]	; (8002ce4 <SPI1_DMA_Communication+0xa0>)
 8002ca2:	f7ff fd9f 	bl	80027e4 <LL_SPI_DMA_GetRegAddr>
 8002ca6:	4601      	mov	r1, r0
 8002ca8:	4a11      	ldr	r2, [pc, #68]	; (8002cf0 <SPI1_DMA_Communication+0xac>)
 8002caa:	2300      	movs	r3, #0
 8002cac:	9300      	str	r3, [sp, #0]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	460a      	mov	r2, r1
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	480d      	ldr	r0, [pc, #52]	; (8002cec <SPI1_DMA_Communication+0xa8>)
 8002cb6:	f7ff fc15 	bl	80024e4 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI1ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_1,length);
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	480a      	ldr	r0, [pc, #40]	; (8002cec <SPI1_DMA_Communication+0xa8>)
 8002cc2:	f7ff fbe9 	bl	8002498 <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_2);
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	4808      	ldr	r0, [pc, #32]	; (8002cec <SPI1_DMA_Communication+0xa8>)
 8002cca:	f7ff fa95 	bl	80021f8 <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_1);
 8002cce:	2100      	movs	r1, #0
 8002cd0:	4806      	ldr	r0, [pc, #24]	; (8002cec <SPI1_DMA_Communication+0xa8>)
 8002cd2:	f7ff fa91 	bl	80021f8 <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd90      	pop	{r4, r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	48000400 	.word	0x48000400
 8002ce4:	40013000 	.word	0x40013000
 8002ce8:	20000e5c 	.word	0x20000e5c
 8002cec:	40020000 	.word	0x40020000
 8002cf0:	20000e64 	.word	0x20000e64

08002cf4 <SPI1_DMA1_ReceiveComplete_Callback>:

void SPI1_DMA1_ReceiveComplete_Callback(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	4804      	ldr	r0, [pc, #16]	; (8002d0c <SPI1_DMA1_ReceiveComplete_Callback+0x18>)
 8002cfc:	f7ff fa9e 	bl	800223c <LL_DMA_DisableChannel>
	LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8002d00:	2101      	movs	r1, #1
 8002d02:	4803      	ldr	r0, [pc, #12]	; (8002d10 <SPI1_DMA1_ReceiveComplete_Callback+0x1c>)
 8002d04:	f7ff fd87 	bl	8002816 <LL_GPIO_SetOutputPin>
//	rx_flag = 1;
}
 8002d08:	bf00      	nop
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40020000 	.word	0x40020000
 8002d10:	48000400 	.word	0x48000400

08002d14 <SPI1_DMA1_TransmitComplete_Callback>:

void SPI1_DMA1_TransmitComplete_Callback(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8002d18:	2101      	movs	r1, #1
 8002d1a:	4802      	ldr	r0, [pc, #8]	; (8002d24 <SPI1_DMA1_TransmitComplete_Callback+0x10>)
 8002d1c:	f7ff fa8e 	bl	800223c <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8002d20:	bf00      	nop
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40020000 	.word	0x40020000

08002d28 <Get_SPI1ReciveData>:

uint8_t Get_SPI1ReciveData(uint8_t num){
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	71fb      	strb	r3, [r7, #7]
	return SPI1ReciveData[num];
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	4a03      	ldr	r2, [pc, #12]	; (8002d44 <Get_SPI1ReciveData+0x1c>)
 8002d36:	5cd3      	ldrb	r3, [r2, r3]
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr
 8002d44:	20000e64 	.word	0x20000e64

08002d48 <SetSPI1TransmitData>:

void SetSPI1TransmitData(uint8_t num, uint8_t data){
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	460a      	mov	r2, r1
 8002d52:	71fb      	strb	r3, [r7, #7]
 8002d54:	4613      	mov	r3, r2
 8002d56:	71bb      	strb	r3, [r7, #6]
	SPI1TransmitData[num] = data;
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	4904      	ldr	r1, [pc, #16]	; (8002d6c <SetSPI1TransmitData+0x24>)
 8002d5c:	79ba      	ldrb	r2, [r7, #6]
 8002d5e:	54ca      	strb	r2, [r1, r3]
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr
 8002d6c:	20000e5c 	.word	0x20000e5c

08002d70 <SPI2_Start>:

uint8_t SPI2ReciveData[SPI2_DATA_BUFFR_SIZE];
uint8_t SPI2TransmitData[SPI2_DATA_BUFFR_SIZE];

void SPI2_Start(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI2, LL_SPI_RX_FIFO_TH_QUARTER);
 8002d74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d78:	4808      	ldr	r0, [pc, #32]	; (8002d9c <SPI2_Start+0x2c>)
 8002d7a:	f7ff fcdd 	bl	8002738 <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel3_Init();
 8002d7e:	f7ff ff25 	bl	8002bcc <DMA1_Channel3_Init>
	DMA1_Channel4_Init();
 8002d82:	f7ff ff35 	bl	8002bf0 <DMA1_Channel4_Init>
	LL_SPI_EnableDMAReq_RX(SPI2);
 8002d86:	4805      	ldr	r0, [pc, #20]	; (8002d9c <SPI2_Start+0x2c>)
 8002d88:	f7ff fd0c 	bl	80027a4 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI2);
 8002d8c:	4803      	ldr	r0, [pc, #12]	; (8002d9c <SPI2_Start+0x2c>)
 8002d8e:	f7ff fd19 	bl	80027c4 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI2);
 8002d92:	4802      	ldr	r0, [pc, #8]	; (8002d9c <SPI2_Start+0x2c>)
 8002d94:	f7ff fc9a 	bl	80026cc <LL_SPI_Enable>
}
 8002d98:	bf00      	nop
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	40003800 	.word	0x40003800

08002da0 <SPI2_DMA_Communication>:

void SPI2_DMA_Communication(uint8_t length,uint8_t dir)
{
 8002da0:	b590      	push	{r4, r7, lr}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af02      	add	r7, sp, #8
 8002da6:	4603      	mov	r3, r0
 8002da8:	460a      	mov	r2, r1
 8002daa:	71fb      	strb	r3, [r7, #7]
 8002dac:	4613      	mov	r3, r2
 8002dae:	71bb      	strb	r3, [r7, #6]
  if(encoderdir == enL){
 8002db0:	4b28      	ldr	r3, [pc, #160]	; (8002e54 <SPI2_DMA_Communication+0xb4>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d105      	bne.n	8002dc4 <SPI2_DMA_Communication+0x24>
	  LL_GPIO_ResetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8002db8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dbc:	4826      	ldr	r0, [pc, #152]	; (8002e58 <SPI2_DMA_Communication+0xb8>)
 8002dbe:	f7ff fd38 	bl	8002832 <LL_GPIO_ResetOutputPin>
 8002dc2:	e003      	b.n	8002dcc <SPI2_DMA_Communication+0x2c>
  }else{
    LL_GPIO_ResetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8002dc4:	2180      	movs	r1, #128	; 0x80
 8002dc6:	4824      	ldr	r0, [pc, #144]	; (8002e58 <SPI2_DMA_Communication+0xb8>)
 8002dc8:	f7ff fd33 	bl	8002832 <LL_GPIO_ResetOutputPin>
  }
	if( LL_SPI_IsActiveFlag_RXNE(SPI2) == SET)LL_SPI_ReceiveData8(SPI2);
 8002dcc:	4823      	ldr	r0, [pc, #140]	; (8002e5c <SPI2_DMA_Communication+0xbc>)
 8002dce:	f7ff fcd6 	bl	800277e <LL_SPI_IsActiveFlag_RXNE>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d102      	bne.n	8002dde <SPI2_DMA_Communication+0x3e>
 8002dd8:	4820      	ldr	r0, [pc, #128]	; (8002e5c <SPI2_DMA_Communication+0xbc>)
 8002dda:	f7ff fd0f 	bl	80027fc <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI2) == RESET) LL_SPI_Enable(SPI2);
 8002dde:	481f      	ldr	r0, [pc, #124]	; (8002e5c <SPI2_DMA_Communication+0xbc>)
 8002de0:	f7ff fc84 	bl	80026ec <LL_SPI_IsEnabled>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d102      	bne.n	8002df0 <SPI2_DMA_Communication+0x50>
 8002dea:	481c      	ldr	r0, [pc, #112]	; (8002e5c <SPI2_DMA_Communication+0xbc>)
 8002dec:	f7ff fc6e 	bl	80026cc <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_4,(uint32_t)SPI2TransmitData,
 8002df0:	4c1b      	ldr	r4, [pc, #108]	; (8002e60 <SPI2_DMA_Communication+0xc0>)
 8002df2:	481a      	ldr	r0, [pc, #104]	; (8002e5c <SPI2_DMA_Communication+0xbc>)
 8002df4:	f7ff fcf6 	bl	80027e4 <LL_SPI_DMA_GetRegAddr>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	2310      	movs	r3, #16
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	4622      	mov	r2, r4
 8002e02:	2103      	movs	r1, #3
 8002e04:	4817      	ldr	r0, [pc, #92]	; (8002e64 <SPI2_DMA_Communication+0xc4>)
 8002e06:	f7ff fb6d 	bl	80024e4 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI2),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_4,length);
 8002e0a:	79fb      	ldrb	r3, [r7, #7]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	2103      	movs	r1, #3
 8002e10:	4814      	ldr	r0, [pc, #80]	; (8002e64 <SPI2_DMA_Communication+0xc4>)
 8002e12:	f7ff fb41 	bl	8002498 <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_3,LL_SPI_DMA_GetRegAddr(SPI2),
 8002e16:	4811      	ldr	r0, [pc, #68]	; (8002e5c <SPI2_DMA_Communication+0xbc>)
 8002e18:	f7ff fce4 	bl	80027e4 <LL_SPI_DMA_GetRegAddr>
 8002e1c:	4601      	mov	r1, r0
 8002e1e:	4a12      	ldr	r2, [pc, #72]	; (8002e68 <SPI2_DMA_Communication+0xc8>)
 8002e20:	2300      	movs	r3, #0
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	4613      	mov	r3, r2
 8002e26:	460a      	mov	r2, r1
 8002e28:	2102      	movs	r1, #2
 8002e2a:	480e      	ldr	r0, [pc, #56]	; (8002e64 <SPI2_DMA_Communication+0xc4>)
 8002e2c:	f7ff fb5a 	bl	80024e4 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI2ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_3,length);
 8002e30:	79fb      	ldrb	r3, [r7, #7]
 8002e32:	461a      	mov	r2, r3
 8002e34:	2102      	movs	r1, #2
 8002e36:	480b      	ldr	r0, [pc, #44]	; (8002e64 <SPI2_DMA_Communication+0xc4>)
 8002e38:	f7ff fb2e 	bl	8002498 <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_4);
 8002e3c:	2103      	movs	r1, #3
 8002e3e:	4809      	ldr	r0, [pc, #36]	; (8002e64 <SPI2_DMA_Communication+0xc4>)
 8002e40:	f7ff f9da 	bl	80021f8 <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_3);
 8002e44:	2102      	movs	r1, #2
 8002e46:	4807      	ldr	r0, [pc, #28]	; (8002e64 <SPI2_DMA_Communication+0xc4>)
 8002e48:	f7ff f9d6 	bl	80021f8 <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd90      	pop	{r4, r7, pc}
 8002e54:	2000064a 	.word	0x2000064a
 8002e58:	48000400 	.word	0x48000400
 8002e5c:	40003800 	.word	0x40003800
 8002e60:	20000e60 	.word	0x20000e60
 8002e64:	40020000 	.word	0x40020000
 8002e68:	20000e68 	.word	0x20000e68

08002e6c <SPI2_DMA1_ReceiveComplete_Callback>:

void SPI2_DMA1_ReceiveComplete_Callback(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8002e70:	2102      	movs	r1, #2
 8002e72:	4809      	ldr	r0, [pc, #36]	; (8002e98 <SPI2_DMA1_ReceiveComplete_Callback+0x2c>)
 8002e74:	f7ff f9e2 	bl	800223c <LL_DMA_DisableChannel>
  if(encoderdir == enL){
 8002e78:	4b08      	ldr	r3, [pc, #32]	; (8002e9c <SPI2_DMA1_ReceiveComplete_Callback+0x30>)
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d105      	bne.n	8002e8c <SPI2_DMA1_ReceiveComplete_Callback+0x20>
	  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8002e80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e84:	4806      	ldr	r0, [pc, #24]	; (8002ea0 <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8002e86:	f7ff fcc6 	bl	8002816 <LL_GPIO_SetOutputPin>
  }else{
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
  }
//	rx_flag = 1;
}
 8002e8a:	e003      	b.n	8002e94 <SPI2_DMA1_ReceiveComplete_Callback+0x28>
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8002e8c:	2180      	movs	r1, #128	; 0x80
 8002e8e:	4804      	ldr	r0, [pc, #16]	; (8002ea0 <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8002e90:	f7ff fcc1 	bl	8002816 <LL_GPIO_SetOutputPin>
}
 8002e94:	bf00      	nop
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40020000 	.word	0x40020000
 8002e9c:	2000064a 	.word	0x2000064a
 8002ea0:	48000400 	.word	0x48000400

08002ea4 <SPI2_DMA1_TransmitComplete_Callback>:

void SPI2_DMA1_TransmitComplete_Callback(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8002ea8:	2103      	movs	r1, #3
 8002eaa:	4802      	ldr	r0, [pc, #8]	; (8002eb4 <SPI2_DMA1_TransmitComplete_Callback+0x10>)
 8002eac:	f7ff f9c6 	bl	800223c <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8002eb0:	bf00      	nop
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40020000 	.word	0x40020000

08002eb8 <Get_SPI2ReciveData>:

uint8_t Get_SPI2ReciveData(uint8_t num){
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	71fb      	strb	r3, [r7, #7]
	return SPI2ReciveData[num];
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	4a03      	ldr	r2, [pc, #12]	; (8002ed4 <Get_SPI2ReciveData+0x1c>)
 8002ec6:	5cd3      	ldrb	r3, [r2, r3]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	20000e68 	.word	0x20000e68

08002ed8 <SetSPI2TransmitData>:

void SetSPI2TransmitData(uint8_t num, uint8_t data){
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	460a      	mov	r2, r1
 8002ee2:	71fb      	strb	r3, [r7, #7]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	71bb      	strb	r3, [r7, #6]
	SPI2TransmitData[num] = data;
 8002ee8:	79fb      	ldrb	r3, [r7, #7]
 8002eea:	4904      	ldr	r1, [pc, #16]	; (8002efc <SetSPI2TransmitData+0x24>)
 8002eec:	79ba      	ldrb	r2, [r7, #6]
 8002eee:	54ca      	strb	r2, [r1, r3]
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	20000e60 	.word	0x20000e60

08002f00 <LL_DMA_IsActiveFlag_TC1>:
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0302 	and.w	r3, r3, #2
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d101      	bne.n	8002f18 <LL_DMA_IsActiveFlag_TC1+0x18>
 8002f14:	2301      	movs	r3, #1
 8002f16:	e000      	b.n	8002f1a <LL_DMA_IsActiveFlag_TC1+0x1a>
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr

08002f26 <LL_DMA_IsActiveFlag_TC2>:
{
 8002f26:	b480      	push	{r7}
 8002f28:	b083      	sub	sp, #12
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0320 	and.w	r3, r3, #32
 8002f36:	2b20      	cmp	r3, #32
 8002f38:	d101      	bne.n	8002f3e <LL_DMA_IsActiveFlag_TC2+0x18>
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e000      	b.n	8002f40 <LL_DMA_IsActiveFlag_TC2+0x1a>
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <LL_DMA_IsActiveFlag_TC3>:
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f60:	d101      	bne.n	8002f66 <LL_DMA_IsActiveFlag_TC3+0x1a>
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <LL_DMA_IsActiveFlag_TC3+0x1c>
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <LL_DMA_IsActiveFlag_TC4>:
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f88:	d101      	bne.n	8002f8e <LL_DMA_IsActiveFlag_TC4+0x1a>
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e000      	b.n	8002f90 <LL_DMA_IsActiveFlag_TC4+0x1c>
 8002f8e:	2300      	movs	r3, #0
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <LL_DMA_ClearFlag_GI1>:
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	605a      	str	r2, [r3, #4]
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <LL_DMA_ClearFlag_GI2>:
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2210      	movs	r2, #16
 8002fc2:	605a      	str	r2, [r3, #4]
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <LL_DMA_ClearFlag_GI3>:
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002fde:	605a      	str	r2, [r3, #4]
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <LL_DMA_ClearFlag_GI4>:
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ffa:	605a      	str	r2, [r3, #4]
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <LL_TIM_ClearFlag_UPDATE>:
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f06f 0201 	mvn.w	r2, #1
 8003016:	611a      	str	r2, [r3, #16]
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003038:	2301      	movs	r3, #1
 800303a:	e000      	b.n	800303e <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800304a:	b480      	push	{r7}
 800304c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800304e:	bf00      	nop
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800305c:	e7fe      	b.n	800305c <HardFault_Handler+0x4>

0800305e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800305e:	b480      	push	{r7}
 8003060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003062:	e7fe      	b.n	8003062 <MemManage_Handler+0x4>

08003064 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003068:	e7fe      	b.n	8003068 <BusFault_Handler+0x4>

0800306a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800306a:	b480      	push	{r7}
 800306c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800306e:	e7fe      	b.n	800306e <UsageFault_Handler+0x4>

08003070 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003074:	bf00      	nop
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr

0800307e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800307e:	b480      	push	{r7}
 8003080:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003082:	bf00      	nop
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003090:	bf00      	nop
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr

0800309a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800309a:	b480      	push	{r7}
 800309c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800309e:	bf00      	nop
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC1(DMA1) == 1){
 80030ac:	4806      	ldr	r0, [pc, #24]	; (80030c8 <DMA1_Channel1_IRQHandler+0x20>)
 80030ae:	f7ff ff27 	bl	8002f00 <LL_DMA_IsActiveFlag_TC1>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d104      	bne.n	80030c2 <DMA1_Channel1_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI1(DMA1);
 80030b8:	4803      	ldr	r0, [pc, #12]	; (80030c8 <DMA1_Channel1_IRQHandler+0x20>)
 80030ba:	f7ff ff6f 	bl	8002f9c <LL_DMA_ClearFlag_GI1>
		SPI1_DMA1_ReceiveComplete_Callback();
 80030be:	f7ff fe19 	bl	8002cf4 <SPI1_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80030c2:	bf00      	nop
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	40020000 	.word	0x40020000

080030cc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC2(DMA1) == 1){
 80030d0:	4806      	ldr	r0, [pc, #24]	; (80030ec <DMA1_Channel2_IRQHandler+0x20>)
 80030d2:	f7ff ff28 	bl	8002f26 <LL_DMA_IsActiveFlag_TC2>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d104      	bne.n	80030e6 <DMA1_Channel2_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI2(DMA1);
 80030dc:	4803      	ldr	r0, [pc, #12]	; (80030ec <DMA1_Channel2_IRQHandler+0x20>)
 80030de:	f7ff ff6a 	bl	8002fb6 <LL_DMA_ClearFlag_GI2>
		SPI1_DMA1_TransmitComplete_Callback();
 80030e2:	f7ff fe17 	bl	8002d14 <SPI1_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	40020000 	.word	0x40020000

080030f0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC3(DMA1) == 1){
 80030f4:	4806      	ldr	r0, [pc, #24]	; (8003110 <DMA1_Channel3_IRQHandler+0x20>)
 80030f6:	f7ff ff29 	bl	8002f4c <LL_DMA_IsActiveFlag_TC3>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d104      	bne.n	800310a <DMA1_Channel3_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI3(DMA1);
 8003100:	4803      	ldr	r0, [pc, #12]	; (8003110 <DMA1_Channel3_IRQHandler+0x20>)
 8003102:	f7ff ff65 	bl	8002fd0 <LL_DMA_ClearFlag_GI3>
		SPI2_DMA1_ReceiveComplete_Callback();
 8003106:	f7ff feb1 	bl	8002e6c <SPI2_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800310a:	bf00      	nop
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	40020000 	.word	0x40020000

08003114 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC4(DMA1) == 1){
 8003118:	4806      	ldr	r0, [pc, #24]	; (8003134 <DMA1_Channel4_IRQHandler+0x20>)
 800311a:	f7ff ff2b 	bl	8002f74 <LL_DMA_IsActiveFlag_TC4>
 800311e:	4603      	mov	r3, r0
 8003120:	2b01      	cmp	r3, #1
 8003122:	d104      	bne.n	800312e <DMA1_Channel4_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI4(DMA1);
 8003124:	4803      	ldr	r0, [pc, #12]	; (8003134 <DMA1_Channel4_IRQHandler+0x20>)
 8003126:	f7ff ff61 	bl	8002fec <LL_DMA_ClearFlag_GI4>
	  SPI2_DMA1_TransmitComplete_Callback();
 800312a:	f7ff febb 	bl	8002ea4 <SPI2_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel4_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40020000 	.word	0x40020000

08003138 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800313c:	bf00      	nop
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr

08003146 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003146:	b480      	push	{r7}
 8003148:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800314a:	bf00      	nop
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003154:	b480      	push	{r7}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003158:	bf00      	nop
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
	...

08003164 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM4)==1){
 8003168:	4816      	ldr	r0, [pc, #88]	; (80031c4 <TIM4_IRQHandler+0x60>)
 800316a:	f7ff ff5b 	bl	8003024 <LL_TIM_IsActiveFlag_UPDATE>
 800316e:	4603      	mov	r3, r0
 8003170:	2b01      	cmp	r3, #1
 8003172:	d102      	bne.n	800317a <TIM4_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM4);
 8003174:	4813      	ldr	r0, [pc, #76]	; (80031c4 <TIM4_IRQHandler+0x60>)
 8003176:	f7ff ff47 	bl	8003008 <LL_TIM_ClearFlag_UPDATE>
	}
  switch(i){
 800317a:	4b13      	ldr	r3, [pc, #76]	; (80031c8 <TIM4_IRQHandler+0x64>)
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	2b03      	cmp	r3, #3
 8003180:	d811      	bhi.n	80031a6 <TIM4_IRQHandler+0x42>
 8003182:	a201      	add	r2, pc, #4	; (adr r2, 8003188 <TIM4_IRQHandler+0x24>)
 8003184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003188:	08003199 	.word	0x08003199
 800318c:	080031a1 	.word	0x080031a1
 8003190:	080031a7 	.word	0x080031a7
 8003194:	080031a7 	.word	0x080031a7
		case 0:
			ICM_42688_GyroRead_DMA(0x29);
 8003198:	2029      	movs	r0, #41	; 0x29
 800319a:	f001 f921 	bl	80043e0 <ICM_42688_GyroRead_DMA>
			break;
 800319e:	e002      	b.n	80031a6 <TIM4_IRQHandler+0x42>
		case 1:
			recv_spi_encoder();
 80031a0:	f001 f8a8 	bl	80042f4 <recv_spi_encoder>
			break;
 80031a4:	bf00      	nop
			break;
		case 3:
			
			break;
	}
	i = (i+1)%4;
 80031a6:	4b08      	ldr	r3, [pc, #32]	; (80031c8 <TIM4_IRQHandler+0x64>)
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	3301      	adds	r3, #1
 80031ac:	425a      	negs	r2, r3
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	f002 0203 	and.w	r2, r2, #3
 80031b6:	bf58      	it	pl
 80031b8:	4253      	negpl	r3, r2
 80031ba:	b2da      	uxtb	r2, r3
 80031bc:	4b02      	ldr	r3, [pc, #8]	; (80031c8 <TIM4_IRQHandler+0x64>)
 80031be:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80031c0:	bf00      	nop
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40000800 	.word	0x40000800
 80031c8:	20000200 	.word	0x20000200

080031cc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM5)==1){
 80031d0:	4819      	ldr	r0, [pc, #100]	; (8003238 <TIM5_IRQHandler+0x6c>)
 80031d2:	f7ff ff27 	bl	8003024 <LL_TIM_IsActiveFlag_UPDATE>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d102      	bne.n	80031e2 <TIM5_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM5);
 80031dc:	4816      	ldr	r0, [pc, #88]	; (8003238 <TIM5_IRQHandler+0x6c>)
 80031de:	f7ff ff13 	bl	8003008 <LL_TIM_ClearFlag_UPDATE>
	}
	switch(i){
 80031e2:	4b16      	ldr	r3, [pc, #88]	; (800323c <TIM5_IRQHandler+0x70>)
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	2b03      	cmp	r3, #3
 80031e8:	d816      	bhi.n	8003218 <TIM5_IRQHandler+0x4c>
 80031ea:	a201      	add	r2, pc, #4	; (adr r2, 80031f0 <TIM5_IRQHandler+0x24>)
 80031ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f0:	08003201 	.word	0x08003201
 80031f4:	08003207 	.word	0x08003207
 80031f8:	0800320d 	.word	0x0800320d
 80031fc:	08003213 	.word	0x08003213
		case 0:
			DIST_Pol_SL();
 8003200:	f001 fa14 	bl	800462c <DIST_Pol_SL>
			break;
 8003204:	e008      	b.n	8003218 <TIM5_IRQHandler+0x4c>
		case 1:
			DIST_Pol_FR();
 8003206:	f001 f9e5 	bl	80045d4 <DIST_Pol_FR>
			break;
 800320a:	e005      	b.n	8003218 <TIM5_IRQHandler+0x4c>
		case 2:
			DIST_Pol_FL();
 800320c:	f001 f9b6 	bl	800457c <DIST_Pol_FL>
			break;
 8003210:	e002      	b.n	8003218 <TIM5_IRQHandler+0x4c>
		case 3:
			DIST_Pol_SR();
 8003212:	f001 fa37 	bl	8004684 <DIST_Pol_SR>
			break;
 8003216:	bf00      	nop
	}
	i = (i+1)%4;
 8003218:	4b08      	ldr	r3, [pc, #32]	; (800323c <TIM5_IRQHandler+0x70>)
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	3301      	adds	r3, #1
 800321e:	425a      	negs	r2, r3
 8003220:	f003 0303 	and.w	r3, r3, #3
 8003224:	f002 0203 	and.w	r2, r2, #3
 8003228:	bf58      	it	pl
 800322a:	4253      	negpl	r3, r2
 800322c:	b2da      	uxtb	r2, r3
 800322e:	4b03      	ldr	r3, [pc, #12]	; (800323c <TIM5_IRQHandler+0x70>)
 8003230:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003232:	bf00      	nop
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	40000c00 	.word	0x40000c00
 800323c:	20000201 	.word	0x20000201

08003240 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM6)==1){
 8003244:	4806      	ldr	r0, [pc, #24]	; (8003260 <TIM6_DAC_IRQHandler+0x20>)
 8003246:	f7ff feed 	bl	8003024 <LL_TIM_IsActiveFlag_UPDATE>
 800324a:	4603      	mov	r3, r0
 800324c:	2b01      	cmp	r3, #1
 800324e:	d102      	bne.n	8003256 <TIM6_DAC_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM6);
 8003250:	4803      	ldr	r0, [pc, #12]	; (8003260 <TIM6_DAC_IRQHandler+0x20>)
 8003252:	f7ff fed9 	bl	8003008 <LL_TIM_ClearFlag_UPDATE>
	}
	BAT_Pol();
 8003256:	f001 f8df 	bl	8004418 <BAT_Pol>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800325a:	bf00      	nop
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40001000 	.word	0x40001000

08003264 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003270:	2300      	movs	r3, #0
 8003272:	617b      	str	r3, [r7, #20]
 8003274:	e00a      	b.n	800328c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003276:	f3af 8000 	nop.w
 800327a:	4601      	mov	r1, r0
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	1c5a      	adds	r2, r3, #1
 8003280:	60ba      	str	r2, [r7, #8]
 8003282:	b2ca      	uxtb	r2, r1
 8003284:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	3301      	adds	r3, #1
 800328a:	617b      	str	r3, [r7, #20]
 800328c:	697a      	ldr	r2, [r7, #20]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	429a      	cmp	r2, r3
 8003292:	dbf0      	blt.n	8003276 <_read+0x12>
	}

return len;
 8003294:	687b      	ldr	r3, [r7, #4]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3718      	adds	r7, #24
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b086      	sub	sp, #24
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	60f8      	str	r0, [r7, #12]
 80032a6:	60b9      	str	r1, [r7, #8]
 80032a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032aa:	2300      	movs	r3, #0
 80032ac:	617b      	str	r3, [r7, #20]
 80032ae:	e009      	b.n	80032c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	60ba      	str	r2, [r7, #8]
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fe fe9b 	bl	8001ff4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	3301      	adds	r3, #1
 80032c2:	617b      	str	r3, [r7, #20]
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	dbf1      	blt.n	80032b0 <_write+0x12>
	}
	return len;
 80032cc:	687b      	ldr	r3, [r7, #4]
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3718      	adds	r7, #24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <_close>:

int _close(int file)
{
 80032d6:	b480      	push	{r7}
 80032d8:	b083      	sub	sp, #12
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
	return -1;
 80032de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b083      	sub	sp, #12
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
 80032f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80032fe:	605a      	str	r2, [r3, #4]
	return 0;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr

0800330e <_isatty>:

int _isatty(int file)
{
 800330e:	b480      	push	{r7}
 8003310:	b083      	sub	sp, #12
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
	return 1;
 8003316:	2301      	movs	r3, #1
}
 8003318:	4618      	mov	r0, r3
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
	return 0;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3714      	adds	r7, #20
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
	...

08003340 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003348:	4a14      	ldr	r2, [pc, #80]	; (800339c <_sbrk+0x5c>)
 800334a:	4b15      	ldr	r3, [pc, #84]	; (80033a0 <_sbrk+0x60>)
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003354:	4b13      	ldr	r3, [pc, #76]	; (80033a4 <_sbrk+0x64>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d102      	bne.n	8003362 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800335c:	4b11      	ldr	r3, [pc, #68]	; (80033a4 <_sbrk+0x64>)
 800335e:	4a12      	ldr	r2, [pc, #72]	; (80033a8 <_sbrk+0x68>)
 8003360:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003362:	4b10      	ldr	r3, [pc, #64]	; (80033a4 <_sbrk+0x64>)
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4413      	add	r3, r2
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	429a      	cmp	r2, r3
 800336e:	d207      	bcs.n	8003380 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003370:	f002 fe46 	bl	8006000 <__errno>
 8003374:	4602      	mov	r2, r0
 8003376:	230c      	movs	r3, #12
 8003378:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800337a:	f04f 33ff 	mov.w	r3, #4294967295
 800337e:	e009      	b.n	8003394 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003380:	4b08      	ldr	r3, [pc, #32]	; (80033a4 <_sbrk+0x64>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003386:	4b07      	ldr	r3, [pc, #28]	; (80033a4 <_sbrk+0x64>)
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4413      	add	r3, r2
 800338e:	4a05      	ldr	r2, [pc, #20]	; (80033a4 <_sbrk+0x64>)
 8003390:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003392:	68fb      	ldr	r3, [r7, #12]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3718      	adds	r7, #24
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	20020000 	.word	0x20020000
 80033a0:	00000400 	.word	0x00000400
 80033a4:	20000204 	.word	0x20000204
 80033a8:	20000ed0 	.word	0x20000ed0

080033ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80033b0:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <SystemInit+0x28>)
 80033b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033b6:	4a07      	ldr	r2, [pc, #28]	; (80033d4 <SystemInit+0x28>)
 80033b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80033c0:	4b04      	ldr	r3, [pc, #16]	; (80033d4 <SystemInit+0x28>)
 80033c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80033c6:	609a      	str	r2, [r3, #8]
#endif
}
 80033c8:	bf00      	nop
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	e000ed00 	.word	0xe000ed00

080033d8 <__NVIC_GetPriorityGrouping>:
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033dc:	4b04      	ldr	r3, [pc, #16]	; (80033f0 <__NVIC_GetPriorityGrouping+0x18>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	0a1b      	lsrs	r3, r3, #8
 80033e2:	f003 0307 	and.w	r3, r3, #7
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <__NVIC_EnableIRQ>:
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	4603      	mov	r3, r0
 80033fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003402:	2b00      	cmp	r3, #0
 8003404:	db0b      	blt.n	800341e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003406:	79fb      	ldrb	r3, [r7, #7]
 8003408:	f003 021f 	and.w	r2, r3, #31
 800340c:	4907      	ldr	r1, [pc, #28]	; (800342c <__NVIC_EnableIRQ+0x38>)
 800340e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003412:	095b      	lsrs	r3, r3, #5
 8003414:	2001      	movs	r0, #1
 8003416:	fa00 f202 	lsl.w	r2, r0, r2
 800341a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800341e:	bf00      	nop
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	e000e100 	.word	0xe000e100

08003430 <__NVIC_SetPriority>:
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	6039      	str	r1, [r7, #0]
 800343a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003440:	2b00      	cmp	r3, #0
 8003442:	db0a      	blt.n	800345a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	b2da      	uxtb	r2, r3
 8003448:	490c      	ldr	r1, [pc, #48]	; (800347c <__NVIC_SetPriority+0x4c>)
 800344a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344e:	0112      	lsls	r2, r2, #4
 8003450:	b2d2      	uxtb	r2, r2
 8003452:	440b      	add	r3, r1
 8003454:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003458:	e00a      	b.n	8003470 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	b2da      	uxtb	r2, r3
 800345e:	4908      	ldr	r1, [pc, #32]	; (8003480 <__NVIC_SetPriority+0x50>)
 8003460:	79fb      	ldrb	r3, [r7, #7]
 8003462:	f003 030f 	and.w	r3, r3, #15
 8003466:	3b04      	subs	r3, #4
 8003468:	0112      	lsls	r2, r2, #4
 800346a:	b2d2      	uxtb	r2, r2
 800346c:	440b      	add	r3, r1
 800346e:	761a      	strb	r2, [r3, #24]
}
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr
 800347c:	e000e100 	.word	0xe000e100
 8003480:	e000ed00 	.word	0xe000ed00

08003484 <NVIC_EncodePriority>:
{
 8003484:	b480      	push	{r7}
 8003486:	b089      	sub	sp, #36	; 0x24
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	f1c3 0307 	rsb	r3, r3, #7
 800349e:	2b04      	cmp	r3, #4
 80034a0:	bf28      	it	cs
 80034a2:	2304      	movcs	r3, #4
 80034a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	3304      	adds	r3, #4
 80034aa:	2b06      	cmp	r3, #6
 80034ac:	d902      	bls.n	80034b4 <NVIC_EncodePriority+0x30>
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	3b03      	subs	r3, #3
 80034b2:	e000      	b.n	80034b6 <NVIC_EncodePriority+0x32>
 80034b4:	2300      	movs	r3, #0
 80034b6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034b8:	f04f 32ff 	mov.w	r2, #4294967295
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43da      	mvns	r2, r3
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	401a      	ands	r2, r3
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034cc:	f04f 31ff 	mov.w	r1, #4294967295
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	fa01 f303 	lsl.w	r3, r1, r3
 80034d6:	43d9      	mvns	r1, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034dc:	4313      	orrs	r3, r2
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3724      	adds	r7, #36	; 0x24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <LL_AHB2_GRP1_EnableClock>:
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80034f4:	4b08      	ldr	r3, [pc, #32]	; (8003518 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80034f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034f8:	4907      	ldr	r1, [pc, #28]	; (8003518 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003500:	4b05      	ldr	r3, [pc, #20]	; (8003518 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003502:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4013      	ands	r3, r2
 8003508:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800350a:	68fb      	ldr	r3, [r7, #12]
}
 800350c:	bf00      	nop
 800350e:	3714      	adds	r7, #20
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	40021000 	.word	0x40021000

0800351c <LL_APB1_GRP1_EnableClock>:
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003524:	4b08      	ldr	r3, [pc, #32]	; (8003548 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003526:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003528:	4907      	ldr	r1, [pc, #28]	; (8003548 <LL_APB1_GRP1_EnableClock+0x2c>)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4313      	orrs	r3, r2
 800352e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003530:	4b05      	ldr	r3, [pc, #20]	; (8003548 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003532:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4013      	ands	r3, r2
 8003538:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800353a:	68fb      	ldr	r3, [r7, #12]
}
 800353c:	bf00      	nop
 800353e:	3714      	adds	r7, #20
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr
 8003548:	40021000 	.word	0x40021000

0800354c <LL_APB2_GRP1_EnableClock>:
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003554:	4b08      	ldr	r3, [pc, #32]	; (8003578 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003556:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003558:	4907      	ldr	r1, [pc, #28]	; (8003578 <LL_APB2_GRP1_EnableClock+0x2c>)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4313      	orrs	r3, r2
 800355e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003560:	4b05      	ldr	r3, [pc, #20]	; (8003578 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003562:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4013      	ands	r3, r2
 8003568:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800356a:	68fb      	ldr	r3, [r7, #12]
}
 800356c:	bf00      	nop
 800356e:	3714      	adds	r7, #20
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	40021000 	.word	0x40021000

0800357c <LL_TIM_EnableARRPreload>:
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	601a      	str	r2, [r3, #0]
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <LL_TIM_DisableARRPreload>:
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	601a      	str	r2, [r3, #0]
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <LL_TIM_OC_DisableFast>:
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d02e      	beq.n	800362a <LL_TIM_OC_DisableFast+0x6e>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	d029      	beq.n	8003626 <LL_TIM_OC_DisableFast+0x6a>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	2b10      	cmp	r3, #16
 80035d6:	d024      	beq.n	8003622 <LL_TIM_OC_DisableFast+0x66>
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	2b40      	cmp	r3, #64	; 0x40
 80035dc:	d01f      	beq.n	800361e <LL_TIM_OC_DisableFast+0x62>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035e4:	d019      	beq.n	800361a <LL_TIM_OC_DisableFast+0x5e>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ec:	d013      	beq.n	8003616 <LL_TIM_OC_DisableFast+0x5a>
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035f4:	d00d      	beq.n	8003612 <LL_TIM_OC_DisableFast+0x56>
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035fc:	d007      	beq.n	800360e <LL_TIM_OC_DisableFast+0x52>
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003604:	d101      	bne.n	800360a <LL_TIM_OC_DisableFast+0x4e>
 8003606:	2308      	movs	r3, #8
 8003608:	e010      	b.n	800362c <LL_TIM_OC_DisableFast+0x70>
 800360a:	2309      	movs	r3, #9
 800360c:	e00e      	b.n	800362c <LL_TIM_OC_DisableFast+0x70>
 800360e:	2307      	movs	r3, #7
 8003610:	e00c      	b.n	800362c <LL_TIM_OC_DisableFast+0x70>
 8003612:	2306      	movs	r3, #6
 8003614:	e00a      	b.n	800362c <LL_TIM_OC_DisableFast+0x70>
 8003616:	2305      	movs	r3, #5
 8003618:	e008      	b.n	800362c <LL_TIM_OC_DisableFast+0x70>
 800361a:	2304      	movs	r3, #4
 800361c:	e006      	b.n	800362c <LL_TIM_OC_DisableFast+0x70>
 800361e:	2303      	movs	r3, #3
 8003620:	e004      	b.n	800362c <LL_TIM_OC_DisableFast+0x70>
 8003622:	2302      	movs	r3, #2
 8003624:	e002      	b.n	800362c <LL_TIM_OC_DisableFast+0x70>
 8003626:	2301      	movs	r3, #1
 8003628:	e000      	b.n	800362c <LL_TIM_OC_DisableFast+0x70>
 800362a:	2300      	movs	r3, #0
 800362c:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	3318      	adds	r3, #24
 8003632:	4619      	mov	r1, r3
 8003634:	7bfb      	ldrb	r3, [r7, #15]
 8003636:	4a0b      	ldr	r2, [pc, #44]	; (8003664 <LL_TIM_OC_DisableFast+0xa8>)
 8003638:	5cd3      	ldrb	r3, [r2, r3]
 800363a:	440b      	add	r3, r1
 800363c:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	7bfb      	ldrb	r3, [r7, #15]
 8003644:	4908      	ldr	r1, [pc, #32]	; (8003668 <LL_TIM_OC_DisableFast+0xac>)
 8003646:	5ccb      	ldrb	r3, [r1, r3]
 8003648:	4619      	mov	r1, r3
 800364a:	2304      	movs	r3, #4
 800364c:	408b      	lsls	r3, r1
 800364e:	43db      	mvns	r3, r3
 8003650:	401a      	ands	r2, r3
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	601a      	str	r2, [r3, #0]
}
 8003656:	bf00      	nop
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	0800a5ec 	.word	0x0800a5ec
 8003668:	0800a5f8 	.word	0x0800a5f8

0800366c <LL_TIM_OC_EnablePreload>:
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	2b01      	cmp	r3, #1
 800367a:	d02e      	beq.n	80036da <LL_TIM_OC_EnablePreload+0x6e>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	2b04      	cmp	r3, #4
 8003680:	d029      	beq.n	80036d6 <LL_TIM_OC_EnablePreload+0x6a>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2b10      	cmp	r3, #16
 8003686:	d024      	beq.n	80036d2 <LL_TIM_OC_EnablePreload+0x66>
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	2b40      	cmp	r3, #64	; 0x40
 800368c:	d01f      	beq.n	80036ce <LL_TIM_OC_EnablePreload+0x62>
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003694:	d019      	beq.n	80036ca <LL_TIM_OC_EnablePreload+0x5e>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800369c:	d013      	beq.n	80036c6 <LL_TIM_OC_EnablePreload+0x5a>
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036a4:	d00d      	beq.n	80036c2 <LL_TIM_OC_EnablePreload+0x56>
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036ac:	d007      	beq.n	80036be <LL_TIM_OC_EnablePreload+0x52>
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036b4:	d101      	bne.n	80036ba <LL_TIM_OC_EnablePreload+0x4e>
 80036b6:	2308      	movs	r3, #8
 80036b8:	e010      	b.n	80036dc <LL_TIM_OC_EnablePreload+0x70>
 80036ba:	2309      	movs	r3, #9
 80036bc:	e00e      	b.n	80036dc <LL_TIM_OC_EnablePreload+0x70>
 80036be:	2307      	movs	r3, #7
 80036c0:	e00c      	b.n	80036dc <LL_TIM_OC_EnablePreload+0x70>
 80036c2:	2306      	movs	r3, #6
 80036c4:	e00a      	b.n	80036dc <LL_TIM_OC_EnablePreload+0x70>
 80036c6:	2305      	movs	r3, #5
 80036c8:	e008      	b.n	80036dc <LL_TIM_OC_EnablePreload+0x70>
 80036ca:	2304      	movs	r3, #4
 80036cc:	e006      	b.n	80036dc <LL_TIM_OC_EnablePreload+0x70>
 80036ce:	2303      	movs	r3, #3
 80036d0:	e004      	b.n	80036dc <LL_TIM_OC_EnablePreload+0x70>
 80036d2:	2302      	movs	r3, #2
 80036d4:	e002      	b.n	80036dc <LL_TIM_OC_EnablePreload+0x70>
 80036d6:	2301      	movs	r3, #1
 80036d8:	e000      	b.n	80036dc <LL_TIM_OC_EnablePreload+0x70>
 80036da:	2300      	movs	r3, #0
 80036dc:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	3318      	adds	r3, #24
 80036e2:	4619      	mov	r1, r3
 80036e4:	7bfb      	ldrb	r3, [r7, #15]
 80036e6:	4a0a      	ldr	r2, [pc, #40]	; (8003710 <LL_TIM_OC_EnablePreload+0xa4>)
 80036e8:	5cd3      	ldrb	r3, [r2, r3]
 80036ea:	440b      	add	r3, r1
 80036ec:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	7bfb      	ldrb	r3, [r7, #15]
 80036f4:	4907      	ldr	r1, [pc, #28]	; (8003714 <LL_TIM_OC_EnablePreload+0xa8>)
 80036f6:	5ccb      	ldrb	r3, [r1, r3]
 80036f8:	4619      	mov	r1, r3
 80036fa:	2308      	movs	r3, #8
 80036fc:	408b      	lsls	r3, r1
 80036fe:	431a      	orrs	r2, r3
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	601a      	str	r2, [r3, #0]
}
 8003704:	bf00      	nop
 8003706:	3714      	adds	r7, #20
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	0800a5ec 	.word	0x0800a5ec
 8003714:	0800a5f8 	.word	0x0800a5f8

08003718 <LL_TIM_SetClockSource>:
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800372a:	f023 0307 	bic.w	r3, r3, #7
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	431a      	orrs	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	609a      	str	r2, [r3, #8]
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <LL_TIM_SetTriggerOutput>:
{
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
 800374a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003754:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	431a      	orrs	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	605a      	str	r2, [r3, #4]
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <LL_TIM_SetTriggerOutput2>:
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	431a      	orrs	r2, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	605a      	str	r2, [r3, #4]
}
 8003786:	bf00      	nop
 8003788:	370c      	adds	r7, #12
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr

08003792 <LL_TIM_DisableMasterSlaveMode>:
{
 8003792:	b480      	push	{r7}
 8003794:	b083      	sub	sp, #12
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	609a      	str	r2, [r3, #8]
}
 80037a6:	bf00      	nop
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
	...

080037b4 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b092      	sub	sp, #72	; 0x48
 80037b8:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80037ba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80037be:	2200      	movs	r2, #0
 80037c0:	601a      	str	r2, [r3, #0]
 80037c2:	605a      	str	r2, [r3, #4]
 80037c4:	609a      	str	r2, [r3, #8]
 80037c6:	60da      	str	r2, [r3, #12]
 80037c8:	611a      	str	r2, [r3, #16]
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 80037ca:	1d3b      	adds	r3, r7, #4
 80037cc:	2230      	movs	r2, #48	; 0x30
 80037ce:	2100      	movs	r1, #0
 80037d0:	4618      	mov	r0, r3
 80037d2:	f002 fc4a 	bl	800606a <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80037d6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80037da:	f7ff feb7 	bl	800354c <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM16_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80037de:	f7ff fdfb 	bl	80033d8 <__NVIC_GetPriorityGrouping>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2200      	movs	r2, #0
 80037e6:	2100      	movs	r1, #0
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7ff fe4b 	bl	8003484 <NVIC_EncodePriority>
 80037ee:	4603      	mov	r3, r0
 80037f0:	4619      	mov	r1, r3
 80037f2:	2019      	movs	r0, #25
 80037f4:	f7ff fe1c 	bl	8003430 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80037f8:	2019      	movs	r0, #25
 80037fa:	f7ff fdfb 	bl	80033f4 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 80037fe:	23a9      	movs	r3, #169	; 0xa9
 8003800:	86bb      	strh	r3, [r7, #52]	; 0x34
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003802:	2300      	movs	r3, #0
 8003804:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_InitStruct.Autoreload = 999;
 8003806:	f240 33e7 	movw	r3, #999	; 0x3e7
 800380a:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800380c:	2300      	movs	r3, #0
 800380e:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.RepetitionCounter = 0;
 8003810:	2300      	movs	r3, #0
 8003812:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8003814:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003818:	4619      	mov	r1, r3
 800381a:	4811      	ldr	r0, [pc, #68]	; (8003860 <MX_TIM1_Init+0xac>)
 800381c:	f001 fdf4 	bl	8005408 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8003820:	480f      	ldr	r0, [pc, #60]	; (8003860 <MX_TIM1_Init+0xac>)
 8003822:	f7ff febb 	bl	800359c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003826:	2100      	movs	r1, #0
 8003828:	480d      	ldr	r0, [pc, #52]	; (8003860 <MX_TIM1_Init+0xac>)
 800382a:	f7ff ff75 	bl	8003718 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 800382e:	2100      	movs	r1, #0
 8003830:	480b      	ldr	r0, [pc, #44]	; (8003860 <MX_TIM1_Init+0xac>)
 8003832:	f7ff ff86 	bl	8003742 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 8003836:	2100      	movs	r1, #0
 8003838:	4809      	ldr	r0, [pc, #36]	; (8003860 <MX_TIM1_Init+0xac>)
 800383a:	f7ff ff97 	bl	800376c <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800383e:	4808      	ldr	r0, [pc, #32]	; (8003860 <MX_TIM1_Init+0xac>)
 8003840:	f7ff ffa7 	bl	8003792 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8003844:	2300      	movs	r3, #0
 8003846:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8003848:	2300      	movs	r3, #0
 800384a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 800384c:	1d3b      	adds	r3, r7, #4
 800384e:	4619      	mov	r1, r3
 8003850:	4803      	ldr	r0, [pc, #12]	; (8003860 <MX_TIM1_Init+0xac>)
 8003852:	f001 fec9 	bl	80055e8 <LL_TIM_BDTR_Init>

}
 8003856:	bf00      	nop
 8003858:	3748      	adds	r7, #72	; 0x48
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	40012c00 	.word	0x40012c00

08003864 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b094      	sub	sp, #80	; 0x50
 8003868:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800386a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800386e:	2200      	movs	r2, #0
 8003870:	601a      	str	r2, [r3, #0]
 8003872:	605a      	str	r2, [r3, #4]
 8003874:	609a      	str	r2, [r3, #8]
 8003876:	60da      	str	r2, [r3, #12]
 8003878:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800387a:	f107 031c 	add.w	r3, r7, #28
 800387e:	2220      	movs	r2, #32
 8003880:	2100      	movs	r1, #0
 8003882:	4618      	mov	r0, r3
 8003884:	f002 fbf1 	bl	800606a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003888:	1d3b      	adds	r3, r7, #4
 800388a:	2200      	movs	r2, #0
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	605a      	str	r2, [r3, #4]
 8003890:	609a      	str	r2, [r3, #8]
 8003892:	60da      	str	r2, [r3, #12]
 8003894:	611a      	str	r2, [r3, #16]
 8003896:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8003898:	2001      	movs	r0, #1
 800389a:	f7ff fe3f 	bl	800351c <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 800389e:	2301      	movs	r3, #1
 80038a0:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80038a2:	2300      	movs	r3, #0
 80038a4:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 80038a6:	f240 3351 	movw	r3, #849	; 0x351
 80038aa:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80038ac:	2300      	movs	r3, #0
 80038ae:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80038b0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80038b4:	4619      	mov	r1, r3
 80038b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80038ba:	f001 fda5 	bl	8005408 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 80038be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80038c2:	f7ff fe5b 	bl	800357c <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 80038c6:	2110      	movs	r1, #16
 80038c8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80038cc:	f7ff fece 	bl	800366c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80038d0:	2360      	movs	r3, #96	; 0x60
 80038d2:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80038d4:	2300      	movs	r3, #0
 80038d6:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80038d8:	2300      	movs	r3, #0
 80038da:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80038dc:	2300      	movs	r3, #0
 80038de:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80038e0:	2300      	movs	r3, #0
 80038e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80038e4:	f107 031c 	add.w	r3, r7, #28
 80038e8:	461a      	mov	r2, r3
 80038ea:	2110      	movs	r1, #16
 80038ec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80038f0:	f001 fe2c 	bl	800554c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 80038f4:	2110      	movs	r1, #16
 80038f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80038fa:	f7ff fe5f 	bl	80035bc <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80038fe:	2100      	movs	r1, #0
 8003900:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003904:	f7ff ff1d 	bl	8003742 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8003908:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800390c:	f7ff ff41 	bl	8003792 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8003910:	2002      	movs	r0, #2
 8003912:	f7ff fdeb 	bl	80034ec <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8003916:	2308      	movs	r3, #8
 8003918:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800391a:	2302      	movs	r3, #2
 800391c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800391e:	2300      	movs	r3, #0
 8003920:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003922:	2300      	movs	r3, #0
 8003924:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003926:	2300      	movs	r3, #0
 8003928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800392a:	2301      	movs	r3, #1
 800392c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800392e:	1d3b      	adds	r3, r7, #4
 8003930:	4619      	mov	r1, r3
 8003932:	4803      	ldr	r0, [pc, #12]	; (8003940 <MX_TIM2_Init+0xdc>)
 8003934:	f001 f95b 	bl	8004bee <LL_GPIO_Init>

}
 8003938:	bf00      	nop
 800393a:	3750      	adds	r7, #80	; 0x50
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	48000400 	.word	0x48000400

08003944 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b094      	sub	sp, #80	; 0x50
 8003948:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800394a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800394e:	2200      	movs	r2, #0
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	605a      	str	r2, [r3, #4]
 8003954:	609a      	str	r2, [r3, #8]
 8003956:	60da      	str	r2, [r3, #12]
 8003958:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800395a:	f107 031c 	add.w	r3, r7, #28
 800395e:	2220      	movs	r2, #32
 8003960:	2100      	movs	r1, #0
 8003962:	4618      	mov	r0, r3
 8003964:	f002 fb81 	bl	800606a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003968:	1d3b      	adds	r3, r7, #4
 800396a:	2200      	movs	r2, #0
 800396c:	601a      	str	r2, [r3, #0]
 800396e:	605a      	str	r2, [r3, #4]
 8003970:	609a      	str	r2, [r3, #8]
 8003972:	60da      	str	r2, [r3, #12]
 8003974:	611a      	str	r2, [r3, #16]
 8003976:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8003978:	2002      	movs	r0, #2
 800397a:	f7ff fdcf 	bl	800351c <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 800397e:	2301      	movs	r3, #1
 8003980:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003982:	2300      	movs	r3, #0
 8003984:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 8003986:	f240 3351 	movw	r3, #849	; 0x351
 800398a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800398c:	2300      	movs	r3, #0
 800398e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8003990:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003994:	4619      	mov	r1, r3
 8003996:	481f      	ldr	r0, [pc, #124]	; (8003a14 <MX_TIM3_Init+0xd0>)
 8003998:	f001 fd36 	bl	8005408 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 800399c:	481d      	ldr	r0, [pc, #116]	; (8003a14 <MX_TIM3_Init+0xd0>)
 800399e:	f7ff fded 	bl	800357c <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 80039a2:	2110      	movs	r1, #16
 80039a4:	481b      	ldr	r0, [pc, #108]	; (8003a14 <MX_TIM3_Init+0xd0>)
 80039a6:	f7ff fe61 	bl	800366c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80039aa:	2360      	movs	r3, #96	; 0x60
 80039ac:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80039ae:	2300      	movs	r3, #0
 80039b0:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80039b2:	2300      	movs	r3, #0
 80039b4:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80039b6:	2300      	movs	r3, #0
 80039b8:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80039ba:	2300      	movs	r3, #0
 80039bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80039be:	f107 031c 	add.w	r3, r7, #28
 80039c2:	461a      	mov	r2, r3
 80039c4:	2110      	movs	r1, #16
 80039c6:	4813      	ldr	r0, [pc, #76]	; (8003a14 <MX_TIM3_Init+0xd0>)
 80039c8:	f001 fdc0 	bl	800554c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 80039cc:	2110      	movs	r1, #16
 80039ce:	4811      	ldr	r0, [pc, #68]	; (8003a14 <MX_TIM3_Init+0xd0>)
 80039d0:	f7ff fdf4 	bl	80035bc <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80039d4:	2100      	movs	r1, #0
 80039d6:	480f      	ldr	r0, [pc, #60]	; (8003a14 <MX_TIM3_Init+0xd0>)
 80039d8:	f7ff feb3 	bl	8003742 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80039dc:	480d      	ldr	r0, [pc, #52]	; (8003a14 <MX_TIM3_Init+0xd0>)
 80039de:	f7ff fed8 	bl	8003792 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80039e2:	2002      	movs	r0, #2
 80039e4:	f7ff fd82 	bl	80034ec <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80039e8:	2320      	movs	r3, #32
 80039ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80039ec:	2302      	movs	r3, #2
 80039ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80039f0:	2300      	movs	r3, #0
 80039f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80039f8:	2300      	movs	r3, #0
 80039fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80039fc:	2302      	movs	r3, #2
 80039fe:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a00:	1d3b      	adds	r3, r7, #4
 8003a02:	4619      	mov	r1, r3
 8003a04:	4804      	ldr	r0, [pc, #16]	; (8003a18 <MX_TIM3_Init+0xd4>)
 8003a06:	f001 f8f2 	bl	8004bee <LL_GPIO_Init>

}
 8003a0a:	bf00      	nop
 8003a0c:	3750      	adds	r7, #80	; 0x50
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	40000400 	.word	0x40000400
 8003a18:	48000400 	.word	0x48000400

08003a1c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003a22:	1d3b      	adds	r3, r7, #4
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	605a      	str	r2, [r3, #4]
 8003a2a:	609a      	str	r2, [r3, #8]
 8003a2c:	60da      	str	r2, [r3, #12]
 8003a2e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8003a30:	2004      	movs	r0, #4
 8003a32:	f7ff fd73 	bl	800351c <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003a36:	f7ff fccf 	bl	80033d8 <__NVIC_GetPriorityGrouping>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	2100      	movs	r1, #0
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff fd1f 	bl	8003484 <NVIC_EncodePriority>
 8003a46:	4603      	mov	r3, r0
 8003a48:	4619      	mov	r1, r3
 8003a4a:	201e      	movs	r0, #30
 8003a4c:	f7ff fcf0 	bl	8003430 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8003a50:	201e      	movs	r0, #30
 8003a52:	f7ff fccf 	bl	80033f4 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8003a56:	23a9      	movs	r3, #169	; 0xa9
 8003a58:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8003a5e:	23f9      	movs	r3, #249	; 0xf9
 8003a60:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003a62:	2300      	movs	r3, #0
 8003a64:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8003a66:	1d3b      	adds	r3, r7, #4
 8003a68:	4619      	mov	r1, r3
 8003a6a:	480a      	ldr	r0, [pc, #40]	; (8003a94 <MX_TIM4_Init+0x78>)
 8003a6c:	f001 fccc 	bl	8005408 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8003a70:	4808      	ldr	r0, [pc, #32]	; (8003a94 <MX_TIM4_Init+0x78>)
 8003a72:	f7ff fd93 	bl	800359c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003a76:	2100      	movs	r1, #0
 8003a78:	4806      	ldr	r0, [pc, #24]	; (8003a94 <MX_TIM4_Init+0x78>)
 8003a7a:	f7ff fe4d 	bl	8003718 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8003a7e:	2100      	movs	r1, #0
 8003a80:	4804      	ldr	r0, [pc, #16]	; (8003a94 <MX_TIM4_Init+0x78>)
 8003a82:	f7ff fe5e 	bl	8003742 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8003a86:	4803      	ldr	r0, [pc, #12]	; (8003a94 <MX_TIM4_Init+0x78>)
 8003a88:	f7ff fe83 	bl	8003792 <LL_TIM_DisableMasterSlaveMode>

}
 8003a8c:	bf00      	nop
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40000800 	.word	0x40000800

08003a98 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003a9e:	1d3b      	adds	r3, r7, #4
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]
 8003aa4:	605a      	str	r2, [r3, #4]
 8003aa6:	609a      	str	r2, [r3, #8]
 8003aa8:	60da      	str	r2, [r3, #12]
 8003aaa:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8003aac:	2008      	movs	r0, #8
 8003aae:	f7ff fd35 	bl	800351c <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003ab2:	f7ff fc91 	bl	80033d8 <__NVIC_GetPriorityGrouping>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2200      	movs	r2, #0
 8003aba:	2100      	movs	r1, #0
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff fce1 	bl	8003484 <NVIC_EncodePriority>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	2032      	movs	r0, #50	; 0x32
 8003ac8:	f7ff fcb2 	bl	8003430 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8003acc:	2032      	movs	r0, #50	; 0x32
 8003ace:	f7ff fc91 	bl	80033f4 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8003ad2:	23a9      	movs	r3, #169	; 0xa9
 8003ad4:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8003ada:	23f9      	movs	r3, #249	; 0xf9
 8003adc:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8003ae2:	1d3b      	adds	r3, r7, #4
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	480a      	ldr	r0, [pc, #40]	; (8003b10 <MX_TIM5_Init+0x78>)
 8003ae8:	f001 fc8e 	bl	8005408 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8003aec:	4808      	ldr	r0, [pc, #32]	; (8003b10 <MX_TIM5_Init+0x78>)
 8003aee:	f7ff fd55 	bl	800359c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003af2:	2100      	movs	r1, #0
 8003af4:	4806      	ldr	r0, [pc, #24]	; (8003b10 <MX_TIM5_Init+0x78>)
 8003af6:	f7ff fe0f 	bl	8003718 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8003afa:	2100      	movs	r1, #0
 8003afc:	4804      	ldr	r0, [pc, #16]	; (8003b10 <MX_TIM5_Init+0x78>)
 8003afe:	f7ff fe20 	bl	8003742 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8003b02:	4803      	ldr	r0, [pc, #12]	; (8003b10 <MX_TIM5_Init+0x78>)
 8003b04:	f7ff fe45 	bl	8003792 <LL_TIM_DisableMasterSlaveMode>

}
 8003b08:	bf00      	nop
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40000c00 	.word	0x40000c00

08003b14 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003b1a:	1d3b      	adds	r3, r7, #4
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	609a      	str	r2, [r3, #8]
 8003b24:	60da      	str	r2, [r3, #12]
 8003b26:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8003b28:	2010      	movs	r0, #16
 8003b2a:	f7ff fcf7 	bl	800351c <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003b2e:	f7ff fc53 	bl	80033d8 <__NVIC_GetPriorityGrouping>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2200      	movs	r2, #0
 8003b36:	2100      	movs	r1, #0
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff fca3 	bl	8003484 <NVIC_EncodePriority>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	4619      	mov	r1, r3
 8003b42:	2036      	movs	r0, #54	; 0x36
 8003b44:	f7ff fc74 	bl	8003430 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b48:	2036      	movs	r0, #54	; 0x36
 8003b4a:	f7ff fc53 	bl	80033f4 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8003b4e:	23a9      	movs	r3, #169	; 0xa9
 8003b50:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003b52:	2300      	movs	r3, #0
 8003b54:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9999;
 8003b56:	f242 730f 	movw	r3, #9999	; 0x270f
 8003b5a:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8003b5c:	1d3b      	adds	r3, r7, #4
 8003b5e:	4619      	mov	r1, r3
 8003b60:	4808      	ldr	r0, [pc, #32]	; (8003b84 <MX_TIM6_Init+0x70>)
 8003b62:	f001 fc51 	bl	8005408 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8003b66:	4807      	ldr	r0, [pc, #28]	; (8003b84 <MX_TIM6_Init+0x70>)
 8003b68:	f7ff fd18 	bl	800359c <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	4805      	ldr	r0, [pc, #20]	; (8003b84 <MX_TIM6_Init+0x70>)
 8003b70:	f7ff fde7 	bl	8003742 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8003b74:	4803      	ldr	r0, [pc, #12]	; (8003b84 <MX_TIM6_Init+0x70>)
 8003b76:	f7ff fe0c 	bl	8003792 <LL_TIM_DisableMasterSlaveMode>

}
 8003b7a:	bf00      	nop
 8003b7c:	3718      	adds	r7, #24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	40001000 	.word	0x40001000

08003b88 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b0a0      	sub	sp, #128	; 0x80
 8003b8c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003b8e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003b92:	2200      	movs	r2, #0
 8003b94:	601a      	str	r2, [r3, #0]
 8003b96:	605a      	str	r2, [r3, #4]
 8003b98:	609a      	str	r2, [r3, #8]
 8003b9a:	60da      	str	r2, [r3, #12]
 8003b9c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003b9e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f002 fa5f 	bl	800606a <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8003bac:	f107 031c 	add.w	r3, r7, #28
 8003bb0:	2230      	movs	r2, #48	; 0x30
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f002 fa58 	bl	800606a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bba:	1d3b      	adds	r3, r7, #4
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]
 8003bc0:	605a      	str	r2, [r3, #4]
 8003bc2:	609a      	str	r2, [r3, #8]
 8003bc4:	60da      	str	r2, [r3, #12]
 8003bc6:	611a      	str	r2, [r3, #16]
 8003bc8:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8003bca:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003bce:	f7ff fcbd 	bl	800354c <LL_APB2_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	673b      	str	r3, [r7, #112]	; 0x70
  TIM_InitStruct.Autoreload = 849;
 8003bdc:	f240 3351 	movw	r3, #849	; 0x351
 8003be0:	677b      	str	r3, [r7, #116]	; 0x74
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003be2:	2300      	movs	r3, #0
 8003be4:	67bb      	str	r3, [r7, #120]	; 0x78
  TIM_InitStruct.RepetitionCounter = 0;
 8003be6:	2300      	movs	r3, #0
 8003be8:	67fb      	str	r3, [r7, #124]	; 0x7c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8003bea:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003bee:	4619      	mov	r1, r3
 8003bf0:	4837      	ldr	r0, [pc, #220]	; (8003cd0 <MX_TIM8_Init+0x148>)
 8003bf2:	f001 fc09 	bl	8005408 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 8003bf6:	4836      	ldr	r0, [pc, #216]	; (8003cd0 <MX_TIM8_Init+0x148>)
 8003bf8:	f7ff fcd0 	bl	800359c <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
 8003bfc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c00:	4833      	ldr	r0, [pc, #204]	; (8003cd0 <MX_TIM8_Init+0x148>)
 8003c02:	f7ff fd33 	bl	800366c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003c06:	2360      	movs	r3, #96	; 0x60
 8003c08:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_OC_InitStruct.CompareValue = 0;
 8003c12:	2300      	movs	r3, #0
 8003c14:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003c16:	2300      	movs	r3, #0
 8003c18:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	667b      	str	r3, [r7, #100]	; 0x64
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8003c22:	2300      	movs	r3, #0
 8003c24:	66bb      	str	r3, [r7, #104]	; 0x68
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8003c26:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c30:	4827      	ldr	r0, [pc, #156]	; (8003cd0 <MX_TIM8_Init+0x148>)
 8003c32:	f001 fc8b 	bl	800554c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH3);
 8003c36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c3a:	4825      	ldr	r0, [pc, #148]	; (8003cd0 <MX_TIM8_Init+0x148>)
 8003c3c:	f7ff fcbe 	bl	80035bc <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8003c40:	2100      	movs	r1, #0
 8003c42:	4823      	ldr	r0, [pc, #140]	; (8003cd0 <MX_TIM8_Init+0x148>)
 8003c44:	f7ff fd7d 	bl	8003742 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM8, LL_TIM_TRGO2_RESET);
 8003c48:	2100      	movs	r1, #0
 8003c4a:	4821      	ldr	r0, [pc, #132]	; (8003cd0 <MX_TIM8_Init+0x148>)
 8003c4c:	f7ff fd8e 	bl	800376c <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8003c50:	481f      	ldr	r0, [pc, #124]	; (8003cd0 <MX_TIM8_Init+0x148>)
 8003c52:	f7ff fd9e 	bl	8003792 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8003c56:	2300      	movs	r3, #0
 8003c58:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8003c62:	2300      	movs	r3, #0
 8003c64:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8003c6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c70:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 8003c72:	2300      	movs	r3, #0
 8003c74:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8003c76:	2300      	movs	r3, #0
 8003c78:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8003c7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c82:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8003c84:	2300      	movs	r3, #0
 8003c86:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8003c90:	f107 031c 	add.w	r3, r7, #28
 8003c94:	4619      	mov	r1, r3
 8003c96:	480e      	ldr	r0, [pc, #56]	; (8003cd0 <MX_TIM8_Init+0x148>)
 8003c98:	f001 fca6 	bl	80055e8 <LL_TIM_BDTR_Init>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8003c9c:	2002      	movs	r0, #2
 8003c9e:	f7ff fc25 	bl	80034ec <LL_AHB2_GRP1_EnableClock>
    /**TIM8 GPIO Configuration
    PB9     ------> TIM8_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8003ca2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ca6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003ca8:	2302      	movs	r3, #2
 8003caa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8003cb8:	230a      	movs	r3, #10
 8003cba:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cbc:	1d3b      	adds	r3, r7, #4
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	4804      	ldr	r0, [pc, #16]	; (8003cd4 <MX_TIM8_Init+0x14c>)
 8003cc2:	f000 ff94 	bl	8004bee <LL_GPIO_Init>

}
 8003cc6:	bf00      	nop
 8003cc8:	3780      	adds	r7, #128	; 0x80
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40013400 	.word	0x40013400
 8003cd4:	48000400 	.word	0x48000400

08003cd8 <LL_DMA_SetDataTransferDirection>:
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b087      	sub	sp, #28
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003ce8:	4a0e      	ldr	r2, [pc, #56]	; (8003d24 <LL_DMA_SetDataTransferDirection+0x4c>)
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	4413      	add	r3, r2
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cfc:	f023 0310 	bic.w	r3, r3, #16
 8003d00:	4908      	ldr	r1, [pc, #32]	; (8003d24 <LL_DMA_SetDataTransferDirection+0x4c>)
 8003d02:	68ba      	ldr	r2, [r7, #8]
 8003d04:	440a      	add	r2, r1
 8003d06:	7812      	ldrb	r2, [r2, #0]
 8003d08:	4611      	mov	r1, r2
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	440a      	add	r2, r1
 8003d0e:	4611      	mov	r1, r2
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	600b      	str	r3, [r1, #0]
}
 8003d16:	bf00      	nop
 8003d18:	371c      	adds	r7, #28
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	0800a604 	.word	0x0800a604

08003d28 <LL_DMA_SetMode>:
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b087      	sub	sp, #28
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8003d38:	4a0d      	ldr	r2, [pc, #52]	; (8003d70 <LL_DMA_SetMode+0x48>)
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	461a      	mov	r2, r3
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	4413      	add	r3, r2
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f023 0220 	bic.w	r2, r3, #32
 8003d4c:	4908      	ldr	r1, [pc, #32]	; (8003d70 <LL_DMA_SetMode+0x48>)
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	440b      	add	r3, r1
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	4619      	mov	r1, r3
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	440b      	add	r3, r1
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	600b      	str	r3, [r1, #0]
}
 8003d62:	bf00      	nop
 8003d64:	371c      	adds	r7, #28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	0800a604 	.word	0x0800a604

08003d74 <LL_DMA_SetPeriphIncMode>:
{
 8003d74:	b480      	push	{r7}
 8003d76:	b087      	sub	sp, #28
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8003d84:	4a0d      	ldr	r2, [pc, #52]	; (8003dbc <LL_DMA_SetPeriphIncMode+0x48>)
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	4413      	add	r3, r2
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	4413      	add	r3, r2
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003d98:	4908      	ldr	r1, [pc, #32]	; (8003dbc <LL_DMA_SetPeriphIncMode+0x48>)
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	440b      	add	r3, r1
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	4619      	mov	r1, r3
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	440b      	add	r3, r1
 8003da6:	4619      	mov	r1, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	600b      	str	r3, [r1, #0]
}
 8003dae:	bf00      	nop
 8003db0:	371c      	adds	r7, #28
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	0800a604 	.word	0x0800a604

08003dc0 <LL_DMA_SetMemoryIncMode>:
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b087      	sub	sp, #28
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8003dd0:	4a0d      	ldr	r2, [pc, #52]	; (8003e08 <LL_DMA_SetMemoryIncMode+0x48>)
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	4413      	add	r3, r2
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003de4:	4908      	ldr	r1, [pc, #32]	; (8003e08 <LL_DMA_SetMemoryIncMode+0x48>)
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	440b      	add	r3, r1
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	4619      	mov	r1, r3
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	440b      	add	r3, r1
 8003df2:	4619      	mov	r1, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	600b      	str	r3, [r1, #0]
}
 8003dfa:	bf00      	nop
 8003dfc:	371c      	adds	r7, #28
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	0800a604 	.word	0x0800a604

08003e0c <LL_DMA_SetPeriphSize>:
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b087      	sub	sp, #28
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8003e1c:	4a0d      	ldr	r2, [pc, #52]	; (8003e54 <LL_DMA_SetPeriphSize+0x48>)
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	4413      	add	r3, r2
 8003e22:	781b      	ldrb	r3, [r3, #0]
 8003e24:	461a      	mov	r2, r3
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	4413      	add	r3, r2
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e30:	4908      	ldr	r1, [pc, #32]	; (8003e54 <LL_DMA_SetPeriphSize+0x48>)
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	440b      	add	r3, r1
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	4619      	mov	r1, r3
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	440b      	add	r3, r1
 8003e3e:	4619      	mov	r1, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	600b      	str	r3, [r1, #0]
}
 8003e46:	bf00      	nop
 8003e48:	371c      	adds	r7, #28
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	0800a604 	.word	0x0800a604

08003e58 <LL_DMA_SetMemorySize>:
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b087      	sub	sp, #28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8003e68:	4a0d      	ldr	r2, [pc, #52]	; (8003ea0 <LL_DMA_SetMemorySize+0x48>)
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	461a      	mov	r2, r3
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	4413      	add	r3, r2
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003e7c:	4908      	ldr	r1, [pc, #32]	; (8003ea0 <LL_DMA_SetMemorySize+0x48>)
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	440b      	add	r3, r1
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	4619      	mov	r1, r3
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	440b      	add	r3, r1
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	600b      	str	r3, [r1, #0]
}
 8003e92:	bf00      	nop
 8003e94:	371c      	adds	r7, #28
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	0800a604 	.word	0x0800a604

08003ea4 <LL_DMA_SetChannelPriorityLevel>:
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b087      	sub	sp, #28
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8003eb4:	4a0d      	ldr	r2, [pc, #52]	; (8003eec <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	4413      	add	r3, r2
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ec8:	4908      	ldr	r1, [pc, #32]	; (8003eec <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	440b      	add	r3, r1
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	440b      	add	r3, r1
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	600b      	str	r3, [r1, #0]
}
 8003ede:	bf00      	nop
 8003ee0:	371c      	adds	r7, #28
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	0800a604 	.word	0x0800a604

08003ef0 <LL_DMA_SetPeriphRequest>:
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b087      	sub	sp, #28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	0a9b      	lsrs	r3, r3, #10
 8003f00:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003f04:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8003f08:	00db      	lsls	r3, r3, #3
 8003f0a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8003f0c:	68ba      	ldr	r2, [r7, #8]
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	4413      	add	r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f18:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f22:	68ba      	ldr	r2, [r7, #8]
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	4413      	add	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f2e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	430a      	orrs	r2, r1
 8003f36:	601a      	str	r2, [r3, #0]
}
 8003f38:	bf00      	nop
 8003f3a:	371c      	adds	r7, #28
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <LL_AHB2_GRP1_EnableClock>:
{
 8003f44:	b480      	push	{r7}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003f4c:	4b08      	ldr	r3, [pc, #32]	; (8003f70 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003f4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f50:	4907      	ldr	r1, [pc, #28]	; (8003f70 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003f58:	4b05      	ldr	r3, [pc, #20]	; (8003f70 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003f5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4013      	ands	r3, r2
 8003f60:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f62:	68fb      	ldr	r3, [r7, #12]
}
 8003f64:	bf00      	nop
 8003f66:	3714      	adds	r7, #20
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr
 8003f70:	40021000 	.word	0x40021000

08003f74 <LL_APB2_GRP1_EnableClock>:
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003f7c:	4b08      	ldr	r3, [pc, #32]	; (8003fa0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003f7e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f80:	4907      	ldr	r1, [pc, #28]	; (8003fa0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003f88:	4b05      	ldr	r3, [pc, #20]	; (8003fa0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003f8a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4013      	ands	r3, r2
 8003f90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f92:	68fb      	ldr	r3, [r7, #12]
}
 8003f94:	bf00      	nop
 8003f96:	3714      	adds	r7, #20
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr
 8003fa0:	40021000 	.word	0x40021000

08003fa4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f043 0201 	orr.w	r2, r3, #1
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	601a      	str	r2, [r3, #0]
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	601a      	str	r2, [r3, #0]
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	075b      	lsls	r3, r3, #29
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	609a      	str	r2, [r3, #8]
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	065b      	lsls	r3, r3, #25
 8004022:	431a      	orrs	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	609a      	str	r2, [r3, #8]
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	609a      	str	r2, [r3, #8]
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004070:	2b80      	cmp	r3, #128	; 0x80
 8004072:	d101      	bne.n	8004078 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8004074:	2301      	movs	r3, #1
 8004076:	e000      	b.n	800407a <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr

08004086 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 8004086:	b480      	push	{r7}
 8004088:	b083      	sub	sp, #12
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	69db      	ldr	r3, [r3, #28]
 8004092:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004096:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800409a:	d101      	bne.n	80040a0 <LL_USART_IsActiveFlag_TEACK+0x1a>
 800409c:	2301      	movs	r3, #1
 800409e:	e000      	b.n	80040a2 <LL_USART_IsActiveFlag_TEACK+0x1c>
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr

080040ae <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 80040ae:	b480      	push	{r7}
 80040b0:	b083      	sub	sp, #12
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	69db      	ldr	r3, [r3, #28]
 80040ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040c2:	d101      	bne.n	80040c8 <LL_USART_IsActiveFlag_REACK+0x1a>
 80040c4:	2301      	movs	r3, #1
 80040c6:	e000      	b.n	80040ca <LL_USART_IsActiveFlag_REACK+0x1c>
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	370c      	adds	r7, #12
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b083      	sub	sp, #12
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
 80040de:	460b      	mov	r3, r1
 80040e0:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 80040e2:	78fa      	ldrb	r2, [r7, #3]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08e      	sub	sp, #56	; 0x38
 80040f8:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80040fa:	f107 0318 	add.w	r3, r7, #24
 80040fe:	2220      	movs	r2, #32
 8004100:	2100      	movs	r1, #0
 8004102:	4618      	mov	r0, r3
 8004104:	f001 ffb1 	bl	800606a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004108:	463b      	mov	r3, r7
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	605a      	str	r2, [r3, #4]
 8004110:	609a      	str	r2, [r3, #8]
 8004112:	60da      	str	r2, [r3, #12]
 8004114:	611a      	str	r2, [r3, #16]
 8004116:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8004118:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800411c:	f7ff ff2a 	bl	8003f74 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8004120:	2001      	movs	r0, #1
 8004122:	f7ff ff0f 	bl	8003f44 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8004126:	f44f 7300 	mov.w	r3, #512	; 0x200
 800412a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800412c:	2302      	movs	r3, #2
 800412e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004130:	2300      	movs	r3, #0
 8004132:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004134:	2300      	movs	r3, #0
 8004136:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004138:	2300      	movs	r3, #0
 800413a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800413c:	2307      	movs	r3, #7
 800413e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004140:	463b      	mov	r3, r7
 8004142:	4619      	mov	r1, r3
 8004144:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004148:	f000 fd51 	bl	8004bee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800414c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004150:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004152:	2302      	movs	r3, #2
 8004154:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004156:	2300      	movs	r3, #0
 8004158:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800415a:	2300      	movs	r3, #0
 800415c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800415e:	2300      	movs	r3, #0
 8004160:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8004162:	2307      	movs	r3, #7
 8004164:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004166:	463b      	mov	r3, r7
 8004168:	4619      	mov	r1, r3
 800416a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800416e:	f000 fd3e 	bl	8004bee <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_5, LL_DMAMUX_REQ_USART1_RX);
 8004172:	2218      	movs	r2, #24
 8004174:	2104      	movs	r1, #4
 8004176:	4843      	ldr	r0, [pc, #268]	; (8004284 <MX_USART1_UART_Init+0x190>)
 8004178:	f7ff feba 	bl	8003ef0 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800417c:	2200      	movs	r2, #0
 800417e:	2104      	movs	r1, #4
 8004180:	4840      	ldr	r0, [pc, #256]	; (8004284 <MX_USART1_UART_Init+0x190>)
 8004182:	f7ff fda9 	bl	8003cd8 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PRIORITY_LOW);
 8004186:	2200      	movs	r2, #0
 8004188:	2104      	movs	r1, #4
 800418a:	483e      	ldr	r0, [pc, #248]	; (8004284 <MX_USART1_UART_Init+0x190>)
 800418c:	f7ff fe8a 	bl	8003ea4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MODE_NORMAL);
 8004190:	2200      	movs	r2, #0
 8004192:	2104      	movs	r1, #4
 8004194:	483b      	ldr	r0, [pc, #236]	; (8004284 <MX_USART1_UART_Init+0x190>)
 8004196:	f7ff fdc7 	bl	8003d28 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PERIPH_NOINCREMENT);
 800419a:	2200      	movs	r2, #0
 800419c:	2104      	movs	r1, #4
 800419e:	4839      	ldr	r0, [pc, #228]	; (8004284 <MX_USART1_UART_Init+0x190>)
 80041a0:	f7ff fde8 	bl	8003d74 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MEMORY_INCREMENT);
 80041a4:	2280      	movs	r2, #128	; 0x80
 80041a6:	2104      	movs	r1, #4
 80041a8:	4836      	ldr	r0, [pc, #216]	; (8004284 <MX_USART1_UART_Init+0x190>)
 80041aa:	f7ff fe09 	bl	8003dc0 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PDATAALIGN_BYTE);
 80041ae:	2200      	movs	r2, #0
 80041b0:	2104      	movs	r1, #4
 80041b2:	4834      	ldr	r0, [pc, #208]	; (8004284 <MX_USART1_UART_Init+0x190>)
 80041b4:	f7ff fe2a 	bl	8003e0c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MDATAALIGN_BYTE);
 80041b8:	2200      	movs	r2, #0
 80041ba:	2104      	movs	r1, #4
 80041bc:	4831      	ldr	r0, [pc, #196]	; (8004284 <MX_USART1_UART_Init+0x190>)
 80041be:	f7ff fe4b 	bl	8003e58 <LL_DMA_SetMemorySize>

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_6, LL_DMAMUX_REQ_USART1_TX);
 80041c2:	2219      	movs	r2, #25
 80041c4:	2105      	movs	r1, #5
 80041c6:	482f      	ldr	r0, [pc, #188]	; (8004284 <MX_USART1_UART_Init+0x190>)
 80041c8:	f7ff fe92 	bl	8003ef0 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80041cc:	2210      	movs	r2, #16
 80041ce:	2105      	movs	r1, #5
 80041d0:	482c      	ldr	r0, [pc, #176]	; (8004284 <MX_USART1_UART_Init+0x190>)
 80041d2:	f7ff fd81 	bl	8003cd8 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 80041d6:	2200      	movs	r2, #0
 80041d8:	2105      	movs	r1, #5
 80041da:	482a      	ldr	r0, [pc, #168]	; (8004284 <MX_USART1_UART_Init+0x190>)
 80041dc:	f7ff fe62 	bl	8003ea4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 80041e0:	2200      	movs	r2, #0
 80041e2:	2105      	movs	r1, #5
 80041e4:	4827      	ldr	r0, [pc, #156]	; (8004284 <MX_USART1_UART_Init+0x190>)
 80041e6:	f7ff fd9f 	bl	8003d28 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 80041ea:	2200      	movs	r2, #0
 80041ec:	2105      	movs	r1, #5
 80041ee:	4825      	ldr	r0, [pc, #148]	; (8004284 <MX_USART1_UART_Init+0x190>)
 80041f0:	f7ff fdc0 	bl	8003d74 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 80041f4:	2280      	movs	r2, #128	; 0x80
 80041f6:	2105      	movs	r1, #5
 80041f8:	4822      	ldr	r0, [pc, #136]	; (8004284 <MX_USART1_UART_Init+0x190>)
 80041fa:	f7ff fde1 	bl	8003dc0 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 80041fe:	2200      	movs	r2, #0
 8004200:	2105      	movs	r1, #5
 8004202:	4820      	ldr	r0, [pc, #128]	; (8004284 <MX_USART1_UART_Init+0x190>)
 8004204:	f7ff fe02 	bl	8003e0c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8004208:	2200      	movs	r2, #0
 800420a:	2105      	movs	r1, #5
 800420c:	481d      	ldr	r0, [pc, #116]	; (8004284 <MX_USART1_UART_Init+0x190>)
 800420e:	f7ff fe23 	bl	8003e58 <LL_DMA_SetMemorySize>

  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8004212:	2300      	movs	r3, #0
 8004214:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 8004216:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800421a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800421c:	2300      	movs	r3, #0
 800421e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004220:	2300      	movs	r3, #0
 8004222:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004224:	2300      	movs	r3, #0
 8004226:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8004228:	230c      	movs	r3, #12
 800422a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800422c:	2300      	movs	r3, #0
 800422e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004230:	2300      	movs	r3, #0
 8004232:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8004234:	f107 0318 	add.w	r3, r7, #24
 8004238:	4619      	mov	r1, r3
 800423a:	4813      	ldr	r0, [pc, #76]	; (8004288 <MX_USART1_UART_Init+0x194>)
 800423c:	f001 fdfc 	bl	8005e38 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8004240:	2100      	movs	r1, #0
 8004242:	4811      	ldr	r0, [pc, #68]	; (8004288 <MX_USART1_UART_Init+0x194>)
 8004244:	f7ff fece 	bl	8003fe4 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8004248:	2100      	movs	r1, #0
 800424a:	480f      	ldr	r0, [pc, #60]	; (8004288 <MX_USART1_UART_Init+0x194>)
 800424c:	f7ff fede 	bl	800400c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 8004250:	480d      	ldr	r0, [pc, #52]	; (8004288 <MX_USART1_UART_Init+0x194>)
 8004252:	f7ff feb7 	bl	8003fc4 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8004256:	480c      	ldr	r0, [pc, #48]	; (8004288 <MX_USART1_UART_Init+0x194>)
 8004258:	f7ff feec 	bl	8004034 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 800425c:	480a      	ldr	r0, [pc, #40]	; (8004288 <MX_USART1_UART_Init+0x194>)
 800425e:	f7ff fea1 	bl	8003fa4 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 8004262:	bf00      	nop
 8004264:	4808      	ldr	r0, [pc, #32]	; (8004288 <MX_USART1_UART_Init+0x194>)
 8004266:	f7ff ff0e 	bl	8004086 <LL_USART_IsActiveFlag_TEACK>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0f9      	beq.n	8004264 <MX_USART1_UART_Init+0x170>
 8004270:	4805      	ldr	r0, [pc, #20]	; (8004288 <MX_USART1_UART_Init+0x194>)
 8004272:	f7ff ff1c 	bl	80040ae <LL_USART_IsActiveFlag_REACK>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d0f3      	beq.n	8004264 <MX_USART1_UART_Init+0x170>
  {
  }

}
 800427c:	bf00      	nop
 800427e:	3738      	adds	r7, #56	; 0x38
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40020000 	.word	0x40020000
 8004288:	40013800 	.word	0x40013800

0800428c <USART_TransmitByte>:

/* USER CODE BEGIN 1 */
void USART_TransmitByte(uint8_t ch){
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	4603      	mov	r3, r0
 8004294:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART1,ch);
 8004296:	79fb      	ldrb	r3, [r7, #7]
 8004298:	4619      	mov	r1, r3
 800429a:	4807      	ldr	r0, [pc, #28]	; (80042b8 <USART_TransmitByte+0x2c>)
 800429c:	f7ff ff1b 	bl	80040d6 <LL_USART_TransmitData8>
	while(LL_USART_IsActiveFlag_TXE(USART1)==0);
 80042a0:	bf00      	nop
 80042a2:	4805      	ldr	r0, [pc, #20]	; (80042b8 <USART_TransmitByte+0x2c>)
 80042a4:	f7ff fedc 	bl	8004060 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f9      	beq.n	80042a2 <USART_TransmitByte+0x16>
}
 80042ae:	bf00      	nop
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	40013800 	.word	0x40013800

080042bc <MA702_ReadByte>:
int16_t ENC_R_CNT;
int16_t ENC_L_CNT_old;
int16_t ENC_R_CNT_old;

void MA702_ReadByte(en_endir dir)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	4603      	mov	r3, r0
 80042c4:	71fb      	strb	r3, [r7, #7]
	encoderdir = dir;
 80042c6:	4a0a      	ldr	r2, [pc, #40]	; (80042f0 <MA702_ReadByte+0x34>)
 80042c8:	79fb      	ldrb	r3, [r7, #7]
 80042ca:	7013      	strb	r3, [r2, #0]
	SetSPI2TransmitData(0,0x00);
 80042cc:	2100      	movs	r1, #0
 80042ce:	2000      	movs	r0, #0
 80042d0:	f7fe fe02 	bl	8002ed8 <SetSPI2TransmitData>
	SetSPI2TransmitData(1,0x00);
 80042d4:	2100      	movs	r1, #0
 80042d6:	2001      	movs	r0, #1
 80042d8:	f7fe fdfe 	bl	8002ed8 <SetSPI2TransmitData>

	SPI2_DMA_Communication(2,encoderdir);
 80042dc:	4b04      	ldr	r3, [pc, #16]	; (80042f0 <MA702_ReadByte+0x34>)
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	4619      	mov	r1, r3
 80042e2:	2002      	movs	r0, #2
 80042e4:	f7fe fd5c 	bl	8002da0 <SPI2_DMA_Communication>
}
 80042e8:	bf00      	nop
 80042ea:	3708      	adds	r7, #8
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	2000064a 	.word	0x2000064a

080042f4 <recv_spi_encoder>:

void recv_spi_encoder(void)
{
 80042f4:	b598      	push	{r3, r4, r7, lr}
 80042f6:	af00      	add	r7, sp, #0
	MA702_ReadByte(enL);
 80042f8:	2000      	movs	r0, #0
 80042fa:	f7ff ffdf 	bl	80042bc <MA702_ReadByte>
	ENC_L_CNT = ((uint16_t)Get_SPI2ReciveData(1)<<8|Get_SPI2ReciveData(0));
 80042fe:	2001      	movs	r0, #1
 8004300:	f7fe fdda 	bl	8002eb8 <Get_SPI2ReciveData>
 8004304:	4603      	mov	r3, r0
 8004306:	021b      	lsls	r3, r3, #8
 8004308:	b21c      	sxth	r4, r3
 800430a:	2000      	movs	r0, #0
 800430c:	f7fe fdd4 	bl	8002eb8 <Get_SPI2ReciveData>
 8004310:	4603      	mov	r3, r0
 8004312:	b21b      	sxth	r3, r3
 8004314:	4323      	orrs	r3, r4
 8004316:	b21a      	sxth	r2, r3
 8004318:	4b0a      	ldr	r3, [pc, #40]	; (8004344 <recv_spi_encoder+0x50>)
 800431a:	801a      	strh	r2, [r3, #0]

	MA702_ReadByte(enR);
 800431c:	2001      	movs	r0, #1
 800431e:	f7ff ffcd 	bl	80042bc <MA702_ReadByte>
	ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(1)<<8|Get_SPI2ReciveData(0));
 8004322:	2001      	movs	r0, #1
 8004324:	f7fe fdc8 	bl	8002eb8 <Get_SPI2ReciveData>
 8004328:	4603      	mov	r3, r0
 800432a:	021b      	lsls	r3, r3, #8
 800432c:	b21c      	sxth	r4, r3
 800432e:	2000      	movs	r0, #0
 8004330:	f7fe fdc2 	bl	8002eb8 <Get_SPI2ReciveData>
 8004334:	4603      	mov	r3, r0
 8004336:	b21b      	sxth	r3, r3
 8004338:	4323      	orrs	r3, r4
 800433a:	b21a      	sxth	r2, r3
 800433c:	4b02      	ldr	r3, [pc, #8]	; (8004348 <recv_spi_encoder+0x54>)
 800433e:	801a      	strh	r2, [r3, #0]
}
 8004340:	bf00      	nop
 8004342:	bd98      	pop	{r3, r4, r7, pc}
 8004344:	20000e6a 	.word	0x20000e6a
 8004348:	20000e6e 	.word	0x20000e6e

0800434c <ICM_42688_WriteByte>:

}


void ICM_42688_WriteByte(uint8_t reg,uint8_t data)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	460a      	mov	r2, r1
 8004356:	71fb      	strb	r3, [r7, #7]
 8004358:	4613      	mov	r3, r2
 800435a:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0, reg);
 800435c:	79fb      	ldrb	r3, [r7, #7]
 800435e:	4619      	mov	r1, r3
 8004360:	2000      	movs	r0, #0
 8004362:	f7fe fcf1 	bl	8002d48 <SetSPI1TransmitData>
	SetSPI1TransmitData(1, data);
 8004366:	79bb      	ldrb	r3, [r7, #6]
 8004368:	4619      	mov	r1, r3
 800436a:	2001      	movs	r0, #1
 800436c:	f7fe fcec 	bl	8002d48 <SetSPI1TransmitData>

	SPI1_DMA_Communication(2);
 8004370:	2002      	movs	r0, #2
 8004372:	f7fe fc67 	bl	8002c44 <SPI1_DMA_Communication>
}
 8004376:	bf00      	nop
 8004378:	3708      	adds	r7, #8
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <ICM_42688_ReadByte>:

void ICM_42688_ReadByte(uint8_t reg,uint8_t length)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b082      	sub	sp, #8
 8004382:	af00      	add	r7, sp, #0
 8004384:	4603      	mov	r3, r0
 8004386:	460a      	mov	r2, r1
 8004388:	71fb      	strb	r3, [r7, #7]
 800438a:	4613      	mov	r3, r2
 800438c:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0,(reg | 0x80));
 800438e:	79fb      	ldrb	r3, [r7, #7]
 8004390:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004394:	b2db      	uxtb	r3, r3
 8004396:	4619      	mov	r1, r3
 8004398:	2000      	movs	r0, #0
 800439a:	f7fe fcd5 	bl	8002d48 <SetSPI1TransmitData>
	SetSPI1TransmitData(1,0x00);
 800439e:	2100      	movs	r1, #0
 80043a0:	2001      	movs	r0, #1
 80043a2:	f7fe fcd1 	bl	8002d48 <SetSPI1TransmitData>
	SetSPI1TransmitData(2,0x00);
 80043a6:	2100      	movs	r1, #0
 80043a8:	2002      	movs	r0, #2
 80043aa:	f7fe fccd 	bl	8002d48 <SetSPI1TransmitData>

	SPI1_DMA_Communication(3);
 80043ae:	2003      	movs	r0, #3
 80043b0:	f7fe fc48 	bl	8002c44 <SPI1_DMA_Communication>
}
 80043b4:	bf00      	nop
 80043b6:	3708      	adds	r7, #8
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <ICM_42688_init>:


void ICM_42688_init(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
	uint16_t reg78 = 0x4E;	//pwr_mgmt0
 80043c2:	234e      	movs	r3, #78	; 0x4e
 80043c4:	80fb      	strh	r3, [r7, #6]
	uint16_t reg107 = 0x6B;
	uint16_t reg106 = 0x6A;
	uint16_t reg27 = 0x1B;
	uint16_t reg28 = 0x1C;
*/
	ICM_42688_WriteByte(reg78,0x0F);
 80043c6:	88fb      	ldrh	r3, [r7, #6]
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	210f      	movs	r1, #15
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7ff ffbd 	bl	800434c <ICM_42688_WriteByte>
	LL_mDelay(1);
 80043d2:	2001      	movs	r0, #1
 80043d4:	f001 fdde 	bl	8005f94 <LL_mDelay>
	ICM_42688_WriteByte(reg27,0x18);
	LL_mDelay(1);
	ICM_42688_WriteByte(reg28,0x18);
	LL_mDelay(1);
*/
}
 80043d8:	bf00      	nop
 80043da:	3708      	adds	r7, #8
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <ICM_42688_GyroRead_DMA>:

uint16_t ICM_42688_GyroRead_DMA(uint8_t reg) //reg 29 2A
{
 80043e0:	b590      	push	{r4, r7, lr}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	71fb      	strb	r3, [r7, #7]
	int16_t tempdata;

	ICM_42688_ReadByte(reg,3);
 80043ea:	79fb      	ldrb	r3, [r7, #7]
 80043ec:	2103      	movs	r1, #3
 80043ee:	4618      	mov	r0, r3
 80043f0:	f7ff ffc5 	bl	800437e <ICM_42688_ReadByte>
	tempdata = ((uint16_t)Get_SPI1ReciveData(1)<<8|Get_SPI1ReciveData(2));
 80043f4:	2001      	movs	r0, #1
 80043f6:	f7fe fc97 	bl	8002d28 <Get_SPI1ReciveData>
 80043fa:	4603      	mov	r3, r0
 80043fc:	021b      	lsls	r3, r3, #8
 80043fe:	b21c      	sxth	r4, r3
 8004400:	2002      	movs	r0, #2
 8004402:	f7fe fc91 	bl	8002d28 <Get_SPI1ReciveData>
 8004406:	4603      	mov	r3, r0
 8004408:	b21b      	sxth	r3, r3
 800440a:	4323      	orrs	r3, r4
 800440c:	81fb      	strh	r3, [r7, #14]

//	printf("data = %f\n\r",tempdata/16.4);
	return tempdata;
 800440e:	89fb      	ldrh	r3, [r7, #14]
}
 8004410:	4618      	mov	r0, r3
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	bd90      	pop	{r4, r7, pc}

08004418 <BAT_Pol>:

uint16_t	us_BatLvAve = 4095;							// AD


void BAT_Pol( void )
{
 8004418:	b580      	push	{r7, lr}
 800441a:	af00      	add	r7, sp, #0
	static uint16_t 	us_batLv[5] = { 4095, 4095, 4095, 4095, 4095 };
	static uint8_t		i = 0;

	us_batLv[4] = us_batLv[3];
 800441c:	4b2d      	ldr	r3, [pc, #180]	; (80044d4 <BAT_Pol+0xbc>)
 800441e:	88da      	ldrh	r2, [r3, #6]
 8004420:	4b2c      	ldr	r3, [pc, #176]	; (80044d4 <BAT_Pol+0xbc>)
 8004422:	811a      	strh	r2, [r3, #8]
	us_batLv[3] = us_batLv[2];
 8004424:	4b2b      	ldr	r3, [pc, #172]	; (80044d4 <BAT_Pol+0xbc>)
 8004426:	889a      	ldrh	r2, [r3, #4]
 8004428:	4b2a      	ldr	r3, [pc, #168]	; (80044d4 <BAT_Pol+0xbc>)
 800442a:	80da      	strh	r2, [r3, #6]
	us_batLv[2] = us_batLv[1];
 800442c:	4b29      	ldr	r3, [pc, #164]	; (80044d4 <BAT_Pol+0xbc>)
 800442e:	885a      	ldrh	r2, [r3, #2]
 8004430:	4b28      	ldr	r3, [pc, #160]	; (80044d4 <BAT_Pol+0xbc>)
 8004432:	809a      	strh	r2, [r3, #4]
	us_batLv[1] = us_batLv[0];
 8004434:	4b27      	ldr	r3, [pc, #156]	; (80044d4 <BAT_Pol+0xbc>)
 8004436:	881a      	ldrh	r2, [r3, #0]
 8004438:	4b26      	ldr	r3, [pc, #152]	; (80044d4 <BAT_Pol+0xbc>)
 800443a:	805a      	strh	r2, [r3, #2]

	us_batLv[0] = GetBatVal();
 800443c:	f7fd f87a 	bl	8001534 <GetBatVal>
 8004440:	4603      	mov	r3, r0
 8004442:	461a      	mov	r2, r3
 8004444:	4b23      	ldr	r3, [pc, #140]	; (80044d4 <BAT_Pol+0xbc>)
 8004446:	801a      	strh	r2, [r3, #0]

	us_BatLvAve = ( us_batLv[0] + us_batLv[1] + us_batLv[2] + us_batLv[3] + us_batLv[4] ) / 5;
 8004448:	4b22      	ldr	r3, [pc, #136]	; (80044d4 <BAT_Pol+0xbc>)
 800444a:	881b      	ldrh	r3, [r3, #0]
 800444c:	461a      	mov	r2, r3
 800444e:	4b21      	ldr	r3, [pc, #132]	; (80044d4 <BAT_Pol+0xbc>)
 8004450:	885b      	ldrh	r3, [r3, #2]
 8004452:	4413      	add	r3, r2
 8004454:	4a1f      	ldr	r2, [pc, #124]	; (80044d4 <BAT_Pol+0xbc>)
 8004456:	8892      	ldrh	r2, [r2, #4]
 8004458:	4413      	add	r3, r2
 800445a:	4a1e      	ldr	r2, [pc, #120]	; (80044d4 <BAT_Pol+0xbc>)
 800445c:	88d2      	ldrh	r2, [r2, #6]
 800445e:	4413      	add	r3, r2
 8004460:	4a1c      	ldr	r2, [pc, #112]	; (80044d4 <BAT_Pol+0xbc>)
 8004462:	8912      	ldrh	r2, [r2, #8]
 8004464:	4413      	add	r3, r2
 8004466:	4a1c      	ldr	r2, [pc, #112]	; (80044d8 <BAT_Pol+0xc0>)
 8004468:	fb82 1203 	smull	r1, r2, r2, r3
 800446c:	1052      	asrs	r2, r2, #1
 800446e:	17db      	asrs	r3, r3, #31
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	b29a      	uxth	r2, r3
 8004474:	4b19      	ldr	r3, [pc, #100]	; (80044dc <BAT_Pol+0xc4>)
 8004476:	801a      	strh	r2, [r3, #0]


	if( us_BatLvAve < BAT_LOW ) {
 8004478:	4b18      	ldr	r3, [pc, #96]	; (80044dc <BAT_Pol+0xc4>)
 800447a:	881b      	ldrh	r3, [r3, #0]
 800447c:	f640 22a9 	movw	r2, #2729	; 0xaa9
 8004480:	4293      	cmp	r3, r2
 8004482:	d803      	bhi.n	800448c <BAT_Pol+0x74>
		SetBatLED(0);
 8004484:	2000      	movs	r0, #0
 8004486:	f7fd fb17 	bl	8001ab8 <SetBatLED>
		i++;
	}
	else{
		SetBatLED(1);
	}
}
 800448a:	e021      	b.n	80044d0 <BAT_Pol+0xb8>
	else if( us_BatLvAve < BAT_GOOD ) {
 800448c:	4b13      	ldr	r3, [pc, #76]	; (80044dc <BAT_Pol+0xc4>)
 800448e:	881b      	ldrh	r3, [r3, #0]
 8004490:	f640 32f3 	movw	r2, #3059	; 0xbf3
 8004494:	4293      	cmp	r3, r2
 8004496:	d818      	bhi.n	80044ca <BAT_Pol+0xb2>
		if( i>=100){
 8004498:	4b11      	ldr	r3, [pc, #68]	; (80044e0 <BAT_Pol+0xc8>)
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	2b63      	cmp	r3, #99	; 0x63
 800449e:	d906      	bls.n	80044ae <BAT_Pol+0x96>
			SetBatLED(1);
 80044a0:	2001      	movs	r0, #1
 80044a2:	f7fd fb09 	bl	8001ab8 <SetBatLED>
			i=0;
 80044a6:	4b0e      	ldr	r3, [pc, #56]	; (80044e0 <BAT_Pol+0xc8>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	701a      	strb	r2, [r3, #0]
 80044ac:	e006      	b.n	80044bc <BAT_Pol+0xa4>
		else if(i>=50){
 80044ae:	4b0c      	ldr	r3, [pc, #48]	; (80044e0 <BAT_Pol+0xc8>)
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	2b31      	cmp	r3, #49	; 0x31
 80044b4:	d902      	bls.n	80044bc <BAT_Pol+0xa4>
			SetBatLED(0);
 80044b6:	2000      	movs	r0, #0
 80044b8:	f7fd fafe 	bl	8001ab8 <SetBatLED>
		i++;
 80044bc:	4b08      	ldr	r3, [pc, #32]	; (80044e0 <BAT_Pol+0xc8>)
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	3301      	adds	r3, #1
 80044c2:	b2da      	uxtb	r2, r3
 80044c4:	4b06      	ldr	r3, [pc, #24]	; (80044e0 <BAT_Pol+0xc8>)
 80044c6:	701a      	strb	r2, [r3, #0]
}
 80044c8:	e002      	b.n	80044d0 <BAT_Pol+0xb8>
		SetBatLED(1);
 80044ca:	2001      	movs	r0, #1
 80044cc:	f7fd faf4 	bl	8001ab8 <SetBatLED>
}
 80044d0:	bf00      	nop
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	20000008 	.word	0x20000008
 80044d8:	66666667 	.word	0x66666667
 80044dc:	20000004 	.word	0x20000004
 80044e0:	20000208 	.word	0x20000208
 80044e4:	00000000 	.word	0x00000000

080044e8 <get_battLv>:

float get_battLv(void){
 80044e8:	b598      	push	{r3, r4, r7, lr}
 80044ea:	af00      	add	r7, sp, #0
	return (float)us_BatLvAve*(1.987+0.999)/1.987/4095.0*3.3;
 80044ec:	4b22      	ldr	r3, [pc, #136]	; (8004578 <get_battLv+0x90>)
 80044ee:	881b      	ldrh	r3, [r3, #0]
 80044f0:	ee07 3a90 	vmov	s15, r3
 80044f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044f8:	ee17 0a90 	vmov	r0, s15
 80044fc:	f7fc f84c 	bl	8000598 <__aeabi_f2d>
 8004500:	a315      	add	r3, pc, #84	; (adr r3, 8004558 <get_battLv+0x70>)
 8004502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004506:	f7fc f89f 	bl	8000648 <__aeabi_dmul>
 800450a:	4603      	mov	r3, r0
 800450c:	460c      	mov	r4, r1
 800450e:	4618      	mov	r0, r3
 8004510:	4621      	mov	r1, r4
 8004512:	a313      	add	r3, pc, #76	; (adr r3, 8004560 <get_battLv+0x78>)
 8004514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004518:	f7fc f9c0 	bl	800089c <__aeabi_ddiv>
 800451c:	4603      	mov	r3, r0
 800451e:	460c      	mov	r4, r1
 8004520:	4618      	mov	r0, r3
 8004522:	4621      	mov	r1, r4
 8004524:	a310      	add	r3, pc, #64	; (adr r3, 8004568 <get_battLv+0x80>)
 8004526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452a:	f7fc f9b7 	bl	800089c <__aeabi_ddiv>
 800452e:	4603      	mov	r3, r0
 8004530:	460c      	mov	r4, r1
 8004532:	4618      	mov	r0, r3
 8004534:	4621      	mov	r1, r4
 8004536:	a30e      	add	r3, pc, #56	; (adr r3, 8004570 <get_battLv+0x88>)
 8004538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453c:	f7fc f884 	bl	8000648 <__aeabi_dmul>
 8004540:	4603      	mov	r3, r0
 8004542:	460c      	mov	r4, r1
 8004544:	4618      	mov	r0, r3
 8004546:	4621      	mov	r1, r4
 8004548:	f7fc fb76 	bl	8000c38 <__aeabi_d2f>
 800454c:	4603      	mov	r3, r0
 800454e:	ee07 3a90 	vmov	s15, r3
}
 8004552:	eeb0 0a67 	vmov.f32	s0, s15
 8004556:	bd98      	pop	{r3, r4, r7, pc}
 8004558:	f7ced917 	.word	0xf7ced917
 800455c:	4007e353 	.word	0x4007e353
 8004560:	83126e98 	.word	0x83126e98
 8004564:	3fffcac0 	.word	0x3fffcac0
 8004568:	00000000 	.word	0x00000000
 800456c:	40affe00 	.word	0x40affe00
 8004570:	66666666 	.word	0x66666666
 8004574:	400a6666 	.word	0x400a6666
 8004578:	20000004 	.word	0x20000004

0800457c <DIST_Pol_FL>:
	}

}

void DIST_Pol_FL( void )
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_L_FRONT].s_offset = GetSensor_FL();
 8004582:	f7fc ff8b 	bl	800149c <GetSensor_FL>
 8004586:	4603      	mov	r3, r0
 8004588:	461a      	mov	r2, r3
 800458a:	4b11      	ldr	r3, [pc, #68]	; (80045d0 <DIST_Pol_FL+0x54>)
 800458c:	82da      	strh	r2, [r3, #22]

	Set_SenFL(1);
 800458e:	2001      	movs	r0, #1
 8004590:	f7fd fac3 	bl	8001b1a <Set_SenFL>

	for(char i=0;i<200;i++);
 8004594:	2300      	movs	r3, #0
 8004596:	71fb      	strb	r3, [r7, #7]
 8004598:	e002      	b.n	80045a0 <DIST_Pol_FL+0x24>
 800459a:	79fb      	ldrb	r3, [r7, #7]
 800459c:	3301      	adds	r3, #1
 800459e:	71fb      	strb	r3, [r7, #7]
 80045a0:	79fb      	ldrb	r3, [r7, #7]
 80045a2:	2bc7      	cmp	r3, #199	; 0xc7
 80045a4:	d9f9      	bls.n	800459a <DIST_Pol_FL+0x1e>

	st_sen[DIST_SEN_L_FRONT].s_old = st_sen[DIST_SEN_L_FRONT].s_now;
 80045a6:	4b0a      	ldr	r3, [pc, #40]	; (80045d0 <DIST_Pol_FL+0x54>)
 80045a8:	89da      	ldrh	r2, [r3, #14]
 80045aa:	4b09      	ldr	r3, [pc, #36]	; (80045d0 <DIST_Pol_FL+0x54>)
 80045ac:	821a      	strh	r2, [r3, #16]
	st_sen[DIST_SEN_L_FRONT].s_now = GetSensor_FL()- st_sen[DIST_SEN_L_FRONT].s_offset;
 80045ae:	f7fc ff75 	bl	800149c <GetSensor_FL>
 80045b2:	4603      	mov	r3, r0
 80045b4:	461a      	mov	r2, r3
 80045b6:	4b06      	ldr	r3, [pc, #24]	; (80045d0 <DIST_Pol_FL+0x54>)
 80045b8:	8adb      	ldrh	r3, [r3, #22]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	b29a      	uxth	r2, r3
 80045be:	4b04      	ldr	r3, [pc, #16]	; (80045d0 <DIST_Pol_FL+0x54>)
 80045c0:	81da      	strh	r2, [r3, #14]

	Set_SenFL(0);
 80045c2:	2000      	movs	r0, #0
 80045c4:	f7fd faa9 	bl	8001b1a <Set_SenFL>
}
 80045c8:	bf00      	nop
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	20000e94 	.word	0x20000e94

080045d4 <DIST_Pol_FR>:

void DIST_Pol_FR( void )
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_R_FRONT].s_offset = GetSensor_FR();
 80045da:	f7fc ff78 	bl	80014ce <GetSensor_FR>
 80045de:	4603      	mov	r3, r0
 80045e0:	461a      	mov	r2, r3
 80045e2:	4b11      	ldr	r3, [pc, #68]	; (8004628 <DIST_Pol_FR+0x54>)
 80045e4:	811a      	strh	r2, [r3, #8]

	Set_SenFR(1);
 80045e6:	2001      	movs	r0, #1
 80045e8:	f7fd faae 	bl	8001b48 <Set_SenFR>

	for(char i=0;i<200;i++);
 80045ec:	2300      	movs	r3, #0
 80045ee:	71fb      	strb	r3, [r7, #7]
 80045f0:	e002      	b.n	80045f8 <DIST_Pol_FR+0x24>
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	3301      	adds	r3, #1
 80045f6:	71fb      	strb	r3, [r7, #7]
 80045f8:	79fb      	ldrb	r3, [r7, #7]
 80045fa:	2bc7      	cmp	r3, #199	; 0xc7
 80045fc:	d9f9      	bls.n	80045f2 <DIST_Pol_FR+0x1e>

	st_sen[DIST_SEN_R_FRONT].s_old = st_sen[DIST_SEN_R_FRONT].s_now;
 80045fe:	4b0a      	ldr	r3, [pc, #40]	; (8004628 <DIST_Pol_FR+0x54>)
 8004600:	881a      	ldrh	r2, [r3, #0]
 8004602:	4b09      	ldr	r3, [pc, #36]	; (8004628 <DIST_Pol_FR+0x54>)
 8004604:	805a      	strh	r2, [r3, #2]
	st_sen[DIST_SEN_R_FRONT].s_now = GetSensor_FR()- st_sen[DIST_SEN_R_FRONT].s_offset;
 8004606:	f7fc ff62 	bl	80014ce <GetSensor_FR>
 800460a:	4603      	mov	r3, r0
 800460c:	461a      	mov	r2, r3
 800460e:	4b06      	ldr	r3, [pc, #24]	; (8004628 <DIST_Pol_FR+0x54>)
 8004610:	891b      	ldrh	r3, [r3, #8]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	b29a      	uxth	r2, r3
 8004616:	4b04      	ldr	r3, [pc, #16]	; (8004628 <DIST_Pol_FR+0x54>)
 8004618:	801a      	strh	r2, [r3, #0]

	Set_SenFR(0);
 800461a:	2000      	movs	r0, #0
 800461c:	f7fd fa94 	bl	8001b48 <Set_SenFR>
}
 8004620:	bf00      	nop
 8004622:	3708      	adds	r7, #8
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}
 8004628:	20000e94 	.word	0x20000e94

0800462c <DIST_Pol_SL>:


void DIST_Pol_SL( void )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_L_SIDE].s_offset = GetSensor_SL();
 8004632:	f7fc ff1b 	bl	800146c <GetSensor_SL>
 8004636:	4603      	mov	r3, r0
 8004638:	461a      	mov	r2, r3
 800463a:	4b11      	ldr	r3, [pc, #68]	; (8004680 <DIST_Pol_SL+0x54>)
 800463c:	865a      	strh	r2, [r3, #50]	; 0x32

	Set_SenSL(1);
 800463e:	2001      	movs	r0, #1
 8004640:	f7fd fa54 	bl	8001aec <Set_SenSL>

	for(char i=0;i<200;i++);
 8004644:	2300      	movs	r3, #0
 8004646:	71fb      	strb	r3, [r7, #7]
 8004648:	e002      	b.n	8004650 <DIST_Pol_SL+0x24>
 800464a:	79fb      	ldrb	r3, [r7, #7]
 800464c:	3301      	adds	r3, #1
 800464e:	71fb      	strb	r3, [r7, #7]
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	2bc7      	cmp	r3, #199	; 0xc7
 8004654:	d9f9      	bls.n	800464a <DIST_Pol_SL+0x1e>

	st_sen[DIST_SEN_L_SIDE].s_old = st_sen[DIST_SEN_L_SIDE].s_now;
 8004656:	4b0a      	ldr	r3, [pc, #40]	; (8004680 <DIST_Pol_SL+0x54>)
 8004658:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800465a:	4b09      	ldr	r3, [pc, #36]	; (8004680 <DIST_Pol_SL+0x54>)
 800465c:	859a      	strh	r2, [r3, #44]	; 0x2c
	st_sen[DIST_SEN_L_SIDE].s_now = GetSensor_SL()- st_sen[DIST_SEN_L_SIDE].s_offset;
 800465e:	f7fc ff05 	bl	800146c <GetSensor_SL>
 8004662:	4603      	mov	r3, r0
 8004664:	461a      	mov	r2, r3
 8004666:	4b06      	ldr	r3, [pc, #24]	; (8004680 <DIST_Pol_SL+0x54>)
 8004668:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	b29a      	uxth	r2, r3
 800466e:	4b04      	ldr	r3, [pc, #16]	; (8004680 <DIST_Pol_SL+0x54>)
 8004670:	855a      	strh	r2, [r3, #42]	; 0x2a

	Set_SenSL(0);
 8004672:	2000      	movs	r0, #0
 8004674:	f7fd fa3a 	bl	8001aec <Set_SenSL>
}
 8004678:	bf00      	nop
 800467a:	3708      	adds	r7, #8
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	20000e94 	.word	0x20000e94

08004684 <DIST_Pol_SR>:

void DIST_Pol_SR( void )
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_R_SIDE].s_offset = GetSensor_SR();
 800468a:	f7fc ff39 	bl	8001500 <GetSensor_SR>
 800468e:	4603      	mov	r3, r0
 8004690:	461a      	mov	r2, r3
 8004692:	4b11      	ldr	r3, [pc, #68]	; (80046d8 <DIST_Pol_SR+0x54>)
 8004694:	849a      	strh	r2, [r3, #36]	; 0x24

	Set_SenSR(1);
 8004696:	2001      	movs	r0, #1
 8004698:	f7fd fa70 	bl	8001b7c <Set_SenSR>

	for(char i=0;i<200;i++);
 800469c:	2300      	movs	r3, #0
 800469e:	71fb      	strb	r3, [r7, #7]
 80046a0:	e002      	b.n	80046a8 <DIST_Pol_SR+0x24>
 80046a2:	79fb      	ldrb	r3, [r7, #7]
 80046a4:	3301      	adds	r3, #1
 80046a6:	71fb      	strb	r3, [r7, #7]
 80046a8:	79fb      	ldrb	r3, [r7, #7]
 80046aa:	2bc7      	cmp	r3, #199	; 0xc7
 80046ac:	d9f9      	bls.n	80046a2 <DIST_Pol_SR+0x1e>

	st_sen[DIST_SEN_R_SIDE].s_old = st_sen[DIST_SEN_R_SIDE].s_now;
 80046ae:	4b0a      	ldr	r3, [pc, #40]	; (80046d8 <DIST_Pol_SR+0x54>)
 80046b0:	8b9a      	ldrh	r2, [r3, #28]
 80046b2:	4b09      	ldr	r3, [pc, #36]	; (80046d8 <DIST_Pol_SR+0x54>)
 80046b4:	83da      	strh	r2, [r3, #30]
	st_sen[DIST_SEN_R_SIDE].s_now = GetSensor_SR()- st_sen[DIST_SEN_R_SIDE].s_offset;
 80046b6:	f7fc ff23 	bl	8001500 <GetSensor_SR>
 80046ba:	4603      	mov	r3, r0
 80046bc:	461a      	mov	r2, r3
 80046be:	4b06      	ldr	r3, [pc, #24]	; (80046d8 <DIST_Pol_SR+0x54>)
 80046c0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	4b04      	ldr	r3, [pc, #16]	; (80046d8 <DIST_Pol_SR+0x54>)
 80046c8:	839a      	strh	r2, [r3, #28]

	Set_SenSR(0);
 80046ca:	2000      	movs	r0, #0
 80046cc:	f7fd fa56 	bl	8001b7c <Set_SenSR>
}
 80046d0:	bf00      	nop
 80046d2:	3708      	adds	r7, #8
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	20000e94 	.word	0x20000e94

080046dc <Get_Sen_Nowdata>:

void Get_Sen_Nowdata(void){
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af02      	add	r7, sp, #8
	printf("SL %d FL %d FR %d SR %d\n\r",
			st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_R_FRONT].s_now,st_sen[DIST_SEN_R_SIDE].s_now);
 80046e2:	4b09      	ldr	r3, [pc, #36]	; (8004708 <Get_Sen_Nowdata+0x2c>)
 80046e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
	printf("SL %d FL %d FR %d SR %d\n\r",
 80046e6:	4619      	mov	r1, r3
			st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_R_FRONT].s_now,st_sen[DIST_SEN_R_SIDE].s_now);
 80046e8:	4b07      	ldr	r3, [pc, #28]	; (8004708 <Get_Sen_Nowdata+0x2c>)
 80046ea:	89db      	ldrh	r3, [r3, #14]
	printf("SL %d FL %d FR %d SR %d\n\r",
 80046ec:	461a      	mov	r2, r3
			st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_R_FRONT].s_now,st_sen[DIST_SEN_R_SIDE].s_now);
 80046ee:	4b06      	ldr	r3, [pc, #24]	; (8004708 <Get_Sen_Nowdata+0x2c>)
 80046f0:	881b      	ldrh	r3, [r3, #0]
	printf("SL %d FL %d FR %d SR %d\n\r",
 80046f2:	4618      	mov	r0, r3
			st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_R_FRONT].s_now,st_sen[DIST_SEN_R_SIDE].s_now);
 80046f4:	4b04      	ldr	r3, [pc, #16]	; (8004708 <Get_Sen_Nowdata+0x2c>)
 80046f6:	8b9b      	ldrh	r3, [r3, #28]
	printf("SL %d FL %d FR %d SR %d\n\r",
 80046f8:	9300      	str	r3, [sp, #0]
 80046fa:	4603      	mov	r3, r0
 80046fc:	4803      	ldr	r0, [pc, #12]	; (800470c <Get_Sen_Nowdata+0x30>)
 80046fe:	f002 fafb 	bl	8006cf8 <iprintf>
}
 8004702:	bf00      	nop
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	20000e94 	.word	0x20000e94
 800470c:	0800a5b0 	.word	0x0800a5b0

08004710 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004710:	480d      	ldr	r0, [pc, #52]	; (8004748 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004712:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004714:	480d      	ldr	r0, [pc, #52]	; (800474c <LoopForever+0x6>)
  ldr r1, =_edata
 8004716:	490e      	ldr	r1, [pc, #56]	; (8004750 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004718:	4a0e      	ldr	r2, [pc, #56]	; (8004754 <LoopForever+0xe>)
  movs r3, #0
 800471a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800471c:	e002      	b.n	8004724 <LoopCopyDataInit>

0800471e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800471e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004720:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004722:	3304      	adds	r3, #4

08004724 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004724:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004726:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004728:	d3f9      	bcc.n	800471e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800472a:	4a0b      	ldr	r2, [pc, #44]	; (8004758 <LoopForever+0x12>)
  ldr r4, =_ebss
 800472c:	4c0b      	ldr	r4, [pc, #44]	; (800475c <LoopForever+0x16>)
  movs r3, #0
 800472e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004730:	e001      	b.n	8004736 <LoopFillZerobss>

08004732 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004732:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004734:	3204      	adds	r2, #4

08004736 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004736:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004738:	d3fb      	bcc.n	8004732 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800473a:	f7fe fe37 	bl	80033ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800473e:	f001 fc65 	bl	800600c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004742:	f7fd fc65 	bl	8002010 <main>

08004746 <LoopForever>:

LoopForever:
    b LoopForever
 8004746:	e7fe      	b.n	8004746 <LoopForever>
  ldr   r0, =_estack
 8004748:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800474c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004750:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8004754:	0800a968 	.word	0x0800a968
  ldr r2, =_sbss
 8004758:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800475c:	20000ed0 	.word	0x20000ed0

08004760 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004760:	e7fe      	b.n	8004760 <ADC1_2_IRQHandler>

08004762 <LL_ADC_REG_SetSequencerLength>:
{
 8004762:	b480      	push	{r7}
 8004764:	b083      	sub	sp, #12
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
 800476a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004770:	f023 020f 	bic.w	r2, r3, #15
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	431a      	orrs	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <LL_ADC_IsEnabled>:
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	2b01      	cmp	r3, #1
 800479a:	d101      	bne.n	80047a0 <LL_ADC_IsEnabled+0x18>
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <LL_ADC_IsEnabled+0x1a>
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
	...

080047b0 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 80047b0:	b590      	push	{r4, r7, lr}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80047ba:	2300      	movs	r3, #0
 80047bc:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a27      	ldr	r2, [pc, #156]	; (8004860 <LL_ADC_CommonInit+0xb0>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d10f      	bne.n	80047e6 <LL_ADC_CommonInit+0x36>
 80047c6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80047ca:	f7ff ffdd 	bl	8004788 <LL_ADC_IsEnabled>
 80047ce:	4604      	mov	r4, r0
 80047d0:	4824      	ldr	r0, [pc, #144]	; (8004864 <LL_ADC_CommonInit+0xb4>)
 80047d2:	f7ff ffd9 	bl	8004788 <LL_ADC_IsEnabled>
 80047d6:	4603      	mov	r3, r0
 80047d8:	4323      	orrs	r3, r4
 80047da:	2b00      	cmp	r3, #0
 80047dc:	bf0c      	ite	eq
 80047de:	2301      	moveq	r3, #1
 80047e0:	2300      	movne	r3, #0
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	e012      	b.n	800480c <LL_ADC_CommonInit+0x5c>
 80047e6:	4820      	ldr	r0, [pc, #128]	; (8004868 <LL_ADC_CommonInit+0xb8>)
 80047e8:	f7ff ffce 	bl	8004788 <LL_ADC_IsEnabled>
 80047ec:	4604      	mov	r4, r0
 80047ee:	481f      	ldr	r0, [pc, #124]	; (800486c <LL_ADC_CommonInit+0xbc>)
 80047f0:	f7ff ffca 	bl	8004788 <LL_ADC_IsEnabled>
 80047f4:	4603      	mov	r3, r0
 80047f6:	431c      	orrs	r4, r3
 80047f8:	481d      	ldr	r0, [pc, #116]	; (8004870 <LL_ADC_CommonInit+0xc0>)
 80047fa:	f7ff ffc5 	bl	8004788 <LL_ADC_IsEnabled>
 80047fe:	4603      	mov	r3, r0
 8004800:	4323      	orrs	r3, r4
 8004802:	2b00      	cmp	r3, #0
 8004804:	bf0c      	ite	eq
 8004806:	2301      	moveq	r3, #1
 8004808:	2300      	movne	r3, #0
 800480a:	b2db      	uxtb	r3, r3
 800480c:	2b00      	cmp	r3, #0
 800480e:	d020      	beq.n	8004852 <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d012      	beq.n	800483e <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689a      	ldr	r2, [r3, #8]
 800481c:	4b15      	ldr	r3, [pc, #84]	; (8004874 <LL_ADC_CommonInit+0xc4>)
 800481e:	4013      	ands	r3, r2
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	6811      	ldr	r1, [r2, #0]
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	6852      	ldr	r2, [r2, #4]
 8004828:	4311      	orrs	r1, r2
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	6892      	ldr	r2, [r2, #8]
 800482e:	4311      	orrs	r1, r2
 8004830:	683a      	ldr	r2, [r7, #0]
 8004832:	68d2      	ldr	r2, [r2, #12]
 8004834:	430a      	orrs	r2, r1
 8004836:	431a      	orrs	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	609a      	str	r2, [r3, #8]
 800483c:	e00b      	b.n	8004856 <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	689a      	ldr	r2, [r3, #8]
 8004842:	4b0c      	ldr	r3, [pc, #48]	; (8004874 <LL_ADC_CommonInit+0xc4>)
 8004844:	4013      	ands	r3, r2
 8004846:	683a      	ldr	r2, [r7, #0]
 8004848:	6812      	ldr	r2, [r2, #0]
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	609a      	str	r2, [r3, #8]
 8004850:	e001      	b.n	8004856 <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8004856:	7bfb      	ldrb	r3, [r7, #15]
}
 8004858:	4618      	mov	r0, r3
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	bd90      	pop	{r4, r7, pc}
 8004860:	50000300 	.word	0x50000300
 8004864:	50000100 	.word	0x50000100
 8004868:	50000400 	.word	0x50000400
 800486c:	50000500 	.word	0x50000500
 8004870:	50000600 	.word	0x50000600
 8004874:	ffc030e0 	.word	0xffc030e0

08004878 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8004882:	2300      	movs	r3, #0
 8004884:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7ff ff7e 	bl	8004788 <LL_ADC_IsEnabled>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d111      	bne.n	80048b6 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800489a:	f023 0318 	bic.w	r3, r3, #24
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	6811      	ldr	r1, [r2, #0]
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	6852      	ldr	r2, [r2, #4]
 80048a6:	4311      	orrs	r1, r2
 80048a8:	683a      	ldr	r2, [r7, #0]
 80048aa:	6892      	ldr	r2, [r2, #8]
 80048ac:	430a      	orrs	r2, r1
 80048ae:	431a      	orrs	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	60da      	str	r2, [r3, #12]
 80048b4:	e001      	b.n	80048ba <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80048ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3710      	adds	r7, #16
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80048ce:	2300      	movs	r3, #0
 80048d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7ff ff58 	bl	8004788 <LL_ADC_IsEnabled>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d132      	bne.n	8004944 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d015      	beq.n	8004912 <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	68da      	ldr	r2, [r3, #12]
 80048ea:	4b1a      	ldr	r3, [pc, #104]	; (8004954 <LL_ADC_REG_Init+0x90>)
 80048ec:	4013      	ands	r3, r2
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	6811      	ldr	r1, [r2, #0]
 80048f2:	683a      	ldr	r2, [r7, #0]
 80048f4:	6892      	ldr	r2, [r2, #8]
 80048f6:	4311      	orrs	r1, r2
 80048f8:	683a      	ldr	r2, [r7, #0]
 80048fa:	68d2      	ldr	r2, [r2, #12]
 80048fc:	4311      	orrs	r1, r2
 80048fe:	683a      	ldr	r2, [r7, #0]
 8004900:	6912      	ldr	r2, [r2, #16]
 8004902:	4311      	orrs	r1, r2
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	6952      	ldr	r2, [r2, #20]
 8004908:	430a      	orrs	r2, r1
 800490a:	431a      	orrs	r2, r3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	60da      	str	r2, [r3, #12]
 8004910:	e011      	b.n	8004936 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68da      	ldr	r2, [r3, #12]
 8004916:	4b0f      	ldr	r3, [pc, #60]	; (8004954 <LL_ADC_REG_Init+0x90>)
 8004918:	4013      	ands	r3, r2
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	6811      	ldr	r1, [r2, #0]
 800491e:	683a      	ldr	r2, [r7, #0]
 8004920:	68d2      	ldr	r2, [r2, #12]
 8004922:	4311      	orrs	r1, r2
 8004924:	683a      	ldr	r2, [r7, #0]
 8004926:	6912      	ldr	r2, [r2, #16]
 8004928:	4311      	orrs	r1, r2
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	6952      	ldr	r2, [r2, #20]
 800492e:	430a      	orrs	r2, r1
 8004930:	431a      	orrs	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	4619      	mov	r1, r3
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f7ff ff10 	bl	8004762 <LL_ADC_REG_SetSequencerLength>
 8004942:	e001      	b.n	8004948 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8004948:	7bfb      	ldrb	r3, [r7, #15]
}
 800494a:	4618      	mov	r0, r3
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	fff0c01c 	.word	0xfff0c01c

08004958 <LL_GPIO_SetPinMode>:
{
 8004958:	b480      	push	{r7}
 800495a:	b08b      	sub	sp, #44	; 0x2c
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	fa93 f3a3 	rbit	r3, r3
 8004972:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 800497e:	2320      	movs	r3, #32
 8004980:	e003      	b.n	800498a <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	fab3 f383 	clz	r3, r3
 8004988:	b2db      	uxtb	r3, r3
 800498a:	005b      	lsls	r3, r3, #1
 800498c:	2103      	movs	r1, #3
 800498e:	fa01 f303 	lsl.w	r3, r1, r3
 8004992:	43db      	mvns	r3, r3
 8004994:	401a      	ands	r2, r3
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800499a:	6a3b      	ldr	r3, [r7, #32]
 800499c:	fa93 f3a3 	rbit	r3, r3
 80049a0:	61fb      	str	r3, [r7, #28]
  return result;
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80049a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80049ac:	2320      	movs	r3, #32
 80049ae:	e003      	b.n	80049b8 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80049b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b2:	fab3 f383 	clz	r3, r3
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	6879      	ldr	r1, [r7, #4]
 80049bc:	fa01 f303 	lsl.w	r3, r1, r3
 80049c0:	431a      	orrs	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	601a      	str	r2, [r3, #0]
}
 80049c6:	bf00      	nop
 80049c8:	372c      	adds	r7, #44	; 0x2c
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <LL_GPIO_SetPinOutputType>:
{
 80049d2:	b480      	push	{r7}
 80049d4:	b085      	sub	sp, #20
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	60f8      	str	r0, [r7, #12]
 80049da:	60b9      	str	r1, [r7, #8]
 80049dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	43db      	mvns	r3, r3
 80049e6:	401a      	ands	r2, r3
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	6879      	ldr	r1, [r7, #4]
 80049ec:	fb01 f303 	mul.w	r3, r1, r3
 80049f0:	431a      	orrs	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	605a      	str	r2, [r3, #4]
}
 80049f6:	bf00      	nop
 80049f8:	3714      	adds	r7, #20
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr

08004a02 <LL_GPIO_SetPinSpeed>:
{
 8004a02:	b480      	push	{r7}
 8004a04:	b08b      	sub	sp, #44	; 0x2c
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	60f8      	str	r0, [r7, #12]
 8004a0a:	60b9      	str	r1, [r7, #8]
 8004a0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	fa93 f3a3 	rbit	r3, r3
 8004a1c:	613b      	str	r3, [r7, #16]
  return result;
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d101      	bne.n	8004a2c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8004a28:	2320      	movs	r3, #32
 8004a2a:	e003      	b.n	8004a34 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	fab3 f383 	clz	r3, r3
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	005b      	lsls	r3, r3, #1
 8004a36:	2103      	movs	r1, #3
 8004a38:	fa01 f303 	lsl.w	r3, r1, r3
 8004a3c:	43db      	mvns	r3, r3
 8004a3e:	401a      	ands	r2, r3
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a44:	6a3b      	ldr	r3, [r7, #32]
 8004a46:	fa93 f3a3 	rbit	r3, r3
 8004a4a:	61fb      	str	r3, [r7, #28]
  return result;
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d101      	bne.n	8004a5a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8004a56:	2320      	movs	r3, #32
 8004a58:	e003      	b.n	8004a62 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5c:	fab3 f383 	clz	r3, r3
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	005b      	lsls	r3, r3, #1
 8004a64:	6879      	ldr	r1, [r7, #4]
 8004a66:	fa01 f303 	lsl.w	r3, r1, r3
 8004a6a:	431a      	orrs	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	609a      	str	r2, [r3, #8]
}
 8004a70:	bf00      	nop
 8004a72:	372c      	adds	r7, #44	; 0x2c
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <LL_GPIO_SetPinPull>:
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b08b      	sub	sp, #44	; 0x2c
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	68da      	ldr	r2, [r3, #12]
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	fa93 f3a3 	rbit	r3, r3
 8004a96:	613b      	str	r3, [r7, #16]
  return result;
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d101      	bne.n	8004aa6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8004aa2:	2320      	movs	r3, #32
 8004aa4:	e003      	b.n	8004aae <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	fab3 f383 	clz	r3, r3
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	2103      	movs	r1, #3
 8004ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ab6:	43db      	mvns	r3, r3
 8004ab8:	401a      	ands	r2, r3
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004abe:	6a3b      	ldr	r3, [r7, #32]
 8004ac0:	fa93 f3a3 	rbit	r3, r3
 8004ac4:	61fb      	str	r3, [r7, #28]
  return result;
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8004ad0:	2320      	movs	r3, #32
 8004ad2:	e003      	b.n	8004adc <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad6:	fab3 f383 	clz	r3, r3
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	6879      	ldr	r1, [r7, #4]
 8004ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae4:	431a      	orrs	r2, r3
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	60da      	str	r2, [r3, #12]
}
 8004aea:	bf00      	nop
 8004aec:	372c      	adds	r7, #44	; 0x2c
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <LL_GPIO_SetAFPin_0_7>:
{
 8004af6:	b480      	push	{r7}
 8004af8:	b08b      	sub	sp, #44	; 0x2c
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	60f8      	str	r0, [r7, #12]
 8004afe:	60b9      	str	r1, [r7, #8]
 8004b00:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a1a      	ldr	r2, [r3, #32]
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	fa93 f3a3 	rbit	r3, r3
 8004b10:	613b      	str	r3, [r7, #16]
  return result;
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d101      	bne.n	8004b20 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8004b1c:	2320      	movs	r3, #32
 8004b1e:	e003      	b.n	8004b28 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	fab3 f383 	clz	r3, r3
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	210f      	movs	r1, #15
 8004b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b30:	43db      	mvns	r3, r3
 8004b32:	401a      	ands	r2, r3
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b38:	6a3b      	ldr	r3, [r7, #32]
 8004b3a:	fa93 f3a3 	rbit	r3, r3
 8004b3e:	61fb      	str	r3, [r7, #28]
  return result;
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8004b4a:	2320      	movs	r3, #32
 8004b4c:	e003      	b.n	8004b56 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b50:	fab3 f383 	clz	r3, r3
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	6879      	ldr	r1, [r7, #4]
 8004b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b5e:	431a      	orrs	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	621a      	str	r2, [r3, #32]
}
 8004b64:	bf00      	nop
 8004b66:	372c      	adds	r7, #44	; 0x2c
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <LL_GPIO_SetAFPin_8_15>:
{
 8004b70:	b480      	push	{r7}
 8004b72:	b08b      	sub	sp, #44	; 0x2c
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	0a1b      	lsrs	r3, r3, #8
 8004b84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	fa93 f3a3 	rbit	r3, r3
 8004b8c:	613b      	str	r3, [r7, #16]
  return result;
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d101      	bne.n	8004b9c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8004b98:	2320      	movs	r3, #32
 8004b9a:	e003      	b.n	8004ba4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	fab3 f383 	clz	r3, r3
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	210f      	movs	r1, #15
 8004ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bac:	43db      	mvns	r3, r3
 8004bae:	401a      	ands	r2, r3
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	0a1b      	lsrs	r3, r3, #8
 8004bb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	fa93 f3a3 	rbit	r3, r3
 8004bbc:	61fb      	str	r3, [r7, #28]
  return result;
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d101      	bne.n	8004bcc <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8004bc8:	2320      	movs	r3, #32
 8004bca:	e003      	b.n	8004bd4 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8004bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bce:	fab3 f383 	clz	r3, r3
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	6879      	ldr	r1, [r7, #4]
 8004bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bdc:	431a      	orrs	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004be2:	bf00      	nop
 8004be4:	372c      	adds	r7, #44	; 0x2c
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr

08004bee <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b088      	sub	sp, #32
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
 8004bf6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	fa93 f3a3 	rbit	r3, r3
 8004c04:	60fb      	str	r3, [r7, #12]
  return result;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d101      	bne.n	8004c14 <LL_GPIO_Init+0x26>
    return 32U;
 8004c10:	2320      	movs	r3, #32
 8004c12:	e003      	b.n	8004c1c <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	fab3 f383 	clz	r3, r3
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004c1e:	e048      	b.n	8004cb2 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	2101      	movs	r1, #1
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	fa01 f303 	lsl.w	r3, r1, r3
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d03a      	beq.n	8004cac <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d003      	beq.n	8004c46 <LL_GPIO_Init+0x58>
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d10e      	bne.n	8004c64 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	69b9      	ldr	r1, [r7, #24]
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f7ff fed7 	bl	8004a02 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	6819      	ldr	r1, [r3, #0]
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f7ff feb7 	bl	80049d2 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	461a      	mov	r2, r3
 8004c6a:	69b9      	ldr	r1, [r7, #24]
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7ff ff05 	bl	8004a7c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d111      	bne.n	8004c9e <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	2bff      	cmp	r3, #255	; 0xff
 8004c7e:	d807      	bhi.n	8004c90 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	461a      	mov	r2, r3
 8004c86:	69b9      	ldr	r1, [r7, #24]
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f7ff ff34 	bl	8004af6 <LL_GPIO_SetAFPin_0_7>
 8004c8e:	e006      	b.n	8004c9e <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	461a      	mov	r2, r3
 8004c96:	69b9      	ldr	r1, [r7, #24]
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f7ff ff69 	bl	8004b70 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	69b9      	ldr	r1, [r7, #24]
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f7ff fe56 	bl	8004958 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	3301      	adds	r3, #1
 8004cb0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1af      	bne.n	8004c20 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3720      	adds	r7, #32
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
	...

08004ccc <LL_RCC_HSI_IsReady>:
{
 8004ccc:	b480      	push	{r7}
 8004cce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004cd0:	4b07      	ldr	r3, [pc, #28]	; (8004cf0 <LL_RCC_HSI_IsReady+0x24>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cdc:	d101      	bne.n	8004ce2 <LL_RCC_HSI_IsReady+0x16>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e000      	b.n	8004ce4 <LL_RCC_HSI_IsReady+0x18>
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	40021000 	.word	0x40021000

08004cf4 <LL_RCC_LSE_IsReady>:
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004cf8:	4b07      	ldr	r3, [pc, #28]	; (8004d18 <LL_RCC_LSE_IsReady+0x24>)
 8004cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d101      	bne.n	8004d0a <LL_RCC_LSE_IsReady+0x16>
 8004d06:	2301      	movs	r3, #1
 8004d08:	e000      	b.n	8004d0c <LL_RCC_LSE_IsReady+0x18>
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	40021000 	.word	0x40021000

08004d1c <LL_RCC_GetSysClkSource>:
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004d20:	4b04      	ldr	r3, [pc, #16]	; (8004d34 <LL_RCC_GetSysClkSource+0x18>)
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f003 030c 	and.w	r3, r3, #12
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	40021000 	.word	0x40021000

08004d38 <LL_RCC_GetAHBPrescaler>:
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004d3c:	4b04      	ldr	r3, [pc, #16]	; (8004d50 <LL_RCC_GetAHBPrescaler+0x18>)
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40021000 	.word	0x40021000

08004d54 <LL_RCC_GetAPB1Prescaler>:
{
 8004d54:	b480      	push	{r7}
 8004d56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004d58:	4b04      	ldr	r3, [pc, #16]	; (8004d6c <LL_RCC_GetAPB1Prescaler+0x18>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40021000 	.word	0x40021000

08004d70 <LL_RCC_GetAPB2Prescaler>:
{
 8004d70:	b480      	push	{r7}
 8004d72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004d74:	4b04      	ldr	r3, [pc, #16]	; (8004d88 <LL_RCC_GetAPB2Prescaler+0x18>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	40021000 	.word	0x40021000

08004d8c <LL_RCC_GetUSARTClockSource>:
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8004d94:	4b06      	ldr	r3, [pc, #24]	; (8004db0 <LL_RCC_GetUSARTClockSource+0x24>)
 8004d96:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	401a      	ands	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	041b      	lsls	r3, r3, #16
 8004da2:	4313      	orrs	r3, r2
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr
 8004db0:	40021000 	.word	0x40021000

08004db4 <LL_RCC_GetUARTClockSource>:
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8004dbc:	4b06      	ldr	r3, [pc, #24]	; (8004dd8 <LL_RCC_GetUARTClockSource+0x24>)
 8004dbe:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	401a      	ands	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	041b      	lsls	r3, r3, #16
 8004dca:	4313      	orrs	r3, r2
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr
 8004dd8:	40021000 	.word	0x40021000

08004ddc <LL_RCC_PLL_GetMainSource>:
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004de0:	4b04      	ldr	r3, [pc, #16]	; (8004df4 <LL_RCC_PLL_GetMainSource+0x18>)
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f003 0303 	and.w	r3, r3, #3
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	40021000 	.word	0x40021000

08004df8 <LL_RCC_PLL_GetN>:
{
 8004df8:	b480      	push	{r7}
 8004dfa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004dfc:	4b04      	ldr	r3, [pc, #16]	; (8004e10 <LL_RCC_PLL_GetN+0x18>)
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	0a1b      	lsrs	r3, r3, #8
 8004e02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr
 8004e10:	40021000 	.word	0x40021000

08004e14 <LL_RCC_PLL_GetR>:
{
 8004e14:	b480      	push	{r7}
 8004e16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004e18:	4b04      	ldr	r3, [pc, #16]	; (8004e2c <LL_RCC_PLL_GetR+0x18>)
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	40021000 	.word	0x40021000

08004e30 <LL_RCC_PLL_GetDivider>:
{
 8004e30:	b480      	push	{r7}
 8004e32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004e34:	4b04      	ldr	r3, [pc, #16]	; (8004e48 <LL_RCC_PLL_GetDivider+0x18>)
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	40021000 	.word	0x40021000

08004e4c <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b084      	sub	sp, #16
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8004e54:	2300      	movs	r3, #0
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b03      	cmp	r3, #3
 8004e5c:	d12e      	bne.n	8004ebc <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f7ff ff94 	bl	8004d8c <LL_RCC_GetUSARTClockSource>
 8004e64:	4603      	mov	r3, r0
 8004e66:	4a50      	ldr	r2, [pc, #320]	; (8004fa8 <LL_RCC_GetUSARTClockFreq+0x15c>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d009      	beq.n	8004e80 <LL_RCC_GetUSARTClockFreq+0x34>
 8004e6c:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8004e70:	d00e      	beq.n	8004e90 <LL_RCC_GetUSARTClockFreq+0x44>
 8004e72:	4a4e      	ldr	r2, [pc, #312]	; (8004fac <LL_RCC_GetUSARTClockFreq+0x160>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d114      	bne.n	8004ea2 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8004e78:	f000 f926 	bl	80050c8 <RCC_GetSystemClockFreq>
 8004e7c:	60f8      	str	r0, [r7, #12]
        break;
 8004e7e:	e08d      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8004e80:	f7ff ff24 	bl	8004ccc <LL_RCC_HSI_IsReady>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d07b      	beq.n	8004f82 <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 8004e8a:	4b49      	ldr	r3, [pc, #292]	; (8004fb0 <LL_RCC_GetUSARTClockFreq+0x164>)
 8004e8c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8004e8e:	e078      	b.n	8004f82 <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8004e90:	f7ff ff30 	bl	8004cf4 <LL_RCC_LSE_IsReady>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d075      	beq.n	8004f86 <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 8004e9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e9e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8004ea0:	e071      	b.n	8004f86 <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8004ea2:	f000 f911 	bl	80050c8 <RCC_GetSystemClockFreq>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f000 f92f 	bl	800510c <RCC_GetHCLKClockFreq>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f000 f959 	bl	8005168 <RCC_GetPCLK2ClockFreq>
 8004eb6:	60f8      	str	r0, [r7, #12]
        break;
 8004eb8:	bf00      	nop
 8004eba:	e06f      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b0c      	cmp	r3, #12
 8004ec0:	d12e      	bne.n	8004f20 <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f7ff ff62 	bl	8004d8c <LL_RCC_GetUSARTClockSource>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	4a3a      	ldr	r2, [pc, #232]	; (8004fb4 <LL_RCC_GetUSARTClockFreq+0x168>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d009      	beq.n	8004ee4 <LL_RCC_GetUSARTClockFreq+0x98>
 8004ed0:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8004ed4:	d00e      	beq.n	8004ef4 <LL_RCC_GetUSARTClockFreq+0xa8>
 8004ed6:	4a38      	ldr	r2, [pc, #224]	; (8004fb8 <LL_RCC_GetUSARTClockFreq+0x16c>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d114      	bne.n	8004f06 <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8004edc:	f000 f8f4 	bl	80050c8 <RCC_GetSystemClockFreq>
 8004ee0:	60f8      	str	r0, [r7, #12]
        break;
 8004ee2:	e05b      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8004ee4:	f7ff fef2 	bl	8004ccc <LL_RCC_HSI_IsReady>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d04d      	beq.n	8004f8a <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 8004eee:	4b30      	ldr	r3, [pc, #192]	; (8004fb0 <LL_RCC_GetUSARTClockFreq+0x164>)
 8004ef0:	60fb      	str	r3, [r7, #12]
        }
        break;
 8004ef2:	e04a      	b.n	8004f8a <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8004ef4:	f7ff fefe 	bl	8004cf4 <LL_RCC_LSE_IsReady>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d047      	beq.n	8004f8e <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 8004efe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f02:	60fb      	str	r3, [r7, #12]
        }
        break;
 8004f04:	e043      	b.n	8004f8e <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8004f06:	f000 f8df 	bl	80050c8 <RCC_GetSystemClockFreq>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f000 f8fd 	bl	800510c <RCC_GetHCLKClockFreq>
 8004f12:	4603      	mov	r3, r0
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 f911 	bl	800513c <RCC_GetPCLK1ClockFreq>
 8004f1a:	60f8      	str	r0, [r7, #12]
        break;
 8004f1c:	bf00      	nop
 8004f1e:	e03d      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b30      	cmp	r3, #48	; 0x30
 8004f24:	d135      	bne.n	8004f92 <LL_RCC_GetUSARTClockFreq+0x146>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f7ff ff30 	bl	8004d8c <LL_RCC_GetUSARTClockSource>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	4a23      	ldr	r2, [pc, #140]	; (8004fbc <LL_RCC_GetUSARTClockFreq+0x170>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d009      	beq.n	8004f48 <LL_RCC_GetUSARTClockFreq+0xfc>
 8004f34:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8004f38:	d00e      	beq.n	8004f58 <LL_RCC_GetUSARTClockFreq+0x10c>
 8004f3a:	4a21      	ldr	r2, [pc, #132]	; (8004fc0 <LL_RCC_GetUSARTClockFreq+0x174>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d114      	bne.n	8004f6a <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8004f40:	f000 f8c2 	bl	80050c8 <RCC_GetSystemClockFreq>
 8004f44:	60f8      	str	r0, [r7, #12]
          break;
 8004f46:	e029      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8004f48:	f7ff fec0 	bl	8004ccc <LL_RCC_HSI_IsReady>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d021      	beq.n	8004f96 <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = HSI_VALUE;
 8004f52:	4b17      	ldr	r3, [pc, #92]	; (8004fb0 <LL_RCC_GetUSARTClockFreq+0x164>)
 8004f54:	60fb      	str	r3, [r7, #12]
          }
          break;
 8004f56:	e01e      	b.n	8004f96 <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8004f58:	f7ff fecc 	bl	8004cf4 <LL_RCC_LSE_IsReady>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d01b      	beq.n	8004f9a <LL_RCC_GetUSARTClockFreq+0x14e>
          {
            usart_frequency = LSE_VALUE;
 8004f62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f66:	60fb      	str	r3, [r7, #12]
          }
          break;
 8004f68:	e017      	b.n	8004f9a <LL_RCC_GetUSARTClockFreq+0x14e>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8004f6a:	f000 f8ad 	bl	80050c8 <RCC_GetSystemClockFreq>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	4618      	mov	r0, r3
 8004f72:	f000 f8cb 	bl	800510c <RCC_GetHCLKClockFreq>
 8004f76:	4603      	mov	r3, r0
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f000 f8df 	bl	800513c <RCC_GetPCLK1ClockFreq>
 8004f7e:	60f8      	str	r0, [r7, #12]
          break;
 8004f80:	e00c      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 8004f82:	bf00      	nop
 8004f84:	e00a      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 8004f86:	bf00      	nop
 8004f88:	e008      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 8004f8a:	bf00      	nop
 8004f8c:	e006      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 8004f8e:	bf00      	nop
 8004f90:	e004      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>
      }
    }
 8004f92:	bf00      	nop
 8004f94:	e002      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>
          break;
 8004f96:	bf00      	nop
 8004f98:	e000      	b.n	8004f9c <LL_RCC_GetUSARTClockFreq+0x150>
          break;
 8004f9a:	bf00      	nop
  }
  return usart_frequency;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	00030002 	.word	0x00030002
 8004fac:	00030001 	.word	0x00030001
 8004fb0:	00f42400 	.word	0x00f42400
 8004fb4:	000c0008 	.word	0x000c0008
 8004fb8:	000c0004 	.word	0x000c0004
 8004fbc:	00300020 	.word	0x00300020
 8004fc0:	00300010 	.word	0x00300010

08004fc4 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2bc0      	cmp	r3, #192	; 0xc0
 8004fd4:	d12d      	bne.n	8005032 <LL_RCC_GetUARTClockFreq+0x6e>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f7ff feec 	bl	8004db4 <LL_RCC_GetUARTClockSource>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	4a35      	ldr	r2, [pc, #212]	; (80050b4 <LL_RCC_GetUARTClockFreq+0xf0>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d009      	beq.n	8004ff8 <LL_RCC_GetUARTClockFreq+0x34>
 8004fe4:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8004fe8:	d00e      	beq.n	8005008 <LL_RCC_GetUARTClockFreq+0x44>
 8004fea:	4a33      	ldr	r2, [pc, #204]	; (80050b8 <LL_RCC_GetUARTClockFreq+0xf4>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d114      	bne.n	800501a <LL_RCC_GetUARTClockFreq+0x56>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8004ff0:	f000 f86a 	bl	80050c8 <RCC_GetSystemClockFreq>
 8004ff4:	60f8      	str	r0, [r7, #12]
        break;
 8004ff6:	e021      	b.n	800503c <LL_RCC_GetUARTClockFreq+0x78>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8004ff8:	f7ff fe68 	bl	8004ccc <LL_RCC_HSI_IsReady>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d019      	beq.n	8005036 <LL_RCC_GetUARTClockFreq+0x72>
        {
          uart_frequency = HSI_VALUE;
 8005002:	4b2e      	ldr	r3, [pc, #184]	; (80050bc <LL_RCC_GetUARTClockFreq+0xf8>)
 8005004:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005006:	e016      	b.n	8005036 <LL_RCC_GetUARTClockFreq+0x72>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8005008:	f7ff fe74 	bl	8004cf4 <LL_RCC_LSE_IsReady>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d013      	beq.n	800503a <LL_RCC_GetUARTClockFreq+0x76>
        {
          uart_frequency = LSE_VALUE;
 8005012:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005016:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005018:	e00f      	b.n	800503a <LL_RCC_GetUARTClockFreq+0x76>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800501a:	f000 f855 	bl	80050c8 <RCC_GetSystemClockFreq>
 800501e:	4603      	mov	r3, r0
 8005020:	4618      	mov	r0, r3
 8005022:	f000 f873 	bl	800510c <RCC_GetHCLKClockFreq>
 8005026:	4603      	mov	r3, r0
 8005028:	4618      	mov	r0, r3
 800502a:	f000 f887 	bl	800513c <RCC_GetPCLK1ClockFreq>
 800502e:	60f8      	str	r0, [r7, #12]
        break;
 8005030:	e004      	b.n	800503c <LL_RCC_GetUARTClockFreq+0x78>
    }
  }
 8005032:	bf00      	nop
 8005034:	e002      	b.n	800503c <LL_RCC_GetUARTClockFreq+0x78>
        break;
 8005036:	bf00      	nop
 8005038:	e000      	b.n	800503c <LL_RCC_GetUARTClockFreq+0x78>
        break;
 800503a:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005042:	d12d      	bne.n	80050a0 <LL_RCC_GetUARTClockFreq+0xdc>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f7ff feb5 	bl	8004db4 <LL_RCC_GetUARTClockSource>
 800504a:	4603      	mov	r3, r0
 800504c:	4a1c      	ldr	r2, [pc, #112]	; (80050c0 <LL_RCC_GetUARTClockFreq+0xfc>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d009      	beq.n	8005066 <LL_RCC_GetUARTClockFreq+0xa2>
 8005052:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8005056:	d00e      	beq.n	8005076 <LL_RCC_GetUARTClockFreq+0xb2>
 8005058:	4a1a      	ldr	r2, [pc, #104]	; (80050c4 <LL_RCC_GetUARTClockFreq+0x100>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d114      	bne.n	8005088 <LL_RCC_GetUARTClockFreq+0xc4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800505e:	f000 f833 	bl	80050c8 <RCC_GetSystemClockFreq>
 8005062:	60f8      	str	r0, [r7, #12]
        break;
 8005064:	e021      	b.n	80050aa <LL_RCC_GetUARTClockFreq+0xe6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8005066:	f7ff fe31 	bl	8004ccc <LL_RCC_HSI_IsReady>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d019      	beq.n	80050a4 <LL_RCC_GetUARTClockFreq+0xe0>
        {
          uart_frequency = HSI_VALUE;
 8005070:	4b12      	ldr	r3, [pc, #72]	; (80050bc <LL_RCC_GetUARTClockFreq+0xf8>)
 8005072:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005074:	e016      	b.n	80050a4 <LL_RCC_GetUARTClockFreq+0xe0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8005076:	f7ff fe3d 	bl	8004cf4 <LL_RCC_LSE_IsReady>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d013      	beq.n	80050a8 <LL_RCC_GetUARTClockFreq+0xe4>
        {
          uart_frequency = LSE_VALUE;
 8005080:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005084:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005086:	e00f      	b.n	80050a8 <LL_RCC_GetUARTClockFreq+0xe4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005088:	f000 f81e 	bl	80050c8 <RCC_GetSystemClockFreq>
 800508c:	4603      	mov	r3, r0
 800508e:	4618      	mov	r0, r3
 8005090:	f000 f83c 	bl	800510c <RCC_GetHCLKClockFreq>
 8005094:	4603      	mov	r3, r0
 8005096:	4618      	mov	r0, r3
 8005098:	f000 f850 	bl	800513c <RCC_GetPCLK1ClockFreq>
 800509c:	60f8      	str	r0, [r7, #12]
        break;
 800509e:	e004      	b.n	80050aa <LL_RCC_GetUARTClockFreq+0xe6>
    }
  }
 80050a0:	bf00      	nop
 80050a2:	e002      	b.n	80050aa <LL_RCC_GetUARTClockFreq+0xe6>
        break;
 80050a4:	bf00      	nop
 80050a6:	e000      	b.n	80050aa <LL_RCC_GetUARTClockFreq+0xe6>
        break;
 80050a8:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 80050aa:	68fb      	ldr	r3, [r7, #12]
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3710      	adds	r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	00c00080 	.word	0x00c00080
 80050b8:	00c00040 	.word	0x00c00040
 80050bc:	00f42400 	.word	0x00f42400
 80050c0:	03000200 	.word	0x03000200
 80050c4:	03000100 	.word	0x03000100

080050c8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80050ce:	f7ff fe25 	bl	8004d1c <LL_RCC_GetSysClkSource>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	d006      	beq.n	80050e6 <RCC_GetSystemClockFreq+0x1e>
 80050d8:	2b0c      	cmp	r3, #12
 80050da:	d007      	beq.n	80050ec <RCC_GetSystemClockFreq+0x24>
 80050dc:	2b04      	cmp	r3, #4
 80050de:	d109      	bne.n	80050f4 <RCC_GetSystemClockFreq+0x2c>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80050e0:	4b08      	ldr	r3, [pc, #32]	; (8005104 <RCC_GetSystemClockFreq+0x3c>)
 80050e2:	607b      	str	r3, [r7, #4]
      break;
 80050e4:	e009      	b.n	80050fa <RCC_GetSystemClockFreq+0x32>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80050e6:	4b08      	ldr	r3, [pc, #32]	; (8005108 <RCC_GetSystemClockFreq+0x40>)
 80050e8:	607b      	str	r3, [r7, #4]
      break;
 80050ea:	e006      	b.n	80050fa <RCC_GetSystemClockFreq+0x32>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80050ec:	f000 f852 	bl	8005194 <RCC_PLL_GetFreqDomain_SYS>
 80050f0:	6078      	str	r0, [r7, #4]
      break;
 80050f2:	e002      	b.n	80050fa <RCC_GetSystemClockFreq+0x32>

    default:
      frequency = HSI_VALUE;
 80050f4:	4b03      	ldr	r3, [pc, #12]	; (8005104 <RCC_GetSystemClockFreq+0x3c>)
 80050f6:	607b      	str	r3, [r7, #4]
      break;
 80050f8:	bf00      	nop
  }

  return frequency;
 80050fa:	687b      	ldr	r3, [r7, #4]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3708      	adds	r7, #8
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	00f42400 	.word	0x00f42400
 8005108:	007a1200 	.word	0x007a1200

0800510c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005114:	f7ff fe10 	bl	8004d38 <LL_RCC_GetAHBPrescaler>
 8005118:	4603      	mov	r3, r0
 800511a:	091b      	lsrs	r3, r3, #4
 800511c:	f003 030f 	and.w	r3, r3, #15
 8005120:	4a05      	ldr	r2, [pc, #20]	; (8005138 <RCC_GetHCLKClockFreq+0x2c>)
 8005122:	5cd3      	ldrb	r3, [r2, r3]
 8005124:	f003 031f 	and.w	r3, r3, #31
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800512e:	4618      	mov	r0, r3
 8005130:	3708      	adds	r7, #8
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	0800a5d4 	.word	0x0800a5d4

0800513c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005144:	f7ff fe06 	bl	8004d54 <LL_RCC_GetAPB1Prescaler>
 8005148:	4603      	mov	r3, r0
 800514a:	0a1b      	lsrs	r3, r3, #8
 800514c:	4a05      	ldr	r2, [pc, #20]	; (8005164 <RCC_GetPCLK1ClockFreq+0x28>)
 800514e:	5cd3      	ldrb	r3, [r2, r3]
 8005150:	f003 031f 	and.w	r3, r3, #31
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	fa22 f303 	lsr.w	r3, r2, r3
}
 800515a:	4618      	mov	r0, r3
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	0800a5e4 	.word	0x0800a5e4

08005168 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8005170:	f7ff fdfe 	bl	8004d70 <LL_RCC_GetAPB2Prescaler>
 8005174:	4603      	mov	r3, r0
 8005176:	0adb      	lsrs	r3, r3, #11
 8005178:	4a05      	ldr	r2, [pc, #20]	; (8005190 <RCC_GetPCLK2ClockFreq+0x28>)
 800517a:	5cd3      	ldrb	r3, [r2, r3]
 800517c:	f003 031f 	and.w	r3, r3, #31
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005186:	4618      	mov	r0, r3
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	0800a5e4 	.word	0x0800a5e4

08005194 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8005194:	b590      	push	{r4, r7, lr}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800519a:	f7ff fe1f 	bl	8004ddc <LL_RCC_PLL_GetMainSource>
 800519e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	d002      	beq.n	80051ac <RCC_PLL_GetFreqDomain_SYS+0x18>
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d003      	beq.n	80051b2 <RCC_PLL_GetFreqDomain_SYS+0x1e>
 80051aa:	e005      	b.n	80051b8 <RCC_PLL_GetFreqDomain_SYS+0x24>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80051ac:	4b10      	ldr	r3, [pc, #64]	; (80051f0 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 80051ae:	607b      	str	r3, [r7, #4]
      break;
 80051b0:	e005      	b.n	80051be <RCC_PLL_GetFreqDomain_SYS+0x2a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80051b2:	4b10      	ldr	r3, [pc, #64]	; (80051f4 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 80051b4:	607b      	str	r3, [r7, #4]
      break;
 80051b6:	e002      	b.n	80051be <RCC_PLL_GetFreqDomain_SYS+0x2a>

    default:
      pllinputfreq = HSI_VALUE;
 80051b8:	4b0d      	ldr	r3, [pc, #52]	; (80051f0 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 80051ba:	607b      	str	r3, [r7, #4]
      break;
 80051bc:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80051be:	f7ff fe1b 	bl	8004df8 <LL_RCC_PLL_GetN>
 80051c2:	4602      	mov	r2, r0
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	fb03 f402 	mul.w	r4, r3, r2
 80051ca:	f7ff fe31 	bl	8004e30 <LL_RCC_PLL_GetDivider>
 80051ce:	4603      	mov	r3, r0
 80051d0:	091b      	lsrs	r3, r3, #4
 80051d2:	3301      	adds	r3, #1
 80051d4:	fbb4 f4f3 	udiv	r4, r4, r3
 80051d8:	f7ff fe1c 	bl	8004e14 <LL_RCC_PLL_GetR>
 80051dc:	4603      	mov	r3, r0
 80051de:	0e5b      	lsrs	r3, r3, #25
 80051e0:	3301      	adds	r3, #1
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd90      	pop	{r4, r7, pc}
 80051f0:	00f42400 	.word	0x00f42400
 80051f4:	007a1200 	.word	0x007a1200

080051f8 <LL_SPI_IsEnabled>:
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005208:	2b40      	cmp	r3, #64	; 0x40
 800520a:	d101      	bne.n	8005210 <LL_SPI_IsEnabled+0x18>
 800520c:	2301      	movs	r3, #1
 800520e:	e000      	b.n	8005212 <LL_SPI_IsEnabled+0x1a>
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr

0800521e <LL_SPI_SetCRCPolynomial>:
{
 800521e:	b480      	push	{r7}
 8005220:	b083      	sub	sp, #12
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
 8005226:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	b29b      	uxth	r3, r3
 800522c:	461a      	mov	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	611a      	str	r2, [r3, #16]
}
 8005232:	bf00      	nop
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr

0800523e <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800523e:	b580      	push	{r7, lr}
 8005240:	b084      	sub	sp, #16
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
 8005246:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7ff ffd3 	bl	80051f8 <LL_SPI_IsEnabled>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d13b      	bne.n	80052d0 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005260:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8005264:	683a      	ldr	r2, [r7, #0]
 8005266:	6811      	ldr	r1, [r2, #0]
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	6852      	ldr	r2, [r2, #4]
 800526c:	4311      	orrs	r1, r2
 800526e:	683a      	ldr	r2, [r7, #0]
 8005270:	68d2      	ldr	r2, [r2, #12]
 8005272:	4311      	orrs	r1, r2
 8005274:	683a      	ldr	r2, [r7, #0]
 8005276:	6912      	ldr	r2, [r2, #16]
 8005278:	4311      	orrs	r1, r2
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	6952      	ldr	r2, [r2, #20]
 800527e:	4311      	orrs	r1, r2
 8005280:	683a      	ldr	r2, [r7, #0]
 8005282:	6992      	ldr	r2, [r2, #24]
 8005284:	4311      	orrs	r1, r2
 8005286:	683a      	ldr	r2, [r7, #0]
 8005288:	69d2      	ldr	r2, [r2, #28]
 800528a:	4311      	orrs	r1, r2
 800528c:	683a      	ldr	r2, [r7, #0]
 800528e:	6a12      	ldr	r2, [r2, #32]
 8005290:	430a      	orrs	r2, r1
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80052a0:	f023 0304 	bic.w	r3, r3, #4
 80052a4:	683a      	ldr	r2, [r7, #0]
 80052a6:	6891      	ldr	r1, [r2, #8]
 80052a8:	683a      	ldr	r2, [r7, #0]
 80052aa:	6952      	ldr	r2, [r2, #20]
 80052ac:	0c12      	lsrs	r2, r2, #16
 80052ae:	430a      	orrs	r2, r1
 80052b0:	431a      	orrs	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	6a1b      	ldr	r3, [r3, #32]
 80052ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052be:	d105      	bne.n	80052cc <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c4:	4619      	mov	r1, r3
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f7ff ffa9 	bl	800521e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80052cc:	2300      	movs	r3, #0
 80052ce:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	69db      	ldr	r3, [r3, #28]
 80052d4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 80052dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3710      	adds	r7, #16
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <LL_TIM_SetPrescaler>:
{
 80052e6:	b480      	push	{r7}
 80052e8:	b083      	sub	sp, #12
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
 80052ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	683a      	ldr	r2, [r7, #0]
 80052f4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr

08005302 <LL_TIM_SetAutoReload>:
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
 800530a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr

0800531e <LL_TIM_SetRepetitionCounter>:
{
 800531e:	b480      	push	{r7}
 8005320:	b083      	sub	sp, #12
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
 8005326:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	683a      	ldr	r2, [r7, #0]
 800532c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800532e:	bf00      	nop
 8005330:	370c      	adds	r7, #12
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr

0800533a <LL_TIM_OC_SetCompareCH1>:
{
 800533a:	b480      	push	{r7}
 800533c:	b083      	sub	sp, #12
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
 8005342:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	683a      	ldr	r2, [r7, #0]
 8005348:	635a      	str	r2, [r3, #52]	; 0x34
}
 800534a:	bf00      	nop
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr

08005356 <LL_TIM_OC_SetCompareCH2>:
{
 8005356:	b480      	push	{r7}
 8005358:	b083      	sub	sp, #12
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
 800535e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	683a      	ldr	r2, [r7, #0]
 8005364:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005366:	bf00      	nop
 8005368:	370c      	adds	r7, #12
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr

08005372 <LL_TIM_OC_SetCompareCH3>:
{
 8005372:	b480      	push	{r7}
 8005374:	b083      	sub	sp, #12
 8005376:	af00      	add	r7, sp, #0
 8005378:	6078      	str	r0, [r7, #4]
 800537a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8005382:	bf00      	nop
 8005384:	370c      	adds	r7, #12
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <LL_TIM_OC_SetCompareCH4>:
{
 800538e:	b480      	push	{r7}
 8005390:	b083      	sub	sp, #12
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
 8005396:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	683a      	ldr	r2, [r7, #0]
 800539c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800539e:	bf00      	nop
 80053a0:	370c      	adds	r7, #12
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr

080053aa <LL_TIM_OC_SetCompareCH5>:
{
 80053aa:	b480      	push	{r7}
 80053ac:	b083      	sub	sp, #12
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
 80053b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	683a      	ldr	r2, [r7, #0]
 80053bc:	649a      	str	r2, [r3, #72]	; 0x48
}
 80053be:	bf00      	nop
 80053c0:	370c      	adds	r7, #12
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr

080053ca <LL_TIM_OC_SetCompareCH6>:
{
 80053ca:	b480      	push	{r7}
 80053cc:	b083      	sub	sp, #12
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
 80053d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	683a      	ldr	r2, [r7, #0]
 80053d8:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80053da:	bf00      	nop
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr

080053e6 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80053e6:	b480      	push	{r7}
 80053e8:	b083      	sub	sp, #12
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	f043 0201 	orr.w	r2, r3, #1
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	615a      	str	r2, [r3, #20]
}
 80053fa:	bf00      	nop
 80053fc:	370c      	adds	r7, #12
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr
	...

08005408 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a43      	ldr	r2, [pc, #268]	; (8005528 <LL_TIM_Init+0x120>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d017      	beq.n	8005450 <LL_TIM_Init+0x48>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005426:	d013      	beq.n	8005450 <LL_TIM_Init+0x48>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a40      	ldr	r2, [pc, #256]	; (800552c <LL_TIM_Init+0x124>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d00f      	beq.n	8005450 <LL_TIM_Init+0x48>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a3f      	ldr	r2, [pc, #252]	; (8005530 <LL_TIM_Init+0x128>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d00b      	beq.n	8005450 <LL_TIM_Init+0x48>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a3e      	ldr	r2, [pc, #248]	; (8005534 <LL_TIM_Init+0x12c>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d007      	beq.n	8005450 <LL_TIM_Init+0x48>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a3d      	ldr	r2, [pc, #244]	; (8005538 <LL_TIM_Init+0x130>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d003      	beq.n	8005450 <LL_TIM_Init+0x48>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a3c      	ldr	r2, [pc, #240]	; (800553c <LL_TIM_Init+0x134>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d106      	bne.n	800545e <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	4313      	orrs	r3, r2
 800545c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a31      	ldr	r2, [pc, #196]	; (8005528 <LL_TIM_Init+0x120>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d023      	beq.n	80054ae <LL_TIM_Init+0xa6>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800546c:	d01f      	beq.n	80054ae <LL_TIM_Init+0xa6>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a2e      	ldr	r2, [pc, #184]	; (800552c <LL_TIM_Init+0x124>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d01b      	beq.n	80054ae <LL_TIM_Init+0xa6>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a2d      	ldr	r2, [pc, #180]	; (8005530 <LL_TIM_Init+0x128>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d017      	beq.n	80054ae <LL_TIM_Init+0xa6>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a2c      	ldr	r2, [pc, #176]	; (8005534 <LL_TIM_Init+0x12c>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d013      	beq.n	80054ae <LL_TIM_Init+0xa6>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a2b      	ldr	r2, [pc, #172]	; (8005538 <LL_TIM_Init+0x130>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d00f      	beq.n	80054ae <LL_TIM_Init+0xa6>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a2b      	ldr	r2, [pc, #172]	; (8005540 <LL_TIM_Init+0x138>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d00b      	beq.n	80054ae <LL_TIM_Init+0xa6>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a2a      	ldr	r2, [pc, #168]	; (8005544 <LL_TIM_Init+0x13c>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d007      	beq.n	80054ae <LL_TIM_Init+0xa6>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a29      	ldr	r2, [pc, #164]	; (8005548 <LL_TIM_Init+0x140>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d003      	beq.n	80054ae <LL_TIM_Init+0xa6>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a24      	ldr	r2, [pc, #144]	; (800553c <LL_TIM_Init+0x134>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d106      	bne.n	80054bc <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	4619      	mov	r1, r3
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f7ff ff1a 	bl	8005302 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	881b      	ldrh	r3, [r3, #0]
 80054d2:	4619      	mov	r1, r3
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7ff ff06 	bl	80052e6 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a12      	ldr	r2, [pc, #72]	; (8005528 <LL_TIM_Init+0x120>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d013      	beq.n	800550a <LL_TIM_Init+0x102>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a14      	ldr	r2, [pc, #80]	; (8005538 <LL_TIM_Init+0x130>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d00f      	beq.n	800550a <LL_TIM_Init+0x102>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a14      	ldr	r2, [pc, #80]	; (8005540 <LL_TIM_Init+0x138>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d00b      	beq.n	800550a <LL_TIM_Init+0x102>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a13      	ldr	r2, [pc, #76]	; (8005544 <LL_TIM_Init+0x13c>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d007      	beq.n	800550a <LL_TIM_Init+0x102>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a12      	ldr	r2, [pc, #72]	; (8005548 <LL_TIM_Init+0x140>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d003      	beq.n	800550a <LL_TIM_Init+0x102>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a0d      	ldr	r2, [pc, #52]	; (800553c <LL_TIM_Init+0x134>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d105      	bne.n	8005516 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	4619      	mov	r1, r3
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7ff ff04 	bl	800531e <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f7ff ff65 	bl	80053e6 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	40012c00 	.word	0x40012c00
 800552c:	40000400 	.word	0x40000400
 8005530:	40000800 	.word	0x40000800
 8005534:	40000c00 	.word	0x40000c00
 8005538:	40013400 	.word	0x40013400
 800553c:	40015000 	.word	0x40015000
 8005540:	40014000 	.word	0x40014000
 8005544:	40014400 	.word	0x40014400
 8005548:	40014800 	.word	0x40014800

0800554c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b086      	sub	sp, #24
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005562:	d01f      	beq.n	80055a4 <LL_TIM_OC_Init+0x58>
 8005564:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005568:	d804      	bhi.n	8005574 <LL_TIM_OC_Init+0x28>
 800556a:	2b01      	cmp	r3, #1
 800556c:	d00c      	beq.n	8005588 <LL_TIM_OC_Init+0x3c>
 800556e:	2b10      	cmp	r3, #16
 8005570:	d011      	beq.n	8005596 <LL_TIM_OC_Init+0x4a>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8005572:	e033      	b.n	80055dc <LL_TIM_OC_Init+0x90>
  switch (Channel)
 8005574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005578:	d022      	beq.n	80055c0 <LL_TIM_OC_Init+0x74>
 800557a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800557e:	d026      	beq.n	80055ce <LL_TIM_OC_Init+0x82>
 8005580:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005584:	d015      	beq.n	80055b2 <LL_TIM_OC_Init+0x66>
      break;
 8005586:	e029      	b.n	80055dc <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8005588:	6879      	ldr	r1, [r7, #4]
 800558a:	68f8      	ldr	r0, [r7, #12]
 800558c:	f000 f8be 	bl	800570c <OC1Config>
 8005590:	4603      	mov	r3, r0
 8005592:	75fb      	strb	r3, [r7, #23]
      break;
 8005594:	e022      	b.n	80055dc <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8005596:	6879      	ldr	r1, [r7, #4]
 8005598:	68f8      	ldr	r0, [r7, #12]
 800559a:	f000 f93d 	bl	8005818 <OC2Config>
 800559e:	4603      	mov	r3, r0
 80055a0:	75fb      	strb	r3, [r7, #23]
      break;
 80055a2:	e01b      	b.n	80055dc <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	68f8      	ldr	r0, [r7, #12]
 80055a8:	f000 f9c0 	bl	800592c <OC3Config>
 80055ac:	4603      	mov	r3, r0
 80055ae:	75fb      	strb	r3, [r7, #23]
      break;
 80055b0:	e014      	b.n	80055dc <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80055b2:	6879      	ldr	r1, [r7, #4]
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f000 fa43 	bl	8005a40 <OC4Config>
 80055ba:	4603      	mov	r3, r0
 80055bc:	75fb      	strb	r3, [r7, #23]
      break;
 80055be:	e00d      	b.n	80055dc <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 80055c0:	6879      	ldr	r1, [r7, #4]
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 fac6 	bl	8005b54 <OC5Config>
 80055c8:	4603      	mov	r3, r0
 80055ca:	75fb      	strb	r3, [r7, #23]
      break;
 80055cc:	e006      	b.n	80055dc <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 80055ce:	6879      	ldr	r1, [r7, #4]
 80055d0:	68f8      	ldr	r0, [r7, #12]
 80055d2:	f000 fb29 	bl	8005c28 <OC6Config>
 80055d6:	4603      	mov	r3, r0
 80055d8:	75fb      	strb	r3, [r7, #23]
      break;
 80055da:	bf00      	nop
  }

  return result;
 80055dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3718      	adds	r7, #24
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
	...

080055e8 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 80055f2:	2300      	movs	r3, #0
 80055f4:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80055fc:	683a      	ldr	r2, [r7, #0]
 80055fe:	7b12      	ldrb	r2, [r2, #12]
 8005600:	4313      	orrs	r3, r2
 8005602:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	4313      	orrs	r3, r2
 8005610:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	4313      	orrs	r3, r2
 800561e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4313      	orrs	r3, r2
 800562c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	89d2      	ldrh	r2, [r2, #14]
 8005638:	4313      	orrs	r3, r2
 800563a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	4313      	orrs	r3, r2
 8005648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005654:	4313      	orrs	r3, r2
 8005656:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005662:	4313      	orrs	r3, r2
 8005664:	60fb      	str	r3, [r7, #12]
  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a25      	ldr	r2, [pc, #148]	; (8005700 <LL_TIM_BDTR_Init+0x118>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d007      	beq.n	800567e <LL_TIM_BDTR_Init+0x96>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a24      	ldr	r2, [pc, #144]	; (8005704 <LL_TIM_BDTR_Init+0x11c>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d003      	beq.n	800567e <LL_TIM_BDTR_Init+0x96>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a23      	ldr	r2, [pc, #140]	; (8005708 <LL_TIM_BDTR_Init+0x120>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d10d      	bne.n	800569a <LL_TIM_BDTR_Init+0xb2>
  {
    assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));
    assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	695b      	ldr	r3, [r3, #20]
 8005688:	4313      	orrs	r3, r2
 800568a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	4313      	orrs	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a18      	ldr	r2, [pc, #96]	; (8005700 <LL_TIM_BDTR_Init+0x118>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d007      	beq.n	80056b2 <LL_TIM_BDTR_Init+0xca>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a17      	ldr	r2, [pc, #92]	; (8005704 <LL_TIM_BDTR_Init+0x11c>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d003      	beq.n	80056b2 <LL_TIM_BDTR_Init+0xca>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a16      	ldr	r2, [pc, #88]	; (8005708 <LL_TIM_BDTR_Init+0x120>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d11b      	bne.n	80056ea <LL_TIM_BDTR_Init+0x102>
    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056bc:	4313      	orrs	r3, r2
 80056be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	69db      	ldr	r3, [r3, #28]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	6a1b      	ldr	r3, [r3, #32]
 80056d8:	4313      	orrs	r3, r2
 80056da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056e6:	4313      	orrs	r3, r2
 80056e8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3714      	adds	r7, #20
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	40012c00 	.word	0x40012c00
 8005704:	40013400 	.word	0x40013400
 8005708:	40015000 	.word	0x40015000

0800570c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b086      	sub	sp, #24
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	f023 0201 	bic.w	r2, r3, #1
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	699b      	ldr	r3, [r3, #24]
 8005732:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f023 0303 	bic.w	r3, r3, #3
 800573a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005746:	683a      	ldr	r2, [r7, #0]
 8005748:	6812      	ldr	r2, [r2, #0]
 800574a:	4313      	orrs	r3, r2
 800574c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	f023 0202 	bic.w	r2, r3, #2
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	4313      	orrs	r3, r2
 800575a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	f023 0201 	bic.w	r2, r3, #1
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	4313      	orrs	r3, r2
 8005768:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a24      	ldr	r2, [pc, #144]	; (8005800 <OC1Config+0xf4>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d013      	beq.n	800579a <OC1Config+0x8e>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a23      	ldr	r2, [pc, #140]	; (8005804 <OC1Config+0xf8>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d00f      	beq.n	800579a <OC1Config+0x8e>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a22      	ldr	r2, [pc, #136]	; (8005808 <OC1Config+0xfc>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d00b      	beq.n	800579a <OC1Config+0x8e>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a21      	ldr	r2, [pc, #132]	; (800580c <OC1Config+0x100>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d007      	beq.n	800579a <OC1Config+0x8e>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a20      	ldr	r2, [pc, #128]	; (8005810 <OC1Config+0x104>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d003      	beq.n	800579a <OC1Config+0x8e>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a1f      	ldr	r2, [pc, #124]	; (8005814 <OC1Config+0x108>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d11e      	bne.n	80057d8 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	f023 0208 	bic.w	r2, r3, #8
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	695b      	ldr	r3, [r3, #20]
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4313      	orrs	r3, r2
 80057a8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f023 0204 	bic.w	r2, r3, #4
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	4313      	orrs	r3, r2
 80057b8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	699b      	ldr	r3, [r3, #24]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	005b      	lsls	r3, r3, #1
 80057d4:	4313      	orrs	r3, r2
 80057d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	693a      	ldr	r2, [r7, #16]
 80057dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	4619      	mov	r1, r3
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f7ff fda5 	bl	800533a <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	697a      	ldr	r2, [r7, #20]
 80057f4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3718      	adds	r7, #24
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	40012c00 	.word	0x40012c00
 8005804:	40013400 	.word	0x40013400
 8005808:	40014000 	.word	0x40014000
 800580c:	40014400 	.word	0x40014400
 8005810:	40014800 	.word	0x40014800
 8005814:	40015000 	.word	0x40015000

08005818 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	f023 0210 	bic.w	r2, r3, #16
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005846:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800584e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	6812      	ldr	r2, [r2, #0]
 8005856:	0212      	lsls	r2, r2, #8
 8005858:	4313      	orrs	r3, r2
 800585a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	f023 0220 	bic.w	r2, r3, #32
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	011b      	lsls	r3, r3, #4
 8005868:	4313      	orrs	r3, r2
 800586a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	f023 0210 	bic.w	r2, r3, #16
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	011b      	lsls	r3, r3, #4
 8005878:	4313      	orrs	r3, r2
 800587a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4a25      	ldr	r2, [pc, #148]	; (8005914 <OC2Config+0xfc>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d013      	beq.n	80058ac <OC2Config+0x94>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a24      	ldr	r2, [pc, #144]	; (8005918 <OC2Config+0x100>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d00f      	beq.n	80058ac <OC2Config+0x94>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a23      	ldr	r2, [pc, #140]	; (800591c <OC2Config+0x104>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d00b      	beq.n	80058ac <OC2Config+0x94>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a22      	ldr	r2, [pc, #136]	; (8005920 <OC2Config+0x108>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d007      	beq.n	80058ac <OC2Config+0x94>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a21      	ldr	r2, [pc, #132]	; (8005924 <OC2Config+0x10c>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d003      	beq.n	80058ac <OC2Config+0x94>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a20      	ldr	r2, [pc, #128]	; (8005928 <OC2Config+0x110>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d11f      	bne.n	80058ec <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	019b      	lsls	r3, r3, #6
 80058b8:	4313      	orrs	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	019b      	lsls	r3, r3, #6
 80058c8:	4313      	orrs	r3, r2
 80058ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4313      	orrs	r3, r2
 80058da:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	4313      	orrs	r3, r2
 80058ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	4619      	mov	r1, r3
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7ff fd29 	bl	8005356 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	697a      	ldr	r2, [r7, #20]
 8005908:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3718      	adds	r7, #24
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	40012c00 	.word	0x40012c00
 8005918:	40013400 	.word	0x40013400
 800591c:	40014000 	.word	0x40014000
 8005920:	40014400 	.word	0x40014400
 8005924:	40014800 	.word	0x40014800
 8005928:	40015000 	.word	0x40015000

0800592c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a1b      	ldr	r3, [r3, #32]
 800593a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6a1b      	ldr	r3, [r3, #32]
 8005946:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f023 0303 	bic.w	r3, r3, #3
 800595a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005966:	683a      	ldr	r2, [r7, #0]
 8005968:	6812      	ldr	r2, [r2, #0]
 800596a:	4313      	orrs	r3, r2
 800596c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	021b      	lsls	r3, r3, #8
 800597a:	4313      	orrs	r3, r2
 800597c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	021b      	lsls	r3, r3, #8
 800598a:	4313      	orrs	r3, r2
 800598c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a25      	ldr	r2, [pc, #148]	; (8005a28 <OC3Config+0xfc>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d013      	beq.n	80059be <OC3Config+0x92>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a24      	ldr	r2, [pc, #144]	; (8005a2c <OC3Config+0x100>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d00f      	beq.n	80059be <OC3Config+0x92>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a23      	ldr	r2, [pc, #140]	; (8005a30 <OC3Config+0x104>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d00b      	beq.n	80059be <OC3Config+0x92>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a22      	ldr	r2, [pc, #136]	; (8005a34 <OC3Config+0x108>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d007      	beq.n	80059be <OC3Config+0x92>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a21      	ldr	r2, [pc, #132]	; (8005a38 <OC3Config+0x10c>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d003      	beq.n	80059be <OC3Config+0x92>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a20      	ldr	r2, [pc, #128]	; (8005a3c <OC3Config+0x110>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d11f      	bne.n	80059fe <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	695b      	ldr	r3, [r3, #20]
 80059c8:	029b      	lsls	r3, r3, #10
 80059ca:	4313      	orrs	r3, r2
 80059cc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	029b      	lsls	r3, r3, #10
 80059da:	4313      	orrs	r3, r2
 80059dc:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	699b      	ldr	r3, [r3, #24]
 80059e8:	011b      	lsls	r3, r3, #4
 80059ea:	4313      	orrs	r3, r2
 80059ec:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	69db      	ldr	r3, [r3, #28]
 80059f8:	015b      	lsls	r3, r3, #5
 80059fa:	4313      	orrs	r3, r2
 80059fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	4619      	mov	r1, r3
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f7ff fcae 	bl	8005372 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	697a      	ldr	r2, [r7, #20]
 8005a1a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3718      	adds	r7, #24
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	40012c00 	.word	0x40012c00
 8005a2c:	40013400 	.word	0x40013400
 8005a30:	40014000 	.word	0x40014000
 8005a34:	40014400 	.word	0x40014400
 8005a38:	40014800 	.word	0x40014800
 8005a3c:	40015000 	.word	0x40015000

08005a40 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b086      	sub	sp, #24
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
 8005a4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a1b      	ldr	r3, [r3, #32]
 8005a5a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	69db      	ldr	r3, [r3, #28]
 8005a66:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a7a:	683a      	ldr	r2, [r7, #0]
 8005a7c:	6812      	ldr	r2, [r2, #0]
 8005a7e:	0212      	lsls	r2, r2, #8
 8005a80:	4313      	orrs	r3, r2
 8005a82:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	031b      	lsls	r3, r3, #12
 8005a90:	4313      	orrs	r3, r2
 8005a92:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	031b      	lsls	r3, r3, #12
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a25      	ldr	r2, [pc, #148]	; (8005b3c <OC4Config+0xfc>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d013      	beq.n	8005ad4 <OC4Config+0x94>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a24      	ldr	r2, [pc, #144]	; (8005b40 <OC4Config+0x100>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d00f      	beq.n	8005ad4 <OC4Config+0x94>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a23      	ldr	r2, [pc, #140]	; (8005b44 <OC4Config+0x104>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d00b      	beq.n	8005ad4 <OC4Config+0x94>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a22      	ldr	r2, [pc, #136]	; (8005b48 <OC4Config+0x108>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d007      	beq.n	8005ad4 <OC4Config+0x94>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a21      	ldr	r2, [pc, #132]	; (8005b4c <OC4Config+0x10c>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d003      	beq.n	8005ad4 <OC4Config+0x94>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a20      	ldr	r2, [pc, #128]	; (8005b50 <OC4Config+0x110>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d11f      	bne.n	8005b14 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	695b      	ldr	r3, [r3, #20]
 8005ade:	039b      	lsls	r3, r3, #14
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	039b      	lsls	r3, r3, #14
 8005af0:	4313      	orrs	r3, r2
 8005af2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	019b      	lsls	r3, r3, #6
 8005b00:	4313      	orrs	r3, r2
 8005b02:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	69db      	ldr	r3, [r3, #28]
 8005b0e:	01db      	lsls	r3, r3, #7
 8005b10:	4313      	orrs	r3, r2
 8005b12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	4619      	mov	r1, r3
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f7ff fc31 	bl	800538e <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	697a      	ldr	r2, [r7, #20]
 8005b30:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3718      	adds	r7, #24
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	40012c00 	.word	0x40012c00
 8005b40:	40013400 	.word	0x40013400
 8005b44:	40014000 	.word	0x40014000
 8005b48:	40014400 	.word	0x40014400
 8005b4c:	40014800 	.word	0x40014800
 8005b50:	40015000 	.word	0x40015000

08005b54 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b74:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b80:	683a      	ldr	r2, [r7, #0]
 8005b82:	6812      	ldr	r2, [r2, #0]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	041b      	lsls	r3, r3, #16
 8005b94:	4313      	orrs	r3, r2
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	041b      	lsls	r3, r3, #16
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a19      	ldr	r2, [pc, #100]	; (8005c10 <OC5Config+0xbc>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d013      	beq.n	8005bd8 <OC5Config+0x84>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a18      	ldr	r2, [pc, #96]	; (8005c14 <OC5Config+0xc0>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d00f      	beq.n	8005bd8 <OC5Config+0x84>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a17      	ldr	r2, [pc, #92]	; (8005c18 <OC5Config+0xc4>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d00b      	beq.n	8005bd8 <OC5Config+0x84>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a16      	ldr	r2, [pc, #88]	; (8005c1c <OC5Config+0xc8>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d007      	beq.n	8005bd8 <OC5Config+0x84>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a15      	ldr	r2, [pc, #84]	; (8005c20 <OC5Config+0xcc>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d003      	beq.n	8005bd8 <OC5Config+0x84>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a14      	ldr	r2, [pc, #80]	; (8005c24 <OC5Config+0xd0>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d109      	bne.n	8005bec <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	021b      	lsls	r3, r3, #8
 8005be6:	431a      	orrs	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	68ba      	ldr	r2, [r7, #8]
 8005bf0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f7ff fbd6 	bl	80053aa <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	40012c00 	.word	0x40012c00
 8005c14:	40013400 	.word	0x40013400
 8005c18:	40014000 	.word	0x40014000
 8005c1c:	40014400 	.word	0x40014400
 8005c20:	40014800 	.word	0x40014800
 8005c24:	40015000 	.word	0x40015000

08005c28 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c48:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c54:	683a      	ldr	r2, [r7, #0]
 8005c56:	6812      	ldr	r2, [r2, #0]
 8005c58:	0212      	lsls	r2, r2, #8
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	051b      	lsls	r3, r3, #20
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	051b      	lsls	r3, r3, #20
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a18      	ldr	r2, [pc, #96]	; (8005ce4 <OC6Config+0xbc>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d013      	beq.n	8005cae <OC6Config+0x86>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a17      	ldr	r2, [pc, #92]	; (8005ce8 <OC6Config+0xc0>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d00f      	beq.n	8005cae <OC6Config+0x86>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a16      	ldr	r2, [pc, #88]	; (8005cec <OC6Config+0xc4>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d00b      	beq.n	8005cae <OC6Config+0x86>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a15      	ldr	r2, [pc, #84]	; (8005cf0 <OC6Config+0xc8>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d007      	beq.n	8005cae <OC6Config+0x86>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a14      	ldr	r2, [pc, #80]	; (8005cf4 <OC6Config+0xcc>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d003      	beq.n	8005cae <OC6Config+0x86>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a13      	ldr	r2, [pc, #76]	; (8005cf8 <OC6Config+0xd0>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d109      	bne.n	8005cc2 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	029b      	lsls	r3, r3, #10
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	4619      	mov	r1, r3
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f7ff fb7b 	bl	80053ca <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3710      	adds	r7, #16
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	40012c00 	.word	0x40012c00
 8005ce8:	40013400 	.word	0x40013400
 8005cec:	40014000 	.word	0x40014000
 8005cf0:	40014400 	.word	0x40014400
 8005cf4:	40014800 	.word	0x40014800
 8005cf8:	40015000 	.word	0x40015000

08005cfc <LL_USART_IsEnabled>:
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d101      	bne.n	8005d14 <LL_USART_IsEnabled+0x18>
 8005d10:	2301      	movs	r3, #1
 8005d12:	e000      	b.n	8005d16 <LL_USART_IsEnabled+0x1a>
 8005d14:	2300      	movs	r3, #0
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr

08005d22 <LL_USART_SetPrescaler>:
{
 8005d22:	b480      	push	{r7}
 8005d24:	b083      	sub	sp, #12
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
 8005d2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d30:	f023 030f 	bic.w	r3, r3, #15
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	b292      	uxth	r2, r2
 8005d38:	431a      	orrs	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005d3e:	bf00      	nop
 8005d40:	370c      	adds	r7, #12
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr

08005d4a <LL_USART_SetStopBitsLength>:
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b083      	sub	sp, #12
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
 8005d52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	605a      	str	r2, [r3, #4]
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <LL_USART_SetHWFlowCtrl>:
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	431a      	orrs	r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	609a      	str	r2, [r3, #8]
}
 8005d8a:	bf00      	nop
 8005d8c:	370c      	adds	r7, #12
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
	...

08005d98 <LL_USART_SetBaudRate>:
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b087      	sub	sp, #28
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
 8005da4:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2b0b      	cmp	r3, #11
 8005daa:	d83c      	bhi.n	8005e26 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8005dac:	6a3b      	ldr	r3, [r7, #32]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d039      	beq.n	8005e26 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005db8:	d122      	bne.n	8005e00 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	4b1c      	ldr	r3, [pc, #112]	; (8005e34 <LL_USART_SetBaudRate+0x9c>)
 8005dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dc6:	68ba      	ldr	r2, [r7, #8]
 8005dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dcc:	005a      	lsls	r2, r3, #1
 8005dce:	6a3b      	ldr	r3, [r7, #32]
 8005dd0:	085b      	lsrs	r3, r3, #1
 8005dd2:	441a      	add	r2, r3
 8005dd4:	6a3b      	ldr	r3, [r7, #32]
 8005dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8005de4:	4013      	ands	r3, r2
 8005de6:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	085b      	lsrs	r3, r3, #1
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	f003 0307 	and.w	r3, r3, #7
 8005df2:	693a      	ldr	r2, [r7, #16]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	693a      	ldr	r2, [r7, #16]
 8005dfc:	60da      	str	r2, [r3, #12]
}
 8005dfe:	e012      	b.n	8005e26 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	461a      	mov	r2, r3
 8005e06:	4b0b      	ldr	r3, [pc, #44]	; (8005e34 <LL_USART_SetBaudRate+0x9c>)
 8005e08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e0c:	68ba      	ldr	r2, [r7, #8]
 8005e0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e12:	6a3b      	ldr	r3, [r7, #32]
 8005e14:	085b      	lsrs	r3, r3, #1
 8005e16:	441a      	add	r2, r3
 8005e18:	6a3b      	ldr	r3, [r7, #32]
 8005e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	461a      	mov	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	60da      	str	r2, [r3, #12]
}
 8005e26:	bf00      	nop
 8005e28:	371c      	adds	r7, #28
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop
 8005e34:	0800a60c 	.word	0x0800a60c

08005e38 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b086      	sub	sp, #24
 8005e3c:	af02      	add	r7, sp, #8
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005e46:	2300      	movs	r3, #0
 8005e48:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f7ff ff56 	bl	8005cfc <LL_USART_IsEnabled>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d165      	bne.n	8005f22 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	4b34      	ldr	r3, [pc, #208]	; (8005f2c <LL_USART_Init+0xf4>)
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	683a      	ldr	r2, [r7, #0]
 8005e60:	6891      	ldr	r1, [r2, #8]
 8005e62:	683a      	ldr	r2, [r7, #0]
 8005e64:	6912      	ldr	r2, [r2, #16]
 8005e66:	4311      	orrs	r1, r2
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	6952      	ldr	r2, [r2, #20]
 8005e6c:	4311      	orrs	r1, r2
 8005e6e:	683a      	ldr	r2, [r7, #0]
 8005e70:	69d2      	ldr	r2, [r2, #28]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	431a      	orrs	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	4619      	mov	r1, r3
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f7ff ff62 	bl	8005d4a <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	699b      	ldr	r3, [r3, #24]
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f7ff ff6f 	bl	8005d70 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a26      	ldr	r2, [pc, #152]	; (8005f30 <LL_USART_Init+0xf8>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d104      	bne.n	8005ea4 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8005e9a:	2003      	movs	r0, #3
 8005e9c:	f7fe ffd6 	bl	8004e4c <LL_RCC_GetUSARTClockFreq>
 8005ea0:	60b8      	str	r0, [r7, #8]
 8005ea2:	e023      	b.n	8005eec <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a23      	ldr	r2, [pc, #140]	; (8005f34 <LL_USART_Init+0xfc>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d104      	bne.n	8005eb6 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8005eac:	200c      	movs	r0, #12
 8005eae:	f7fe ffcd 	bl	8004e4c <LL_RCC_GetUSARTClockFreq>
 8005eb2:	60b8      	str	r0, [r7, #8]
 8005eb4:	e01a      	b.n	8005eec <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a1f      	ldr	r2, [pc, #124]	; (8005f38 <LL_USART_Init+0x100>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d104      	bne.n	8005ec8 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8005ebe:	2030      	movs	r0, #48	; 0x30
 8005ec0:	f7fe ffc4 	bl	8004e4c <LL_RCC_GetUSARTClockFreq>
 8005ec4:	60b8      	str	r0, [r7, #8]
 8005ec6:	e011      	b.n	8005eec <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a1c      	ldr	r2, [pc, #112]	; (8005f3c <LL_USART_Init+0x104>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d104      	bne.n	8005eda <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8005ed0:	20c0      	movs	r0, #192	; 0xc0
 8005ed2:	f7ff f877 	bl	8004fc4 <LL_RCC_GetUARTClockFreq>
 8005ed6:	60b8      	str	r0, [r7, #8]
 8005ed8:	e008      	b.n	8005eec <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a18      	ldr	r2, [pc, #96]	; (8005f40 <LL_USART_Init+0x108>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d104      	bne.n	8005eec <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8005ee2:	f44f 7040 	mov.w	r0, #768	; 0x300
 8005ee6:	f7ff f86d 	bl	8004fc4 <LL_RCC_GetUARTClockFreq>
 8005eea:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d011      	beq.n	8005f16 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00d      	beq.n	8005f16 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 8005efa:	2300      	movs	r3, #0
 8005efc:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	69d9      	ldr	r1, [r3, #28]
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	68b9      	ldr	r1, [r7, #8]
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f7ff ff41 	bl	8005d98 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f7ff ff00 	bl	8005d22 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3710      	adds	r7, #16
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	efff69f3 	.word	0xefff69f3
 8005f30:	40013800 	.word	0x40013800
 8005f34:	40004400 	.word	0x40004400
 8005f38:	40004800 	.word	0x40004800
 8005f3c:	40004c00 	.word	0x40004c00
 8005f40:	40005000 	.word	0x40005000

08005f44 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f56:	4a07      	ldr	r2, [pc, #28]	; (8005f74 <LL_InitTick+0x30>)
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8005f5c:	4b05      	ldr	r3, [pc, #20]	; (8005f74 <LL_InitTick+0x30>)
 8005f5e:	2200      	movs	r2, #0
 8005f60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f62:	4b04      	ldr	r3, [pc, #16]	; (8005f74 <LL_InitTick+0x30>)
 8005f64:	2205      	movs	r2, #5
 8005f66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr
 8005f74:	e000e010 	.word	0xe000e010

08005f78 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8005f80:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f7ff ffdd 	bl	8005f44 <LL_InitTick>
}
 8005f8a:	bf00      	nop
 8005f8c:	3708      	adds	r7, #8
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
	...

08005f94 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8005f9c:	4b0f      	ldr	r3, [pc, #60]	; (8005fdc <LL_mDelay+0x48>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8005fa2:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fae:	d00c      	beq.n	8005fca <LL_mDelay+0x36>
  {
    tmpDelay++;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8005fb6:	e008      	b.n	8005fca <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8005fb8:	4b08      	ldr	r3, [pc, #32]	; (8005fdc <LL_mDelay+0x48>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d002      	beq.n	8005fca <LL_mDelay+0x36>
    {
      tmpDelay--;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1f3      	bne.n	8005fb8 <LL_mDelay+0x24>
    }
  }
}
 8005fd0:	bf00      	nop
 8005fd2:	3714      	adds	r7, #20
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr
 8005fdc:	e000e010 	.word	0xe000e010

08005fe0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8005fe8:	4a04      	ldr	r2, [pc, #16]	; (8005ffc <LL_SetSystemCoreClock+0x1c>)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6013      	str	r3, [r2, #0]
}
 8005fee:	bf00      	nop
 8005ff0:	370c      	adds	r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	20000000 	.word	0x20000000

08006000 <__errno>:
 8006000:	4b01      	ldr	r3, [pc, #4]	; (8006008 <__errno+0x8>)
 8006002:	6818      	ldr	r0, [r3, #0]
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop
 8006008:	20000014 	.word	0x20000014

0800600c <__libc_init_array>:
 800600c:	b570      	push	{r4, r5, r6, lr}
 800600e:	4e0d      	ldr	r6, [pc, #52]	; (8006044 <__libc_init_array+0x38>)
 8006010:	4c0d      	ldr	r4, [pc, #52]	; (8006048 <__libc_init_array+0x3c>)
 8006012:	1ba4      	subs	r4, r4, r6
 8006014:	10a4      	asrs	r4, r4, #2
 8006016:	2500      	movs	r5, #0
 8006018:	42a5      	cmp	r5, r4
 800601a:	d109      	bne.n	8006030 <__libc_init_array+0x24>
 800601c:	4e0b      	ldr	r6, [pc, #44]	; (800604c <__libc_init_array+0x40>)
 800601e:	4c0c      	ldr	r4, [pc, #48]	; (8006050 <__libc_init_array+0x44>)
 8006020:	f004 fab0 	bl	800a584 <_init>
 8006024:	1ba4      	subs	r4, r4, r6
 8006026:	10a4      	asrs	r4, r4, #2
 8006028:	2500      	movs	r5, #0
 800602a:	42a5      	cmp	r5, r4
 800602c:	d105      	bne.n	800603a <__libc_init_array+0x2e>
 800602e:	bd70      	pop	{r4, r5, r6, pc}
 8006030:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006034:	4798      	blx	r3
 8006036:	3501      	adds	r5, #1
 8006038:	e7ee      	b.n	8006018 <__libc_init_array+0xc>
 800603a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800603e:	4798      	blx	r3
 8006040:	3501      	adds	r5, #1
 8006042:	e7f2      	b.n	800602a <__libc_init_array+0x1e>
 8006044:	0800a960 	.word	0x0800a960
 8006048:	0800a960 	.word	0x0800a960
 800604c:	0800a960 	.word	0x0800a960
 8006050:	0800a964 	.word	0x0800a964

08006054 <memcpy>:
 8006054:	b510      	push	{r4, lr}
 8006056:	1e43      	subs	r3, r0, #1
 8006058:	440a      	add	r2, r1
 800605a:	4291      	cmp	r1, r2
 800605c:	d100      	bne.n	8006060 <memcpy+0xc>
 800605e:	bd10      	pop	{r4, pc}
 8006060:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006064:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006068:	e7f7      	b.n	800605a <memcpy+0x6>

0800606a <memset>:
 800606a:	4402      	add	r2, r0
 800606c:	4603      	mov	r3, r0
 800606e:	4293      	cmp	r3, r2
 8006070:	d100      	bne.n	8006074 <memset+0xa>
 8006072:	4770      	bx	lr
 8006074:	f803 1b01 	strb.w	r1, [r3], #1
 8006078:	e7f9      	b.n	800606e <memset+0x4>

0800607a <__cvt>:
 800607a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800607e:	ec55 4b10 	vmov	r4, r5, d0
 8006082:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006084:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006088:	2d00      	cmp	r5, #0
 800608a:	460e      	mov	r6, r1
 800608c:	4691      	mov	r9, r2
 800608e:	4619      	mov	r1, r3
 8006090:	bfb8      	it	lt
 8006092:	4622      	movlt	r2, r4
 8006094:	462b      	mov	r3, r5
 8006096:	f027 0720 	bic.w	r7, r7, #32
 800609a:	bfbb      	ittet	lt
 800609c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80060a0:	461d      	movlt	r5, r3
 80060a2:	2300      	movge	r3, #0
 80060a4:	232d      	movlt	r3, #45	; 0x2d
 80060a6:	bfb8      	it	lt
 80060a8:	4614      	movlt	r4, r2
 80060aa:	2f46      	cmp	r7, #70	; 0x46
 80060ac:	700b      	strb	r3, [r1, #0]
 80060ae:	d004      	beq.n	80060ba <__cvt+0x40>
 80060b0:	2f45      	cmp	r7, #69	; 0x45
 80060b2:	d100      	bne.n	80060b6 <__cvt+0x3c>
 80060b4:	3601      	adds	r6, #1
 80060b6:	2102      	movs	r1, #2
 80060b8:	e000      	b.n	80060bc <__cvt+0x42>
 80060ba:	2103      	movs	r1, #3
 80060bc:	ab03      	add	r3, sp, #12
 80060be:	9301      	str	r3, [sp, #4]
 80060c0:	ab02      	add	r3, sp, #8
 80060c2:	9300      	str	r3, [sp, #0]
 80060c4:	4632      	mov	r2, r6
 80060c6:	4653      	mov	r3, sl
 80060c8:	ec45 4b10 	vmov	d0, r4, r5
 80060cc:	f001 ff04 	bl	8007ed8 <_dtoa_r>
 80060d0:	2f47      	cmp	r7, #71	; 0x47
 80060d2:	4680      	mov	r8, r0
 80060d4:	d102      	bne.n	80060dc <__cvt+0x62>
 80060d6:	f019 0f01 	tst.w	r9, #1
 80060da:	d026      	beq.n	800612a <__cvt+0xb0>
 80060dc:	2f46      	cmp	r7, #70	; 0x46
 80060de:	eb08 0906 	add.w	r9, r8, r6
 80060e2:	d111      	bne.n	8006108 <__cvt+0x8e>
 80060e4:	f898 3000 	ldrb.w	r3, [r8]
 80060e8:	2b30      	cmp	r3, #48	; 0x30
 80060ea:	d10a      	bne.n	8006102 <__cvt+0x88>
 80060ec:	2200      	movs	r2, #0
 80060ee:	2300      	movs	r3, #0
 80060f0:	4620      	mov	r0, r4
 80060f2:	4629      	mov	r1, r5
 80060f4:	f7fa fd10 	bl	8000b18 <__aeabi_dcmpeq>
 80060f8:	b918      	cbnz	r0, 8006102 <__cvt+0x88>
 80060fa:	f1c6 0601 	rsb	r6, r6, #1
 80060fe:	f8ca 6000 	str.w	r6, [sl]
 8006102:	f8da 3000 	ldr.w	r3, [sl]
 8006106:	4499      	add	r9, r3
 8006108:	2200      	movs	r2, #0
 800610a:	2300      	movs	r3, #0
 800610c:	4620      	mov	r0, r4
 800610e:	4629      	mov	r1, r5
 8006110:	f7fa fd02 	bl	8000b18 <__aeabi_dcmpeq>
 8006114:	b938      	cbnz	r0, 8006126 <__cvt+0xac>
 8006116:	2230      	movs	r2, #48	; 0x30
 8006118:	9b03      	ldr	r3, [sp, #12]
 800611a:	454b      	cmp	r3, r9
 800611c:	d205      	bcs.n	800612a <__cvt+0xb0>
 800611e:	1c59      	adds	r1, r3, #1
 8006120:	9103      	str	r1, [sp, #12]
 8006122:	701a      	strb	r2, [r3, #0]
 8006124:	e7f8      	b.n	8006118 <__cvt+0x9e>
 8006126:	f8cd 900c 	str.w	r9, [sp, #12]
 800612a:	9b03      	ldr	r3, [sp, #12]
 800612c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800612e:	eba3 0308 	sub.w	r3, r3, r8
 8006132:	4640      	mov	r0, r8
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	b004      	add	sp, #16
 8006138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800613c <__exponent>:
 800613c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800613e:	2900      	cmp	r1, #0
 8006140:	4604      	mov	r4, r0
 8006142:	bfba      	itte	lt
 8006144:	4249      	neglt	r1, r1
 8006146:	232d      	movlt	r3, #45	; 0x2d
 8006148:	232b      	movge	r3, #43	; 0x2b
 800614a:	2909      	cmp	r1, #9
 800614c:	f804 2b02 	strb.w	r2, [r4], #2
 8006150:	7043      	strb	r3, [r0, #1]
 8006152:	dd20      	ble.n	8006196 <__exponent+0x5a>
 8006154:	f10d 0307 	add.w	r3, sp, #7
 8006158:	461f      	mov	r7, r3
 800615a:	260a      	movs	r6, #10
 800615c:	fb91 f5f6 	sdiv	r5, r1, r6
 8006160:	fb06 1115 	mls	r1, r6, r5, r1
 8006164:	3130      	adds	r1, #48	; 0x30
 8006166:	2d09      	cmp	r5, #9
 8006168:	f803 1c01 	strb.w	r1, [r3, #-1]
 800616c:	f103 32ff 	add.w	r2, r3, #4294967295
 8006170:	4629      	mov	r1, r5
 8006172:	dc09      	bgt.n	8006188 <__exponent+0x4c>
 8006174:	3130      	adds	r1, #48	; 0x30
 8006176:	3b02      	subs	r3, #2
 8006178:	f802 1c01 	strb.w	r1, [r2, #-1]
 800617c:	42bb      	cmp	r3, r7
 800617e:	4622      	mov	r2, r4
 8006180:	d304      	bcc.n	800618c <__exponent+0x50>
 8006182:	1a10      	subs	r0, r2, r0
 8006184:	b003      	add	sp, #12
 8006186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006188:	4613      	mov	r3, r2
 800618a:	e7e7      	b.n	800615c <__exponent+0x20>
 800618c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006190:	f804 2b01 	strb.w	r2, [r4], #1
 8006194:	e7f2      	b.n	800617c <__exponent+0x40>
 8006196:	2330      	movs	r3, #48	; 0x30
 8006198:	4419      	add	r1, r3
 800619a:	7083      	strb	r3, [r0, #2]
 800619c:	1d02      	adds	r2, r0, #4
 800619e:	70c1      	strb	r1, [r0, #3]
 80061a0:	e7ef      	b.n	8006182 <__exponent+0x46>
	...

080061a4 <_printf_float>:
 80061a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061a8:	b08d      	sub	sp, #52	; 0x34
 80061aa:	460c      	mov	r4, r1
 80061ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80061b0:	4616      	mov	r6, r2
 80061b2:	461f      	mov	r7, r3
 80061b4:	4605      	mov	r5, r0
 80061b6:	f003 f8ed 	bl	8009394 <_localeconv_r>
 80061ba:	6803      	ldr	r3, [r0, #0]
 80061bc:	9304      	str	r3, [sp, #16]
 80061be:	4618      	mov	r0, r3
 80061c0:	f7fa f82e 	bl	8000220 <strlen>
 80061c4:	2300      	movs	r3, #0
 80061c6:	930a      	str	r3, [sp, #40]	; 0x28
 80061c8:	f8d8 3000 	ldr.w	r3, [r8]
 80061cc:	9005      	str	r0, [sp, #20]
 80061ce:	3307      	adds	r3, #7
 80061d0:	f023 0307 	bic.w	r3, r3, #7
 80061d4:	f103 0208 	add.w	r2, r3, #8
 80061d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80061dc:	f8d4 b000 	ldr.w	fp, [r4]
 80061e0:	f8c8 2000 	str.w	r2, [r8]
 80061e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80061ec:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80061f0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80061f4:	9307      	str	r3, [sp, #28]
 80061f6:	f8cd 8018 	str.w	r8, [sp, #24]
 80061fa:	f04f 32ff 	mov.w	r2, #4294967295
 80061fe:	4ba7      	ldr	r3, [pc, #668]	; (800649c <_printf_float+0x2f8>)
 8006200:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006204:	f7fa fcba 	bl	8000b7c <__aeabi_dcmpun>
 8006208:	bb70      	cbnz	r0, 8006268 <_printf_float+0xc4>
 800620a:	f04f 32ff 	mov.w	r2, #4294967295
 800620e:	4ba3      	ldr	r3, [pc, #652]	; (800649c <_printf_float+0x2f8>)
 8006210:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006214:	f7fa fc94 	bl	8000b40 <__aeabi_dcmple>
 8006218:	bb30      	cbnz	r0, 8006268 <_printf_float+0xc4>
 800621a:	2200      	movs	r2, #0
 800621c:	2300      	movs	r3, #0
 800621e:	4640      	mov	r0, r8
 8006220:	4649      	mov	r1, r9
 8006222:	f7fa fc83 	bl	8000b2c <__aeabi_dcmplt>
 8006226:	b110      	cbz	r0, 800622e <_printf_float+0x8a>
 8006228:	232d      	movs	r3, #45	; 0x2d
 800622a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800622e:	4a9c      	ldr	r2, [pc, #624]	; (80064a0 <_printf_float+0x2fc>)
 8006230:	4b9c      	ldr	r3, [pc, #624]	; (80064a4 <_printf_float+0x300>)
 8006232:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006236:	bf8c      	ite	hi
 8006238:	4690      	movhi	r8, r2
 800623a:	4698      	movls	r8, r3
 800623c:	2303      	movs	r3, #3
 800623e:	f02b 0204 	bic.w	r2, fp, #4
 8006242:	6123      	str	r3, [r4, #16]
 8006244:	6022      	str	r2, [r4, #0]
 8006246:	f04f 0900 	mov.w	r9, #0
 800624a:	9700      	str	r7, [sp, #0]
 800624c:	4633      	mov	r3, r6
 800624e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006250:	4621      	mov	r1, r4
 8006252:	4628      	mov	r0, r5
 8006254:	f000 f9e6 	bl	8006624 <_printf_common>
 8006258:	3001      	adds	r0, #1
 800625a:	f040 808d 	bne.w	8006378 <_printf_float+0x1d4>
 800625e:	f04f 30ff 	mov.w	r0, #4294967295
 8006262:	b00d      	add	sp, #52	; 0x34
 8006264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006268:	4642      	mov	r2, r8
 800626a:	464b      	mov	r3, r9
 800626c:	4640      	mov	r0, r8
 800626e:	4649      	mov	r1, r9
 8006270:	f7fa fc84 	bl	8000b7c <__aeabi_dcmpun>
 8006274:	b110      	cbz	r0, 800627c <_printf_float+0xd8>
 8006276:	4a8c      	ldr	r2, [pc, #560]	; (80064a8 <_printf_float+0x304>)
 8006278:	4b8c      	ldr	r3, [pc, #560]	; (80064ac <_printf_float+0x308>)
 800627a:	e7da      	b.n	8006232 <_printf_float+0x8e>
 800627c:	6861      	ldr	r1, [r4, #4]
 800627e:	1c4b      	adds	r3, r1, #1
 8006280:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006284:	a80a      	add	r0, sp, #40	; 0x28
 8006286:	d13e      	bne.n	8006306 <_printf_float+0x162>
 8006288:	2306      	movs	r3, #6
 800628a:	6063      	str	r3, [r4, #4]
 800628c:	2300      	movs	r3, #0
 800628e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006292:	ab09      	add	r3, sp, #36	; 0x24
 8006294:	9300      	str	r3, [sp, #0]
 8006296:	ec49 8b10 	vmov	d0, r8, r9
 800629a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800629e:	6022      	str	r2, [r4, #0]
 80062a0:	f8cd a004 	str.w	sl, [sp, #4]
 80062a4:	6861      	ldr	r1, [r4, #4]
 80062a6:	4628      	mov	r0, r5
 80062a8:	f7ff fee7 	bl	800607a <__cvt>
 80062ac:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80062b0:	2b47      	cmp	r3, #71	; 0x47
 80062b2:	4680      	mov	r8, r0
 80062b4:	d109      	bne.n	80062ca <_printf_float+0x126>
 80062b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062b8:	1cd8      	adds	r0, r3, #3
 80062ba:	db02      	blt.n	80062c2 <_printf_float+0x11e>
 80062bc:	6862      	ldr	r2, [r4, #4]
 80062be:	4293      	cmp	r3, r2
 80062c0:	dd47      	ble.n	8006352 <_printf_float+0x1ae>
 80062c2:	f1aa 0a02 	sub.w	sl, sl, #2
 80062c6:	fa5f fa8a 	uxtb.w	sl, sl
 80062ca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80062ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062d0:	d824      	bhi.n	800631c <_printf_float+0x178>
 80062d2:	3901      	subs	r1, #1
 80062d4:	4652      	mov	r2, sl
 80062d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80062da:	9109      	str	r1, [sp, #36]	; 0x24
 80062dc:	f7ff ff2e 	bl	800613c <__exponent>
 80062e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062e2:	1813      	adds	r3, r2, r0
 80062e4:	2a01      	cmp	r2, #1
 80062e6:	4681      	mov	r9, r0
 80062e8:	6123      	str	r3, [r4, #16]
 80062ea:	dc02      	bgt.n	80062f2 <_printf_float+0x14e>
 80062ec:	6822      	ldr	r2, [r4, #0]
 80062ee:	07d1      	lsls	r1, r2, #31
 80062f0:	d501      	bpl.n	80062f6 <_printf_float+0x152>
 80062f2:	3301      	adds	r3, #1
 80062f4:	6123      	str	r3, [r4, #16]
 80062f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d0a5      	beq.n	800624a <_printf_float+0xa6>
 80062fe:	232d      	movs	r3, #45	; 0x2d
 8006300:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006304:	e7a1      	b.n	800624a <_printf_float+0xa6>
 8006306:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800630a:	f000 8177 	beq.w	80065fc <_printf_float+0x458>
 800630e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006312:	d1bb      	bne.n	800628c <_printf_float+0xe8>
 8006314:	2900      	cmp	r1, #0
 8006316:	d1b9      	bne.n	800628c <_printf_float+0xe8>
 8006318:	2301      	movs	r3, #1
 800631a:	e7b6      	b.n	800628a <_printf_float+0xe6>
 800631c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006320:	d119      	bne.n	8006356 <_printf_float+0x1b2>
 8006322:	2900      	cmp	r1, #0
 8006324:	6863      	ldr	r3, [r4, #4]
 8006326:	dd0c      	ble.n	8006342 <_printf_float+0x19e>
 8006328:	6121      	str	r1, [r4, #16]
 800632a:	b913      	cbnz	r3, 8006332 <_printf_float+0x18e>
 800632c:	6822      	ldr	r2, [r4, #0]
 800632e:	07d2      	lsls	r2, r2, #31
 8006330:	d502      	bpl.n	8006338 <_printf_float+0x194>
 8006332:	3301      	adds	r3, #1
 8006334:	440b      	add	r3, r1
 8006336:	6123      	str	r3, [r4, #16]
 8006338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800633a:	65a3      	str	r3, [r4, #88]	; 0x58
 800633c:	f04f 0900 	mov.w	r9, #0
 8006340:	e7d9      	b.n	80062f6 <_printf_float+0x152>
 8006342:	b913      	cbnz	r3, 800634a <_printf_float+0x1a6>
 8006344:	6822      	ldr	r2, [r4, #0]
 8006346:	07d0      	lsls	r0, r2, #31
 8006348:	d501      	bpl.n	800634e <_printf_float+0x1aa>
 800634a:	3302      	adds	r3, #2
 800634c:	e7f3      	b.n	8006336 <_printf_float+0x192>
 800634e:	2301      	movs	r3, #1
 8006350:	e7f1      	b.n	8006336 <_printf_float+0x192>
 8006352:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006356:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800635a:	4293      	cmp	r3, r2
 800635c:	db05      	blt.n	800636a <_printf_float+0x1c6>
 800635e:	6822      	ldr	r2, [r4, #0]
 8006360:	6123      	str	r3, [r4, #16]
 8006362:	07d1      	lsls	r1, r2, #31
 8006364:	d5e8      	bpl.n	8006338 <_printf_float+0x194>
 8006366:	3301      	adds	r3, #1
 8006368:	e7e5      	b.n	8006336 <_printf_float+0x192>
 800636a:	2b00      	cmp	r3, #0
 800636c:	bfd4      	ite	le
 800636e:	f1c3 0302 	rsble	r3, r3, #2
 8006372:	2301      	movgt	r3, #1
 8006374:	4413      	add	r3, r2
 8006376:	e7de      	b.n	8006336 <_printf_float+0x192>
 8006378:	6823      	ldr	r3, [r4, #0]
 800637a:	055a      	lsls	r2, r3, #21
 800637c:	d407      	bmi.n	800638e <_printf_float+0x1ea>
 800637e:	6923      	ldr	r3, [r4, #16]
 8006380:	4642      	mov	r2, r8
 8006382:	4631      	mov	r1, r6
 8006384:	4628      	mov	r0, r5
 8006386:	47b8      	blx	r7
 8006388:	3001      	adds	r0, #1
 800638a:	d12b      	bne.n	80063e4 <_printf_float+0x240>
 800638c:	e767      	b.n	800625e <_printf_float+0xba>
 800638e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006392:	f240 80dc 	bls.w	800654e <_printf_float+0x3aa>
 8006396:	2200      	movs	r2, #0
 8006398:	2300      	movs	r3, #0
 800639a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800639e:	f7fa fbbb 	bl	8000b18 <__aeabi_dcmpeq>
 80063a2:	2800      	cmp	r0, #0
 80063a4:	d033      	beq.n	800640e <_printf_float+0x26a>
 80063a6:	2301      	movs	r3, #1
 80063a8:	4a41      	ldr	r2, [pc, #260]	; (80064b0 <_printf_float+0x30c>)
 80063aa:	4631      	mov	r1, r6
 80063ac:	4628      	mov	r0, r5
 80063ae:	47b8      	blx	r7
 80063b0:	3001      	adds	r0, #1
 80063b2:	f43f af54 	beq.w	800625e <_printf_float+0xba>
 80063b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063ba:	429a      	cmp	r2, r3
 80063bc:	db02      	blt.n	80063c4 <_printf_float+0x220>
 80063be:	6823      	ldr	r3, [r4, #0]
 80063c0:	07d8      	lsls	r0, r3, #31
 80063c2:	d50f      	bpl.n	80063e4 <_printf_float+0x240>
 80063c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063c8:	4631      	mov	r1, r6
 80063ca:	4628      	mov	r0, r5
 80063cc:	47b8      	blx	r7
 80063ce:	3001      	adds	r0, #1
 80063d0:	f43f af45 	beq.w	800625e <_printf_float+0xba>
 80063d4:	f04f 0800 	mov.w	r8, #0
 80063d8:	f104 091a 	add.w	r9, r4, #26
 80063dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063de:	3b01      	subs	r3, #1
 80063e0:	4543      	cmp	r3, r8
 80063e2:	dc09      	bgt.n	80063f8 <_printf_float+0x254>
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	079b      	lsls	r3, r3, #30
 80063e8:	f100 8103 	bmi.w	80065f2 <_printf_float+0x44e>
 80063ec:	68e0      	ldr	r0, [r4, #12]
 80063ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063f0:	4298      	cmp	r0, r3
 80063f2:	bfb8      	it	lt
 80063f4:	4618      	movlt	r0, r3
 80063f6:	e734      	b.n	8006262 <_printf_float+0xbe>
 80063f8:	2301      	movs	r3, #1
 80063fa:	464a      	mov	r2, r9
 80063fc:	4631      	mov	r1, r6
 80063fe:	4628      	mov	r0, r5
 8006400:	47b8      	blx	r7
 8006402:	3001      	adds	r0, #1
 8006404:	f43f af2b 	beq.w	800625e <_printf_float+0xba>
 8006408:	f108 0801 	add.w	r8, r8, #1
 800640c:	e7e6      	b.n	80063dc <_printf_float+0x238>
 800640e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006410:	2b00      	cmp	r3, #0
 8006412:	dc2b      	bgt.n	800646c <_printf_float+0x2c8>
 8006414:	2301      	movs	r3, #1
 8006416:	4a26      	ldr	r2, [pc, #152]	; (80064b0 <_printf_float+0x30c>)
 8006418:	4631      	mov	r1, r6
 800641a:	4628      	mov	r0, r5
 800641c:	47b8      	blx	r7
 800641e:	3001      	adds	r0, #1
 8006420:	f43f af1d 	beq.w	800625e <_printf_float+0xba>
 8006424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006426:	b923      	cbnz	r3, 8006432 <_printf_float+0x28e>
 8006428:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800642a:	b913      	cbnz	r3, 8006432 <_printf_float+0x28e>
 800642c:	6823      	ldr	r3, [r4, #0]
 800642e:	07d9      	lsls	r1, r3, #31
 8006430:	d5d8      	bpl.n	80063e4 <_printf_float+0x240>
 8006432:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006436:	4631      	mov	r1, r6
 8006438:	4628      	mov	r0, r5
 800643a:	47b8      	blx	r7
 800643c:	3001      	adds	r0, #1
 800643e:	f43f af0e 	beq.w	800625e <_printf_float+0xba>
 8006442:	f04f 0900 	mov.w	r9, #0
 8006446:	f104 0a1a 	add.w	sl, r4, #26
 800644a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800644c:	425b      	negs	r3, r3
 800644e:	454b      	cmp	r3, r9
 8006450:	dc01      	bgt.n	8006456 <_printf_float+0x2b2>
 8006452:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006454:	e794      	b.n	8006380 <_printf_float+0x1dc>
 8006456:	2301      	movs	r3, #1
 8006458:	4652      	mov	r2, sl
 800645a:	4631      	mov	r1, r6
 800645c:	4628      	mov	r0, r5
 800645e:	47b8      	blx	r7
 8006460:	3001      	adds	r0, #1
 8006462:	f43f aefc 	beq.w	800625e <_printf_float+0xba>
 8006466:	f109 0901 	add.w	r9, r9, #1
 800646a:	e7ee      	b.n	800644a <_printf_float+0x2a6>
 800646c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800646e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006470:	429a      	cmp	r2, r3
 8006472:	bfa8      	it	ge
 8006474:	461a      	movge	r2, r3
 8006476:	2a00      	cmp	r2, #0
 8006478:	4691      	mov	r9, r2
 800647a:	dd07      	ble.n	800648c <_printf_float+0x2e8>
 800647c:	4613      	mov	r3, r2
 800647e:	4631      	mov	r1, r6
 8006480:	4642      	mov	r2, r8
 8006482:	4628      	mov	r0, r5
 8006484:	47b8      	blx	r7
 8006486:	3001      	adds	r0, #1
 8006488:	f43f aee9 	beq.w	800625e <_printf_float+0xba>
 800648c:	f104 031a 	add.w	r3, r4, #26
 8006490:	f04f 0b00 	mov.w	fp, #0
 8006494:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006498:	9306      	str	r3, [sp, #24]
 800649a:	e015      	b.n	80064c8 <_printf_float+0x324>
 800649c:	7fefffff 	.word	0x7fefffff
 80064a0:	0800a644 	.word	0x0800a644
 80064a4:	0800a640 	.word	0x0800a640
 80064a8:	0800a64c 	.word	0x0800a64c
 80064ac:	0800a648 	.word	0x0800a648
 80064b0:	0800a650 	.word	0x0800a650
 80064b4:	2301      	movs	r3, #1
 80064b6:	9a06      	ldr	r2, [sp, #24]
 80064b8:	4631      	mov	r1, r6
 80064ba:	4628      	mov	r0, r5
 80064bc:	47b8      	blx	r7
 80064be:	3001      	adds	r0, #1
 80064c0:	f43f aecd 	beq.w	800625e <_printf_float+0xba>
 80064c4:	f10b 0b01 	add.w	fp, fp, #1
 80064c8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80064cc:	ebaa 0309 	sub.w	r3, sl, r9
 80064d0:	455b      	cmp	r3, fp
 80064d2:	dcef      	bgt.n	80064b4 <_printf_float+0x310>
 80064d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064d8:	429a      	cmp	r2, r3
 80064da:	44d0      	add	r8, sl
 80064dc:	db15      	blt.n	800650a <_printf_float+0x366>
 80064de:	6823      	ldr	r3, [r4, #0]
 80064e0:	07da      	lsls	r2, r3, #31
 80064e2:	d412      	bmi.n	800650a <_printf_float+0x366>
 80064e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064e8:	eba3 020a 	sub.w	r2, r3, sl
 80064ec:	eba3 0a01 	sub.w	sl, r3, r1
 80064f0:	4592      	cmp	sl, r2
 80064f2:	bfa8      	it	ge
 80064f4:	4692      	movge	sl, r2
 80064f6:	f1ba 0f00 	cmp.w	sl, #0
 80064fa:	dc0e      	bgt.n	800651a <_printf_float+0x376>
 80064fc:	f04f 0800 	mov.w	r8, #0
 8006500:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006504:	f104 091a 	add.w	r9, r4, #26
 8006508:	e019      	b.n	800653e <_printf_float+0x39a>
 800650a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800650e:	4631      	mov	r1, r6
 8006510:	4628      	mov	r0, r5
 8006512:	47b8      	blx	r7
 8006514:	3001      	adds	r0, #1
 8006516:	d1e5      	bne.n	80064e4 <_printf_float+0x340>
 8006518:	e6a1      	b.n	800625e <_printf_float+0xba>
 800651a:	4653      	mov	r3, sl
 800651c:	4642      	mov	r2, r8
 800651e:	4631      	mov	r1, r6
 8006520:	4628      	mov	r0, r5
 8006522:	47b8      	blx	r7
 8006524:	3001      	adds	r0, #1
 8006526:	d1e9      	bne.n	80064fc <_printf_float+0x358>
 8006528:	e699      	b.n	800625e <_printf_float+0xba>
 800652a:	2301      	movs	r3, #1
 800652c:	464a      	mov	r2, r9
 800652e:	4631      	mov	r1, r6
 8006530:	4628      	mov	r0, r5
 8006532:	47b8      	blx	r7
 8006534:	3001      	adds	r0, #1
 8006536:	f43f ae92 	beq.w	800625e <_printf_float+0xba>
 800653a:	f108 0801 	add.w	r8, r8, #1
 800653e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006542:	1a9b      	subs	r3, r3, r2
 8006544:	eba3 030a 	sub.w	r3, r3, sl
 8006548:	4543      	cmp	r3, r8
 800654a:	dcee      	bgt.n	800652a <_printf_float+0x386>
 800654c:	e74a      	b.n	80063e4 <_printf_float+0x240>
 800654e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006550:	2a01      	cmp	r2, #1
 8006552:	dc01      	bgt.n	8006558 <_printf_float+0x3b4>
 8006554:	07db      	lsls	r3, r3, #31
 8006556:	d53a      	bpl.n	80065ce <_printf_float+0x42a>
 8006558:	2301      	movs	r3, #1
 800655a:	4642      	mov	r2, r8
 800655c:	4631      	mov	r1, r6
 800655e:	4628      	mov	r0, r5
 8006560:	47b8      	blx	r7
 8006562:	3001      	adds	r0, #1
 8006564:	f43f ae7b 	beq.w	800625e <_printf_float+0xba>
 8006568:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800656c:	4631      	mov	r1, r6
 800656e:	4628      	mov	r0, r5
 8006570:	47b8      	blx	r7
 8006572:	3001      	adds	r0, #1
 8006574:	f108 0801 	add.w	r8, r8, #1
 8006578:	f43f ae71 	beq.w	800625e <_printf_float+0xba>
 800657c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800657e:	2200      	movs	r2, #0
 8006580:	f103 3aff 	add.w	sl, r3, #4294967295
 8006584:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006588:	2300      	movs	r3, #0
 800658a:	f7fa fac5 	bl	8000b18 <__aeabi_dcmpeq>
 800658e:	b9c8      	cbnz	r0, 80065c4 <_printf_float+0x420>
 8006590:	4653      	mov	r3, sl
 8006592:	4642      	mov	r2, r8
 8006594:	4631      	mov	r1, r6
 8006596:	4628      	mov	r0, r5
 8006598:	47b8      	blx	r7
 800659a:	3001      	adds	r0, #1
 800659c:	d10e      	bne.n	80065bc <_printf_float+0x418>
 800659e:	e65e      	b.n	800625e <_printf_float+0xba>
 80065a0:	2301      	movs	r3, #1
 80065a2:	4652      	mov	r2, sl
 80065a4:	4631      	mov	r1, r6
 80065a6:	4628      	mov	r0, r5
 80065a8:	47b8      	blx	r7
 80065aa:	3001      	adds	r0, #1
 80065ac:	f43f ae57 	beq.w	800625e <_printf_float+0xba>
 80065b0:	f108 0801 	add.w	r8, r8, #1
 80065b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065b6:	3b01      	subs	r3, #1
 80065b8:	4543      	cmp	r3, r8
 80065ba:	dcf1      	bgt.n	80065a0 <_printf_float+0x3fc>
 80065bc:	464b      	mov	r3, r9
 80065be:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80065c2:	e6de      	b.n	8006382 <_printf_float+0x1de>
 80065c4:	f04f 0800 	mov.w	r8, #0
 80065c8:	f104 0a1a 	add.w	sl, r4, #26
 80065cc:	e7f2      	b.n	80065b4 <_printf_float+0x410>
 80065ce:	2301      	movs	r3, #1
 80065d0:	e7df      	b.n	8006592 <_printf_float+0x3ee>
 80065d2:	2301      	movs	r3, #1
 80065d4:	464a      	mov	r2, r9
 80065d6:	4631      	mov	r1, r6
 80065d8:	4628      	mov	r0, r5
 80065da:	47b8      	blx	r7
 80065dc:	3001      	adds	r0, #1
 80065de:	f43f ae3e 	beq.w	800625e <_printf_float+0xba>
 80065e2:	f108 0801 	add.w	r8, r8, #1
 80065e6:	68e3      	ldr	r3, [r4, #12]
 80065e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80065ea:	1a9b      	subs	r3, r3, r2
 80065ec:	4543      	cmp	r3, r8
 80065ee:	dcf0      	bgt.n	80065d2 <_printf_float+0x42e>
 80065f0:	e6fc      	b.n	80063ec <_printf_float+0x248>
 80065f2:	f04f 0800 	mov.w	r8, #0
 80065f6:	f104 0919 	add.w	r9, r4, #25
 80065fa:	e7f4      	b.n	80065e6 <_printf_float+0x442>
 80065fc:	2900      	cmp	r1, #0
 80065fe:	f43f ae8b 	beq.w	8006318 <_printf_float+0x174>
 8006602:	2300      	movs	r3, #0
 8006604:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006608:	ab09      	add	r3, sp, #36	; 0x24
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	ec49 8b10 	vmov	d0, r8, r9
 8006610:	6022      	str	r2, [r4, #0]
 8006612:	f8cd a004 	str.w	sl, [sp, #4]
 8006616:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800661a:	4628      	mov	r0, r5
 800661c:	f7ff fd2d 	bl	800607a <__cvt>
 8006620:	4680      	mov	r8, r0
 8006622:	e648      	b.n	80062b6 <_printf_float+0x112>

08006624 <_printf_common>:
 8006624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006628:	4691      	mov	r9, r2
 800662a:	461f      	mov	r7, r3
 800662c:	688a      	ldr	r2, [r1, #8]
 800662e:	690b      	ldr	r3, [r1, #16]
 8006630:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006634:	4293      	cmp	r3, r2
 8006636:	bfb8      	it	lt
 8006638:	4613      	movlt	r3, r2
 800663a:	f8c9 3000 	str.w	r3, [r9]
 800663e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006642:	4606      	mov	r6, r0
 8006644:	460c      	mov	r4, r1
 8006646:	b112      	cbz	r2, 800664e <_printf_common+0x2a>
 8006648:	3301      	adds	r3, #1
 800664a:	f8c9 3000 	str.w	r3, [r9]
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	0699      	lsls	r1, r3, #26
 8006652:	bf42      	ittt	mi
 8006654:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006658:	3302      	addmi	r3, #2
 800665a:	f8c9 3000 	strmi.w	r3, [r9]
 800665e:	6825      	ldr	r5, [r4, #0]
 8006660:	f015 0506 	ands.w	r5, r5, #6
 8006664:	d107      	bne.n	8006676 <_printf_common+0x52>
 8006666:	f104 0a19 	add.w	sl, r4, #25
 800666a:	68e3      	ldr	r3, [r4, #12]
 800666c:	f8d9 2000 	ldr.w	r2, [r9]
 8006670:	1a9b      	subs	r3, r3, r2
 8006672:	42ab      	cmp	r3, r5
 8006674:	dc28      	bgt.n	80066c8 <_printf_common+0xa4>
 8006676:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800667a:	6822      	ldr	r2, [r4, #0]
 800667c:	3300      	adds	r3, #0
 800667e:	bf18      	it	ne
 8006680:	2301      	movne	r3, #1
 8006682:	0692      	lsls	r2, r2, #26
 8006684:	d42d      	bmi.n	80066e2 <_printf_common+0xbe>
 8006686:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800668a:	4639      	mov	r1, r7
 800668c:	4630      	mov	r0, r6
 800668e:	47c0      	blx	r8
 8006690:	3001      	adds	r0, #1
 8006692:	d020      	beq.n	80066d6 <_printf_common+0xb2>
 8006694:	6823      	ldr	r3, [r4, #0]
 8006696:	68e5      	ldr	r5, [r4, #12]
 8006698:	f8d9 2000 	ldr.w	r2, [r9]
 800669c:	f003 0306 	and.w	r3, r3, #6
 80066a0:	2b04      	cmp	r3, #4
 80066a2:	bf08      	it	eq
 80066a4:	1aad      	subeq	r5, r5, r2
 80066a6:	68a3      	ldr	r3, [r4, #8]
 80066a8:	6922      	ldr	r2, [r4, #16]
 80066aa:	bf0c      	ite	eq
 80066ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066b0:	2500      	movne	r5, #0
 80066b2:	4293      	cmp	r3, r2
 80066b4:	bfc4      	itt	gt
 80066b6:	1a9b      	subgt	r3, r3, r2
 80066b8:	18ed      	addgt	r5, r5, r3
 80066ba:	f04f 0900 	mov.w	r9, #0
 80066be:	341a      	adds	r4, #26
 80066c0:	454d      	cmp	r5, r9
 80066c2:	d11a      	bne.n	80066fa <_printf_common+0xd6>
 80066c4:	2000      	movs	r0, #0
 80066c6:	e008      	b.n	80066da <_printf_common+0xb6>
 80066c8:	2301      	movs	r3, #1
 80066ca:	4652      	mov	r2, sl
 80066cc:	4639      	mov	r1, r7
 80066ce:	4630      	mov	r0, r6
 80066d0:	47c0      	blx	r8
 80066d2:	3001      	adds	r0, #1
 80066d4:	d103      	bne.n	80066de <_printf_common+0xba>
 80066d6:	f04f 30ff 	mov.w	r0, #4294967295
 80066da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066de:	3501      	adds	r5, #1
 80066e0:	e7c3      	b.n	800666a <_printf_common+0x46>
 80066e2:	18e1      	adds	r1, r4, r3
 80066e4:	1c5a      	adds	r2, r3, #1
 80066e6:	2030      	movs	r0, #48	; 0x30
 80066e8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066ec:	4422      	add	r2, r4
 80066ee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066f6:	3302      	adds	r3, #2
 80066f8:	e7c5      	b.n	8006686 <_printf_common+0x62>
 80066fa:	2301      	movs	r3, #1
 80066fc:	4622      	mov	r2, r4
 80066fe:	4639      	mov	r1, r7
 8006700:	4630      	mov	r0, r6
 8006702:	47c0      	blx	r8
 8006704:	3001      	adds	r0, #1
 8006706:	d0e6      	beq.n	80066d6 <_printf_common+0xb2>
 8006708:	f109 0901 	add.w	r9, r9, #1
 800670c:	e7d8      	b.n	80066c0 <_printf_common+0x9c>
	...

08006710 <_printf_i>:
 8006710:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006714:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006718:	460c      	mov	r4, r1
 800671a:	7e09      	ldrb	r1, [r1, #24]
 800671c:	b085      	sub	sp, #20
 800671e:	296e      	cmp	r1, #110	; 0x6e
 8006720:	4617      	mov	r7, r2
 8006722:	4606      	mov	r6, r0
 8006724:	4698      	mov	r8, r3
 8006726:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006728:	f000 80b3 	beq.w	8006892 <_printf_i+0x182>
 800672c:	d822      	bhi.n	8006774 <_printf_i+0x64>
 800672e:	2963      	cmp	r1, #99	; 0x63
 8006730:	d036      	beq.n	80067a0 <_printf_i+0x90>
 8006732:	d80a      	bhi.n	800674a <_printf_i+0x3a>
 8006734:	2900      	cmp	r1, #0
 8006736:	f000 80b9 	beq.w	80068ac <_printf_i+0x19c>
 800673a:	2958      	cmp	r1, #88	; 0x58
 800673c:	f000 8083 	beq.w	8006846 <_printf_i+0x136>
 8006740:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006744:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006748:	e032      	b.n	80067b0 <_printf_i+0xa0>
 800674a:	2964      	cmp	r1, #100	; 0x64
 800674c:	d001      	beq.n	8006752 <_printf_i+0x42>
 800674e:	2969      	cmp	r1, #105	; 0x69
 8006750:	d1f6      	bne.n	8006740 <_printf_i+0x30>
 8006752:	6820      	ldr	r0, [r4, #0]
 8006754:	6813      	ldr	r3, [r2, #0]
 8006756:	0605      	lsls	r5, r0, #24
 8006758:	f103 0104 	add.w	r1, r3, #4
 800675c:	d52a      	bpl.n	80067b4 <_printf_i+0xa4>
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	6011      	str	r1, [r2, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	da03      	bge.n	800676e <_printf_i+0x5e>
 8006766:	222d      	movs	r2, #45	; 0x2d
 8006768:	425b      	negs	r3, r3
 800676a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800676e:	486f      	ldr	r0, [pc, #444]	; (800692c <_printf_i+0x21c>)
 8006770:	220a      	movs	r2, #10
 8006772:	e039      	b.n	80067e8 <_printf_i+0xd8>
 8006774:	2973      	cmp	r1, #115	; 0x73
 8006776:	f000 809d 	beq.w	80068b4 <_printf_i+0x1a4>
 800677a:	d808      	bhi.n	800678e <_printf_i+0x7e>
 800677c:	296f      	cmp	r1, #111	; 0x6f
 800677e:	d020      	beq.n	80067c2 <_printf_i+0xb2>
 8006780:	2970      	cmp	r1, #112	; 0x70
 8006782:	d1dd      	bne.n	8006740 <_printf_i+0x30>
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	f043 0320 	orr.w	r3, r3, #32
 800678a:	6023      	str	r3, [r4, #0]
 800678c:	e003      	b.n	8006796 <_printf_i+0x86>
 800678e:	2975      	cmp	r1, #117	; 0x75
 8006790:	d017      	beq.n	80067c2 <_printf_i+0xb2>
 8006792:	2978      	cmp	r1, #120	; 0x78
 8006794:	d1d4      	bne.n	8006740 <_printf_i+0x30>
 8006796:	2378      	movs	r3, #120	; 0x78
 8006798:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800679c:	4864      	ldr	r0, [pc, #400]	; (8006930 <_printf_i+0x220>)
 800679e:	e055      	b.n	800684c <_printf_i+0x13c>
 80067a0:	6813      	ldr	r3, [r2, #0]
 80067a2:	1d19      	adds	r1, r3, #4
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6011      	str	r1, [r2, #0]
 80067a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067b0:	2301      	movs	r3, #1
 80067b2:	e08c      	b.n	80068ce <_printf_i+0x1be>
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	6011      	str	r1, [r2, #0]
 80067b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067bc:	bf18      	it	ne
 80067be:	b21b      	sxthne	r3, r3
 80067c0:	e7cf      	b.n	8006762 <_printf_i+0x52>
 80067c2:	6813      	ldr	r3, [r2, #0]
 80067c4:	6825      	ldr	r5, [r4, #0]
 80067c6:	1d18      	adds	r0, r3, #4
 80067c8:	6010      	str	r0, [r2, #0]
 80067ca:	0628      	lsls	r0, r5, #24
 80067cc:	d501      	bpl.n	80067d2 <_printf_i+0xc2>
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	e002      	b.n	80067d8 <_printf_i+0xc8>
 80067d2:	0668      	lsls	r0, r5, #25
 80067d4:	d5fb      	bpl.n	80067ce <_printf_i+0xbe>
 80067d6:	881b      	ldrh	r3, [r3, #0]
 80067d8:	4854      	ldr	r0, [pc, #336]	; (800692c <_printf_i+0x21c>)
 80067da:	296f      	cmp	r1, #111	; 0x6f
 80067dc:	bf14      	ite	ne
 80067de:	220a      	movne	r2, #10
 80067e0:	2208      	moveq	r2, #8
 80067e2:	2100      	movs	r1, #0
 80067e4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80067e8:	6865      	ldr	r5, [r4, #4]
 80067ea:	60a5      	str	r5, [r4, #8]
 80067ec:	2d00      	cmp	r5, #0
 80067ee:	f2c0 8095 	blt.w	800691c <_printf_i+0x20c>
 80067f2:	6821      	ldr	r1, [r4, #0]
 80067f4:	f021 0104 	bic.w	r1, r1, #4
 80067f8:	6021      	str	r1, [r4, #0]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d13d      	bne.n	800687a <_printf_i+0x16a>
 80067fe:	2d00      	cmp	r5, #0
 8006800:	f040 808e 	bne.w	8006920 <_printf_i+0x210>
 8006804:	4665      	mov	r5, ip
 8006806:	2a08      	cmp	r2, #8
 8006808:	d10b      	bne.n	8006822 <_printf_i+0x112>
 800680a:	6823      	ldr	r3, [r4, #0]
 800680c:	07db      	lsls	r3, r3, #31
 800680e:	d508      	bpl.n	8006822 <_printf_i+0x112>
 8006810:	6923      	ldr	r3, [r4, #16]
 8006812:	6862      	ldr	r2, [r4, #4]
 8006814:	429a      	cmp	r2, r3
 8006816:	bfde      	ittt	le
 8006818:	2330      	movle	r3, #48	; 0x30
 800681a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800681e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006822:	ebac 0305 	sub.w	r3, ip, r5
 8006826:	6123      	str	r3, [r4, #16]
 8006828:	f8cd 8000 	str.w	r8, [sp]
 800682c:	463b      	mov	r3, r7
 800682e:	aa03      	add	r2, sp, #12
 8006830:	4621      	mov	r1, r4
 8006832:	4630      	mov	r0, r6
 8006834:	f7ff fef6 	bl	8006624 <_printf_common>
 8006838:	3001      	adds	r0, #1
 800683a:	d14d      	bne.n	80068d8 <_printf_i+0x1c8>
 800683c:	f04f 30ff 	mov.w	r0, #4294967295
 8006840:	b005      	add	sp, #20
 8006842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006846:	4839      	ldr	r0, [pc, #228]	; (800692c <_printf_i+0x21c>)
 8006848:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800684c:	6813      	ldr	r3, [r2, #0]
 800684e:	6821      	ldr	r1, [r4, #0]
 8006850:	1d1d      	adds	r5, r3, #4
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	6015      	str	r5, [r2, #0]
 8006856:	060a      	lsls	r2, r1, #24
 8006858:	d50b      	bpl.n	8006872 <_printf_i+0x162>
 800685a:	07ca      	lsls	r2, r1, #31
 800685c:	bf44      	itt	mi
 800685e:	f041 0120 	orrmi.w	r1, r1, #32
 8006862:	6021      	strmi	r1, [r4, #0]
 8006864:	b91b      	cbnz	r3, 800686e <_printf_i+0x15e>
 8006866:	6822      	ldr	r2, [r4, #0]
 8006868:	f022 0220 	bic.w	r2, r2, #32
 800686c:	6022      	str	r2, [r4, #0]
 800686e:	2210      	movs	r2, #16
 8006870:	e7b7      	b.n	80067e2 <_printf_i+0xd2>
 8006872:	064d      	lsls	r5, r1, #25
 8006874:	bf48      	it	mi
 8006876:	b29b      	uxthmi	r3, r3
 8006878:	e7ef      	b.n	800685a <_printf_i+0x14a>
 800687a:	4665      	mov	r5, ip
 800687c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006880:	fb02 3311 	mls	r3, r2, r1, r3
 8006884:	5cc3      	ldrb	r3, [r0, r3]
 8006886:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800688a:	460b      	mov	r3, r1
 800688c:	2900      	cmp	r1, #0
 800688e:	d1f5      	bne.n	800687c <_printf_i+0x16c>
 8006890:	e7b9      	b.n	8006806 <_printf_i+0xf6>
 8006892:	6813      	ldr	r3, [r2, #0]
 8006894:	6825      	ldr	r5, [r4, #0]
 8006896:	6961      	ldr	r1, [r4, #20]
 8006898:	1d18      	adds	r0, r3, #4
 800689a:	6010      	str	r0, [r2, #0]
 800689c:	0628      	lsls	r0, r5, #24
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	d501      	bpl.n	80068a6 <_printf_i+0x196>
 80068a2:	6019      	str	r1, [r3, #0]
 80068a4:	e002      	b.n	80068ac <_printf_i+0x19c>
 80068a6:	066a      	lsls	r2, r5, #25
 80068a8:	d5fb      	bpl.n	80068a2 <_printf_i+0x192>
 80068aa:	8019      	strh	r1, [r3, #0]
 80068ac:	2300      	movs	r3, #0
 80068ae:	6123      	str	r3, [r4, #16]
 80068b0:	4665      	mov	r5, ip
 80068b2:	e7b9      	b.n	8006828 <_printf_i+0x118>
 80068b4:	6813      	ldr	r3, [r2, #0]
 80068b6:	1d19      	adds	r1, r3, #4
 80068b8:	6011      	str	r1, [r2, #0]
 80068ba:	681d      	ldr	r5, [r3, #0]
 80068bc:	6862      	ldr	r2, [r4, #4]
 80068be:	2100      	movs	r1, #0
 80068c0:	4628      	mov	r0, r5
 80068c2:	f7f9 fcb5 	bl	8000230 <memchr>
 80068c6:	b108      	cbz	r0, 80068cc <_printf_i+0x1bc>
 80068c8:	1b40      	subs	r0, r0, r5
 80068ca:	6060      	str	r0, [r4, #4]
 80068cc:	6863      	ldr	r3, [r4, #4]
 80068ce:	6123      	str	r3, [r4, #16]
 80068d0:	2300      	movs	r3, #0
 80068d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068d6:	e7a7      	b.n	8006828 <_printf_i+0x118>
 80068d8:	6923      	ldr	r3, [r4, #16]
 80068da:	462a      	mov	r2, r5
 80068dc:	4639      	mov	r1, r7
 80068de:	4630      	mov	r0, r6
 80068e0:	47c0      	blx	r8
 80068e2:	3001      	adds	r0, #1
 80068e4:	d0aa      	beq.n	800683c <_printf_i+0x12c>
 80068e6:	6823      	ldr	r3, [r4, #0]
 80068e8:	079b      	lsls	r3, r3, #30
 80068ea:	d413      	bmi.n	8006914 <_printf_i+0x204>
 80068ec:	68e0      	ldr	r0, [r4, #12]
 80068ee:	9b03      	ldr	r3, [sp, #12]
 80068f0:	4298      	cmp	r0, r3
 80068f2:	bfb8      	it	lt
 80068f4:	4618      	movlt	r0, r3
 80068f6:	e7a3      	b.n	8006840 <_printf_i+0x130>
 80068f8:	2301      	movs	r3, #1
 80068fa:	464a      	mov	r2, r9
 80068fc:	4639      	mov	r1, r7
 80068fe:	4630      	mov	r0, r6
 8006900:	47c0      	blx	r8
 8006902:	3001      	adds	r0, #1
 8006904:	d09a      	beq.n	800683c <_printf_i+0x12c>
 8006906:	3501      	adds	r5, #1
 8006908:	68e3      	ldr	r3, [r4, #12]
 800690a:	9a03      	ldr	r2, [sp, #12]
 800690c:	1a9b      	subs	r3, r3, r2
 800690e:	42ab      	cmp	r3, r5
 8006910:	dcf2      	bgt.n	80068f8 <_printf_i+0x1e8>
 8006912:	e7eb      	b.n	80068ec <_printf_i+0x1dc>
 8006914:	2500      	movs	r5, #0
 8006916:	f104 0919 	add.w	r9, r4, #25
 800691a:	e7f5      	b.n	8006908 <_printf_i+0x1f8>
 800691c:	2b00      	cmp	r3, #0
 800691e:	d1ac      	bne.n	800687a <_printf_i+0x16a>
 8006920:	7803      	ldrb	r3, [r0, #0]
 8006922:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006926:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800692a:	e76c      	b.n	8006806 <_printf_i+0xf6>
 800692c:	0800a652 	.word	0x0800a652
 8006930:	0800a663 	.word	0x0800a663

08006934 <_scanf_float>:
 8006934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006938:	469a      	mov	sl, r3
 800693a:	688b      	ldr	r3, [r1, #8]
 800693c:	4616      	mov	r6, r2
 800693e:	1e5a      	subs	r2, r3, #1
 8006940:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006944:	b087      	sub	sp, #28
 8006946:	bf83      	ittte	hi
 8006948:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800694c:	189b      	addhi	r3, r3, r2
 800694e:	9301      	strhi	r3, [sp, #4]
 8006950:	2300      	movls	r3, #0
 8006952:	bf86      	itte	hi
 8006954:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006958:	608b      	strhi	r3, [r1, #8]
 800695a:	9301      	strls	r3, [sp, #4]
 800695c:	680b      	ldr	r3, [r1, #0]
 800695e:	4688      	mov	r8, r1
 8006960:	f04f 0b00 	mov.w	fp, #0
 8006964:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006968:	f848 3b1c 	str.w	r3, [r8], #28
 800696c:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006970:	4607      	mov	r7, r0
 8006972:	460c      	mov	r4, r1
 8006974:	4645      	mov	r5, r8
 8006976:	465a      	mov	r2, fp
 8006978:	46d9      	mov	r9, fp
 800697a:	f8cd b008 	str.w	fp, [sp, #8]
 800697e:	68a1      	ldr	r1, [r4, #8]
 8006980:	b181      	cbz	r1, 80069a4 <_scanf_float+0x70>
 8006982:	6833      	ldr	r3, [r6, #0]
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	2b49      	cmp	r3, #73	; 0x49
 8006988:	d071      	beq.n	8006a6e <_scanf_float+0x13a>
 800698a:	d84d      	bhi.n	8006a28 <_scanf_float+0xf4>
 800698c:	2b39      	cmp	r3, #57	; 0x39
 800698e:	d840      	bhi.n	8006a12 <_scanf_float+0xde>
 8006990:	2b31      	cmp	r3, #49	; 0x31
 8006992:	f080 8088 	bcs.w	8006aa6 <_scanf_float+0x172>
 8006996:	2b2d      	cmp	r3, #45	; 0x2d
 8006998:	f000 8090 	beq.w	8006abc <_scanf_float+0x188>
 800699c:	d815      	bhi.n	80069ca <_scanf_float+0x96>
 800699e:	2b2b      	cmp	r3, #43	; 0x2b
 80069a0:	f000 808c 	beq.w	8006abc <_scanf_float+0x188>
 80069a4:	f1b9 0f00 	cmp.w	r9, #0
 80069a8:	d003      	beq.n	80069b2 <_scanf_float+0x7e>
 80069aa:	6823      	ldr	r3, [r4, #0]
 80069ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069b0:	6023      	str	r3, [r4, #0]
 80069b2:	3a01      	subs	r2, #1
 80069b4:	2a01      	cmp	r2, #1
 80069b6:	f200 80ea 	bhi.w	8006b8e <_scanf_float+0x25a>
 80069ba:	4545      	cmp	r5, r8
 80069bc:	f200 80dc 	bhi.w	8006b78 <_scanf_float+0x244>
 80069c0:	2601      	movs	r6, #1
 80069c2:	4630      	mov	r0, r6
 80069c4:	b007      	add	sp, #28
 80069c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ca:	2b2e      	cmp	r3, #46	; 0x2e
 80069cc:	f000 809f 	beq.w	8006b0e <_scanf_float+0x1da>
 80069d0:	2b30      	cmp	r3, #48	; 0x30
 80069d2:	d1e7      	bne.n	80069a4 <_scanf_float+0x70>
 80069d4:	6820      	ldr	r0, [r4, #0]
 80069d6:	f410 7f80 	tst.w	r0, #256	; 0x100
 80069da:	d064      	beq.n	8006aa6 <_scanf_float+0x172>
 80069dc:	9b01      	ldr	r3, [sp, #4]
 80069de:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80069e2:	6020      	str	r0, [r4, #0]
 80069e4:	f109 0901 	add.w	r9, r9, #1
 80069e8:	b11b      	cbz	r3, 80069f2 <_scanf_float+0xbe>
 80069ea:	3b01      	subs	r3, #1
 80069ec:	3101      	adds	r1, #1
 80069ee:	9301      	str	r3, [sp, #4]
 80069f0:	60a1      	str	r1, [r4, #8]
 80069f2:	68a3      	ldr	r3, [r4, #8]
 80069f4:	3b01      	subs	r3, #1
 80069f6:	60a3      	str	r3, [r4, #8]
 80069f8:	6923      	ldr	r3, [r4, #16]
 80069fa:	3301      	adds	r3, #1
 80069fc:	6123      	str	r3, [r4, #16]
 80069fe:	6873      	ldr	r3, [r6, #4]
 8006a00:	3b01      	subs	r3, #1
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	6073      	str	r3, [r6, #4]
 8006a06:	f340 80ac 	ble.w	8006b62 <_scanf_float+0x22e>
 8006a0a:	6833      	ldr	r3, [r6, #0]
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	6033      	str	r3, [r6, #0]
 8006a10:	e7b5      	b.n	800697e <_scanf_float+0x4a>
 8006a12:	2b45      	cmp	r3, #69	; 0x45
 8006a14:	f000 8085 	beq.w	8006b22 <_scanf_float+0x1ee>
 8006a18:	2b46      	cmp	r3, #70	; 0x46
 8006a1a:	d06a      	beq.n	8006af2 <_scanf_float+0x1be>
 8006a1c:	2b41      	cmp	r3, #65	; 0x41
 8006a1e:	d1c1      	bne.n	80069a4 <_scanf_float+0x70>
 8006a20:	2a01      	cmp	r2, #1
 8006a22:	d1bf      	bne.n	80069a4 <_scanf_float+0x70>
 8006a24:	2202      	movs	r2, #2
 8006a26:	e046      	b.n	8006ab6 <_scanf_float+0x182>
 8006a28:	2b65      	cmp	r3, #101	; 0x65
 8006a2a:	d07a      	beq.n	8006b22 <_scanf_float+0x1ee>
 8006a2c:	d818      	bhi.n	8006a60 <_scanf_float+0x12c>
 8006a2e:	2b54      	cmp	r3, #84	; 0x54
 8006a30:	d066      	beq.n	8006b00 <_scanf_float+0x1cc>
 8006a32:	d811      	bhi.n	8006a58 <_scanf_float+0x124>
 8006a34:	2b4e      	cmp	r3, #78	; 0x4e
 8006a36:	d1b5      	bne.n	80069a4 <_scanf_float+0x70>
 8006a38:	2a00      	cmp	r2, #0
 8006a3a:	d146      	bne.n	8006aca <_scanf_float+0x196>
 8006a3c:	f1b9 0f00 	cmp.w	r9, #0
 8006a40:	d145      	bne.n	8006ace <_scanf_float+0x19a>
 8006a42:	6821      	ldr	r1, [r4, #0]
 8006a44:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006a48:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006a4c:	d13f      	bne.n	8006ace <_scanf_float+0x19a>
 8006a4e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006a52:	6021      	str	r1, [r4, #0]
 8006a54:	2201      	movs	r2, #1
 8006a56:	e02e      	b.n	8006ab6 <_scanf_float+0x182>
 8006a58:	2b59      	cmp	r3, #89	; 0x59
 8006a5a:	d01e      	beq.n	8006a9a <_scanf_float+0x166>
 8006a5c:	2b61      	cmp	r3, #97	; 0x61
 8006a5e:	e7de      	b.n	8006a1e <_scanf_float+0xea>
 8006a60:	2b6e      	cmp	r3, #110	; 0x6e
 8006a62:	d0e9      	beq.n	8006a38 <_scanf_float+0x104>
 8006a64:	d815      	bhi.n	8006a92 <_scanf_float+0x15e>
 8006a66:	2b66      	cmp	r3, #102	; 0x66
 8006a68:	d043      	beq.n	8006af2 <_scanf_float+0x1be>
 8006a6a:	2b69      	cmp	r3, #105	; 0x69
 8006a6c:	d19a      	bne.n	80069a4 <_scanf_float+0x70>
 8006a6e:	f1bb 0f00 	cmp.w	fp, #0
 8006a72:	d138      	bne.n	8006ae6 <_scanf_float+0x1b2>
 8006a74:	f1b9 0f00 	cmp.w	r9, #0
 8006a78:	d197      	bne.n	80069aa <_scanf_float+0x76>
 8006a7a:	6821      	ldr	r1, [r4, #0]
 8006a7c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006a80:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006a84:	d195      	bne.n	80069b2 <_scanf_float+0x7e>
 8006a86:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006a8a:	6021      	str	r1, [r4, #0]
 8006a8c:	f04f 0b01 	mov.w	fp, #1
 8006a90:	e011      	b.n	8006ab6 <_scanf_float+0x182>
 8006a92:	2b74      	cmp	r3, #116	; 0x74
 8006a94:	d034      	beq.n	8006b00 <_scanf_float+0x1cc>
 8006a96:	2b79      	cmp	r3, #121	; 0x79
 8006a98:	d184      	bne.n	80069a4 <_scanf_float+0x70>
 8006a9a:	f1bb 0f07 	cmp.w	fp, #7
 8006a9e:	d181      	bne.n	80069a4 <_scanf_float+0x70>
 8006aa0:	f04f 0b08 	mov.w	fp, #8
 8006aa4:	e007      	b.n	8006ab6 <_scanf_float+0x182>
 8006aa6:	eb12 0f0b 	cmn.w	r2, fp
 8006aaa:	f47f af7b 	bne.w	80069a4 <_scanf_float+0x70>
 8006aae:	6821      	ldr	r1, [r4, #0]
 8006ab0:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006ab4:	6021      	str	r1, [r4, #0]
 8006ab6:	702b      	strb	r3, [r5, #0]
 8006ab8:	3501      	adds	r5, #1
 8006aba:	e79a      	b.n	80069f2 <_scanf_float+0xbe>
 8006abc:	6821      	ldr	r1, [r4, #0]
 8006abe:	0608      	lsls	r0, r1, #24
 8006ac0:	f57f af70 	bpl.w	80069a4 <_scanf_float+0x70>
 8006ac4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006ac8:	e7f4      	b.n	8006ab4 <_scanf_float+0x180>
 8006aca:	2a02      	cmp	r2, #2
 8006acc:	d047      	beq.n	8006b5e <_scanf_float+0x22a>
 8006ace:	f1bb 0f01 	cmp.w	fp, #1
 8006ad2:	d003      	beq.n	8006adc <_scanf_float+0x1a8>
 8006ad4:	f1bb 0f04 	cmp.w	fp, #4
 8006ad8:	f47f af64 	bne.w	80069a4 <_scanf_float+0x70>
 8006adc:	f10b 0b01 	add.w	fp, fp, #1
 8006ae0:	fa5f fb8b 	uxtb.w	fp, fp
 8006ae4:	e7e7      	b.n	8006ab6 <_scanf_float+0x182>
 8006ae6:	f1bb 0f03 	cmp.w	fp, #3
 8006aea:	d0f7      	beq.n	8006adc <_scanf_float+0x1a8>
 8006aec:	f1bb 0f05 	cmp.w	fp, #5
 8006af0:	e7f2      	b.n	8006ad8 <_scanf_float+0x1a4>
 8006af2:	f1bb 0f02 	cmp.w	fp, #2
 8006af6:	f47f af55 	bne.w	80069a4 <_scanf_float+0x70>
 8006afa:	f04f 0b03 	mov.w	fp, #3
 8006afe:	e7da      	b.n	8006ab6 <_scanf_float+0x182>
 8006b00:	f1bb 0f06 	cmp.w	fp, #6
 8006b04:	f47f af4e 	bne.w	80069a4 <_scanf_float+0x70>
 8006b08:	f04f 0b07 	mov.w	fp, #7
 8006b0c:	e7d3      	b.n	8006ab6 <_scanf_float+0x182>
 8006b0e:	6821      	ldr	r1, [r4, #0]
 8006b10:	0588      	lsls	r0, r1, #22
 8006b12:	f57f af47 	bpl.w	80069a4 <_scanf_float+0x70>
 8006b16:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006b1a:	6021      	str	r1, [r4, #0]
 8006b1c:	f8cd 9008 	str.w	r9, [sp, #8]
 8006b20:	e7c9      	b.n	8006ab6 <_scanf_float+0x182>
 8006b22:	6821      	ldr	r1, [r4, #0]
 8006b24:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8006b28:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006b2c:	d006      	beq.n	8006b3c <_scanf_float+0x208>
 8006b2e:	0548      	lsls	r0, r1, #21
 8006b30:	f57f af38 	bpl.w	80069a4 <_scanf_float+0x70>
 8006b34:	f1b9 0f00 	cmp.w	r9, #0
 8006b38:	f43f af3b 	beq.w	80069b2 <_scanf_float+0x7e>
 8006b3c:	0588      	lsls	r0, r1, #22
 8006b3e:	bf58      	it	pl
 8006b40:	9802      	ldrpl	r0, [sp, #8]
 8006b42:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006b46:	bf58      	it	pl
 8006b48:	eba9 0000 	subpl.w	r0, r9, r0
 8006b4c:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006b50:	bf58      	it	pl
 8006b52:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006b56:	6021      	str	r1, [r4, #0]
 8006b58:	f04f 0900 	mov.w	r9, #0
 8006b5c:	e7ab      	b.n	8006ab6 <_scanf_float+0x182>
 8006b5e:	2203      	movs	r2, #3
 8006b60:	e7a9      	b.n	8006ab6 <_scanf_float+0x182>
 8006b62:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b66:	9205      	str	r2, [sp, #20]
 8006b68:	4631      	mov	r1, r6
 8006b6a:	4638      	mov	r0, r7
 8006b6c:	4798      	blx	r3
 8006b6e:	9a05      	ldr	r2, [sp, #20]
 8006b70:	2800      	cmp	r0, #0
 8006b72:	f43f af04 	beq.w	800697e <_scanf_float+0x4a>
 8006b76:	e715      	b.n	80069a4 <_scanf_float+0x70>
 8006b78:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b7c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006b80:	4632      	mov	r2, r6
 8006b82:	4638      	mov	r0, r7
 8006b84:	4798      	blx	r3
 8006b86:	6923      	ldr	r3, [r4, #16]
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	6123      	str	r3, [r4, #16]
 8006b8c:	e715      	b.n	80069ba <_scanf_float+0x86>
 8006b8e:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006b92:	2b06      	cmp	r3, #6
 8006b94:	d80a      	bhi.n	8006bac <_scanf_float+0x278>
 8006b96:	f1bb 0f02 	cmp.w	fp, #2
 8006b9a:	d968      	bls.n	8006c6e <_scanf_float+0x33a>
 8006b9c:	f1ab 0b03 	sub.w	fp, fp, #3
 8006ba0:	fa5f fb8b 	uxtb.w	fp, fp
 8006ba4:	eba5 0b0b 	sub.w	fp, r5, fp
 8006ba8:	455d      	cmp	r5, fp
 8006baa:	d14b      	bne.n	8006c44 <_scanf_float+0x310>
 8006bac:	6823      	ldr	r3, [r4, #0]
 8006bae:	05da      	lsls	r2, r3, #23
 8006bb0:	d51f      	bpl.n	8006bf2 <_scanf_float+0x2be>
 8006bb2:	055b      	lsls	r3, r3, #21
 8006bb4:	d468      	bmi.n	8006c88 <_scanf_float+0x354>
 8006bb6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006bba:	6923      	ldr	r3, [r4, #16]
 8006bbc:	2965      	cmp	r1, #101	; 0x65
 8006bbe:	f103 33ff 	add.w	r3, r3, #4294967295
 8006bc2:	f105 3bff 	add.w	fp, r5, #4294967295
 8006bc6:	6123      	str	r3, [r4, #16]
 8006bc8:	d00d      	beq.n	8006be6 <_scanf_float+0x2b2>
 8006bca:	2945      	cmp	r1, #69	; 0x45
 8006bcc:	d00b      	beq.n	8006be6 <_scanf_float+0x2b2>
 8006bce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bd2:	4632      	mov	r2, r6
 8006bd4:	4638      	mov	r0, r7
 8006bd6:	4798      	blx	r3
 8006bd8:	6923      	ldr	r3, [r4, #16]
 8006bda:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8006bde:	3b01      	subs	r3, #1
 8006be0:	f1a5 0b02 	sub.w	fp, r5, #2
 8006be4:	6123      	str	r3, [r4, #16]
 8006be6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bea:	4632      	mov	r2, r6
 8006bec:	4638      	mov	r0, r7
 8006bee:	4798      	blx	r3
 8006bf0:	465d      	mov	r5, fp
 8006bf2:	6826      	ldr	r6, [r4, #0]
 8006bf4:	f016 0610 	ands.w	r6, r6, #16
 8006bf8:	d17a      	bne.n	8006cf0 <_scanf_float+0x3bc>
 8006bfa:	702e      	strb	r6, [r5, #0]
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c06:	d142      	bne.n	8006c8e <_scanf_float+0x35a>
 8006c08:	9b02      	ldr	r3, [sp, #8]
 8006c0a:	eba9 0303 	sub.w	r3, r9, r3
 8006c0e:	425a      	negs	r2, r3
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d149      	bne.n	8006ca8 <_scanf_float+0x374>
 8006c14:	2200      	movs	r2, #0
 8006c16:	4641      	mov	r1, r8
 8006c18:	4638      	mov	r0, r7
 8006c1a:	f000 ff71 	bl	8007b00 <_strtod_r>
 8006c1e:	6825      	ldr	r5, [r4, #0]
 8006c20:	f8da 3000 	ldr.w	r3, [sl]
 8006c24:	f015 0f02 	tst.w	r5, #2
 8006c28:	f103 0204 	add.w	r2, r3, #4
 8006c2c:	ec59 8b10 	vmov	r8, r9, d0
 8006c30:	f8ca 2000 	str.w	r2, [sl]
 8006c34:	d043      	beq.n	8006cbe <_scanf_float+0x38a>
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	e9c3 8900 	strd	r8, r9, [r3]
 8006c3c:	68e3      	ldr	r3, [r4, #12]
 8006c3e:	3301      	adds	r3, #1
 8006c40:	60e3      	str	r3, [r4, #12]
 8006c42:	e6be      	b.n	80069c2 <_scanf_float+0x8e>
 8006c44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c48:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c4c:	4632      	mov	r2, r6
 8006c4e:	4638      	mov	r0, r7
 8006c50:	4798      	blx	r3
 8006c52:	6923      	ldr	r3, [r4, #16]
 8006c54:	3b01      	subs	r3, #1
 8006c56:	6123      	str	r3, [r4, #16]
 8006c58:	e7a6      	b.n	8006ba8 <_scanf_float+0x274>
 8006c5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c5e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c62:	4632      	mov	r2, r6
 8006c64:	4638      	mov	r0, r7
 8006c66:	4798      	blx	r3
 8006c68:	6923      	ldr	r3, [r4, #16]
 8006c6a:	3b01      	subs	r3, #1
 8006c6c:	6123      	str	r3, [r4, #16]
 8006c6e:	4545      	cmp	r5, r8
 8006c70:	d8f3      	bhi.n	8006c5a <_scanf_float+0x326>
 8006c72:	e6a5      	b.n	80069c0 <_scanf_float+0x8c>
 8006c74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c78:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c7c:	4632      	mov	r2, r6
 8006c7e:	4638      	mov	r0, r7
 8006c80:	4798      	blx	r3
 8006c82:	6923      	ldr	r3, [r4, #16]
 8006c84:	3b01      	subs	r3, #1
 8006c86:	6123      	str	r3, [r4, #16]
 8006c88:	4545      	cmp	r5, r8
 8006c8a:	d8f3      	bhi.n	8006c74 <_scanf_float+0x340>
 8006c8c:	e698      	b.n	80069c0 <_scanf_float+0x8c>
 8006c8e:	9b03      	ldr	r3, [sp, #12]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d0bf      	beq.n	8006c14 <_scanf_float+0x2e0>
 8006c94:	9904      	ldr	r1, [sp, #16]
 8006c96:	230a      	movs	r3, #10
 8006c98:	4632      	mov	r2, r6
 8006c9a:	3101      	adds	r1, #1
 8006c9c:	4638      	mov	r0, r7
 8006c9e:	f000 ffbb 	bl	8007c18 <_strtol_r>
 8006ca2:	9b03      	ldr	r3, [sp, #12]
 8006ca4:	9d04      	ldr	r5, [sp, #16]
 8006ca6:	1ac2      	subs	r2, r0, r3
 8006ca8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006cac:	429d      	cmp	r5, r3
 8006cae:	bf28      	it	cs
 8006cb0:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006cb4:	490f      	ldr	r1, [pc, #60]	; (8006cf4 <_scanf_float+0x3c0>)
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f000 f8f2 	bl	8006ea0 <siprintf>
 8006cbc:	e7aa      	b.n	8006c14 <_scanf_float+0x2e0>
 8006cbe:	f015 0504 	ands.w	r5, r5, #4
 8006cc2:	d1b8      	bne.n	8006c36 <_scanf_float+0x302>
 8006cc4:	681f      	ldr	r7, [r3, #0]
 8006cc6:	ee10 2a10 	vmov	r2, s0
 8006cca:	464b      	mov	r3, r9
 8006ccc:	ee10 0a10 	vmov	r0, s0
 8006cd0:	4649      	mov	r1, r9
 8006cd2:	f7f9 ff53 	bl	8000b7c <__aeabi_dcmpun>
 8006cd6:	b128      	cbz	r0, 8006ce4 <_scanf_float+0x3b0>
 8006cd8:	4628      	mov	r0, r5
 8006cda:	f000 f8db 	bl	8006e94 <nanf>
 8006cde:	ed87 0a00 	vstr	s0, [r7]
 8006ce2:	e7ab      	b.n	8006c3c <_scanf_float+0x308>
 8006ce4:	4640      	mov	r0, r8
 8006ce6:	4649      	mov	r1, r9
 8006ce8:	f7f9 ffa6 	bl	8000c38 <__aeabi_d2f>
 8006cec:	6038      	str	r0, [r7, #0]
 8006cee:	e7a5      	b.n	8006c3c <_scanf_float+0x308>
 8006cf0:	2600      	movs	r6, #0
 8006cf2:	e666      	b.n	80069c2 <_scanf_float+0x8e>
 8006cf4:	0800a674 	.word	0x0800a674

08006cf8 <iprintf>:
 8006cf8:	b40f      	push	{r0, r1, r2, r3}
 8006cfa:	4b0a      	ldr	r3, [pc, #40]	; (8006d24 <iprintf+0x2c>)
 8006cfc:	b513      	push	{r0, r1, r4, lr}
 8006cfe:	681c      	ldr	r4, [r3, #0]
 8006d00:	b124      	cbz	r4, 8006d0c <iprintf+0x14>
 8006d02:	69a3      	ldr	r3, [r4, #24]
 8006d04:	b913      	cbnz	r3, 8006d0c <iprintf+0x14>
 8006d06:	4620      	mov	r0, r4
 8006d08:	f001 ff8e 	bl	8008c28 <__sinit>
 8006d0c:	ab05      	add	r3, sp, #20
 8006d0e:	9a04      	ldr	r2, [sp, #16]
 8006d10:	68a1      	ldr	r1, [r4, #8]
 8006d12:	9301      	str	r3, [sp, #4]
 8006d14:	4620      	mov	r0, r4
 8006d16:	f003 f9fb 	bl	800a110 <_vfiprintf_r>
 8006d1a:	b002      	add	sp, #8
 8006d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d20:	b004      	add	sp, #16
 8006d22:	4770      	bx	lr
 8006d24:	20000014 	.word	0x20000014

08006d28 <setbuf>:
 8006d28:	2900      	cmp	r1, #0
 8006d2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d2e:	bf0c      	ite	eq
 8006d30:	2202      	moveq	r2, #2
 8006d32:	2200      	movne	r2, #0
 8006d34:	f000 b800 	b.w	8006d38 <setvbuf>

08006d38 <setvbuf>:
 8006d38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d3c:	461d      	mov	r5, r3
 8006d3e:	4b51      	ldr	r3, [pc, #324]	; (8006e84 <setvbuf+0x14c>)
 8006d40:	681e      	ldr	r6, [r3, #0]
 8006d42:	4604      	mov	r4, r0
 8006d44:	460f      	mov	r7, r1
 8006d46:	4690      	mov	r8, r2
 8006d48:	b126      	cbz	r6, 8006d54 <setvbuf+0x1c>
 8006d4a:	69b3      	ldr	r3, [r6, #24]
 8006d4c:	b913      	cbnz	r3, 8006d54 <setvbuf+0x1c>
 8006d4e:	4630      	mov	r0, r6
 8006d50:	f001 ff6a 	bl	8008c28 <__sinit>
 8006d54:	4b4c      	ldr	r3, [pc, #304]	; (8006e88 <setvbuf+0x150>)
 8006d56:	429c      	cmp	r4, r3
 8006d58:	d152      	bne.n	8006e00 <setvbuf+0xc8>
 8006d5a:	6874      	ldr	r4, [r6, #4]
 8006d5c:	f1b8 0f02 	cmp.w	r8, #2
 8006d60:	d006      	beq.n	8006d70 <setvbuf+0x38>
 8006d62:	f1b8 0f01 	cmp.w	r8, #1
 8006d66:	f200 8089 	bhi.w	8006e7c <setvbuf+0x144>
 8006d6a:	2d00      	cmp	r5, #0
 8006d6c:	f2c0 8086 	blt.w	8006e7c <setvbuf+0x144>
 8006d70:	4621      	mov	r1, r4
 8006d72:	4630      	mov	r0, r6
 8006d74:	f001 feee 	bl	8008b54 <_fflush_r>
 8006d78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d7a:	b141      	cbz	r1, 8006d8e <setvbuf+0x56>
 8006d7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d80:	4299      	cmp	r1, r3
 8006d82:	d002      	beq.n	8006d8a <setvbuf+0x52>
 8006d84:	4630      	mov	r0, r6
 8006d86:	f002 ff9f 	bl	8009cc8 <_free_r>
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	6363      	str	r3, [r4, #52]	; 0x34
 8006d8e:	2300      	movs	r3, #0
 8006d90:	61a3      	str	r3, [r4, #24]
 8006d92:	6063      	str	r3, [r4, #4]
 8006d94:	89a3      	ldrh	r3, [r4, #12]
 8006d96:	061b      	lsls	r3, r3, #24
 8006d98:	d503      	bpl.n	8006da2 <setvbuf+0x6a>
 8006d9a:	6921      	ldr	r1, [r4, #16]
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	f002 ff93 	bl	8009cc8 <_free_r>
 8006da2:	89a3      	ldrh	r3, [r4, #12]
 8006da4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006da8:	f023 0303 	bic.w	r3, r3, #3
 8006dac:	f1b8 0f02 	cmp.w	r8, #2
 8006db0:	81a3      	strh	r3, [r4, #12]
 8006db2:	d05d      	beq.n	8006e70 <setvbuf+0x138>
 8006db4:	ab01      	add	r3, sp, #4
 8006db6:	466a      	mov	r2, sp
 8006db8:	4621      	mov	r1, r4
 8006dba:	4630      	mov	r0, r6
 8006dbc:	f002 faf8 	bl	80093b0 <__swhatbuf_r>
 8006dc0:	89a3      	ldrh	r3, [r4, #12]
 8006dc2:	4318      	orrs	r0, r3
 8006dc4:	81a0      	strh	r0, [r4, #12]
 8006dc6:	bb2d      	cbnz	r5, 8006e14 <setvbuf+0xdc>
 8006dc8:	9d00      	ldr	r5, [sp, #0]
 8006dca:	4628      	mov	r0, r5
 8006dcc:	f002 fb54 	bl	8009478 <malloc>
 8006dd0:	4607      	mov	r7, r0
 8006dd2:	2800      	cmp	r0, #0
 8006dd4:	d14e      	bne.n	8006e74 <setvbuf+0x13c>
 8006dd6:	f8dd 9000 	ldr.w	r9, [sp]
 8006dda:	45a9      	cmp	r9, r5
 8006ddc:	d13c      	bne.n	8006e58 <setvbuf+0x120>
 8006dde:	f04f 30ff 	mov.w	r0, #4294967295
 8006de2:	89a3      	ldrh	r3, [r4, #12]
 8006de4:	f043 0302 	orr.w	r3, r3, #2
 8006de8:	81a3      	strh	r3, [r4, #12]
 8006dea:	2300      	movs	r3, #0
 8006dec:	60a3      	str	r3, [r4, #8]
 8006dee:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006df2:	6023      	str	r3, [r4, #0]
 8006df4:	6123      	str	r3, [r4, #16]
 8006df6:	2301      	movs	r3, #1
 8006df8:	6163      	str	r3, [r4, #20]
 8006dfa:	b003      	add	sp, #12
 8006dfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e00:	4b22      	ldr	r3, [pc, #136]	; (8006e8c <setvbuf+0x154>)
 8006e02:	429c      	cmp	r4, r3
 8006e04:	d101      	bne.n	8006e0a <setvbuf+0xd2>
 8006e06:	68b4      	ldr	r4, [r6, #8]
 8006e08:	e7a8      	b.n	8006d5c <setvbuf+0x24>
 8006e0a:	4b21      	ldr	r3, [pc, #132]	; (8006e90 <setvbuf+0x158>)
 8006e0c:	429c      	cmp	r4, r3
 8006e0e:	bf08      	it	eq
 8006e10:	68f4      	ldreq	r4, [r6, #12]
 8006e12:	e7a3      	b.n	8006d5c <setvbuf+0x24>
 8006e14:	2f00      	cmp	r7, #0
 8006e16:	d0d8      	beq.n	8006dca <setvbuf+0x92>
 8006e18:	69b3      	ldr	r3, [r6, #24]
 8006e1a:	b913      	cbnz	r3, 8006e22 <setvbuf+0xea>
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	f001 ff03 	bl	8008c28 <__sinit>
 8006e22:	f1b8 0f01 	cmp.w	r8, #1
 8006e26:	bf08      	it	eq
 8006e28:	89a3      	ldrheq	r3, [r4, #12]
 8006e2a:	6027      	str	r7, [r4, #0]
 8006e2c:	bf04      	itt	eq
 8006e2e:	f043 0301 	orreq.w	r3, r3, #1
 8006e32:	81a3      	strheq	r3, [r4, #12]
 8006e34:	89a3      	ldrh	r3, [r4, #12]
 8006e36:	f013 0008 	ands.w	r0, r3, #8
 8006e3a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8006e3e:	d01b      	beq.n	8006e78 <setvbuf+0x140>
 8006e40:	f013 0001 	ands.w	r0, r3, #1
 8006e44:	bf18      	it	ne
 8006e46:	426d      	negne	r5, r5
 8006e48:	f04f 0300 	mov.w	r3, #0
 8006e4c:	bf1d      	ittte	ne
 8006e4e:	60a3      	strne	r3, [r4, #8]
 8006e50:	61a5      	strne	r5, [r4, #24]
 8006e52:	4618      	movne	r0, r3
 8006e54:	60a5      	streq	r5, [r4, #8]
 8006e56:	e7d0      	b.n	8006dfa <setvbuf+0xc2>
 8006e58:	4648      	mov	r0, r9
 8006e5a:	f002 fb0d 	bl	8009478 <malloc>
 8006e5e:	4607      	mov	r7, r0
 8006e60:	2800      	cmp	r0, #0
 8006e62:	d0bc      	beq.n	8006dde <setvbuf+0xa6>
 8006e64:	89a3      	ldrh	r3, [r4, #12]
 8006e66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e6a:	81a3      	strh	r3, [r4, #12]
 8006e6c:	464d      	mov	r5, r9
 8006e6e:	e7d3      	b.n	8006e18 <setvbuf+0xe0>
 8006e70:	2000      	movs	r0, #0
 8006e72:	e7b6      	b.n	8006de2 <setvbuf+0xaa>
 8006e74:	46a9      	mov	r9, r5
 8006e76:	e7f5      	b.n	8006e64 <setvbuf+0x12c>
 8006e78:	60a0      	str	r0, [r4, #8]
 8006e7a:	e7be      	b.n	8006dfa <setvbuf+0xc2>
 8006e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e80:	e7bb      	b.n	8006dfa <setvbuf+0xc2>
 8006e82:	bf00      	nop
 8006e84:	20000014 	.word	0x20000014
 8006e88:	0800a700 	.word	0x0800a700
 8006e8c:	0800a720 	.word	0x0800a720
 8006e90:	0800a6e0 	.word	0x0800a6e0

08006e94 <nanf>:
 8006e94:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006e9c <nanf+0x8>
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	7fc00000 	.word	0x7fc00000

08006ea0 <siprintf>:
 8006ea0:	b40e      	push	{r1, r2, r3}
 8006ea2:	b500      	push	{lr}
 8006ea4:	b09c      	sub	sp, #112	; 0x70
 8006ea6:	ab1d      	add	r3, sp, #116	; 0x74
 8006ea8:	9002      	str	r0, [sp, #8]
 8006eaa:	9006      	str	r0, [sp, #24]
 8006eac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006eb0:	4809      	ldr	r0, [pc, #36]	; (8006ed8 <siprintf+0x38>)
 8006eb2:	9107      	str	r1, [sp, #28]
 8006eb4:	9104      	str	r1, [sp, #16]
 8006eb6:	4909      	ldr	r1, [pc, #36]	; (8006edc <siprintf+0x3c>)
 8006eb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ebc:	9105      	str	r1, [sp, #20]
 8006ebe:	6800      	ldr	r0, [r0, #0]
 8006ec0:	9301      	str	r3, [sp, #4]
 8006ec2:	a902      	add	r1, sp, #8
 8006ec4:	f003 f802 	bl	8009ecc <_svfiprintf_r>
 8006ec8:	9b02      	ldr	r3, [sp, #8]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	701a      	strb	r2, [r3, #0]
 8006ece:	b01c      	add	sp, #112	; 0x70
 8006ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ed4:	b003      	add	sp, #12
 8006ed6:	4770      	bx	lr
 8006ed8:	20000014 	.word	0x20000014
 8006edc:	ffff0208 	.word	0xffff0208

08006ee0 <sulp>:
 8006ee0:	b570      	push	{r4, r5, r6, lr}
 8006ee2:	4604      	mov	r4, r0
 8006ee4:	460d      	mov	r5, r1
 8006ee6:	ec45 4b10 	vmov	d0, r4, r5
 8006eea:	4616      	mov	r6, r2
 8006eec:	f002 fdaa 	bl	8009a44 <__ulp>
 8006ef0:	ec51 0b10 	vmov	r0, r1, d0
 8006ef4:	b17e      	cbz	r6, 8006f16 <sulp+0x36>
 8006ef6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006efa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	dd09      	ble.n	8006f16 <sulp+0x36>
 8006f02:	051b      	lsls	r3, r3, #20
 8006f04:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006f08:	2400      	movs	r4, #0
 8006f0a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006f0e:	4622      	mov	r2, r4
 8006f10:	462b      	mov	r3, r5
 8006f12:	f7f9 fb99 	bl	8000648 <__aeabi_dmul>
 8006f16:	bd70      	pop	{r4, r5, r6, pc}

08006f18 <_strtod_l>:
 8006f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f1c:	461f      	mov	r7, r3
 8006f1e:	b0a1      	sub	sp, #132	; 0x84
 8006f20:	2300      	movs	r3, #0
 8006f22:	4681      	mov	r9, r0
 8006f24:	4638      	mov	r0, r7
 8006f26:	460e      	mov	r6, r1
 8006f28:	9217      	str	r2, [sp, #92]	; 0x5c
 8006f2a:	931c      	str	r3, [sp, #112]	; 0x70
 8006f2c:	f002 fa2f 	bl	800938e <__localeconv_l>
 8006f30:	4680      	mov	r8, r0
 8006f32:	6800      	ldr	r0, [r0, #0]
 8006f34:	f7f9 f974 	bl	8000220 <strlen>
 8006f38:	f04f 0a00 	mov.w	sl, #0
 8006f3c:	4604      	mov	r4, r0
 8006f3e:	f04f 0b00 	mov.w	fp, #0
 8006f42:	961b      	str	r6, [sp, #108]	; 0x6c
 8006f44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f46:	781a      	ldrb	r2, [r3, #0]
 8006f48:	2a0d      	cmp	r2, #13
 8006f4a:	d832      	bhi.n	8006fb2 <_strtod_l+0x9a>
 8006f4c:	2a09      	cmp	r2, #9
 8006f4e:	d236      	bcs.n	8006fbe <_strtod_l+0xa6>
 8006f50:	2a00      	cmp	r2, #0
 8006f52:	d03e      	beq.n	8006fd2 <_strtod_l+0xba>
 8006f54:	2300      	movs	r3, #0
 8006f56:	930d      	str	r3, [sp, #52]	; 0x34
 8006f58:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006f5a:	782b      	ldrb	r3, [r5, #0]
 8006f5c:	2b30      	cmp	r3, #48	; 0x30
 8006f5e:	f040 80ac 	bne.w	80070ba <_strtod_l+0x1a2>
 8006f62:	786b      	ldrb	r3, [r5, #1]
 8006f64:	2b58      	cmp	r3, #88	; 0x58
 8006f66:	d001      	beq.n	8006f6c <_strtod_l+0x54>
 8006f68:	2b78      	cmp	r3, #120	; 0x78
 8006f6a:	d167      	bne.n	800703c <_strtod_l+0x124>
 8006f6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f6e:	9301      	str	r3, [sp, #4]
 8006f70:	ab1c      	add	r3, sp, #112	; 0x70
 8006f72:	9300      	str	r3, [sp, #0]
 8006f74:	9702      	str	r7, [sp, #8]
 8006f76:	ab1d      	add	r3, sp, #116	; 0x74
 8006f78:	4a88      	ldr	r2, [pc, #544]	; (800719c <_strtod_l+0x284>)
 8006f7a:	a91b      	add	r1, sp, #108	; 0x6c
 8006f7c:	4648      	mov	r0, r9
 8006f7e:	f001 ff2c 	bl	8008dda <__gethex>
 8006f82:	f010 0407 	ands.w	r4, r0, #7
 8006f86:	4606      	mov	r6, r0
 8006f88:	d005      	beq.n	8006f96 <_strtod_l+0x7e>
 8006f8a:	2c06      	cmp	r4, #6
 8006f8c:	d12b      	bne.n	8006fe6 <_strtod_l+0xce>
 8006f8e:	3501      	adds	r5, #1
 8006f90:	2300      	movs	r3, #0
 8006f92:	951b      	str	r5, [sp, #108]	; 0x6c
 8006f94:	930d      	str	r3, [sp, #52]	; 0x34
 8006f96:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	f040 859a 	bne.w	8007ad2 <_strtod_l+0xbba>
 8006f9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fa0:	b1e3      	cbz	r3, 8006fdc <_strtod_l+0xc4>
 8006fa2:	4652      	mov	r2, sl
 8006fa4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006fa8:	ec43 2b10 	vmov	d0, r2, r3
 8006fac:	b021      	add	sp, #132	; 0x84
 8006fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb2:	2a2b      	cmp	r2, #43	; 0x2b
 8006fb4:	d015      	beq.n	8006fe2 <_strtod_l+0xca>
 8006fb6:	2a2d      	cmp	r2, #45	; 0x2d
 8006fb8:	d004      	beq.n	8006fc4 <_strtod_l+0xac>
 8006fba:	2a20      	cmp	r2, #32
 8006fbc:	d1ca      	bne.n	8006f54 <_strtod_l+0x3c>
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	931b      	str	r3, [sp, #108]	; 0x6c
 8006fc2:	e7bf      	b.n	8006f44 <_strtod_l+0x2c>
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	920d      	str	r2, [sp, #52]	; 0x34
 8006fc8:	1c5a      	adds	r2, r3, #1
 8006fca:	921b      	str	r2, [sp, #108]	; 0x6c
 8006fcc:	785b      	ldrb	r3, [r3, #1]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1c2      	bne.n	8006f58 <_strtod_l+0x40>
 8006fd2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006fd4:	961b      	str	r6, [sp, #108]	; 0x6c
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	f040 8579 	bne.w	8007ace <_strtod_l+0xbb6>
 8006fdc:	4652      	mov	r2, sl
 8006fde:	465b      	mov	r3, fp
 8006fe0:	e7e2      	b.n	8006fa8 <_strtod_l+0x90>
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	e7ef      	b.n	8006fc6 <_strtod_l+0xae>
 8006fe6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006fe8:	b13a      	cbz	r2, 8006ffa <_strtod_l+0xe2>
 8006fea:	2135      	movs	r1, #53	; 0x35
 8006fec:	a81e      	add	r0, sp, #120	; 0x78
 8006fee:	f002 fe21 	bl	8009c34 <__copybits>
 8006ff2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006ff4:	4648      	mov	r0, r9
 8006ff6:	f002 fa8d 	bl	8009514 <_Bfree>
 8006ffa:	3c01      	subs	r4, #1
 8006ffc:	2c04      	cmp	r4, #4
 8006ffe:	d806      	bhi.n	800700e <_strtod_l+0xf6>
 8007000:	e8df f004 	tbb	[pc, r4]
 8007004:	1714030a 	.word	0x1714030a
 8007008:	0a          	.byte	0x0a
 8007009:	00          	.byte	0x00
 800700a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800700e:	0730      	lsls	r0, r6, #28
 8007010:	d5c1      	bpl.n	8006f96 <_strtod_l+0x7e>
 8007012:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007016:	e7be      	b.n	8006f96 <_strtod_l+0x7e>
 8007018:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800701c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800701e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007022:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007026:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800702a:	e7f0      	b.n	800700e <_strtod_l+0xf6>
 800702c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80071a0 <_strtod_l+0x288>
 8007030:	e7ed      	b.n	800700e <_strtod_l+0xf6>
 8007032:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007036:	f04f 3aff 	mov.w	sl, #4294967295
 800703a:	e7e8      	b.n	800700e <_strtod_l+0xf6>
 800703c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800703e:	1c5a      	adds	r2, r3, #1
 8007040:	921b      	str	r2, [sp, #108]	; 0x6c
 8007042:	785b      	ldrb	r3, [r3, #1]
 8007044:	2b30      	cmp	r3, #48	; 0x30
 8007046:	d0f9      	beq.n	800703c <_strtod_l+0x124>
 8007048:	2b00      	cmp	r3, #0
 800704a:	d0a4      	beq.n	8006f96 <_strtod_l+0x7e>
 800704c:	2301      	movs	r3, #1
 800704e:	2500      	movs	r5, #0
 8007050:	9306      	str	r3, [sp, #24]
 8007052:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007054:	9308      	str	r3, [sp, #32]
 8007056:	9507      	str	r5, [sp, #28]
 8007058:	9505      	str	r5, [sp, #20]
 800705a:	220a      	movs	r2, #10
 800705c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800705e:	7807      	ldrb	r7, [r0, #0]
 8007060:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8007064:	b2d9      	uxtb	r1, r3
 8007066:	2909      	cmp	r1, #9
 8007068:	d929      	bls.n	80070be <_strtod_l+0x1a6>
 800706a:	4622      	mov	r2, r4
 800706c:	f8d8 1000 	ldr.w	r1, [r8]
 8007070:	f003 f9b7 	bl	800a3e2 <strncmp>
 8007074:	2800      	cmp	r0, #0
 8007076:	d031      	beq.n	80070dc <_strtod_l+0x1c4>
 8007078:	2000      	movs	r0, #0
 800707a:	9c05      	ldr	r4, [sp, #20]
 800707c:	9004      	str	r0, [sp, #16]
 800707e:	463b      	mov	r3, r7
 8007080:	4602      	mov	r2, r0
 8007082:	2b65      	cmp	r3, #101	; 0x65
 8007084:	d001      	beq.n	800708a <_strtod_l+0x172>
 8007086:	2b45      	cmp	r3, #69	; 0x45
 8007088:	d114      	bne.n	80070b4 <_strtod_l+0x19c>
 800708a:	b924      	cbnz	r4, 8007096 <_strtod_l+0x17e>
 800708c:	b910      	cbnz	r0, 8007094 <_strtod_l+0x17c>
 800708e:	9b06      	ldr	r3, [sp, #24]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d09e      	beq.n	8006fd2 <_strtod_l+0xba>
 8007094:	2400      	movs	r4, #0
 8007096:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007098:	1c73      	adds	r3, r6, #1
 800709a:	931b      	str	r3, [sp, #108]	; 0x6c
 800709c:	7873      	ldrb	r3, [r6, #1]
 800709e:	2b2b      	cmp	r3, #43	; 0x2b
 80070a0:	d078      	beq.n	8007194 <_strtod_l+0x27c>
 80070a2:	2b2d      	cmp	r3, #45	; 0x2d
 80070a4:	d070      	beq.n	8007188 <_strtod_l+0x270>
 80070a6:	f04f 0c00 	mov.w	ip, #0
 80070aa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80070ae:	2f09      	cmp	r7, #9
 80070b0:	d97c      	bls.n	80071ac <_strtod_l+0x294>
 80070b2:	961b      	str	r6, [sp, #108]	; 0x6c
 80070b4:	f04f 0e00 	mov.w	lr, #0
 80070b8:	e09a      	b.n	80071f0 <_strtod_l+0x2d8>
 80070ba:	2300      	movs	r3, #0
 80070bc:	e7c7      	b.n	800704e <_strtod_l+0x136>
 80070be:	9905      	ldr	r1, [sp, #20]
 80070c0:	2908      	cmp	r1, #8
 80070c2:	bfdd      	ittte	le
 80070c4:	9907      	ldrle	r1, [sp, #28]
 80070c6:	fb02 3301 	mlale	r3, r2, r1, r3
 80070ca:	9307      	strle	r3, [sp, #28]
 80070cc:	fb02 3505 	mlagt	r5, r2, r5, r3
 80070d0:	9b05      	ldr	r3, [sp, #20]
 80070d2:	3001      	adds	r0, #1
 80070d4:	3301      	adds	r3, #1
 80070d6:	9305      	str	r3, [sp, #20]
 80070d8:	901b      	str	r0, [sp, #108]	; 0x6c
 80070da:	e7bf      	b.n	800705c <_strtod_l+0x144>
 80070dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070de:	191a      	adds	r2, r3, r4
 80070e0:	921b      	str	r2, [sp, #108]	; 0x6c
 80070e2:	9a05      	ldr	r2, [sp, #20]
 80070e4:	5d1b      	ldrb	r3, [r3, r4]
 80070e6:	2a00      	cmp	r2, #0
 80070e8:	d037      	beq.n	800715a <_strtod_l+0x242>
 80070ea:	9c05      	ldr	r4, [sp, #20]
 80070ec:	4602      	mov	r2, r0
 80070ee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80070f2:	2909      	cmp	r1, #9
 80070f4:	d913      	bls.n	800711e <_strtod_l+0x206>
 80070f6:	2101      	movs	r1, #1
 80070f8:	9104      	str	r1, [sp, #16]
 80070fa:	e7c2      	b.n	8007082 <_strtod_l+0x16a>
 80070fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070fe:	1c5a      	adds	r2, r3, #1
 8007100:	921b      	str	r2, [sp, #108]	; 0x6c
 8007102:	785b      	ldrb	r3, [r3, #1]
 8007104:	3001      	adds	r0, #1
 8007106:	2b30      	cmp	r3, #48	; 0x30
 8007108:	d0f8      	beq.n	80070fc <_strtod_l+0x1e4>
 800710a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800710e:	2a08      	cmp	r2, #8
 8007110:	f200 84e4 	bhi.w	8007adc <_strtod_l+0xbc4>
 8007114:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007116:	9208      	str	r2, [sp, #32]
 8007118:	4602      	mov	r2, r0
 800711a:	2000      	movs	r0, #0
 800711c:	4604      	mov	r4, r0
 800711e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8007122:	f100 0101 	add.w	r1, r0, #1
 8007126:	d012      	beq.n	800714e <_strtod_l+0x236>
 8007128:	440a      	add	r2, r1
 800712a:	eb00 0c04 	add.w	ip, r0, r4
 800712e:	4621      	mov	r1, r4
 8007130:	270a      	movs	r7, #10
 8007132:	458c      	cmp	ip, r1
 8007134:	d113      	bne.n	800715e <_strtod_l+0x246>
 8007136:	1821      	adds	r1, r4, r0
 8007138:	2908      	cmp	r1, #8
 800713a:	f104 0401 	add.w	r4, r4, #1
 800713e:	4404      	add	r4, r0
 8007140:	dc19      	bgt.n	8007176 <_strtod_l+0x25e>
 8007142:	9b07      	ldr	r3, [sp, #28]
 8007144:	210a      	movs	r1, #10
 8007146:	fb01 e303 	mla	r3, r1, r3, lr
 800714a:	9307      	str	r3, [sp, #28]
 800714c:	2100      	movs	r1, #0
 800714e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007150:	1c58      	adds	r0, r3, #1
 8007152:	901b      	str	r0, [sp, #108]	; 0x6c
 8007154:	785b      	ldrb	r3, [r3, #1]
 8007156:	4608      	mov	r0, r1
 8007158:	e7c9      	b.n	80070ee <_strtod_l+0x1d6>
 800715a:	9805      	ldr	r0, [sp, #20]
 800715c:	e7d3      	b.n	8007106 <_strtod_l+0x1ee>
 800715e:	2908      	cmp	r1, #8
 8007160:	f101 0101 	add.w	r1, r1, #1
 8007164:	dc03      	bgt.n	800716e <_strtod_l+0x256>
 8007166:	9b07      	ldr	r3, [sp, #28]
 8007168:	437b      	muls	r3, r7
 800716a:	9307      	str	r3, [sp, #28]
 800716c:	e7e1      	b.n	8007132 <_strtod_l+0x21a>
 800716e:	2910      	cmp	r1, #16
 8007170:	bfd8      	it	le
 8007172:	437d      	mulle	r5, r7
 8007174:	e7dd      	b.n	8007132 <_strtod_l+0x21a>
 8007176:	2c10      	cmp	r4, #16
 8007178:	bfdc      	itt	le
 800717a:	210a      	movle	r1, #10
 800717c:	fb01 e505 	mlale	r5, r1, r5, lr
 8007180:	e7e4      	b.n	800714c <_strtod_l+0x234>
 8007182:	2301      	movs	r3, #1
 8007184:	9304      	str	r3, [sp, #16]
 8007186:	e781      	b.n	800708c <_strtod_l+0x174>
 8007188:	f04f 0c01 	mov.w	ip, #1
 800718c:	1cb3      	adds	r3, r6, #2
 800718e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007190:	78b3      	ldrb	r3, [r6, #2]
 8007192:	e78a      	b.n	80070aa <_strtod_l+0x192>
 8007194:	f04f 0c00 	mov.w	ip, #0
 8007198:	e7f8      	b.n	800718c <_strtod_l+0x274>
 800719a:	bf00      	nop
 800719c:	0800a67c 	.word	0x0800a67c
 80071a0:	7ff00000 	.word	0x7ff00000
 80071a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071a6:	1c5f      	adds	r7, r3, #1
 80071a8:	971b      	str	r7, [sp, #108]	; 0x6c
 80071aa:	785b      	ldrb	r3, [r3, #1]
 80071ac:	2b30      	cmp	r3, #48	; 0x30
 80071ae:	d0f9      	beq.n	80071a4 <_strtod_l+0x28c>
 80071b0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80071b4:	2f08      	cmp	r7, #8
 80071b6:	f63f af7d 	bhi.w	80070b4 <_strtod_l+0x19c>
 80071ba:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80071be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071c0:	930a      	str	r3, [sp, #40]	; 0x28
 80071c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071c4:	1c5f      	adds	r7, r3, #1
 80071c6:	971b      	str	r7, [sp, #108]	; 0x6c
 80071c8:	785b      	ldrb	r3, [r3, #1]
 80071ca:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80071ce:	f1b8 0f09 	cmp.w	r8, #9
 80071d2:	d937      	bls.n	8007244 <_strtod_l+0x32c>
 80071d4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80071d6:	1a7f      	subs	r7, r7, r1
 80071d8:	2f08      	cmp	r7, #8
 80071da:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80071de:	dc37      	bgt.n	8007250 <_strtod_l+0x338>
 80071e0:	45be      	cmp	lr, r7
 80071e2:	bfa8      	it	ge
 80071e4:	46be      	movge	lr, r7
 80071e6:	f1bc 0f00 	cmp.w	ip, #0
 80071ea:	d001      	beq.n	80071f0 <_strtod_l+0x2d8>
 80071ec:	f1ce 0e00 	rsb	lr, lr, #0
 80071f0:	2c00      	cmp	r4, #0
 80071f2:	d151      	bne.n	8007298 <_strtod_l+0x380>
 80071f4:	2800      	cmp	r0, #0
 80071f6:	f47f aece 	bne.w	8006f96 <_strtod_l+0x7e>
 80071fa:	9a06      	ldr	r2, [sp, #24]
 80071fc:	2a00      	cmp	r2, #0
 80071fe:	f47f aeca 	bne.w	8006f96 <_strtod_l+0x7e>
 8007202:	9a04      	ldr	r2, [sp, #16]
 8007204:	2a00      	cmp	r2, #0
 8007206:	f47f aee4 	bne.w	8006fd2 <_strtod_l+0xba>
 800720a:	2b4e      	cmp	r3, #78	; 0x4e
 800720c:	d027      	beq.n	800725e <_strtod_l+0x346>
 800720e:	dc21      	bgt.n	8007254 <_strtod_l+0x33c>
 8007210:	2b49      	cmp	r3, #73	; 0x49
 8007212:	f47f aede 	bne.w	8006fd2 <_strtod_l+0xba>
 8007216:	49a0      	ldr	r1, [pc, #640]	; (8007498 <_strtod_l+0x580>)
 8007218:	a81b      	add	r0, sp, #108	; 0x6c
 800721a:	f002 f811 	bl	8009240 <__match>
 800721e:	2800      	cmp	r0, #0
 8007220:	f43f aed7 	beq.w	8006fd2 <_strtod_l+0xba>
 8007224:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007226:	499d      	ldr	r1, [pc, #628]	; (800749c <_strtod_l+0x584>)
 8007228:	3b01      	subs	r3, #1
 800722a:	a81b      	add	r0, sp, #108	; 0x6c
 800722c:	931b      	str	r3, [sp, #108]	; 0x6c
 800722e:	f002 f807 	bl	8009240 <__match>
 8007232:	b910      	cbnz	r0, 800723a <_strtod_l+0x322>
 8007234:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007236:	3301      	adds	r3, #1
 8007238:	931b      	str	r3, [sp, #108]	; 0x6c
 800723a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80074b0 <_strtod_l+0x598>
 800723e:	f04f 0a00 	mov.w	sl, #0
 8007242:	e6a8      	b.n	8006f96 <_strtod_l+0x7e>
 8007244:	210a      	movs	r1, #10
 8007246:	fb01 3e0e 	mla	lr, r1, lr, r3
 800724a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800724e:	e7b8      	b.n	80071c2 <_strtod_l+0x2aa>
 8007250:	46be      	mov	lr, r7
 8007252:	e7c8      	b.n	80071e6 <_strtod_l+0x2ce>
 8007254:	2b69      	cmp	r3, #105	; 0x69
 8007256:	d0de      	beq.n	8007216 <_strtod_l+0x2fe>
 8007258:	2b6e      	cmp	r3, #110	; 0x6e
 800725a:	f47f aeba 	bne.w	8006fd2 <_strtod_l+0xba>
 800725e:	4990      	ldr	r1, [pc, #576]	; (80074a0 <_strtod_l+0x588>)
 8007260:	a81b      	add	r0, sp, #108	; 0x6c
 8007262:	f001 ffed 	bl	8009240 <__match>
 8007266:	2800      	cmp	r0, #0
 8007268:	f43f aeb3 	beq.w	8006fd2 <_strtod_l+0xba>
 800726c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	2b28      	cmp	r3, #40	; 0x28
 8007272:	d10e      	bne.n	8007292 <_strtod_l+0x37a>
 8007274:	aa1e      	add	r2, sp, #120	; 0x78
 8007276:	498b      	ldr	r1, [pc, #556]	; (80074a4 <_strtod_l+0x58c>)
 8007278:	a81b      	add	r0, sp, #108	; 0x6c
 800727a:	f001 fff5 	bl	8009268 <__hexnan>
 800727e:	2805      	cmp	r0, #5
 8007280:	d107      	bne.n	8007292 <_strtod_l+0x37a>
 8007282:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007284:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8007288:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800728c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007290:	e681      	b.n	8006f96 <_strtod_l+0x7e>
 8007292:	f8df b224 	ldr.w	fp, [pc, #548]	; 80074b8 <_strtod_l+0x5a0>
 8007296:	e7d2      	b.n	800723e <_strtod_l+0x326>
 8007298:	ebae 0302 	sub.w	r3, lr, r2
 800729c:	9306      	str	r3, [sp, #24]
 800729e:	9b05      	ldr	r3, [sp, #20]
 80072a0:	9807      	ldr	r0, [sp, #28]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	bf08      	it	eq
 80072a6:	4623      	moveq	r3, r4
 80072a8:	2c10      	cmp	r4, #16
 80072aa:	9305      	str	r3, [sp, #20]
 80072ac:	46a0      	mov	r8, r4
 80072ae:	bfa8      	it	ge
 80072b0:	f04f 0810 	movge.w	r8, #16
 80072b4:	f7f9 f94e 	bl	8000554 <__aeabi_ui2d>
 80072b8:	2c09      	cmp	r4, #9
 80072ba:	4682      	mov	sl, r0
 80072bc:	468b      	mov	fp, r1
 80072be:	dc13      	bgt.n	80072e8 <_strtod_l+0x3d0>
 80072c0:	9b06      	ldr	r3, [sp, #24]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f43f ae67 	beq.w	8006f96 <_strtod_l+0x7e>
 80072c8:	9b06      	ldr	r3, [sp, #24]
 80072ca:	dd7a      	ble.n	80073c2 <_strtod_l+0x4aa>
 80072cc:	2b16      	cmp	r3, #22
 80072ce:	dc61      	bgt.n	8007394 <_strtod_l+0x47c>
 80072d0:	4a75      	ldr	r2, [pc, #468]	; (80074a8 <_strtod_l+0x590>)
 80072d2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80072d6:	e9de 0100 	ldrd	r0, r1, [lr]
 80072da:	4652      	mov	r2, sl
 80072dc:	465b      	mov	r3, fp
 80072de:	f7f9 f9b3 	bl	8000648 <__aeabi_dmul>
 80072e2:	4682      	mov	sl, r0
 80072e4:	468b      	mov	fp, r1
 80072e6:	e656      	b.n	8006f96 <_strtod_l+0x7e>
 80072e8:	4b6f      	ldr	r3, [pc, #444]	; (80074a8 <_strtod_l+0x590>)
 80072ea:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80072ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072f2:	f7f9 f9a9 	bl	8000648 <__aeabi_dmul>
 80072f6:	4606      	mov	r6, r0
 80072f8:	4628      	mov	r0, r5
 80072fa:	460f      	mov	r7, r1
 80072fc:	f7f9 f92a 	bl	8000554 <__aeabi_ui2d>
 8007300:	4602      	mov	r2, r0
 8007302:	460b      	mov	r3, r1
 8007304:	4630      	mov	r0, r6
 8007306:	4639      	mov	r1, r7
 8007308:	f7f8 ffe8 	bl	80002dc <__adddf3>
 800730c:	2c0f      	cmp	r4, #15
 800730e:	4682      	mov	sl, r0
 8007310:	468b      	mov	fp, r1
 8007312:	ddd5      	ble.n	80072c0 <_strtod_l+0x3a8>
 8007314:	9b06      	ldr	r3, [sp, #24]
 8007316:	eba4 0808 	sub.w	r8, r4, r8
 800731a:	4498      	add	r8, r3
 800731c:	f1b8 0f00 	cmp.w	r8, #0
 8007320:	f340 8096 	ble.w	8007450 <_strtod_l+0x538>
 8007324:	f018 030f 	ands.w	r3, r8, #15
 8007328:	d00a      	beq.n	8007340 <_strtod_l+0x428>
 800732a:	495f      	ldr	r1, [pc, #380]	; (80074a8 <_strtod_l+0x590>)
 800732c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007330:	4652      	mov	r2, sl
 8007332:	465b      	mov	r3, fp
 8007334:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007338:	f7f9 f986 	bl	8000648 <__aeabi_dmul>
 800733c:	4682      	mov	sl, r0
 800733e:	468b      	mov	fp, r1
 8007340:	f038 080f 	bics.w	r8, r8, #15
 8007344:	d073      	beq.n	800742e <_strtod_l+0x516>
 8007346:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800734a:	dd47      	ble.n	80073dc <_strtod_l+0x4c4>
 800734c:	2400      	movs	r4, #0
 800734e:	46a0      	mov	r8, r4
 8007350:	9407      	str	r4, [sp, #28]
 8007352:	9405      	str	r4, [sp, #20]
 8007354:	2322      	movs	r3, #34	; 0x22
 8007356:	f8df b158 	ldr.w	fp, [pc, #344]	; 80074b0 <_strtod_l+0x598>
 800735a:	f8c9 3000 	str.w	r3, [r9]
 800735e:	f04f 0a00 	mov.w	sl, #0
 8007362:	9b07      	ldr	r3, [sp, #28]
 8007364:	2b00      	cmp	r3, #0
 8007366:	f43f ae16 	beq.w	8006f96 <_strtod_l+0x7e>
 800736a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800736c:	4648      	mov	r0, r9
 800736e:	f002 f8d1 	bl	8009514 <_Bfree>
 8007372:	9905      	ldr	r1, [sp, #20]
 8007374:	4648      	mov	r0, r9
 8007376:	f002 f8cd 	bl	8009514 <_Bfree>
 800737a:	4641      	mov	r1, r8
 800737c:	4648      	mov	r0, r9
 800737e:	f002 f8c9 	bl	8009514 <_Bfree>
 8007382:	9907      	ldr	r1, [sp, #28]
 8007384:	4648      	mov	r0, r9
 8007386:	f002 f8c5 	bl	8009514 <_Bfree>
 800738a:	4621      	mov	r1, r4
 800738c:	4648      	mov	r0, r9
 800738e:	f002 f8c1 	bl	8009514 <_Bfree>
 8007392:	e600      	b.n	8006f96 <_strtod_l+0x7e>
 8007394:	9a06      	ldr	r2, [sp, #24]
 8007396:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800739a:	4293      	cmp	r3, r2
 800739c:	dbba      	blt.n	8007314 <_strtod_l+0x3fc>
 800739e:	4d42      	ldr	r5, [pc, #264]	; (80074a8 <_strtod_l+0x590>)
 80073a0:	f1c4 040f 	rsb	r4, r4, #15
 80073a4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80073a8:	4652      	mov	r2, sl
 80073aa:	465b      	mov	r3, fp
 80073ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073b0:	f7f9 f94a 	bl	8000648 <__aeabi_dmul>
 80073b4:	9b06      	ldr	r3, [sp, #24]
 80073b6:	1b1c      	subs	r4, r3, r4
 80073b8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80073bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073c0:	e78d      	b.n	80072de <_strtod_l+0x3c6>
 80073c2:	f113 0f16 	cmn.w	r3, #22
 80073c6:	dba5      	blt.n	8007314 <_strtod_l+0x3fc>
 80073c8:	4a37      	ldr	r2, [pc, #220]	; (80074a8 <_strtod_l+0x590>)
 80073ca:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80073ce:	e9d2 2300 	ldrd	r2, r3, [r2]
 80073d2:	4650      	mov	r0, sl
 80073d4:	4659      	mov	r1, fp
 80073d6:	f7f9 fa61 	bl	800089c <__aeabi_ddiv>
 80073da:	e782      	b.n	80072e2 <_strtod_l+0x3ca>
 80073dc:	2300      	movs	r3, #0
 80073de:	4e33      	ldr	r6, [pc, #204]	; (80074ac <_strtod_l+0x594>)
 80073e0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80073e4:	4650      	mov	r0, sl
 80073e6:	4659      	mov	r1, fp
 80073e8:	461d      	mov	r5, r3
 80073ea:	f1b8 0f01 	cmp.w	r8, #1
 80073ee:	dc21      	bgt.n	8007434 <_strtod_l+0x51c>
 80073f0:	b10b      	cbz	r3, 80073f6 <_strtod_l+0x4de>
 80073f2:	4682      	mov	sl, r0
 80073f4:	468b      	mov	fp, r1
 80073f6:	4b2d      	ldr	r3, [pc, #180]	; (80074ac <_strtod_l+0x594>)
 80073f8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80073fc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007400:	4652      	mov	r2, sl
 8007402:	465b      	mov	r3, fp
 8007404:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007408:	f7f9 f91e 	bl	8000648 <__aeabi_dmul>
 800740c:	4b28      	ldr	r3, [pc, #160]	; (80074b0 <_strtod_l+0x598>)
 800740e:	460a      	mov	r2, r1
 8007410:	400b      	ands	r3, r1
 8007412:	4928      	ldr	r1, [pc, #160]	; (80074b4 <_strtod_l+0x59c>)
 8007414:	428b      	cmp	r3, r1
 8007416:	4682      	mov	sl, r0
 8007418:	d898      	bhi.n	800734c <_strtod_l+0x434>
 800741a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800741e:	428b      	cmp	r3, r1
 8007420:	bf86      	itte	hi
 8007422:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80074bc <_strtod_l+0x5a4>
 8007426:	f04f 3aff 	movhi.w	sl, #4294967295
 800742a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800742e:	2300      	movs	r3, #0
 8007430:	9304      	str	r3, [sp, #16]
 8007432:	e077      	b.n	8007524 <_strtod_l+0x60c>
 8007434:	f018 0f01 	tst.w	r8, #1
 8007438:	d006      	beq.n	8007448 <_strtod_l+0x530>
 800743a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800743e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007442:	f7f9 f901 	bl	8000648 <__aeabi_dmul>
 8007446:	2301      	movs	r3, #1
 8007448:	3501      	adds	r5, #1
 800744a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800744e:	e7cc      	b.n	80073ea <_strtod_l+0x4d2>
 8007450:	d0ed      	beq.n	800742e <_strtod_l+0x516>
 8007452:	f1c8 0800 	rsb	r8, r8, #0
 8007456:	f018 020f 	ands.w	r2, r8, #15
 800745a:	d00a      	beq.n	8007472 <_strtod_l+0x55a>
 800745c:	4b12      	ldr	r3, [pc, #72]	; (80074a8 <_strtod_l+0x590>)
 800745e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007462:	4650      	mov	r0, sl
 8007464:	4659      	mov	r1, fp
 8007466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746a:	f7f9 fa17 	bl	800089c <__aeabi_ddiv>
 800746e:	4682      	mov	sl, r0
 8007470:	468b      	mov	fp, r1
 8007472:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007476:	d0da      	beq.n	800742e <_strtod_l+0x516>
 8007478:	f1b8 0f1f 	cmp.w	r8, #31
 800747c:	dd20      	ble.n	80074c0 <_strtod_l+0x5a8>
 800747e:	2400      	movs	r4, #0
 8007480:	46a0      	mov	r8, r4
 8007482:	9407      	str	r4, [sp, #28]
 8007484:	9405      	str	r4, [sp, #20]
 8007486:	2322      	movs	r3, #34	; 0x22
 8007488:	f04f 0a00 	mov.w	sl, #0
 800748c:	f04f 0b00 	mov.w	fp, #0
 8007490:	f8c9 3000 	str.w	r3, [r9]
 8007494:	e765      	b.n	8007362 <_strtod_l+0x44a>
 8007496:	bf00      	nop
 8007498:	0800a645 	.word	0x0800a645
 800749c:	0800a6d3 	.word	0x0800a6d3
 80074a0:	0800a64d 	.word	0x0800a64d
 80074a4:	0800a690 	.word	0x0800a690
 80074a8:	0800a778 	.word	0x0800a778
 80074ac:	0800a750 	.word	0x0800a750
 80074b0:	7ff00000 	.word	0x7ff00000
 80074b4:	7ca00000 	.word	0x7ca00000
 80074b8:	fff80000 	.word	0xfff80000
 80074bc:	7fefffff 	.word	0x7fefffff
 80074c0:	f018 0310 	ands.w	r3, r8, #16
 80074c4:	bf18      	it	ne
 80074c6:	236a      	movne	r3, #106	; 0x6a
 80074c8:	4da0      	ldr	r5, [pc, #640]	; (800774c <_strtod_l+0x834>)
 80074ca:	9304      	str	r3, [sp, #16]
 80074cc:	4650      	mov	r0, sl
 80074ce:	4659      	mov	r1, fp
 80074d0:	2300      	movs	r3, #0
 80074d2:	f1b8 0f00 	cmp.w	r8, #0
 80074d6:	f300 810a 	bgt.w	80076ee <_strtod_l+0x7d6>
 80074da:	b10b      	cbz	r3, 80074e0 <_strtod_l+0x5c8>
 80074dc:	4682      	mov	sl, r0
 80074de:	468b      	mov	fp, r1
 80074e0:	9b04      	ldr	r3, [sp, #16]
 80074e2:	b1bb      	cbz	r3, 8007514 <_strtod_l+0x5fc>
 80074e4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80074e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	4659      	mov	r1, fp
 80074f0:	dd10      	ble.n	8007514 <_strtod_l+0x5fc>
 80074f2:	2b1f      	cmp	r3, #31
 80074f4:	f340 8107 	ble.w	8007706 <_strtod_l+0x7ee>
 80074f8:	2b34      	cmp	r3, #52	; 0x34
 80074fa:	bfde      	ittt	le
 80074fc:	3b20      	suble	r3, #32
 80074fe:	f04f 32ff 	movle.w	r2, #4294967295
 8007502:	fa02 f303 	lslle.w	r3, r2, r3
 8007506:	f04f 0a00 	mov.w	sl, #0
 800750a:	bfcc      	ite	gt
 800750c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007510:	ea03 0b01 	andle.w	fp, r3, r1
 8007514:	2200      	movs	r2, #0
 8007516:	2300      	movs	r3, #0
 8007518:	4650      	mov	r0, sl
 800751a:	4659      	mov	r1, fp
 800751c:	f7f9 fafc 	bl	8000b18 <__aeabi_dcmpeq>
 8007520:	2800      	cmp	r0, #0
 8007522:	d1ac      	bne.n	800747e <_strtod_l+0x566>
 8007524:	9b07      	ldr	r3, [sp, #28]
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	9a05      	ldr	r2, [sp, #20]
 800752a:	9908      	ldr	r1, [sp, #32]
 800752c:	4623      	mov	r3, r4
 800752e:	4648      	mov	r0, r9
 8007530:	f002 f842 	bl	80095b8 <__s2b>
 8007534:	9007      	str	r0, [sp, #28]
 8007536:	2800      	cmp	r0, #0
 8007538:	f43f af08 	beq.w	800734c <_strtod_l+0x434>
 800753c:	9a06      	ldr	r2, [sp, #24]
 800753e:	9b06      	ldr	r3, [sp, #24]
 8007540:	2a00      	cmp	r2, #0
 8007542:	f1c3 0300 	rsb	r3, r3, #0
 8007546:	bfa8      	it	ge
 8007548:	2300      	movge	r3, #0
 800754a:	930e      	str	r3, [sp, #56]	; 0x38
 800754c:	2400      	movs	r4, #0
 800754e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007552:	9316      	str	r3, [sp, #88]	; 0x58
 8007554:	46a0      	mov	r8, r4
 8007556:	9b07      	ldr	r3, [sp, #28]
 8007558:	4648      	mov	r0, r9
 800755a:	6859      	ldr	r1, [r3, #4]
 800755c:	f001 ffa6 	bl	80094ac <_Balloc>
 8007560:	9005      	str	r0, [sp, #20]
 8007562:	2800      	cmp	r0, #0
 8007564:	f43f aef6 	beq.w	8007354 <_strtod_l+0x43c>
 8007568:	9b07      	ldr	r3, [sp, #28]
 800756a:	691a      	ldr	r2, [r3, #16]
 800756c:	3202      	adds	r2, #2
 800756e:	f103 010c 	add.w	r1, r3, #12
 8007572:	0092      	lsls	r2, r2, #2
 8007574:	300c      	adds	r0, #12
 8007576:	f7fe fd6d 	bl	8006054 <memcpy>
 800757a:	aa1e      	add	r2, sp, #120	; 0x78
 800757c:	a91d      	add	r1, sp, #116	; 0x74
 800757e:	ec4b ab10 	vmov	d0, sl, fp
 8007582:	4648      	mov	r0, r9
 8007584:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007588:	f002 fad2 	bl	8009b30 <__d2b>
 800758c:	901c      	str	r0, [sp, #112]	; 0x70
 800758e:	2800      	cmp	r0, #0
 8007590:	f43f aee0 	beq.w	8007354 <_strtod_l+0x43c>
 8007594:	2101      	movs	r1, #1
 8007596:	4648      	mov	r0, r9
 8007598:	f002 f89a 	bl	80096d0 <__i2b>
 800759c:	4680      	mov	r8, r0
 800759e:	2800      	cmp	r0, #0
 80075a0:	f43f aed8 	beq.w	8007354 <_strtod_l+0x43c>
 80075a4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80075a6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80075a8:	2e00      	cmp	r6, #0
 80075aa:	bfab      	itete	ge
 80075ac:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80075ae:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80075b0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80075b2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80075b4:	bfac      	ite	ge
 80075b6:	18f7      	addge	r7, r6, r3
 80075b8:	1b9d      	sublt	r5, r3, r6
 80075ba:	9b04      	ldr	r3, [sp, #16]
 80075bc:	1af6      	subs	r6, r6, r3
 80075be:	4416      	add	r6, r2
 80075c0:	4b63      	ldr	r3, [pc, #396]	; (8007750 <_strtod_l+0x838>)
 80075c2:	3e01      	subs	r6, #1
 80075c4:	429e      	cmp	r6, r3
 80075c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80075ca:	f280 80af 	bge.w	800772c <_strtod_l+0x814>
 80075ce:	1b9b      	subs	r3, r3, r6
 80075d0:	2b1f      	cmp	r3, #31
 80075d2:	eba2 0203 	sub.w	r2, r2, r3
 80075d6:	f04f 0101 	mov.w	r1, #1
 80075da:	f300 809b 	bgt.w	8007714 <_strtod_l+0x7fc>
 80075de:	fa01 f303 	lsl.w	r3, r1, r3
 80075e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80075e4:	2300      	movs	r3, #0
 80075e6:	930a      	str	r3, [sp, #40]	; 0x28
 80075e8:	18be      	adds	r6, r7, r2
 80075ea:	9b04      	ldr	r3, [sp, #16]
 80075ec:	42b7      	cmp	r7, r6
 80075ee:	4415      	add	r5, r2
 80075f0:	441d      	add	r5, r3
 80075f2:	463b      	mov	r3, r7
 80075f4:	bfa8      	it	ge
 80075f6:	4633      	movge	r3, r6
 80075f8:	42ab      	cmp	r3, r5
 80075fa:	bfa8      	it	ge
 80075fc:	462b      	movge	r3, r5
 80075fe:	2b00      	cmp	r3, #0
 8007600:	bfc2      	ittt	gt
 8007602:	1af6      	subgt	r6, r6, r3
 8007604:	1aed      	subgt	r5, r5, r3
 8007606:	1aff      	subgt	r7, r7, r3
 8007608:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800760a:	b1bb      	cbz	r3, 800763c <_strtod_l+0x724>
 800760c:	4641      	mov	r1, r8
 800760e:	461a      	mov	r2, r3
 8007610:	4648      	mov	r0, r9
 8007612:	f002 f8fd 	bl	8009810 <__pow5mult>
 8007616:	4680      	mov	r8, r0
 8007618:	2800      	cmp	r0, #0
 800761a:	f43f ae9b 	beq.w	8007354 <_strtod_l+0x43c>
 800761e:	4601      	mov	r1, r0
 8007620:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007622:	4648      	mov	r0, r9
 8007624:	f002 f85d 	bl	80096e2 <__multiply>
 8007628:	900c      	str	r0, [sp, #48]	; 0x30
 800762a:	2800      	cmp	r0, #0
 800762c:	f43f ae92 	beq.w	8007354 <_strtod_l+0x43c>
 8007630:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007632:	4648      	mov	r0, r9
 8007634:	f001 ff6e 	bl	8009514 <_Bfree>
 8007638:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800763a:	931c      	str	r3, [sp, #112]	; 0x70
 800763c:	2e00      	cmp	r6, #0
 800763e:	dc7a      	bgt.n	8007736 <_strtod_l+0x81e>
 8007640:	9b06      	ldr	r3, [sp, #24]
 8007642:	2b00      	cmp	r3, #0
 8007644:	dd08      	ble.n	8007658 <_strtod_l+0x740>
 8007646:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007648:	9905      	ldr	r1, [sp, #20]
 800764a:	4648      	mov	r0, r9
 800764c:	f002 f8e0 	bl	8009810 <__pow5mult>
 8007650:	9005      	str	r0, [sp, #20]
 8007652:	2800      	cmp	r0, #0
 8007654:	f43f ae7e 	beq.w	8007354 <_strtod_l+0x43c>
 8007658:	2d00      	cmp	r5, #0
 800765a:	dd08      	ble.n	800766e <_strtod_l+0x756>
 800765c:	462a      	mov	r2, r5
 800765e:	9905      	ldr	r1, [sp, #20]
 8007660:	4648      	mov	r0, r9
 8007662:	f002 f923 	bl	80098ac <__lshift>
 8007666:	9005      	str	r0, [sp, #20]
 8007668:	2800      	cmp	r0, #0
 800766a:	f43f ae73 	beq.w	8007354 <_strtod_l+0x43c>
 800766e:	2f00      	cmp	r7, #0
 8007670:	dd08      	ble.n	8007684 <_strtod_l+0x76c>
 8007672:	4641      	mov	r1, r8
 8007674:	463a      	mov	r2, r7
 8007676:	4648      	mov	r0, r9
 8007678:	f002 f918 	bl	80098ac <__lshift>
 800767c:	4680      	mov	r8, r0
 800767e:	2800      	cmp	r0, #0
 8007680:	f43f ae68 	beq.w	8007354 <_strtod_l+0x43c>
 8007684:	9a05      	ldr	r2, [sp, #20]
 8007686:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007688:	4648      	mov	r0, r9
 800768a:	f002 f97d 	bl	8009988 <__mdiff>
 800768e:	4604      	mov	r4, r0
 8007690:	2800      	cmp	r0, #0
 8007692:	f43f ae5f 	beq.w	8007354 <_strtod_l+0x43c>
 8007696:	68c3      	ldr	r3, [r0, #12]
 8007698:	930c      	str	r3, [sp, #48]	; 0x30
 800769a:	2300      	movs	r3, #0
 800769c:	60c3      	str	r3, [r0, #12]
 800769e:	4641      	mov	r1, r8
 80076a0:	f002 f958 	bl	8009954 <__mcmp>
 80076a4:	2800      	cmp	r0, #0
 80076a6:	da55      	bge.n	8007754 <_strtod_l+0x83c>
 80076a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076aa:	b9e3      	cbnz	r3, 80076e6 <_strtod_l+0x7ce>
 80076ac:	f1ba 0f00 	cmp.w	sl, #0
 80076b0:	d119      	bne.n	80076e6 <_strtod_l+0x7ce>
 80076b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076b6:	b9b3      	cbnz	r3, 80076e6 <_strtod_l+0x7ce>
 80076b8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80076bc:	0d1b      	lsrs	r3, r3, #20
 80076be:	051b      	lsls	r3, r3, #20
 80076c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80076c4:	d90f      	bls.n	80076e6 <_strtod_l+0x7ce>
 80076c6:	6963      	ldr	r3, [r4, #20]
 80076c8:	b913      	cbnz	r3, 80076d0 <_strtod_l+0x7b8>
 80076ca:	6923      	ldr	r3, [r4, #16]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	dd0a      	ble.n	80076e6 <_strtod_l+0x7ce>
 80076d0:	4621      	mov	r1, r4
 80076d2:	2201      	movs	r2, #1
 80076d4:	4648      	mov	r0, r9
 80076d6:	f002 f8e9 	bl	80098ac <__lshift>
 80076da:	4641      	mov	r1, r8
 80076dc:	4604      	mov	r4, r0
 80076de:	f002 f939 	bl	8009954 <__mcmp>
 80076e2:	2800      	cmp	r0, #0
 80076e4:	dc67      	bgt.n	80077b6 <_strtod_l+0x89e>
 80076e6:	9b04      	ldr	r3, [sp, #16]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d171      	bne.n	80077d0 <_strtod_l+0x8b8>
 80076ec:	e63d      	b.n	800736a <_strtod_l+0x452>
 80076ee:	f018 0f01 	tst.w	r8, #1
 80076f2:	d004      	beq.n	80076fe <_strtod_l+0x7e6>
 80076f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076f8:	f7f8 ffa6 	bl	8000648 <__aeabi_dmul>
 80076fc:	2301      	movs	r3, #1
 80076fe:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007702:	3508      	adds	r5, #8
 8007704:	e6e5      	b.n	80074d2 <_strtod_l+0x5ba>
 8007706:	f04f 32ff 	mov.w	r2, #4294967295
 800770a:	fa02 f303 	lsl.w	r3, r2, r3
 800770e:	ea03 0a0a 	and.w	sl, r3, sl
 8007712:	e6ff      	b.n	8007514 <_strtod_l+0x5fc>
 8007714:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007718:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800771c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007720:	36e2      	adds	r6, #226	; 0xe2
 8007722:	fa01 f306 	lsl.w	r3, r1, r6
 8007726:	930a      	str	r3, [sp, #40]	; 0x28
 8007728:	910f      	str	r1, [sp, #60]	; 0x3c
 800772a:	e75d      	b.n	80075e8 <_strtod_l+0x6d0>
 800772c:	2300      	movs	r3, #0
 800772e:	930a      	str	r3, [sp, #40]	; 0x28
 8007730:	2301      	movs	r3, #1
 8007732:	930f      	str	r3, [sp, #60]	; 0x3c
 8007734:	e758      	b.n	80075e8 <_strtod_l+0x6d0>
 8007736:	4632      	mov	r2, r6
 8007738:	991c      	ldr	r1, [sp, #112]	; 0x70
 800773a:	4648      	mov	r0, r9
 800773c:	f002 f8b6 	bl	80098ac <__lshift>
 8007740:	901c      	str	r0, [sp, #112]	; 0x70
 8007742:	2800      	cmp	r0, #0
 8007744:	f47f af7c 	bne.w	8007640 <_strtod_l+0x728>
 8007748:	e604      	b.n	8007354 <_strtod_l+0x43c>
 800774a:	bf00      	nop
 800774c:	0800a6a8 	.word	0x0800a6a8
 8007750:	fffffc02 	.word	0xfffffc02
 8007754:	465d      	mov	r5, fp
 8007756:	f040 8086 	bne.w	8007866 <_strtod_l+0x94e>
 800775a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800775c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007760:	b32a      	cbz	r2, 80077ae <_strtod_l+0x896>
 8007762:	4aaf      	ldr	r2, [pc, #700]	; (8007a20 <_strtod_l+0xb08>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d153      	bne.n	8007810 <_strtod_l+0x8f8>
 8007768:	9b04      	ldr	r3, [sp, #16]
 800776a:	4650      	mov	r0, sl
 800776c:	b1d3      	cbz	r3, 80077a4 <_strtod_l+0x88c>
 800776e:	4aad      	ldr	r2, [pc, #692]	; (8007a24 <_strtod_l+0xb0c>)
 8007770:	402a      	ands	r2, r5
 8007772:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007776:	f04f 31ff 	mov.w	r1, #4294967295
 800777a:	d816      	bhi.n	80077aa <_strtod_l+0x892>
 800777c:	0d12      	lsrs	r2, r2, #20
 800777e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007782:	fa01 f303 	lsl.w	r3, r1, r3
 8007786:	4298      	cmp	r0, r3
 8007788:	d142      	bne.n	8007810 <_strtod_l+0x8f8>
 800778a:	4ba7      	ldr	r3, [pc, #668]	; (8007a28 <_strtod_l+0xb10>)
 800778c:	429d      	cmp	r5, r3
 800778e:	d102      	bne.n	8007796 <_strtod_l+0x87e>
 8007790:	3001      	adds	r0, #1
 8007792:	f43f addf 	beq.w	8007354 <_strtod_l+0x43c>
 8007796:	4ba3      	ldr	r3, [pc, #652]	; (8007a24 <_strtod_l+0xb0c>)
 8007798:	402b      	ands	r3, r5
 800779a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800779e:	f04f 0a00 	mov.w	sl, #0
 80077a2:	e7a0      	b.n	80076e6 <_strtod_l+0x7ce>
 80077a4:	f04f 33ff 	mov.w	r3, #4294967295
 80077a8:	e7ed      	b.n	8007786 <_strtod_l+0x86e>
 80077aa:	460b      	mov	r3, r1
 80077ac:	e7eb      	b.n	8007786 <_strtod_l+0x86e>
 80077ae:	bb7b      	cbnz	r3, 8007810 <_strtod_l+0x8f8>
 80077b0:	f1ba 0f00 	cmp.w	sl, #0
 80077b4:	d12c      	bne.n	8007810 <_strtod_l+0x8f8>
 80077b6:	9904      	ldr	r1, [sp, #16]
 80077b8:	4a9a      	ldr	r2, [pc, #616]	; (8007a24 <_strtod_l+0xb0c>)
 80077ba:	465b      	mov	r3, fp
 80077bc:	b1f1      	cbz	r1, 80077fc <_strtod_l+0x8e4>
 80077be:	ea02 010b 	and.w	r1, r2, fp
 80077c2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80077c6:	dc19      	bgt.n	80077fc <_strtod_l+0x8e4>
 80077c8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80077cc:	f77f ae5b 	ble.w	8007486 <_strtod_l+0x56e>
 80077d0:	4a96      	ldr	r2, [pc, #600]	; (8007a2c <_strtod_l+0xb14>)
 80077d2:	2300      	movs	r3, #0
 80077d4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80077d8:	4650      	mov	r0, sl
 80077da:	4659      	mov	r1, fp
 80077dc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80077e0:	f7f8 ff32 	bl	8000648 <__aeabi_dmul>
 80077e4:	4682      	mov	sl, r0
 80077e6:	468b      	mov	fp, r1
 80077e8:	2900      	cmp	r1, #0
 80077ea:	f47f adbe 	bne.w	800736a <_strtod_l+0x452>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	f47f adbb 	bne.w	800736a <_strtod_l+0x452>
 80077f4:	2322      	movs	r3, #34	; 0x22
 80077f6:	f8c9 3000 	str.w	r3, [r9]
 80077fa:	e5b6      	b.n	800736a <_strtod_l+0x452>
 80077fc:	4013      	ands	r3, r2
 80077fe:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007802:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007806:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800780a:	f04f 3aff 	mov.w	sl, #4294967295
 800780e:	e76a      	b.n	80076e6 <_strtod_l+0x7ce>
 8007810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007812:	b193      	cbz	r3, 800783a <_strtod_l+0x922>
 8007814:	422b      	tst	r3, r5
 8007816:	f43f af66 	beq.w	80076e6 <_strtod_l+0x7ce>
 800781a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800781c:	9a04      	ldr	r2, [sp, #16]
 800781e:	4650      	mov	r0, sl
 8007820:	4659      	mov	r1, fp
 8007822:	b173      	cbz	r3, 8007842 <_strtod_l+0x92a>
 8007824:	f7ff fb5c 	bl	8006ee0 <sulp>
 8007828:	4602      	mov	r2, r0
 800782a:	460b      	mov	r3, r1
 800782c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007830:	f7f8 fd54 	bl	80002dc <__adddf3>
 8007834:	4682      	mov	sl, r0
 8007836:	468b      	mov	fp, r1
 8007838:	e755      	b.n	80076e6 <_strtod_l+0x7ce>
 800783a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800783c:	ea13 0f0a 	tst.w	r3, sl
 8007840:	e7e9      	b.n	8007816 <_strtod_l+0x8fe>
 8007842:	f7ff fb4d 	bl	8006ee0 <sulp>
 8007846:	4602      	mov	r2, r0
 8007848:	460b      	mov	r3, r1
 800784a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800784e:	f7f8 fd43 	bl	80002d8 <__aeabi_dsub>
 8007852:	2200      	movs	r2, #0
 8007854:	2300      	movs	r3, #0
 8007856:	4682      	mov	sl, r0
 8007858:	468b      	mov	fp, r1
 800785a:	f7f9 f95d 	bl	8000b18 <__aeabi_dcmpeq>
 800785e:	2800      	cmp	r0, #0
 8007860:	f47f ae11 	bne.w	8007486 <_strtod_l+0x56e>
 8007864:	e73f      	b.n	80076e6 <_strtod_l+0x7ce>
 8007866:	4641      	mov	r1, r8
 8007868:	4620      	mov	r0, r4
 800786a:	f002 f9b0 	bl	8009bce <__ratio>
 800786e:	ec57 6b10 	vmov	r6, r7, d0
 8007872:	2200      	movs	r2, #0
 8007874:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007878:	ee10 0a10 	vmov	r0, s0
 800787c:	4639      	mov	r1, r7
 800787e:	f7f9 f95f 	bl	8000b40 <__aeabi_dcmple>
 8007882:	2800      	cmp	r0, #0
 8007884:	d077      	beq.n	8007976 <_strtod_l+0xa5e>
 8007886:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007888:	2b00      	cmp	r3, #0
 800788a:	d04a      	beq.n	8007922 <_strtod_l+0xa0a>
 800788c:	4b68      	ldr	r3, [pc, #416]	; (8007a30 <_strtod_l+0xb18>)
 800788e:	2200      	movs	r2, #0
 8007890:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007894:	4f66      	ldr	r7, [pc, #408]	; (8007a30 <_strtod_l+0xb18>)
 8007896:	2600      	movs	r6, #0
 8007898:	4b62      	ldr	r3, [pc, #392]	; (8007a24 <_strtod_l+0xb0c>)
 800789a:	402b      	ands	r3, r5
 800789c:	930f      	str	r3, [sp, #60]	; 0x3c
 800789e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80078a0:	4b64      	ldr	r3, [pc, #400]	; (8007a34 <_strtod_l+0xb1c>)
 80078a2:	429a      	cmp	r2, r3
 80078a4:	f040 80ce 	bne.w	8007a44 <_strtod_l+0xb2c>
 80078a8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80078ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078b0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80078b4:	ec4b ab10 	vmov	d0, sl, fp
 80078b8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80078bc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80078c0:	f002 f8c0 	bl	8009a44 <__ulp>
 80078c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078c8:	ec53 2b10 	vmov	r2, r3, d0
 80078cc:	f7f8 febc 	bl	8000648 <__aeabi_dmul>
 80078d0:	4652      	mov	r2, sl
 80078d2:	465b      	mov	r3, fp
 80078d4:	f7f8 fd02 	bl	80002dc <__adddf3>
 80078d8:	460b      	mov	r3, r1
 80078da:	4952      	ldr	r1, [pc, #328]	; (8007a24 <_strtod_l+0xb0c>)
 80078dc:	4a56      	ldr	r2, [pc, #344]	; (8007a38 <_strtod_l+0xb20>)
 80078de:	4019      	ands	r1, r3
 80078e0:	4291      	cmp	r1, r2
 80078e2:	4682      	mov	sl, r0
 80078e4:	d95b      	bls.n	800799e <_strtod_l+0xa86>
 80078e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078e8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d103      	bne.n	80078f8 <_strtod_l+0x9e0>
 80078f0:	9b08      	ldr	r3, [sp, #32]
 80078f2:	3301      	adds	r3, #1
 80078f4:	f43f ad2e 	beq.w	8007354 <_strtod_l+0x43c>
 80078f8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007a28 <_strtod_l+0xb10>
 80078fc:	f04f 3aff 	mov.w	sl, #4294967295
 8007900:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007902:	4648      	mov	r0, r9
 8007904:	f001 fe06 	bl	8009514 <_Bfree>
 8007908:	9905      	ldr	r1, [sp, #20]
 800790a:	4648      	mov	r0, r9
 800790c:	f001 fe02 	bl	8009514 <_Bfree>
 8007910:	4641      	mov	r1, r8
 8007912:	4648      	mov	r0, r9
 8007914:	f001 fdfe 	bl	8009514 <_Bfree>
 8007918:	4621      	mov	r1, r4
 800791a:	4648      	mov	r0, r9
 800791c:	f001 fdfa 	bl	8009514 <_Bfree>
 8007920:	e619      	b.n	8007556 <_strtod_l+0x63e>
 8007922:	f1ba 0f00 	cmp.w	sl, #0
 8007926:	d11a      	bne.n	800795e <_strtod_l+0xa46>
 8007928:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800792c:	b9eb      	cbnz	r3, 800796a <_strtod_l+0xa52>
 800792e:	2200      	movs	r2, #0
 8007930:	4b3f      	ldr	r3, [pc, #252]	; (8007a30 <_strtod_l+0xb18>)
 8007932:	4630      	mov	r0, r6
 8007934:	4639      	mov	r1, r7
 8007936:	f7f9 f8f9 	bl	8000b2c <__aeabi_dcmplt>
 800793a:	b9c8      	cbnz	r0, 8007970 <_strtod_l+0xa58>
 800793c:	4630      	mov	r0, r6
 800793e:	4639      	mov	r1, r7
 8007940:	2200      	movs	r2, #0
 8007942:	4b3e      	ldr	r3, [pc, #248]	; (8007a3c <_strtod_l+0xb24>)
 8007944:	f7f8 fe80 	bl	8000648 <__aeabi_dmul>
 8007948:	4606      	mov	r6, r0
 800794a:	460f      	mov	r7, r1
 800794c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007950:	9618      	str	r6, [sp, #96]	; 0x60
 8007952:	9319      	str	r3, [sp, #100]	; 0x64
 8007954:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007958:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800795c:	e79c      	b.n	8007898 <_strtod_l+0x980>
 800795e:	f1ba 0f01 	cmp.w	sl, #1
 8007962:	d102      	bne.n	800796a <_strtod_l+0xa52>
 8007964:	2d00      	cmp	r5, #0
 8007966:	f43f ad8e 	beq.w	8007486 <_strtod_l+0x56e>
 800796a:	2200      	movs	r2, #0
 800796c:	4b34      	ldr	r3, [pc, #208]	; (8007a40 <_strtod_l+0xb28>)
 800796e:	e78f      	b.n	8007890 <_strtod_l+0x978>
 8007970:	2600      	movs	r6, #0
 8007972:	4f32      	ldr	r7, [pc, #200]	; (8007a3c <_strtod_l+0xb24>)
 8007974:	e7ea      	b.n	800794c <_strtod_l+0xa34>
 8007976:	4b31      	ldr	r3, [pc, #196]	; (8007a3c <_strtod_l+0xb24>)
 8007978:	4630      	mov	r0, r6
 800797a:	4639      	mov	r1, r7
 800797c:	2200      	movs	r2, #0
 800797e:	f7f8 fe63 	bl	8000648 <__aeabi_dmul>
 8007982:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007984:	4606      	mov	r6, r0
 8007986:	460f      	mov	r7, r1
 8007988:	b933      	cbnz	r3, 8007998 <_strtod_l+0xa80>
 800798a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800798e:	9010      	str	r0, [sp, #64]	; 0x40
 8007990:	9311      	str	r3, [sp, #68]	; 0x44
 8007992:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007996:	e7df      	b.n	8007958 <_strtod_l+0xa40>
 8007998:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800799c:	e7f9      	b.n	8007992 <_strtod_l+0xa7a>
 800799e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80079a2:	9b04      	ldr	r3, [sp, #16]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d1ab      	bne.n	8007900 <_strtod_l+0x9e8>
 80079a8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80079ac:	0d1b      	lsrs	r3, r3, #20
 80079ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80079b0:	051b      	lsls	r3, r3, #20
 80079b2:	429a      	cmp	r2, r3
 80079b4:	465d      	mov	r5, fp
 80079b6:	d1a3      	bne.n	8007900 <_strtod_l+0x9e8>
 80079b8:	4639      	mov	r1, r7
 80079ba:	4630      	mov	r0, r6
 80079bc:	f7f9 f8f4 	bl	8000ba8 <__aeabi_d2iz>
 80079c0:	f7f8 fdd8 	bl	8000574 <__aeabi_i2d>
 80079c4:	460b      	mov	r3, r1
 80079c6:	4602      	mov	r2, r0
 80079c8:	4639      	mov	r1, r7
 80079ca:	4630      	mov	r0, r6
 80079cc:	f7f8 fc84 	bl	80002d8 <__aeabi_dsub>
 80079d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079d2:	4606      	mov	r6, r0
 80079d4:	460f      	mov	r7, r1
 80079d6:	b933      	cbnz	r3, 80079e6 <_strtod_l+0xace>
 80079d8:	f1ba 0f00 	cmp.w	sl, #0
 80079dc:	d103      	bne.n	80079e6 <_strtod_l+0xace>
 80079de:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80079e2:	2d00      	cmp	r5, #0
 80079e4:	d06d      	beq.n	8007ac2 <_strtod_l+0xbaa>
 80079e6:	a30a      	add	r3, pc, #40	; (adr r3, 8007a10 <_strtod_l+0xaf8>)
 80079e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ec:	4630      	mov	r0, r6
 80079ee:	4639      	mov	r1, r7
 80079f0:	f7f9 f89c 	bl	8000b2c <__aeabi_dcmplt>
 80079f4:	2800      	cmp	r0, #0
 80079f6:	f47f acb8 	bne.w	800736a <_strtod_l+0x452>
 80079fa:	a307      	add	r3, pc, #28	; (adr r3, 8007a18 <_strtod_l+0xb00>)
 80079fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a00:	4630      	mov	r0, r6
 8007a02:	4639      	mov	r1, r7
 8007a04:	f7f9 f8b0 	bl	8000b68 <__aeabi_dcmpgt>
 8007a08:	2800      	cmp	r0, #0
 8007a0a:	f43f af79 	beq.w	8007900 <_strtod_l+0x9e8>
 8007a0e:	e4ac      	b.n	800736a <_strtod_l+0x452>
 8007a10:	94a03595 	.word	0x94a03595
 8007a14:	3fdfffff 	.word	0x3fdfffff
 8007a18:	35afe535 	.word	0x35afe535
 8007a1c:	3fe00000 	.word	0x3fe00000
 8007a20:	000fffff 	.word	0x000fffff
 8007a24:	7ff00000 	.word	0x7ff00000
 8007a28:	7fefffff 	.word	0x7fefffff
 8007a2c:	39500000 	.word	0x39500000
 8007a30:	3ff00000 	.word	0x3ff00000
 8007a34:	7fe00000 	.word	0x7fe00000
 8007a38:	7c9fffff 	.word	0x7c9fffff
 8007a3c:	3fe00000 	.word	0x3fe00000
 8007a40:	bff00000 	.word	0xbff00000
 8007a44:	9b04      	ldr	r3, [sp, #16]
 8007a46:	b333      	cbz	r3, 8007a96 <_strtod_l+0xb7e>
 8007a48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a4a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a4e:	d822      	bhi.n	8007a96 <_strtod_l+0xb7e>
 8007a50:	a327      	add	r3, pc, #156	; (adr r3, 8007af0 <_strtod_l+0xbd8>)
 8007a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a56:	4630      	mov	r0, r6
 8007a58:	4639      	mov	r1, r7
 8007a5a:	f7f9 f871 	bl	8000b40 <__aeabi_dcmple>
 8007a5e:	b1a0      	cbz	r0, 8007a8a <_strtod_l+0xb72>
 8007a60:	4639      	mov	r1, r7
 8007a62:	4630      	mov	r0, r6
 8007a64:	f7f9 f8c8 	bl	8000bf8 <__aeabi_d2uiz>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	bf08      	it	eq
 8007a6c:	2001      	moveq	r0, #1
 8007a6e:	f7f8 fd71 	bl	8000554 <__aeabi_ui2d>
 8007a72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a74:	4606      	mov	r6, r0
 8007a76:	460f      	mov	r7, r1
 8007a78:	bb03      	cbnz	r3, 8007abc <_strtod_l+0xba4>
 8007a7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a7e:	9012      	str	r0, [sp, #72]	; 0x48
 8007a80:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a82:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007a86:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007a8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a8e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007a92:	1a9b      	subs	r3, r3, r2
 8007a94:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a96:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007a9a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8007a9e:	f001 ffd1 	bl	8009a44 <__ulp>
 8007aa2:	4650      	mov	r0, sl
 8007aa4:	ec53 2b10 	vmov	r2, r3, d0
 8007aa8:	4659      	mov	r1, fp
 8007aaa:	f7f8 fdcd 	bl	8000648 <__aeabi_dmul>
 8007aae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007ab2:	f7f8 fc13 	bl	80002dc <__adddf3>
 8007ab6:	4682      	mov	sl, r0
 8007ab8:	468b      	mov	fp, r1
 8007aba:	e772      	b.n	80079a2 <_strtod_l+0xa8a>
 8007abc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007ac0:	e7df      	b.n	8007a82 <_strtod_l+0xb6a>
 8007ac2:	a30d      	add	r3, pc, #52	; (adr r3, 8007af8 <_strtod_l+0xbe0>)
 8007ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac8:	f7f9 f830 	bl	8000b2c <__aeabi_dcmplt>
 8007acc:	e79c      	b.n	8007a08 <_strtod_l+0xaf0>
 8007ace:	2300      	movs	r3, #0
 8007ad0:	930d      	str	r3, [sp, #52]	; 0x34
 8007ad2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007ad4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ad6:	6013      	str	r3, [r2, #0]
 8007ad8:	f7ff ba61 	b.w	8006f9e <_strtod_l+0x86>
 8007adc:	2b65      	cmp	r3, #101	; 0x65
 8007ade:	f04f 0200 	mov.w	r2, #0
 8007ae2:	f43f ab4e 	beq.w	8007182 <_strtod_l+0x26a>
 8007ae6:	2101      	movs	r1, #1
 8007ae8:	4614      	mov	r4, r2
 8007aea:	9104      	str	r1, [sp, #16]
 8007aec:	f7ff bacb 	b.w	8007086 <_strtod_l+0x16e>
 8007af0:	ffc00000 	.word	0xffc00000
 8007af4:	41dfffff 	.word	0x41dfffff
 8007af8:	94a03595 	.word	0x94a03595
 8007afc:	3fcfffff 	.word	0x3fcfffff

08007b00 <_strtod_r>:
 8007b00:	4b05      	ldr	r3, [pc, #20]	; (8007b18 <_strtod_r+0x18>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	b410      	push	{r4}
 8007b06:	6a1b      	ldr	r3, [r3, #32]
 8007b08:	4c04      	ldr	r4, [pc, #16]	; (8007b1c <_strtod_r+0x1c>)
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	bf08      	it	eq
 8007b0e:	4623      	moveq	r3, r4
 8007b10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b14:	f7ff ba00 	b.w	8006f18 <_strtod_l>
 8007b18:	20000014 	.word	0x20000014
 8007b1c:	20000078 	.word	0x20000078

08007b20 <_strtol_l.isra.0>:
 8007b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b24:	4680      	mov	r8, r0
 8007b26:	4689      	mov	r9, r1
 8007b28:	4692      	mov	sl, r2
 8007b2a:	461e      	mov	r6, r3
 8007b2c:	460f      	mov	r7, r1
 8007b2e:	463d      	mov	r5, r7
 8007b30:	9808      	ldr	r0, [sp, #32]
 8007b32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b36:	f001 fc27 	bl	8009388 <__locale_ctype_ptr_l>
 8007b3a:	4420      	add	r0, r4
 8007b3c:	7843      	ldrb	r3, [r0, #1]
 8007b3e:	f013 0308 	ands.w	r3, r3, #8
 8007b42:	d132      	bne.n	8007baa <_strtol_l.isra.0+0x8a>
 8007b44:	2c2d      	cmp	r4, #45	; 0x2d
 8007b46:	d132      	bne.n	8007bae <_strtol_l.isra.0+0x8e>
 8007b48:	787c      	ldrb	r4, [r7, #1]
 8007b4a:	1cbd      	adds	r5, r7, #2
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	2e00      	cmp	r6, #0
 8007b50:	d05d      	beq.n	8007c0e <_strtol_l.isra.0+0xee>
 8007b52:	2e10      	cmp	r6, #16
 8007b54:	d109      	bne.n	8007b6a <_strtol_l.isra.0+0x4a>
 8007b56:	2c30      	cmp	r4, #48	; 0x30
 8007b58:	d107      	bne.n	8007b6a <_strtol_l.isra.0+0x4a>
 8007b5a:	782b      	ldrb	r3, [r5, #0]
 8007b5c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007b60:	2b58      	cmp	r3, #88	; 0x58
 8007b62:	d14f      	bne.n	8007c04 <_strtol_l.isra.0+0xe4>
 8007b64:	786c      	ldrb	r4, [r5, #1]
 8007b66:	2610      	movs	r6, #16
 8007b68:	3502      	adds	r5, #2
 8007b6a:	2a00      	cmp	r2, #0
 8007b6c:	bf14      	ite	ne
 8007b6e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007b72:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007b76:	2700      	movs	r7, #0
 8007b78:	fbb1 fcf6 	udiv	ip, r1, r6
 8007b7c:	4638      	mov	r0, r7
 8007b7e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007b82:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007b86:	2b09      	cmp	r3, #9
 8007b88:	d817      	bhi.n	8007bba <_strtol_l.isra.0+0x9a>
 8007b8a:	461c      	mov	r4, r3
 8007b8c:	42a6      	cmp	r6, r4
 8007b8e:	dd23      	ble.n	8007bd8 <_strtol_l.isra.0+0xb8>
 8007b90:	1c7b      	adds	r3, r7, #1
 8007b92:	d007      	beq.n	8007ba4 <_strtol_l.isra.0+0x84>
 8007b94:	4584      	cmp	ip, r0
 8007b96:	d31c      	bcc.n	8007bd2 <_strtol_l.isra.0+0xb2>
 8007b98:	d101      	bne.n	8007b9e <_strtol_l.isra.0+0x7e>
 8007b9a:	45a6      	cmp	lr, r4
 8007b9c:	db19      	blt.n	8007bd2 <_strtol_l.isra.0+0xb2>
 8007b9e:	fb00 4006 	mla	r0, r0, r6, r4
 8007ba2:	2701      	movs	r7, #1
 8007ba4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ba8:	e7eb      	b.n	8007b82 <_strtol_l.isra.0+0x62>
 8007baa:	462f      	mov	r7, r5
 8007bac:	e7bf      	b.n	8007b2e <_strtol_l.isra.0+0xe>
 8007bae:	2c2b      	cmp	r4, #43	; 0x2b
 8007bb0:	bf04      	itt	eq
 8007bb2:	1cbd      	addeq	r5, r7, #2
 8007bb4:	787c      	ldrbeq	r4, [r7, #1]
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	e7c9      	b.n	8007b4e <_strtol_l.isra.0+0x2e>
 8007bba:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007bbe:	2b19      	cmp	r3, #25
 8007bc0:	d801      	bhi.n	8007bc6 <_strtol_l.isra.0+0xa6>
 8007bc2:	3c37      	subs	r4, #55	; 0x37
 8007bc4:	e7e2      	b.n	8007b8c <_strtol_l.isra.0+0x6c>
 8007bc6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007bca:	2b19      	cmp	r3, #25
 8007bcc:	d804      	bhi.n	8007bd8 <_strtol_l.isra.0+0xb8>
 8007bce:	3c57      	subs	r4, #87	; 0x57
 8007bd0:	e7dc      	b.n	8007b8c <_strtol_l.isra.0+0x6c>
 8007bd2:	f04f 37ff 	mov.w	r7, #4294967295
 8007bd6:	e7e5      	b.n	8007ba4 <_strtol_l.isra.0+0x84>
 8007bd8:	1c7b      	adds	r3, r7, #1
 8007bda:	d108      	bne.n	8007bee <_strtol_l.isra.0+0xce>
 8007bdc:	2322      	movs	r3, #34	; 0x22
 8007bde:	f8c8 3000 	str.w	r3, [r8]
 8007be2:	4608      	mov	r0, r1
 8007be4:	f1ba 0f00 	cmp.w	sl, #0
 8007be8:	d107      	bne.n	8007bfa <_strtol_l.isra.0+0xda>
 8007bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bee:	b102      	cbz	r2, 8007bf2 <_strtol_l.isra.0+0xd2>
 8007bf0:	4240      	negs	r0, r0
 8007bf2:	f1ba 0f00 	cmp.w	sl, #0
 8007bf6:	d0f8      	beq.n	8007bea <_strtol_l.isra.0+0xca>
 8007bf8:	b10f      	cbz	r7, 8007bfe <_strtol_l.isra.0+0xde>
 8007bfa:	f105 39ff 	add.w	r9, r5, #4294967295
 8007bfe:	f8ca 9000 	str.w	r9, [sl]
 8007c02:	e7f2      	b.n	8007bea <_strtol_l.isra.0+0xca>
 8007c04:	2430      	movs	r4, #48	; 0x30
 8007c06:	2e00      	cmp	r6, #0
 8007c08:	d1af      	bne.n	8007b6a <_strtol_l.isra.0+0x4a>
 8007c0a:	2608      	movs	r6, #8
 8007c0c:	e7ad      	b.n	8007b6a <_strtol_l.isra.0+0x4a>
 8007c0e:	2c30      	cmp	r4, #48	; 0x30
 8007c10:	d0a3      	beq.n	8007b5a <_strtol_l.isra.0+0x3a>
 8007c12:	260a      	movs	r6, #10
 8007c14:	e7a9      	b.n	8007b6a <_strtol_l.isra.0+0x4a>
	...

08007c18 <_strtol_r>:
 8007c18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c1a:	4c06      	ldr	r4, [pc, #24]	; (8007c34 <_strtol_r+0x1c>)
 8007c1c:	4d06      	ldr	r5, [pc, #24]	; (8007c38 <_strtol_r+0x20>)
 8007c1e:	6824      	ldr	r4, [r4, #0]
 8007c20:	6a24      	ldr	r4, [r4, #32]
 8007c22:	2c00      	cmp	r4, #0
 8007c24:	bf08      	it	eq
 8007c26:	462c      	moveq	r4, r5
 8007c28:	9400      	str	r4, [sp, #0]
 8007c2a:	f7ff ff79 	bl	8007b20 <_strtol_l.isra.0>
 8007c2e:	b003      	add	sp, #12
 8007c30:	bd30      	pop	{r4, r5, pc}
 8007c32:	bf00      	nop
 8007c34:	20000014 	.word	0x20000014
 8007c38:	20000078 	.word	0x20000078

08007c3c <__swbuf_r>:
 8007c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c3e:	460e      	mov	r6, r1
 8007c40:	4614      	mov	r4, r2
 8007c42:	4605      	mov	r5, r0
 8007c44:	b118      	cbz	r0, 8007c4e <__swbuf_r+0x12>
 8007c46:	6983      	ldr	r3, [r0, #24]
 8007c48:	b90b      	cbnz	r3, 8007c4e <__swbuf_r+0x12>
 8007c4a:	f000 ffed 	bl	8008c28 <__sinit>
 8007c4e:	4b21      	ldr	r3, [pc, #132]	; (8007cd4 <__swbuf_r+0x98>)
 8007c50:	429c      	cmp	r4, r3
 8007c52:	d12a      	bne.n	8007caa <__swbuf_r+0x6e>
 8007c54:	686c      	ldr	r4, [r5, #4]
 8007c56:	69a3      	ldr	r3, [r4, #24]
 8007c58:	60a3      	str	r3, [r4, #8]
 8007c5a:	89a3      	ldrh	r3, [r4, #12]
 8007c5c:	071a      	lsls	r2, r3, #28
 8007c5e:	d52e      	bpl.n	8007cbe <__swbuf_r+0x82>
 8007c60:	6923      	ldr	r3, [r4, #16]
 8007c62:	b363      	cbz	r3, 8007cbe <__swbuf_r+0x82>
 8007c64:	6923      	ldr	r3, [r4, #16]
 8007c66:	6820      	ldr	r0, [r4, #0]
 8007c68:	1ac0      	subs	r0, r0, r3
 8007c6a:	6963      	ldr	r3, [r4, #20]
 8007c6c:	b2f6      	uxtb	r6, r6
 8007c6e:	4283      	cmp	r3, r0
 8007c70:	4637      	mov	r7, r6
 8007c72:	dc04      	bgt.n	8007c7e <__swbuf_r+0x42>
 8007c74:	4621      	mov	r1, r4
 8007c76:	4628      	mov	r0, r5
 8007c78:	f000 ff6c 	bl	8008b54 <_fflush_r>
 8007c7c:	bb28      	cbnz	r0, 8007cca <__swbuf_r+0x8e>
 8007c7e:	68a3      	ldr	r3, [r4, #8]
 8007c80:	3b01      	subs	r3, #1
 8007c82:	60a3      	str	r3, [r4, #8]
 8007c84:	6823      	ldr	r3, [r4, #0]
 8007c86:	1c5a      	adds	r2, r3, #1
 8007c88:	6022      	str	r2, [r4, #0]
 8007c8a:	701e      	strb	r6, [r3, #0]
 8007c8c:	6963      	ldr	r3, [r4, #20]
 8007c8e:	3001      	adds	r0, #1
 8007c90:	4283      	cmp	r3, r0
 8007c92:	d004      	beq.n	8007c9e <__swbuf_r+0x62>
 8007c94:	89a3      	ldrh	r3, [r4, #12]
 8007c96:	07db      	lsls	r3, r3, #31
 8007c98:	d519      	bpl.n	8007cce <__swbuf_r+0x92>
 8007c9a:	2e0a      	cmp	r6, #10
 8007c9c:	d117      	bne.n	8007cce <__swbuf_r+0x92>
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	f000 ff57 	bl	8008b54 <_fflush_r>
 8007ca6:	b190      	cbz	r0, 8007cce <__swbuf_r+0x92>
 8007ca8:	e00f      	b.n	8007cca <__swbuf_r+0x8e>
 8007caa:	4b0b      	ldr	r3, [pc, #44]	; (8007cd8 <__swbuf_r+0x9c>)
 8007cac:	429c      	cmp	r4, r3
 8007cae:	d101      	bne.n	8007cb4 <__swbuf_r+0x78>
 8007cb0:	68ac      	ldr	r4, [r5, #8]
 8007cb2:	e7d0      	b.n	8007c56 <__swbuf_r+0x1a>
 8007cb4:	4b09      	ldr	r3, [pc, #36]	; (8007cdc <__swbuf_r+0xa0>)
 8007cb6:	429c      	cmp	r4, r3
 8007cb8:	bf08      	it	eq
 8007cba:	68ec      	ldreq	r4, [r5, #12]
 8007cbc:	e7cb      	b.n	8007c56 <__swbuf_r+0x1a>
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	f000 f80d 	bl	8007ce0 <__swsetup_r>
 8007cc6:	2800      	cmp	r0, #0
 8007cc8:	d0cc      	beq.n	8007c64 <__swbuf_r+0x28>
 8007cca:	f04f 37ff 	mov.w	r7, #4294967295
 8007cce:	4638      	mov	r0, r7
 8007cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cd2:	bf00      	nop
 8007cd4:	0800a700 	.word	0x0800a700
 8007cd8:	0800a720 	.word	0x0800a720
 8007cdc:	0800a6e0 	.word	0x0800a6e0

08007ce0 <__swsetup_r>:
 8007ce0:	4b32      	ldr	r3, [pc, #200]	; (8007dac <__swsetup_r+0xcc>)
 8007ce2:	b570      	push	{r4, r5, r6, lr}
 8007ce4:	681d      	ldr	r5, [r3, #0]
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	460c      	mov	r4, r1
 8007cea:	b125      	cbz	r5, 8007cf6 <__swsetup_r+0x16>
 8007cec:	69ab      	ldr	r3, [r5, #24]
 8007cee:	b913      	cbnz	r3, 8007cf6 <__swsetup_r+0x16>
 8007cf0:	4628      	mov	r0, r5
 8007cf2:	f000 ff99 	bl	8008c28 <__sinit>
 8007cf6:	4b2e      	ldr	r3, [pc, #184]	; (8007db0 <__swsetup_r+0xd0>)
 8007cf8:	429c      	cmp	r4, r3
 8007cfa:	d10f      	bne.n	8007d1c <__swsetup_r+0x3c>
 8007cfc:	686c      	ldr	r4, [r5, #4]
 8007cfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d02:	b29a      	uxth	r2, r3
 8007d04:	0715      	lsls	r5, r2, #28
 8007d06:	d42c      	bmi.n	8007d62 <__swsetup_r+0x82>
 8007d08:	06d0      	lsls	r0, r2, #27
 8007d0a:	d411      	bmi.n	8007d30 <__swsetup_r+0x50>
 8007d0c:	2209      	movs	r2, #9
 8007d0e:	6032      	str	r2, [r6, #0]
 8007d10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d14:	81a3      	strh	r3, [r4, #12]
 8007d16:	f04f 30ff 	mov.w	r0, #4294967295
 8007d1a:	e03e      	b.n	8007d9a <__swsetup_r+0xba>
 8007d1c:	4b25      	ldr	r3, [pc, #148]	; (8007db4 <__swsetup_r+0xd4>)
 8007d1e:	429c      	cmp	r4, r3
 8007d20:	d101      	bne.n	8007d26 <__swsetup_r+0x46>
 8007d22:	68ac      	ldr	r4, [r5, #8]
 8007d24:	e7eb      	b.n	8007cfe <__swsetup_r+0x1e>
 8007d26:	4b24      	ldr	r3, [pc, #144]	; (8007db8 <__swsetup_r+0xd8>)
 8007d28:	429c      	cmp	r4, r3
 8007d2a:	bf08      	it	eq
 8007d2c:	68ec      	ldreq	r4, [r5, #12]
 8007d2e:	e7e6      	b.n	8007cfe <__swsetup_r+0x1e>
 8007d30:	0751      	lsls	r1, r2, #29
 8007d32:	d512      	bpl.n	8007d5a <__swsetup_r+0x7a>
 8007d34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d36:	b141      	cbz	r1, 8007d4a <__swsetup_r+0x6a>
 8007d38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d3c:	4299      	cmp	r1, r3
 8007d3e:	d002      	beq.n	8007d46 <__swsetup_r+0x66>
 8007d40:	4630      	mov	r0, r6
 8007d42:	f001 ffc1 	bl	8009cc8 <_free_r>
 8007d46:	2300      	movs	r3, #0
 8007d48:	6363      	str	r3, [r4, #52]	; 0x34
 8007d4a:	89a3      	ldrh	r3, [r4, #12]
 8007d4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d50:	81a3      	strh	r3, [r4, #12]
 8007d52:	2300      	movs	r3, #0
 8007d54:	6063      	str	r3, [r4, #4]
 8007d56:	6923      	ldr	r3, [r4, #16]
 8007d58:	6023      	str	r3, [r4, #0]
 8007d5a:	89a3      	ldrh	r3, [r4, #12]
 8007d5c:	f043 0308 	orr.w	r3, r3, #8
 8007d60:	81a3      	strh	r3, [r4, #12]
 8007d62:	6923      	ldr	r3, [r4, #16]
 8007d64:	b94b      	cbnz	r3, 8007d7a <__swsetup_r+0x9a>
 8007d66:	89a3      	ldrh	r3, [r4, #12]
 8007d68:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007d6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d70:	d003      	beq.n	8007d7a <__swsetup_r+0x9a>
 8007d72:	4621      	mov	r1, r4
 8007d74:	4630      	mov	r0, r6
 8007d76:	f001 fb3f 	bl	80093f8 <__smakebuf_r>
 8007d7a:	89a2      	ldrh	r2, [r4, #12]
 8007d7c:	f012 0301 	ands.w	r3, r2, #1
 8007d80:	d00c      	beq.n	8007d9c <__swsetup_r+0xbc>
 8007d82:	2300      	movs	r3, #0
 8007d84:	60a3      	str	r3, [r4, #8]
 8007d86:	6963      	ldr	r3, [r4, #20]
 8007d88:	425b      	negs	r3, r3
 8007d8a:	61a3      	str	r3, [r4, #24]
 8007d8c:	6923      	ldr	r3, [r4, #16]
 8007d8e:	b953      	cbnz	r3, 8007da6 <__swsetup_r+0xc6>
 8007d90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d94:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007d98:	d1ba      	bne.n	8007d10 <__swsetup_r+0x30>
 8007d9a:	bd70      	pop	{r4, r5, r6, pc}
 8007d9c:	0792      	lsls	r2, r2, #30
 8007d9e:	bf58      	it	pl
 8007da0:	6963      	ldrpl	r3, [r4, #20]
 8007da2:	60a3      	str	r3, [r4, #8]
 8007da4:	e7f2      	b.n	8007d8c <__swsetup_r+0xac>
 8007da6:	2000      	movs	r0, #0
 8007da8:	e7f7      	b.n	8007d9a <__swsetup_r+0xba>
 8007daa:	bf00      	nop
 8007dac:	20000014 	.word	0x20000014
 8007db0:	0800a700 	.word	0x0800a700
 8007db4:	0800a720 	.word	0x0800a720
 8007db8:	0800a6e0 	.word	0x0800a6e0

08007dbc <quorem>:
 8007dbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc0:	6903      	ldr	r3, [r0, #16]
 8007dc2:	690c      	ldr	r4, [r1, #16]
 8007dc4:	42a3      	cmp	r3, r4
 8007dc6:	4680      	mov	r8, r0
 8007dc8:	f2c0 8082 	blt.w	8007ed0 <quorem+0x114>
 8007dcc:	3c01      	subs	r4, #1
 8007dce:	f101 0714 	add.w	r7, r1, #20
 8007dd2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007dd6:	f100 0614 	add.w	r6, r0, #20
 8007dda:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007dde:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007de2:	eb06 030c 	add.w	r3, r6, ip
 8007de6:	3501      	adds	r5, #1
 8007de8:	eb07 090c 	add.w	r9, r7, ip
 8007dec:	9301      	str	r3, [sp, #4]
 8007dee:	fbb0 f5f5 	udiv	r5, r0, r5
 8007df2:	b395      	cbz	r5, 8007e5a <quorem+0x9e>
 8007df4:	f04f 0a00 	mov.w	sl, #0
 8007df8:	4638      	mov	r0, r7
 8007dfa:	46b6      	mov	lr, r6
 8007dfc:	46d3      	mov	fp, sl
 8007dfe:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e02:	b293      	uxth	r3, r2
 8007e04:	fb05 a303 	mla	r3, r5, r3, sl
 8007e08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	ebab 0303 	sub.w	r3, fp, r3
 8007e12:	0c12      	lsrs	r2, r2, #16
 8007e14:	f8de b000 	ldr.w	fp, [lr]
 8007e18:	fb05 a202 	mla	r2, r5, r2, sl
 8007e1c:	fa13 f38b 	uxtah	r3, r3, fp
 8007e20:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007e24:	fa1f fb82 	uxth.w	fp, r2
 8007e28:	f8de 2000 	ldr.w	r2, [lr]
 8007e2c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007e30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e3a:	4581      	cmp	r9, r0
 8007e3c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007e40:	f84e 3b04 	str.w	r3, [lr], #4
 8007e44:	d2db      	bcs.n	8007dfe <quorem+0x42>
 8007e46:	f856 300c 	ldr.w	r3, [r6, ip]
 8007e4a:	b933      	cbnz	r3, 8007e5a <quorem+0x9e>
 8007e4c:	9b01      	ldr	r3, [sp, #4]
 8007e4e:	3b04      	subs	r3, #4
 8007e50:	429e      	cmp	r6, r3
 8007e52:	461a      	mov	r2, r3
 8007e54:	d330      	bcc.n	8007eb8 <quorem+0xfc>
 8007e56:	f8c8 4010 	str.w	r4, [r8, #16]
 8007e5a:	4640      	mov	r0, r8
 8007e5c:	f001 fd7a 	bl	8009954 <__mcmp>
 8007e60:	2800      	cmp	r0, #0
 8007e62:	db25      	blt.n	8007eb0 <quorem+0xf4>
 8007e64:	3501      	adds	r5, #1
 8007e66:	4630      	mov	r0, r6
 8007e68:	f04f 0c00 	mov.w	ip, #0
 8007e6c:	f857 2b04 	ldr.w	r2, [r7], #4
 8007e70:	f8d0 e000 	ldr.w	lr, [r0]
 8007e74:	b293      	uxth	r3, r2
 8007e76:	ebac 0303 	sub.w	r3, ip, r3
 8007e7a:	0c12      	lsrs	r2, r2, #16
 8007e7c:	fa13 f38e 	uxtah	r3, r3, lr
 8007e80:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007e84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e8e:	45b9      	cmp	r9, r7
 8007e90:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007e94:	f840 3b04 	str.w	r3, [r0], #4
 8007e98:	d2e8      	bcs.n	8007e6c <quorem+0xb0>
 8007e9a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007e9e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007ea2:	b92a      	cbnz	r2, 8007eb0 <quorem+0xf4>
 8007ea4:	3b04      	subs	r3, #4
 8007ea6:	429e      	cmp	r6, r3
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	d30b      	bcc.n	8007ec4 <quorem+0x108>
 8007eac:	f8c8 4010 	str.w	r4, [r8, #16]
 8007eb0:	4628      	mov	r0, r5
 8007eb2:	b003      	add	sp, #12
 8007eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eb8:	6812      	ldr	r2, [r2, #0]
 8007eba:	3b04      	subs	r3, #4
 8007ebc:	2a00      	cmp	r2, #0
 8007ebe:	d1ca      	bne.n	8007e56 <quorem+0x9a>
 8007ec0:	3c01      	subs	r4, #1
 8007ec2:	e7c5      	b.n	8007e50 <quorem+0x94>
 8007ec4:	6812      	ldr	r2, [r2, #0]
 8007ec6:	3b04      	subs	r3, #4
 8007ec8:	2a00      	cmp	r2, #0
 8007eca:	d1ef      	bne.n	8007eac <quorem+0xf0>
 8007ecc:	3c01      	subs	r4, #1
 8007ece:	e7ea      	b.n	8007ea6 <quorem+0xea>
 8007ed0:	2000      	movs	r0, #0
 8007ed2:	e7ee      	b.n	8007eb2 <quorem+0xf6>
 8007ed4:	0000      	movs	r0, r0
	...

08007ed8 <_dtoa_r>:
 8007ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007edc:	ec57 6b10 	vmov	r6, r7, d0
 8007ee0:	b097      	sub	sp, #92	; 0x5c
 8007ee2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007ee4:	9106      	str	r1, [sp, #24]
 8007ee6:	4604      	mov	r4, r0
 8007ee8:	920b      	str	r2, [sp, #44]	; 0x2c
 8007eea:	9312      	str	r3, [sp, #72]	; 0x48
 8007eec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ef0:	e9cd 6700 	strd	r6, r7, [sp]
 8007ef4:	b93d      	cbnz	r5, 8007f06 <_dtoa_r+0x2e>
 8007ef6:	2010      	movs	r0, #16
 8007ef8:	f001 fabe 	bl	8009478 <malloc>
 8007efc:	6260      	str	r0, [r4, #36]	; 0x24
 8007efe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f02:	6005      	str	r5, [r0, #0]
 8007f04:	60c5      	str	r5, [r0, #12]
 8007f06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f08:	6819      	ldr	r1, [r3, #0]
 8007f0a:	b151      	cbz	r1, 8007f22 <_dtoa_r+0x4a>
 8007f0c:	685a      	ldr	r2, [r3, #4]
 8007f0e:	604a      	str	r2, [r1, #4]
 8007f10:	2301      	movs	r3, #1
 8007f12:	4093      	lsls	r3, r2
 8007f14:	608b      	str	r3, [r1, #8]
 8007f16:	4620      	mov	r0, r4
 8007f18:	f001 fafc 	bl	8009514 <_Bfree>
 8007f1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f1e:	2200      	movs	r2, #0
 8007f20:	601a      	str	r2, [r3, #0]
 8007f22:	1e3b      	subs	r3, r7, #0
 8007f24:	bfbb      	ittet	lt
 8007f26:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007f2a:	9301      	strlt	r3, [sp, #4]
 8007f2c:	2300      	movge	r3, #0
 8007f2e:	2201      	movlt	r2, #1
 8007f30:	bfac      	ite	ge
 8007f32:	f8c8 3000 	strge.w	r3, [r8]
 8007f36:	f8c8 2000 	strlt.w	r2, [r8]
 8007f3a:	4baf      	ldr	r3, [pc, #700]	; (80081f8 <_dtoa_r+0x320>)
 8007f3c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007f40:	ea33 0308 	bics.w	r3, r3, r8
 8007f44:	d114      	bne.n	8007f70 <_dtoa_r+0x98>
 8007f46:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f48:	f242 730f 	movw	r3, #9999	; 0x270f
 8007f4c:	6013      	str	r3, [r2, #0]
 8007f4e:	9b00      	ldr	r3, [sp, #0]
 8007f50:	b923      	cbnz	r3, 8007f5c <_dtoa_r+0x84>
 8007f52:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007f56:	2800      	cmp	r0, #0
 8007f58:	f000 8542 	beq.w	80089e0 <_dtoa_r+0xb08>
 8007f5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f5e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800820c <_dtoa_r+0x334>
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f000 8544 	beq.w	80089f0 <_dtoa_r+0xb18>
 8007f68:	f10b 0303 	add.w	r3, fp, #3
 8007f6c:	f000 bd3e 	b.w	80089ec <_dtoa_r+0xb14>
 8007f70:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007f74:	2200      	movs	r2, #0
 8007f76:	2300      	movs	r3, #0
 8007f78:	4630      	mov	r0, r6
 8007f7a:	4639      	mov	r1, r7
 8007f7c:	f7f8 fdcc 	bl	8000b18 <__aeabi_dcmpeq>
 8007f80:	4681      	mov	r9, r0
 8007f82:	b168      	cbz	r0, 8007fa0 <_dtoa_r+0xc8>
 8007f84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f86:	2301      	movs	r3, #1
 8007f88:	6013      	str	r3, [r2, #0]
 8007f8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	f000 8524 	beq.w	80089da <_dtoa_r+0xb02>
 8007f92:	4b9a      	ldr	r3, [pc, #616]	; (80081fc <_dtoa_r+0x324>)
 8007f94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007f96:	f103 3bff 	add.w	fp, r3, #4294967295
 8007f9a:	6013      	str	r3, [r2, #0]
 8007f9c:	f000 bd28 	b.w	80089f0 <_dtoa_r+0xb18>
 8007fa0:	aa14      	add	r2, sp, #80	; 0x50
 8007fa2:	a915      	add	r1, sp, #84	; 0x54
 8007fa4:	ec47 6b10 	vmov	d0, r6, r7
 8007fa8:	4620      	mov	r0, r4
 8007faa:	f001 fdc1 	bl	8009b30 <__d2b>
 8007fae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007fb2:	9004      	str	r0, [sp, #16]
 8007fb4:	2d00      	cmp	r5, #0
 8007fb6:	d07c      	beq.n	80080b2 <_dtoa_r+0x1da>
 8007fb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007fbc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007fc0:	46b2      	mov	sl, r6
 8007fc2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007fc6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007fca:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007fce:	2200      	movs	r2, #0
 8007fd0:	4b8b      	ldr	r3, [pc, #556]	; (8008200 <_dtoa_r+0x328>)
 8007fd2:	4650      	mov	r0, sl
 8007fd4:	4659      	mov	r1, fp
 8007fd6:	f7f8 f97f 	bl	80002d8 <__aeabi_dsub>
 8007fda:	a381      	add	r3, pc, #516	; (adr r3, 80081e0 <_dtoa_r+0x308>)
 8007fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe0:	f7f8 fb32 	bl	8000648 <__aeabi_dmul>
 8007fe4:	a380      	add	r3, pc, #512	; (adr r3, 80081e8 <_dtoa_r+0x310>)
 8007fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fea:	f7f8 f977 	bl	80002dc <__adddf3>
 8007fee:	4606      	mov	r6, r0
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	460f      	mov	r7, r1
 8007ff4:	f7f8 fabe 	bl	8000574 <__aeabi_i2d>
 8007ff8:	a37d      	add	r3, pc, #500	; (adr r3, 80081f0 <_dtoa_r+0x318>)
 8007ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffe:	f7f8 fb23 	bl	8000648 <__aeabi_dmul>
 8008002:	4602      	mov	r2, r0
 8008004:	460b      	mov	r3, r1
 8008006:	4630      	mov	r0, r6
 8008008:	4639      	mov	r1, r7
 800800a:	f7f8 f967 	bl	80002dc <__adddf3>
 800800e:	4606      	mov	r6, r0
 8008010:	460f      	mov	r7, r1
 8008012:	f7f8 fdc9 	bl	8000ba8 <__aeabi_d2iz>
 8008016:	2200      	movs	r2, #0
 8008018:	4682      	mov	sl, r0
 800801a:	2300      	movs	r3, #0
 800801c:	4630      	mov	r0, r6
 800801e:	4639      	mov	r1, r7
 8008020:	f7f8 fd84 	bl	8000b2c <__aeabi_dcmplt>
 8008024:	b148      	cbz	r0, 800803a <_dtoa_r+0x162>
 8008026:	4650      	mov	r0, sl
 8008028:	f7f8 faa4 	bl	8000574 <__aeabi_i2d>
 800802c:	4632      	mov	r2, r6
 800802e:	463b      	mov	r3, r7
 8008030:	f7f8 fd72 	bl	8000b18 <__aeabi_dcmpeq>
 8008034:	b908      	cbnz	r0, 800803a <_dtoa_r+0x162>
 8008036:	f10a 3aff 	add.w	sl, sl, #4294967295
 800803a:	f1ba 0f16 	cmp.w	sl, #22
 800803e:	d859      	bhi.n	80080f4 <_dtoa_r+0x21c>
 8008040:	4970      	ldr	r1, [pc, #448]	; (8008204 <_dtoa_r+0x32c>)
 8008042:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008046:	e9dd 2300 	ldrd	r2, r3, [sp]
 800804a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800804e:	f7f8 fd8b 	bl	8000b68 <__aeabi_dcmpgt>
 8008052:	2800      	cmp	r0, #0
 8008054:	d050      	beq.n	80080f8 <_dtoa_r+0x220>
 8008056:	f10a 3aff 	add.w	sl, sl, #4294967295
 800805a:	2300      	movs	r3, #0
 800805c:	930f      	str	r3, [sp, #60]	; 0x3c
 800805e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008060:	1b5d      	subs	r5, r3, r5
 8008062:	f1b5 0801 	subs.w	r8, r5, #1
 8008066:	bf49      	itett	mi
 8008068:	f1c5 0301 	rsbmi	r3, r5, #1
 800806c:	2300      	movpl	r3, #0
 800806e:	9305      	strmi	r3, [sp, #20]
 8008070:	f04f 0800 	movmi.w	r8, #0
 8008074:	bf58      	it	pl
 8008076:	9305      	strpl	r3, [sp, #20]
 8008078:	f1ba 0f00 	cmp.w	sl, #0
 800807c:	db3e      	blt.n	80080fc <_dtoa_r+0x224>
 800807e:	2300      	movs	r3, #0
 8008080:	44d0      	add	r8, sl
 8008082:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008086:	9307      	str	r3, [sp, #28]
 8008088:	9b06      	ldr	r3, [sp, #24]
 800808a:	2b09      	cmp	r3, #9
 800808c:	f200 8090 	bhi.w	80081b0 <_dtoa_r+0x2d8>
 8008090:	2b05      	cmp	r3, #5
 8008092:	bfc4      	itt	gt
 8008094:	3b04      	subgt	r3, #4
 8008096:	9306      	strgt	r3, [sp, #24]
 8008098:	9b06      	ldr	r3, [sp, #24]
 800809a:	f1a3 0302 	sub.w	r3, r3, #2
 800809e:	bfcc      	ite	gt
 80080a0:	2500      	movgt	r5, #0
 80080a2:	2501      	movle	r5, #1
 80080a4:	2b03      	cmp	r3, #3
 80080a6:	f200 808f 	bhi.w	80081c8 <_dtoa_r+0x2f0>
 80080aa:	e8df f003 	tbb	[pc, r3]
 80080ae:	7f7d      	.short	0x7f7d
 80080b0:	7131      	.short	0x7131
 80080b2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80080b6:	441d      	add	r5, r3
 80080b8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80080bc:	2820      	cmp	r0, #32
 80080be:	dd13      	ble.n	80080e8 <_dtoa_r+0x210>
 80080c0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80080c4:	9b00      	ldr	r3, [sp, #0]
 80080c6:	fa08 f800 	lsl.w	r8, r8, r0
 80080ca:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80080ce:	fa23 f000 	lsr.w	r0, r3, r0
 80080d2:	ea48 0000 	orr.w	r0, r8, r0
 80080d6:	f7f8 fa3d 	bl	8000554 <__aeabi_ui2d>
 80080da:	2301      	movs	r3, #1
 80080dc:	4682      	mov	sl, r0
 80080de:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80080e2:	3d01      	subs	r5, #1
 80080e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80080e6:	e772      	b.n	8007fce <_dtoa_r+0xf6>
 80080e8:	9b00      	ldr	r3, [sp, #0]
 80080ea:	f1c0 0020 	rsb	r0, r0, #32
 80080ee:	fa03 f000 	lsl.w	r0, r3, r0
 80080f2:	e7f0      	b.n	80080d6 <_dtoa_r+0x1fe>
 80080f4:	2301      	movs	r3, #1
 80080f6:	e7b1      	b.n	800805c <_dtoa_r+0x184>
 80080f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80080fa:	e7b0      	b.n	800805e <_dtoa_r+0x186>
 80080fc:	9b05      	ldr	r3, [sp, #20]
 80080fe:	eba3 030a 	sub.w	r3, r3, sl
 8008102:	9305      	str	r3, [sp, #20]
 8008104:	f1ca 0300 	rsb	r3, sl, #0
 8008108:	9307      	str	r3, [sp, #28]
 800810a:	2300      	movs	r3, #0
 800810c:	930e      	str	r3, [sp, #56]	; 0x38
 800810e:	e7bb      	b.n	8008088 <_dtoa_r+0x1b0>
 8008110:	2301      	movs	r3, #1
 8008112:	930a      	str	r3, [sp, #40]	; 0x28
 8008114:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008116:	2b00      	cmp	r3, #0
 8008118:	dd59      	ble.n	80081ce <_dtoa_r+0x2f6>
 800811a:	9302      	str	r3, [sp, #8]
 800811c:	4699      	mov	r9, r3
 800811e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008120:	2200      	movs	r2, #0
 8008122:	6072      	str	r2, [r6, #4]
 8008124:	2204      	movs	r2, #4
 8008126:	f102 0014 	add.w	r0, r2, #20
 800812a:	4298      	cmp	r0, r3
 800812c:	6871      	ldr	r1, [r6, #4]
 800812e:	d953      	bls.n	80081d8 <_dtoa_r+0x300>
 8008130:	4620      	mov	r0, r4
 8008132:	f001 f9bb 	bl	80094ac <_Balloc>
 8008136:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008138:	6030      	str	r0, [r6, #0]
 800813a:	f1b9 0f0e 	cmp.w	r9, #14
 800813e:	f8d3 b000 	ldr.w	fp, [r3]
 8008142:	f200 80e6 	bhi.w	8008312 <_dtoa_r+0x43a>
 8008146:	2d00      	cmp	r5, #0
 8008148:	f000 80e3 	beq.w	8008312 <_dtoa_r+0x43a>
 800814c:	ed9d 7b00 	vldr	d7, [sp]
 8008150:	f1ba 0f00 	cmp.w	sl, #0
 8008154:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008158:	dd74      	ble.n	8008244 <_dtoa_r+0x36c>
 800815a:	4a2a      	ldr	r2, [pc, #168]	; (8008204 <_dtoa_r+0x32c>)
 800815c:	f00a 030f 	and.w	r3, sl, #15
 8008160:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008164:	ed93 7b00 	vldr	d7, [r3]
 8008168:	ea4f 162a 	mov.w	r6, sl, asr #4
 800816c:	06f0      	lsls	r0, r6, #27
 800816e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008172:	d565      	bpl.n	8008240 <_dtoa_r+0x368>
 8008174:	4b24      	ldr	r3, [pc, #144]	; (8008208 <_dtoa_r+0x330>)
 8008176:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800817a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800817e:	f7f8 fb8d 	bl	800089c <__aeabi_ddiv>
 8008182:	e9cd 0100 	strd	r0, r1, [sp]
 8008186:	f006 060f 	and.w	r6, r6, #15
 800818a:	2503      	movs	r5, #3
 800818c:	4f1e      	ldr	r7, [pc, #120]	; (8008208 <_dtoa_r+0x330>)
 800818e:	e04c      	b.n	800822a <_dtoa_r+0x352>
 8008190:	2301      	movs	r3, #1
 8008192:	930a      	str	r3, [sp, #40]	; 0x28
 8008194:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008196:	4453      	add	r3, sl
 8008198:	f103 0901 	add.w	r9, r3, #1
 800819c:	9302      	str	r3, [sp, #8]
 800819e:	464b      	mov	r3, r9
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	bfb8      	it	lt
 80081a4:	2301      	movlt	r3, #1
 80081a6:	e7ba      	b.n	800811e <_dtoa_r+0x246>
 80081a8:	2300      	movs	r3, #0
 80081aa:	e7b2      	b.n	8008112 <_dtoa_r+0x23a>
 80081ac:	2300      	movs	r3, #0
 80081ae:	e7f0      	b.n	8008192 <_dtoa_r+0x2ba>
 80081b0:	2501      	movs	r5, #1
 80081b2:	2300      	movs	r3, #0
 80081b4:	9306      	str	r3, [sp, #24]
 80081b6:	950a      	str	r5, [sp, #40]	; 0x28
 80081b8:	f04f 33ff 	mov.w	r3, #4294967295
 80081bc:	9302      	str	r3, [sp, #8]
 80081be:	4699      	mov	r9, r3
 80081c0:	2200      	movs	r2, #0
 80081c2:	2312      	movs	r3, #18
 80081c4:	920b      	str	r2, [sp, #44]	; 0x2c
 80081c6:	e7aa      	b.n	800811e <_dtoa_r+0x246>
 80081c8:	2301      	movs	r3, #1
 80081ca:	930a      	str	r3, [sp, #40]	; 0x28
 80081cc:	e7f4      	b.n	80081b8 <_dtoa_r+0x2e0>
 80081ce:	2301      	movs	r3, #1
 80081d0:	9302      	str	r3, [sp, #8]
 80081d2:	4699      	mov	r9, r3
 80081d4:	461a      	mov	r2, r3
 80081d6:	e7f5      	b.n	80081c4 <_dtoa_r+0x2ec>
 80081d8:	3101      	adds	r1, #1
 80081da:	6071      	str	r1, [r6, #4]
 80081dc:	0052      	lsls	r2, r2, #1
 80081de:	e7a2      	b.n	8008126 <_dtoa_r+0x24e>
 80081e0:	636f4361 	.word	0x636f4361
 80081e4:	3fd287a7 	.word	0x3fd287a7
 80081e8:	8b60c8b3 	.word	0x8b60c8b3
 80081ec:	3fc68a28 	.word	0x3fc68a28
 80081f0:	509f79fb 	.word	0x509f79fb
 80081f4:	3fd34413 	.word	0x3fd34413
 80081f8:	7ff00000 	.word	0x7ff00000
 80081fc:	0800a651 	.word	0x0800a651
 8008200:	3ff80000 	.word	0x3ff80000
 8008204:	0800a778 	.word	0x0800a778
 8008208:	0800a750 	.word	0x0800a750
 800820c:	0800a6d9 	.word	0x0800a6d9
 8008210:	07f1      	lsls	r1, r6, #31
 8008212:	d508      	bpl.n	8008226 <_dtoa_r+0x34e>
 8008214:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008218:	e9d7 2300 	ldrd	r2, r3, [r7]
 800821c:	f7f8 fa14 	bl	8000648 <__aeabi_dmul>
 8008220:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008224:	3501      	adds	r5, #1
 8008226:	1076      	asrs	r6, r6, #1
 8008228:	3708      	adds	r7, #8
 800822a:	2e00      	cmp	r6, #0
 800822c:	d1f0      	bne.n	8008210 <_dtoa_r+0x338>
 800822e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008232:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008236:	f7f8 fb31 	bl	800089c <__aeabi_ddiv>
 800823a:	e9cd 0100 	strd	r0, r1, [sp]
 800823e:	e01a      	b.n	8008276 <_dtoa_r+0x39e>
 8008240:	2502      	movs	r5, #2
 8008242:	e7a3      	b.n	800818c <_dtoa_r+0x2b4>
 8008244:	f000 80a0 	beq.w	8008388 <_dtoa_r+0x4b0>
 8008248:	f1ca 0600 	rsb	r6, sl, #0
 800824c:	4b9f      	ldr	r3, [pc, #636]	; (80084cc <_dtoa_r+0x5f4>)
 800824e:	4fa0      	ldr	r7, [pc, #640]	; (80084d0 <_dtoa_r+0x5f8>)
 8008250:	f006 020f 	and.w	r2, r6, #15
 8008254:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008260:	f7f8 f9f2 	bl	8000648 <__aeabi_dmul>
 8008264:	e9cd 0100 	strd	r0, r1, [sp]
 8008268:	1136      	asrs	r6, r6, #4
 800826a:	2300      	movs	r3, #0
 800826c:	2502      	movs	r5, #2
 800826e:	2e00      	cmp	r6, #0
 8008270:	d17f      	bne.n	8008372 <_dtoa_r+0x49a>
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1e1      	bne.n	800823a <_dtoa_r+0x362>
 8008276:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008278:	2b00      	cmp	r3, #0
 800827a:	f000 8087 	beq.w	800838c <_dtoa_r+0x4b4>
 800827e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008282:	2200      	movs	r2, #0
 8008284:	4b93      	ldr	r3, [pc, #588]	; (80084d4 <_dtoa_r+0x5fc>)
 8008286:	4630      	mov	r0, r6
 8008288:	4639      	mov	r1, r7
 800828a:	f7f8 fc4f 	bl	8000b2c <__aeabi_dcmplt>
 800828e:	2800      	cmp	r0, #0
 8008290:	d07c      	beq.n	800838c <_dtoa_r+0x4b4>
 8008292:	f1b9 0f00 	cmp.w	r9, #0
 8008296:	d079      	beq.n	800838c <_dtoa_r+0x4b4>
 8008298:	9b02      	ldr	r3, [sp, #8]
 800829a:	2b00      	cmp	r3, #0
 800829c:	dd35      	ble.n	800830a <_dtoa_r+0x432>
 800829e:	f10a 33ff 	add.w	r3, sl, #4294967295
 80082a2:	9308      	str	r3, [sp, #32]
 80082a4:	4639      	mov	r1, r7
 80082a6:	2200      	movs	r2, #0
 80082a8:	4b8b      	ldr	r3, [pc, #556]	; (80084d8 <_dtoa_r+0x600>)
 80082aa:	4630      	mov	r0, r6
 80082ac:	f7f8 f9cc 	bl	8000648 <__aeabi_dmul>
 80082b0:	e9cd 0100 	strd	r0, r1, [sp]
 80082b4:	9f02      	ldr	r7, [sp, #8]
 80082b6:	3501      	adds	r5, #1
 80082b8:	4628      	mov	r0, r5
 80082ba:	f7f8 f95b 	bl	8000574 <__aeabi_i2d>
 80082be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082c2:	f7f8 f9c1 	bl	8000648 <__aeabi_dmul>
 80082c6:	2200      	movs	r2, #0
 80082c8:	4b84      	ldr	r3, [pc, #528]	; (80084dc <_dtoa_r+0x604>)
 80082ca:	f7f8 f807 	bl	80002dc <__adddf3>
 80082ce:	4605      	mov	r5, r0
 80082d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80082d4:	2f00      	cmp	r7, #0
 80082d6:	d15d      	bne.n	8008394 <_dtoa_r+0x4bc>
 80082d8:	2200      	movs	r2, #0
 80082da:	4b81      	ldr	r3, [pc, #516]	; (80084e0 <_dtoa_r+0x608>)
 80082dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082e0:	f7f7 fffa 	bl	80002d8 <__aeabi_dsub>
 80082e4:	462a      	mov	r2, r5
 80082e6:	4633      	mov	r3, r6
 80082e8:	e9cd 0100 	strd	r0, r1, [sp]
 80082ec:	f7f8 fc3c 	bl	8000b68 <__aeabi_dcmpgt>
 80082f0:	2800      	cmp	r0, #0
 80082f2:	f040 8288 	bne.w	8008806 <_dtoa_r+0x92e>
 80082f6:	462a      	mov	r2, r5
 80082f8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80082fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008300:	f7f8 fc14 	bl	8000b2c <__aeabi_dcmplt>
 8008304:	2800      	cmp	r0, #0
 8008306:	f040 827c 	bne.w	8008802 <_dtoa_r+0x92a>
 800830a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800830e:	e9cd 2300 	strd	r2, r3, [sp]
 8008312:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008314:	2b00      	cmp	r3, #0
 8008316:	f2c0 8150 	blt.w	80085ba <_dtoa_r+0x6e2>
 800831a:	f1ba 0f0e 	cmp.w	sl, #14
 800831e:	f300 814c 	bgt.w	80085ba <_dtoa_r+0x6e2>
 8008322:	4b6a      	ldr	r3, [pc, #424]	; (80084cc <_dtoa_r+0x5f4>)
 8008324:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008328:	ed93 7b00 	vldr	d7, [r3]
 800832c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800832e:	2b00      	cmp	r3, #0
 8008330:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008334:	f280 80d8 	bge.w	80084e8 <_dtoa_r+0x610>
 8008338:	f1b9 0f00 	cmp.w	r9, #0
 800833c:	f300 80d4 	bgt.w	80084e8 <_dtoa_r+0x610>
 8008340:	f040 825e 	bne.w	8008800 <_dtoa_r+0x928>
 8008344:	2200      	movs	r2, #0
 8008346:	4b66      	ldr	r3, [pc, #408]	; (80084e0 <_dtoa_r+0x608>)
 8008348:	ec51 0b17 	vmov	r0, r1, d7
 800834c:	f7f8 f97c 	bl	8000648 <__aeabi_dmul>
 8008350:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008354:	f7f8 fbfe 	bl	8000b54 <__aeabi_dcmpge>
 8008358:	464f      	mov	r7, r9
 800835a:	464e      	mov	r6, r9
 800835c:	2800      	cmp	r0, #0
 800835e:	f040 8234 	bne.w	80087ca <_dtoa_r+0x8f2>
 8008362:	2331      	movs	r3, #49	; 0x31
 8008364:	f10b 0501 	add.w	r5, fp, #1
 8008368:	f88b 3000 	strb.w	r3, [fp]
 800836c:	f10a 0a01 	add.w	sl, sl, #1
 8008370:	e22f      	b.n	80087d2 <_dtoa_r+0x8fa>
 8008372:	07f2      	lsls	r2, r6, #31
 8008374:	d505      	bpl.n	8008382 <_dtoa_r+0x4aa>
 8008376:	e9d7 2300 	ldrd	r2, r3, [r7]
 800837a:	f7f8 f965 	bl	8000648 <__aeabi_dmul>
 800837e:	3501      	adds	r5, #1
 8008380:	2301      	movs	r3, #1
 8008382:	1076      	asrs	r6, r6, #1
 8008384:	3708      	adds	r7, #8
 8008386:	e772      	b.n	800826e <_dtoa_r+0x396>
 8008388:	2502      	movs	r5, #2
 800838a:	e774      	b.n	8008276 <_dtoa_r+0x39e>
 800838c:	f8cd a020 	str.w	sl, [sp, #32]
 8008390:	464f      	mov	r7, r9
 8008392:	e791      	b.n	80082b8 <_dtoa_r+0x3e0>
 8008394:	4b4d      	ldr	r3, [pc, #308]	; (80084cc <_dtoa_r+0x5f4>)
 8008396:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800839a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800839e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d047      	beq.n	8008434 <_dtoa_r+0x55c>
 80083a4:	4602      	mov	r2, r0
 80083a6:	460b      	mov	r3, r1
 80083a8:	2000      	movs	r0, #0
 80083aa:	494e      	ldr	r1, [pc, #312]	; (80084e4 <_dtoa_r+0x60c>)
 80083ac:	f7f8 fa76 	bl	800089c <__aeabi_ddiv>
 80083b0:	462a      	mov	r2, r5
 80083b2:	4633      	mov	r3, r6
 80083b4:	f7f7 ff90 	bl	80002d8 <__aeabi_dsub>
 80083b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80083bc:	465d      	mov	r5, fp
 80083be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083c2:	f7f8 fbf1 	bl	8000ba8 <__aeabi_d2iz>
 80083c6:	4606      	mov	r6, r0
 80083c8:	f7f8 f8d4 	bl	8000574 <__aeabi_i2d>
 80083cc:	4602      	mov	r2, r0
 80083ce:	460b      	mov	r3, r1
 80083d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083d4:	f7f7 ff80 	bl	80002d8 <__aeabi_dsub>
 80083d8:	3630      	adds	r6, #48	; 0x30
 80083da:	f805 6b01 	strb.w	r6, [r5], #1
 80083de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80083e2:	e9cd 0100 	strd	r0, r1, [sp]
 80083e6:	f7f8 fba1 	bl	8000b2c <__aeabi_dcmplt>
 80083ea:	2800      	cmp	r0, #0
 80083ec:	d163      	bne.n	80084b6 <_dtoa_r+0x5de>
 80083ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083f2:	2000      	movs	r0, #0
 80083f4:	4937      	ldr	r1, [pc, #220]	; (80084d4 <_dtoa_r+0x5fc>)
 80083f6:	f7f7 ff6f 	bl	80002d8 <__aeabi_dsub>
 80083fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80083fe:	f7f8 fb95 	bl	8000b2c <__aeabi_dcmplt>
 8008402:	2800      	cmp	r0, #0
 8008404:	f040 80b7 	bne.w	8008576 <_dtoa_r+0x69e>
 8008408:	eba5 030b 	sub.w	r3, r5, fp
 800840c:	429f      	cmp	r7, r3
 800840e:	f77f af7c 	ble.w	800830a <_dtoa_r+0x432>
 8008412:	2200      	movs	r2, #0
 8008414:	4b30      	ldr	r3, [pc, #192]	; (80084d8 <_dtoa_r+0x600>)
 8008416:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800841a:	f7f8 f915 	bl	8000648 <__aeabi_dmul>
 800841e:	2200      	movs	r2, #0
 8008420:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008424:	4b2c      	ldr	r3, [pc, #176]	; (80084d8 <_dtoa_r+0x600>)
 8008426:	e9dd 0100 	ldrd	r0, r1, [sp]
 800842a:	f7f8 f90d 	bl	8000648 <__aeabi_dmul>
 800842e:	e9cd 0100 	strd	r0, r1, [sp]
 8008432:	e7c4      	b.n	80083be <_dtoa_r+0x4e6>
 8008434:	462a      	mov	r2, r5
 8008436:	4633      	mov	r3, r6
 8008438:	f7f8 f906 	bl	8000648 <__aeabi_dmul>
 800843c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008440:	eb0b 0507 	add.w	r5, fp, r7
 8008444:	465e      	mov	r6, fp
 8008446:	e9dd 0100 	ldrd	r0, r1, [sp]
 800844a:	f7f8 fbad 	bl	8000ba8 <__aeabi_d2iz>
 800844e:	4607      	mov	r7, r0
 8008450:	f7f8 f890 	bl	8000574 <__aeabi_i2d>
 8008454:	3730      	adds	r7, #48	; 0x30
 8008456:	4602      	mov	r2, r0
 8008458:	460b      	mov	r3, r1
 800845a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800845e:	f7f7 ff3b 	bl	80002d8 <__aeabi_dsub>
 8008462:	f806 7b01 	strb.w	r7, [r6], #1
 8008466:	42ae      	cmp	r6, r5
 8008468:	e9cd 0100 	strd	r0, r1, [sp]
 800846c:	f04f 0200 	mov.w	r2, #0
 8008470:	d126      	bne.n	80084c0 <_dtoa_r+0x5e8>
 8008472:	4b1c      	ldr	r3, [pc, #112]	; (80084e4 <_dtoa_r+0x60c>)
 8008474:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008478:	f7f7 ff30 	bl	80002dc <__adddf3>
 800847c:	4602      	mov	r2, r0
 800847e:	460b      	mov	r3, r1
 8008480:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008484:	f7f8 fb70 	bl	8000b68 <__aeabi_dcmpgt>
 8008488:	2800      	cmp	r0, #0
 800848a:	d174      	bne.n	8008576 <_dtoa_r+0x69e>
 800848c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008490:	2000      	movs	r0, #0
 8008492:	4914      	ldr	r1, [pc, #80]	; (80084e4 <_dtoa_r+0x60c>)
 8008494:	f7f7 ff20 	bl	80002d8 <__aeabi_dsub>
 8008498:	4602      	mov	r2, r0
 800849a:	460b      	mov	r3, r1
 800849c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084a0:	f7f8 fb44 	bl	8000b2c <__aeabi_dcmplt>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	f43f af30 	beq.w	800830a <_dtoa_r+0x432>
 80084aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80084ae:	2b30      	cmp	r3, #48	; 0x30
 80084b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80084b4:	d002      	beq.n	80084bc <_dtoa_r+0x5e4>
 80084b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80084ba:	e04a      	b.n	8008552 <_dtoa_r+0x67a>
 80084bc:	4615      	mov	r5, r2
 80084be:	e7f4      	b.n	80084aa <_dtoa_r+0x5d2>
 80084c0:	4b05      	ldr	r3, [pc, #20]	; (80084d8 <_dtoa_r+0x600>)
 80084c2:	f7f8 f8c1 	bl	8000648 <__aeabi_dmul>
 80084c6:	e9cd 0100 	strd	r0, r1, [sp]
 80084ca:	e7bc      	b.n	8008446 <_dtoa_r+0x56e>
 80084cc:	0800a778 	.word	0x0800a778
 80084d0:	0800a750 	.word	0x0800a750
 80084d4:	3ff00000 	.word	0x3ff00000
 80084d8:	40240000 	.word	0x40240000
 80084dc:	401c0000 	.word	0x401c0000
 80084e0:	40140000 	.word	0x40140000
 80084e4:	3fe00000 	.word	0x3fe00000
 80084e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80084ec:	465d      	mov	r5, fp
 80084ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80084f2:	4630      	mov	r0, r6
 80084f4:	4639      	mov	r1, r7
 80084f6:	f7f8 f9d1 	bl	800089c <__aeabi_ddiv>
 80084fa:	f7f8 fb55 	bl	8000ba8 <__aeabi_d2iz>
 80084fe:	4680      	mov	r8, r0
 8008500:	f7f8 f838 	bl	8000574 <__aeabi_i2d>
 8008504:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008508:	f7f8 f89e 	bl	8000648 <__aeabi_dmul>
 800850c:	4602      	mov	r2, r0
 800850e:	460b      	mov	r3, r1
 8008510:	4630      	mov	r0, r6
 8008512:	4639      	mov	r1, r7
 8008514:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008518:	f7f7 fede 	bl	80002d8 <__aeabi_dsub>
 800851c:	f805 6b01 	strb.w	r6, [r5], #1
 8008520:	eba5 060b 	sub.w	r6, r5, fp
 8008524:	45b1      	cmp	r9, r6
 8008526:	4602      	mov	r2, r0
 8008528:	460b      	mov	r3, r1
 800852a:	d139      	bne.n	80085a0 <_dtoa_r+0x6c8>
 800852c:	f7f7 fed6 	bl	80002dc <__adddf3>
 8008530:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008534:	4606      	mov	r6, r0
 8008536:	460f      	mov	r7, r1
 8008538:	f7f8 fb16 	bl	8000b68 <__aeabi_dcmpgt>
 800853c:	b9c8      	cbnz	r0, 8008572 <_dtoa_r+0x69a>
 800853e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008542:	4630      	mov	r0, r6
 8008544:	4639      	mov	r1, r7
 8008546:	f7f8 fae7 	bl	8000b18 <__aeabi_dcmpeq>
 800854a:	b110      	cbz	r0, 8008552 <_dtoa_r+0x67a>
 800854c:	f018 0f01 	tst.w	r8, #1
 8008550:	d10f      	bne.n	8008572 <_dtoa_r+0x69a>
 8008552:	9904      	ldr	r1, [sp, #16]
 8008554:	4620      	mov	r0, r4
 8008556:	f000 ffdd 	bl	8009514 <_Bfree>
 800855a:	2300      	movs	r3, #0
 800855c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800855e:	702b      	strb	r3, [r5, #0]
 8008560:	f10a 0301 	add.w	r3, sl, #1
 8008564:	6013      	str	r3, [r2, #0]
 8008566:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008568:	2b00      	cmp	r3, #0
 800856a:	f000 8241 	beq.w	80089f0 <_dtoa_r+0xb18>
 800856e:	601d      	str	r5, [r3, #0]
 8008570:	e23e      	b.n	80089f0 <_dtoa_r+0xb18>
 8008572:	f8cd a020 	str.w	sl, [sp, #32]
 8008576:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800857a:	2a39      	cmp	r2, #57	; 0x39
 800857c:	f105 33ff 	add.w	r3, r5, #4294967295
 8008580:	d108      	bne.n	8008594 <_dtoa_r+0x6bc>
 8008582:	459b      	cmp	fp, r3
 8008584:	d10a      	bne.n	800859c <_dtoa_r+0x6c4>
 8008586:	9b08      	ldr	r3, [sp, #32]
 8008588:	3301      	adds	r3, #1
 800858a:	9308      	str	r3, [sp, #32]
 800858c:	2330      	movs	r3, #48	; 0x30
 800858e:	f88b 3000 	strb.w	r3, [fp]
 8008592:	465b      	mov	r3, fp
 8008594:	781a      	ldrb	r2, [r3, #0]
 8008596:	3201      	adds	r2, #1
 8008598:	701a      	strb	r2, [r3, #0]
 800859a:	e78c      	b.n	80084b6 <_dtoa_r+0x5de>
 800859c:	461d      	mov	r5, r3
 800859e:	e7ea      	b.n	8008576 <_dtoa_r+0x69e>
 80085a0:	2200      	movs	r2, #0
 80085a2:	4b9b      	ldr	r3, [pc, #620]	; (8008810 <_dtoa_r+0x938>)
 80085a4:	f7f8 f850 	bl	8000648 <__aeabi_dmul>
 80085a8:	2200      	movs	r2, #0
 80085aa:	2300      	movs	r3, #0
 80085ac:	4606      	mov	r6, r0
 80085ae:	460f      	mov	r7, r1
 80085b0:	f7f8 fab2 	bl	8000b18 <__aeabi_dcmpeq>
 80085b4:	2800      	cmp	r0, #0
 80085b6:	d09a      	beq.n	80084ee <_dtoa_r+0x616>
 80085b8:	e7cb      	b.n	8008552 <_dtoa_r+0x67a>
 80085ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085bc:	2a00      	cmp	r2, #0
 80085be:	f000 808b 	beq.w	80086d8 <_dtoa_r+0x800>
 80085c2:	9a06      	ldr	r2, [sp, #24]
 80085c4:	2a01      	cmp	r2, #1
 80085c6:	dc6e      	bgt.n	80086a6 <_dtoa_r+0x7ce>
 80085c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80085ca:	2a00      	cmp	r2, #0
 80085cc:	d067      	beq.n	800869e <_dtoa_r+0x7c6>
 80085ce:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80085d2:	9f07      	ldr	r7, [sp, #28]
 80085d4:	9d05      	ldr	r5, [sp, #20]
 80085d6:	9a05      	ldr	r2, [sp, #20]
 80085d8:	2101      	movs	r1, #1
 80085da:	441a      	add	r2, r3
 80085dc:	4620      	mov	r0, r4
 80085de:	9205      	str	r2, [sp, #20]
 80085e0:	4498      	add	r8, r3
 80085e2:	f001 f875 	bl	80096d0 <__i2b>
 80085e6:	4606      	mov	r6, r0
 80085e8:	2d00      	cmp	r5, #0
 80085ea:	dd0c      	ble.n	8008606 <_dtoa_r+0x72e>
 80085ec:	f1b8 0f00 	cmp.w	r8, #0
 80085f0:	dd09      	ble.n	8008606 <_dtoa_r+0x72e>
 80085f2:	4545      	cmp	r5, r8
 80085f4:	9a05      	ldr	r2, [sp, #20]
 80085f6:	462b      	mov	r3, r5
 80085f8:	bfa8      	it	ge
 80085fa:	4643      	movge	r3, r8
 80085fc:	1ad2      	subs	r2, r2, r3
 80085fe:	9205      	str	r2, [sp, #20]
 8008600:	1aed      	subs	r5, r5, r3
 8008602:	eba8 0803 	sub.w	r8, r8, r3
 8008606:	9b07      	ldr	r3, [sp, #28]
 8008608:	b1eb      	cbz	r3, 8008646 <_dtoa_r+0x76e>
 800860a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800860c:	2b00      	cmp	r3, #0
 800860e:	d067      	beq.n	80086e0 <_dtoa_r+0x808>
 8008610:	b18f      	cbz	r7, 8008636 <_dtoa_r+0x75e>
 8008612:	4631      	mov	r1, r6
 8008614:	463a      	mov	r2, r7
 8008616:	4620      	mov	r0, r4
 8008618:	f001 f8fa 	bl	8009810 <__pow5mult>
 800861c:	9a04      	ldr	r2, [sp, #16]
 800861e:	4601      	mov	r1, r0
 8008620:	4606      	mov	r6, r0
 8008622:	4620      	mov	r0, r4
 8008624:	f001 f85d 	bl	80096e2 <__multiply>
 8008628:	9904      	ldr	r1, [sp, #16]
 800862a:	9008      	str	r0, [sp, #32]
 800862c:	4620      	mov	r0, r4
 800862e:	f000 ff71 	bl	8009514 <_Bfree>
 8008632:	9b08      	ldr	r3, [sp, #32]
 8008634:	9304      	str	r3, [sp, #16]
 8008636:	9b07      	ldr	r3, [sp, #28]
 8008638:	1bda      	subs	r2, r3, r7
 800863a:	d004      	beq.n	8008646 <_dtoa_r+0x76e>
 800863c:	9904      	ldr	r1, [sp, #16]
 800863e:	4620      	mov	r0, r4
 8008640:	f001 f8e6 	bl	8009810 <__pow5mult>
 8008644:	9004      	str	r0, [sp, #16]
 8008646:	2101      	movs	r1, #1
 8008648:	4620      	mov	r0, r4
 800864a:	f001 f841 	bl	80096d0 <__i2b>
 800864e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008650:	4607      	mov	r7, r0
 8008652:	2b00      	cmp	r3, #0
 8008654:	f000 81d0 	beq.w	80089f8 <_dtoa_r+0xb20>
 8008658:	461a      	mov	r2, r3
 800865a:	4601      	mov	r1, r0
 800865c:	4620      	mov	r0, r4
 800865e:	f001 f8d7 	bl	8009810 <__pow5mult>
 8008662:	9b06      	ldr	r3, [sp, #24]
 8008664:	2b01      	cmp	r3, #1
 8008666:	4607      	mov	r7, r0
 8008668:	dc40      	bgt.n	80086ec <_dtoa_r+0x814>
 800866a:	9b00      	ldr	r3, [sp, #0]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d139      	bne.n	80086e4 <_dtoa_r+0x80c>
 8008670:	9b01      	ldr	r3, [sp, #4]
 8008672:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008676:	2b00      	cmp	r3, #0
 8008678:	d136      	bne.n	80086e8 <_dtoa_r+0x810>
 800867a:	9b01      	ldr	r3, [sp, #4]
 800867c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008680:	0d1b      	lsrs	r3, r3, #20
 8008682:	051b      	lsls	r3, r3, #20
 8008684:	b12b      	cbz	r3, 8008692 <_dtoa_r+0x7ba>
 8008686:	9b05      	ldr	r3, [sp, #20]
 8008688:	3301      	adds	r3, #1
 800868a:	9305      	str	r3, [sp, #20]
 800868c:	f108 0801 	add.w	r8, r8, #1
 8008690:	2301      	movs	r3, #1
 8008692:	9307      	str	r3, [sp, #28]
 8008694:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008696:	2b00      	cmp	r3, #0
 8008698:	d12a      	bne.n	80086f0 <_dtoa_r+0x818>
 800869a:	2001      	movs	r0, #1
 800869c:	e030      	b.n	8008700 <_dtoa_r+0x828>
 800869e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80086a0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80086a4:	e795      	b.n	80085d2 <_dtoa_r+0x6fa>
 80086a6:	9b07      	ldr	r3, [sp, #28]
 80086a8:	f109 37ff 	add.w	r7, r9, #4294967295
 80086ac:	42bb      	cmp	r3, r7
 80086ae:	bfbf      	itttt	lt
 80086b0:	9b07      	ldrlt	r3, [sp, #28]
 80086b2:	9707      	strlt	r7, [sp, #28]
 80086b4:	1afa      	sublt	r2, r7, r3
 80086b6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80086b8:	bfbb      	ittet	lt
 80086ba:	189b      	addlt	r3, r3, r2
 80086bc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80086be:	1bdf      	subge	r7, r3, r7
 80086c0:	2700      	movlt	r7, #0
 80086c2:	f1b9 0f00 	cmp.w	r9, #0
 80086c6:	bfb5      	itete	lt
 80086c8:	9b05      	ldrlt	r3, [sp, #20]
 80086ca:	9d05      	ldrge	r5, [sp, #20]
 80086cc:	eba3 0509 	sublt.w	r5, r3, r9
 80086d0:	464b      	movge	r3, r9
 80086d2:	bfb8      	it	lt
 80086d4:	2300      	movlt	r3, #0
 80086d6:	e77e      	b.n	80085d6 <_dtoa_r+0x6fe>
 80086d8:	9f07      	ldr	r7, [sp, #28]
 80086da:	9d05      	ldr	r5, [sp, #20]
 80086dc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80086de:	e783      	b.n	80085e8 <_dtoa_r+0x710>
 80086e0:	9a07      	ldr	r2, [sp, #28]
 80086e2:	e7ab      	b.n	800863c <_dtoa_r+0x764>
 80086e4:	2300      	movs	r3, #0
 80086e6:	e7d4      	b.n	8008692 <_dtoa_r+0x7ba>
 80086e8:	9b00      	ldr	r3, [sp, #0]
 80086ea:	e7d2      	b.n	8008692 <_dtoa_r+0x7ba>
 80086ec:	2300      	movs	r3, #0
 80086ee:	9307      	str	r3, [sp, #28]
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80086f6:	6918      	ldr	r0, [r3, #16]
 80086f8:	f000 ff9c 	bl	8009634 <__hi0bits>
 80086fc:	f1c0 0020 	rsb	r0, r0, #32
 8008700:	4440      	add	r0, r8
 8008702:	f010 001f 	ands.w	r0, r0, #31
 8008706:	d047      	beq.n	8008798 <_dtoa_r+0x8c0>
 8008708:	f1c0 0320 	rsb	r3, r0, #32
 800870c:	2b04      	cmp	r3, #4
 800870e:	dd3b      	ble.n	8008788 <_dtoa_r+0x8b0>
 8008710:	9b05      	ldr	r3, [sp, #20]
 8008712:	f1c0 001c 	rsb	r0, r0, #28
 8008716:	4403      	add	r3, r0
 8008718:	9305      	str	r3, [sp, #20]
 800871a:	4405      	add	r5, r0
 800871c:	4480      	add	r8, r0
 800871e:	9b05      	ldr	r3, [sp, #20]
 8008720:	2b00      	cmp	r3, #0
 8008722:	dd05      	ble.n	8008730 <_dtoa_r+0x858>
 8008724:	461a      	mov	r2, r3
 8008726:	9904      	ldr	r1, [sp, #16]
 8008728:	4620      	mov	r0, r4
 800872a:	f001 f8bf 	bl	80098ac <__lshift>
 800872e:	9004      	str	r0, [sp, #16]
 8008730:	f1b8 0f00 	cmp.w	r8, #0
 8008734:	dd05      	ble.n	8008742 <_dtoa_r+0x86a>
 8008736:	4639      	mov	r1, r7
 8008738:	4642      	mov	r2, r8
 800873a:	4620      	mov	r0, r4
 800873c:	f001 f8b6 	bl	80098ac <__lshift>
 8008740:	4607      	mov	r7, r0
 8008742:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008744:	b353      	cbz	r3, 800879c <_dtoa_r+0x8c4>
 8008746:	4639      	mov	r1, r7
 8008748:	9804      	ldr	r0, [sp, #16]
 800874a:	f001 f903 	bl	8009954 <__mcmp>
 800874e:	2800      	cmp	r0, #0
 8008750:	da24      	bge.n	800879c <_dtoa_r+0x8c4>
 8008752:	2300      	movs	r3, #0
 8008754:	220a      	movs	r2, #10
 8008756:	9904      	ldr	r1, [sp, #16]
 8008758:	4620      	mov	r0, r4
 800875a:	f000 fef2 	bl	8009542 <__multadd>
 800875e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008760:	9004      	str	r0, [sp, #16]
 8008762:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008766:	2b00      	cmp	r3, #0
 8008768:	f000 814d 	beq.w	8008a06 <_dtoa_r+0xb2e>
 800876c:	2300      	movs	r3, #0
 800876e:	4631      	mov	r1, r6
 8008770:	220a      	movs	r2, #10
 8008772:	4620      	mov	r0, r4
 8008774:	f000 fee5 	bl	8009542 <__multadd>
 8008778:	9b02      	ldr	r3, [sp, #8]
 800877a:	2b00      	cmp	r3, #0
 800877c:	4606      	mov	r6, r0
 800877e:	dc4f      	bgt.n	8008820 <_dtoa_r+0x948>
 8008780:	9b06      	ldr	r3, [sp, #24]
 8008782:	2b02      	cmp	r3, #2
 8008784:	dd4c      	ble.n	8008820 <_dtoa_r+0x948>
 8008786:	e011      	b.n	80087ac <_dtoa_r+0x8d4>
 8008788:	d0c9      	beq.n	800871e <_dtoa_r+0x846>
 800878a:	9a05      	ldr	r2, [sp, #20]
 800878c:	331c      	adds	r3, #28
 800878e:	441a      	add	r2, r3
 8008790:	9205      	str	r2, [sp, #20]
 8008792:	441d      	add	r5, r3
 8008794:	4498      	add	r8, r3
 8008796:	e7c2      	b.n	800871e <_dtoa_r+0x846>
 8008798:	4603      	mov	r3, r0
 800879a:	e7f6      	b.n	800878a <_dtoa_r+0x8b2>
 800879c:	f1b9 0f00 	cmp.w	r9, #0
 80087a0:	dc38      	bgt.n	8008814 <_dtoa_r+0x93c>
 80087a2:	9b06      	ldr	r3, [sp, #24]
 80087a4:	2b02      	cmp	r3, #2
 80087a6:	dd35      	ble.n	8008814 <_dtoa_r+0x93c>
 80087a8:	f8cd 9008 	str.w	r9, [sp, #8]
 80087ac:	9b02      	ldr	r3, [sp, #8]
 80087ae:	b963      	cbnz	r3, 80087ca <_dtoa_r+0x8f2>
 80087b0:	4639      	mov	r1, r7
 80087b2:	2205      	movs	r2, #5
 80087b4:	4620      	mov	r0, r4
 80087b6:	f000 fec4 	bl	8009542 <__multadd>
 80087ba:	4601      	mov	r1, r0
 80087bc:	4607      	mov	r7, r0
 80087be:	9804      	ldr	r0, [sp, #16]
 80087c0:	f001 f8c8 	bl	8009954 <__mcmp>
 80087c4:	2800      	cmp	r0, #0
 80087c6:	f73f adcc 	bgt.w	8008362 <_dtoa_r+0x48a>
 80087ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087cc:	465d      	mov	r5, fp
 80087ce:	ea6f 0a03 	mvn.w	sl, r3
 80087d2:	f04f 0900 	mov.w	r9, #0
 80087d6:	4639      	mov	r1, r7
 80087d8:	4620      	mov	r0, r4
 80087da:	f000 fe9b 	bl	8009514 <_Bfree>
 80087de:	2e00      	cmp	r6, #0
 80087e0:	f43f aeb7 	beq.w	8008552 <_dtoa_r+0x67a>
 80087e4:	f1b9 0f00 	cmp.w	r9, #0
 80087e8:	d005      	beq.n	80087f6 <_dtoa_r+0x91e>
 80087ea:	45b1      	cmp	r9, r6
 80087ec:	d003      	beq.n	80087f6 <_dtoa_r+0x91e>
 80087ee:	4649      	mov	r1, r9
 80087f0:	4620      	mov	r0, r4
 80087f2:	f000 fe8f 	bl	8009514 <_Bfree>
 80087f6:	4631      	mov	r1, r6
 80087f8:	4620      	mov	r0, r4
 80087fa:	f000 fe8b 	bl	8009514 <_Bfree>
 80087fe:	e6a8      	b.n	8008552 <_dtoa_r+0x67a>
 8008800:	2700      	movs	r7, #0
 8008802:	463e      	mov	r6, r7
 8008804:	e7e1      	b.n	80087ca <_dtoa_r+0x8f2>
 8008806:	f8dd a020 	ldr.w	sl, [sp, #32]
 800880a:	463e      	mov	r6, r7
 800880c:	e5a9      	b.n	8008362 <_dtoa_r+0x48a>
 800880e:	bf00      	nop
 8008810:	40240000 	.word	0x40240000
 8008814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008816:	f8cd 9008 	str.w	r9, [sp, #8]
 800881a:	2b00      	cmp	r3, #0
 800881c:	f000 80fa 	beq.w	8008a14 <_dtoa_r+0xb3c>
 8008820:	2d00      	cmp	r5, #0
 8008822:	dd05      	ble.n	8008830 <_dtoa_r+0x958>
 8008824:	4631      	mov	r1, r6
 8008826:	462a      	mov	r2, r5
 8008828:	4620      	mov	r0, r4
 800882a:	f001 f83f 	bl	80098ac <__lshift>
 800882e:	4606      	mov	r6, r0
 8008830:	9b07      	ldr	r3, [sp, #28]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d04c      	beq.n	80088d0 <_dtoa_r+0x9f8>
 8008836:	6871      	ldr	r1, [r6, #4]
 8008838:	4620      	mov	r0, r4
 800883a:	f000 fe37 	bl	80094ac <_Balloc>
 800883e:	6932      	ldr	r2, [r6, #16]
 8008840:	3202      	adds	r2, #2
 8008842:	4605      	mov	r5, r0
 8008844:	0092      	lsls	r2, r2, #2
 8008846:	f106 010c 	add.w	r1, r6, #12
 800884a:	300c      	adds	r0, #12
 800884c:	f7fd fc02 	bl	8006054 <memcpy>
 8008850:	2201      	movs	r2, #1
 8008852:	4629      	mov	r1, r5
 8008854:	4620      	mov	r0, r4
 8008856:	f001 f829 	bl	80098ac <__lshift>
 800885a:	9b00      	ldr	r3, [sp, #0]
 800885c:	f8cd b014 	str.w	fp, [sp, #20]
 8008860:	f003 0301 	and.w	r3, r3, #1
 8008864:	46b1      	mov	r9, r6
 8008866:	9307      	str	r3, [sp, #28]
 8008868:	4606      	mov	r6, r0
 800886a:	4639      	mov	r1, r7
 800886c:	9804      	ldr	r0, [sp, #16]
 800886e:	f7ff faa5 	bl	8007dbc <quorem>
 8008872:	4649      	mov	r1, r9
 8008874:	4605      	mov	r5, r0
 8008876:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800887a:	9804      	ldr	r0, [sp, #16]
 800887c:	f001 f86a 	bl	8009954 <__mcmp>
 8008880:	4632      	mov	r2, r6
 8008882:	9000      	str	r0, [sp, #0]
 8008884:	4639      	mov	r1, r7
 8008886:	4620      	mov	r0, r4
 8008888:	f001 f87e 	bl	8009988 <__mdiff>
 800888c:	68c3      	ldr	r3, [r0, #12]
 800888e:	4602      	mov	r2, r0
 8008890:	bb03      	cbnz	r3, 80088d4 <_dtoa_r+0x9fc>
 8008892:	4601      	mov	r1, r0
 8008894:	9008      	str	r0, [sp, #32]
 8008896:	9804      	ldr	r0, [sp, #16]
 8008898:	f001 f85c 	bl	8009954 <__mcmp>
 800889c:	9a08      	ldr	r2, [sp, #32]
 800889e:	4603      	mov	r3, r0
 80088a0:	4611      	mov	r1, r2
 80088a2:	4620      	mov	r0, r4
 80088a4:	9308      	str	r3, [sp, #32]
 80088a6:	f000 fe35 	bl	8009514 <_Bfree>
 80088aa:	9b08      	ldr	r3, [sp, #32]
 80088ac:	b9a3      	cbnz	r3, 80088d8 <_dtoa_r+0xa00>
 80088ae:	9a06      	ldr	r2, [sp, #24]
 80088b0:	b992      	cbnz	r2, 80088d8 <_dtoa_r+0xa00>
 80088b2:	9a07      	ldr	r2, [sp, #28]
 80088b4:	b982      	cbnz	r2, 80088d8 <_dtoa_r+0xa00>
 80088b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80088ba:	d029      	beq.n	8008910 <_dtoa_r+0xa38>
 80088bc:	9b00      	ldr	r3, [sp, #0]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	dd01      	ble.n	80088c6 <_dtoa_r+0x9ee>
 80088c2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80088c6:	9b05      	ldr	r3, [sp, #20]
 80088c8:	1c5d      	adds	r5, r3, #1
 80088ca:	f883 8000 	strb.w	r8, [r3]
 80088ce:	e782      	b.n	80087d6 <_dtoa_r+0x8fe>
 80088d0:	4630      	mov	r0, r6
 80088d2:	e7c2      	b.n	800885a <_dtoa_r+0x982>
 80088d4:	2301      	movs	r3, #1
 80088d6:	e7e3      	b.n	80088a0 <_dtoa_r+0x9c8>
 80088d8:	9a00      	ldr	r2, [sp, #0]
 80088da:	2a00      	cmp	r2, #0
 80088dc:	db04      	blt.n	80088e8 <_dtoa_r+0xa10>
 80088de:	d125      	bne.n	800892c <_dtoa_r+0xa54>
 80088e0:	9a06      	ldr	r2, [sp, #24]
 80088e2:	bb1a      	cbnz	r2, 800892c <_dtoa_r+0xa54>
 80088e4:	9a07      	ldr	r2, [sp, #28]
 80088e6:	bb0a      	cbnz	r2, 800892c <_dtoa_r+0xa54>
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	ddec      	ble.n	80088c6 <_dtoa_r+0x9ee>
 80088ec:	2201      	movs	r2, #1
 80088ee:	9904      	ldr	r1, [sp, #16]
 80088f0:	4620      	mov	r0, r4
 80088f2:	f000 ffdb 	bl	80098ac <__lshift>
 80088f6:	4639      	mov	r1, r7
 80088f8:	9004      	str	r0, [sp, #16]
 80088fa:	f001 f82b 	bl	8009954 <__mcmp>
 80088fe:	2800      	cmp	r0, #0
 8008900:	dc03      	bgt.n	800890a <_dtoa_r+0xa32>
 8008902:	d1e0      	bne.n	80088c6 <_dtoa_r+0x9ee>
 8008904:	f018 0f01 	tst.w	r8, #1
 8008908:	d0dd      	beq.n	80088c6 <_dtoa_r+0x9ee>
 800890a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800890e:	d1d8      	bne.n	80088c2 <_dtoa_r+0x9ea>
 8008910:	9b05      	ldr	r3, [sp, #20]
 8008912:	9a05      	ldr	r2, [sp, #20]
 8008914:	1c5d      	adds	r5, r3, #1
 8008916:	2339      	movs	r3, #57	; 0x39
 8008918:	7013      	strb	r3, [r2, #0]
 800891a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800891e:	2b39      	cmp	r3, #57	; 0x39
 8008920:	f105 32ff 	add.w	r2, r5, #4294967295
 8008924:	d04f      	beq.n	80089c6 <_dtoa_r+0xaee>
 8008926:	3301      	adds	r3, #1
 8008928:	7013      	strb	r3, [r2, #0]
 800892a:	e754      	b.n	80087d6 <_dtoa_r+0x8fe>
 800892c:	9a05      	ldr	r2, [sp, #20]
 800892e:	2b00      	cmp	r3, #0
 8008930:	f102 0501 	add.w	r5, r2, #1
 8008934:	dd06      	ble.n	8008944 <_dtoa_r+0xa6c>
 8008936:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800893a:	d0e9      	beq.n	8008910 <_dtoa_r+0xa38>
 800893c:	f108 0801 	add.w	r8, r8, #1
 8008940:	9b05      	ldr	r3, [sp, #20]
 8008942:	e7c2      	b.n	80088ca <_dtoa_r+0x9f2>
 8008944:	9a02      	ldr	r2, [sp, #8]
 8008946:	f805 8c01 	strb.w	r8, [r5, #-1]
 800894a:	eba5 030b 	sub.w	r3, r5, fp
 800894e:	4293      	cmp	r3, r2
 8008950:	d021      	beq.n	8008996 <_dtoa_r+0xabe>
 8008952:	2300      	movs	r3, #0
 8008954:	220a      	movs	r2, #10
 8008956:	9904      	ldr	r1, [sp, #16]
 8008958:	4620      	mov	r0, r4
 800895a:	f000 fdf2 	bl	8009542 <__multadd>
 800895e:	45b1      	cmp	r9, r6
 8008960:	9004      	str	r0, [sp, #16]
 8008962:	f04f 0300 	mov.w	r3, #0
 8008966:	f04f 020a 	mov.w	r2, #10
 800896a:	4649      	mov	r1, r9
 800896c:	4620      	mov	r0, r4
 800896e:	d105      	bne.n	800897c <_dtoa_r+0xaa4>
 8008970:	f000 fde7 	bl	8009542 <__multadd>
 8008974:	4681      	mov	r9, r0
 8008976:	4606      	mov	r6, r0
 8008978:	9505      	str	r5, [sp, #20]
 800897a:	e776      	b.n	800886a <_dtoa_r+0x992>
 800897c:	f000 fde1 	bl	8009542 <__multadd>
 8008980:	4631      	mov	r1, r6
 8008982:	4681      	mov	r9, r0
 8008984:	2300      	movs	r3, #0
 8008986:	220a      	movs	r2, #10
 8008988:	4620      	mov	r0, r4
 800898a:	f000 fdda 	bl	8009542 <__multadd>
 800898e:	4606      	mov	r6, r0
 8008990:	e7f2      	b.n	8008978 <_dtoa_r+0xaa0>
 8008992:	f04f 0900 	mov.w	r9, #0
 8008996:	2201      	movs	r2, #1
 8008998:	9904      	ldr	r1, [sp, #16]
 800899a:	4620      	mov	r0, r4
 800899c:	f000 ff86 	bl	80098ac <__lshift>
 80089a0:	4639      	mov	r1, r7
 80089a2:	9004      	str	r0, [sp, #16]
 80089a4:	f000 ffd6 	bl	8009954 <__mcmp>
 80089a8:	2800      	cmp	r0, #0
 80089aa:	dcb6      	bgt.n	800891a <_dtoa_r+0xa42>
 80089ac:	d102      	bne.n	80089b4 <_dtoa_r+0xadc>
 80089ae:	f018 0f01 	tst.w	r8, #1
 80089b2:	d1b2      	bne.n	800891a <_dtoa_r+0xa42>
 80089b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80089b8:	2b30      	cmp	r3, #48	; 0x30
 80089ba:	f105 32ff 	add.w	r2, r5, #4294967295
 80089be:	f47f af0a 	bne.w	80087d6 <_dtoa_r+0x8fe>
 80089c2:	4615      	mov	r5, r2
 80089c4:	e7f6      	b.n	80089b4 <_dtoa_r+0xadc>
 80089c6:	4593      	cmp	fp, r2
 80089c8:	d105      	bne.n	80089d6 <_dtoa_r+0xafe>
 80089ca:	2331      	movs	r3, #49	; 0x31
 80089cc:	f10a 0a01 	add.w	sl, sl, #1
 80089d0:	f88b 3000 	strb.w	r3, [fp]
 80089d4:	e6ff      	b.n	80087d6 <_dtoa_r+0x8fe>
 80089d6:	4615      	mov	r5, r2
 80089d8:	e79f      	b.n	800891a <_dtoa_r+0xa42>
 80089da:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008a40 <_dtoa_r+0xb68>
 80089de:	e007      	b.n	80089f0 <_dtoa_r+0xb18>
 80089e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089e2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008a44 <_dtoa_r+0xb6c>
 80089e6:	b11b      	cbz	r3, 80089f0 <_dtoa_r+0xb18>
 80089e8:	f10b 0308 	add.w	r3, fp, #8
 80089ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80089ee:	6013      	str	r3, [r2, #0]
 80089f0:	4658      	mov	r0, fp
 80089f2:	b017      	add	sp, #92	; 0x5c
 80089f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f8:	9b06      	ldr	r3, [sp, #24]
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	f77f ae35 	ble.w	800866a <_dtoa_r+0x792>
 8008a00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a02:	9307      	str	r3, [sp, #28]
 8008a04:	e649      	b.n	800869a <_dtoa_r+0x7c2>
 8008a06:	9b02      	ldr	r3, [sp, #8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	dc03      	bgt.n	8008a14 <_dtoa_r+0xb3c>
 8008a0c:	9b06      	ldr	r3, [sp, #24]
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	f73f aecc 	bgt.w	80087ac <_dtoa_r+0x8d4>
 8008a14:	465d      	mov	r5, fp
 8008a16:	4639      	mov	r1, r7
 8008a18:	9804      	ldr	r0, [sp, #16]
 8008a1a:	f7ff f9cf 	bl	8007dbc <quorem>
 8008a1e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008a22:	f805 8b01 	strb.w	r8, [r5], #1
 8008a26:	9a02      	ldr	r2, [sp, #8]
 8008a28:	eba5 030b 	sub.w	r3, r5, fp
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	ddb0      	ble.n	8008992 <_dtoa_r+0xaba>
 8008a30:	2300      	movs	r3, #0
 8008a32:	220a      	movs	r2, #10
 8008a34:	9904      	ldr	r1, [sp, #16]
 8008a36:	4620      	mov	r0, r4
 8008a38:	f000 fd83 	bl	8009542 <__multadd>
 8008a3c:	9004      	str	r0, [sp, #16]
 8008a3e:	e7ea      	b.n	8008a16 <_dtoa_r+0xb3e>
 8008a40:	0800a650 	.word	0x0800a650
 8008a44:	0800a6d0 	.word	0x0800a6d0

08008a48 <__sflush_r>:
 8008a48:	898a      	ldrh	r2, [r1, #12]
 8008a4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a4e:	4605      	mov	r5, r0
 8008a50:	0710      	lsls	r0, r2, #28
 8008a52:	460c      	mov	r4, r1
 8008a54:	d458      	bmi.n	8008b08 <__sflush_r+0xc0>
 8008a56:	684b      	ldr	r3, [r1, #4]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	dc05      	bgt.n	8008a68 <__sflush_r+0x20>
 8008a5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	dc02      	bgt.n	8008a68 <__sflush_r+0x20>
 8008a62:	2000      	movs	r0, #0
 8008a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a6a:	2e00      	cmp	r6, #0
 8008a6c:	d0f9      	beq.n	8008a62 <__sflush_r+0x1a>
 8008a6e:	2300      	movs	r3, #0
 8008a70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a74:	682f      	ldr	r7, [r5, #0]
 8008a76:	6a21      	ldr	r1, [r4, #32]
 8008a78:	602b      	str	r3, [r5, #0]
 8008a7a:	d032      	beq.n	8008ae2 <__sflush_r+0x9a>
 8008a7c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008a7e:	89a3      	ldrh	r3, [r4, #12]
 8008a80:	075a      	lsls	r2, r3, #29
 8008a82:	d505      	bpl.n	8008a90 <__sflush_r+0x48>
 8008a84:	6863      	ldr	r3, [r4, #4]
 8008a86:	1ac0      	subs	r0, r0, r3
 8008a88:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a8a:	b10b      	cbz	r3, 8008a90 <__sflush_r+0x48>
 8008a8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a8e:	1ac0      	subs	r0, r0, r3
 8008a90:	2300      	movs	r3, #0
 8008a92:	4602      	mov	r2, r0
 8008a94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a96:	6a21      	ldr	r1, [r4, #32]
 8008a98:	4628      	mov	r0, r5
 8008a9a:	47b0      	blx	r6
 8008a9c:	1c43      	adds	r3, r0, #1
 8008a9e:	89a3      	ldrh	r3, [r4, #12]
 8008aa0:	d106      	bne.n	8008ab0 <__sflush_r+0x68>
 8008aa2:	6829      	ldr	r1, [r5, #0]
 8008aa4:	291d      	cmp	r1, #29
 8008aa6:	d848      	bhi.n	8008b3a <__sflush_r+0xf2>
 8008aa8:	4a29      	ldr	r2, [pc, #164]	; (8008b50 <__sflush_r+0x108>)
 8008aaa:	40ca      	lsrs	r2, r1
 8008aac:	07d6      	lsls	r6, r2, #31
 8008aae:	d544      	bpl.n	8008b3a <__sflush_r+0xf2>
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	6062      	str	r2, [r4, #4]
 8008ab4:	04d9      	lsls	r1, r3, #19
 8008ab6:	6922      	ldr	r2, [r4, #16]
 8008ab8:	6022      	str	r2, [r4, #0]
 8008aba:	d504      	bpl.n	8008ac6 <__sflush_r+0x7e>
 8008abc:	1c42      	adds	r2, r0, #1
 8008abe:	d101      	bne.n	8008ac4 <__sflush_r+0x7c>
 8008ac0:	682b      	ldr	r3, [r5, #0]
 8008ac2:	b903      	cbnz	r3, 8008ac6 <__sflush_r+0x7e>
 8008ac4:	6560      	str	r0, [r4, #84]	; 0x54
 8008ac6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ac8:	602f      	str	r7, [r5, #0]
 8008aca:	2900      	cmp	r1, #0
 8008acc:	d0c9      	beq.n	8008a62 <__sflush_r+0x1a>
 8008ace:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ad2:	4299      	cmp	r1, r3
 8008ad4:	d002      	beq.n	8008adc <__sflush_r+0x94>
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	f001 f8f6 	bl	8009cc8 <_free_r>
 8008adc:	2000      	movs	r0, #0
 8008ade:	6360      	str	r0, [r4, #52]	; 0x34
 8008ae0:	e7c0      	b.n	8008a64 <__sflush_r+0x1c>
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	4628      	mov	r0, r5
 8008ae6:	47b0      	blx	r6
 8008ae8:	1c41      	adds	r1, r0, #1
 8008aea:	d1c8      	bne.n	8008a7e <__sflush_r+0x36>
 8008aec:	682b      	ldr	r3, [r5, #0]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d0c5      	beq.n	8008a7e <__sflush_r+0x36>
 8008af2:	2b1d      	cmp	r3, #29
 8008af4:	d001      	beq.n	8008afa <__sflush_r+0xb2>
 8008af6:	2b16      	cmp	r3, #22
 8008af8:	d101      	bne.n	8008afe <__sflush_r+0xb6>
 8008afa:	602f      	str	r7, [r5, #0]
 8008afc:	e7b1      	b.n	8008a62 <__sflush_r+0x1a>
 8008afe:	89a3      	ldrh	r3, [r4, #12]
 8008b00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b04:	81a3      	strh	r3, [r4, #12]
 8008b06:	e7ad      	b.n	8008a64 <__sflush_r+0x1c>
 8008b08:	690f      	ldr	r7, [r1, #16]
 8008b0a:	2f00      	cmp	r7, #0
 8008b0c:	d0a9      	beq.n	8008a62 <__sflush_r+0x1a>
 8008b0e:	0793      	lsls	r3, r2, #30
 8008b10:	680e      	ldr	r6, [r1, #0]
 8008b12:	bf08      	it	eq
 8008b14:	694b      	ldreq	r3, [r1, #20]
 8008b16:	600f      	str	r7, [r1, #0]
 8008b18:	bf18      	it	ne
 8008b1a:	2300      	movne	r3, #0
 8008b1c:	eba6 0807 	sub.w	r8, r6, r7
 8008b20:	608b      	str	r3, [r1, #8]
 8008b22:	f1b8 0f00 	cmp.w	r8, #0
 8008b26:	dd9c      	ble.n	8008a62 <__sflush_r+0x1a>
 8008b28:	4643      	mov	r3, r8
 8008b2a:	463a      	mov	r2, r7
 8008b2c:	6a21      	ldr	r1, [r4, #32]
 8008b2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b30:	4628      	mov	r0, r5
 8008b32:	47b0      	blx	r6
 8008b34:	2800      	cmp	r0, #0
 8008b36:	dc06      	bgt.n	8008b46 <__sflush_r+0xfe>
 8008b38:	89a3      	ldrh	r3, [r4, #12]
 8008b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b3e:	81a3      	strh	r3, [r4, #12]
 8008b40:	f04f 30ff 	mov.w	r0, #4294967295
 8008b44:	e78e      	b.n	8008a64 <__sflush_r+0x1c>
 8008b46:	4407      	add	r7, r0
 8008b48:	eba8 0800 	sub.w	r8, r8, r0
 8008b4c:	e7e9      	b.n	8008b22 <__sflush_r+0xda>
 8008b4e:	bf00      	nop
 8008b50:	20400001 	.word	0x20400001

08008b54 <_fflush_r>:
 8008b54:	b538      	push	{r3, r4, r5, lr}
 8008b56:	690b      	ldr	r3, [r1, #16]
 8008b58:	4605      	mov	r5, r0
 8008b5a:	460c      	mov	r4, r1
 8008b5c:	b1db      	cbz	r3, 8008b96 <_fflush_r+0x42>
 8008b5e:	b118      	cbz	r0, 8008b68 <_fflush_r+0x14>
 8008b60:	6983      	ldr	r3, [r0, #24]
 8008b62:	b90b      	cbnz	r3, 8008b68 <_fflush_r+0x14>
 8008b64:	f000 f860 	bl	8008c28 <__sinit>
 8008b68:	4b0c      	ldr	r3, [pc, #48]	; (8008b9c <_fflush_r+0x48>)
 8008b6a:	429c      	cmp	r4, r3
 8008b6c:	d109      	bne.n	8008b82 <_fflush_r+0x2e>
 8008b6e:	686c      	ldr	r4, [r5, #4]
 8008b70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b74:	b17b      	cbz	r3, 8008b96 <_fflush_r+0x42>
 8008b76:	4621      	mov	r1, r4
 8008b78:	4628      	mov	r0, r5
 8008b7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b7e:	f7ff bf63 	b.w	8008a48 <__sflush_r>
 8008b82:	4b07      	ldr	r3, [pc, #28]	; (8008ba0 <_fflush_r+0x4c>)
 8008b84:	429c      	cmp	r4, r3
 8008b86:	d101      	bne.n	8008b8c <_fflush_r+0x38>
 8008b88:	68ac      	ldr	r4, [r5, #8]
 8008b8a:	e7f1      	b.n	8008b70 <_fflush_r+0x1c>
 8008b8c:	4b05      	ldr	r3, [pc, #20]	; (8008ba4 <_fflush_r+0x50>)
 8008b8e:	429c      	cmp	r4, r3
 8008b90:	bf08      	it	eq
 8008b92:	68ec      	ldreq	r4, [r5, #12]
 8008b94:	e7ec      	b.n	8008b70 <_fflush_r+0x1c>
 8008b96:	2000      	movs	r0, #0
 8008b98:	bd38      	pop	{r3, r4, r5, pc}
 8008b9a:	bf00      	nop
 8008b9c:	0800a700 	.word	0x0800a700
 8008ba0:	0800a720 	.word	0x0800a720
 8008ba4:	0800a6e0 	.word	0x0800a6e0

08008ba8 <std>:
 8008ba8:	2300      	movs	r3, #0
 8008baa:	b510      	push	{r4, lr}
 8008bac:	4604      	mov	r4, r0
 8008bae:	e9c0 3300 	strd	r3, r3, [r0]
 8008bb2:	6083      	str	r3, [r0, #8]
 8008bb4:	8181      	strh	r1, [r0, #12]
 8008bb6:	6643      	str	r3, [r0, #100]	; 0x64
 8008bb8:	81c2      	strh	r2, [r0, #14]
 8008bba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008bbe:	6183      	str	r3, [r0, #24]
 8008bc0:	4619      	mov	r1, r3
 8008bc2:	2208      	movs	r2, #8
 8008bc4:	305c      	adds	r0, #92	; 0x5c
 8008bc6:	f7fd fa50 	bl	800606a <memset>
 8008bca:	4b05      	ldr	r3, [pc, #20]	; (8008be0 <std+0x38>)
 8008bcc:	6263      	str	r3, [r4, #36]	; 0x24
 8008bce:	4b05      	ldr	r3, [pc, #20]	; (8008be4 <std+0x3c>)
 8008bd0:	62a3      	str	r3, [r4, #40]	; 0x28
 8008bd2:	4b05      	ldr	r3, [pc, #20]	; (8008be8 <std+0x40>)
 8008bd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008bd6:	4b05      	ldr	r3, [pc, #20]	; (8008bec <std+0x44>)
 8008bd8:	6224      	str	r4, [r4, #32]
 8008bda:	6323      	str	r3, [r4, #48]	; 0x30
 8008bdc:	bd10      	pop	{r4, pc}
 8008bde:	bf00      	nop
 8008be0:	0800a35d 	.word	0x0800a35d
 8008be4:	0800a37f 	.word	0x0800a37f
 8008be8:	0800a3b7 	.word	0x0800a3b7
 8008bec:	0800a3db 	.word	0x0800a3db

08008bf0 <_cleanup_r>:
 8008bf0:	4901      	ldr	r1, [pc, #4]	; (8008bf8 <_cleanup_r+0x8>)
 8008bf2:	f000 b885 	b.w	8008d00 <_fwalk_reent>
 8008bf6:	bf00      	nop
 8008bf8:	08008b55 	.word	0x08008b55

08008bfc <__sfmoreglue>:
 8008bfc:	b570      	push	{r4, r5, r6, lr}
 8008bfe:	1e4a      	subs	r2, r1, #1
 8008c00:	2568      	movs	r5, #104	; 0x68
 8008c02:	4355      	muls	r5, r2
 8008c04:	460e      	mov	r6, r1
 8008c06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008c0a:	f001 f8ab 	bl	8009d64 <_malloc_r>
 8008c0e:	4604      	mov	r4, r0
 8008c10:	b140      	cbz	r0, 8008c24 <__sfmoreglue+0x28>
 8008c12:	2100      	movs	r1, #0
 8008c14:	e9c0 1600 	strd	r1, r6, [r0]
 8008c18:	300c      	adds	r0, #12
 8008c1a:	60a0      	str	r0, [r4, #8]
 8008c1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008c20:	f7fd fa23 	bl	800606a <memset>
 8008c24:	4620      	mov	r0, r4
 8008c26:	bd70      	pop	{r4, r5, r6, pc}

08008c28 <__sinit>:
 8008c28:	6983      	ldr	r3, [r0, #24]
 8008c2a:	b510      	push	{r4, lr}
 8008c2c:	4604      	mov	r4, r0
 8008c2e:	bb33      	cbnz	r3, 8008c7e <__sinit+0x56>
 8008c30:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008c34:	6503      	str	r3, [r0, #80]	; 0x50
 8008c36:	4b12      	ldr	r3, [pc, #72]	; (8008c80 <__sinit+0x58>)
 8008c38:	4a12      	ldr	r2, [pc, #72]	; (8008c84 <__sinit+0x5c>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	6282      	str	r2, [r0, #40]	; 0x28
 8008c3e:	4298      	cmp	r0, r3
 8008c40:	bf04      	itt	eq
 8008c42:	2301      	moveq	r3, #1
 8008c44:	6183      	streq	r3, [r0, #24]
 8008c46:	f000 f81f 	bl	8008c88 <__sfp>
 8008c4a:	6060      	str	r0, [r4, #4]
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f000 f81b 	bl	8008c88 <__sfp>
 8008c52:	60a0      	str	r0, [r4, #8]
 8008c54:	4620      	mov	r0, r4
 8008c56:	f000 f817 	bl	8008c88 <__sfp>
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	60e0      	str	r0, [r4, #12]
 8008c5e:	2104      	movs	r1, #4
 8008c60:	6860      	ldr	r0, [r4, #4]
 8008c62:	f7ff ffa1 	bl	8008ba8 <std>
 8008c66:	2201      	movs	r2, #1
 8008c68:	2109      	movs	r1, #9
 8008c6a:	68a0      	ldr	r0, [r4, #8]
 8008c6c:	f7ff ff9c 	bl	8008ba8 <std>
 8008c70:	2202      	movs	r2, #2
 8008c72:	2112      	movs	r1, #18
 8008c74:	68e0      	ldr	r0, [r4, #12]
 8008c76:	f7ff ff97 	bl	8008ba8 <std>
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	61a3      	str	r3, [r4, #24]
 8008c7e:	bd10      	pop	{r4, pc}
 8008c80:	0800a63c 	.word	0x0800a63c
 8008c84:	08008bf1 	.word	0x08008bf1

08008c88 <__sfp>:
 8008c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c8a:	4b1b      	ldr	r3, [pc, #108]	; (8008cf8 <__sfp+0x70>)
 8008c8c:	681e      	ldr	r6, [r3, #0]
 8008c8e:	69b3      	ldr	r3, [r6, #24]
 8008c90:	4607      	mov	r7, r0
 8008c92:	b913      	cbnz	r3, 8008c9a <__sfp+0x12>
 8008c94:	4630      	mov	r0, r6
 8008c96:	f7ff ffc7 	bl	8008c28 <__sinit>
 8008c9a:	3648      	adds	r6, #72	; 0x48
 8008c9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008ca0:	3b01      	subs	r3, #1
 8008ca2:	d503      	bpl.n	8008cac <__sfp+0x24>
 8008ca4:	6833      	ldr	r3, [r6, #0]
 8008ca6:	b133      	cbz	r3, 8008cb6 <__sfp+0x2e>
 8008ca8:	6836      	ldr	r6, [r6, #0]
 8008caa:	e7f7      	b.n	8008c9c <__sfp+0x14>
 8008cac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008cb0:	b16d      	cbz	r5, 8008cce <__sfp+0x46>
 8008cb2:	3468      	adds	r4, #104	; 0x68
 8008cb4:	e7f4      	b.n	8008ca0 <__sfp+0x18>
 8008cb6:	2104      	movs	r1, #4
 8008cb8:	4638      	mov	r0, r7
 8008cba:	f7ff ff9f 	bl	8008bfc <__sfmoreglue>
 8008cbe:	6030      	str	r0, [r6, #0]
 8008cc0:	2800      	cmp	r0, #0
 8008cc2:	d1f1      	bne.n	8008ca8 <__sfp+0x20>
 8008cc4:	230c      	movs	r3, #12
 8008cc6:	603b      	str	r3, [r7, #0]
 8008cc8:	4604      	mov	r4, r0
 8008cca:	4620      	mov	r0, r4
 8008ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cce:	4b0b      	ldr	r3, [pc, #44]	; (8008cfc <__sfp+0x74>)
 8008cd0:	6665      	str	r5, [r4, #100]	; 0x64
 8008cd2:	e9c4 5500 	strd	r5, r5, [r4]
 8008cd6:	60a5      	str	r5, [r4, #8]
 8008cd8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008cdc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008ce0:	2208      	movs	r2, #8
 8008ce2:	4629      	mov	r1, r5
 8008ce4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008ce8:	f7fd f9bf 	bl	800606a <memset>
 8008cec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008cf0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008cf4:	e7e9      	b.n	8008cca <__sfp+0x42>
 8008cf6:	bf00      	nop
 8008cf8:	0800a63c 	.word	0x0800a63c
 8008cfc:	ffff0001 	.word	0xffff0001

08008d00 <_fwalk_reent>:
 8008d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d04:	4680      	mov	r8, r0
 8008d06:	4689      	mov	r9, r1
 8008d08:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008d0c:	2600      	movs	r6, #0
 8008d0e:	b914      	cbnz	r4, 8008d16 <_fwalk_reent+0x16>
 8008d10:	4630      	mov	r0, r6
 8008d12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d16:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008d1a:	3f01      	subs	r7, #1
 8008d1c:	d501      	bpl.n	8008d22 <_fwalk_reent+0x22>
 8008d1e:	6824      	ldr	r4, [r4, #0]
 8008d20:	e7f5      	b.n	8008d0e <_fwalk_reent+0xe>
 8008d22:	89ab      	ldrh	r3, [r5, #12]
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d907      	bls.n	8008d38 <_fwalk_reent+0x38>
 8008d28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	d003      	beq.n	8008d38 <_fwalk_reent+0x38>
 8008d30:	4629      	mov	r1, r5
 8008d32:	4640      	mov	r0, r8
 8008d34:	47c8      	blx	r9
 8008d36:	4306      	orrs	r6, r0
 8008d38:	3568      	adds	r5, #104	; 0x68
 8008d3a:	e7ee      	b.n	8008d1a <_fwalk_reent+0x1a>

08008d3c <rshift>:
 8008d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d3e:	6906      	ldr	r6, [r0, #16]
 8008d40:	114b      	asrs	r3, r1, #5
 8008d42:	429e      	cmp	r6, r3
 8008d44:	f100 0414 	add.w	r4, r0, #20
 8008d48:	dd30      	ble.n	8008dac <rshift+0x70>
 8008d4a:	f011 011f 	ands.w	r1, r1, #31
 8008d4e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008d52:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008d56:	d108      	bne.n	8008d6a <rshift+0x2e>
 8008d58:	4621      	mov	r1, r4
 8008d5a:	42b2      	cmp	r2, r6
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	d211      	bcs.n	8008d84 <rshift+0x48>
 8008d60:	f852 3b04 	ldr.w	r3, [r2], #4
 8008d64:	f841 3b04 	str.w	r3, [r1], #4
 8008d68:	e7f7      	b.n	8008d5a <rshift+0x1e>
 8008d6a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8008d6e:	f1c1 0c20 	rsb	ip, r1, #32
 8008d72:	40cd      	lsrs	r5, r1
 8008d74:	3204      	adds	r2, #4
 8008d76:	4623      	mov	r3, r4
 8008d78:	42b2      	cmp	r2, r6
 8008d7a:	4617      	mov	r7, r2
 8008d7c:	d30c      	bcc.n	8008d98 <rshift+0x5c>
 8008d7e:	601d      	str	r5, [r3, #0]
 8008d80:	b105      	cbz	r5, 8008d84 <rshift+0x48>
 8008d82:	3304      	adds	r3, #4
 8008d84:	1b1a      	subs	r2, r3, r4
 8008d86:	42a3      	cmp	r3, r4
 8008d88:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008d8c:	bf08      	it	eq
 8008d8e:	2300      	moveq	r3, #0
 8008d90:	6102      	str	r2, [r0, #16]
 8008d92:	bf08      	it	eq
 8008d94:	6143      	streq	r3, [r0, #20]
 8008d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d98:	683f      	ldr	r7, [r7, #0]
 8008d9a:	fa07 f70c 	lsl.w	r7, r7, ip
 8008d9e:	433d      	orrs	r5, r7
 8008da0:	f843 5b04 	str.w	r5, [r3], #4
 8008da4:	f852 5b04 	ldr.w	r5, [r2], #4
 8008da8:	40cd      	lsrs	r5, r1
 8008daa:	e7e5      	b.n	8008d78 <rshift+0x3c>
 8008dac:	4623      	mov	r3, r4
 8008dae:	e7e9      	b.n	8008d84 <rshift+0x48>

08008db0 <__hexdig_fun>:
 8008db0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008db4:	2b09      	cmp	r3, #9
 8008db6:	d802      	bhi.n	8008dbe <__hexdig_fun+0xe>
 8008db8:	3820      	subs	r0, #32
 8008dba:	b2c0      	uxtb	r0, r0
 8008dbc:	4770      	bx	lr
 8008dbe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008dc2:	2b05      	cmp	r3, #5
 8008dc4:	d801      	bhi.n	8008dca <__hexdig_fun+0x1a>
 8008dc6:	3847      	subs	r0, #71	; 0x47
 8008dc8:	e7f7      	b.n	8008dba <__hexdig_fun+0xa>
 8008dca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008dce:	2b05      	cmp	r3, #5
 8008dd0:	d801      	bhi.n	8008dd6 <__hexdig_fun+0x26>
 8008dd2:	3827      	subs	r0, #39	; 0x27
 8008dd4:	e7f1      	b.n	8008dba <__hexdig_fun+0xa>
 8008dd6:	2000      	movs	r0, #0
 8008dd8:	4770      	bx	lr

08008dda <__gethex>:
 8008dda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dde:	b08b      	sub	sp, #44	; 0x2c
 8008de0:	468a      	mov	sl, r1
 8008de2:	9002      	str	r0, [sp, #8]
 8008de4:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008de6:	9306      	str	r3, [sp, #24]
 8008de8:	4690      	mov	r8, r2
 8008dea:	f000 fad0 	bl	800938e <__localeconv_l>
 8008dee:	6803      	ldr	r3, [r0, #0]
 8008df0:	9303      	str	r3, [sp, #12]
 8008df2:	4618      	mov	r0, r3
 8008df4:	f7f7 fa14 	bl	8000220 <strlen>
 8008df8:	9b03      	ldr	r3, [sp, #12]
 8008dfa:	9001      	str	r0, [sp, #4]
 8008dfc:	4403      	add	r3, r0
 8008dfe:	f04f 0b00 	mov.w	fp, #0
 8008e02:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008e06:	9307      	str	r3, [sp, #28]
 8008e08:	f8da 3000 	ldr.w	r3, [sl]
 8008e0c:	3302      	adds	r3, #2
 8008e0e:	461f      	mov	r7, r3
 8008e10:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008e14:	2830      	cmp	r0, #48	; 0x30
 8008e16:	d06c      	beq.n	8008ef2 <__gethex+0x118>
 8008e18:	f7ff ffca 	bl	8008db0 <__hexdig_fun>
 8008e1c:	4604      	mov	r4, r0
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	d16a      	bne.n	8008ef8 <__gethex+0x11e>
 8008e22:	9a01      	ldr	r2, [sp, #4]
 8008e24:	9903      	ldr	r1, [sp, #12]
 8008e26:	4638      	mov	r0, r7
 8008e28:	f001 fadb 	bl	800a3e2 <strncmp>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d166      	bne.n	8008efe <__gethex+0x124>
 8008e30:	9b01      	ldr	r3, [sp, #4]
 8008e32:	5cf8      	ldrb	r0, [r7, r3]
 8008e34:	18fe      	adds	r6, r7, r3
 8008e36:	f7ff ffbb 	bl	8008db0 <__hexdig_fun>
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	d062      	beq.n	8008f04 <__gethex+0x12a>
 8008e3e:	4633      	mov	r3, r6
 8008e40:	7818      	ldrb	r0, [r3, #0]
 8008e42:	2830      	cmp	r0, #48	; 0x30
 8008e44:	461f      	mov	r7, r3
 8008e46:	f103 0301 	add.w	r3, r3, #1
 8008e4a:	d0f9      	beq.n	8008e40 <__gethex+0x66>
 8008e4c:	f7ff ffb0 	bl	8008db0 <__hexdig_fun>
 8008e50:	fab0 f580 	clz	r5, r0
 8008e54:	096d      	lsrs	r5, r5, #5
 8008e56:	4634      	mov	r4, r6
 8008e58:	f04f 0b01 	mov.w	fp, #1
 8008e5c:	463a      	mov	r2, r7
 8008e5e:	4616      	mov	r6, r2
 8008e60:	3201      	adds	r2, #1
 8008e62:	7830      	ldrb	r0, [r6, #0]
 8008e64:	f7ff ffa4 	bl	8008db0 <__hexdig_fun>
 8008e68:	2800      	cmp	r0, #0
 8008e6a:	d1f8      	bne.n	8008e5e <__gethex+0x84>
 8008e6c:	9a01      	ldr	r2, [sp, #4]
 8008e6e:	9903      	ldr	r1, [sp, #12]
 8008e70:	4630      	mov	r0, r6
 8008e72:	f001 fab6 	bl	800a3e2 <strncmp>
 8008e76:	b950      	cbnz	r0, 8008e8e <__gethex+0xb4>
 8008e78:	b954      	cbnz	r4, 8008e90 <__gethex+0xb6>
 8008e7a:	9b01      	ldr	r3, [sp, #4]
 8008e7c:	18f4      	adds	r4, r6, r3
 8008e7e:	4622      	mov	r2, r4
 8008e80:	4616      	mov	r6, r2
 8008e82:	3201      	adds	r2, #1
 8008e84:	7830      	ldrb	r0, [r6, #0]
 8008e86:	f7ff ff93 	bl	8008db0 <__hexdig_fun>
 8008e8a:	2800      	cmp	r0, #0
 8008e8c:	d1f8      	bne.n	8008e80 <__gethex+0xa6>
 8008e8e:	b10c      	cbz	r4, 8008e94 <__gethex+0xba>
 8008e90:	1ba4      	subs	r4, r4, r6
 8008e92:	00a4      	lsls	r4, r4, #2
 8008e94:	7833      	ldrb	r3, [r6, #0]
 8008e96:	2b50      	cmp	r3, #80	; 0x50
 8008e98:	d001      	beq.n	8008e9e <__gethex+0xc4>
 8008e9a:	2b70      	cmp	r3, #112	; 0x70
 8008e9c:	d140      	bne.n	8008f20 <__gethex+0x146>
 8008e9e:	7873      	ldrb	r3, [r6, #1]
 8008ea0:	2b2b      	cmp	r3, #43	; 0x2b
 8008ea2:	d031      	beq.n	8008f08 <__gethex+0x12e>
 8008ea4:	2b2d      	cmp	r3, #45	; 0x2d
 8008ea6:	d033      	beq.n	8008f10 <__gethex+0x136>
 8008ea8:	1c71      	adds	r1, r6, #1
 8008eaa:	f04f 0900 	mov.w	r9, #0
 8008eae:	7808      	ldrb	r0, [r1, #0]
 8008eb0:	f7ff ff7e 	bl	8008db0 <__hexdig_fun>
 8008eb4:	1e43      	subs	r3, r0, #1
 8008eb6:	b2db      	uxtb	r3, r3
 8008eb8:	2b18      	cmp	r3, #24
 8008eba:	d831      	bhi.n	8008f20 <__gethex+0x146>
 8008ebc:	f1a0 0210 	sub.w	r2, r0, #16
 8008ec0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008ec4:	f7ff ff74 	bl	8008db0 <__hexdig_fun>
 8008ec8:	1e43      	subs	r3, r0, #1
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	2b18      	cmp	r3, #24
 8008ece:	d922      	bls.n	8008f16 <__gethex+0x13c>
 8008ed0:	f1b9 0f00 	cmp.w	r9, #0
 8008ed4:	d000      	beq.n	8008ed8 <__gethex+0xfe>
 8008ed6:	4252      	negs	r2, r2
 8008ed8:	4414      	add	r4, r2
 8008eda:	f8ca 1000 	str.w	r1, [sl]
 8008ede:	b30d      	cbz	r5, 8008f24 <__gethex+0x14a>
 8008ee0:	f1bb 0f00 	cmp.w	fp, #0
 8008ee4:	bf0c      	ite	eq
 8008ee6:	2706      	moveq	r7, #6
 8008ee8:	2700      	movne	r7, #0
 8008eea:	4638      	mov	r0, r7
 8008eec:	b00b      	add	sp, #44	; 0x2c
 8008eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ef2:	f10b 0b01 	add.w	fp, fp, #1
 8008ef6:	e78a      	b.n	8008e0e <__gethex+0x34>
 8008ef8:	2500      	movs	r5, #0
 8008efa:	462c      	mov	r4, r5
 8008efc:	e7ae      	b.n	8008e5c <__gethex+0x82>
 8008efe:	463e      	mov	r6, r7
 8008f00:	2501      	movs	r5, #1
 8008f02:	e7c7      	b.n	8008e94 <__gethex+0xba>
 8008f04:	4604      	mov	r4, r0
 8008f06:	e7fb      	b.n	8008f00 <__gethex+0x126>
 8008f08:	f04f 0900 	mov.w	r9, #0
 8008f0c:	1cb1      	adds	r1, r6, #2
 8008f0e:	e7ce      	b.n	8008eae <__gethex+0xd4>
 8008f10:	f04f 0901 	mov.w	r9, #1
 8008f14:	e7fa      	b.n	8008f0c <__gethex+0x132>
 8008f16:	230a      	movs	r3, #10
 8008f18:	fb03 0202 	mla	r2, r3, r2, r0
 8008f1c:	3a10      	subs	r2, #16
 8008f1e:	e7cf      	b.n	8008ec0 <__gethex+0xe6>
 8008f20:	4631      	mov	r1, r6
 8008f22:	e7da      	b.n	8008eda <__gethex+0x100>
 8008f24:	1bf3      	subs	r3, r6, r7
 8008f26:	3b01      	subs	r3, #1
 8008f28:	4629      	mov	r1, r5
 8008f2a:	2b07      	cmp	r3, #7
 8008f2c:	dc49      	bgt.n	8008fc2 <__gethex+0x1e8>
 8008f2e:	9802      	ldr	r0, [sp, #8]
 8008f30:	f000 fabc 	bl	80094ac <_Balloc>
 8008f34:	9b01      	ldr	r3, [sp, #4]
 8008f36:	f100 0914 	add.w	r9, r0, #20
 8008f3a:	f04f 0b00 	mov.w	fp, #0
 8008f3e:	f1c3 0301 	rsb	r3, r3, #1
 8008f42:	4605      	mov	r5, r0
 8008f44:	f8cd 9010 	str.w	r9, [sp, #16]
 8008f48:	46da      	mov	sl, fp
 8008f4a:	9308      	str	r3, [sp, #32]
 8008f4c:	42b7      	cmp	r7, r6
 8008f4e:	d33b      	bcc.n	8008fc8 <__gethex+0x1ee>
 8008f50:	9804      	ldr	r0, [sp, #16]
 8008f52:	f840 ab04 	str.w	sl, [r0], #4
 8008f56:	eba0 0009 	sub.w	r0, r0, r9
 8008f5a:	1080      	asrs	r0, r0, #2
 8008f5c:	6128      	str	r0, [r5, #16]
 8008f5e:	0147      	lsls	r7, r0, #5
 8008f60:	4650      	mov	r0, sl
 8008f62:	f000 fb67 	bl	8009634 <__hi0bits>
 8008f66:	f8d8 6000 	ldr.w	r6, [r8]
 8008f6a:	1a3f      	subs	r7, r7, r0
 8008f6c:	42b7      	cmp	r7, r6
 8008f6e:	dd64      	ble.n	800903a <__gethex+0x260>
 8008f70:	1bbf      	subs	r7, r7, r6
 8008f72:	4639      	mov	r1, r7
 8008f74:	4628      	mov	r0, r5
 8008f76:	f000 fe77 	bl	8009c68 <__any_on>
 8008f7a:	4682      	mov	sl, r0
 8008f7c:	b178      	cbz	r0, 8008f9e <__gethex+0x1c4>
 8008f7e:	1e7b      	subs	r3, r7, #1
 8008f80:	1159      	asrs	r1, r3, #5
 8008f82:	f003 021f 	and.w	r2, r3, #31
 8008f86:	f04f 0a01 	mov.w	sl, #1
 8008f8a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008f8e:	fa0a f202 	lsl.w	r2, sl, r2
 8008f92:	420a      	tst	r2, r1
 8008f94:	d003      	beq.n	8008f9e <__gethex+0x1c4>
 8008f96:	4553      	cmp	r3, sl
 8008f98:	dc46      	bgt.n	8009028 <__gethex+0x24e>
 8008f9a:	f04f 0a02 	mov.w	sl, #2
 8008f9e:	4639      	mov	r1, r7
 8008fa0:	4628      	mov	r0, r5
 8008fa2:	f7ff fecb 	bl	8008d3c <rshift>
 8008fa6:	443c      	add	r4, r7
 8008fa8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008fac:	42a3      	cmp	r3, r4
 8008fae:	da52      	bge.n	8009056 <__gethex+0x27c>
 8008fb0:	4629      	mov	r1, r5
 8008fb2:	9802      	ldr	r0, [sp, #8]
 8008fb4:	f000 faae 	bl	8009514 <_Bfree>
 8008fb8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008fba:	2300      	movs	r3, #0
 8008fbc:	6013      	str	r3, [r2, #0]
 8008fbe:	27a3      	movs	r7, #163	; 0xa3
 8008fc0:	e793      	b.n	8008eea <__gethex+0x110>
 8008fc2:	3101      	adds	r1, #1
 8008fc4:	105b      	asrs	r3, r3, #1
 8008fc6:	e7b0      	b.n	8008f2a <__gethex+0x150>
 8008fc8:	1e73      	subs	r3, r6, #1
 8008fca:	9305      	str	r3, [sp, #20]
 8008fcc:	9a07      	ldr	r2, [sp, #28]
 8008fce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d018      	beq.n	8009008 <__gethex+0x22e>
 8008fd6:	f1bb 0f20 	cmp.w	fp, #32
 8008fda:	d107      	bne.n	8008fec <__gethex+0x212>
 8008fdc:	9b04      	ldr	r3, [sp, #16]
 8008fde:	f8c3 a000 	str.w	sl, [r3]
 8008fe2:	3304      	adds	r3, #4
 8008fe4:	f04f 0a00 	mov.w	sl, #0
 8008fe8:	9304      	str	r3, [sp, #16]
 8008fea:	46d3      	mov	fp, sl
 8008fec:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008ff0:	f7ff fede 	bl	8008db0 <__hexdig_fun>
 8008ff4:	f000 000f 	and.w	r0, r0, #15
 8008ff8:	fa00 f00b 	lsl.w	r0, r0, fp
 8008ffc:	ea4a 0a00 	orr.w	sl, sl, r0
 8009000:	f10b 0b04 	add.w	fp, fp, #4
 8009004:	9b05      	ldr	r3, [sp, #20]
 8009006:	e00d      	b.n	8009024 <__gethex+0x24a>
 8009008:	9b05      	ldr	r3, [sp, #20]
 800900a:	9a08      	ldr	r2, [sp, #32]
 800900c:	4413      	add	r3, r2
 800900e:	42bb      	cmp	r3, r7
 8009010:	d3e1      	bcc.n	8008fd6 <__gethex+0x1fc>
 8009012:	4618      	mov	r0, r3
 8009014:	9a01      	ldr	r2, [sp, #4]
 8009016:	9903      	ldr	r1, [sp, #12]
 8009018:	9309      	str	r3, [sp, #36]	; 0x24
 800901a:	f001 f9e2 	bl	800a3e2 <strncmp>
 800901e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009020:	2800      	cmp	r0, #0
 8009022:	d1d8      	bne.n	8008fd6 <__gethex+0x1fc>
 8009024:	461e      	mov	r6, r3
 8009026:	e791      	b.n	8008f4c <__gethex+0x172>
 8009028:	1eb9      	subs	r1, r7, #2
 800902a:	4628      	mov	r0, r5
 800902c:	f000 fe1c 	bl	8009c68 <__any_on>
 8009030:	2800      	cmp	r0, #0
 8009032:	d0b2      	beq.n	8008f9a <__gethex+0x1c0>
 8009034:	f04f 0a03 	mov.w	sl, #3
 8009038:	e7b1      	b.n	8008f9e <__gethex+0x1c4>
 800903a:	da09      	bge.n	8009050 <__gethex+0x276>
 800903c:	1bf7      	subs	r7, r6, r7
 800903e:	4629      	mov	r1, r5
 8009040:	463a      	mov	r2, r7
 8009042:	9802      	ldr	r0, [sp, #8]
 8009044:	f000 fc32 	bl	80098ac <__lshift>
 8009048:	1be4      	subs	r4, r4, r7
 800904a:	4605      	mov	r5, r0
 800904c:	f100 0914 	add.w	r9, r0, #20
 8009050:	f04f 0a00 	mov.w	sl, #0
 8009054:	e7a8      	b.n	8008fa8 <__gethex+0x1ce>
 8009056:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800905a:	42a0      	cmp	r0, r4
 800905c:	dd6a      	ble.n	8009134 <__gethex+0x35a>
 800905e:	1b04      	subs	r4, r0, r4
 8009060:	42a6      	cmp	r6, r4
 8009062:	dc2e      	bgt.n	80090c2 <__gethex+0x2e8>
 8009064:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009068:	2b02      	cmp	r3, #2
 800906a:	d022      	beq.n	80090b2 <__gethex+0x2d8>
 800906c:	2b03      	cmp	r3, #3
 800906e:	d024      	beq.n	80090ba <__gethex+0x2e0>
 8009070:	2b01      	cmp	r3, #1
 8009072:	d115      	bne.n	80090a0 <__gethex+0x2c6>
 8009074:	42a6      	cmp	r6, r4
 8009076:	d113      	bne.n	80090a0 <__gethex+0x2c6>
 8009078:	2e01      	cmp	r6, #1
 800907a:	dc0b      	bgt.n	8009094 <__gethex+0x2ba>
 800907c:	9a06      	ldr	r2, [sp, #24]
 800907e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009082:	6013      	str	r3, [r2, #0]
 8009084:	2301      	movs	r3, #1
 8009086:	612b      	str	r3, [r5, #16]
 8009088:	f8c9 3000 	str.w	r3, [r9]
 800908c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800908e:	2762      	movs	r7, #98	; 0x62
 8009090:	601d      	str	r5, [r3, #0]
 8009092:	e72a      	b.n	8008eea <__gethex+0x110>
 8009094:	1e71      	subs	r1, r6, #1
 8009096:	4628      	mov	r0, r5
 8009098:	f000 fde6 	bl	8009c68 <__any_on>
 800909c:	2800      	cmp	r0, #0
 800909e:	d1ed      	bne.n	800907c <__gethex+0x2a2>
 80090a0:	4629      	mov	r1, r5
 80090a2:	9802      	ldr	r0, [sp, #8]
 80090a4:	f000 fa36 	bl	8009514 <_Bfree>
 80090a8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80090aa:	2300      	movs	r3, #0
 80090ac:	6013      	str	r3, [r2, #0]
 80090ae:	2750      	movs	r7, #80	; 0x50
 80090b0:	e71b      	b.n	8008eea <__gethex+0x110>
 80090b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d0e1      	beq.n	800907c <__gethex+0x2a2>
 80090b8:	e7f2      	b.n	80090a0 <__gethex+0x2c6>
 80090ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d1dd      	bne.n	800907c <__gethex+0x2a2>
 80090c0:	e7ee      	b.n	80090a0 <__gethex+0x2c6>
 80090c2:	1e67      	subs	r7, r4, #1
 80090c4:	f1ba 0f00 	cmp.w	sl, #0
 80090c8:	d131      	bne.n	800912e <__gethex+0x354>
 80090ca:	b127      	cbz	r7, 80090d6 <__gethex+0x2fc>
 80090cc:	4639      	mov	r1, r7
 80090ce:	4628      	mov	r0, r5
 80090d0:	f000 fdca 	bl	8009c68 <__any_on>
 80090d4:	4682      	mov	sl, r0
 80090d6:	117a      	asrs	r2, r7, #5
 80090d8:	2301      	movs	r3, #1
 80090da:	f007 071f 	and.w	r7, r7, #31
 80090de:	fa03 f707 	lsl.w	r7, r3, r7
 80090e2:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80090e6:	4621      	mov	r1, r4
 80090e8:	421f      	tst	r7, r3
 80090ea:	4628      	mov	r0, r5
 80090ec:	bf18      	it	ne
 80090ee:	f04a 0a02 	orrne.w	sl, sl, #2
 80090f2:	1b36      	subs	r6, r6, r4
 80090f4:	f7ff fe22 	bl	8008d3c <rshift>
 80090f8:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80090fc:	2702      	movs	r7, #2
 80090fe:	f1ba 0f00 	cmp.w	sl, #0
 8009102:	d048      	beq.n	8009196 <__gethex+0x3bc>
 8009104:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009108:	2b02      	cmp	r3, #2
 800910a:	d015      	beq.n	8009138 <__gethex+0x35e>
 800910c:	2b03      	cmp	r3, #3
 800910e:	d017      	beq.n	8009140 <__gethex+0x366>
 8009110:	2b01      	cmp	r3, #1
 8009112:	d109      	bne.n	8009128 <__gethex+0x34e>
 8009114:	f01a 0f02 	tst.w	sl, #2
 8009118:	d006      	beq.n	8009128 <__gethex+0x34e>
 800911a:	f8d9 3000 	ldr.w	r3, [r9]
 800911e:	ea4a 0a03 	orr.w	sl, sl, r3
 8009122:	f01a 0f01 	tst.w	sl, #1
 8009126:	d10e      	bne.n	8009146 <__gethex+0x36c>
 8009128:	f047 0710 	orr.w	r7, r7, #16
 800912c:	e033      	b.n	8009196 <__gethex+0x3bc>
 800912e:	f04f 0a01 	mov.w	sl, #1
 8009132:	e7d0      	b.n	80090d6 <__gethex+0x2fc>
 8009134:	2701      	movs	r7, #1
 8009136:	e7e2      	b.n	80090fe <__gethex+0x324>
 8009138:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800913a:	f1c3 0301 	rsb	r3, r3, #1
 800913e:	9315      	str	r3, [sp, #84]	; 0x54
 8009140:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009142:	2b00      	cmp	r3, #0
 8009144:	d0f0      	beq.n	8009128 <__gethex+0x34e>
 8009146:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800914a:	f105 0314 	add.w	r3, r5, #20
 800914e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8009152:	eb03 010a 	add.w	r1, r3, sl
 8009156:	f04f 0c00 	mov.w	ip, #0
 800915a:	4618      	mov	r0, r3
 800915c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009160:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009164:	d01c      	beq.n	80091a0 <__gethex+0x3c6>
 8009166:	3201      	adds	r2, #1
 8009168:	6002      	str	r2, [r0, #0]
 800916a:	2f02      	cmp	r7, #2
 800916c:	f105 0314 	add.w	r3, r5, #20
 8009170:	d138      	bne.n	80091e4 <__gethex+0x40a>
 8009172:	f8d8 2000 	ldr.w	r2, [r8]
 8009176:	3a01      	subs	r2, #1
 8009178:	42b2      	cmp	r2, r6
 800917a:	d10a      	bne.n	8009192 <__gethex+0x3b8>
 800917c:	1171      	asrs	r1, r6, #5
 800917e:	2201      	movs	r2, #1
 8009180:	f006 061f 	and.w	r6, r6, #31
 8009184:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009188:	fa02 f606 	lsl.w	r6, r2, r6
 800918c:	421e      	tst	r6, r3
 800918e:	bf18      	it	ne
 8009190:	4617      	movne	r7, r2
 8009192:	f047 0720 	orr.w	r7, r7, #32
 8009196:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009198:	601d      	str	r5, [r3, #0]
 800919a:	9b06      	ldr	r3, [sp, #24]
 800919c:	601c      	str	r4, [r3, #0]
 800919e:	e6a4      	b.n	8008eea <__gethex+0x110>
 80091a0:	4299      	cmp	r1, r3
 80091a2:	f843 cc04 	str.w	ip, [r3, #-4]
 80091a6:	d8d8      	bhi.n	800915a <__gethex+0x380>
 80091a8:	68ab      	ldr	r3, [r5, #8]
 80091aa:	4599      	cmp	r9, r3
 80091ac:	db12      	blt.n	80091d4 <__gethex+0x3fa>
 80091ae:	6869      	ldr	r1, [r5, #4]
 80091b0:	9802      	ldr	r0, [sp, #8]
 80091b2:	3101      	adds	r1, #1
 80091b4:	f000 f97a 	bl	80094ac <_Balloc>
 80091b8:	692a      	ldr	r2, [r5, #16]
 80091ba:	3202      	adds	r2, #2
 80091bc:	f105 010c 	add.w	r1, r5, #12
 80091c0:	4683      	mov	fp, r0
 80091c2:	0092      	lsls	r2, r2, #2
 80091c4:	300c      	adds	r0, #12
 80091c6:	f7fc ff45 	bl	8006054 <memcpy>
 80091ca:	4629      	mov	r1, r5
 80091cc:	9802      	ldr	r0, [sp, #8]
 80091ce:	f000 f9a1 	bl	8009514 <_Bfree>
 80091d2:	465d      	mov	r5, fp
 80091d4:	692b      	ldr	r3, [r5, #16]
 80091d6:	1c5a      	adds	r2, r3, #1
 80091d8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80091dc:	612a      	str	r2, [r5, #16]
 80091de:	2201      	movs	r2, #1
 80091e0:	615a      	str	r2, [r3, #20]
 80091e2:	e7c2      	b.n	800916a <__gethex+0x390>
 80091e4:	692a      	ldr	r2, [r5, #16]
 80091e6:	454a      	cmp	r2, r9
 80091e8:	dd0b      	ble.n	8009202 <__gethex+0x428>
 80091ea:	2101      	movs	r1, #1
 80091ec:	4628      	mov	r0, r5
 80091ee:	f7ff fda5 	bl	8008d3c <rshift>
 80091f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80091f6:	3401      	adds	r4, #1
 80091f8:	42a3      	cmp	r3, r4
 80091fa:	f6ff aed9 	blt.w	8008fb0 <__gethex+0x1d6>
 80091fe:	2701      	movs	r7, #1
 8009200:	e7c7      	b.n	8009192 <__gethex+0x3b8>
 8009202:	f016 061f 	ands.w	r6, r6, #31
 8009206:	d0fa      	beq.n	80091fe <__gethex+0x424>
 8009208:	449a      	add	sl, r3
 800920a:	f1c6 0620 	rsb	r6, r6, #32
 800920e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009212:	f000 fa0f 	bl	8009634 <__hi0bits>
 8009216:	42b0      	cmp	r0, r6
 8009218:	dbe7      	blt.n	80091ea <__gethex+0x410>
 800921a:	e7f0      	b.n	80091fe <__gethex+0x424>

0800921c <L_shift>:
 800921c:	f1c2 0208 	rsb	r2, r2, #8
 8009220:	0092      	lsls	r2, r2, #2
 8009222:	b570      	push	{r4, r5, r6, lr}
 8009224:	f1c2 0620 	rsb	r6, r2, #32
 8009228:	6843      	ldr	r3, [r0, #4]
 800922a:	6804      	ldr	r4, [r0, #0]
 800922c:	fa03 f506 	lsl.w	r5, r3, r6
 8009230:	432c      	orrs	r4, r5
 8009232:	40d3      	lsrs	r3, r2
 8009234:	6004      	str	r4, [r0, #0]
 8009236:	f840 3f04 	str.w	r3, [r0, #4]!
 800923a:	4288      	cmp	r0, r1
 800923c:	d3f4      	bcc.n	8009228 <L_shift+0xc>
 800923e:	bd70      	pop	{r4, r5, r6, pc}

08009240 <__match>:
 8009240:	b530      	push	{r4, r5, lr}
 8009242:	6803      	ldr	r3, [r0, #0]
 8009244:	3301      	adds	r3, #1
 8009246:	f811 4b01 	ldrb.w	r4, [r1], #1
 800924a:	b914      	cbnz	r4, 8009252 <__match+0x12>
 800924c:	6003      	str	r3, [r0, #0]
 800924e:	2001      	movs	r0, #1
 8009250:	bd30      	pop	{r4, r5, pc}
 8009252:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009256:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800925a:	2d19      	cmp	r5, #25
 800925c:	bf98      	it	ls
 800925e:	3220      	addls	r2, #32
 8009260:	42a2      	cmp	r2, r4
 8009262:	d0f0      	beq.n	8009246 <__match+0x6>
 8009264:	2000      	movs	r0, #0
 8009266:	e7f3      	b.n	8009250 <__match+0x10>

08009268 <__hexnan>:
 8009268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926c:	680b      	ldr	r3, [r1, #0]
 800926e:	6801      	ldr	r1, [r0, #0]
 8009270:	115f      	asrs	r7, r3, #5
 8009272:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8009276:	f013 031f 	ands.w	r3, r3, #31
 800927a:	b087      	sub	sp, #28
 800927c:	bf18      	it	ne
 800927e:	3704      	addne	r7, #4
 8009280:	2500      	movs	r5, #0
 8009282:	1f3e      	subs	r6, r7, #4
 8009284:	4682      	mov	sl, r0
 8009286:	4690      	mov	r8, r2
 8009288:	9301      	str	r3, [sp, #4]
 800928a:	f847 5c04 	str.w	r5, [r7, #-4]
 800928e:	46b1      	mov	r9, r6
 8009290:	4634      	mov	r4, r6
 8009292:	9502      	str	r5, [sp, #8]
 8009294:	46ab      	mov	fp, r5
 8009296:	784a      	ldrb	r2, [r1, #1]
 8009298:	1c4b      	adds	r3, r1, #1
 800929a:	9303      	str	r3, [sp, #12]
 800929c:	b342      	cbz	r2, 80092f0 <__hexnan+0x88>
 800929e:	4610      	mov	r0, r2
 80092a0:	9105      	str	r1, [sp, #20]
 80092a2:	9204      	str	r2, [sp, #16]
 80092a4:	f7ff fd84 	bl	8008db0 <__hexdig_fun>
 80092a8:	2800      	cmp	r0, #0
 80092aa:	d143      	bne.n	8009334 <__hexnan+0xcc>
 80092ac:	9a04      	ldr	r2, [sp, #16]
 80092ae:	9905      	ldr	r1, [sp, #20]
 80092b0:	2a20      	cmp	r2, #32
 80092b2:	d818      	bhi.n	80092e6 <__hexnan+0x7e>
 80092b4:	9b02      	ldr	r3, [sp, #8]
 80092b6:	459b      	cmp	fp, r3
 80092b8:	dd13      	ble.n	80092e2 <__hexnan+0x7a>
 80092ba:	454c      	cmp	r4, r9
 80092bc:	d206      	bcs.n	80092cc <__hexnan+0x64>
 80092be:	2d07      	cmp	r5, #7
 80092c0:	dc04      	bgt.n	80092cc <__hexnan+0x64>
 80092c2:	462a      	mov	r2, r5
 80092c4:	4649      	mov	r1, r9
 80092c6:	4620      	mov	r0, r4
 80092c8:	f7ff ffa8 	bl	800921c <L_shift>
 80092cc:	4544      	cmp	r4, r8
 80092ce:	d944      	bls.n	800935a <__hexnan+0xf2>
 80092d0:	2300      	movs	r3, #0
 80092d2:	f1a4 0904 	sub.w	r9, r4, #4
 80092d6:	f844 3c04 	str.w	r3, [r4, #-4]
 80092da:	f8cd b008 	str.w	fp, [sp, #8]
 80092de:	464c      	mov	r4, r9
 80092e0:	461d      	mov	r5, r3
 80092e2:	9903      	ldr	r1, [sp, #12]
 80092e4:	e7d7      	b.n	8009296 <__hexnan+0x2e>
 80092e6:	2a29      	cmp	r2, #41	; 0x29
 80092e8:	d14a      	bne.n	8009380 <__hexnan+0x118>
 80092ea:	3102      	adds	r1, #2
 80092ec:	f8ca 1000 	str.w	r1, [sl]
 80092f0:	f1bb 0f00 	cmp.w	fp, #0
 80092f4:	d044      	beq.n	8009380 <__hexnan+0x118>
 80092f6:	454c      	cmp	r4, r9
 80092f8:	d206      	bcs.n	8009308 <__hexnan+0xa0>
 80092fa:	2d07      	cmp	r5, #7
 80092fc:	dc04      	bgt.n	8009308 <__hexnan+0xa0>
 80092fe:	462a      	mov	r2, r5
 8009300:	4649      	mov	r1, r9
 8009302:	4620      	mov	r0, r4
 8009304:	f7ff ff8a 	bl	800921c <L_shift>
 8009308:	4544      	cmp	r4, r8
 800930a:	d928      	bls.n	800935e <__hexnan+0xf6>
 800930c:	4643      	mov	r3, r8
 800930e:	f854 2b04 	ldr.w	r2, [r4], #4
 8009312:	f843 2b04 	str.w	r2, [r3], #4
 8009316:	42a6      	cmp	r6, r4
 8009318:	d2f9      	bcs.n	800930e <__hexnan+0xa6>
 800931a:	2200      	movs	r2, #0
 800931c:	f843 2b04 	str.w	r2, [r3], #4
 8009320:	429e      	cmp	r6, r3
 8009322:	d2fb      	bcs.n	800931c <__hexnan+0xb4>
 8009324:	6833      	ldr	r3, [r6, #0]
 8009326:	b91b      	cbnz	r3, 8009330 <__hexnan+0xc8>
 8009328:	4546      	cmp	r6, r8
 800932a:	d127      	bne.n	800937c <__hexnan+0x114>
 800932c:	2301      	movs	r3, #1
 800932e:	6033      	str	r3, [r6, #0]
 8009330:	2005      	movs	r0, #5
 8009332:	e026      	b.n	8009382 <__hexnan+0x11a>
 8009334:	3501      	adds	r5, #1
 8009336:	2d08      	cmp	r5, #8
 8009338:	f10b 0b01 	add.w	fp, fp, #1
 800933c:	dd06      	ble.n	800934c <__hexnan+0xe4>
 800933e:	4544      	cmp	r4, r8
 8009340:	d9cf      	bls.n	80092e2 <__hexnan+0x7a>
 8009342:	2300      	movs	r3, #0
 8009344:	f844 3c04 	str.w	r3, [r4, #-4]
 8009348:	2501      	movs	r5, #1
 800934a:	3c04      	subs	r4, #4
 800934c:	6822      	ldr	r2, [r4, #0]
 800934e:	f000 000f 	and.w	r0, r0, #15
 8009352:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009356:	6020      	str	r0, [r4, #0]
 8009358:	e7c3      	b.n	80092e2 <__hexnan+0x7a>
 800935a:	2508      	movs	r5, #8
 800935c:	e7c1      	b.n	80092e2 <__hexnan+0x7a>
 800935e:	9b01      	ldr	r3, [sp, #4]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d0df      	beq.n	8009324 <__hexnan+0xbc>
 8009364:	f04f 32ff 	mov.w	r2, #4294967295
 8009368:	f1c3 0320 	rsb	r3, r3, #32
 800936c:	fa22 f303 	lsr.w	r3, r2, r3
 8009370:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009374:	401a      	ands	r2, r3
 8009376:	f847 2c04 	str.w	r2, [r7, #-4]
 800937a:	e7d3      	b.n	8009324 <__hexnan+0xbc>
 800937c:	3e04      	subs	r6, #4
 800937e:	e7d1      	b.n	8009324 <__hexnan+0xbc>
 8009380:	2004      	movs	r0, #4
 8009382:	b007      	add	sp, #28
 8009384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009388 <__locale_ctype_ptr_l>:
 8009388:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800938c:	4770      	bx	lr

0800938e <__localeconv_l>:
 800938e:	30f0      	adds	r0, #240	; 0xf0
 8009390:	4770      	bx	lr
	...

08009394 <_localeconv_r>:
 8009394:	4b04      	ldr	r3, [pc, #16]	; (80093a8 <_localeconv_r+0x14>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	6a18      	ldr	r0, [r3, #32]
 800939a:	4b04      	ldr	r3, [pc, #16]	; (80093ac <_localeconv_r+0x18>)
 800939c:	2800      	cmp	r0, #0
 800939e:	bf08      	it	eq
 80093a0:	4618      	moveq	r0, r3
 80093a2:	30f0      	adds	r0, #240	; 0xf0
 80093a4:	4770      	bx	lr
 80093a6:	bf00      	nop
 80093a8:	20000014 	.word	0x20000014
 80093ac:	20000078 	.word	0x20000078

080093b0 <__swhatbuf_r>:
 80093b0:	b570      	push	{r4, r5, r6, lr}
 80093b2:	460e      	mov	r6, r1
 80093b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093b8:	2900      	cmp	r1, #0
 80093ba:	b096      	sub	sp, #88	; 0x58
 80093bc:	4614      	mov	r4, r2
 80093be:	461d      	mov	r5, r3
 80093c0:	da07      	bge.n	80093d2 <__swhatbuf_r+0x22>
 80093c2:	2300      	movs	r3, #0
 80093c4:	602b      	str	r3, [r5, #0]
 80093c6:	89b3      	ldrh	r3, [r6, #12]
 80093c8:	061a      	lsls	r2, r3, #24
 80093ca:	d410      	bmi.n	80093ee <__swhatbuf_r+0x3e>
 80093cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093d0:	e00e      	b.n	80093f0 <__swhatbuf_r+0x40>
 80093d2:	466a      	mov	r2, sp
 80093d4:	f001 f846 	bl	800a464 <_fstat_r>
 80093d8:	2800      	cmp	r0, #0
 80093da:	dbf2      	blt.n	80093c2 <__swhatbuf_r+0x12>
 80093dc:	9a01      	ldr	r2, [sp, #4]
 80093de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80093e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80093e6:	425a      	negs	r2, r3
 80093e8:	415a      	adcs	r2, r3
 80093ea:	602a      	str	r2, [r5, #0]
 80093ec:	e7ee      	b.n	80093cc <__swhatbuf_r+0x1c>
 80093ee:	2340      	movs	r3, #64	; 0x40
 80093f0:	2000      	movs	r0, #0
 80093f2:	6023      	str	r3, [r4, #0]
 80093f4:	b016      	add	sp, #88	; 0x58
 80093f6:	bd70      	pop	{r4, r5, r6, pc}

080093f8 <__smakebuf_r>:
 80093f8:	898b      	ldrh	r3, [r1, #12]
 80093fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093fc:	079d      	lsls	r5, r3, #30
 80093fe:	4606      	mov	r6, r0
 8009400:	460c      	mov	r4, r1
 8009402:	d507      	bpl.n	8009414 <__smakebuf_r+0x1c>
 8009404:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	6123      	str	r3, [r4, #16]
 800940c:	2301      	movs	r3, #1
 800940e:	6163      	str	r3, [r4, #20]
 8009410:	b002      	add	sp, #8
 8009412:	bd70      	pop	{r4, r5, r6, pc}
 8009414:	ab01      	add	r3, sp, #4
 8009416:	466a      	mov	r2, sp
 8009418:	f7ff ffca 	bl	80093b0 <__swhatbuf_r>
 800941c:	9900      	ldr	r1, [sp, #0]
 800941e:	4605      	mov	r5, r0
 8009420:	4630      	mov	r0, r6
 8009422:	f000 fc9f 	bl	8009d64 <_malloc_r>
 8009426:	b948      	cbnz	r0, 800943c <__smakebuf_r+0x44>
 8009428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800942c:	059a      	lsls	r2, r3, #22
 800942e:	d4ef      	bmi.n	8009410 <__smakebuf_r+0x18>
 8009430:	f023 0303 	bic.w	r3, r3, #3
 8009434:	f043 0302 	orr.w	r3, r3, #2
 8009438:	81a3      	strh	r3, [r4, #12]
 800943a:	e7e3      	b.n	8009404 <__smakebuf_r+0xc>
 800943c:	4b0d      	ldr	r3, [pc, #52]	; (8009474 <__smakebuf_r+0x7c>)
 800943e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009440:	89a3      	ldrh	r3, [r4, #12]
 8009442:	6020      	str	r0, [r4, #0]
 8009444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009448:	81a3      	strh	r3, [r4, #12]
 800944a:	9b00      	ldr	r3, [sp, #0]
 800944c:	6163      	str	r3, [r4, #20]
 800944e:	9b01      	ldr	r3, [sp, #4]
 8009450:	6120      	str	r0, [r4, #16]
 8009452:	b15b      	cbz	r3, 800946c <__smakebuf_r+0x74>
 8009454:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009458:	4630      	mov	r0, r6
 800945a:	f001 f815 	bl	800a488 <_isatty_r>
 800945e:	b128      	cbz	r0, 800946c <__smakebuf_r+0x74>
 8009460:	89a3      	ldrh	r3, [r4, #12]
 8009462:	f023 0303 	bic.w	r3, r3, #3
 8009466:	f043 0301 	orr.w	r3, r3, #1
 800946a:	81a3      	strh	r3, [r4, #12]
 800946c:	89a3      	ldrh	r3, [r4, #12]
 800946e:	431d      	orrs	r5, r3
 8009470:	81a5      	strh	r5, [r4, #12]
 8009472:	e7cd      	b.n	8009410 <__smakebuf_r+0x18>
 8009474:	08008bf1 	.word	0x08008bf1

08009478 <malloc>:
 8009478:	4b02      	ldr	r3, [pc, #8]	; (8009484 <malloc+0xc>)
 800947a:	4601      	mov	r1, r0
 800947c:	6818      	ldr	r0, [r3, #0]
 800947e:	f000 bc71 	b.w	8009d64 <_malloc_r>
 8009482:	bf00      	nop
 8009484:	20000014 	.word	0x20000014

08009488 <__ascii_mbtowc>:
 8009488:	b082      	sub	sp, #8
 800948a:	b901      	cbnz	r1, 800948e <__ascii_mbtowc+0x6>
 800948c:	a901      	add	r1, sp, #4
 800948e:	b142      	cbz	r2, 80094a2 <__ascii_mbtowc+0x1a>
 8009490:	b14b      	cbz	r3, 80094a6 <__ascii_mbtowc+0x1e>
 8009492:	7813      	ldrb	r3, [r2, #0]
 8009494:	600b      	str	r3, [r1, #0]
 8009496:	7812      	ldrb	r2, [r2, #0]
 8009498:	1c10      	adds	r0, r2, #0
 800949a:	bf18      	it	ne
 800949c:	2001      	movne	r0, #1
 800949e:	b002      	add	sp, #8
 80094a0:	4770      	bx	lr
 80094a2:	4610      	mov	r0, r2
 80094a4:	e7fb      	b.n	800949e <__ascii_mbtowc+0x16>
 80094a6:	f06f 0001 	mvn.w	r0, #1
 80094aa:	e7f8      	b.n	800949e <__ascii_mbtowc+0x16>

080094ac <_Balloc>:
 80094ac:	b570      	push	{r4, r5, r6, lr}
 80094ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80094b0:	4604      	mov	r4, r0
 80094b2:	460e      	mov	r6, r1
 80094b4:	b93d      	cbnz	r5, 80094c6 <_Balloc+0x1a>
 80094b6:	2010      	movs	r0, #16
 80094b8:	f7ff ffde 	bl	8009478 <malloc>
 80094bc:	6260      	str	r0, [r4, #36]	; 0x24
 80094be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80094c2:	6005      	str	r5, [r0, #0]
 80094c4:	60c5      	str	r5, [r0, #12]
 80094c6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80094c8:	68eb      	ldr	r3, [r5, #12]
 80094ca:	b183      	cbz	r3, 80094ee <_Balloc+0x42>
 80094cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094ce:	68db      	ldr	r3, [r3, #12]
 80094d0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80094d4:	b9b8      	cbnz	r0, 8009506 <_Balloc+0x5a>
 80094d6:	2101      	movs	r1, #1
 80094d8:	fa01 f506 	lsl.w	r5, r1, r6
 80094dc:	1d6a      	adds	r2, r5, #5
 80094de:	0092      	lsls	r2, r2, #2
 80094e0:	4620      	mov	r0, r4
 80094e2:	f000 fbe2 	bl	8009caa <_calloc_r>
 80094e6:	b160      	cbz	r0, 8009502 <_Balloc+0x56>
 80094e8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80094ec:	e00e      	b.n	800950c <_Balloc+0x60>
 80094ee:	2221      	movs	r2, #33	; 0x21
 80094f0:	2104      	movs	r1, #4
 80094f2:	4620      	mov	r0, r4
 80094f4:	f000 fbd9 	bl	8009caa <_calloc_r>
 80094f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094fa:	60e8      	str	r0, [r5, #12]
 80094fc:	68db      	ldr	r3, [r3, #12]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d1e4      	bne.n	80094cc <_Balloc+0x20>
 8009502:	2000      	movs	r0, #0
 8009504:	bd70      	pop	{r4, r5, r6, pc}
 8009506:	6802      	ldr	r2, [r0, #0]
 8009508:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800950c:	2300      	movs	r3, #0
 800950e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009512:	e7f7      	b.n	8009504 <_Balloc+0x58>

08009514 <_Bfree>:
 8009514:	b570      	push	{r4, r5, r6, lr}
 8009516:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009518:	4606      	mov	r6, r0
 800951a:	460d      	mov	r5, r1
 800951c:	b93c      	cbnz	r4, 800952e <_Bfree+0x1a>
 800951e:	2010      	movs	r0, #16
 8009520:	f7ff ffaa 	bl	8009478 <malloc>
 8009524:	6270      	str	r0, [r6, #36]	; 0x24
 8009526:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800952a:	6004      	str	r4, [r0, #0]
 800952c:	60c4      	str	r4, [r0, #12]
 800952e:	b13d      	cbz	r5, 8009540 <_Bfree+0x2c>
 8009530:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009532:	686a      	ldr	r2, [r5, #4]
 8009534:	68db      	ldr	r3, [r3, #12]
 8009536:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800953a:	6029      	str	r1, [r5, #0]
 800953c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009540:	bd70      	pop	{r4, r5, r6, pc}

08009542 <__multadd>:
 8009542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009546:	690d      	ldr	r5, [r1, #16]
 8009548:	461f      	mov	r7, r3
 800954a:	4606      	mov	r6, r0
 800954c:	460c      	mov	r4, r1
 800954e:	f101 0c14 	add.w	ip, r1, #20
 8009552:	2300      	movs	r3, #0
 8009554:	f8dc 0000 	ldr.w	r0, [ip]
 8009558:	b281      	uxth	r1, r0
 800955a:	fb02 7101 	mla	r1, r2, r1, r7
 800955e:	0c0f      	lsrs	r7, r1, #16
 8009560:	0c00      	lsrs	r0, r0, #16
 8009562:	fb02 7000 	mla	r0, r2, r0, r7
 8009566:	b289      	uxth	r1, r1
 8009568:	3301      	adds	r3, #1
 800956a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800956e:	429d      	cmp	r5, r3
 8009570:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009574:	f84c 1b04 	str.w	r1, [ip], #4
 8009578:	dcec      	bgt.n	8009554 <__multadd+0x12>
 800957a:	b1d7      	cbz	r7, 80095b2 <__multadd+0x70>
 800957c:	68a3      	ldr	r3, [r4, #8]
 800957e:	42ab      	cmp	r3, r5
 8009580:	dc12      	bgt.n	80095a8 <__multadd+0x66>
 8009582:	6861      	ldr	r1, [r4, #4]
 8009584:	4630      	mov	r0, r6
 8009586:	3101      	adds	r1, #1
 8009588:	f7ff ff90 	bl	80094ac <_Balloc>
 800958c:	6922      	ldr	r2, [r4, #16]
 800958e:	3202      	adds	r2, #2
 8009590:	f104 010c 	add.w	r1, r4, #12
 8009594:	4680      	mov	r8, r0
 8009596:	0092      	lsls	r2, r2, #2
 8009598:	300c      	adds	r0, #12
 800959a:	f7fc fd5b 	bl	8006054 <memcpy>
 800959e:	4621      	mov	r1, r4
 80095a0:	4630      	mov	r0, r6
 80095a2:	f7ff ffb7 	bl	8009514 <_Bfree>
 80095a6:	4644      	mov	r4, r8
 80095a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80095ac:	3501      	adds	r5, #1
 80095ae:	615f      	str	r7, [r3, #20]
 80095b0:	6125      	str	r5, [r4, #16]
 80095b2:	4620      	mov	r0, r4
 80095b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080095b8 <__s2b>:
 80095b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095bc:	460c      	mov	r4, r1
 80095be:	4615      	mov	r5, r2
 80095c0:	461f      	mov	r7, r3
 80095c2:	2209      	movs	r2, #9
 80095c4:	3308      	adds	r3, #8
 80095c6:	4606      	mov	r6, r0
 80095c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80095cc:	2100      	movs	r1, #0
 80095ce:	2201      	movs	r2, #1
 80095d0:	429a      	cmp	r2, r3
 80095d2:	db20      	blt.n	8009616 <__s2b+0x5e>
 80095d4:	4630      	mov	r0, r6
 80095d6:	f7ff ff69 	bl	80094ac <_Balloc>
 80095da:	9b08      	ldr	r3, [sp, #32]
 80095dc:	6143      	str	r3, [r0, #20]
 80095de:	2d09      	cmp	r5, #9
 80095e0:	f04f 0301 	mov.w	r3, #1
 80095e4:	6103      	str	r3, [r0, #16]
 80095e6:	dd19      	ble.n	800961c <__s2b+0x64>
 80095e8:	f104 0809 	add.w	r8, r4, #9
 80095ec:	46c1      	mov	r9, r8
 80095ee:	442c      	add	r4, r5
 80095f0:	f819 3b01 	ldrb.w	r3, [r9], #1
 80095f4:	4601      	mov	r1, r0
 80095f6:	3b30      	subs	r3, #48	; 0x30
 80095f8:	220a      	movs	r2, #10
 80095fa:	4630      	mov	r0, r6
 80095fc:	f7ff ffa1 	bl	8009542 <__multadd>
 8009600:	45a1      	cmp	r9, r4
 8009602:	d1f5      	bne.n	80095f0 <__s2b+0x38>
 8009604:	eb08 0405 	add.w	r4, r8, r5
 8009608:	3c08      	subs	r4, #8
 800960a:	1b2d      	subs	r5, r5, r4
 800960c:	1963      	adds	r3, r4, r5
 800960e:	42bb      	cmp	r3, r7
 8009610:	db07      	blt.n	8009622 <__s2b+0x6a>
 8009612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009616:	0052      	lsls	r2, r2, #1
 8009618:	3101      	adds	r1, #1
 800961a:	e7d9      	b.n	80095d0 <__s2b+0x18>
 800961c:	340a      	adds	r4, #10
 800961e:	2509      	movs	r5, #9
 8009620:	e7f3      	b.n	800960a <__s2b+0x52>
 8009622:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009626:	4601      	mov	r1, r0
 8009628:	3b30      	subs	r3, #48	; 0x30
 800962a:	220a      	movs	r2, #10
 800962c:	4630      	mov	r0, r6
 800962e:	f7ff ff88 	bl	8009542 <__multadd>
 8009632:	e7eb      	b.n	800960c <__s2b+0x54>

08009634 <__hi0bits>:
 8009634:	0c02      	lsrs	r2, r0, #16
 8009636:	0412      	lsls	r2, r2, #16
 8009638:	4603      	mov	r3, r0
 800963a:	b9b2      	cbnz	r2, 800966a <__hi0bits+0x36>
 800963c:	0403      	lsls	r3, r0, #16
 800963e:	2010      	movs	r0, #16
 8009640:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009644:	bf04      	itt	eq
 8009646:	021b      	lsleq	r3, r3, #8
 8009648:	3008      	addeq	r0, #8
 800964a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800964e:	bf04      	itt	eq
 8009650:	011b      	lsleq	r3, r3, #4
 8009652:	3004      	addeq	r0, #4
 8009654:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009658:	bf04      	itt	eq
 800965a:	009b      	lsleq	r3, r3, #2
 800965c:	3002      	addeq	r0, #2
 800965e:	2b00      	cmp	r3, #0
 8009660:	db06      	blt.n	8009670 <__hi0bits+0x3c>
 8009662:	005b      	lsls	r3, r3, #1
 8009664:	d503      	bpl.n	800966e <__hi0bits+0x3a>
 8009666:	3001      	adds	r0, #1
 8009668:	4770      	bx	lr
 800966a:	2000      	movs	r0, #0
 800966c:	e7e8      	b.n	8009640 <__hi0bits+0xc>
 800966e:	2020      	movs	r0, #32
 8009670:	4770      	bx	lr

08009672 <__lo0bits>:
 8009672:	6803      	ldr	r3, [r0, #0]
 8009674:	f013 0207 	ands.w	r2, r3, #7
 8009678:	4601      	mov	r1, r0
 800967a:	d00b      	beq.n	8009694 <__lo0bits+0x22>
 800967c:	07da      	lsls	r2, r3, #31
 800967e:	d423      	bmi.n	80096c8 <__lo0bits+0x56>
 8009680:	0798      	lsls	r0, r3, #30
 8009682:	bf49      	itett	mi
 8009684:	085b      	lsrmi	r3, r3, #1
 8009686:	089b      	lsrpl	r3, r3, #2
 8009688:	2001      	movmi	r0, #1
 800968a:	600b      	strmi	r3, [r1, #0]
 800968c:	bf5c      	itt	pl
 800968e:	600b      	strpl	r3, [r1, #0]
 8009690:	2002      	movpl	r0, #2
 8009692:	4770      	bx	lr
 8009694:	b298      	uxth	r0, r3
 8009696:	b9a8      	cbnz	r0, 80096c4 <__lo0bits+0x52>
 8009698:	0c1b      	lsrs	r3, r3, #16
 800969a:	2010      	movs	r0, #16
 800969c:	f013 0fff 	tst.w	r3, #255	; 0xff
 80096a0:	bf04      	itt	eq
 80096a2:	0a1b      	lsreq	r3, r3, #8
 80096a4:	3008      	addeq	r0, #8
 80096a6:	071a      	lsls	r2, r3, #28
 80096a8:	bf04      	itt	eq
 80096aa:	091b      	lsreq	r3, r3, #4
 80096ac:	3004      	addeq	r0, #4
 80096ae:	079a      	lsls	r2, r3, #30
 80096b0:	bf04      	itt	eq
 80096b2:	089b      	lsreq	r3, r3, #2
 80096b4:	3002      	addeq	r0, #2
 80096b6:	07da      	lsls	r2, r3, #31
 80096b8:	d402      	bmi.n	80096c0 <__lo0bits+0x4e>
 80096ba:	085b      	lsrs	r3, r3, #1
 80096bc:	d006      	beq.n	80096cc <__lo0bits+0x5a>
 80096be:	3001      	adds	r0, #1
 80096c0:	600b      	str	r3, [r1, #0]
 80096c2:	4770      	bx	lr
 80096c4:	4610      	mov	r0, r2
 80096c6:	e7e9      	b.n	800969c <__lo0bits+0x2a>
 80096c8:	2000      	movs	r0, #0
 80096ca:	4770      	bx	lr
 80096cc:	2020      	movs	r0, #32
 80096ce:	4770      	bx	lr

080096d0 <__i2b>:
 80096d0:	b510      	push	{r4, lr}
 80096d2:	460c      	mov	r4, r1
 80096d4:	2101      	movs	r1, #1
 80096d6:	f7ff fee9 	bl	80094ac <_Balloc>
 80096da:	2201      	movs	r2, #1
 80096dc:	6144      	str	r4, [r0, #20]
 80096de:	6102      	str	r2, [r0, #16]
 80096e0:	bd10      	pop	{r4, pc}

080096e2 <__multiply>:
 80096e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096e6:	4614      	mov	r4, r2
 80096e8:	690a      	ldr	r2, [r1, #16]
 80096ea:	6923      	ldr	r3, [r4, #16]
 80096ec:	429a      	cmp	r2, r3
 80096ee:	bfb8      	it	lt
 80096f0:	460b      	movlt	r3, r1
 80096f2:	4688      	mov	r8, r1
 80096f4:	bfbc      	itt	lt
 80096f6:	46a0      	movlt	r8, r4
 80096f8:	461c      	movlt	r4, r3
 80096fa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80096fe:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009702:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009706:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800970a:	eb07 0609 	add.w	r6, r7, r9
 800970e:	42b3      	cmp	r3, r6
 8009710:	bfb8      	it	lt
 8009712:	3101      	addlt	r1, #1
 8009714:	f7ff feca 	bl	80094ac <_Balloc>
 8009718:	f100 0514 	add.w	r5, r0, #20
 800971c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009720:	462b      	mov	r3, r5
 8009722:	2200      	movs	r2, #0
 8009724:	4573      	cmp	r3, lr
 8009726:	d316      	bcc.n	8009756 <__multiply+0x74>
 8009728:	f104 0214 	add.w	r2, r4, #20
 800972c:	f108 0114 	add.w	r1, r8, #20
 8009730:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009734:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009738:	9300      	str	r3, [sp, #0]
 800973a:	9b00      	ldr	r3, [sp, #0]
 800973c:	9201      	str	r2, [sp, #4]
 800973e:	4293      	cmp	r3, r2
 8009740:	d80c      	bhi.n	800975c <__multiply+0x7a>
 8009742:	2e00      	cmp	r6, #0
 8009744:	dd03      	ble.n	800974e <__multiply+0x6c>
 8009746:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800974a:	2b00      	cmp	r3, #0
 800974c:	d05d      	beq.n	800980a <__multiply+0x128>
 800974e:	6106      	str	r6, [r0, #16]
 8009750:	b003      	add	sp, #12
 8009752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009756:	f843 2b04 	str.w	r2, [r3], #4
 800975a:	e7e3      	b.n	8009724 <__multiply+0x42>
 800975c:	f8b2 b000 	ldrh.w	fp, [r2]
 8009760:	f1bb 0f00 	cmp.w	fp, #0
 8009764:	d023      	beq.n	80097ae <__multiply+0xcc>
 8009766:	4689      	mov	r9, r1
 8009768:	46ac      	mov	ip, r5
 800976a:	f04f 0800 	mov.w	r8, #0
 800976e:	f859 4b04 	ldr.w	r4, [r9], #4
 8009772:	f8dc a000 	ldr.w	sl, [ip]
 8009776:	b2a3      	uxth	r3, r4
 8009778:	fa1f fa8a 	uxth.w	sl, sl
 800977c:	fb0b a303 	mla	r3, fp, r3, sl
 8009780:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009784:	f8dc 4000 	ldr.w	r4, [ip]
 8009788:	4443      	add	r3, r8
 800978a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800978e:	fb0b 840a 	mla	r4, fp, sl, r8
 8009792:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009796:	46e2      	mov	sl, ip
 8009798:	b29b      	uxth	r3, r3
 800979a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800979e:	454f      	cmp	r7, r9
 80097a0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80097a4:	f84a 3b04 	str.w	r3, [sl], #4
 80097a8:	d82b      	bhi.n	8009802 <__multiply+0x120>
 80097aa:	f8cc 8004 	str.w	r8, [ip, #4]
 80097ae:	9b01      	ldr	r3, [sp, #4]
 80097b0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80097b4:	3204      	adds	r2, #4
 80097b6:	f1ba 0f00 	cmp.w	sl, #0
 80097ba:	d020      	beq.n	80097fe <__multiply+0x11c>
 80097bc:	682b      	ldr	r3, [r5, #0]
 80097be:	4689      	mov	r9, r1
 80097c0:	46a8      	mov	r8, r5
 80097c2:	f04f 0b00 	mov.w	fp, #0
 80097c6:	f8b9 c000 	ldrh.w	ip, [r9]
 80097ca:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80097ce:	fb0a 440c 	mla	r4, sl, ip, r4
 80097d2:	445c      	add	r4, fp
 80097d4:	46c4      	mov	ip, r8
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80097dc:	f84c 3b04 	str.w	r3, [ip], #4
 80097e0:	f859 3b04 	ldr.w	r3, [r9], #4
 80097e4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80097e8:	0c1b      	lsrs	r3, r3, #16
 80097ea:	fb0a b303 	mla	r3, sl, r3, fp
 80097ee:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80097f2:	454f      	cmp	r7, r9
 80097f4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80097f8:	d805      	bhi.n	8009806 <__multiply+0x124>
 80097fa:	f8c8 3004 	str.w	r3, [r8, #4]
 80097fe:	3504      	adds	r5, #4
 8009800:	e79b      	b.n	800973a <__multiply+0x58>
 8009802:	46d4      	mov	ip, sl
 8009804:	e7b3      	b.n	800976e <__multiply+0x8c>
 8009806:	46e0      	mov	r8, ip
 8009808:	e7dd      	b.n	80097c6 <__multiply+0xe4>
 800980a:	3e01      	subs	r6, #1
 800980c:	e799      	b.n	8009742 <__multiply+0x60>
	...

08009810 <__pow5mult>:
 8009810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009814:	4615      	mov	r5, r2
 8009816:	f012 0203 	ands.w	r2, r2, #3
 800981a:	4606      	mov	r6, r0
 800981c:	460f      	mov	r7, r1
 800981e:	d007      	beq.n	8009830 <__pow5mult+0x20>
 8009820:	3a01      	subs	r2, #1
 8009822:	4c21      	ldr	r4, [pc, #132]	; (80098a8 <__pow5mult+0x98>)
 8009824:	2300      	movs	r3, #0
 8009826:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800982a:	f7ff fe8a 	bl	8009542 <__multadd>
 800982e:	4607      	mov	r7, r0
 8009830:	10ad      	asrs	r5, r5, #2
 8009832:	d035      	beq.n	80098a0 <__pow5mult+0x90>
 8009834:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009836:	b93c      	cbnz	r4, 8009848 <__pow5mult+0x38>
 8009838:	2010      	movs	r0, #16
 800983a:	f7ff fe1d 	bl	8009478 <malloc>
 800983e:	6270      	str	r0, [r6, #36]	; 0x24
 8009840:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009844:	6004      	str	r4, [r0, #0]
 8009846:	60c4      	str	r4, [r0, #12]
 8009848:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800984c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009850:	b94c      	cbnz	r4, 8009866 <__pow5mult+0x56>
 8009852:	f240 2171 	movw	r1, #625	; 0x271
 8009856:	4630      	mov	r0, r6
 8009858:	f7ff ff3a 	bl	80096d0 <__i2b>
 800985c:	2300      	movs	r3, #0
 800985e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009862:	4604      	mov	r4, r0
 8009864:	6003      	str	r3, [r0, #0]
 8009866:	f04f 0800 	mov.w	r8, #0
 800986a:	07eb      	lsls	r3, r5, #31
 800986c:	d50a      	bpl.n	8009884 <__pow5mult+0x74>
 800986e:	4639      	mov	r1, r7
 8009870:	4622      	mov	r2, r4
 8009872:	4630      	mov	r0, r6
 8009874:	f7ff ff35 	bl	80096e2 <__multiply>
 8009878:	4639      	mov	r1, r7
 800987a:	4681      	mov	r9, r0
 800987c:	4630      	mov	r0, r6
 800987e:	f7ff fe49 	bl	8009514 <_Bfree>
 8009882:	464f      	mov	r7, r9
 8009884:	106d      	asrs	r5, r5, #1
 8009886:	d00b      	beq.n	80098a0 <__pow5mult+0x90>
 8009888:	6820      	ldr	r0, [r4, #0]
 800988a:	b938      	cbnz	r0, 800989c <__pow5mult+0x8c>
 800988c:	4622      	mov	r2, r4
 800988e:	4621      	mov	r1, r4
 8009890:	4630      	mov	r0, r6
 8009892:	f7ff ff26 	bl	80096e2 <__multiply>
 8009896:	6020      	str	r0, [r4, #0]
 8009898:	f8c0 8000 	str.w	r8, [r0]
 800989c:	4604      	mov	r4, r0
 800989e:	e7e4      	b.n	800986a <__pow5mult+0x5a>
 80098a0:	4638      	mov	r0, r7
 80098a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098a6:	bf00      	nop
 80098a8:	0800a840 	.word	0x0800a840

080098ac <__lshift>:
 80098ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098b0:	460c      	mov	r4, r1
 80098b2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80098b6:	6923      	ldr	r3, [r4, #16]
 80098b8:	6849      	ldr	r1, [r1, #4]
 80098ba:	eb0a 0903 	add.w	r9, sl, r3
 80098be:	68a3      	ldr	r3, [r4, #8]
 80098c0:	4607      	mov	r7, r0
 80098c2:	4616      	mov	r6, r2
 80098c4:	f109 0501 	add.w	r5, r9, #1
 80098c8:	42ab      	cmp	r3, r5
 80098ca:	db32      	blt.n	8009932 <__lshift+0x86>
 80098cc:	4638      	mov	r0, r7
 80098ce:	f7ff fded 	bl	80094ac <_Balloc>
 80098d2:	2300      	movs	r3, #0
 80098d4:	4680      	mov	r8, r0
 80098d6:	f100 0114 	add.w	r1, r0, #20
 80098da:	461a      	mov	r2, r3
 80098dc:	4553      	cmp	r3, sl
 80098de:	db2b      	blt.n	8009938 <__lshift+0x8c>
 80098e0:	6920      	ldr	r0, [r4, #16]
 80098e2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80098e6:	f104 0314 	add.w	r3, r4, #20
 80098ea:	f016 021f 	ands.w	r2, r6, #31
 80098ee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80098f2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80098f6:	d025      	beq.n	8009944 <__lshift+0x98>
 80098f8:	f1c2 0e20 	rsb	lr, r2, #32
 80098fc:	2000      	movs	r0, #0
 80098fe:	681e      	ldr	r6, [r3, #0]
 8009900:	468a      	mov	sl, r1
 8009902:	4096      	lsls	r6, r2
 8009904:	4330      	orrs	r0, r6
 8009906:	f84a 0b04 	str.w	r0, [sl], #4
 800990a:	f853 0b04 	ldr.w	r0, [r3], #4
 800990e:	459c      	cmp	ip, r3
 8009910:	fa20 f00e 	lsr.w	r0, r0, lr
 8009914:	d814      	bhi.n	8009940 <__lshift+0x94>
 8009916:	6048      	str	r0, [r1, #4]
 8009918:	b108      	cbz	r0, 800991e <__lshift+0x72>
 800991a:	f109 0502 	add.w	r5, r9, #2
 800991e:	3d01      	subs	r5, #1
 8009920:	4638      	mov	r0, r7
 8009922:	f8c8 5010 	str.w	r5, [r8, #16]
 8009926:	4621      	mov	r1, r4
 8009928:	f7ff fdf4 	bl	8009514 <_Bfree>
 800992c:	4640      	mov	r0, r8
 800992e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009932:	3101      	adds	r1, #1
 8009934:	005b      	lsls	r3, r3, #1
 8009936:	e7c7      	b.n	80098c8 <__lshift+0x1c>
 8009938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800993c:	3301      	adds	r3, #1
 800993e:	e7cd      	b.n	80098dc <__lshift+0x30>
 8009940:	4651      	mov	r1, sl
 8009942:	e7dc      	b.n	80098fe <__lshift+0x52>
 8009944:	3904      	subs	r1, #4
 8009946:	f853 2b04 	ldr.w	r2, [r3], #4
 800994a:	f841 2f04 	str.w	r2, [r1, #4]!
 800994e:	459c      	cmp	ip, r3
 8009950:	d8f9      	bhi.n	8009946 <__lshift+0x9a>
 8009952:	e7e4      	b.n	800991e <__lshift+0x72>

08009954 <__mcmp>:
 8009954:	6903      	ldr	r3, [r0, #16]
 8009956:	690a      	ldr	r2, [r1, #16]
 8009958:	1a9b      	subs	r3, r3, r2
 800995a:	b530      	push	{r4, r5, lr}
 800995c:	d10c      	bne.n	8009978 <__mcmp+0x24>
 800995e:	0092      	lsls	r2, r2, #2
 8009960:	3014      	adds	r0, #20
 8009962:	3114      	adds	r1, #20
 8009964:	1884      	adds	r4, r0, r2
 8009966:	4411      	add	r1, r2
 8009968:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800996c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009970:	4295      	cmp	r5, r2
 8009972:	d003      	beq.n	800997c <__mcmp+0x28>
 8009974:	d305      	bcc.n	8009982 <__mcmp+0x2e>
 8009976:	2301      	movs	r3, #1
 8009978:	4618      	mov	r0, r3
 800997a:	bd30      	pop	{r4, r5, pc}
 800997c:	42a0      	cmp	r0, r4
 800997e:	d3f3      	bcc.n	8009968 <__mcmp+0x14>
 8009980:	e7fa      	b.n	8009978 <__mcmp+0x24>
 8009982:	f04f 33ff 	mov.w	r3, #4294967295
 8009986:	e7f7      	b.n	8009978 <__mcmp+0x24>

08009988 <__mdiff>:
 8009988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800998c:	460d      	mov	r5, r1
 800998e:	4607      	mov	r7, r0
 8009990:	4611      	mov	r1, r2
 8009992:	4628      	mov	r0, r5
 8009994:	4614      	mov	r4, r2
 8009996:	f7ff ffdd 	bl	8009954 <__mcmp>
 800999a:	1e06      	subs	r6, r0, #0
 800999c:	d108      	bne.n	80099b0 <__mdiff+0x28>
 800999e:	4631      	mov	r1, r6
 80099a0:	4638      	mov	r0, r7
 80099a2:	f7ff fd83 	bl	80094ac <_Balloc>
 80099a6:	2301      	movs	r3, #1
 80099a8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80099ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099b0:	bfa4      	itt	ge
 80099b2:	4623      	movge	r3, r4
 80099b4:	462c      	movge	r4, r5
 80099b6:	4638      	mov	r0, r7
 80099b8:	6861      	ldr	r1, [r4, #4]
 80099ba:	bfa6      	itte	ge
 80099bc:	461d      	movge	r5, r3
 80099be:	2600      	movge	r6, #0
 80099c0:	2601      	movlt	r6, #1
 80099c2:	f7ff fd73 	bl	80094ac <_Balloc>
 80099c6:	692b      	ldr	r3, [r5, #16]
 80099c8:	60c6      	str	r6, [r0, #12]
 80099ca:	6926      	ldr	r6, [r4, #16]
 80099cc:	f105 0914 	add.w	r9, r5, #20
 80099d0:	f104 0214 	add.w	r2, r4, #20
 80099d4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80099d8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80099dc:	f100 0514 	add.w	r5, r0, #20
 80099e0:	f04f 0e00 	mov.w	lr, #0
 80099e4:	f852 ab04 	ldr.w	sl, [r2], #4
 80099e8:	f859 4b04 	ldr.w	r4, [r9], #4
 80099ec:	fa1e f18a 	uxtah	r1, lr, sl
 80099f0:	b2a3      	uxth	r3, r4
 80099f2:	1ac9      	subs	r1, r1, r3
 80099f4:	0c23      	lsrs	r3, r4, #16
 80099f6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80099fa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80099fe:	b289      	uxth	r1, r1
 8009a00:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009a04:	45c8      	cmp	r8, r9
 8009a06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009a0a:	4694      	mov	ip, r2
 8009a0c:	f845 3b04 	str.w	r3, [r5], #4
 8009a10:	d8e8      	bhi.n	80099e4 <__mdiff+0x5c>
 8009a12:	45bc      	cmp	ip, r7
 8009a14:	d304      	bcc.n	8009a20 <__mdiff+0x98>
 8009a16:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009a1a:	b183      	cbz	r3, 8009a3e <__mdiff+0xb6>
 8009a1c:	6106      	str	r6, [r0, #16]
 8009a1e:	e7c5      	b.n	80099ac <__mdiff+0x24>
 8009a20:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009a24:	fa1e f381 	uxtah	r3, lr, r1
 8009a28:	141a      	asrs	r2, r3, #16
 8009a2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a2e:	b29b      	uxth	r3, r3
 8009a30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a34:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009a38:	f845 3b04 	str.w	r3, [r5], #4
 8009a3c:	e7e9      	b.n	8009a12 <__mdiff+0x8a>
 8009a3e:	3e01      	subs	r6, #1
 8009a40:	e7e9      	b.n	8009a16 <__mdiff+0x8e>
	...

08009a44 <__ulp>:
 8009a44:	4b12      	ldr	r3, [pc, #72]	; (8009a90 <__ulp+0x4c>)
 8009a46:	ee10 2a90 	vmov	r2, s1
 8009a4a:	401a      	ands	r2, r3
 8009a4c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	dd04      	ble.n	8009a5e <__ulp+0x1a>
 8009a54:	2000      	movs	r0, #0
 8009a56:	4619      	mov	r1, r3
 8009a58:	ec41 0b10 	vmov	d0, r0, r1
 8009a5c:	4770      	bx	lr
 8009a5e:	425b      	negs	r3, r3
 8009a60:	151b      	asrs	r3, r3, #20
 8009a62:	2b13      	cmp	r3, #19
 8009a64:	f04f 0000 	mov.w	r0, #0
 8009a68:	f04f 0100 	mov.w	r1, #0
 8009a6c:	dc04      	bgt.n	8009a78 <__ulp+0x34>
 8009a6e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009a72:	fa42 f103 	asr.w	r1, r2, r3
 8009a76:	e7ef      	b.n	8009a58 <__ulp+0x14>
 8009a78:	3b14      	subs	r3, #20
 8009a7a:	2b1e      	cmp	r3, #30
 8009a7c:	f04f 0201 	mov.w	r2, #1
 8009a80:	bfda      	itte	le
 8009a82:	f1c3 031f 	rsble	r3, r3, #31
 8009a86:	fa02 f303 	lslle.w	r3, r2, r3
 8009a8a:	4613      	movgt	r3, r2
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	e7e3      	b.n	8009a58 <__ulp+0x14>
 8009a90:	7ff00000 	.word	0x7ff00000

08009a94 <__b2d>:
 8009a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a96:	6905      	ldr	r5, [r0, #16]
 8009a98:	f100 0714 	add.w	r7, r0, #20
 8009a9c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009aa0:	1f2e      	subs	r6, r5, #4
 8009aa2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	f7ff fdc4 	bl	8009634 <__hi0bits>
 8009aac:	f1c0 0320 	rsb	r3, r0, #32
 8009ab0:	280a      	cmp	r0, #10
 8009ab2:	600b      	str	r3, [r1, #0]
 8009ab4:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009b2c <__b2d+0x98>
 8009ab8:	dc14      	bgt.n	8009ae4 <__b2d+0x50>
 8009aba:	f1c0 0e0b 	rsb	lr, r0, #11
 8009abe:	fa24 f10e 	lsr.w	r1, r4, lr
 8009ac2:	42b7      	cmp	r7, r6
 8009ac4:	ea41 030c 	orr.w	r3, r1, ip
 8009ac8:	bf34      	ite	cc
 8009aca:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009ace:	2100      	movcs	r1, #0
 8009ad0:	3015      	adds	r0, #21
 8009ad2:	fa04 f000 	lsl.w	r0, r4, r0
 8009ad6:	fa21 f10e 	lsr.w	r1, r1, lr
 8009ada:	ea40 0201 	orr.w	r2, r0, r1
 8009ade:	ec43 2b10 	vmov	d0, r2, r3
 8009ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ae4:	42b7      	cmp	r7, r6
 8009ae6:	bf3a      	itte	cc
 8009ae8:	f1a5 0608 	subcc.w	r6, r5, #8
 8009aec:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009af0:	2100      	movcs	r1, #0
 8009af2:	380b      	subs	r0, #11
 8009af4:	d015      	beq.n	8009b22 <__b2d+0x8e>
 8009af6:	4084      	lsls	r4, r0
 8009af8:	f1c0 0520 	rsb	r5, r0, #32
 8009afc:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8009b00:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009b04:	42be      	cmp	r6, r7
 8009b06:	fa21 fc05 	lsr.w	ip, r1, r5
 8009b0a:	ea44 030c 	orr.w	r3, r4, ip
 8009b0e:	bf8c      	ite	hi
 8009b10:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009b14:	2400      	movls	r4, #0
 8009b16:	fa01 f000 	lsl.w	r0, r1, r0
 8009b1a:	40ec      	lsrs	r4, r5
 8009b1c:	ea40 0204 	orr.w	r2, r0, r4
 8009b20:	e7dd      	b.n	8009ade <__b2d+0x4a>
 8009b22:	ea44 030c 	orr.w	r3, r4, ip
 8009b26:	460a      	mov	r2, r1
 8009b28:	e7d9      	b.n	8009ade <__b2d+0x4a>
 8009b2a:	bf00      	nop
 8009b2c:	3ff00000 	.word	0x3ff00000

08009b30 <__d2b>:
 8009b30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b34:	460e      	mov	r6, r1
 8009b36:	2101      	movs	r1, #1
 8009b38:	ec59 8b10 	vmov	r8, r9, d0
 8009b3c:	4615      	mov	r5, r2
 8009b3e:	f7ff fcb5 	bl	80094ac <_Balloc>
 8009b42:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009b46:	4607      	mov	r7, r0
 8009b48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b4c:	bb34      	cbnz	r4, 8009b9c <__d2b+0x6c>
 8009b4e:	9301      	str	r3, [sp, #4]
 8009b50:	f1b8 0300 	subs.w	r3, r8, #0
 8009b54:	d027      	beq.n	8009ba6 <__d2b+0x76>
 8009b56:	a802      	add	r0, sp, #8
 8009b58:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009b5c:	f7ff fd89 	bl	8009672 <__lo0bits>
 8009b60:	9900      	ldr	r1, [sp, #0]
 8009b62:	b1f0      	cbz	r0, 8009ba2 <__d2b+0x72>
 8009b64:	9a01      	ldr	r2, [sp, #4]
 8009b66:	f1c0 0320 	rsb	r3, r0, #32
 8009b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8009b6e:	430b      	orrs	r3, r1
 8009b70:	40c2      	lsrs	r2, r0
 8009b72:	617b      	str	r3, [r7, #20]
 8009b74:	9201      	str	r2, [sp, #4]
 8009b76:	9b01      	ldr	r3, [sp, #4]
 8009b78:	61bb      	str	r3, [r7, #24]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	bf14      	ite	ne
 8009b7e:	2102      	movne	r1, #2
 8009b80:	2101      	moveq	r1, #1
 8009b82:	6139      	str	r1, [r7, #16]
 8009b84:	b1c4      	cbz	r4, 8009bb8 <__d2b+0x88>
 8009b86:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009b8a:	4404      	add	r4, r0
 8009b8c:	6034      	str	r4, [r6, #0]
 8009b8e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009b92:	6028      	str	r0, [r5, #0]
 8009b94:	4638      	mov	r0, r7
 8009b96:	b003      	add	sp, #12
 8009b98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ba0:	e7d5      	b.n	8009b4e <__d2b+0x1e>
 8009ba2:	6179      	str	r1, [r7, #20]
 8009ba4:	e7e7      	b.n	8009b76 <__d2b+0x46>
 8009ba6:	a801      	add	r0, sp, #4
 8009ba8:	f7ff fd63 	bl	8009672 <__lo0bits>
 8009bac:	9b01      	ldr	r3, [sp, #4]
 8009bae:	617b      	str	r3, [r7, #20]
 8009bb0:	2101      	movs	r1, #1
 8009bb2:	6139      	str	r1, [r7, #16]
 8009bb4:	3020      	adds	r0, #32
 8009bb6:	e7e5      	b.n	8009b84 <__d2b+0x54>
 8009bb8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009bbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009bc0:	6030      	str	r0, [r6, #0]
 8009bc2:	6918      	ldr	r0, [r3, #16]
 8009bc4:	f7ff fd36 	bl	8009634 <__hi0bits>
 8009bc8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009bcc:	e7e1      	b.n	8009b92 <__d2b+0x62>

08009bce <__ratio>:
 8009bce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd2:	4688      	mov	r8, r1
 8009bd4:	4669      	mov	r1, sp
 8009bd6:	4681      	mov	r9, r0
 8009bd8:	f7ff ff5c 	bl	8009a94 <__b2d>
 8009bdc:	a901      	add	r1, sp, #4
 8009bde:	4640      	mov	r0, r8
 8009be0:	ec57 6b10 	vmov	r6, r7, d0
 8009be4:	f7ff ff56 	bl	8009a94 <__b2d>
 8009be8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009bec:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009bf0:	eba3 0c02 	sub.w	ip, r3, r2
 8009bf4:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009bf8:	1a9b      	subs	r3, r3, r2
 8009bfa:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009bfe:	ec5b ab10 	vmov	sl, fp, d0
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	bfce      	itee	gt
 8009c06:	463a      	movgt	r2, r7
 8009c08:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009c0c:	465a      	movle	r2, fp
 8009c0e:	4659      	mov	r1, fp
 8009c10:	463d      	mov	r5, r7
 8009c12:	bfd4      	ite	le
 8009c14:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8009c18:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8009c1c:	4630      	mov	r0, r6
 8009c1e:	ee10 2a10 	vmov	r2, s0
 8009c22:	460b      	mov	r3, r1
 8009c24:	4629      	mov	r1, r5
 8009c26:	f7f6 fe39 	bl	800089c <__aeabi_ddiv>
 8009c2a:	ec41 0b10 	vmov	d0, r0, r1
 8009c2e:	b003      	add	sp, #12
 8009c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009c34 <__copybits>:
 8009c34:	3901      	subs	r1, #1
 8009c36:	b510      	push	{r4, lr}
 8009c38:	1149      	asrs	r1, r1, #5
 8009c3a:	6914      	ldr	r4, [r2, #16]
 8009c3c:	3101      	adds	r1, #1
 8009c3e:	f102 0314 	add.w	r3, r2, #20
 8009c42:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009c46:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009c4a:	42a3      	cmp	r3, r4
 8009c4c:	4602      	mov	r2, r0
 8009c4e:	d303      	bcc.n	8009c58 <__copybits+0x24>
 8009c50:	2300      	movs	r3, #0
 8009c52:	428a      	cmp	r2, r1
 8009c54:	d305      	bcc.n	8009c62 <__copybits+0x2e>
 8009c56:	bd10      	pop	{r4, pc}
 8009c58:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c5c:	f840 2b04 	str.w	r2, [r0], #4
 8009c60:	e7f3      	b.n	8009c4a <__copybits+0x16>
 8009c62:	f842 3b04 	str.w	r3, [r2], #4
 8009c66:	e7f4      	b.n	8009c52 <__copybits+0x1e>

08009c68 <__any_on>:
 8009c68:	f100 0214 	add.w	r2, r0, #20
 8009c6c:	6900      	ldr	r0, [r0, #16]
 8009c6e:	114b      	asrs	r3, r1, #5
 8009c70:	4298      	cmp	r0, r3
 8009c72:	b510      	push	{r4, lr}
 8009c74:	db11      	blt.n	8009c9a <__any_on+0x32>
 8009c76:	dd0a      	ble.n	8009c8e <__any_on+0x26>
 8009c78:	f011 011f 	ands.w	r1, r1, #31
 8009c7c:	d007      	beq.n	8009c8e <__any_on+0x26>
 8009c7e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009c82:	fa24 f001 	lsr.w	r0, r4, r1
 8009c86:	fa00 f101 	lsl.w	r1, r0, r1
 8009c8a:	428c      	cmp	r4, r1
 8009c8c:	d10b      	bne.n	8009ca6 <__any_on+0x3e>
 8009c8e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009c92:	4293      	cmp	r3, r2
 8009c94:	d803      	bhi.n	8009c9e <__any_on+0x36>
 8009c96:	2000      	movs	r0, #0
 8009c98:	bd10      	pop	{r4, pc}
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	e7f7      	b.n	8009c8e <__any_on+0x26>
 8009c9e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ca2:	2900      	cmp	r1, #0
 8009ca4:	d0f5      	beq.n	8009c92 <__any_on+0x2a>
 8009ca6:	2001      	movs	r0, #1
 8009ca8:	e7f6      	b.n	8009c98 <__any_on+0x30>

08009caa <_calloc_r>:
 8009caa:	b538      	push	{r3, r4, r5, lr}
 8009cac:	fb02 f401 	mul.w	r4, r2, r1
 8009cb0:	4621      	mov	r1, r4
 8009cb2:	f000 f857 	bl	8009d64 <_malloc_r>
 8009cb6:	4605      	mov	r5, r0
 8009cb8:	b118      	cbz	r0, 8009cc2 <_calloc_r+0x18>
 8009cba:	4622      	mov	r2, r4
 8009cbc:	2100      	movs	r1, #0
 8009cbe:	f7fc f9d4 	bl	800606a <memset>
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	bd38      	pop	{r3, r4, r5, pc}
	...

08009cc8 <_free_r>:
 8009cc8:	b538      	push	{r3, r4, r5, lr}
 8009cca:	4605      	mov	r5, r0
 8009ccc:	2900      	cmp	r1, #0
 8009cce:	d045      	beq.n	8009d5c <_free_r+0x94>
 8009cd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cd4:	1f0c      	subs	r4, r1, #4
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	bfb8      	it	lt
 8009cda:	18e4      	addlt	r4, r4, r3
 8009cdc:	f000 fc0f 	bl	800a4fe <__malloc_lock>
 8009ce0:	4a1f      	ldr	r2, [pc, #124]	; (8009d60 <_free_r+0x98>)
 8009ce2:	6813      	ldr	r3, [r2, #0]
 8009ce4:	4610      	mov	r0, r2
 8009ce6:	b933      	cbnz	r3, 8009cf6 <_free_r+0x2e>
 8009ce8:	6063      	str	r3, [r4, #4]
 8009cea:	6014      	str	r4, [r2, #0]
 8009cec:	4628      	mov	r0, r5
 8009cee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cf2:	f000 bc05 	b.w	800a500 <__malloc_unlock>
 8009cf6:	42a3      	cmp	r3, r4
 8009cf8:	d90c      	bls.n	8009d14 <_free_r+0x4c>
 8009cfa:	6821      	ldr	r1, [r4, #0]
 8009cfc:	1862      	adds	r2, r4, r1
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	bf04      	itt	eq
 8009d02:	681a      	ldreq	r2, [r3, #0]
 8009d04:	685b      	ldreq	r3, [r3, #4]
 8009d06:	6063      	str	r3, [r4, #4]
 8009d08:	bf04      	itt	eq
 8009d0a:	1852      	addeq	r2, r2, r1
 8009d0c:	6022      	streq	r2, [r4, #0]
 8009d0e:	6004      	str	r4, [r0, #0]
 8009d10:	e7ec      	b.n	8009cec <_free_r+0x24>
 8009d12:	4613      	mov	r3, r2
 8009d14:	685a      	ldr	r2, [r3, #4]
 8009d16:	b10a      	cbz	r2, 8009d1c <_free_r+0x54>
 8009d18:	42a2      	cmp	r2, r4
 8009d1a:	d9fa      	bls.n	8009d12 <_free_r+0x4a>
 8009d1c:	6819      	ldr	r1, [r3, #0]
 8009d1e:	1858      	adds	r0, r3, r1
 8009d20:	42a0      	cmp	r0, r4
 8009d22:	d10b      	bne.n	8009d3c <_free_r+0x74>
 8009d24:	6820      	ldr	r0, [r4, #0]
 8009d26:	4401      	add	r1, r0
 8009d28:	1858      	adds	r0, r3, r1
 8009d2a:	4282      	cmp	r2, r0
 8009d2c:	6019      	str	r1, [r3, #0]
 8009d2e:	d1dd      	bne.n	8009cec <_free_r+0x24>
 8009d30:	6810      	ldr	r0, [r2, #0]
 8009d32:	6852      	ldr	r2, [r2, #4]
 8009d34:	605a      	str	r2, [r3, #4]
 8009d36:	4401      	add	r1, r0
 8009d38:	6019      	str	r1, [r3, #0]
 8009d3a:	e7d7      	b.n	8009cec <_free_r+0x24>
 8009d3c:	d902      	bls.n	8009d44 <_free_r+0x7c>
 8009d3e:	230c      	movs	r3, #12
 8009d40:	602b      	str	r3, [r5, #0]
 8009d42:	e7d3      	b.n	8009cec <_free_r+0x24>
 8009d44:	6820      	ldr	r0, [r4, #0]
 8009d46:	1821      	adds	r1, r4, r0
 8009d48:	428a      	cmp	r2, r1
 8009d4a:	bf04      	itt	eq
 8009d4c:	6811      	ldreq	r1, [r2, #0]
 8009d4e:	6852      	ldreq	r2, [r2, #4]
 8009d50:	6062      	str	r2, [r4, #4]
 8009d52:	bf04      	itt	eq
 8009d54:	1809      	addeq	r1, r1, r0
 8009d56:	6021      	streq	r1, [r4, #0]
 8009d58:	605c      	str	r4, [r3, #4]
 8009d5a:	e7c7      	b.n	8009cec <_free_r+0x24>
 8009d5c:	bd38      	pop	{r3, r4, r5, pc}
 8009d5e:	bf00      	nop
 8009d60:	2000020c 	.word	0x2000020c

08009d64 <_malloc_r>:
 8009d64:	b570      	push	{r4, r5, r6, lr}
 8009d66:	1ccd      	adds	r5, r1, #3
 8009d68:	f025 0503 	bic.w	r5, r5, #3
 8009d6c:	3508      	adds	r5, #8
 8009d6e:	2d0c      	cmp	r5, #12
 8009d70:	bf38      	it	cc
 8009d72:	250c      	movcc	r5, #12
 8009d74:	2d00      	cmp	r5, #0
 8009d76:	4606      	mov	r6, r0
 8009d78:	db01      	blt.n	8009d7e <_malloc_r+0x1a>
 8009d7a:	42a9      	cmp	r1, r5
 8009d7c:	d903      	bls.n	8009d86 <_malloc_r+0x22>
 8009d7e:	230c      	movs	r3, #12
 8009d80:	6033      	str	r3, [r6, #0]
 8009d82:	2000      	movs	r0, #0
 8009d84:	bd70      	pop	{r4, r5, r6, pc}
 8009d86:	f000 fbba 	bl	800a4fe <__malloc_lock>
 8009d8a:	4a21      	ldr	r2, [pc, #132]	; (8009e10 <_malloc_r+0xac>)
 8009d8c:	6814      	ldr	r4, [r2, #0]
 8009d8e:	4621      	mov	r1, r4
 8009d90:	b991      	cbnz	r1, 8009db8 <_malloc_r+0x54>
 8009d92:	4c20      	ldr	r4, [pc, #128]	; (8009e14 <_malloc_r+0xb0>)
 8009d94:	6823      	ldr	r3, [r4, #0]
 8009d96:	b91b      	cbnz	r3, 8009da0 <_malloc_r+0x3c>
 8009d98:	4630      	mov	r0, r6
 8009d9a:	f000 facf 	bl	800a33c <_sbrk_r>
 8009d9e:	6020      	str	r0, [r4, #0]
 8009da0:	4629      	mov	r1, r5
 8009da2:	4630      	mov	r0, r6
 8009da4:	f000 faca 	bl	800a33c <_sbrk_r>
 8009da8:	1c43      	adds	r3, r0, #1
 8009daa:	d124      	bne.n	8009df6 <_malloc_r+0x92>
 8009dac:	230c      	movs	r3, #12
 8009dae:	6033      	str	r3, [r6, #0]
 8009db0:	4630      	mov	r0, r6
 8009db2:	f000 fba5 	bl	800a500 <__malloc_unlock>
 8009db6:	e7e4      	b.n	8009d82 <_malloc_r+0x1e>
 8009db8:	680b      	ldr	r3, [r1, #0]
 8009dba:	1b5b      	subs	r3, r3, r5
 8009dbc:	d418      	bmi.n	8009df0 <_malloc_r+0x8c>
 8009dbe:	2b0b      	cmp	r3, #11
 8009dc0:	d90f      	bls.n	8009de2 <_malloc_r+0x7e>
 8009dc2:	600b      	str	r3, [r1, #0]
 8009dc4:	50cd      	str	r5, [r1, r3]
 8009dc6:	18cc      	adds	r4, r1, r3
 8009dc8:	4630      	mov	r0, r6
 8009dca:	f000 fb99 	bl	800a500 <__malloc_unlock>
 8009dce:	f104 000b 	add.w	r0, r4, #11
 8009dd2:	1d23      	adds	r3, r4, #4
 8009dd4:	f020 0007 	bic.w	r0, r0, #7
 8009dd8:	1ac3      	subs	r3, r0, r3
 8009dda:	d0d3      	beq.n	8009d84 <_malloc_r+0x20>
 8009ddc:	425a      	negs	r2, r3
 8009dde:	50e2      	str	r2, [r4, r3]
 8009de0:	e7d0      	b.n	8009d84 <_malloc_r+0x20>
 8009de2:	428c      	cmp	r4, r1
 8009de4:	684b      	ldr	r3, [r1, #4]
 8009de6:	bf16      	itet	ne
 8009de8:	6063      	strne	r3, [r4, #4]
 8009dea:	6013      	streq	r3, [r2, #0]
 8009dec:	460c      	movne	r4, r1
 8009dee:	e7eb      	b.n	8009dc8 <_malloc_r+0x64>
 8009df0:	460c      	mov	r4, r1
 8009df2:	6849      	ldr	r1, [r1, #4]
 8009df4:	e7cc      	b.n	8009d90 <_malloc_r+0x2c>
 8009df6:	1cc4      	adds	r4, r0, #3
 8009df8:	f024 0403 	bic.w	r4, r4, #3
 8009dfc:	42a0      	cmp	r0, r4
 8009dfe:	d005      	beq.n	8009e0c <_malloc_r+0xa8>
 8009e00:	1a21      	subs	r1, r4, r0
 8009e02:	4630      	mov	r0, r6
 8009e04:	f000 fa9a 	bl	800a33c <_sbrk_r>
 8009e08:	3001      	adds	r0, #1
 8009e0a:	d0cf      	beq.n	8009dac <_malloc_r+0x48>
 8009e0c:	6025      	str	r5, [r4, #0]
 8009e0e:	e7db      	b.n	8009dc8 <_malloc_r+0x64>
 8009e10:	2000020c 	.word	0x2000020c
 8009e14:	20000210 	.word	0x20000210

08009e18 <__ssputs_r>:
 8009e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e1c:	688e      	ldr	r6, [r1, #8]
 8009e1e:	429e      	cmp	r6, r3
 8009e20:	4682      	mov	sl, r0
 8009e22:	460c      	mov	r4, r1
 8009e24:	4690      	mov	r8, r2
 8009e26:	4699      	mov	r9, r3
 8009e28:	d837      	bhi.n	8009e9a <__ssputs_r+0x82>
 8009e2a:	898a      	ldrh	r2, [r1, #12]
 8009e2c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009e30:	d031      	beq.n	8009e96 <__ssputs_r+0x7e>
 8009e32:	6825      	ldr	r5, [r4, #0]
 8009e34:	6909      	ldr	r1, [r1, #16]
 8009e36:	1a6f      	subs	r7, r5, r1
 8009e38:	6965      	ldr	r5, [r4, #20]
 8009e3a:	2302      	movs	r3, #2
 8009e3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e40:	fb95 f5f3 	sdiv	r5, r5, r3
 8009e44:	f109 0301 	add.w	r3, r9, #1
 8009e48:	443b      	add	r3, r7
 8009e4a:	429d      	cmp	r5, r3
 8009e4c:	bf38      	it	cc
 8009e4e:	461d      	movcc	r5, r3
 8009e50:	0553      	lsls	r3, r2, #21
 8009e52:	d530      	bpl.n	8009eb6 <__ssputs_r+0x9e>
 8009e54:	4629      	mov	r1, r5
 8009e56:	f7ff ff85 	bl	8009d64 <_malloc_r>
 8009e5a:	4606      	mov	r6, r0
 8009e5c:	b950      	cbnz	r0, 8009e74 <__ssputs_r+0x5c>
 8009e5e:	230c      	movs	r3, #12
 8009e60:	f8ca 3000 	str.w	r3, [sl]
 8009e64:	89a3      	ldrh	r3, [r4, #12]
 8009e66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e6a:	81a3      	strh	r3, [r4, #12]
 8009e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e74:	463a      	mov	r2, r7
 8009e76:	6921      	ldr	r1, [r4, #16]
 8009e78:	f7fc f8ec 	bl	8006054 <memcpy>
 8009e7c:	89a3      	ldrh	r3, [r4, #12]
 8009e7e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009e82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e86:	81a3      	strh	r3, [r4, #12]
 8009e88:	6126      	str	r6, [r4, #16]
 8009e8a:	6165      	str	r5, [r4, #20]
 8009e8c:	443e      	add	r6, r7
 8009e8e:	1bed      	subs	r5, r5, r7
 8009e90:	6026      	str	r6, [r4, #0]
 8009e92:	60a5      	str	r5, [r4, #8]
 8009e94:	464e      	mov	r6, r9
 8009e96:	454e      	cmp	r6, r9
 8009e98:	d900      	bls.n	8009e9c <__ssputs_r+0x84>
 8009e9a:	464e      	mov	r6, r9
 8009e9c:	4632      	mov	r2, r6
 8009e9e:	4641      	mov	r1, r8
 8009ea0:	6820      	ldr	r0, [r4, #0]
 8009ea2:	f000 fb13 	bl	800a4cc <memmove>
 8009ea6:	68a3      	ldr	r3, [r4, #8]
 8009ea8:	1b9b      	subs	r3, r3, r6
 8009eaa:	60a3      	str	r3, [r4, #8]
 8009eac:	6823      	ldr	r3, [r4, #0]
 8009eae:	441e      	add	r6, r3
 8009eb0:	6026      	str	r6, [r4, #0]
 8009eb2:	2000      	movs	r0, #0
 8009eb4:	e7dc      	b.n	8009e70 <__ssputs_r+0x58>
 8009eb6:	462a      	mov	r2, r5
 8009eb8:	f000 fb23 	bl	800a502 <_realloc_r>
 8009ebc:	4606      	mov	r6, r0
 8009ebe:	2800      	cmp	r0, #0
 8009ec0:	d1e2      	bne.n	8009e88 <__ssputs_r+0x70>
 8009ec2:	6921      	ldr	r1, [r4, #16]
 8009ec4:	4650      	mov	r0, sl
 8009ec6:	f7ff feff 	bl	8009cc8 <_free_r>
 8009eca:	e7c8      	b.n	8009e5e <__ssputs_r+0x46>

08009ecc <_svfiprintf_r>:
 8009ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed0:	461d      	mov	r5, r3
 8009ed2:	898b      	ldrh	r3, [r1, #12]
 8009ed4:	061f      	lsls	r7, r3, #24
 8009ed6:	b09d      	sub	sp, #116	; 0x74
 8009ed8:	4680      	mov	r8, r0
 8009eda:	460c      	mov	r4, r1
 8009edc:	4616      	mov	r6, r2
 8009ede:	d50f      	bpl.n	8009f00 <_svfiprintf_r+0x34>
 8009ee0:	690b      	ldr	r3, [r1, #16]
 8009ee2:	b96b      	cbnz	r3, 8009f00 <_svfiprintf_r+0x34>
 8009ee4:	2140      	movs	r1, #64	; 0x40
 8009ee6:	f7ff ff3d 	bl	8009d64 <_malloc_r>
 8009eea:	6020      	str	r0, [r4, #0]
 8009eec:	6120      	str	r0, [r4, #16]
 8009eee:	b928      	cbnz	r0, 8009efc <_svfiprintf_r+0x30>
 8009ef0:	230c      	movs	r3, #12
 8009ef2:	f8c8 3000 	str.w	r3, [r8]
 8009ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8009efa:	e0c8      	b.n	800a08e <_svfiprintf_r+0x1c2>
 8009efc:	2340      	movs	r3, #64	; 0x40
 8009efe:	6163      	str	r3, [r4, #20]
 8009f00:	2300      	movs	r3, #0
 8009f02:	9309      	str	r3, [sp, #36]	; 0x24
 8009f04:	2320      	movs	r3, #32
 8009f06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f0a:	2330      	movs	r3, #48	; 0x30
 8009f0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f10:	9503      	str	r5, [sp, #12]
 8009f12:	f04f 0b01 	mov.w	fp, #1
 8009f16:	4637      	mov	r7, r6
 8009f18:	463d      	mov	r5, r7
 8009f1a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009f1e:	b10b      	cbz	r3, 8009f24 <_svfiprintf_r+0x58>
 8009f20:	2b25      	cmp	r3, #37	; 0x25
 8009f22:	d13e      	bne.n	8009fa2 <_svfiprintf_r+0xd6>
 8009f24:	ebb7 0a06 	subs.w	sl, r7, r6
 8009f28:	d00b      	beq.n	8009f42 <_svfiprintf_r+0x76>
 8009f2a:	4653      	mov	r3, sl
 8009f2c:	4632      	mov	r2, r6
 8009f2e:	4621      	mov	r1, r4
 8009f30:	4640      	mov	r0, r8
 8009f32:	f7ff ff71 	bl	8009e18 <__ssputs_r>
 8009f36:	3001      	adds	r0, #1
 8009f38:	f000 80a4 	beq.w	800a084 <_svfiprintf_r+0x1b8>
 8009f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f3e:	4453      	add	r3, sl
 8009f40:	9309      	str	r3, [sp, #36]	; 0x24
 8009f42:	783b      	ldrb	r3, [r7, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	f000 809d 	beq.w	800a084 <_svfiprintf_r+0x1b8>
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f54:	9304      	str	r3, [sp, #16]
 8009f56:	9307      	str	r3, [sp, #28]
 8009f58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f5c:	931a      	str	r3, [sp, #104]	; 0x68
 8009f5e:	462f      	mov	r7, r5
 8009f60:	2205      	movs	r2, #5
 8009f62:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009f66:	4850      	ldr	r0, [pc, #320]	; (800a0a8 <_svfiprintf_r+0x1dc>)
 8009f68:	f7f6 f962 	bl	8000230 <memchr>
 8009f6c:	9b04      	ldr	r3, [sp, #16]
 8009f6e:	b9d0      	cbnz	r0, 8009fa6 <_svfiprintf_r+0xda>
 8009f70:	06d9      	lsls	r1, r3, #27
 8009f72:	bf44      	itt	mi
 8009f74:	2220      	movmi	r2, #32
 8009f76:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009f7a:	071a      	lsls	r2, r3, #28
 8009f7c:	bf44      	itt	mi
 8009f7e:	222b      	movmi	r2, #43	; 0x2b
 8009f80:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009f84:	782a      	ldrb	r2, [r5, #0]
 8009f86:	2a2a      	cmp	r2, #42	; 0x2a
 8009f88:	d015      	beq.n	8009fb6 <_svfiprintf_r+0xea>
 8009f8a:	9a07      	ldr	r2, [sp, #28]
 8009f8c:	462f      	mov	r7, r5
 8009f8e:	2000      	movs	r0, #0
 8009f90:	250a      	movs	r5, #10
 8009f92:	4639      	mov	r1, r7
 8009f94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f98:	3b30      	subs	r3, #48	; 0x30
 8009f9a:	2b09      	cmp	r3, #9
 8009f9c:	d94d      	bls.n	800a03a <_svfiprintf_r+0x16e>
 8009f9e:	b1b8      	cbz	r0, 8009fd0 <_svfiprintf_r+0x104>
 8009fa0:	e00f      	b.n	8009fc2 <_svfiprintf_r+0xf6>
 8009fa2:	462f      	mov	r7, r5
 8009fa4:	e7b8      	b.n	8009f18 <_svfiprintf_r+0x4c>
 8009fa6:	4a40      	ldr	r2, [pc, #256]	; (800a0a8 <_svfiprintf_r+0x1dc>)
 8009fa8:	1a80      	subs	r0, r0, r2
 8009faa:	fa0b f000 	lsl.w	r0, fp, r0
 8009fae:	4318      	orrs	r0, r3
 8009fb0:	9004      	str	r0, [sp, #16]
 8009fb2:	463d      	mov	r5, r7
 8009fb4:	e7d3      	b.n	8009f5e <_svfiprintf_r+0x92>
 8009fb6:	9a03      	ldr	r2, [sp, #12]
 8009fb8:	1d11      	adds	r1, r2, #4
 8009fba:	6812      	ldr	r2, [r2, #0]
 8009fbc:	9103      	str	r1, [sp, #12]
 8009fbe:	2a00      	cmp	r2, #0
 8009fc0:	db01      	blt.n	8009fc6 <_svfiprintf_r+0xfa>
 8009fc2:	9207      	str	r2, [sp, #28]
 8009fc4:	e004      	b.n	8009fd0 <_svfiprintf_r+0x104>
 8009fc6:	4252      	negs	r2, r2
 8009fc8:	f043 0302 	orr.w	r3, r3, #2
 8009fcc:	9207      	str	r2, [sp, #28]
 8009fce:	9304      	str	r3, [sp, #16]
 8009fd0:	783b      	ldrb	r3, [r7, #0]
 8009fd2:	2b2e      	cmp	r3, #46	; 0x2e
 8009fd4:	d10c      	bne.n	8009ff0 <_svfiprintf_r+0x124>
 8009fd6:	787b      	ldrb	r3, [r7, #1]
 8009fd8:	2b2a      	cmp	r3, #42	; 0x2a
 8009fda:	d133      	bne.n	800a044 <_svfiprintf_r+0x178>
 8009fdc:	9b03      	ldr	r3, [sp, #12]
 8009fde:	1d1a      	adds	r2, r3, #4
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	9203      	str	r2, [sp, #12]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	bfb8      	it	lt
 8009fe8:	f04f 33ff 	movlt.w	r3, #4294967295
 8009fec:	3702      	adds	r7, #2
 8009fee:	9305      	str	r3, [sp, #20]
 8009ff0:	4d2e      	ldr	r5, [pc, #184]	; (800a0ac <_svfiprintf_r+0x1e0>)
 8009ff2:	7839      	ldrb	r1, [r7, #0]
 8009ff4:	2203      	movs	r2, #3
 8009ff6:	4628      	mov	r0, r5
 8009ff8:	f7f6 f91a 	bl	8000230 <memchr>
 8009ffc:	b138      	cbz	r0, 800a00e <_svfiprintf_r+0x142>
 8009ffe:	2340      	movs	r3, #64	; 0x40
 800a000:	1b40      	subs	r0, r0, r5
 800a002:	fa03 f000 	lsl.w	r0, r3, r0
 800a006:	9b04      	ldr	r3, [sp, #16]
 800a008:	4303      	orrs	r3, r0
 800a00a:	3701      	adds	r7, #1
 800a00c:	9304      	str	r3, [sp, #16]
 800a00e:	7839      	ldrb	r1, [r7, #0]
 800a010:	4827      	ldr	r0, [pc, #156]	; (800a0b0 <_svfiprintf_r+0x1e4>)
 800a012:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a016:	2206      	movs	r2, #6
 800a018:	1c7e      	adds	r6, r7, #1
 800a01a:	f7f6 f909 	bl	8000230 <memchr>
 800a01e:	2800      	cmp	r0, #0
 800a020:	d038      	beq.n	800a094 <_svfiprintf_r+0x1c8>
 800a022:	4b24      	ldr	r3, [pc, #144]	; (800a0b4 <_svfiprintf_r+0x1e8>)
 800a024:	bb13      	cbnz	r3, 800a06c <_svfiprintf_r+0x1a0>
 800a026:	9b03      	ldr	r3, [sp, #12]
 800a028:	3307      	adds	r3, #7
 800a02a:	f023 0307 	bic.w	r3, r3, #7
 800a02e:	3308      	adds	r3, #8
 800a030:	9303      	str	r3, [sp, #12]
 800a032:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a034:	444b      	add	r3, r9
 800a036:	9309      	str	r3, [sp, #36]	; 0x24
 800a038:	e76d      	b.n	8009f16 <_svfiprintf_r+0x4a>
 800a03a:	fb05 3202 	mla	r2, r5, r2, r3
 800a03e:	2001      	movs	r0, #1
 800a040:	460f      	mov	r7, r1
 800a042:	e7a6      	b.n	8009f92 <_svfiprintf_r+0xc6>
 800a044:	2300      	movs	r3, #0
 800a046:	3701      	adds	r7, #1
 800a048:	9305      	str	r3, [sp, #20]
 800a04a:	4619      	mov	r1, r3
 800a04c:	250a      	movs	r5, #10
 800a04e:	4638      	mov	r0, r7
 800a050:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a054:	3a30      	subs	r2, #48	; 0x30
 800a056:	2a09      	cmp	r2, #9
 800a058:	d903      	bls.n	800a062 <_svfiprintf_r+0x196>
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d0c8      	beq.n	8009ff0 <_svfiprintf_r+0x124>
 800a05e:	9105      	str	r1, [sp, #20]
 800a060:	e7c6      	b.n	8009ff0 <_svfiprintf_r+0x124>
 800a062:	fb05 2101 	mla	r1, r5, r1, r2
 800a066:	2301      	movs	r3, #1
 800a068:	4607      	mov	r7, r0
 800a06a:	e7f0      	b.n	800a04e <_svfiprintf_r+0x182>
 800a06c:	ab03      	add	r3, sp, #12
 800a06e:	9300      	str	r3, [sp, #0]
 800a070:	4622      	mov	r2, r4
 800a072:	4b11      	ldr	r3, [pc, #68]	; (800a0b8 <_svfiprintf_r+0x1ec>)
 800a074:	a904      	add	r1, sp, #16
 800a076:	4640      	mov	r0, r8
 800a078:	f7fc f894 	bl	80061a4 <_printf_float>
 800a07c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a080:	4681      	mov	r9, r0
 800a082:	d1d6      	bne.n	800a032 <_svfiprintf_r+0x166>
 800a084:	89a3      	ldrh	r3, [r4, #12]
 800a086:	065b      	lsls	r3, r3, #25
 800a088:	f53f af35 	bmi.w	8009ef6 <_svfiprintf_r+0x2a>
 800a08c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a08e:	b01d      	add	sp, #116	; 0x74
 800a090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a094:	ab03      	add	r3, sp, #12
 800a096:	9300      	str	r3, [sp, #0]
 800a098:	4622      	mov	r2, r4
 800a09a:	4b07      	ldr	r3, [pc, #28]	; (800a0b8 <_svfiprintf_r+0x1ec>)
 800a09c:	a904      	add	r1, sp, #16
 800a09e:	4640      	mov	r0, r8
 800a0a0:	f7fc fb36 	bl	8006710 <_printf_i>
 800a0a4:	e7ea      	b.n	800a07c <_svfiprintf_r+0x1b0>
 800a0a6:	bf00      	nop
 800a0a8:	0800a84c 	.word	0x0800a84c
 800a0ac:	0800a852 	.word	0x0800a852
 800a0b0:	0800a856 	.word	0x0800a856
 800a0b4:	080061a5 	.word	0x080061a5
 800a0b8:	08009e19 	.word	0x08009e19

0800a0bc <__sfputc_r>:
 800a0bc:	6893      	ldr	r3, [r2, #8]
 800a0be:	3b01      	subs	r3, #1
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	b410      	push	{r4}
 800a0c4:	6093      	str	r3, [r2, #8]
 800a0c6:	da08      	bge.n	800a0da <__sfputc_r+0x1e>
 800a0c8:	6994      	ldr	r4, [r2, #24]
 800a0ca:	42a3      	cmp	r3, r4
 800a0cc:	db01      	blt.n	800a0d2 <__sfputc_r+0x16>
 800a0ce:	290a      	cmp	r1, #10
 800a0d0:	d103      	bne.n	800a0da <__sfputc_r+0x1e>
 800a0d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0d6:	f7fd bdb1 	b.w	8007c3c <__swbuf_r>
 800a0da:	6813      	ldr	r3, [r2, #0]
 800a0dc:	1c58      	adds	r0, r3, #1
 800a0de:	6010      	str	r0, [r2, #0]
 800a0e0:	7019      	strb	r1, [r3, #0]
 800a0e2:	4608      	mov	r0, r1
 800a0e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0e8:	4770      	bx	lr

0800a0ea <__sfputs_r>:
 800a0ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ec:	4606      	mov	r6, r0
 800a0ee:	460f      	mov	r7, r1
 800a0f0:	4614      	mov	r4, r2
 800a0f2:	18d5      	adds	r5, r2, r3
 800a0f4:	42ac      	cmp	r4, r5
 800a0f6:	d101      	bne.n	800a0fc <__sfputs_r+0x12>
 800a0f8:	2000      	movs	r0, #0
 800a0fa:	e007      	b.n	800a10c <__sfputs_r+0x22>
 800a0fc:	463a      	mov	r2, r7
 800a0fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a102:	4630      	mov	r0, r6
 800a104:	f7ff ffda 	bl	800a0bc <__sfputc_r>
 800a108:	1c43      	adds	r3, r0, #1
 800a10a:	d1f3      	bne.n	800a0f4 <__sfputs_r+0xa>
 800a10c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a110 <_vfiprintf_r>:
 800a110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a114:	460c      	mov	r4, r1
 800a116:	b09d      	sub	sp, #116	; 0x74
 800a118:	4617      	mov	r7, r2
 800a11a:	461d      	mov	r5, r3
 800a11c:	4606      	mov	r6, r0
 800a11e:	b118      	cbz	r0, 800a128 <_vfiprintf_r+0x18>
 800a120:	6983      	ldr	r3, [r0, #24]
 800a122:	b90b      	cbnz	r3, 800a128 <_vfiprintf_r+0x18>
 800a124:	f7fe fd80 	bl	8008c28 <__sinit>
 800a128:	4b7c      	ldr	r3, [pc, #496]	; (800a31c <_vfiprintf_r+0x20c>)
 800a12a:	429c      	cmp	r4, r3
 800a12c:	d158      	bne.n	800a1e0 <_vfiprintf_r+0xd0>
 800a12e:	6874      	ldr	r4, [r6, #4]
 800a130:	89a3      	ldrh	r3, [r4, #12]
 800a132:	0718      	lsls	r0, r3, #28
 800a134:	d55e      	bpl.n	800a1f4 <_vfiprintf_r+0xe4>
 800a136:	6923      	ldr	r3, [r4, #16]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d05b      	beq.n	800a1f4 <_vfiprintf_r+0xe4>
 800a13c:	2300      	movs	r3, #0
 800a13e:	9309      	str	r3, [sp, #36]	; 0x24
 800a140:	2320      	movs	r3, #32
 800a142:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a146:	2330      	movs	r3, #48	; 0x30
 800a148:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a14c:	9503      	str	r5, [sp, #12]
 800a14e:	f04f 0b01 	mov.w	fp, #1
 800a152:	46b8      	mov	r8, r7
 800a154:	4645      	mov	r5, r8
 800a156:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a15a:	b10b      	cbz	r3, 800a160 <_vfiprintf_r+0x50>
 800a15c:	2b25      	cmp	r3, #37	; 0x25
 800a15e:	d154      	bne.n	800a20a <_vfiprintf_r+0xfa>
 800a160:	ebb8 0a07 	subs.w	sl, r8, r7
 800a164:	d00b      	beq.n	800a17e <_vfiprintf_r+0x6e>
 800a166:	4653      	mov	r3, sl
 800a168:	463a      	mov	r2, r7
 800a16a:	4621      	mov	r1, r4
 800a16c:	4630      	mov	r0, r6
 800a16e:	f7ff ffbc 	bl	800a0ea <__sfputs_r>
 800a172:	3001      	adds	r0, #1
 800a174:	f000 80c2 	beq.w	800a2fc <_vfiprintf_r+0x1ec>
 800a178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a17a:	4453      	add	r3, sl
 800a17c:	9309      	str	r3, [sp, #36]	; 0x24
 800a17e:	f898 3000 	ldrb.w	r3, [r8]
 800a182:	2b00      	cmp	r3, #0
 800a184:	f000 80ba 	beq.w	800a2fc <_vfiprintf_r+0x1ec>
 800a188:	2300      	movs	r3, #0
 800a18a:	f04f 32ff 	mov.w	r2, #4294967295
 800a18e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a192:	9304      	str	r3, [sp, #16]
 800a194:	9307      	str	r3, [sp, #28]
 800a196:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a19a:	931a      	str	r3, [sp, #104]	; 0x68
 800a19c:	46a8      	mov	r8, r5
 800a19e:	2205      	movs	r2, #5
 800a1a0:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a1a4:	485e      	ldr	r0, [pc, #376]	; (800a320 <_vfiprintf_r+0x210>)
 800a1a6:	f7f6 f843 	bl	8000230 <memchr>
 800a1aa:	9b04      	ldr	r3, [sp, #16]
 800a1ac:	bb78      	cbnz	r0, 800a20e <_vfiprintf_r+0xfe>
 800a1ae:	06d9      	lsls	r1, r3, #27
 800a1b0:	bf44      	itt	mi
 800a1b2:	2220      	movmi	r2, #32
 800a1b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a1b8:	071a      	lsls	r2, r3, #28
 800a1ba:	bf44      	itt	mi
 800a1bc:	222b      	movmi	r2, #43	; 0x2b
 800a1be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a1c2:	782a      	ldrb	r2, [r5, #0]
 800a1c4:	2a2a      	cmp	r2, #42	; 0x2a
 800a1c6:	d02a      	beq.n	800a21e <_vfiprintf_r+0x10e>
 800a1c8:	9a07      	ldr	r2, [sp, #28]
 800a1ca:	46a8      	mov	r8, r5
 800a1cc:	2000      	movs	r0, #0
 800a1ce:	250a      	movs	r5, #10
 800a1d0:	4641      	mov	r1, r8
 800a1d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1d6:	3b30      	subs	r3, #48	; 0x30
 800a1d8:	2b09      	cmp	r3, #9
 800a1da:	d969      	bls.n	800a2b0 <_vfiprintf_r+0x1a0>
 800a1dc:	b360      	cbz	r0, 800a238 <_vfiprintf_r+0x128>
 800a1de:	e024      	b.n	800a22a <_vfiprintf_r+0x11a>
 800a1e0:	4b50      	ldr	r3, [pc, #320]	; (800a324 <_vfiprintf_r+0x214>)
 800a1e2:	429c      	cmp	r4, r3
 800a1e4:	d101      	bne.n	800a1ea <_vfiprintf_r+0xda>
 800a1e6:	68b4      	ldr	r4, [r6, #8]
 800a1e8:	e7a2      	b.n	800a130 <_vfiprintf_r+0x20>
 800a1ea:	4b4f      	ldr	r3, [pc, #316]	; (800a328 <_vfiprintf_r+0x218>)
 800a1ec:	429c      	cmp	r4, r3
 800a1ee:	bf08      	it	eq
 800a1f0:	68f4      	ldreq	r4, [r6, #12]
 800a1f2:	e79d      	b.n	800a130 <_vfiprintf_r+0x20>
 800a1f4:	4621      	mov	r1, r4
 800a1f6:	4630      	mov	r0, r6
 800a1f8:	f7fd fd72 	bl	8007ce0 <__swsetup_r>
 800a1fc:	2800      	cmp	r0, #0
 800a1fe:	d09d      	beq.n	800a13c <_vfiprintf_r+0x2c>
 800a200:	f04f 30ff 	mov.w	r0, #4294967295
 800a204:	b01d      	add	sp, #116	; 0x74
 800a206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a20a:	46a8      	mov	r8, r5
 800a20c:	e7a2      	b.n	800a154 <_vfiprintf_r+0x44>
 800a20e:	4a44      	ldr	r2, [pc, #272]	; (800a320 <_vfiprintf_r+0x210>)
 800a210:	1a80      	subs	r0, r0, r2
 800a212:	fa0b f000 	lsl.w	r0, fp, r0
 800a216:	4318      	orrs	r0, r3
 800a218:	9004      	str	r0, [sp, #16]
 800a21a:	4645      	mov	r5, r8
 800a21c:	e7be      	b.n	800a19c <_vfiprintf_r+0x8c>
 800a21e:	9a03      	ldr	r2, [sp, #12]
 800a220:	1d11      	adds	r1, r2, #4
 800a222:	6812      	ldr	r2, [r2, #0]
 800a224:	9103      	str	r1, [sp, #12]
 800a226:	2a00      	cmp	r2, #0
 800a228:	db01      	blt.n	800a22e <_vfiprintf_r+0x11e>
 800a22a:	9207      	str	r2, [sp, #28]
 800a22c:	e004      	b.n	800a238 <_vfiprintf_r+0x128>
 800a22e:	4252      	negs	r2, r2
 800a230:	f043 0302 	orr.w	r3, r3, #2
 800a234:	9207      	str	r2, [sp, #28]
 800a236:	9304      	str	r3, [sp, #16]
 800a238:	f898 3000 	ldrb.w	r3, [r8]
 800a23c:	2b2e      	cmp	r3, #46	; 0x2e
 800a23e:	d10e      	bne.n	800a25e <_vfiprintf_r+0x14e>
 800a240:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a244:	2b2a      	cmp	r3, #42	; 0x2a
 800a246:	d138      	bne.n	800a2ba <_vfiprintf_r+0x1aa>
 800a248:	9b03      	ldr	r3, [sp, #12]
 800a24a:	1d1a      	adds	r2, r3, #4
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	9203      	str	r2, [sp, #12]
 800a250:	2b00      	cmp	r3, #0
 800a252:	bfb8      	it	lt
 800a254:	f04f 33ff 	movlt.w	r3, #4294967295
 800a258:	f108 0802 	add.w	r8, r8, #2
 800a25c:	9305      	str	r3, [sp, #20]
 800a25e:	4d33      	ldr	r5, [pc, #204]	; (800a32c <_vfiprintf_r+0x21c>)
 800a260:	f898 1000 	ldrb.w	r1, [r8]
 800a264:	2203      	movs	r2, #3
 800a266:	4628      	mov	r0, r5
 800a268:	f7f5 ffe2 	bl	8000230 <memchr>
 800a26c:	b140      	cbz	r0, 800a280 <_vfiprintf_r+0x170>
 800a26e:	2340      	movs	r3, #64	; 0x40
 800a270:	1b40      	subs	r0, r0, r5
 800a272:	fa03 f000 	lsl.w	r0, r3, r0
 800a276:	9b04      	ldr	r3, [sp, #16]
 800a278:	4303      	orrs	r3, r0
 800a27a:	f108 0801 	add.w	r8, r8, #1
 800a27e:	9304      	str	r3, [sp, #16]
 800a280:	f898 1000 	ldrb.w	r1, [r8]
 800a284:	482a      	ldr	r0, [pc, #168]	; (800a330 <_vfiprintf_r+0x220>)
 800a286:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a28a:	2206      	movs	r2, #6
 800a28c:	f108 0701 	add.w	r7, r8, #1
 800a290:	f7f5 ffce 	bl	8000230 <memchr>
 800a294:	2800      	cmp	r0, #0
 800a296:	d037      	beq.n	800a308 <_vfiprintf_r+0x1f8>
 800a298:	4b26      	ldr	r3, [pc, #152]	; (800a334 <_vfiprintf_r+0x224>)
 800a29a:	bb1b      	cbnz	r3, 800a2e4 <_vfiprintf_r+0x1d4>
 800a29c:	9b03      	ldr	r3, [sp, #12]
 800a29e:	3307      	adds	r3, #7
 800a2a0:	f023 0307 	bic.w	r3, r3, #7
 800a2a4:	3308      	adds	r3, #8
 800a2a6:	9303      	str	r3, [sp, #12]
 800a2a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2aa:	444b      	add	r3, r9
 800a2ac:	9309      	str	r3, [sp, #36]	; 0x24
 800a2ae:	e750      	b.n	800a152 <_vfiprintf_r+0x42>
 800a2b0:	fb05 3202 	mla	r2, r5, r2, r3
 800a2b4:	2001      	movs	r0, #1
 800a2b6:	4688      	mov	r8, r1
 800a2b8:	e78a      	b.n	800a1d0 <_vfiprintf_r+0xc0>
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	f108 0801 	add.w	r8, r8, #1
 800a2c0:	9305      	str	r3, [sp, #20]
 800a2c2:	4619      	mov	r1, r3
 800a2c4:	250a      	movs	r5, #10
 800a2c6:	4640      	mov	r0, r8
 800a2c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2cc:	3a30      	subs	r2, #48	; 0x30
 800a2ce:	2a09      	cmp	r2, #9
 800a2d0:	d903      	bls.n	800a2da <_vfiprintf_r+0x1ca>
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d0c3      	beq.n	800a25e <_vfiprintf_r+0x14e>
 800a2d6:	9105      	str	r1, [sp, #20]
 800a2d8:	e7c1      	b.n	800a25e <_vfiprintf_r+0x14e>
 800a2da:	fb05 2101 	mla	r1, r5, r1, r2
 800a2de:	2301      	movs	r3, #1
 800a2e0:	4680      	mov	r8, r0
 800a2e2:	e7f0      	b.n	800a2c6 <_vfiprintf_r+0x1b6>
 800a2e4:	ab03      	add	r3, sp, #12
 800a2e6:	9300      	str	r3, [sp, #0]
 800a2e8:	4622      	mov	r2, r4
 800a2ea:	4b13      	ldr	r3, [pc, #76]	; (800a338 <_vfiprintf_r+0x228>)
 800a2ec:	a904      	add	r1, sp, #16
 800a2ee:	4630      	mov	r0, r6
 800a2f0:	f7fb ff58 	bl	80061a4 <_printf_float>
 800a2f4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a2f8:	4681      	mov	r9, r0
 800a2fa:	d1d5      	bne.n	800a2a8 <_vfiprintf_r+0x198>
 800a2fc:	89a3      	ldrh	r3, [r4, #12]
 800a2fe:	065b      	lsls	r3, r3, #25
 800a300:	f53f af7e 	bmi.w	800a200 <_vfiprintf_r+0xf0>
 800a304:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a306:	e77d      	b.n	800a204 <_vfiprintf_r+0xf4>
 800a308:	ab03      	add	r3, sp, #12
 800a30a:	9300      	str	r3, [sp, #0]
 800a30c:	4622      	mov	r2, r4
 800a30e:	4b0a      	ldr	r3, [pc, #40]	; (800a338 <_vfiprintf_r+0x228>)
 800a310:	a904      	add	r1, sp, #16
 800a312:	4630      	mov	r0, r6
 800a314:	f7fc f9fc 	bl	8006710 <_printf_i>
 800a318:	e7ec      	b.n	800a2f4 <_vfiprintf_r+0x1e4>
 800a31a:	bf00      	nop
 800a31c:	0800a700 	.word	0x0800a700
 800a320:	0800a84c 	.word	0x0800a84c
 800a324:	0800a720 	.word	0x0800a720
 800a328:	0800a6e0 	.word	0x0800a6e0
 800a32c:	0800a852 	.word	0x0800a852
 800a330:	0800a856 	.word	0x0800a856
 800a334:	080061a5 	.word	0x080061a5
 800a338:	0800a0eb 	.word	0x0800a0eb

0800a33c <_sbrk_r>:
 800a33c:	b538      	push	{r3, r4, r5, lr}
 800a33e:	4c06      	ldr	r4, [pc, #24]	; (800a358 <_sbrk_r+0x1c>)
 800a340:	2300      	movs	r3, #0
 800a342:	4605      	mov	r5, r0
 800a344:	4608      	mov	r0, r1
 800a346:	6023      	str	r3, [r4, #0]
 800a348:	f7f8 fffa 	bl	8003340 <_sbrk>
 800a34c:	1c43      	adds	r3, r0, #1
 800a34e:	d102      	bne.n	800a356 <_sbrk_r+0x1a>
 800a350:	6823      	ldr	r3, [r4, #0]
 800a352:	b103      	cbz	r3, 800a356 <_sbrk_r+0x1a>
 800a354:	602b      	str	r3, [r5, #0]
 800a356:	bd38      	pop	{r3, r4, r5, pc}
 800a358:	20000ecc 	.word	0x20000ecc

0800a35c <__sread>:
 800a35c:	b510      	push	{r4, lr}
 800a35e:	460c      	mov	r4, r1
 800a360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a364:	f000 f8f4 	bl	800a550 <_read_r>
 800a368:	2800      	cmp	r0, #0
 800a36a:	bfab      	itete	ge
 800a36c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a36e:	89a3      	ldrhlt	r3, [r4, #12]
 800a370:	181b      	addge	r3, r3, r0
 800a372:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a376:	bfac      	ite	ge
 800a378:	6563      	strge	r3, [r4, #84]	; 0x54
 800a37a:	81a3      	strhlt	r3, [r4, #12]
 800a37c:	bd10      	pop	{r4, pc}

0800a37e <__swrite>:
 800a37e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a382:	461f      	mov	r7, r3
 800a384:	898b      	ldrh	r3, [r1, #12]
 800a386:	05db      	lsls	r3, r3, #23
 800a388:	4605      	mov	r5, r0
 800a38a:	460c      	mov	r4, r1
 800a38c:	4616      	mov	r6, r2
 800a38e:	d505      	bpl.n	800a39c <__swrite+0x1e>
 800a390:	2302      	movs	r3, #2
 800a392:	2200      	movs	r2, #0
 800a394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a398:	f000 f886 	bl	800a4a8 <_lseek_r>
 800a39c:	89a3      	ldrh	r3, [r4, #12]
 800a39e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3a6:	81a3      	strh	r3, [r4, #12]
 800a3a8:	4632      	mov	r2, r6
 800a3aa:	463b      	mov	r3, r7
 800a3ac:	4628      	mov	r0, r5
 800a3ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3b2:	f000 b835 	b.w	800a420 <_write_r>

0800a3b6 <__sseek>:
 800a3b6:	b510      	push	{r4, lr}
 800a3b8:	460c      	mov	r4, r1
 800a3ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3be:	f000 f873 	bl	800a4a8 <_lseek_r>
 800a3c2:	1c43      	adds	r3, r0, #1
 800a3c4:	89a3      	ldrh	r3, [r4, #12]
 800a3c6:	bf15      	itete	ne
 800a3c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800a3ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a3ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a3d2:	81a3      	strheq	r3, [r4, #12]
 800a3d4:	bf18      	it	ne
 800a3d6:	81a3      	strhne	r3, [r4, #12]
 800a3d8:	bd10      	pop	{r4, pc}

0800a3da <__sclose>:
 800a3da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3de:	f000 b831 	b.w	800a444 <_close_r>

0800a3e2 <strncmp>:
 800a3e2:	b510      	push	{r4, lr}
 800a3e4:	b16a      	cbz	r2, 800a402 <strncmp+0x20>
 800a3e6:	3901      	subs	r1, #1
 800a3e8:	1884      	adds	r4, r0, r2
 800a3ea:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a3ee:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d103      	bne.n	800a3fe <strncmp+0x1c>
 800a3f6:	42a0      	cmp	r0, r4
 800a3f8:	d001      	beq.n	800a3fe <strncmp+0x1c>
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d1f5      	bne.n	800a3ea <strncmp+0x8>
 800a3fe:	1a98      	subs	r0, r3, r2
 800a400:	bd10      	pop	{r4, pc}
 800a402:	4610      	mov	r0, r2
 800a404:	e7fc      	b.n	800a400 <strncmp+0x1e>

0800a406 <__ascii_wctomb>:
 800a406:	b149      	cbz	r1, 800a41c <__ascii_wctomb+0x16>
 800a408:	2aff      	cmp	r2, #255	; 0xff
 800a40a:	bf85      	ittet	hi
 800a40c:	238a      	movhi	r3, #138	; 0x8a
 800a40e:	6003      	strhi	r3, [r0, #0]
 800a410:	700a      	strbls	r2, [r1, #0]
 800a412:	f04f 30ff 	movhi.w	r0, #4294967295
 800a416:	bf98      	it	ls
 800a418:	2001      	movls	r0, #1
 800a41a:	4770      	bx	lr
 800a41c:	4608      	mov	r0, r1
 800a41e:	4770      	bx	lr

0800a420 <_write_r>:
 800a420:	b538      	push	{r3, r4, r5, lr}
 800a422:	4c07      	ldr	r4, [pc, #28]	; (800a440 <_write_r+0x20>)
 800a424:	4605      	mov	r5, r0
 800a426:	4608      	mov	r0, r1
 800a428:	4611      	mov	r1, r2
 800a42a:	2200      	movs	r2, #0
 800a42c:	6022      	str	r2, [r4, #0]
 800a42e:	461a      	mov	r2, r3
 800a430:	f7f8 ff35 	bl	800329e <_write>
 800a434:	1c43      	adds	r3, r0, #1
 800a436:	d102      	bne.n	800a43e <_write_r+0x1e>
 800a438:	6823      	ldr	r3, [r4, #0]
 800a43a:	b103      	cbz	r3, 800a43e <_write_r+0x1e>
 800a43c:	602b      	str	r3, [r5, #0]
 800a43e:	bd38      	pop	{r3, r4, r5, pc}
 800a440:	20000ecc 	.word	0x20000ecc

0800a444 <_close_r>:
 800a444:	b538      	push	{r3, r4, r5, lr}
 800a446:	4c06      	ldr	r4, [pc, #24]	; (800a460 <_close_r+0x1c>)
 800a448:	2300      	movs	r3, #0
 800a44a:	4605      	mov	r5, r0
 800a44c:	4608      	mov	r0, r1
 800a44e:	6023      	str	r3, [r4, #0]
 800a450:	f7f8 ff41 	bl	80032d6 <_close>
 800a454:	1c43      	adds	r3, r0, #1
 800a456:	d102      	bne.n	800a45e <_close_r+0x1a>
 800a458:	6823      	ldr	r3, [r4, #0]
 800a45a:	b103      	cbz	r3, 800a45e <_close_r+0x1a>
 800a45c:	602b      	str	r3, [r5, #0]
 800a45e:	bd38      	pop	{r3, r4, r5, pc}
 800a460:	20000ecc 	.word	0x20000ecc

0800a464 <_fstat_r>:
 800a464:	b538      	push	{r3, r4, r5, lr}
 800a466:	4c07      	ldr	r4, [pc, #28]	; (800a484 <_fstat_r+0x20>)
 800a468:	2300      	movs	r3, #0
 800a46a:	4605      	mov	r5, r0
 800a46c:	4608      	mov	r0, r1
 800a46e:	4611      	mov	r1, r2
 800a470:	6023      	str	r3, [r4, #0]
 800a472:	f7f8 ff3c 	bl	80032ee <_fstat>
 800a476:	1c43      	adds	r3, r0, #1
 800a478:	d102      	bne.n	800a480 <_fstat_r+0x1c>
 800a47a:	6823      	ldr	r3, [r4, #0]
 800a47c:	b103      	cbz	r3, 800a480 <_fstat_r+0x1c>
 800a47e:	602b      	str	r3, [r5, #0]
 800a480:	bd38      	pop	{r3, r4, r5, pc}
 800a482:	bf00      	nop
 800a484:	20000ecc 	.word	0x20000ecc

0800a488 <_isatty_r>:
 800a488:	b538      	push	{r3, r4, r5, lr}
 800a48a:	4c06      	ldr	r4, [pc, #24]	; (800a4a4 <_isatty_r+0x1c>)
 800a48c:	2300      	movs	r3, #0
 800a48e:	4605      	mov	r5, r0
 800a490:	4608      	mov	r0, r1
 800a492:	6023      	str	r3, [r4, #0]
 800a494:	f7f8 ff3b 	bl	800330e <_isatty>
 800a498:	1c43      	adds	r3, r0, #1
 800a49a:	d102      	bne.n	800a4a2 <_isatty_r+0x1a>
 800a49c:	6823      	ldr	r3, [r4, #0]
 800a49e:	b103      	cbz	r3, 800a4a2 <_isatty_r+0x1a>
 800a4a0:	602b      	str	r3, [r5, #0]
 800a4a2:	bd38      	pop	{r3, r4, r5, pc}
 800a4a4:	20000ecc 	.word	0x20000ecc

0800a4a8 <_lseek_r>:
 800a4a8:	b538      	push	{r3, r4, r5, lr}
 800a4aa:	4c07      	ldr	r4, [pc, #28]	; (800a4c8 <_lseek_r+0x20>)
 800a4ac:	4605      	mov	r5, r0
 800a4ae:	4608      	mov	r0, r1
 800a4b0:	4611      	mov	r1, r2
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	6022      	str	r2, [r4, #0]
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	f7f8 ff34 	bl	8003324 <_lseek>
 800a4bc:	1c43      	adds	r3, r0, #1
 800a4be:	d102      	bne.n	800a4c6 <_lseek_r+0x1e>
 800a4c0:	6823      	ldr	r3, [r4, #0]
 800a4c2:	b103      	cbz	r3, 800a4c6 <_lseek_r+0x1e>
 800a4c4:	602b      	str	r3, [r5, #0]
 800a4c6:	bd38      	pop	{r3, r4, r5, pc}
 800a4c8:	20000ecc 	.word	0x20000ecc

0800a4cc <memmove>:
 800a4cc:	4288      	cmp	r0, r1
 800a4ce:	b510      	push	{r4, lr}
 800a4d0:	eb01 0302 	add.w	r3, r1, r2
 800a4d4:	d807      	bhi.n	800a4e6 <memmove+0x1a>
 800a4d6:	1e42      	subs	r2, r0, #1
 800a4d8:	4299      	cmp	r1, r3
 800a4da:	d00a      	beq.n	800a4f2 <memmove+0x26>
 800a4dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4e0:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a4e4:	e7f8      	b.n	800a4d8 <memmove+0xc>
 800a4e6:	4283      	cmp	r3, r0
 800a4e8:	d9f5      	bls.n	800a4d6 <memmove+0xa>
 800a4ea:	1881      	adds	r1, r0, r2
 800a4ec:	1ad2      	subs	r2, r2, r3
 800a4ee:	42d3      	cmn	r3, r2
 800a4f0:	d100      	bne.n	800a4f4 <memmove+0x28>
 800a4f2:	bd10      	pop	{r4, pc}
 800a4f4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4f8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a4fc:	e7f7      	b.n	800a4ee <memmove+0x22>

0800a4fe <__malloc_lock>:
 800a4fe:	4770      	bx	lr

0800a500 <__malloc_unlock>:
 800a500:	4770      	bx	lr

0800a502 <_realloc_r>:
 800a502:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a504:	4607      	mov	r7, r0
 800a506:	4614      	mov	r4, r2
 800a508:	460e      	mov	r6, r1
 800a50a:	b921      	cbnz	r1, 800a516 <_realloc_r+0x14>
 800a50c:	4611      	mov	r1, r2
 800a50e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a512:	f7ff bc27 	b.w	8009d64 <_malloc_r>
 800a516:	b922      	cbnz	r2, 800a522 <_realloc_r+0x20>
 800a518:	f7ff fbd6 	bl	8009cc8 <_free_r>
 800a51c:	4625      	mov	r5, r4
 800a51e:	4628      	mov	r0, r5
 800a520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a522:	f000 f827 	bl	800a574 <_malloc_usable_size_r>
 800a526:	42a0      	cmp	r0, r4
 800a528:	d20f      	bcs.n	800a54a <_realloc_r+0x48>
 800a52a:	4621      	mov	r1, r4
 800a52c:	4638      	mov	r0, r7
 800a52e:	f7ff fc19 	bl	8009d64 <_malloc_r>
 800a532:	4605      	mov	r5, r0
 800a534:	2800      	cmp	r0, #0
 800a536:	d0f2      	beq.n	800a51e <_realloc_r+0x1c>
 800a538:	4631      	mov	r1, r6
 800a53a:	4622      	mov	r2, r4
 800a53c:	f7fb fd8a 	bl	8006054 <memcpy>
 800a540:	4631      	mov	r1, r6
 800a542:	4638      	mov	r0, r7
 800a544:	f7ff fbc0 	bl	8009cc8 <_free_r>
 800a548:	e7e9      	b.n	800a51e <_realloc_r+0x1c>
 800a54a:	4635      	mov	r5, r6
 800a54c:	e7e7      	b.n	800a51e <_realloc_r+0x1c>
	...

0800a550 <_read_r>:
 800a550:	b538      	push	{r3, r4, r5, lr}
 800a552:	4c07      	ldr	r4, [pc, #28]	; (800a570 <_read_r+0x20>)
 800a554:	4605      	mov	r5, r0
 800a556:	4608      	mov	r0, r1
 800a558:	4611      	mov	r1, r2
 800a55a:	2200      	movs	r2, #0
 800a55c:	6022      	str	r2, [r4, #0]
 800a55e:	461a      	mov	r2, r3
 800a560:	f7f8 fe80 	bl	8003264 <_read>
 800a564:	1c43      	adds	r3, r0, #1
 800a566:	d102      	bne.n	800a56e <_read_r+0x1e>
 800a568:	6823      	ldr	r3, [r4, #0]
 800a56a:	b103      	cbz	r3, 800a56e <_read_r+0x1e>
 800a56c:	602b      	str	r3, [r5, #0]
 800a56e:	bd38      	pop	{r3, r4, r5, pc}
 800a570:	20000ecc 	.word	0x20000ecc

0800a574 <_malloc_usable_size_r>:
 800a574:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a578:	1f18      	subs	r0, r3, #4
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	bfbc      	itt	lt
 800a57e:	580b      	ldrlt	r3, [r1, r0]
 800a580:	18c0      	addlt	r0, r0, r3
 800a582:	4770      	bx	lr

0800a584 <_init>:
 800a584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a586:	bf00      	nop
 800a588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a58a:	bc08      	pop	{r3}
 800a58c:	469e      	mov	lr, r3
 800a58e:	4770      	bx	lr

0800a590 <_fini>:
 800a590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a592:	bf00      	nop
 800a594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a596:	bc08      	pop	{r3}
 800a598:	469e      	mov	lr, r3
 800a59a:	4770      	bx	lr
