
---------- Begin Simulation Statistics ----------
final_tick                                52239044000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 923832                       # Number of bytes of host memory used
host_seconds                                  1372.47                       # Real time elapsed on the host
host_tick_rate                               38062001                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.052239                       # Number of seconds simulated
sim_ticks                                 52239044000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 159927818                       # number of cc regfile reads
system.cpu.cc_regfile_writes                140584040                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 64471896                       # Number of Instructions Simulated
system.cpu.committedInsts::total            164471896                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  119359203                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              265833878                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.044781                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.620521                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.635234                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1783065                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1547317                       # number of floating regfile writes
system.cpu.idleCycles                           44728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1065469                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7187234                       # Number of branches executed
system.cpu.iew.exec_branches::1              13241241                       # Number of branches executed
system.cpu.iew.exec_branches::total          20428475                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.594435                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22379031                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  32185834                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              54564865                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4332843                       # Number of stores executed
system.cpu.iew.exec_stores::1                12248149                       # Number of stores executed
system.cpu.iew.exec_stores::total            16580992                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9617924                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38204293                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                265                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16842413                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           279622596                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18046188                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           19937685                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       37983873                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            907392                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             271061620                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1708                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5270                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 984000                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7963                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3354                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       368029                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         697440                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              225880542                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              123542305                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          349422847                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  149137975                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  121704142                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              270842117                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.524139                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.646042                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.567239                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              118392767                       # num instructions producing a value
system.cpu.iew.wb_producers::1               79813557                       # num instructions producing a value
system.cpu.iew.wb_producers::total          198206324                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.427457                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.164877                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.592334                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   149151550                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   121740479                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               270892029                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                473890158                       # number of integer regfile reads
system.cpu.int_regfile_writes               232056253                       # number of integer regfile writes
system.cpu.ipc::0                            0.957138                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.617085                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.574224                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             50763      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127328590     85.01%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   16      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    50      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 199      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  534      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  289      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 482      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 49      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17916122     11.96%     97.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3924799      2.62%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132126      0.09%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         428031      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              149782112                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass            503474      0.41%      0.41% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              88763940     72.62%     73.03% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               179231      0.15%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1380      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              201897      0.17%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  875      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 1718      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  233      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               68906      0.06%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                 32      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           58928      0.05%     73.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           73228      0.06%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              3      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             18886097     15.45%     88.96% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            11377496      9.31%     98.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1169563      0.96%     99.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         942988      0.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              122229990                       # Type of FU issued
system.cpu.iq.FU_type::total                272012102      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 6570717                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9671178                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3008895                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3353762                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 48604664                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 29994177                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             78598841                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.178686                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.110268                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.288953                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                54362394     69.16%     69.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 276876      0.35%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     429      0.00%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                228044      0.29%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    288      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1388      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    145      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 11555      0.01%     69.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   24      0.00%     69.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     69.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             16612      0.02%     69.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             45103      0.06%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                1      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     69.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10184678     12.96%     82.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              11618816     14.78%     97.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            681582      0.87%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1170905      1.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              409900154                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          785338539                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    267833222                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         290060877                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  279621731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 272012102                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 865                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        13788703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1539148                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            444                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     26416100                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     104433361                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.604648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.507282                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8866725      8.49%      8.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13544014     12.97%     21.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            33210672     31.80%     53.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19442993     18.62%     71.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16812758     16.10%     87.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9334137      8.94%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2760686      2.64%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              459076      0.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2300      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       104433361                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.603533                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            349578                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            75593                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17954182                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4337657                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            986897                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           580703                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             20250111                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            12504756                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                93485232                       # number of misc regfile reads
system.cpu.numCycles                        104478089                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39537                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       348163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       697862                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   164471896                       # Number of instructions simulated
sim_ops                                     265833878                       # Number of ops (including micro ops) simulated
host_inst_rate                                 119836                       # Simulator instruction rate (inst/s)
host_op_rate                                   193689                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                21769861                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15594820                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1121776                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14258151                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14054656                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.572781                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1990331                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                427                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          452500                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             444476                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8024                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        47921                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        12420477                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            979483                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    104427978                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.545619                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.220387                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        10288163      9.85%      9.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        36163405     34.63%     44.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        19376956     18.56%     63.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11982686     11.47%     74.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         8118636      7.77%     82.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5201998      4.98%     87.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3707386      3.55%     90.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2470331      2.37%     93.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         7118417      6.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    104427978                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          64471896                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     164471896                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           119359203                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       265833878                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 31753596                       # Number of memory references committed
system.cpu.commit.memRefs::total             54017943                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   19596256                       # Number of loads committed
system.cpu.commit.loads::total               37542613                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      260                       # Number of memory barriers committed
system.cpu.commit.membars::total                  278                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                13010410                       # Number of branches committed
system.cpu.commit.branches::total            20170908                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 2408965                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             2936294                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                118538141                       # Number of committed integer instructions.
system.cpu.commit.integer::total            264961949                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1798315                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1888633                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass       485976      0.41%      0.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     86551687     72.51%     72.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       177770      0.15%     73.07% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          735      0.00%     73.07% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       195819      0.16%     73.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     73.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     73.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     73.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     73.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     73.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     73.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     73.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          842      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         1312      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        68317      0.06%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift           32      0.00%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        58927      0.05%     73.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        64014      0.05%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            3      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     18517995     15.51%     88.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     11228489      9.41%     98.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      1078261      0.90%     99.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       928851      0.78%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    119359203                       # Class of committed instruction
system.cpu.commit.committedInstType::total    265833878      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       7118417                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     52367521                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         52367521                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     52370314                       # number of overall hits
system.cpu.dcache.overall_hits::total        52370314                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       119223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         119223                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       119262                       # number of overall misses
system.cpu.dcache.overall_misses::total        119262                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1276628999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1276628999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1276628999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1276628999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52486744                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52486744                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52489576                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52489576                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002271                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002271                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002272                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002272                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10707.908701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10707.908701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10704.407095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10704.407095                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          248                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          750                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              18                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.545455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        89839                       # number of writebacks
system.cpu.dcache.writebacks::total             89839                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        28398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        28398                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28398                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90863                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    915951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    915951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    916262500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    916262500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001730                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001731                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001731                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10084.789430                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10084.789430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10084.000088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10084.000088                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89839                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35947735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35947735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    619503500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    619503500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     36011375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36011375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9734.498743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9734.498743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        35285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        35285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    315712000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    315712000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8947.484767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8947.484767                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16419786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16419786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    657125499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    657125499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16475369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16475369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003374                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003374                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11822.418707                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11822.418707                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55540                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55540                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    600239000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    600239000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10807.328052                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10807.328052                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2793                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2793                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2832                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2832                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       311500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       311500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013418                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013418                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data  8197.368421                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8197.368421                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.624101                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52461177                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90863                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            577.365671                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.624101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          732                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105070015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105070015                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 95035099                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              31260421                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  76179772                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               5407430                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 984000                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13865144                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                142918                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              283610029                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4081318                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37989056                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16582688                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         20340                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         22756                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             890582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      181168085                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    21769861                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16489463                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     102956852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1126345                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      32261                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                13488                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  52892031                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 28374                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    14676                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          104433361                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.774359                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.032738                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 19882069     19.04%     19.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 21881132     20.95%     39.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  6931149      6.64%     46.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  7298180      6.99%     53.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10106443      9.68%     63.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 38334388     36.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            104433361                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.208368                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.734029                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     52624977                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         52624977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     52624977                       # number of overall hits
system.cpu.icache.overall_hits::total        52624977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       266912                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         266912                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       266912                       # number of overall misses
system.cpu.icache.overall_misses::total        266912                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2357468874                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2357468874                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2357468874                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2357468874                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     52891889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     52891889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     52891889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     52891889                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8832.382486                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8832.382486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8832.382486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8832.382486                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       119023                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          233                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3290                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.177204                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    33.285714                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       258324                       # number of writebacks
system.cpu.icache.writebacks::total            258324                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         8076                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8076                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         8076                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8076                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       258836                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       258836                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       258836                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       258836                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2173003897                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2173003897                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2173003897                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2173003897                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004894                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004894                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004894                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004894                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8395.292374                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8395.292374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8395.292374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8395.292374                       # average overall mshr miss latency
system.cpu.icache.replacements                 258324                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     52624977                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        52624977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       266912                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        266912                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2357468874                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2357468874                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     52891889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     52891889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8832.382486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8832.382486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         8076                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8076                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       258836                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       258836                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2173003897                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2173003897                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8395.292374                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8395.292374                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.802228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            52883813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            258836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            204.313979                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.802228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999614                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         106042614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        106042614                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    52906761                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        296634                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      905140                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    7825                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 154                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  19667                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                95597                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      948389                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  653855                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  781                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                3200                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 347416                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                20457                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  52239044000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 984000                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 99850813                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                14192857                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            393                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  77086975                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              16751684                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              280915918                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1270734                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1960480                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1357234                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 421247                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3299982                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         9512221                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           392733484                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   759460503                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                491661018                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1870664                       # Number of floating rename lookups
system.cpu.rename.committedMaps             366285472                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 26447973                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  16039041                       # count of insts added to the skid buffer
system.cpu.rob.reads                        902696304                       # The number of ROB reads
system.cpu.rob.writes                       558530815                       # The number of ROB writes
system.cpu.thread0.numInsts                  64471896                       # Number of Instructions committed
system.cpu.thread0.numOps                   119359203                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               255835                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                88496                       # number of demand (read+write) hits
system.l2.demand_hits::total                   344331                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              255835                       # number of overall hits
system.l2.overall_hits::.cpu.data               88496                       # number of overall hits
system.l2.overall_hits::total                  344331                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3001                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2367                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3001                       # number of overall misses
system.l2.overall_misses::.cpu.data              2367                       # number of overall misses
system.l2.overall_misses::total                  5368                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    215226000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    202281500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        417507500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    215226000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    202281500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       417507500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           258836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90863                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               349699                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          258836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90863                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              349699                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.026050                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.015350                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.026050                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.015350                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71718.093969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85459.019856                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77777.105067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71718.093969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85459.019856                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77777.105067                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  90                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 90                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39537                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    197220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    174726500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    371946500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    197220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    174726500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2057094487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2429040987                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.025060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.015093                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.025060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113060                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65718.093969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76735.397453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70471.106480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65718.093969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76735.397453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60045.374559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61437.159800                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        88038                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            88038                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        88038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        88038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       260125                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           260125                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       260125                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       260125                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34259                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34259                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2057094487                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2057094487                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60045.374559                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60045.374559                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             53625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1921                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    167311500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     167311500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         55546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             55546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.034584                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.034584                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87096.043727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87096.043727                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           89                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               89                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1832                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1832                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    142434000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    142434000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.032982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.032982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77747.816594                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77747.816594                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         255835                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             255835                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3001                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3001                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    215226000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    215226000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       258836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         258836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71718.093969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71718.093969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3001                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3001                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    197220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    197220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65718.093969                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65718.093969                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         34871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          446                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             446                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34970000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34970000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        35317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78408.071749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78408.071749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     32292500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     32292500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72567.415730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72567.415730                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  551320                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              551321                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 44607                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 38810.438817                       # Cycle average of tags in use
system.l2.tags.total_refs                      732031                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39537                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.515087                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2857.100305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2223.951154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 33729.387359                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.033935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.514670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.592200                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34259                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5273                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.522751                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.080536                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11205329                       # Number of tag accesses
system.l2.tags.data_accesses                 11205329                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000666500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89619                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39537                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39537                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39537                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2530368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     48.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   47281173506                       # Total gap between requests
system.mem_ctrls.avgGap                    1195871.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       192064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       145728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2192576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3676636.961426782887                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2789637.574531417806                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 41971977.894541867077                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3001                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2277                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34259                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     85817646                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     89629215                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    991804736                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28596.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39362.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28950.20                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       192064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       145728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2192576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2530368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       192064                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       192064                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3001                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2277                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34259                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39537                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3676637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2789638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     41971978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         48438252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3676637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3676637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3676637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2789638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     41971978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        48438252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39537                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               425932847                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             197685000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1167251597                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10773.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29523.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35931                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   701.710483                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   481.399421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   409.166463                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          564     15.64%     15.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          358      9.93%     25.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          178      4.94%     30.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          142      3.94%     34.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          107      2.97%     37.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           63      1.75%     39.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           54      1.50%     40.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           51      1.41%     42.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2089     57.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2530368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               48.438252                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11588220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6159285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      137702040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4123619760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1268041950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18991968480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24539079735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.745957                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  49358403018                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1744340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1136300982                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14158620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7525485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      144592140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4123619760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1419951510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18864044640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24573892155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   470.412363                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  49025907201                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1744340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1468796799                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37705                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1832                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1832                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37705                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        79074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        79074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  79074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2530368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2530368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2530368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39537                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39537    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39537                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            62434485                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          206748008                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            294153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        88038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       260125                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            55546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           55546                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        258836                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35317                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       775996                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       271565                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1047561                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     33098240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11564928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               44663168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38755                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           388454                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 388454    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             388454                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  52239044000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          697094000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         388259988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136296496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
