digraph "CFG for '_Z12transpose_v4PfS_i' function" {
	label="CFG for '_Z12transpose_v4PfS_i' function";

	Node0x52ae430 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = add i32 %5, %4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %9 = bitcast i8 addrspace(4)* %8 to i32 addrspace(4)*\l  %10 = load i32, i32 addrspace(4)* %9, align 4, !tbaa !4\l  %11 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !13, !invariant.load\l... !14\l  %14 = zext i16 %13 to i32\l  %15 = udiv i32 %10, %14\l  %16 = mul i32 %15, %14\l  %17 = icmp ugt i32 %10, %16\l  %18 = zext i1 %17 to i32\l  %19 = add i32 %15, %18\l  %20 = urem i32 %6, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !15\l  %23 = shl nsw i32 %4, 5\l  %24 = add nsw i32 %23, %21\l  %25 = shl nsw i32 %20, 5\l  %26 = add nsw i32 %25, %22\l  %27 = icmp slt i32 %24, %2\l  %28 = icmp slt i32 %26, %2\l  %29 = select i1 %27, i1 %28, i1 false\l  br i1 %29, label %30, label %45\l|{<s0>T|<s1>F}}"];
	Node0x52ae430:s0 -> Node0x52b1760;
	Node0x52ae430:s1 -> Node0x52b17f0;
	Node0x52b1760 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%30:\l30:                                               \l  %31 = mul nsw i32 %26, %2\l  %32 = add nsw i32 %31, %24\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %0, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !16,\l... !amdgpu.noclobber !14\l  %36 = getelementptr inbounds [32 x [33 x float]], [32 x [33 x float]]\l... addrspace(3)* @_ZZ12transpose_v4PfS_iE4tile, i32 0, i32 %22, i32 %21\l  store float %35, float addrspace(3)* %36, align 4, !tbaa !16\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %37 = add nsw i32 %23, %22\l  %38 = getelementptr inbounds [32 x [33 x float]], [32 x [33 x float]]\l... addrspace(3)* @_ZZ12transpose_v4PfS_iE4tile, i32 0, i32 %21, i32 %22\l  %39 = load float, float addrspace(3)* %38, align 4, !tbaa !16\l  %40 = mul nsw i32 %37, %2\l  %41 = add i32 %40, %21\l  %42 = add i32 %41, %25\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %1, i64 %43\l  store float %39, float addrspace(1)* %44, align 4, !tbaa !16\l  br label %45\l}"];
	Node0x52b1760 -> Node0x52b17f0;
	Node0x52b17f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
