devHSSTLP_PLL0 : device HSSTLP
{
    parameter
    (
        config string CP_GRSN_DIS = "FALSE",
        config string CP_HSST_EN = "TRUE",
        config string CP_CFG_RSTN_PLL_0 = "TRUE",
        config int CP_PLL0_TX_SYNCK_SEL = 1,
        config int CP_PLL0_TX_SYNCK_PD = 0,
        config string CP_PLL0_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL = "TRUE",
        config string CP_PLL0_PMA_PLL_REG_PLL_PFDDELAY_EN = "TRUE",
        config int CP_PLL0_PMA_PLL_REG_PFDDELAYSEL = 1,
        config int CP_PLL0_PMA_PLL_REG_PLL_VCTRL_SET = 0,
        config string CP_PLL0_PMA_PLL_REG_READY_OR_LOCK = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_PLL_CP = 31,
        config int CP_PLL0_PMA_PLL_REG_PLL_REFDIV = 16,
        config string CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_PLL_READY = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_PLL_READY_OW = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_PLL_FBDIV = 36,
        config int CP_PLL0_PMA_PLL_REG_LPF_RES = 1,
        config string CP_PLL0_PMA_PLL_REG_JTAG_OE = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_JTAG_VHYSTSEL = 0,
        config string CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN_OW = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_FBCT = 7,
        config int CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_ITER = 3,
        config string CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_MODE = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_LOCKCT = 4,
        config int CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_REFCT = 7,
        config string CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N = "TRUE",
        config string CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_PLL_LOCKED = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_PLL_LOCKED_OW = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_PLL_UNLOCKDET_ITER = 2,
        config string CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_OW = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_I_CTRL_MAX = 63,
        config string CP_PLL0_PMA_PLL_REG_REFCLK_TEST_EN = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_RESCAL_EN = "TRUE",
        config int CP_PLL0_PMA_PLL_REG_I_CTRL_MIN = 0,
        config string CP_PLL0_PMA_PLL_REG_RESCAL_DONE_OW = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_RESCAL_DONE_VAL = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE = 46,
        config string CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_OW = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_PMA = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_VAL = 46,
        config string CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_RESCAL_ITER_VALID_SEL = 0,
        config string CP_PLL0_PMA_PLL_REG_RESCAL_RESET_N_OW = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_RESCAL_RST_N_VAL = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_RESCAL_WAIT_SEL = "TRUE",
        config string CP_PLL0_PMA_PLL_REFCLK2LANE_PD_L = "FALSE",
        config string CP_PLL0_PMA_PLL_REFCLK2LANE_PD_R = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_LOCKDET_REPEAT = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR = "FALSE",
        config int CP_PLL0_PMA_PLL_REG_TEST_SEL = 0,
        config string CP_PLL0_PMA_PLL_REG_TEST_V_EN = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_TEST_SIG_HALF_EN = "FALSE",
        config string CP_PLL0_PMA_PLL_REG_REFCLK_PAD_SEL = "FALSE",
        config string CP_PLL0_PARM_CFG_HSST_RSTN = "FALSE",
        config string CP_PLL0_PARM_PLL_POWERUP = "OFF",
        config string CP_PLL0_PARM_PLL_RSTN = "FALSE",
        //same parameter
        config int CP_PMA_PLL_REG_BG_TRIM = 2,
        config int CP_PMA_PLL_REG_IBUP_A1 = 262143,
        config int CP_PMA_PLL_REG_IBUP_A2 = 0,
        config int CP_PMA_PLL_REG_IBUP_PD = 0,
        config string CP_PMA_PLL_REG_V2I_BIAS_SEL = "FALSE",
        config string CP_PMA_PLL_REG_V2I_EN = "TRUE",
        config int CP_PMA_PLL_REG_V2I_TB_SEL = 0,
        config string CP_PMA_PLL_REG_V2I_RCALTEST_PD = "FALSE",
        config int CP_PMA_PLL_REG_RES_CAL_TEST = 0,
        config int CP_PMA_RES_CAL_DIV = 0,
        config string CP_PMA_RES_CAL_CLK_SEL = "FALSE"
    );
    port
    (
        output CFG_READY_PLL_0      ,  
        output CFG_RDATA_PLL_0[7:0]      ,  
        output CFG_INT_PLL_0        ,  
        output RESCAL_I_CODE_O_0[5:0]    ,  
        output REFCK2CORE_0         ,  
        output PLL_READY_0          ,  
        output PLL_CLK0_0,
        output PLL_CLK90_0,
        output PLL_CLK180_0,
        output PLL_CLK270_0,        
        output SYNC_PLL_0,             
        output RATE_CHANGE_PLL_0,      
        output PLL_PD_O_0,          
        output PLL_RST_O_0,         
        output PMA_PLL_READY_O_0,      
        output PLL_REFCLK_LANE_L_0,
            
        input CFG_RST_PLL_0        , 
        input CFG_CLK_PLL_0        , 
        input CFG_PSEL_PLL_0       , 
        input CFG_ENABLE_PLL_0     , 
        input CFG_WRITE_PLL_0      , 
        input CFG_ADDR_PLL_0[11:0]       , 
        input CFG_WDATA_PLL_0[7:0]      , 
        input RESCAL_RST_I_0       , 
        input RESCAL_I_CODE_I_0[5:0]    , 
        input PLL_LOCKDET_RST_I_0  , 
        input PLL_REF_CLK_0        , 
        input PLL_RST_0            , 
        input PLLPOWERDOWN_0       , 
        input LANE_SYNC_0          ,  
        input RATE_CHANGE_TCLK_ON_0,
        input REFCLK_CML_N_0,
        input REFCLK_CML_P_0,
        input TXPCLK_PLL_SELECTED_0,
        input TEST_SE_N,
        input TEST_MODE_N,
        input FOR_PMA_TEST_MODE_N,
        input FOR_PMA_TEST_SE_N[2:2]  
    );
};


structure netlist of devHSSTLP_PLL0
{
    device HSSTLP_PLL U0_HSSTLP_PLL
   parameter map
   (
      CP_TX_SYNCK_SEL                          => CP_PLL0_TX_SYNCK_SEL,
      CP_TX_SYNCK_PD                           => CP_PLL0_TX_SYNCK_PD,
      CP_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL      => CP_PLL0_PMA_PLL_REG_REFCLK_TERM_IMP_CTRL,
  
      //module pma_bg_v2i,Altered in 2019/8/24
      CP_PMA_PLL_REG_BG_TRIM                   => CP_PMA_PLL_REG_BG_TRIM,
      CP_PMA_PLL_REG_IBUP_A1                   => CP_PMA_PLL_REG_IBUP_A1,
      CP_PMA_PLL_REG_IBUP_A2                   => CP_PMA_PLL_REG_IBUP_A2,
      CP_PMA_PLL_REG_IBUP_PD                   => CP_PMA_PLL_REG_IBUP_PD,
      CP_PMA_PLL_REG_V2I_BIAS_SEL              => CP_PMA_PLL_REG_V2I_BIAS_SEL,
      CP_PMA_PLL_REG_V2I_EN                    => CP_PMA_PLL_REG_V2I_EN,
      CP_PMA_PLL_REG_V2I_TB_SEL                => CP_PMA_PLL_REG_V2I_TB_SEL,
      CP_PMA_PLL_REG_V2I_RCALTEST_PD           => CP_PMA_PLL_REG_V2I_RCALTEST_PD,
      CP_PMA_PLL_REG_RES_CAL_TEST              => CP_PMA_PLL_REG_RES_CAL_TEST,
      CP_PMA_RES_CAL_DIV                       => CP_PMA_RES_CAL_DIV,
      CP_PMA_RES_CAL_CLK_SEL                   => CP_PMA_RES_CAL_CLK_SEL,
  
      CP_PMA_PLL_REG_PLL_PFDDELAY_EN           => CP_PLL0_PMA_PLL_REG_PLL_PFDDELAY_EN,
      CP_PMA_PLL_REG_PFDDELAYSEL               => CP_PLL0_PMA_PLL_REG_PFDDELAYSEL,
      CP_PMA_PLL_REG_PLL_VCTRL_SET             => CP_PLL0_PMA_PLL_REG_PLL_VCTRL_SET,
      CP_PMA_PLL_REG_READY_OR_LOCK             => CP_PLL0_PMA_PLL_REG_READY_OR_LOCK,
      CP_PMA_PLL_REG_PLL_CP                    => CP_PLL0_PMA_PLL_REG_PLL_CP,
      CP_PMA_PLL_REG_PLL_REFDIV                => CP_PLL0_PMA_PLL_REG_PLL_REFDIV,
      CP_PMA_PLL_REG_PLL_LOCKDET_EN            => CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN,
      CP_PMA_PLL_REG_PLL_READY                 => CP_PLL0_PMA_PLL_REG_PLL_READY,
      CP_PMA_PLL_REG_PLL_READY_OW              => CP_PLL0_PMA_PLL_REG_PLL_READY_OW,
      CP_PMA_PLL_REG_PLL_FBDIV                 => CP_PLL0_PMA_PLL_REG_PLL_FBDIV,
      CP_PMA_PLL_REG_LPF_RES                   => CP_PLL0_PMA_PLL_REG_LPF_RES,
      CP_PMA_PLL_REG_JTAG_OE                   => CP_PLL0_PMA_PLL_REG_JTAG_OE,
      CP_PMA_PLL_REG_JTAG_VHYSTSEL             => CP_PLL0_PMA_PLL_REG_JTAG_VHYSTSEL,
      CP_PMA_PLL_REG_PLL_LOCKDET_EN_OW         => CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_EN_OW,
      CP_PMA_PLL_REG_PLL_LOCKDET_FBCT          => CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_FBCT,
      CP_PMA_PLL_REG_PLL_LOCKDET_ITER          => CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_ITER,
      CP_PMA_PLL_REG_PLL_LOCKDET_MODE          => CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_MODE,
      CP_PMA_PLL_REG_PLL_LOCKDET_LOCKCT        => CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_LOCKCT,
      CP_PMA_PLL_REG_PLL_LOCKDET_REFCT         => CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_REFCT,
      CP_PMA_PLL_REG_PLL_LOCKDET_RESET_N       => CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N,
      CP_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW    => CP_PLL0_PMA_PLL_REG_PLL_LOCKDET_RESET_N_OW,
      CP_PMA_PLL_REG_PLL_LOCKED                => CP_PLL0_PMA_PLL_REG_PLL_LOCKED,
      CP_PMA_PLL_REG_PLL_LOCKED_OW             => CP_PLL0_PMA_PLL_REG_PLL_LOCKED_OW,
      CP_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR   => CP_PLL0_PMA_PLL_REG_PLL_LOCKED_STICKY_CLEAR,
      CP_PMA_PLL_REG_PLL_UNLOCKED              => CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED,
      CP_PMA_PLL_REG_PLL_UNLOCKDET_ITER        => CP_PLL0_PMA_PLL_REG_PLL_UNLOCKDET_ITER,
      CP_PMA_PLL_REG_PLL_UNLOCKED_OW           => CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_OW,
      CP_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR => CP_PLL0_PMA_PLL_REG_PLL_UNLOCKED_STICKY_CLEAR,
      CP_PMA_PLL_REG_I_CTRL_MAX                => CP_PLL0_PMA_PLL_REG_I_CTRL_MAX,
      CP_PMA_PLL_REG_REFCLK_TEST_EN            => CP_PLL0_PMA_PLL_REG_REFCLK_TEST_EN,
      CP_PMA_PLL_REG_RESCAL_EN                 => CP_PLL0_PMA_PLL_REG_RESCAL_EN,
      CP_PMA_PLL_REG_I_CTRL_MIN                => CP_PLL0_PMA_PLL_REG_I_CTRL_MIN,
      CP_PMA_PLL_REG_RESCAL_DONE_OW            => CP_PLL0_PMA_PLL_REG_RESCAL_DONE_OW,
      CP_PMA_PLL_REG_RESCAL_DONE_VAL           => CP_PLL0_PMA_PLL_REG_RESCAL_DONE_VAL,
      CP_PMA_PLL_REG_RESCAL_I_CODE             => CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE,
      CP_PMA_PLL_REG_RESCAL_I_CODE_OW          => CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_OW,
      CP_PMA_PLL_REG_RESCAL_I_CODE_PMA         => CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_PMA,
      CP_PMA_PLL_REG_RESCAL_I_CODE_VAL         => CP_PLL0_PMA_PLL_REG_RESCAL_I_CODE_VAL,
      CP_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW     => CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_OW,
      CP_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL    => CP_PLL0_PMA_PLL_REG_RESCAL_INT_R_SMALL_VAL,
      CP_PMA_PLL_REG_RESCAL_ITER_VALID_SEL     => CP_PLL0_PMA_PLL_REG_RESCAL_ITER_VALID_SEL,
      CP_PMA_PLL_REG_RESCAL_RESET_N_OW         => CP_PLL0_PMA_PLL_REG_RESCAL_RESET_N_OW,
      CP_PMA_PLL_REG_RESCAL_RST_N_VAL          => CP_PLL0_PMA_PLL_REG_RESCAL_RST_N_VAL,
      CP_PMA_PLL_REG_RESCAL_WAIT_SEL           => CP_PLL0_PMA_PLL_REG_RESCAL_WAIT_SEL,
      CP_PMA_PLL_REFCLK2LANE_PD_L              => CP_PLL0_PMA_PLL_REFCLK2LANE_PD_L,
      CP_PMA_PLL_REFCLK2LANE_PD_R              => CP_PLL0_PMA_PLL_REFCLK2LANE_PD_R,
      CP_PMA_PLL_REG_LOCKDET_REPEAT            => CP_PLL0_PMA_PLL_REG_LOCKDET_REPEAT,
      CP_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR      => CP_PLL0_PMA_PLL_REG_NOFBCLK_STICKY_CLEAR,
      CP_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR     => CP_PLL0_PMA_PLL_REG_NOREFCLK_STICKY_CLEAR,
      CP_PMA_PLL_REG_TEST_SEL                  => CP_PLL0_PMA_PLL_REG_TEST_SEL,
      CP_PMA_PLL_REG_TEST_V_EN                 => CP_PLL0_PMA_PLL_REG_TEST_V_EN,
      CP_PMA_PLL_REG_TEST_SIG_HALF_EN          => CP_PLL0_PMA_PLL_REG_TEST_SIG_HALF_EN,
      CP_PMA_PLL_REG_REFCLK_PAD_SEL            => CP_PLL0_PMA_PLL_REG_REFCLK_PAD_SEL,
      CP_PARM_CFG_HSST_RSTN                    => CP_PLL0_PARM_CFG_HSST_RSTN,      
      CP_PARM_PLL_POWERUP                      => CP_PLL0_PARM_PLL_POWERUP,
      CP_PARM_PLL_RSTN                         => CP_PLL0_PARM_PLL_RSTN,
  
      CP_CFG_RSTN                              => CP_CFG_RSTN_PLL_0,
      CP_GRSN_DIS                              => CP_GRSN_DIS,
      CP_HSST_EN                               => CP_HSST_EN
   )
   port map
   (
 //////////DFT related/////////////////////////////////////////////////////////
     //PCS
     TEST_SE_N                                => TEST_SE_N,
     TEST_MODE_N                              => TEST_MODE_N,
     //TEST_RSTN                                => TEST_RSTN,
     //TEST_SI                                  => TEST_SI20,
     //TEST_SO                                  => TEST_SO20,
 
     //PMA
     FOR_PMA_TEST_MODE_N                      => FOR_PMA_TEST_MODE_N,
     FOR_PMA_TEST_SE_N                        => FOR_PMA_TEST_SE_N[2],
     //FOR_PMA_TEST_CLK                         => FOR_PMA_TEST_CLK[2],
     //FOR_PMA_TEST_RSTN                        => FOR_PMA_TEST_RSTN[2],
     //FOR_PMA_TEST_SI                          => FOR_PMA_TEST_SI_PLL0,
     //FOR_PMA_TEST_SO                          => FOR_PMA_TEST_SO_PLL0,
 
 //////////SRB related/////////////////////////////////////////////////////////
     //PAD
     REFCLK_CML_P                             => REFCLK_CML_P_0,
     REFCLK_CML_N                             => REFCLK_CML_N_0,
 
     //if with user logic
     CFG_CLK_PLL                              => CFG_CLK_PLL_0,
     CFG_RST_PLL                              => CFG_RST_PLL_0,
     CFG_PSEL_PLL                             => CFG_PSEL_PLL_0,
     CFG_ENABLE_PLL                           => CFG_ENABLE_PLL_0,
     CFG_WRITE_PLL                            => CFG_WRITE_PLL_0,
     CFG_ADDR_PLL                             => CFG_ADDR_PLL_0,
     CFG_WDATA_PLL                            => CFG_WDATA_PLL_0,
     CFG_READY_PLL                            => CFG_READY_PLL_0,
     CFG_RDATA_PLL                            => CFG_RDATA_PLL_0,
     CFG_INT_PLL                              => CFG_INT_PLL_0,
     RESCAL_RST_I                             => RESCAL_RST_I_0,
     RESCAL_I_CODE_I                          => RESCAL_I_CODE_I_0,
     PLL_LOCKDET_RST_I                        => PLL_LOCKDET_RST_I_0,
     RESCAL_I_CODE_O                          => RESCAL_I_CODE_O_0,
     REFCK2CORE                               => REFCK2CORE_0,
     PLL_REF_CLK                              => PLL_REF_CLK_0,
     PLL_RST                                  => PLL_RST_0, 
     PLLPOWERDOWN                             => PLLPOWERDOWN_0,
     PLL_READY                                => PLL_READY_0,
     LANE_SYNC                                => LANE_SYNC_0,
     RATE_CHANGE_TCLK_ON                      => RATE_CHANGE_TCLK_ON_0,
 
 //////////clk/////////////////////////////////////////////////////////
     PLL_CLK0                                 => PLL_CLK0_0,
     PLL_CLK90                                => PLL_CLK90_0,
     PLL_CLK180                               => PLL_CLK180_0,
     PLL_CLK270                               => PLL_CLK270_0,
 
     //PLL_CFG_REV_O                            => PLL_CFG_REV_O_0,//not port
 
 //////////New added/////////////////////////////////////////////////////////
     SYNC_PLL                                 => SYNC_PLL_0,
 
     TXPCLK_PLL_SELECTED                      => TXPCLK_PLL_SELECTED_0,
     RATE_CHANGE_PLL                          => RATE_CHANGE_PLL_0,
 
     PLL_PD_O                                 => PLL_PD_O_0,
     PLL_RST_O                                => PLL_RST_O_0,
     PMA_PLL_READY_O                          => PMA_PLL_READY_O_0,
 
 //////////Used/////////////////////////////////////////////////////////
     //output
     PLL_REFCLK_LANE_L                        => PLL_REFCLK_LANE_L_0
   );     
 
};

