<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p136" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_136{left:96px;bottom:1124px;letter-spacing:0.19px;}
#t2_136{left:618px;bottom:1130px;}
#t3_136{left:618px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.02px;}
#t4_136{left:83px;bottom:81px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t5_136{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t6_136{left:138px;bottom:1069px;letter-spacing:0.11px;}
#t7_136{left:138px;bottom:1043px;letter-spacing:0.11px;word-spacing:0.86px;}
#t8_136{left:357px;bottom:1043px;letter-spacing:0.17px;}
#t9_136{left:453px;bottom:1043px;letter-spacing:0.12px;word-spacing:0.88px;}
#ta_136{left:138px;bottom:1025px;letter-spacing:0.11px;}
#tb_136{left:138px;bottom:999px;letter-spacing:0.1px;word-spacing:0.76px;}
#tc_136{left:357px;bottom:999px;letter-spacing:0.17px;}
#td_136{left:452px;bottom:999px;letter-spacing:0.11px;word-spacing:0.75px;}
#te_136{left:138px;bottom:981px;letter-spacing:0.1px;word-spacing:0.01px;}
#tf_136{left:138px;bottom:955px;letter-spacing:0.11px;word-spacing:-0.2px;}
#tg_136{left:348px;bottom:955px;letter-spacing:0.09px;}
#th_136{left:483px;bottom:955px;letter-spacing:0.11px;word-spacing:-0.18px;}
#ti_136{left:138px;bottom:936px;letter-spacing:0.1px;}
#tj_136{left:138px;bottom:910px;letter-spacing:0.11px;word-spacing:-0.35px;}
#tk_136{left:138px;bottom:892px;letter-spacing:0.1px;word-spacing:0.01px;}
#tl_136{left:353px;bottom:892px;letter-spacing:0.18px;}
#tm_136{left:444px;bottom:892px;}
#tn_136{left:138px;bottom:866px;letter-spacing:0.11px;word-spacing:-0.25px;}
#to_136{left:138px;bottom:848px;letter-spacing:0.1px;}
#tp_136{left:138px;bottom:822px;letter-spacing:0.12px;word-spacing:1.38px;}
#tq_136{left:138px;bottom:803px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tr_136{left:138px;bottom:777px;letter-spacing:0.11px;word-spacing:-0.1px;}
#ts_136{left:138px;bottom:744px;letter-spacing:0.13px;}
#tt_136{left:165px;bottom:703px;letter-spacing:-0.15px;}
#tu_136{left:214px;bottom:703px;}
#tv_136{left:235px;bottom:703px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tw_136{left:165px;bottom:686px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tx_136{left:313px;bottom:686px;}
#ty_136{left:334px;bottom:686px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tz_136{left:165px;bottom:669px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t10_136{left:138px;bottom:635px;letter-spacing:0.12px;}
#t11_136{left:138px;bottom:609px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t12_136{left:138px;bottom:583px;letter-spacing:0.11px;word-spacing:0.03px;}
#t13_136{left:138px;bottom:557px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t14_136{left:138px;bottom:531px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t15_136{left:138px;bottom:505px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t16_136{left:138px;bottom:480px;letter-spacing:0.11px;word-spacing:0.03px;}
#t17_136{left:138px;bottom:453px;letter-spacing:0.11px;word-spacing:0.03px;}
#t18_136{left:138px;bottom:420px;letter-spacing:0.12px;word-spacing:0.03px;}
#t19_136{left:138px;bottom:394px;letter-spacing:0.11px;word-spacing:0.1px;}
#t1a_136{left:138px;bottom:376px;letter-spacing:0.11px;word-spacing:0.62px;}
#t1b_136{left:137px;bottom:357px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1c_136{left:137px;bottom:339px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1d_136{left:165px;bottom:307px;letter-spacing:-0.15px;}
#t1e_136{left:220px;bottom:307px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1f_136{left:413px;bottom:307px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1g_136{left:165px;bottom:290px;letter-spacing:-0.15px;}
#t1h_136{left:220px;bottom:290px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1i_136{left:413px;bottom:290px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1j_136{left:165px;bottom:273px;letter-spacing:-0.17px;}
#t1k_136{left:220px;bottom:273px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1l_136{left:412px;bottom:273px;letter-spacing:-0.16px;word-spacing:0.01px;}

.s1_136{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_136{font-size:3px;font-family:Arial-Bold_10f;color:#7F7F7F;}
.s3_136{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
.s4_136{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_136{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_136{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s7_136{font-size:14px;font-family:Courier_10i;color:#000;}
.s8_136{font-size:14px;font-family:Wingdings3_10s;color:#000;}
.t.v0_136{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts136" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_10s;
	src: url("fonts/Wingdings3_10s.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg136Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg136" style="-webkit-user-select: none;"><object width="935" height="1210" data="136/136.svg" type="image/svg+xml" id="pdf136" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_136" class="t s1_136">CACHEE </span><span id="t2_136" class="t v0_136 s2_136">I</span><span id="t3_136" class="t s3_136">Perform Cache Operation EVA </span>
<span id="t4_136" class="t s4_136">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t5_136" class="t s4_136">126 </span>
<span id="t6_136" class="t s5_136">Restrictions: </span>
<span id="t7_136" class="t s6_136">The operation of this instruction is </span><span id="t8_136" class="t s5_136">UNDEFINED </span><span id="t9_136" class="t s6_136">for any operation/cache combination that is not implemented. In </span>
<span id="ta_136" class="t s6_136">Release 6, the instruction in this case should perform no operation. </span>
<span id="tb_136" class="t s6_136">The operation of this instruction is </span><span id="tc_136" class="t s5_136">UNDEFINED </span><span id="td_136" class="t s6_136">if the operation requires an address, and that address is uncache- </span>
<span id="te_136" class="t s6_136">able. In Release 6, the instruction in this case should perform no operation. </span>
<span id="tf_136" class="t s6_136">The operation of the instruction is </span><span id="tg_136" class="t s5_136">UNPREDICTABLE </span><span id="th_136" class="t s6_136">if the cache line that contains the CACHEE instruction is the </span>
<span id="ti_136" class="t s6_136">target of an invalidate or a writeback invalidate. </span>
<span id="tj_136" class="t s6_136">If this instruction is used to lock all ways of a cache at a specific cache index, the behavior of that cache to subsequent </span>
<span id="tk_136" class="t s6_136">cache misses to that cache index is </span><span id="tl_136" class="t s5_136">UNDEFINED</span><span id="tm_136" class="t s6_136">. </span>
<span id="tn_136" class="t s6_136">Any use of this instruction that can cause cacheline writebacks should be followed by a subsequent SYNC instruction </span>
<span id="to_136" class="t s6_136">to avoid hazards where the writeback data is not yet visible at the next level of the memory hierarchy. </span>
<span id="tp_136" class="t s6_136">Only usable when access to Coprocessor0 is enabled and when accessing an address within a segment configured </span>
<span id="tq_136" class="t s6_136">using UUSK, MUSK or MUSUK access mode. </span>
<span id="tr_136" class="t s6_136">This instruction does not produce an exception for a misaligned memory address, since it has no memory access size. </span>
<span id="ts_136" class="t s5_136">Operation: </span>
<span id="tt_136" class="t s7_136">vAddr </span><span id="tu_136" class="t s8_136"> </span><span id="tv_136" class="t s7_136">GPR[base] + sign_extend(offset) </span>
<span id="tw_136" class="t s7_136">(pAddr, uncached) </span><span id="tx_136" class="t s8_136"> </span><span id="ty_136" class="t s7_136">AddressTranslation(vAddr, DataReadReference) </span>
<span id="tz_136" class="t s7_136">CacheOp(op, vAddr, pAddr) </span>
<span id="t10_136" class="t s5_136">Exceptions: </span>
<span id="t11_136" class="t s6_136">TLB Refill Exception. </span>
<span id="t12_136" class="t s6_136">TLB Invalid Exception </span>
<span id="t13_136" class="t s6_136">Coprocessor Unusable Exception </span>
<span id="t14_136" class="t s6_136">Reserved Instruction </span>
<span id="t15_136" class="t s6_136">Address Error Exception </span>
<span id="t16_136" class="t s6_136">Cache Error Exception </span>
<span id="t17_136" class="t s6_136">Bus Error Exception </span>
<span id="t18_136" class="t s5_136">Programming Notes: </span>
<span id="t19_136" class="t s6_136">For cache operations that require an index, it is implementation dependent whether the effective address or the trans- </span>
<span id="t1a_136" class="t s6_136">lated physical address is used as the cache index. Therefore, the index value should always be converted to a kseg0 </span>
<span id="t1b_136" class="t s6_136">address by ORing the index with 0x80000000 before being used by the cache instruction. For example, the following </span>
<span id="t1c_136" class="t s6_136">code sequence performs a data cache Index Store Tag operation using the index passed in GPR a0: </span>
<span id="t1d_136" class="t s7_136">li </span><span id="t1e_136" class="t s7_136">a1, 0x80000000 </span><span id="t1f_136" class="t s7_136">/* Base of kseg0 segment */ </span>
<span id="t1g_136" class="t s7_136">or </span><span id="t1h_136" class="t s7_136">a0, a0, a1 </span><span id="t1i_136" class="t s7_136">/* Convert index to kseg0 address */ </span>
<span id="t1j_136" class="t s7_136">cache </span><span id="t1k_136" class="t s7_136">DCIndexStTag, 0(a1) </span><span id="t1l_136" class="t s7_136">/* Perform the index store tag operation */ </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
