Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fb747954aaee4e34810d2266e11d93d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot fpga_top_behav xil_defaultlib.fpga_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.can_level_bit(default_c_PTS=16'b...
Compiling module xil_defaultlib.can_level_packet(default_c_PTS=1...
Compiling module xil_defaultlib.can_top(default_c_PTS=16'b010001...
Compiling module xil_defaultlib.fpga_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fpga_top_behav
