#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct  1 21:58:13 2019
# Process ID: 3508
# Current directory: D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/lab1_1/xsim_script.tcl}
# Log file: D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog/xsim.log
# Journal file: D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/lab1_1/xsim_script.tcl
# xsim {lab1_1} -autoloadwcfg -tclbatch {lab1_1.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab1_1.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_lab1_1_top/AESL_inst_lab1_1/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set d_group [add_wave_group d(wire) -into $cinputgroup]
## add_wave /apatb_lab1_1_top/AESL_inst_lab1_1/d -into $d_group -radix hex
## set c_group [add_wave_group c(wire) -into $cinputgroup]
## add_wave /apatb_lab1_1_top/AESL_inst_lab1_1/c -into $c_group -radix hex
## set b_group [add_wave_group b(wire) -into $cinputgroup]
## add_wave /apatb_lab1_1_top/AESL_inst_lab1_1/b -into $b_group -radix hex
## set a_group [add_wave_group a(wire) -into $cinputgroup]
## add_wave /apatb_lab1_1_top/AESL_inst_lab1_1/a -into $a_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab1_1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_1_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_1_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_1_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_1_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_1_top/LENGTH_c -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_1_top/LENGTH_d -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_lab1_1_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_d_group [add_wave_group d(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_1_top/d -into $tb_d_group -radix hex
## set tb_c_group [add_wave_group c(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_1_top/c -into $tb_c_group -radix hex
## set tb_b_group [add_wave_group b(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_1_top/b -into $tb_b_group -radix hex
## set tb_a_group [add_wave_group a(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_1_top/a -into $tb_a_group -radix hex
## save_wave_config lab1_1.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [n/a] @ "125000"
// RTL Simulation : 1 / 3 [n/a] @ "145000"
// RTL Simulation : 2 / 3 [n/a] @ "155000"
// RTL Simulation : 3 / 3 [n/a] @ "165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 195 ns : File "D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog/lab1_1.autotb.v" Line 405
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct  1 21:58:33 2019...
