[2025-09-16 21:52:17] START suite=cs trace=cloud9_phase2_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2301709 heartbeat IPC: 4.345 cumulative IPC: 4.345 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4466813 cumulative IPC: 4.477 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4466813 cumulative IPC: 4.477 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4466814 heartbeat IPC: 4.619 cumulative IPC: 5 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 14718529 heartbeat IPC: 0.9754 cumulative IPC: 0.9754 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 25075536 heartbeat IPC: 0.9655 cumulative IPC: 0.9705 (Simulation time: 00 hr 02 min 53 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 35566701 heartbeat IPC: 0.9532 cumulative IPC: 0.9646 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 46286293 heartbeat IPC: 0.9329 cumulative IPC: 0.9565 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 57147339 heartbeat IPC: 0.9207 cumulative IPC: 0.9491 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 68131348 heartbeat IPC: 0.9104 cumulative IPC: 0.9424 (Simulation time: 00 hr 07 min 16 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 79094697 heartbeat IPC: 0.9121 cumulative IPC: 0.938 (Simulation time: 00 hr 08 min 27 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000022 cycles: 90356704 heartbeat IPC: 0.8879 cumulative IPC: 0.9314 (Simulation time: 00 hr 09 min 40 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 101285467 heartbeat IPC: 0.915 cumulative IPC: 0.9296 (Simulation time: 00 hr 10 min 43 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 107725885 cumulative IPC: 0.9283 (Simulation time: 00 hr 11 min 48 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 107725885 cumulative IPC: 0.9283 (Simulation time: 00 hr 11 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9283 instructions: 100000004 cycles: 107725885
CPU 0 Branch Prediction Accuracy: 96.45% MPKI: 0.6271 Average ROB Occupancy at Mispredict: 846.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6238
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.00169
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 108275
LQ_STALL: 618
SQ_STALL: 55


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 219.89873
REPLAY_LOAD: 98.58865
NON_REPLAY_LOAD: 62.91013

== Total ==
ADDR_TRANS: 17372
REPLAY_LOAD: 13901
NON_REPLAY_LOAD: 77002

== Counts ==
ADDR_TRANS: 79
REPLAY_LOAD: 141
NON_REPLAY_LOAD: 1224

cpu0->cpu0_STLB TOTAL        ACCESS:     126331 HIT:     123491 MISS:       2840 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     126331 HIT:     123491 MISS:       2840 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 310.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     369846 HIT:     160385 MISS:     209461 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     238997 HIT:      36418 MISS:     202579 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       3529 HIT:       2281 MISS:       1248 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     121682 HIT:     121572 MISS:        110 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       5638 HIT:        114 MISS:       5524 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 79.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12039343 HIT:   12036352 MISS:       2991 MSHR_MERGE:        869
cpu0->cpu0_L1I LOAD         ACCESS:   12039343 HIT:   12036352 MISS:       2991 MSHR_MERGE:        869
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 137.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19257657 HIT:   18949550 MISS:     308107 MSHR_MERGE:      62065
cpu0->cpu0_L1D LOAD         ACCESS:   12872574 HIT:   12577679 MISS:     294895 MSHR_MERGE:      58020
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6378969 HIT:    6371440 MISS:       7529 MSHR_MERGE:       4000
cpu0->cpu0_L1D TRANSLATION  ACCESS:       6114 HIT:        431 MISS:       5683 MSHR_MERGE:         45
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 77.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10190724 HIT:   10189945 MISS:        779 MSHR_MERGE:        417
cpu0->cpu0_ITLB LOAD         ACCESS:   10190724 HIT:   10189945 MISS:        779 MSHR_MERGE:        417
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 343.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19068287 HIT:   18928855 MISS:     139432 MSHR_MERGE:      13463
cpu0->cpu0_DTLB LOAD         ACCESS:   19068287 HIT:   18928855 MISS:     139432 MSHR_MERGE:      13463
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.96 cycles
cpu0->LLC TOTAL        ACCESS:     320248 HIT:     188479 MISS:     131769 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     202579 HIT:      76272 MISS:     126307 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       1248 HIT:        734 MISS:        514 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     110897 HIT:     110809 MISS:         88 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       5524 HIT:        664 MISS:       4860 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.18 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        374
  ROW_BUFFER_MISS:     131302
  AVG DBUS CONGESTED CYCLE: 7.166
Channel 0 WQ ROW_BUFFER_HIT:       6766
  ROW_BUFFER_MISS:      61896
  FULL:          0
Channel 0 REFRESHES ISSUED:       8977

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        40738        16740        31561        30487
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6            3          117          656
  STLB miss resolved @ L2C                0            4            2           39          186
  STLB miss resolved @ LLC                0           10            3          189          691
  STLB miss resolved @ MEM                0           21           19          784         3971

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                177            2            7            9          185
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0            2            1          103
  STLB miss resolved @ L2C                0            0            0            0           11
  STLB miss resolved @ LLC                0            1            0            0           15
  STLB miss resolved @ MEM               14            1            0            9          388
[2025-09-16 22:04:06] END   suite=cs trace=cloud9_phase2_core3 (rc=0)
