Info (10281): Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/motor_controller/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/motor_controller/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/motor_controller/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/motor_controller/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/motor_controller/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/motor_controller/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/motor_controller/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/motor_controller/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at controller.v(53): always construct contains both blocking and non-blocking assignments File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/motor_controller/controller.v Line: 53
