/*
 * ionic_eth_emu.c — emulate enough of the ionic Ethernet admin protocol
 * for ionic.ko to probe successfully and register an auxiliary bus device,
 * which ionic_rdma.ko then binds to.
 *
 * The real ionic hardware exposes three command mechanisms on BAR0:
 *   0x0000  dev_info_regs  (read-only: signature, fw_status, version string)
 *   0x0800  dev_cmd_regs   (read-write: doorbell/done/cmd/comp)
 *   0x0c00  dev_cmd_data   (r/w: side data for long commands)
 *   0x1000  intr_status    (r/o)
 *   0x2000  intr_ctrl[]    (r/w: per-vector coal/mask registers)
 *
 * BAR2 (doorbell BAR): per-LIF doorbell pages.
 *   The kernel driver stores lif->kern_dbpage = BAR2 base + kern_pid*PAGE_SIZE.
 *   We hand back kern_pid=0 in LIF_INIT so the kernel's doorbell page is at
 *   BAR2 offset 0.
 *
 * Command flow:
 *   1. ionic.ko reads dev_info_regs.signature; must be
 * IONIC_DEV_INFO_SIGNATURE.
 *   2. ionic.ko writes IDENTIFY cmd to dev_cmd_regs.cmd, rings doorbell.
 *   3. We process it (memcpy identify response into dev_cmd_data), set done=1.
 *   4. ionic.ko reads comp, reads data, proceeds to LIF_IDENTIFY, LIF_INIT,
 * etc.
 *   5. After adminq/notifyq init, ionic.ko calls ionic_auxbus_register() which
 *      creates the ionic.rdma auxiliary device -> ionic_rdma.ko probes it.
 *
 * Copyright (C) Advanced Micro Devices, Inc.
 * SPDX-License-Identifier: GPL-2.0-or-later
 */

#include <stdint.h>
#include <stdbool.h>
#include <string.h>
#include <stdio.h>
#include <stdlib.h>
#include <errno.h>
#include <syslog.h>
#include <endian.h>
#include <sys/mman.h>
#include <pthread.h>

#include <vfio-user/libvfio-user.h>

#include "ionic_eth_emu.h"
#include "ionic_eth_net.h"
#include "ionic_datapath.h"
#include "ionic_adminq.h"
#include "rocm_ernic_internal.h"

/* -------------------------------------------------------------------------
 * Inline helpers matching linux/byteorder conventions (host = little-endian
 * on x86; ionic wire format is little-endian for most fields).
 * -------------------------------------------------------------------------
 */
static inline uint16_t le16(uint16_t v)
{
    return htole16(v);
}
static inline uint32_t le32(uint32_t v)
{
    return htole32(v);
}
static inline uint64_t le64(uint64_t v)
{
    return htole64(v);
}

/* -------------------------------------------------------------------------
 * ionic_if.h constants we need without pulling in the full kernel header.
 * Keep in sync with the pinned kernel ref.
 * -------------------------------------------------------------------------
 */
#define IONIC_DEV_INFO_SIGNATURE 0x44455649u /* 'DEVI' */
#define IONIC_DEV_INFO_VERSION   1
#define IONIC_FW_STS_F_RUNNING   0x01u

/* BAR0 layout offsets */
#define IONIC_BAR0_DEV_INFO_REGS_OFFSET 0x0000u
#define IONIC_BAR0_DEV_CMD_REGS_OFFSET  0x0800u
#define IONIC_BAR0_INTR_STATUS_OFFSET   0x1000u
#define IONIC_BAR0_INTR_CTRL_OFFSET     0x2000u
#define IONIC_BAR0_SIZE                 0x8000u /* 32 KB */

/* dev_info_regs field offsets (union ionic_dev_info_regs in ionic_if.h).
 * fw_version is at +0x0c, NOT +0x08 -- +0x08 is fw_heartbeat, which the
 * driver's watchdog polls.  A constant non-zero heartbeat makes
 * ionic_heartbeat_check() report "FW heartbeat stalled" and return
 * -ENXIO, which tears the LIF down. */
#define DEVINFO_SIGNATURE_OFF    0x00u
#define DEVINFO_VERSION_OFF      0x04u
#define DEVINFO_ASIC_TYPE_OFF    0x05u
#define DEVINFO_ASIC_REV_OFF     0x06u
#define DEVINFO_FW_STATUS_OFF    0x07u
#define DEVINFO_FW_HEARTBEAT_OFF 0x08u
#define DEVINFO_FW_VERSION_OFF   0x0cu /* char[32] */
#define DEVINFO_SERIAL_NUM_OFF   0x2cu /* char[32] */
#define DEVINFO_FWVERS_BUFLEN    32u
#define DEVINFO_SERIAL_BUFLEN    32u

#define IONIC_DEV_CMD_DONE 0x00000001u

/* Device command opcodes (only those we actually handle are defined here) */
#define IONIC_CMD_NOP             0
#define IONIC_CMD_IDENTIFY        1
#define IONIC_CMD_INIT            2
#define IONIC_CMD_RESET           3
#define IONIC_CMD_GETATTR         4
#define IONIC_CMD_SETATTR         5
#define IONIC_CMD_PORT_IDENTIFY   10
#define IONIC_CMD_PORT_INIT       11
#define IONIC_CMD_PORT_RESET      12
#define IONIC_CMD_PORT_GETATTR    13
#define IONIC_CMD_PORT_SETATTR    14
#define IONIC_CMD_LIF_IDENTIFY    20
#define IONIC_CMD_LIF_INIT        21
#define IONIC_PORT_OPER_STATUS_UP 1
#define IONIC_LIF_INFO_STATUS_OFF 256u
#define IONIC_CMD_LIF_RESET       22
#define IONIC_CMD_LIF_GETATTR     23
#define IONIC_CMD_LIF_SETATTR     24
#define IONIC_CMD_Q_IDENTIFY      39
#define IONIC_CMD_Q_INIT          40
#define IONIC_CMD_Q_CONTROL       41

/* Completion status codes (enum ionic_status_code in ionic_if.h) */
#define IONIC_RC_SUCCESS 0
#define IONIC_RC_EOPCODE 2

/* LIF capabilities */
#define IONIC_LIF_CAP_ETH  (1u << 0)
#define IONIC_LIF_CAP_RDMA (1u << 1)

/* ASIC type for emulated device */
#define IONIC_ASIC_TYPE_NONE 0

/* (Ethernet logical queue type IDs — kept only for documentation purposes) */

/* RDMA queue type hardware IDs (what the RDMA driver sees) */
#define IONIC_RDMA_QTYPE_AQ 5
#define IONIC_RDMA_QTYPE_SQ 6
#define IONIC_RDMA_QTYPE_RQ 7
#define IONIC_RDMA_QTYPE_CQ 8
#define IONIC_RDMA_QTYPE_EQ 9

/* Emulated RDMA capability version (must match ionic_fw.h expectations) */
#define IONIC_RDMA_VERSION       1
#define IONIC_RDMA_QP_OPCODES    16
#define IONIC_RDMA_ADMIN_OPCODES 19

/* Page table and MR counts for emulated device */
#define IONIC_NPTS_PER_LIF  (1u << 20) /* 1M page table entries */
#define IONIC_NMRS_PER_LIF  (1u << 17) /* 128K MRs              */
#define IONIC_NAHS_PER_LIF  (1u << 15) /* 32K AHs               */
#define IONIC_MAX_STRIDE    9          /* log2(512) bytes/WQE   */
#define IONIC_PAGE_SIZE_CAP (1u << 12) /* 4K pages supported     */

/* Number of emulated EQs / AQs we report in LIF identity */
#define IONIC_EMU_EQ_COUNT   32
#define IONIC_EMU_AQ_COUNT   4
#define IONIC_EMU_QP_COUNT   (1u << 15)
#define IONIC_EMU_CQ_COUNT   (1u << 16)
#define IONIC_EMU_UDMA_SHIFT 3 /* 8 queues per group */

/* Ethernet Tx/Rx queue pairs offered to the LIF. */
#define IONIC_EMU_ETH_QCOUNT 4

/* -------------------------------------------------------------------------
 * dev_cmd_regs layout, relative to IONIC_BAR0_DEV_CMD_REGS_OFFSET.
 *
 * These are the offsets of union ionic_dev_cmd_regs in ionic_if.h; the
 * driver reaches every field through that struct, so the struct is the
 * contract, not the IONIC_BAR0_DEV_CMD_* macros.
 *
 *   +0x00  doorbell   u32   (w1 triggers cmd processing)
 *   +0x04  done       u32   (bit 0 = 1 when complete)
 *   +0x08  cmd        union ionic_dev_cmd      (words[16], 64 B)
 *   +0x48  comp       union ionic_dev_cmd_comp (words[4],  16 B)
 *   +0x58  rsvd[48]
 *   +0x88  data[478]  u32   (1912 B, ends exactly at +0x800)
 *
 * Note IONIC_BAR0_DEV_CMD_DATA_REGS_OFFSET (0x0c00) is vestigial in
 * upstream -- no driver code references it.  The real data window is at
 * dev_cmd_regs+0x88, i.e. absolute BAR0 offset 0x0888.  Placing it at
 * 0x0c00 silently breaks every IDENTIFY-style command.
 * -------------------------------------------------------------------------
 */
#define DEVCMD_DOORBELL_OFF 0x00u
#define DEVCMD_DONE_OFF     0x04u
#define DEVCMD_CMD_OFF      0x08u
#define DEVCMD_COMP_OFF     0x48u
#define DEVCMD_DATA_OFF     0x88u
#define DEVCMD_DATA_SIZE    1912u

/* -------------------------------------------------------------------------
 * Emulator state
 * -------------------------------------------------------------------------
 */

/* Size of the emulated BAR0 shadow buffer (32 KB).
 * This must equal the BAR0 size advertised to the guest in setup_bars(),
 * or the driver gets a window it cannot address. */
#define BAR0_BUF_SIZE IONIC_BAR0_SIZE

/* The dev_cmd data window ends exactly where intr_status begins; a
 * larger data area would silently corrupt the interrupt registers. */
_Static_assert(IONIC_BAR0_DEV_CMD_REGS_OFFSET + DEVCMD_DATA_OFF +
                       DEVCMD_DATA_SIZE ==
                   IONIC_BAR0_INTR_STATUS_OFFSET,
               "dev_cmd data window must abut intr_status at 0x1000");
_Static_assert(DEVCMD_DATA_OFF == DEVCMD_COMP_OFF + 16u + 48u,
               "dev_cmd data must follow comp[16] + rsvd[48]");
_Static_assert(DEVCMD_COMP_OFF == DEVCMD_CMD_OFF + 64u,
               "dev_cmd comp must follow cmd[64]");

/* Ethernet logical queue types (enum ionic_logical_qtype).  These index both
 * ionic_lif_config.queue_count[] and the LIF's doorbell page, and are
 * disjoint from the RDMA hardware qtypes 5-9 used by ionic_rdma.ko. */
#define IONIC_QTYPE_ADMINQ  0
#define IONIC_QTYPE_NOTIFYQ 1
#define IONIC_QTYPE_RXQ     2
#define IONIC_QTYPE_TXQ     3
#define IONIC_QTYPE_ETH_MAX 5

/* struct ionic_admin_cmd / ionic_admin_comp are fixed-size ring entries. */
#define ADMIN_CMD_SIZE        64u
#define ADMIN_COMP_SIZE       16u
#define ADMIN_COMP_COLOR_MASK 0x80u

/* struct ionic_txq_desc / ionic_rxq_desc / their completions are all 16 B. */
#define ETH_DESC_SIZE 16u
#define ETH_COMP_SIZE 16u

/* struct ionic_txq_sg_elem: le64 addr, le16 len, le16 rsvd[3]. */
#define TXQ_SG_ELEM_SIZE 16u
#define TXQ_SG_MAX_ELEMS 8u

/* encode_txq_desc_cmd(): flags[3:0] opcode[7:4] nsge[11:8] addr[63:12]. */
#define TXQ_DESC_NSGE_SHIFT  8
#define TXQ_DESC_ADDR_SHIFT  12
#define TXQ_DESC_NIBBLE_MASK 0xfu

/* struct ionic_intr is 32 bytes: coal_init, mask, credits, mask_assert, coal.
 * mask and mask_assert take IONIC_INTR_MASK_SET/CLEAR; a write to credits
 * with the UNMASK bit is how NAPI re-arms the vector. */
#define INTR_REG_STRIDE      32
#define INTR_MASK_OFF        4
#define INTR_CREDITS_OFF     8
#define INTR_MASK_ASSERT_OFF 12
#define INTR_CRED_UNMASK     0x10000u

/* State captured from Q_INIT for an Ethernet logical queue. */
struct eth_queue {
    bool valid;
    uint16_t intr_index;
    uint64_t ring_base;
    uint64_t cq_ring_base;
    uint64_t sg_ring_base;
    uint16_t depth;
    uint16_t head;     /* next descriptor to consume */
    uint16_t prod;     /* last producer index the driver rang for */
    uint16_t cq_index; /* next completion slot to fill */
    uint8_t cq_color;  /* colour bit the driver is currently expecting */
};

struct ionic_eth_emu {
    vfu_ctx_t *vfu_ctx;

    /* Shadow copy of BAR0 contents.  Reads are served from here;
     * writes update it and, when the doorbell byte is written, trigger
     * command processing. */
    uint8_t bar0[BAR0_BUF_SIZE];

    /* Shadow copy of BAR2 (doorbell pages). */
    uint8_t *bar2;
    size_t bar2_size;

    /* True once LIF_INIT has completed. */
    bool lif_initialized;
    uint16_t lif_hw_index;

    /* RDMA devcmd handler (registered after construction). */
    ionic_rdma_devcmd_fn_t rdma_devcmd_fn;
    void *rdma_devcmd_opaque;

    /* Statistics sink, shared with the pvrdma resource manager. */
    pvrdma_handle_t pvrdma_handle;

    /* Data-path handler for BAR2 doorbell writes. */
    struct ionic_datapath *dp;
    /* Admin queue context for AQ doorbell producer-index updates. */
    struct ionic_adminq_ctx *adminq;

    /* Interrupt controller shadow (per-vector: mask, mask-on-assert). */
    uint32_t intr_mask[IONIC_MSIX_MAX_VECTORS];
    uint32_t intr_mask_assert[IONIC_MSIX_MAX_VECTORS];
    /* Set when a vector asserted while masked; replayed on unmask. */
    uint32_t intr_pending[IONIC_MSIX_MAX_VECTORS];

    /* Ethernet logical queues, indexed by [IONIC_QTYPE_*][queue index]. */
    struct eth_queue eth_q[IONIC_QTYPE_ETH_MAX][IONIC_EMU_ETH_QCOUNT];

    /* Station MAC reported by LIF_IDENTIFY. */
    uint8_t mac[6];

    /* Host network backend, or NULL when Tx is a sink. */
    struct ionic_eth_net *net;
    /* In-process endpoint offered every Tx frame before the backend. */
    ionic_eth_tx_filter_fn tx_filter;
    void *tx_filter_ctx;
    /* In-process endpoint offered every wire Rx frame before the guest. */
    ionic_eth_rx_filter_fn rx_filter;
    void *rx_filter_ctx;
    /* Staging buffer for one frame in either direction. */
    uint8_t frame[IONIC_ETH_NET_MTU_MAX];

    /*
     * Frames handed over by threads that may not DMA -- today only the TCP
     * mesh receive thread.  Producers append under @inbox_lock; the main
     * loop drains the queue from ionic_eth_emu_poll_rx().
     */
    struct eth_inbox_frame *inbox_head;
    struct eth_inbox_frame *inbox_tail;
    unsigned inbox_count;
    pthread_mutex_t inbox_lock;
};

/* Bounds the inbox so a fast mesh peer cannot grow it without limit; the
 * blocking producer stalls above this, which back-pressures the mesh TCP
 * connection the same way the old PVRDMA Rx ring did. */
#define ETH_INBOX_MAX_FRAMES 256

struct eth_inbox_frame {
    struct eth_inbox_frame *next;
    size_t len;
    uint8_t data[];
};

/* -------------------------------------------------------------------------
 * Forward declarations
 * -------------------------------------------------------------------------
 */
static void process_devcmd(struct ionic_eth_emu *emu);
static void handle_identify(struct ionic_eth_emu *emu, const uint8_t *cmd,
                            uint8_t *comp, uint8_t *data);
static void handle_lif_identify(struct ionic_eth_emu *emu, const uint8_t *cmd,
                                uint8_t *comp, uint8_t *data);
static void handle_lif_init(struct ionic_eth_emu *emu, const uint8_t *cmd,
                            uint8_t *comp);
static void handle_lif_setattr(struct ionic_eth_emu *emu, const uint8_t *cmd,
                               uint8_t *comp);
static void handle_lif_getattr(struct ionic_eth_emu *emu, const uint8_t *cmd,
                               uint8_t *comp);
static void handle_q_identify(struct ionic_eth_emu *emu, const uint8_t *cmd,
                              uint8_t *comp, uint8_t *data);
static void handle_q_init(struct ionic_eth_emu *emu, const uint8_t *cmd,
                          uint8_t *comp);
static void handle_rdma_cmd(struct ionic_eth_emu *emu, const uint8_t *cmd,
                            uint8_t *comp);
static void eth_adminq_service(struct ionic_eth_emu *emu, uint16_t p_index);
static void eth_txq_service(struct ionic_eth_emu *emu, uint32_t qid,
                            uint16_t p_index);
static int eth_dma_rw(vfu_ctx_t *vfu_ctx, uint64_t gpa, void *buf, size_t len,
                      bool write);

/* -------------------------------------------------------------------------
 * Construction / destruction
 * -------------------------------------------------------------------------
 */

struct ionic_eth_emu *ionic_eth_emu_create(vfu_ctx_t *vfu_ctx, size_t bar2_size)
{
    struct ionic_eth_emu *emu = calloc(1, sizeof(*emu));
    if (!emu)
        return NULL;

    emu->vfu_ctx = vfu_ctx;
    emu->bar2_size = bar2_size;
    memcpy(emu->mac, (const uint8_t[]){0x02, 0xa0, 0xd1, 0x00, 0x00, 0x01}, 6);
    emu->bar2 = calloc(1, bar2_size);
    if (!emu->bar2) {
        free(emu);
        return NULL;
    }
    pthread_mutex_init(&emu->inbox_lock, NULL);

    /* Initialise dev_info_regs in BAR0 shadow.
     * ionic.ko reads signature at offset 0 to confirm the device is alive,
     * and fw_status bit 0 to confirm firmware is running. */
    uint8_t *info = emu->bar0 + IONIC_BAR0_DEV_INFO_REGS_OFFSET;

    uint32_t sig = le32(IONIC_DEV_INFO_SIGNATURE);
    memcpy(info + DEVINFO_SIGNATURE_OFF, &sig, 4);
    info[DEVINFO_VERSION_OFF] = IONIC_DEV_INFO_VERSION;
    info[DEVINFO_ASIC_TYPE_OFF] = IONIC_ASIC_TYPE_NONE;
    info[DEVINFO_ASIC_REV_OFF] = 0;
    info[DEVINFO_FW_STATUS_OFF] = IONIC_FW_STS_F_RUNNING;

    /* Leave fw_heartbeat at 0: ionic_heartbeat_check() special-cases a
     * zero heartbeat as "early FW with no heartbeat" and treats it as
     * healthy, so we do not need a ticking counter to keep the LIF up. */
    uint32_t hb = 0;
    memcpy(info + DEVINFO_FW_HEARTBEAT_OFF, &hb, 4);

    strncpy((char *)(info + DEVINFO_FW_VERSION_OFF), "rocm-ernic-1.0",
            DEVINFO_FWVERS_BUFLEN);
    strncpy((char *)(info + DEVINFO_SERIAL_NUM_OFF), "rocm-ernic-emulated",
            DEVINFO_SERIAL_BUFLEN);

    /* Mask all interrupts initially. */
    for (int i = 0; i < IONIC_MSIX_MAX_VECTORS; i++)
        emu->intr_mask[i] = 1;

    return emu;
}

void ionic_eth_emu_destroy(struct ionic_eth_emu *emu)
{
    if (!emu)
        return;
    ionic_eth_net_close(emu->net);
    while (emu->inbox_head) {
        struct eth_inbox_frame *f = emu->inbox_head;
        emu->inbox_head = f->next;
        free(f);
    }
    emu->inbox_tail = NULL;
    pthread_mutex_destroy(&emu->inbox_lock);
    free(emu->bar2);
    free(emu);
}

int ionic_eth_emu_queue_rx_frame(struct ionic_eth_emu *emu, const void *frame,
                                 size_t len)
{
    if (!emu || !frame || len == 0 || len > IONIC_ETH_NET_MTU_MAX)
        return -EINVAL;

    struct eth_inbox_frame *f = malloc(sizeof(*f) + len);
    if (!f)
        return -ENOMEM;
    f->next = NULL;
    f->len = len;
    memcpy(f->data, frame, len);

    pthread_mutex_lock(&emu->inbox_lock);
    if (emu->inbox_count >= ETH_INBOX_MAX_FRAMES) {
        pthread_mutex_unlock(&emu->inbox_lock);
        free(f);
        return -ENOSPC;
    }
    if (emu->inbox_tail)
        emu->inbox_tail->next = f;
    else
        emu->inbox_head = f;
    emu->inbox_tail = f;
    emu->inbox_count++;
    pthread_mutex_unlock(&emu->inbox_lock);

    return 0;
}

void ionic_eth_emu_register_rdma_handler(struct ionic_eth_emu *emu,
                                         ionic_rdma_devcmd_fn_t fn,
                                         void *opaque)
{
    emu->rdma_devcmd_fn = fn;
    emu->rdma_devcmd_opaque = opaque;
}

void ionic_eth_emu_register_datapath(struct ionic_eth_emu *emu,
                                     struct ionic_datapath *dp)
{
    emu->dp = dp;
}

void ionic_eth_emu_register_tx_filter(struct ionic_eth_emu *emu,
                                      ionic_eth_tx_filter_fn fn, void *ctx)
{
    emu->tx_filter = fn;
    emu->tx_filter_ctx = ctx;
}

void ionic_eth_emu_register_rx_filter(struct ionic_eth_emu *emu,
                                      ionic_eth_rx_filter_fn fn, void *ctx)
{
    emu->rx_filter = fn;
    emu->rx_filter_ctx = ctx;
}

int ionic_eth_emu_wire_mtu(const struct ionic_eth_emu *emu)
{
    if (!emu || !emu->net)
        return -ENETDOWN;
    return ionic_eth_net_mtu(emu->net);
}

int ionic_eth_emu_wire_send(struct ionic_eth_emu *emu, const void *frame,
                            size_t len)
{
    if (!emu || !frame || len == 0 || len > IONIC_ETH_NET_MTU_MAX)
        return -EINVAL;
    if (!emu->net)
        return -ENETDOWN;
    return ionic_eth_net_send(emu->net, frame, len);
}

int ionic_eth_emu_wire_sendv(struct ionic_eth_emu *emu, const struct iovec *iov,
                             unsigned n, size_t len)
{
    if (!emu || !iov || len == 0 || len > IONIC_ETH_NET_MTU_MAX)
        return -EINVAL;
    if (!emu->net)
        return -ENETDOWN;
    return ionic_eth_net_sendv(emu->net, iov, n, len);
}

void ionic_eth_emu_register_adminq(struct ionic_eth_emu *emu,
                                   struct ionic_adminq_ctx *adminq)
{
    emu->adminq = adminq;
}

void ionic_eth_emu_set_pvrdma(struct ionic_eth_emu *emu, void *handle)
{
    emu->pvrdma_handle = (pvrdma_handle_t)handle;
}

void ionic_eth_emu_set_mac(struct ionic_eth_emu *emu, const uint8_t mac[6])
{
    memcpy(emu->mac, mac, 6);
}

/* -------------------------------------------------------------------------
 * Deliver one MSI-X assertion on an unmasked vector.  Callers must have
 * established that the vector is in range and currently unmasked.
 * -------------------------------------------------------------------------
 */
static int deliver_irq(struct ionic_eth_emu *emu, int vec)
{
    emu->intr_pending[vec] = 0;

    /* Real hardware latches the mask as it asserts when mask_assert is set,
     * so the driver's NAPI poll runs without a second interrupt racing it. */
    if (emu->intr_mask_assert[vec])
        emu->intr_mask[vec] = 1;

    int ret = vfu_irq_trigger(emu->vfu_ctx, (uint32_t)vec);
    if (!ret)
        pvrdma_irq_count(emu->pvrdma_handle);

    return ret;
}

/* Replay an assertion that arrived while the vector was masked. */
static void unmask_irq(struct ionic_eth_emu *emu, int vec)
{
    emu->intr_mask[vec] = 0;
    if (emu->intr_pending[vec])
        deliver_irq(emu, vec);
}

/* -------------------------------------------------------------------------
 * BAR0 access callback
 *
 * The ionic driver accesses BAR0 as 32-bit MMIO registers.  We maintain a
 * shadow buffer and process commands when the doorbell DWORD is written.
 * -------------------------------------------------------------------------
 */
ssize_t ionic_eth_emu_bar0_access(struct ionic_eth_emu *emu, char *buf,
                                  size_t count, loff_t offset, bool is_write)
{
    if ((size_t)offset + count > BAR0_BUF_SIZE) {
        errno = EINVAL;
        return -1;
    }

    if (!is_write) {
        memcpy(buf, emu->bar0 + offset, count);
        return (ssize_t)count;
    }

    /* Write path: update shadow, check for doorbell trigger. */
    memcpy(emu->bar0 + offset, buf, count);

    /* Doorbell is a DWORD write to dev_cmd_regs+0x00. Any non-zero value
     * written there means "process the command now". */
    loff_t cmd_base = IONIC_BAR0_DEV_CMD_REGS_OFFSET;
    loff_t doorbell_off = cmd_base + DEVCMD_DOORBELL_OFF;

    if (offset <= doorbell_off && offset + (loff_t)count > doorbell_off) {
        uint32_t db;
        memcpy(&db, emu->bar0 + doorbell_off, 4);
        if (db) {
            process_devcmd(emu);
            /* Clear doorbell and assert done. */
            uint32_t zero = 0;
            memcpy(emu->bar0 + doorbell_off, &zero, 4);
        }
    }

    /* Interrupt controller writes. */
    if (offset >= (loff_t)IONIC_BAR0_INTR_CTRL_OFFSET && count == 4 &&
        (size_t)offset + count <= BAR0_BUF_SIZE) {
        loff_t rel = offset - (loff_t)IONIC_BAR0_INTR_CTRL_OFFSET;
        int vec = (int)(rel / INTR_REG_STRIDE);
        if (vec >= 0 && vec < IONIC_MSIX_MAX_VECTORS) {
            uint32_t val;
            memcpy(&val, buf, 4);

            switch (rel % INTR_REG_STRIDE) {
            case INTR_MASK_OFF:
                if (val)
                    emu->intr_mask[vec] = val;
                else
                    unmask_irq(emu, vec);
                break;
            case INTR_MASK_ASSERT_OFF:
                emu->intr_mask_assert[vec] = val;
                break;
            case INTR_CREDITS_OFF:
                /* NAPI returns credits with IONIC_INTR_CRED_UNMASK to re-arm
                 * a vector that mask-on-assert disabled.  Ignoring this pins
                 * the mask after the first interrupt and the queue stalls. */
                if (val & INTR_CRED_UNMASK)
                    unmask_irq(emu, vec);
                break;
            default:
                break;
            }
        }
    }

    return (ssize_t)count;
}

/* -------------------------------------------------------------------------
 * BAR2 (doorbell) access callback
 * -------------------------------------------------------------------------
 */
ssize_t ionic_eth_emu_bar2_access(struct ionic_eth_emu *emu, char *buf,
                                  size_t count, loff_t offset, bool is_write)
{
    if ((size_t)offset + count > emu->bar2_size) {
        errno = EINVAL;
        return -1;
    }

    if (!is_write) {
        memcpy(buf, emu->bar2 + offset, count);
        return (ssize_t)count;
    }

    /* Doorbell write: decode and forward to the appropriate queue.
     * ionic doorbell layout (8 bytes, little-endian):
     *   [15:0]  p_index  (producer index)
     *   [23:16] ring     (0=normal, 1=arm CQ/EQ)
     *   [31:24] qid_lo
     *   [47:32] qid_hi
     *   [63:48] reserved
     */
    memcpy(emu->bar2 + offset, buf, count);

    if (count == 8) {
        uint64_t db;
        memcpy(&db, buf, 8);
        uint16_t p_index = (uint16_t)(db & 0xffffu);
        uint8_t ring = (uint8_t)((db >> 16) & 0xffu);
        uint32_t qid =
            (uint32_t)(((db >> 24) & 0xffu) | (((db >> 32) & 0xffffu) << 8));

        /* Doorbell qtype is the slot index within the LIF's doorbell page.
         * ionic_dbell_ring(db_page, qtype, val) writes to &db_page[qtype],
         * i.e. byte offset (qtype * 8) within the page.  The page itself is
         * at BAR2 offset (kern_pid * PAGE_SIZE).  For the kernel LIF (pid=0):
         *   BAR2 offset = qtype * 8
         *   qtype = (offset % PAGE_SIZE) / sizeof(u64)
         * This correctly handles multiple LIFs (pid > 0) if ever supported.
         */
        int qtype = (int)((offset % IONIC_DB_PAGE_SIZE) / 8);

        vfu_log(emu->vfu_ctx, LOG_DEBUG,
                "ionic_eth_emu: doorbell BAR2 off=%#lx qtype=%d qid=%u "
                "ring=%u p_index=%u",
                (unsigned long)offset, qtype, qid, ring, p_index);

        /* Ethernet logical queues (adminq, notifyq, Rx, Tx) own doorbell
         * slots 0-4; the RDMA hardware qtypes start at 5, so there is no
         * overlap with the data path below.  Only the adminq carries
         * ionic_admin_cmd descriptors — Tx/Rx doorbells point at packet
         * descriptor rings and must not be fed to the command engine. */
        if (qtype >= 0 && qtype < IONIC_QTYPE_ETH_MAX) {
            if (qtype == IONIC_QTYPE_ADMINQ) {
                eth_adminq_service(emu, p_index);
            } else if (qtype == IONIC_QTYPE_TXQ) {
                eth_txq_service(emu, qid, p_index);
            } else if (qtype == IONIC_QTYPE_RXQ && qid < IONIC_EMU_ETH_QCOUNT) {
                /* Rx descriptors are buffers the driver hands us to fill;
                 * record how many are posted and wait for traffic. */
                struct eth_queue *rq = &emu->eth_q[IONIC_QTYPE_RXQ][qid];
                if (rq->valid)
                    rq->prod = (uint16_t)(p_index % rq->depth);
            }
            return (ssize_t)count;
        }

        /* AQ doorbell: update producer index so the poll loop knows WQEs are
         * ready. IONIC_RDMA_QTYPE_AQ = 5; each AQ is identified by qid (0-based
         * index). */
        if (qtype == IONIC_RDMA_QTYPE_AQ && emu->adminq)
            ionic_adminq_update_prod(emu->adminq, (int)qid, p_index);

        /* Forward all doorbells to the data-path handler for SQ/RQ/CQ/EQ. */
        if (emu->dp)
            ionic_datapath_doorbell(emu->dp, qtype, db);

        (void)ring;
    }

    return (ssize_t)count;
}

/* -------------------------------------------------------------------------
 * Command dispatch
 * -------------------------------------------------------------------------
 */

static void process_devcmd(struct ionic_eth_emu *emu)
{
    uint8_t *cmd_base = emu->bar0 + IONIC_BAR0_DEV_CMD_REGS_OFFSET;
    uint8_t *cmd = cmd_base + DEVCMD_CMD_OFF;
    uint8_t *comp = cmd_base + DEVCMD_COMP_OFF;
    uint8_t *data = cmd_base + DEVCMD_DATA_OFF;

    uint8_t opcode = cmd[0];

    /* Clear completion and data before filling. */
    memset(comp, 0, 16);

    vfu_log(emu->vfu_ctx, LOG_INFO, "ionic_eth_emu: devcmd opcode=%u", opcode);

    switch (opcode) {
    case IONIC_CMD_NOP:
        comp[0] = 0; /* status OK */
        break;

    case IONIC_CMD_IDENTIFY:
        handle_identify(emu, cmd, comp, data);
        break;

    case IONIC_CMD_INIT:
    case IONIC_CMD_RESET:
    case IONIC_CMD_GETATTR:
    case IONIC_CMD_SETATTR:
        /* Device-level init/reset/attrs: nothing to configure in the
         * emulator, and a zeroed completion reads back as "no features". */
        comp[0] = IONIC_RC_SUCCESS;
        break;

    case IONIC_CMD_LIF_IDENTIFY:
        handle_lif_identify(emu, cmd, comp, data);
        break;

    case IONIC_CMD_LIF_INIT:
        handle_lif_init(emu, cmd, comp);
        break;

    case IONIC_CMD_LIF_RESET:
        emu->lif_initialized = false;
        comp[0] = 0;
        break;

    case IONIC_CMD_LIF_SETATTR:
        handle_lif_setattr(emu, cmd, comp);
        break;

    case IONIC_CMD_LIF_GETATTR:
        handle_lif_getattr(emu, cmd, comp);
        break;

    case IONIC_CMD_Q_IDENTIFY:
        handle_q_identify(emu, cmd, comp, data);
        break;

    case IONIC_CMD_Q_INIT:
        handle_q_init(emu, cmd, comp);
        break;

    case IONIC_CMD_Q_CONTROL:
        comp[0] = 0;
        break;

    case IONIC_CMD_PORT_IDENTIFY:
    case IONIC_CMD_PORT_INIT:
    case IONIC_CMD_PORT_RESET:
    case IONIC_CMD_PORT_GETATTR:
    case IONIC_CMD_PORT_SETATTR:
        /* Stub: return success, data zeroed = sane defaults. */
        comp[0] = 0;
        break;

    /* RDMA devcmds 50-53 forwarded to ionic_rdma_devcmd.c */
    case 50:
    case 51:
    case 52:
    case 53:
        handle_rdma_cmd(emu, cmd, comp);
        break;

    default:
        vfu_log(emu->vfu_ctx, LOG_WARNING, "ionic_eth_emu: unknown opcode=%u",
                opcode);
        comp[0] = IONIC_RC_EOPCODE;
        break;
    }

    /* Assert done bit. */
    uint32_t done = le32(IONIC_DEV_CMD_DONE);
    memcpy(cmd_base + DEVCMD_DONE_OFF, &done, 4);
}

/* -------------------------------------------------------------------------
 * IDENTIFY (opcode 1)
 *
 * The driver writes its own identity into data[], then reads the device
 * identity back from data[] after the command completes.  We ignore the
 * driver identity and fill in device identity in data[].
 *
 * union ionic_dev_identity field offsets, from offsetof() against the real
 * ionic_if.h.  Note nlifs is at +0x08, not +0x04: version/type are followed
 * by rsvd[2], nports and rsvd2[3] before the first __le32.
 * -------------------------------------------------------------------------
 */
#define DEVID_VERSION_OFF        0x00u
#define DEVID_TYPE_OFF           0x01u
#define DEVID_NPORTS_OFF         0x04u
#define DEVID_NLIFS_OFF          0x08u
#define DEVID_NINTRS_OFF         0x0cu
#define DEVID_NDBPGS_OFF         0x10u
#define DEVID_INTR_COAL_MULT_OFF 0x14u
#define DEVID_INTR_COAL_DIV_OFF  0x18u
#define DEVID_EQ_COUNT_OFF       0x1cu
/* capabilities is at 0x30; left zero. */

static void handle_identify(struct ionic_eth_emu *emu, const uint8_t *cmd,
                            uint8_t *comp, uint8_t *data)
{
    (void)cmd;

    /* Protocol: the driver writes drv_identity into data[] before ringing the
     * doorbell, then reads dev_identity from the same data[] region (offset 0)
     * after the command completes.  Both fit in the single data area.  We
     * overwrite data[0..] with the device identity in place.
     * See ionic_identify() in ionic_main.c:
     *   memcpy_fromio(&ident->dev, &idev->dev_cmd_regs->data, sz);  // offset 0
     */

    uint8_t *dev_id = data; /* union ionic_dev_identity at offset 0 */
    memset(dev_id, 0, 512);

    dev_id[DEVID_VERSION_OFF] = 1; /* version */
    dev_id[DEVID_TYPE_OFF] = 0;    /* type: IONIC_DEV_TYPE_ENET */
    dev_id[DEVID_NPORTS_OFF] = 1;

    uint32_t v;
#define PUT32(off, val)                \
    do {                               \
        v = le32(val);                 \
        memcpy(dev_id + (off), &v, 4); \
    } while (0)

    PUT32(DEVID_NLIFS_OFF, 1); /* single LIF for eth + RDMA */

    /* nintrs bounds ionic_lif_size(): it needs 1 (adminq) + nxqs + neqs. */
    PUT32(DEVID_NINTRS_OFF, IONIC_MSIX_MAX_VECTORS);
    PUT32(DEVID_NDBPGS_OFF, IONIC_EMU_QP_COUNT + 4);

    /* ethtool divides by intr_coal_div, so it must not be zero. */
    PUT32(DEVID_INTR_COAL_MULT_OFF, 1);
    PUT32(DEVID_INTR_COAL_DIV_OFF, 1);
    PUT32(DEVID_EQ_COUNT_OFF, IONIC_EMU_EQ_COUNT);
#undef PUT32

    comp[0] = IONIC_RC_SUCCESS;
    comp[1] = 1; /* version */
}

/* -------------------------------------------------------------------------
 * LIF_IDENTIFY (opcode 20)
 *
 * Returns ionic_lif_identity into data[].  The RDMA section (at byte offset
 * following the eth section) is what ionic_rdma.ko reads to get queue type
 * IDs, page table size, MR count, etc.
 * -------------------------------------------------------------------------
 */
static void handle_lif_identify(struct ionic_eth_emu *emu, const uint8_t *cmd,
                                uint8_t *comp, uint8_t *data)
{
    (void)cmd;

    /* ionic_lif_identity: 478 * 4 = 1912 bytes, fills the data area. */
    memset(data, 0, DEVCMD_DATA_SIZE);

    /* capabilities: ETH | RDMA */
    uint64_t caps = le64((uint64_t)(IONIC_LIF_CAP_ETH | IONIC_LIF_CAP_RDMA));
    memcpy(data, &caps, 8);

    /* Absolute offsets into union ionic_lif_identity, from offsetof() against
     * the real ionic_if.h.  The struct is packed, so nothing here is aligned
     * and every field has to be memcpy'd. */
#define LIFID_ETH_VERSION_OFF    0x008u
#define LIFID_MAX_UCAST_OFF      0x00cu
#define LIFID_MAX_MCAST_OFF      0x010u
#define LIFID_RSS_IND_TBL_SZ_OFF 0x014u
#define LIFID_MIN_FRAME_SIZE_OFF 0x016u
#define LIFID_MAX_FRAME_SIZE_OFF 0x01au
#define LIFID_CONFIG_NAME_OFF    0x08cu
#define LIFID_CONFIG_MTU_OFF     0x09cu
#define LIFID_CONFIG_MAC_OFF     0x0a0u
/* features is at 0x0a8; left zero, no offloads are emulated. */
#define LIFID_CONFIG_QCOUNT_OFF 0x0b0u /* le32 queue_count[16], by qtype */

    uint32_t u;
#define PUT32(off, val)              \
    do {                             \
        u = le32(val);               \
        memcpy(data + (off), &u, 4); \
    } while (0)
#define PUT_QCOUNT(qtype, val) \
    PUT32(LIFID_CONFIG_QCOUNT_OFF + 4u * (qtype), val)

    data[LIFID_ETH_VERSION_OFF] = 1;

    PUT32(LIFID_MAX_UCAST_OFF, 4);
    PUT32(LIFID_MAX_MCAST_OFF, 32);

    uint16_t rss = le16(128);
    memcpy(data + LIFID_RSS_IND_TBL_SZ_OFF, &rss, 2);

    PUT32(LIFID_MIN_FRAME_SIZE_OFF, 64);
    PUT32(LIFID_MAX_FRAME_SIZE_OFF, 9216);

    /* ionic_lif_config.  queue_count[] is not advisory: ionic_lif_size() reads
     * TXQ/RXQ straight out of it and hands the result to alloc_etherdev_mqs(),
     * which returns NULL (-ENOMEM) if it is zero. */
    PUT_QCOUNT(IONIC_QTYPE_ADMINQ, 1);
    PUT_QCOUNT(IONIC_QTYPE_NOTIFYQ, 1);
    PUT_QCOUNT(IONIC_QTYPE_RXQ, IONIC_EMU_ETH_QCOUNT);
    PUT_QCOUNT(IONIC_QTYPE_TXQ, IONIC_EMU_ETH_QCOUNT);

    memcpy(data + LIFID_CONFIG_NAME_OFF, "ernic0", 7);

    PUT32(LIFID_CONFIG_MTU_OFF, 1500);

    memcpy(data + LIFID_CONFIG_MAC_OFF, emu->mac, sizeof(emu->mac));

#undef PUT_QCOUNT
#undef PUT32

    /* rdma section offset in union ionic_lif_identity (all packed):
     *   __le64 capabilities = 8
     *   eth (packed struct from ionic_if.h lines 563-576):
     *     u8 version(1) + u8 rsvd[3](3) + le32 max_ucast(4) +
     *     le32 max_mcast(4) + le16 rss_ind_tbl(2) + le32 min_frame(4) +
     *     le32 max_frame(4) + u8 rsvd2[2](2) + le64 hwstamp_tx(8) +
     *     le64 hwstamp_rx(8) + u8 rsvd3[88](88) +
     *     union ionic_lif_config config (words[64] = 256) = 384
     *   total offset = 8 + 384 = 392
     * Verified: rsvd3[88] present in kernel source (ionic_if.h grep confirms).
     * cross-check: words[478] * 4 = 1912 bytes total; 1912 - 392 = 1520 for
     * rdma+pad.
     */
#define LIF_ID_RDMA_OFF 392
    uint8_t *rdma = data + LIF_ID_RDMA_OFF;

    rdma[0] = IONIC_RDMA_VERSION;       /* version       */
    rdma[1] = IONIC_RDMA_QP_OPCODES;    /* qp_opcodes    */
    rdma[2] = IONIC_RDMA_ADMIN_OPCODES; /* admin_opcodes  */
    rdma[3] = 0;                        /* minor_version  */

    u = le32(IONIC_NPTS_PER_LIF);
    memcpy(rdma + 4, &u, 4); /* npts_per_lif */
    u = le32(IONIC_NMRS_PER_LIF);
    memcpy(rdma + 8, &u, 4); /* nmrs_per_lif */
    u = le32(IONIC_NAHS_PER_LIF);
    memcpy(rdma + 12, &u, 4); /* nahs_per_lif */

    rdma[16] = IONIC_MAX_STRIDE;     /* max_stride */
    rdma[17] = 6;                    /* cl_stride (log2 64B cache line) */
    rdma[18] = 3;                    /* pte_stride (log2 8B PTE)        */
    rdma[19] = 6;                    /* rrq_stride                       */
    rdma[20] = 6;                    /* rsq_stride                       */
    rdma[21] = 8;                    /* dcqcn_profiles                   */
    rdma[22] = IONIC_EMU_UDMA_SHIFT; /* udma_shift                  */
    rdma[23] = 2;                    /* rsvd_dimensions (udma_count=2)   */

    uint64_t page_size_cap = le64(IONIC_PAGE_SIZE_CAP);
    memcpy(rdma + 24, &page_size_cap, 8); /* page_size_cap */

    /* ionic_lif_logical_qtype layout (8 bytes each):
     *   u8  qtype    (hardware qtype number)
     *   u8  rsvd[3]
     *   le32 qid_count
     *   le32 qid_base
     *   -- wait, that is 9 bytes; kernel struct is:
     *     u8 qtype; u8 rsvd[3]; le32 qid_count; le32 qid_base; = 12 bytes.
     *
     * From ionic_if.h:
     *   struct ionic_lif_logical_qtype {
     *       u8  qtype;
     *       u8  rsvd[3];
     *       __le32 qid_count;
     *       __le32 qid_base;
     *   };  -- 12 bytes
     */
#define QTYPE_SZ 12
    /* aq_qtype at rdma+32 */
    uint8_t *aq = rdma + 32;
    aq[0] = IONIC_RDMA_QTYPE_AQ;
    u = le32(IONIC_EMU_AQ_COUNT);
    memcpy(aq + 4, &u, 4);
    u = le32(0);
    memcpy(aq + 8, &u, 4);

    /* sq_qtype at rdma+44 */
    uint8_t *sq = rdma + 32 + QTYPE_SZ;
    sq[0] = IONIC_RDMA_QTYPE_SQ;
    u = le32(IONIC_EMU_QP_COUNT);
    memcpy(sq + 4, &u, 4);
    u = le32(0);
    memcpy(sq + 8, &u, 4);

    /* rq_qtype at rdma+56 */
    uint8_t *rq = rdma + 32 + 2 * QTYPE_SZ;
    rq[0] = IONIC_RDMA_QTYPE_RQ;
    u = le32(IONIC_EMU_QP_COUNT);
    memcpy(rq + 4, &u, 4);
    u = le32(0);
    memcpy(rq + 8, &u, 4);

    /* cq_qtype at rdma+68 */
    uint8_t *cq = rdma + 32 + 3 * QTYPE_SZ;
    cq[0] = IONIC_RDMA_QTYPE_CQ;
    u = le32(IONIC_EMU_CQ_COUNT);
    memcpy(cq + 4, &u, 4);
    u = le32(0);
    memcpy(cq + 8, &u, 4);

    /* eq_qtype at rdma+80 */
    uint8_t *eq = rdma + 32 + 4 * QTYPE_SZ;
    eq[0] = IONIC_RDMA_QTYPE_EQ;
    u = le32(IONIC_EMU_EQ_COUNT);
    memcpy(eq + 4, &u, 4);
    u = le32(0);
    memcpy(eq + 8, &u, 4);

    comp[0] = 0; /* status OK */
    comp[1] = 1; /* version   */
}

/* -------------------------------------------------------------------------
 * LIF_INIT (opcode 21)
 * -------------------------------------------------------------------------
 */
static void handle_lif_init(struct ionic_eth_emu *emu, const uint8_t *cmd,
                            uint8_t *comp)
{
    /* cmd layout: opcode(1) type(1) index(2) rsvd(4) info_pa(8) rsvd2(48) */
    uint16_t lif_index;
    memcpy(&lif_index, cmd + 2, 2);
    lif_index = le16toh(lif_index);

    uint64_t info_pa;
    memcpy(&info_pa, cmd + 8, 8);
    info_pa = le64toh(info_pa);

    /* ionic_link_status_check() reads lif->info->status out of this DMA area
     * and leaves the netdev carrier off unless link_status is
     * IONIC_PORT_OPER_STATUS_UP.  Without a carrier the RDMA port never leaves
     * PORT_DOWN, so publish a permanently-up link here.
     *   struct ionic_lif_info: config[0..255], status at 256
     *   struct ionic_lif_status: link_status at +10, link_speed at +12 */
    if (info_pa) {
        uint8_t status[64] = {0};
        uint16_t up = le16(IONIC_PORT_OPER_STATUS_UP);
        uint32_t speed = le32(100000); /* Mbps */
        memcpy(status + 10, &up, 2);
        memcpy(status + 12, &speed, 4);
        if (eth_dma_rw(emu->vfu_ctx, info_pa + IONIC_LIF_INFO_STATUS_OFF,
                       status, sizeof(status), true) < 0)
            vfu_log(emu->vfu_ctx, LOG_ERR,
                    "ionic_eth_emu: LIF_INIT: link status write to %#lx failed",
                    (unsigned long)(info_pa + IONIC_LIF_INFO_STATUS_OFF));
    }

    emu->lif_initialized = true;
    emu->lif_hw_index = lif_index;

    comp[0] = 0; /* status OK */
    comp[1] = 0; /* rsvd      */

    /* hw_index in comp[2:3] */
    uint16_t hw = le16(lif_index);
    memcpy(comp + 2, &hw, 2);

    vfu_log(emu->vfu_ctx, LOG_INFO, "ionic_eth_emu: LIF_INIT lif_index=%u",
            lif_index);
}

/* -------------------------------------------------------------------------
 * LIF_SETATTR / LIF_GETATTR (opcodes 24, 23)
 * -------------------------------------------------------------------------
 */
/* enum ionic_lif_attr */
#define IONIC_LIF_ATTR_MAC 3

/* struct ionic_lif_{get,set}attr_{cmd,comp}: opcode, attr, __le16 index,
 * then the attribute union at byte 4 in both directions. */
#define LIF_ATTR_CMD_OFF  4u
#define LIF_ATTR_COMP_OFF 4u

static void handle_lif_setattr(struct ionic_eth_emu *emu, const uint8_t *cmd,
                               uint8_t *comp)
{
    uint8_t attr = cmd[1];
    vfu_log(emu->vfu_ctx, LOG_DEBUG, "ionic_eth_emu: LIF_SETATTR attr=%u",
            attr);
    if (attr == IONIC_LIF_ATTR_MAC)
        memcpy(emu->mac, cmd + LIF_ATTR_CMD_OFF, sizeof(emu->mac));
    comp[0] = IONIC_RC_SUCCESS;
}

static void handle_lif_getattr(struct ionic_eth_emu *emu, const uint8_t *cmd,
                               uint8_t *comp)
{
    uint8_t attr = cmd[1];
    vfu_log(emu->vfu_ctx, LOG_DEBUG, "ionic_eth_emu: LIF_GETATTR attr=%u",
            attr);
    if (attr == IONIC_LIF_ATTR_MAC)
        memcpy(comp + LIF_ATTR_COMP_OFF, emu->mac, sizeof(emu->mac));
    comp[0] = IONIC_RC_SUCCESS;
}

/* -------------------------------------------------------------------------
 * Q_IDENTIFY (opcode 39)
 *
 * Returns ionic_q_identity for the requested queue type into data[].
 * The driver uses this to learn WQE stride ranges and speculative SGE counts.
 * -------------------------------------------------------------------------
 */
static void handle_q_identify(struct ionic_eth_emu *emu, const uint8_t *cmd,
                              uint8_t *comp, uint8_t *data)
{
    uint8_t qtype = cmd[3]; /* ionic_logical_qtype */
    vfu_log(emu->vfu_ctx, LOG_DEBUG, "ionic_eth_emu: Q_IDENTIFY qtype=%u",
            qtype);

    /* union ionic_q_identity (packed):
     *   u8   version     @0
     *   u8   supported   @1   bitfield of versions, bit 0 = ver 0
     *   u8   rsvd[6]     @2
     *   le64 features    @8   enum ionic_q_feature
     *   le16 desc_sz     @16
     *   le16 comp_sz     @18
     *   le16 sg_desc_sz  @20
     *   le16 max_sg_elems   @22
     *   le16 sg_desc_stride @24
     *
     * ionic_lif_queue_identify() only asks about the four Ethernet logical
     * qtypes, and it overwrites max_sg_elems with its own per-qtype limit
     * afterwards, so the sizes are what actually matter here. */
#define QID_FEATURES_OFF       8u
#define QID_DESC_SZ_OFF        16u
#define QID_COMP_SZ_OFF        18u
#define QID_SG_DESC_SZ_OFF     20u
#define QID_MAX_SG_ELEMS_OFF   22u
#define QID_SG_DESC_STRIDE_OFF 24u

    memset(data, 0, 64);
    data[0] = 0; /* version 0: the base descriptor formats */
    data[1] = 1; /* supported: bit 0 = version 0 */

    uint16_t v;
#define PUT16(off, val)              \
    do {                             \
        v = le16(val);               \
        memcpy(data + (off), &v, 2); \
    } while (0)

    PUT16(QID_DESC_SZ_OFF, ETH_DESC_SIZE);
    PUT16(QID_COMP_SZ_OFF, ETH_COMP_SIZE);

    if (qtype == IONIC_QTYPE_TXQ || qtype == IONIC_QTYPE_RXQ) {
        PUT16(QID_SG_DESC_SZ_OFF, TXQ_SG_MAX_ELEMS * TXQ_SG_ELEM_SIZE);
        PUT16(QID_MAX_SG_ELEMS_OFF, TXQ_SG_MAX_ELEMS);
        PUT16(QID_SG_DESC_STRIDE_OFF, TXQ_SG_MAX_ELEMS);
    }

    /* features stays zero: no CMB, no 2x/4x descriptor rings, no expanded
     * doorbell.  Every one of those changes a ring layout we would then have
     * to decode differently. */
    PUT16(QID_FEATURES_OFF, 0);
#undef PUT16
#undef QID_SG_DESC_STRIDE_OFF
#undef QID_MAX_SG_ELEMS_OFF
#undef QID_SG_DESC_SZ_OFF
#undef QID_COMP_SZ_OFF
#undef QID_DESC_SZ_OFF
#undef QID_FEATURES_OFF

    /* struct ionic_q_identify_comp: status@0, rsvd@1, comp_index@2, ver@4. */
    comp[0] = 0;
    comp[4] = 0;
}

/* -------------------------------------------------------------------------
 * Q_INIT (opcode 40)
 *
 * The driver calls this to initialise admin queue, notifyq, and (optionally)
 * rxq/txq.  We stub it: return success so the driver proceeds to call
 * ionic_auxbus_register().
 * -------------------------------------------------------------------------
 */
static void handle_q_init(struct ionic_eth_emu *emu, const uint8_t *cmd,
                          uint8_t *comp)
{
    /* ionic_q_init_cmd layout (__packed):
     *   [0]   u8  opcode
     *   [1]   u8  rsvd
     *   [2:3] le16 lif_index
     *   [4]   u8  type   ← logical queue type
     *   [5]   u8  ver
     *   [6:7] u8  rsvd1[2]
     *   [8:11]le32 index  ← (lif, qtype) relative queue index
     *   [12:13]le16 pid   ← doorbell page id
     */
    uint8_t qtype = cmd[4]; /* type field */
    uint32_t index;
    memcpy(&index, cmd + 8, 4);
    index = le32toh(index);

    /* Remaining ionic_q_init_cmd fields (packed): intr_index le16 @14,
     * flags le16 @16, cos @18, ring_size @19 (log2 depth), ring_base le64
     * @20, cq_ring_base le64 @28. */
    uint16_t intr_index;
    memcpy(&intr_index, cmd + 14, 2);
    intr_index = le16toh(intr_index);
    uint8_t ring_size = cmd[19];
    uint64_t ring_base, cq_ring_base, sg_ring_base;
    memcpy(&ring_base, cmd + 20, 8);
    memcpy(&cq_ring_base, cmd + 28, 8);
    memcpy(&sg_ring_base, cmd + 36, 8);

    vfu_log(emu->vfu_ctx, LOG_INFO,
            "ionic_eth_emu: Q_INIT qtype=%u index=%u intr=%u depth=%u "
            "ring=%#lx cq=%#lx",
            qtype, index, intr_index, 1u << ring_size,
            (unsigned long)le64toh(ring_base),
            (unsigned long)le64toh(cq_ring_base));

    if (qtype < IONIC_QTYPE_ETH_MAX && index < IONIC_EMU_ETH_QCOUNT &&
        ring_size < 16) {
        struct eth_queue *q = &emu->eth_q[qtype][index];
        *q = (struct eth_queue){
            .valid = true,
            .intr_index = intr_index,
            .ring_base = le64toh(ring_base),
            .cq_ring_base = le64toh(cq_ring_base),
            .sg_ring_base = le64toh(sg_ring_base),
            .depth = (uint16_t)(1u << ring_size),
            /* ionic_cq_init() starts with done_color = 1. */
            .cq_color = 1,
        };
    }

    /* ionic_q_init_comp layout:
     *   [0]   u8   status
     *   [1]   u8   rsvd
     *   [2:3] le16 comp_index   (descriptor ring index for this completion)
     *   [4:7] le32 hw_index     (hardware queue ID; driver stores as
     * q->hw_index and uses it for doorbell base address in BAR2) [8]   u8
     * hw_type      (hardware queue type for doorbell slot selection) [9:14]u8
     * rsvd2[6] [15]  u8   color
     *
     * hw_index: echo back the software queue index; the driver maps
     * doorbells as BAR2 + (kern_pid * PAGE_SIZE) + qtype * 8.  For the
     * Ethernet admin path, the exact hw_index is not critical since
     * ionic_rdma.ko handles the RDMA doorbell page independently.
     */
    comp[0] = 0; /* status OK */
    comp[1] = 0; /* rsvd      */
    uint16_t comp_index = 0;
    memcpy(comp + 2, &comp_index, 2);
    uint32_t hw_index = htole32(index);
    memcpy(comp + 4, &hw_index, 4); /* hw_index as le32 */
    comp[8] = qtype;                /* hw_type  */
}

/* -------------------------------------------------------------------------
 * Ethernet admin queue
 *
 * Unlike the devcmd path, adminq commands are DMA'd: the driver writes
 * 64-byte ionic_admin_cmd descriptors into a ring in guest memory, rings the
 * BAR2 doorbell, and waits on a completion that ionic_adminq_service() only
 * runs from NAPI.  So we must DMA a 16-byte ionic_admin_comp back with the
 * colour bit the driver expects and then raise the queue's MSI-X vector --
 * without the interrupt the driver blocks for DEVCMD_TIMEOUT and gives up.
 * -------------------------------------------------------------------------
 */

static int eth_dma_rw(vfu_ctx_t *vfu_ctx, uint64_t gpa, void *buf, size_t len,
                      bool is_write)
{
    dma_sg_t *sg = malloc(dma_sg_size());
    struct iovec iov;
    int ret;

    if (!sg)
        return -ENOMEM;

    ret = vfu_addr_to_sgl(vfu_ctx, (vfu_dma_addr_t)(uintptr_t)gpa, len, sg, 1,
                          is_write ? PROT_WRITE : PROT_READ);
    if (ret < 0)
        goto out;

    ret = vfu_sgl_get(vfu_ctx, sg, &iov, 1, 0);
    if (ret < 0)
        goto out;

    if (is_write) {
        memcpy(iov.iov_base, buf, len);
        vfu_sgl_mark_dirty(vfu_ctx, sg, 1);
    } else {
        memcpy(buf, iov.iov_base, len);
    }
    vfu_sgl_put(vfu_ctx, sg, &iov, 1);
    ret = 0;
out:
    free(sg);
    return ret;
}

static void process_adminq_cmd(struct ionic_eth_emu *emu, const uint8_t *cmd,
                               uint8_t *comp)
{
    switch (cmd[0]) {
    case IONIC_CMD_Q_INIT:
        handle_q_init(emu, cmd, comp);
        break;

    /* ionic_rdma_devcmd() is a misnomer: RDMA opcodes 50-53 go out over the
     * Ethernet adminq, not the BAR0 devcmd window. */
    case 50:
    case 51:
    case 52:
    case 53:
        handle_rdma_cmd(emu, cmd, comp);
        break;

    /* The station MAC does not come from LIF_IDENTIFY: ionic_lif_alloc()
     * asks for it here, and reads an all-zero answer as "nothing
     * programmed", generating a random address instead.  Two bridged
     * instances then collide only by luck. */
    case IONIC_CMD_LIF_GETATTR:
        handle_lif_getattr(emu, cmd, comp);
        break;

    case IONIC_CMD_LIF_SETATTR:
        handle_lif_setattr(emu, cmd, comp);
        break;

    default:
        /* Everything else the Ethernet driver posts during bring-up
         * (RX_MODE_SET, RX_FILTER_ADD, ...) has no state in the
         * emulator, and a zeroed completion reads back as success. */
        vfu_log(emu->vfu_ctx, LOG_DEBUG, "ionic_eth_emu: adminq opcode=%u",
                cmd[0]);
        comp[0] = IONIC_RC_SUCCESS;
        break;
    }
}

static void eth_adminq_service(struct ionic_eth_emu *emu, uint16_t p_index)
{
    struct eth_queue *q = &emu->eth_q[IONIC_QTYPE_ADMINQ][0];
    if (!q->valid)
        return;
    uint16_t prod = (uint16_t)(p_index % q->depth);

    /* Bounded so a bogus producer index can never spin the server. */
    for (unsigned n = 0; q->head != prod && n < q->depth; n++) {
        uint8_t cmd[ADMIN_CMD_SIZE] = {0};
        uint8_t comp[ADMIN_COMP_SIZE] = {0};

        if (eth_dma_rw(emu->vfu_ctx,
                       q->ring_base + (uint64_t)q->head * ADMIN_CMD_SIZE, cmd,
                       sizeof(cmd), false) < 0) {
            vfu_log(emu->vfu_ctx, LOG_ERR,
                    "ionic_eth_emu: adminq desc DMA read failed at %u",
                    q->head);
            return;
        }

        process_adminq_cmd(emu, cmd, comp);

        uint16_t comp_index = le16(q->head);
        memcpy(comp + 2, &comp_index, 2);
        comp[ADMIN_COMP_SIZE - 1] =
            q->cq_color ? (uint8_t)ADMIN_COMP_COLOR_MASK : 0;

        eth_dma_rw(emu->vfu_ctx,
                   q->cq_ring_base + (uint64_t)q->cq_index * ADMIN_COMP_SIZE,
                   comp, sizeof(comp), true);

        q->head = (uint16_t)((q->head + 1) % q->depth);
        if (++q->cq_index == q->depth) {
            q->cq_index = 0;
            q->cq_color ^= 1;
        }
    }

    ionic_eth_emu_trigger_irq(emu, q->intr_index);
}

/* Advance a queue's completion cursor after writing one completion. */
static void eth_cq_advance(struct eth_queue *q)
{
    if (++q->cq_index == q->depth) {
        q->cq_index = 0;
        q->cq_color ^= 1;
    }
}

/* Pull one transmitted frame out of guest memory into emu->frame.  Returns
 * the assembled length, or 0 if the descriptor cannot be gathered. */
static size_t eth_tx_gather(struct ionic_eth_emu *emu, struct eth_queue *q,
                            uint16_t index)
{
    uint8_t desc[ETH_DESC_SIZE];

    if (eth_dma_rw(emu->vfu_ctx, q->ring_base + (uint64_t)index * ETH_DESC_SIZE,
                   desc, sizeof(desc), false) < 0)
        return 0;

    uint64_t cmd;
    uint16_t len;
    memcpy(&cmd, desc, 8);
    memcpy(&len, desc + 8, 2);
    cmd = le64toh(cmd);
    len = le16toh(len);

    uint8_t nsge =
        (uint8_t)((cmd >> TXQ_DESC_NSGE_SHIFT) & TXQ_DESC_NIBBLE_MASK);
    uint64_t addr = cmd >> TXQ_DESC_ADDR_SHIFT;

    /* len is the whole frame; the head descriptor carries the first fragment
     * and the SG ring carries the rest.  We advertise no offloads, so the
     * driver never posts a TSO descriptor whose len exceeds one frame. */
    if (!len || len > sizeof(emu->frame))
        return 0;

    if (!nsge) {
        if (eth_dma_rw(emu->vfu_ctx, addr, emu->frame, len, false) < 0)
            return 0;
        return len;
    }

    if (nsge > TXQ_SG_MAX_ELEMS)
        return 0;

    uint8_t sg[TXQ_SG_MAX_ELEMS * TXQ_SG_ELEM_SIZE];
    if (eth_dma_rw(emu->vfu_ctx,
                   q->sg_ring_base +
                       (uint64_t)index * TXQ_SG_MAX_ELEMS * TXQ_SG_ELEM_SIZE,
                   sg, (size_t)nsge * TXQ_SG_ELEM_SIZE, false) < 0)
        return 0;

    /* The head descriptor's own fragment length is len minus everything the
     * SG elements contribute. */
    size_t sg_total = 0;
    for (uint8_t i = 0; i < nsge; i++) {
        uint16_t elen;
        memcpy(&elen, sg + (size_t)i * TXQ_SG_ELEM_SIZE + 8, 2);
        sg_total += le16toh(elen);
    }
    if (sg_total >= len)
        return 0;

    size_t head_len = len - sg_total;
    if (eth_dma_rw(emu->vfu_ctx, addr, emu->frame, head_len, false) < 0)
        return 0;

    size_t off = head_len;
    for (uint8_t i = 0; i < nsge; i++) {
        const uint8_t *e = sg + (size_t)i * TXQ_SG_ELEM_SIZE;
        uint64_t eaddr;
        uint16_t elen;
        memcpy(&eaddr, e, 8);
        memcpy(&elen, e + 8, 2);
        eaddr = le64toh(eaddr);
        elen = le16toh(elen);
        if (!elen)
            continue;
        if (eth_dma_rw(emu->vfu_ctx, eaddr, emu->frame + off, elen, false) < 0)
            return 0;
        off += elen;
    }

    return off;
}

/* Drain the Tx ring.  A registered filter sees each frame first and may
 * claim it; what it leaves goes to the host network backend when one is
 * attached.  With neither, Tx is a sink, which is still necessary -- without
 * a completion the netdev watchdog fires every five seconds and resets the
 * queues. */
static void eth_txq_service(struct ionic_eth_emu *emu, uint32_t qid,
                            uint16_t p_index)
{
    if (qid >= IONIC_EMU_ETH_QCOUNT)
        return;

    struct eth_queue *q = &emu->eth_q[IONIC_QTYPE_TXQ][qid];
    if (!q->valid)
        return;

    uint16_t prod = (uint16_t)(p_index % q->depth);
    q->prod = prod;

    for (unsigned n = 0; q->head != prod && n < q->depth; n++) {
        if (emu->net || emu->tx_filter) {
            size_t len = eth_tx_gather(emu, q, q->head);
            if (len) {
                bool taken =
                    emu->tx_filter != NULL &&
                    emu->tx_filter(emu->tx_filter_ctx, emu->frame, len);
                if (!taken && emu->net) {
                    ionic_eth_net_send(emu->net, emu->frame, len);
                }
                pvrdma_eth_bytes_count(emu->pvrdma_handle, len, true);
            }
        }

        /* struct ionic_txq_comp: status @0, comp_index le16 @2, colour @15. */
        uint8_t comp[ETH_COMP_SIZE] = {0};
        uint16_t comp_index = le16(q->head);
        memcpy(comp + 2, &comp_index, 2);
        comp[ETH_COMP_SIZE - 1] =
            q->cq_color ? (uint8_t)ADMIN_COMP_COLOR_MASK : 0;

        eth_dma_rw(emu->vfu_ctx,
                   q->cq_ring_base + (uint64_t)q->cq_index * ETH_COMP_SIZE,
                   comp, sizeof(comp), true);

        q->head = (uint16_t)((q->head + 1) % q->depth);
        eth_cq_advance(q);
    }

    ionic_eth_emu_trigger_irq(emu, q->intr_index);
}

/* -------------------------------------------------------------------------
 * Receive path
 *
 * ionic_rx_fill() posts one descriptor per buffer and rings the Rx doorbell
 * with its head index; we treat that as the producer index and consume
 * descriptors from our own tail as frames arrive.  With no offloads
 * advertised the driver never asks for more than IONIC_PAGE_SIZE in the first
 * fragment, so a 1500-byte MTU frame always fits in a single descriptor.
 * -------------------------------------------------------------------------
 */

static int eth_rx_deliver(struct ionic_eth_emu *emu, struct eth_queue *q,
                          uint8_t *frame, size_t len)
{
    if (q->head == q->prod)
        return -ENOBUFS; /* guest has posted no buffers */

    uint8_t desc[ETH_DESC_SIZE];
    if (eth_dma_rw(emu->vfu_ctx,
                   q->ring_base + (uint64_t)q->head * ETH_DESC_SIZE, desc,
                   sizeof(desc), false) < 0)
        return -EIO;

    /* struct ionic_rxq_desc: opcode@0, rsvd[5], len le16 @6, addr le64 @8. */
    uint16_t cap;
    uint64_t addr;
    memcpy(&cap, desc + 6, 2);
    memcpy(&addr, desc + 8, 8);
    cap = le16toh(cap);
    addr = le64toh(addr);

    if (len > cap)
        return -EMSGSIZE;

    if (eth_dma_rw(emu->vfu_ctx, addr, frame, len, true) < 0)
        return -EIO;

    /* struct ionic_rxq_comp: status@0, num_sg_elems@1, comp_index le16 @2,
     * rss_hash le32 @4, csum le16 @8, vlan_tci le16 @10, len le16 @12,
     * csum_flags@14, pkt_type_color@15.  csum_flags stays zero so the driver
     * marks the skb CHECKSUM_NONE and verifies in software. */
    uint8_t comp[ETH_COMP_SIZE] = {0};
    uint16_t comp_index = le16(q->head);
    uint16_t clen = le16((uint16_t)len);
    comp[1] = 0;
    memcpy(comp + 2, &comp_index, 2);
    memcpy(comp + 12, &clen, 2);
    comp[ETH_COMP_SIZE - 1] = q->cq_color ? (uint8_t)ADMIN_COMP_COLOR_MASK : 0;

    if (eth_dma_rw(emu->vfu_ctx,
                   q->cq_ring_base + (uint64_t)q->cq_index * ETH_COMP_SIZE,
                   comp, sizeof(comp), true) < 0)
        return -EIO;

    q->head = (uint16_t)((q->head + 1) % q->depth);
    eth_cq_advance(q);
    return 0;
}

static void eth_poll_rx(struct ionic_eth_emu *emu, bool guest_attached)
{
    if (!emu)
        return;

    struct eth_queue *q = &emu->eth_q[IONIC_QTYPE_RXQ][0];
    bool guest_rx = guest_attached && q->valid;

    /* With no Rx ring and no in-process endpoint nobody would take a
     * frame, so leave them queued in the tap. */
    if (!guest_rx && !emu->rx_filter)
        return;

    /* Bounded per poll so a busy tap cannot starve the RDMA admin queue. */
    bool delivered = false;
    for (unsigned n = 0; emu->net && n < 64; n++) {
        ssize_t len =
            ionic_eth_net_recv(emu->net, emu->frame, sizeof(emu->frame));
        if (len <= 0)
            break;

        /* The wire-side endpoint (the UET engine) sees each frame first;
         * what it takes is not the guest's. */
        if (emu->rx_filter &&
            emu->rx_filter(emu->rx_filter_ctx, emu->frame, (size_t)len))
            continue;

        if (guest_rx && eth_rx_deliver(emu, q, emu->frame, (size_t)len) == 0) {
            delivered = true;
            pvrdma_eth_bytes_count(emu->pvrdma_handle, (uint64_t)len, false);
        }
    }

    /* Mesh frames only ever go to the guest; they wait for its ring. */
    if (!guest_rx)
        return;

    /* Frames queued by off-thread producers (TCP mesh).  A frame that the
     * guest has no buffer for is put back at the head so ordering holds and
     * the producer keeps seeing back-pressure. */
    for (unsigned n = 0; n < 64; n++) {
        pthread_mutex_lock(&emu->inbox_lock);
        struct eth_inbox_frame *f = emu->inbox_head;
        if (f) {
            emu->inbox_head = f->next;
            if (!emu->inbox_head)
                emu->inbox_tail = NULL;
            emu->inbox_count--;
        }
        pthread_mutex_unlock(&emu->inbox_lock);
        if (!f)
            break;

        if (eth_rx_deliver(emu, q, f->data, f->len) == 0) {
            delivered = true;
            pvrdma_eth_bytes_count(emu->pvrdma_handle, (uint64_t)f->len, false);
            free(f);
        } else {
            pthread_mutex_lock(&emu->inbox_lock);
            f->next = emu->inbox_head;
            emu->inbox_head = f;
            if (!emu->inbox_tail)
                emu->inbox_tail = f;
            emu->inbox_count++;
            pthread_mutex_unlock(&emu->inbox_lock);
            break;
        }
    }

    if (delivered)
        ionic_eth_emu_trigger_irq(emu, q->intr_index);
}

void ionic_eth_emu_poll_rx(struct ionic_eth_emu *emu)
{
    eth_poll_rx(emu, true);
}

void ionic_eth_emu_poll_wire(struct ionic_eth_emu *emu)
{
    eth_poll_rx(emu, false);
}

int ionic_eth_emu_attach_tap(struct ionic_eth_emu *emu, const char *ifname,
                             char *out_ifname, size_t out_ifname_len)
{
    if (emu->net)
        return -EBUSY;

    emu->net = ionic_eth_net_open_tap(ifname, out_ifname, out_ifname_len);
    if (!emu->net)
        return -errno;

    return 0;
}

/* -------------------------------------------------------------------------
 * RDMA devcmds (opcodes 50-53) — forward to ionic_rdma_devcmd.c
 * -------------------------------------------------------------------------
 */
static void handle_rdma_cmd(struct ionic_eth_emu *emu, const uint8_t *cmd,
                            uint8_t *comp)
{
    if (!emu->rdma_devcmd_fn) {
        vfu_log(emu->vfu_ctx, LOG_WARNING,
                "ionic_eth_emu: RDMA devcmd opcode=%u but no handler", cmd[0]);
        comp[0] = 0; /* succeed silently so driver probes further */
        return;
    }
    emu->rdma_devcmd_fn(emu->rdma_devcmd_opaque, cmd, comp);
}

/* -------------------------------------------------------------------------
 * Trigger an MSI-X interrupt vector (called by RDMA layer to signal EQ).
 * -------------------------------------------------------------------------
 */
int ionic_eth_emu_trigger_irq(struct ionic_eth_emu *emu, int vec)
{
    if (vec < 0 || vec >= IONIC_MSIX_MAX_VECTORS)
        return -EINVAL;

    /* Latch rather than drop: every vector starts masked, so an assertion
     * raised before the driver arms its handler would otherwise be lost and
     * the queue would wait forever for an interrupt that never comes again. */
    if (emu->intr_mask[vec]) {
        emu->intr_pending[vec] = 1;
        return 0;
    }

    return deliver_irq(emu, vec);
}
