// mmq_q4_0.cu — Q4_0 int8-MMA MMQ prefill GEMM (vendored floor, ggml-decoupled, sm_75+ portable).
//
// gemma-4-12B lane: the QAT ggufs are q4_0 end to end, and the hand-rolled tiling GEMM
// `qmatvec_gemm_q4_0_rp` measures 77% of the 12B prime pass (~1.04s at ~40 TFLOPS) — the single
// biggest prefill lever. This file vendors llama's mul_mat_q<Q4_0> the same way mmq_q8_0.cu
// vendored the Q8_0 tile. Source: /home/avifenesh/projects/llama.cpp/ggml/src/ggml-cuda/
//   - mmq.cuh      : load_tiles_q4_0 (TURING_MMA branch: packed nibbles -> int8 at tile load via
//                    __vsubss4((qs >> {0,4}) & 0x0F0F0F0F, 0x08080808) — the -8 offset folded into
//                    the quants so the D4 epilogue needs no min/sum term), then the SAME
//                    vec_dot_q8_0_q8_1_mma / write_back / process_tile as Q8_0 (GGML_TYPE_Q4_0 maps
//                    to MMQ_Q8_1_DS_LAYOUT_D4, mmq.cuh:64).
//   - quantize.cu  : quantize_mmq_q8_1<D4> activation (symmetric float scale per 32, no sum term).
//
// DECOUPLING: no ggml headers; all functions static/internal (same treatment as the sibling MMQ
// TUs, no link collisions).
// Shared preamble now lives in mmq_common.cuh (memra-owned, header-inlined statics — still no
// cross-TU linkage, no external deps).
//
// KEY DIFFS vs mmq_q8_0.cu (the direct template — both are D4/symmetric):
//   - Weight block is 18B (fp16 d + 16B of 32 packed nibbles), not 34B. QI4_0 = 4 ints of packed
//     qs per block; each loaded int expands to TWO x-tile ints (low nibbles then high nibbles),
//     so one warp pass still fills 64 qs ints = 256 values = 8 blocks per ITER_K.
//   - Nibble order: byte j of qs holds value j (low nibble) and value j+16 (high nibble), so the
//     low-int lands at kbx*(2*QI4_0)+kqsx and the high-int at +QI4_0 — natural v0..v31 order in
//     the x-tile, matching the activation's per-32 D4 blocking exactly.
//   - is_rp arm: memra's MEMRA_Q4RP split-plane repack (qs plane 16B/block contiguous from base,
//     fp16 d plane dense at base + out_f*nblk*16). Pure address remap of the raw loader — same
//     dequant math, same FP op order, bit-identical output either way.
//
// EXACTNESS: (q-8) is exact in int8; s32 mma accumulate is exact; only the final f32
// (d_w * d_act * s32) reduction ORDER differs from qmatvec_gemm_q4_0's tiling reduction -> NOT
// bit-identical to the hand-rolled GEMM, gated as its own numeric config behind MEMRA_PP_Q4MMQ
// with the full exactness battery (same discipline as the Q8_0 / k-quant / W4A8 MMQ arms).
//
// C-ABI: memra_mmq_q4_0 (+ memra_mmq_q4_0_act_bytes). Compiled into libmemra_mmq.a, called via FFI.

#include <cuda_runtime.h>
#include <cuda_fp16.h>
#include <cstdint>
#include <cstdlib>
#include <cstdio>

#include "mmq_common.cuh"

// CLC (clusterlaunchcontrol.try_cancel) work-stealing needs SM_100+ and the CUDA 13+
// libcu++ PTX wrappers. CUDA 12.8 supports sm_120a but does not ship those wrappers, so it
// compiles the bit-identical static scheduler below instead. Gate on __CUDA_ARCH_LIST__
// (defined in BOTH host and device passes for single-gencode builds, unlike __CUDA_ARCH__)
// so sm_89/90a builds never see the libcu++ CLC externs.
#if defined(__CUDACC_VER_MAJOR__) && (__CUDACC_VER_MAJOR__ >= 13) && \
        defined(__CUDA_ARCH_LIST__) && (__CUDA_ARCH_LIST__ >= 1000)
#define MMQ_CLC_AVAILABLE 1
#include <cuda/ptx>
#endif

// ======================= ggml constants/macros (vendored) =======================
#define QK4_0 32
#define QI4_0 4                  // QK4_0 / (4 * QR4_0), QR4_0 == 2
#define QI8_0 8
// QI8_1 / MMQ_TILE_Y_K now come from mmq_common.cuh.

// MMQ tile constants (mmq.cuh) — q4_0 shares the Q8_0 x-tile layout (int8 quants + float scales).
#define MMQ_ITER_K    256
// x-tile stride: 2*MMQ_TILE_NE_K int8-as-int quants + 2*MMQ_TILE_NE_K/QI8_0 float scales + 4 pad.
#define MMQ_MMA_TILE_X_K_Q8_0 (2 * MMQ_TILE_NE_K + 2 * MMQ_TILE_NE_K / QI8_0 + 4)  // 76

// launch constants (same 128x128 / 8-warp tile as the sibling vendor kernels).
#define MMQ_NWARPS    8
#define MMQ_Y         128

// get_int_b2 now lives in mmq_common.cuh. Alignment fact for THIS qtype: raw q4_0 qs starts at
// +2 inside an 18B block — only 2B alignment is guaranteed, so get_int_b2 (not get_int_b4).

// ======================= weight / activation block structs =======================
// block_q4_0 (ggml-common.h): 18 bytes = fp16 block scale + 32 packed 4-bit quants.
typedef struct {
    half    d;
    uint8_t qs[QK4_0 / 2];
} block_q4_0;
static_assert(sizeof(block_q4_0) == 18, "wrong q4_0 block size/padding");

// struct block_q8_1_mmq now lives in mmq_common.cuh. Layout fact for THIS TU: D4 — 4x float
// scale (d4[], no sum term), written by quantize_mmq_q8_1<D4>.

// ======================= mma.cuh: tile<>, loads, int8 mma =======================
// Shared int8 tile machinery now lives in mmq_mma_i8.cuh (memra-owned).
#include "mmq_mma_i8.cuh"

using namespace ggml_cuda_mma;

// ======================= load_tiles_q4_0 (mmq.cuh, TURING_MMA branch) =======================
// Packed nibbles -> int8 at tile load: low nibbles at kbx*(2*QI4_0)+kqsx, high nibbles at +QI4_0
// (natural v0..v31 order — byte j holds value j low / value j+16 high). The -8 zero-point is
// folded here via __vsubss4, so the D4 epilogue is plain C*dA*dB. x_df: per-32-block float scale.
// One call loads mmq_y rows x (2*MMQ_TILE_NE_K ints = 256 int8 = 8 q4_0 blocks).
//
// is_rp selects memra's MEMRA_Q4RP split-plane layout: qs plane (16B/block, contiguous, 4B-aligned)
// at x, fp16 d plane (dense) at x_d. Raw ggml 18B blocks otherwise (x_d unused). Same dequant
// math and FP op order either way -> bit-identical output.
template <int mmq_y, bool need_check, bool is_rp>
static __device__ __forceinline__ void load_tiles_q4_0(
        const char * __restrict__ x, const char * __restrict__ x_d, int * __restrict__ x_tile,
        const int kbx0, const int i_max, const int stride) {
    constexpr int nwarps = MMQ_NWARPS;
    constexpr int warp_size = MMQ_WARP_SIZE;

    int   * x_qs = (int   *)  x_tile;
    float * x_df = (float *) (x_tile + 2 * MMQ_TILE_NE_K);

    const int txi  = threadIdx.x;
    const int kbx  = txi / QI4_0;    // 0..7 (8 q4_0 blocks per warp pass)
    const int kqsx = txi % QI4_0;    // 0..3 (4 packed-nibble ints per block)

#pragma unroll
    for (int i0 = 0; i0 < mmq_y; i0 += nwarps) {
        int i = i0 + threadIdx.y;
        if (need_check) { i = min(i, i_max); }

        int qs0;
        if constexpr (is_rp) {
            const size_t ib = (size_t) (kbx0 + kbx) + (size_t) i * stride;
            qs0 = ((const int *) (x + ib * 16))[kqsx];
        } else {
            const block_q4_0 * bxi = (const block_q4_0 *) x + kbx0 + i * stride + kbx;
            qs0 = get_int_b2(bxi->qs, kqsx);
        }

        x_qs[i * MMQ_MMA_TILE_X_K_Q8_0 + kbx * (2 * QI4_0) + kqsx + 0] =
            __vsubss4((qs0 >> 0) & 0x0F0F0F0F, 0x08080808);
        x_qs[i * MMQ_MMA_TILE_X_K_Q8_0 + kbx * (2 * QI4_0) + kqsx + QI4_0] =
            __vsubss4((qs0 >> 4) & 0x0F0F0F0F, 0x08080808);
    }

    constexpr int blocks_per_tile_x_row = MMQ_TILE_NE_K / QI4_0;       // 8
    constexpr int rows_per_warp = warp_size / blocks_per_tile_x_row;   // 4
    const int kbxd = threadIdx.x % blocks_per_tile_x_row;              // 0..7

#pragma unroll
    for (int i0 = 0; i0 < mmq_y; i0 += nwarps * rows_per_warp) {
        int i = i0 + threadIdx.y * rows_per_warp + threadIdx.x / blocks_per_tile_x_row;
        if (need_check) { i = min(i, i_max); }

        half d;
        if constexpr (is_rp) {
            const size_t ib = (size_t) (kbx0 + kbxd) + (size_t) i * stride;
            d = ((const half *) x_d)[ib];
        } else {
            const block_q4_0 * bxi = (const block_q4_0 *) x + kbx0 + i * stride + kbxd;
            d = bxi->d;
        }
        x_df[i * MMQ_MMA_TILE_X_K_Q8_0 + kbxd] = __half2float(d);
    }
}

// ======================= vec_dot_q8_0_q8_1_mma D4 (mmq.cuh, TURING branch) =======================
// Identical to the Q8_0 file — the x-tile is already int8 with per-32 float scales, so Q4_0 rides
// the same int8 m16n8k32 mma + C*dA*dB epilogue (D4, no sum term).
template <int mmq_x, int mmq_y>
static __device__ __forceinline__ void vec_dot_q8_0_q8_1_mma(
        const int * __restrict__ x, const int * __restrict__ y, float * __restrict__ sum, const int k00) {
    typedef tile<16, 8, int> tile_A;
    typedef tile< 8, 8, int> tile_B;
    typedef tile<16, 8, int> tile_C;

    constexpr int granularity = mmq_get_granularity_device(mmq_x);
    constexpr int rows_per_warp = 2 * granularity;
    constexpr int ntx = rows_per_warp / tile_C::I; // Number of x minitiles per warp.

    y += (threadIdx.y % ntx) * (tile_C::J * MMQ_TILE_Y_K);

    const int   * x_qs = (const int   *) x;
    const float * x_df = (const float *) x_qs + 2 * MMQ_TILE_NE_K;
    const int   * y_qs = (const int   *) y + 4;
    const float * y_df = (const float *) y;

    tile_A A[ntx][MMQ_TILE_NE_K / QI8_0];
    float dA[ntx][tile_C::ne / 2][MMQ_TILE_NE_K / QI8_0];

    const int i0 = (threadIdx.y / ntx) * rows_per_warp;

#pragma unroll
    for (int n = 0; n < ntx; ++n) {
#pragma unroll
        for (int k01 = 0; k01 < MMQ_TILE_NE_K; k01 += QI8_0) {
            const int k0 = k00 + k01;
            load_ldmatrix(A[n][k01/QI8_0], x_qs + (i0 + n*tile_A::I)*MMQ_MMA_TILE_X_K_Q8_0 + k0, MMQ_MMA_TILE_X_K_Q8_0);
        }

#pragma unroll
        for (int l = 0; l < tile_C::ne/2; ++l) {
            const int i = i0 + n*tile_A::I + tile_C::get_i(2*l);
#pragma unroll
            for (int k01 = 0; k01 < MMQ_TILE_NE_K; k01 += QI8_0) {
                const int k0 = k00 + k01;
                dA[n][l][k01/QI8_0] = x_df[i*MMQ_MMA_TILE_X_K_Q8_0 + k0/QI8_0];
            }
        }
    }

#pragma unroll
    for (int j0 = 0; j0 < mmq_x; j0 += ntx*tile_C::J) {
#pragma unroll
        for (int k01 = 0; k01 < MMQ_TILE_NE_K; k01 += QI8_0) {
            tile_B B;
            float dB[tile_C::ne/2];

            load_generic(B, y_qs + j0*MMQ_TILE_Y_K + k01, MMQ_TILE_Y_K); // faster than load_ldmatrix

#pragma unroll
            for (int l = 0; l < tile_C::ne/2; ++l) {
                const int j = j0 + tile_C::get_j(l);
                dB[l] = y_df[j*MMQ_TILE_Y_K + k01/QI8_1];
            }

#pragma unroll
            for (int n = 0; n < ntx; ++n) {
                tile_C C;
                mma(C, A[n][k01/QI8_0], B);

#pragma unroll
                for (int l = 0; l < tile_C::ne; ++l) {
                    sum[(j0/tile_C::J + n)*tile_C::ne + l] += C.x[l]*dA[n][l/2][k01/QI8_0]*dB[l%2];
                }
            }
        }
    }
}

// ======================= mmq_write_back_mma (mmq.cuh) =======================
template <int mmq_x, int mmq_y, bool need_check>
static __device__ __forceinline__ void mmq_write_back_q4_0(
        const float * __restrict__ sum, const int * __restrict__ ids_dst, float * __restrict__ dst,
        const int stride, const int i_max, const int j_max) {
    constexpr int granularity = mmq_get_granularity_device(mmq_x);
    constexpr int nwarps = MMQ_NWARPS;
    typedef tile<16, 8, int> tile_C;
    constexpr int rows_per_warp = 2 * granularity;
    constexpr int ntx = rows_per_warp / tile_C::I;

    const int i0 = (threadIdx.y / ntx) * (ntx * tile_C::I);
    static_assert(nwarps * tile_C::I == mmq_y, "nwarps*tile_C::I != mmq_y");

#pragma unroll
    for (int j0 = 0; j0 < mmq_x; j0 += ntx * tile_C::J) {
#pragma unroll
        for (int n = 0; n < ntx; ++n) {
#pragma unroll
            for (int l = 0; l < tile_C::ne; ++l) {
                const int j = j0 + (threadIdx.y % ntx) * tile_C::J + tile_C::get_j(l);
                if (j > j_max) { continue; }
                const int i = i0 + n * tile_C::I + tile_C::get_i(l);
                if (need_check && i > i_max) { continue; }
                dst[ids_dst[j] * stride + i] = sum[(j0 / tile_C::J + n) * tile_C::ne + l];
            }
        }
    }
}

// ======================= mul_mat_q_process_tile (q4_0) =======================
// `fixup`: stream-k partial tile — raw sums go to tmp_fixup[blockIdx.x slot] instead of dst
// (the fixup kernel folds them; layout [block][j][i] mirrors mmq_write_back's enumeration).
template <int mmq_x, bool need_check, bool is_rp, bool fixup>
static __device__ __forceinline__ void mul_mat_q_process_tile_q4_0(
        const char * __restrict__ x, const char * __restrict__ x_d, const int offset_x,
        const int * __restrict__ y, const int * __restrict__ ids_dst, float * __restrict__ dst,
        float * __restrict__ tmp_fixup,
        const int stride_row_x, const int ncols_y, const int stride_col_dst,
        const int tile_x_max_i, const int tile_y_max_j, const int kb0_start, const int kb0_stop) {
    constexpr int warp_size = MMQ_WARP_SIZE;
    constexpr int nwarps    = MMQ_NWARPS;
    constexpr int qk        = QK4_0;                      // 32
    constexpr int mmq_y     = MMQ_Y;

    extern __shared__ int data_mul_mat_q[];
    int * tile_y = data_mul_mat_q + mmq_x;
    int * tile_x = tile_y + GGML_PAD(mmq_x * MMQ_TILE_Y_K, nwarps * warp_size);

    constexpr int ne_block        = 4 * QK8_1;                  // 128 values per block_q8_1_mmq
    constexpr int ITER_K          = MMQ_ITER_K;                 // 256
    constexpr int blocks_per_iter = ITER_K / qk;                // 8 q4_0 blocks per iteration

    float sum[mmq_x * mmq_y / (nwarps * warp_size)] = {0.0f};

    constexpr int sz = sizeof(block_q8_1_mmq) / sizeof(int); // == MMQ_TILE_Y_K (36)

    for (int kb0 = kb0_start; kb0 < kb0_stop; kb0 += blocks_per_iter) {
        load_tiles_q4_0<mmq_y, need_check, is_rp>(x, x_d, tile_x, offset_x + kb0, tile_x_max_i, stride_row_x);
        {
            const int * by0 = y + ncols_y * (kb0 * qk / ne_block) * sz;
#pragma unroll
            for (int l0 = 0; l0 < mmq_x * MMQ_TILE_Y_K; l0 += nwarps * warp_size) {
                int l = l0 + threadIdx.y * warp_size + threadIdx.x;
                tile_y[l] = by0[l];
            }
        }
        __syncthreads();
        vec_dot_q8_0_q8_1_mma<mmq_x, mmq_y>(tile_x, tile_y, sum, 0);
        __syncthreads();
        {
            const int * by0 = y + ncols_y * ((kb0 * qk / ne_block) * sz + sz);
#pragma unroll
            for (int l0 = 0; l0 < mmq_x * MMQ_TILE_Y_K; l0 += nwarps * warp_size) {
                int l = l0 + threadIdx.y * warp_size + threadIdx.x;
                tile_y[l] = by0[l];
            }
        }
        __syncthreads();
        vec_dot_q8_0_q8_1_mma<mmq_x, mmq_y>(tile_x, tile_y, sum, MMQ_TILE_NE_K);
        __syncthreads();
    }

    if (fixup) {
        // raw partials to this block's slot; same (j0,n,l) enumeration as mmq_write_back.
        constexpr int granularity = mmq_get_granularity_device(mmq_x);
        typedef tile<16, 8, int> tile_C;
        constexpr int rows_per_warp = 2 * granularity;
        constexpr int ntx_w = rows_per_warp / tile_C::I;
        const int i0 = (threadIdx.y / ntx_w) * (ntx_w * tile_C::I);
        float * tf = tmp_fixup + (size_t) blockIdx.x * (mmq_x * mmq_y);
#pragma unroll
        for (int j0 = 0; j0 < mmq_x; j0 += ntx_w * tile_C::J) {
#pragma unroll
            for (int n = 0; n < ntx_w; ++n) {
#pragma unroll
                for (int l = 0; l < tile_C::ne; ++l) {
                    const int j = j0 + (threadIdx.y % ntx_w) * tile_C::J + tile_C::get_j(l);
                    const int i = i0 + n * tile_C::I + tile_C::get_i(l);
                    tf[j * mmq_y + i] = sum[(j0 / tile_C::J + n) * tile_C::ne + l];
                }
            }
        }
    } else {
        mmq_write_back_q4_0<mmq_x, mmq_y, need_check>(sum, ids_dst, dst, stride_col_dst, tile_x_max_i, tile_y_max_j);
    }
}

// ======================= mul_mat_q (conventional xy-tiling) =======================
// Grid: (nty = ceil(nrows_x/mmq_y), ntx = ceil(ncols_dst/mmq_x), 1). One tile per CTA.
template <int mmq_x, bool need_check, bool is_rp>
__launch_bounds__(MMQ_WARP_SIZE * MMQ_NWARPS, 1)
static __global__ void mul_mat_q_q4_0(
        const char * __restrict__ x, const char * __restrict__ x_d, const int * __restrict__ y,
        float * __restrict__ dst, const int nrows_x, const int ncols_dst, const int stride_row_x,
        const int ncols_y, const int stride_col_dst, const int blocks_per_ne00) {
    constexpr int nwarps = MMQ_NWARPS;
    constexpr int warp_size = MMQ_WARP_SIZE;
    constexpr int mmq_y = MMQ_Y;

    extern __shared__ int ids_dst_shared[];
#pragma unroll
    for (int j0 = 0; j0 < mmq_x; j0 += nwarps * warp_size) {
        const int j = j0 + threadIdx.y * warp_size + threadIdx.x;
        if (j0 + nwarps * warp_size > mmq_x && j >= mmq_x) { break; }
        ids_dst_shared[j] = j;
    }
    __syncthreads();

    const int jt = blockIdx.y; // n-token tile
    const int it = blockIdx.x; // out-row tile

    const int col_diff = ncols_dst;
    const int offset_y   = (jt * mmq_x) * (sizeof(block_q8_1_mmq) / sizeof(int));
    // 64-bit offset_dst (audit Q7, 2026-08-05): wraps at n_tokens*out_f >= 2^31 — see mmq_q8_0.cu.
    const int64_t offset_dst = (int64_t) jt * mmq_x * stride_col_dst + (int64_t) it * mmq_y;

    const int tile_x_max_i = nrows_x  - it * mmq_y - 1;
    const int tile_y_max_j = col_diff - jt * mmq_x - 1;

    const int offset_x = it * mmq_y * stride_row_x;

    mul_mat_q_process_tile_q4_0<mmq_x, need_check, is_rp, false>(
        x, x_d, offset_x, y + offset_y, ids_dst_shared, dst + offset_dst, nullptr,
        stride_row_x, ncols_y, stride_col_dst, tile_x_max_i, tile_y_max_j, 0, blocks_per_ne00);
}

// ======================= mul_mat_q CLC work-stealing (perf-frontier lever #1) =======================
// clusterlaunchcontrol.try_cancel hardware block-stealing over the SAME (it, jt) tile grid as the
// static kernel: a block finishes its home tile, then atomically cancels one not-yet-launched
// block and takes over that block's tile coordinates. Every tile still computes its FULL k range
// inside ONE block with the EXACT per-tile math and accumulation order of mul_mat_q_q4_0 (same
// process_tile call, write_back path, no fixup, no k split) — stealing changes WHICH SM runs a
// tile, never tile-internal order. Deterministic in RESULT, opportunistic in SCHEDULE: the legal
// stream-K (the sk arm's partial-sum fold order is a band class; this form is bit-identical to
// xy-tiling by construction). Attacks the same tail-wave/wave-quantization loss sk was built for.
// try_cancel is issued BEFORE the tile mainloop (the CUTLASS SM120 pingpong scheduler pattern,
// CUDA 13.3 PG §4.12) so the cancellation DMA overlaps compute; the response is consumed only
// after the mbarrier transaction completes. On-device receipts (sm_120a, RTX 5090):
// research/perf-frontier-20260802/ptxprobe/clc_test.cu (4096 blocks, every index exactly once)
// + this lane's 2D-grid steal-count probes (research/clc-mmq-20260802/).
#ifdef MMQ_CLC_AVAILABLE
template <int mmq_x, bool need_check, bool is_rp>
__launch_bounds__(MMQ_WARP_SIZE * MMQ_NWARPS, 1)
static __global__ void mul_mat_q_q4_0_clc(
        const char * __restrict__ x, const char * __restrict__ x_d, const int * __restrict__ y,
        float * __restrict__ dst, const int nrows_x, const int ncols_dst, const int stride_row_x,
        const int ncols_y, const int stride_col_dst, const int blocks_per_ne00) {
    constexpr int nwarps = MMQ_NWARPS;
    constexpr int warp_size = MMQ_WARP_SIZE;
    constexpr int mmq_y = MMQ_Y;

    // ids_dst identity map is tile-invariant: init once, survives across stolen tiles (the tile
    // smem buffers start at data_mul_mat_q + mmq_x, so process_tile never overwrites it).
    extern __shared__ int ids_dst_shared[];
#pragma unroll
    for (int j0 = 0; j0 < mmq_x; j0 += nwarps * warp_size) {
        const int j = j0 + threadIdx.y * warp_size + threadIdx.x;
        if (j0 + nwarps * warp_size > mmq_x && j >= mmq_x) { break; }
        ids_dst_shared[j] = j;
    }

    __shared__ uint4    clc_response;
    __shared__ uint64_t clc_bar;
    int clc_phase = 0;
    if (threadIdx.x == 0 && threadIdx.y == 0) {
        cuda::ptx::mbarrier_init(&clc_bar, 1);
    }

    int it = blockIdx.x; // out-row tile (home assignment; stolen values after cancel)
    int jt = blockIdx.y; // n-token tile
    while (true) {
        __syncthreads();  // publishes mbarrier init / orders prior-round response reads
        if (threadIdx.x == 0 && threadIdx.y == 0) {
            cuda::ptx::fence_proxy_async_generic_sync_restrict(
                cuda::ptx::sem_acquire, cuda::ptx::space_cluster, cuda::ptx::scope_cluster);
            cuda::ptx::clusterlaunchcontrol_try_cancel(&clc_response, &clc_bar);
            cuda::ptx::mbarrier_arrive_expect_tx(
                cuda::ptx::sem_relaxed, cuda::ptx::scope_cta, cuda::ptx::space_shared,
                &clc_bar, sizeof(uint4));
        }

        // ---- the tile: IDENTICAL body + offsets to mul_mat_q_q4_0 ----
        const int offset_y   = (jt * mmq_x) * (sizeof(block_q8_1_mmq) / sizeof(int));
        // 64-bit offset_dst (audit Q7): same wrap as the static kernel above.
        const int64_t offset_dst = (int64_t) jt * mmq_x * stride_col_dst + (int64_t) it * mmq_y;
        const int tile_x_max_i = nrows_x   - it * mmq_y - 1;
        const int tile_y_max_j = ncols_dst - jt * mmq_x - 1;
        const int offset_x = it * mmq_y * stride_row_x;

        mul_mat_q_process_tile_q4_0<mmq_x, need_check, is_rp, false>(
            x, x_d, offset_x, y + offset_y, ids_dst_shared, dst + offset_dst, nullptr,
            stride_row_x, ncols_y, stride_col_dst, tile_x_max_i, tile_y_max_j,
            0, blocks_per_ne00);

        while (!cuda::ptx::mbarrier_try_wait_parity(
                cuda::ptx::sem_acquire, cuda::ptx::scope_cta, &clc_bar, clc_phase)) {}
        clc_phase ^= 1;
        if (!cuda::ptx::clusterlaunchcontrol_query_cancel_is_canceled(clc_response)) { break; }
        it = cuda::ptx::clusterlaunchcontrol_query_cancel_get_first_ctaid_x<int>(clc_response);
        jt = cuda::ptx::clusterlaunchcontrol_query_cancel_get_first_ctaid_y<int>(clc_response);
        cuda::ptx::fence_proxy_async_generic_sync_restrict(
            cuda::ptx::sem_release, cuda::ptx::space_shared, cuda::ptx::scope_cluster);
    }
}
#endif // MMQ_CLC_AVAILABLE

// ======================= mul_mat_q stream-k (small-batch tail-wave fix) =======================
// llama mmq.cuh stream-k port, 2D case (no channels/samples/experts): the kbc walk splits the
// (it, jt, kb0) work space evenly across gridDim.x blocks; interior tiles write dst directly,
// a block's trailing partial tile writes raw sums to tmp_fixup and the fixup kernel folds
// them. Engaged only when xy-tiling wave efficiency < 90% (host gate) — the T=512-class
// pp regime where small-out_f GEMMs strand 20-30% of SMs (2026-07-23: 175.9us vs llama
// 144.3us med per GEMM at d512). Partial-sum fold order differs from tiling -> band class.
template <int mmq_x, bool need_check, bool is_rp>
__launch_bounds__(MMQ_WARP_SIZE * MMQ_NWARPS, 1)
static __global__ void mul_mat_q_q4_0_sk(
        const char * __restrict__ x, const char * __restrict__ x_d, const int * __restrict__ y,
        float * __restrict__ dst, float * __restrict__ tmp_fixup,
        const int nrows_x, const int ncols_dst, const int stride_row_x,
        const int ncols_y, const int stride_col_dst, const int blocks_per_ne00) {
    constexpr int nwarps = MMQ_NWARPS;
    constexpr int warp_size = MMQ_WARP_SIZE;
    constexpr int mmq_y = MMQ_Y;
    constexpr int blocks_per_iter = MMQ_ITER_K / QK4_0;   // 8

    extern __shared__ int ids_dst_shared[];
#pragma unroll
    for (int j0 = 0; j0 < mmq_x; j0 += nwarps * warp_size) {
        const int j = j0 + threadIdx.y * warp_size + threadIdx.x;
        if (j0 + nwarps * warp_size > mmq_x && j >= mmq_x) { break; }
        ids_dst_shared[j] = j;
    }
    __syncthreads();

    const int nty = (nrows_x   + mmq_y - 1) / mmq_y;
    const int ntx = (ncols_dst + mmq_x - 1) / mmq_x;

    // kbc == k-block index in the continuous (it, jt, kb0) space.
    int64_t kbc      = (int64_t) blockIdx.x       * ntx * nty * blocks_per_ne00 / gridDim.x;
    int64_t kbc_stop = (int64_t)(blockIdx.x + 1)  * ntx * nty * blocks_per_ne00 / gridDim.x;
    kbc      -= (kbc      % blocks_per_ne00) % blocks_per_iter;
    kbc_stop -= (kbc_stop % blocks_per_ne00) % blocks_per_iter;

    int kb0_start = (int)(kbc % blocks_per_ne00);
    int kb0_stop  = (int) min((int64_t) blocks_per_ne00, kb0_start + kbc_stop - kbc);
    while (kbc < kbc_stop && kb0_stop == blocks_per_ne00) {
        // interior: this block finishes the tile -> write dst directly.
        const int tile = (int)(kbc / blocks_per_ne00);
        const int jt = tile % ntx;
        const int it = tile / ntx;
        const int offset_y   = (jt * mmq_x) * (sizeof(block_q8_1_mmq) / sizeof(int));
        // 64-bit offset_dst (audit Q7): same wrap as the static kernel above.
        const int64_t offset_dst = (int64_t) jt * mmq_x * stride_col_dst + (int64_t) it * mmq_y;
        const int tile_x_max_i = nrows_x   - it * mmq_y - 1;
        const int tile_y_max_j = ncols_dst - jt * mmq_x - 1;
        const int offset_x = it * mmq_y * stride_row_x;

        mul_mat_q_process_tile_q4_0<mmq_x, need_check, is_rp, false>(
            x, x_d, offset_x, y + offset_y, ids_dst_shared, dst + offset_dst, nullptr,
            stride_row_x, ncols_y, stride_col_dst, tile_x_max_i, tile_y_max_j,
            kb0_start, kb0_stop);

        kbc += blocks_per_ne00;
        kbc -= kbc % blocks_per_ne00;
        kb0_start = 0;
        kb0_stop  = (int) min((int64_t) blocks_per_ne00, kbc_stop - kbc);
    }

    if (kbc >= kbc_stop) { return; }

    // trailing partial tile -> raw sums to the fixup buffer (folded by the fixup kernel).
    const int tile = (int)(kbc / blocks_per_ne00);
    const int jt = tile % ntx;
    const int it = tile / ntx;
    const int offset_y   = (jt * mmq_x) * (sizeof(block_q8_1_mmq) / sizeof(int));
    // 64-bit offset_dst (audit Q7): same wrap as the static kernel above.
    const int64_t offset_dst = (int64_t) jt * mmq_x * stride_col_dst + (int64_t) it * mmq_y;
    const int tile_x_max_i = nrows_x   - it * mmq_y - 1;
    const int tile_y_max_j = ncols_dst - jt * mmq_x - 1;
    const int offset_x = it * mmq_y * stride_row_x;

    mul_mat_q_process_tile_q4_0<mmq_x, need_check, is_rp, true>(
        x, x_d, offset_x, y + offset_y, ids_dst_shared, dst + offset_dst, tmp_fixup,
        stride_row_x, ncols_y, stride_col_dst, tile_x_max_i, tile_y_max_j,
        kb0_start, (int)(kb0_start + kbc_stop - kbc));
}

// Fixup: fold partial sums from blocks whose range ENDED mid-tile into the tiles they
// started (2D port of llama mul_mat_q_stream_k_fixup; half the warps of the GEMM kernel).
template <int mmq_x, bool need_check>
__launch_bounds__(MMQ_WARP_SIZE * (MMQ_NWARPS / 2), 1)
static __global__ void mul_mat_q_q4_0_sk_fixup(
        float * __restrict__ dst, const float * __restrict__ tmp_last_tile,
        const int nrows_x, const int ncols_dst, const int stride_col_dst,
        const int blocks_per_ne00, const int sk_blocks) {
    constexpr int mmq_y = MMQ_Y;
    constexpr int blocks_per_iter = MMQ_ITER_K / QK4_0;
    constexpr int nwarps = MMQ_NWARPS / 2;
    constexpr int warp_size = MMQ_WARP_SIZE;

    float sum[mmq_x / nwarps] = {0.0f};
    const int i = blockIdx.y * warp_size + threadIdx.x;
    const int nty = (nrows_x   + mmq_y - 1) / mmq_y;
    const int ntx = (ncols_dst + mmq_x - 1) / mmq_x;
    const int bidx0 = blockIdx.x;

    int64_t kbc0      = (int64_t) bidx0      * ntx * nty * blocks_per_ne00 / sk_blocks;
    int64_t kbc0_stop = (int64_t)(bidx0 + 1) * ntx * nty * blocks_per_ne00 / sk_blocks;
    kbc0      -= (kbc0      % blocks_per_ne00) % blocks_per_iter;
    kbc0_stop -= (kbc0_stop % blocks_per_ne00) % blocks_per_iter;

    const bool did_not_have_any_data   = kbc0 == kbc0_stop;
    const bool wrote_beginning_of_tile = kbc0 % blocks_per_ne00 == 0;
    const bool did_not_write_last      = kbc0 / blocks_per_ne00 == kbc0_stop / blocks_per_ne00
                                         && kbc0_stop % blocks_per_ne00 != 0;
    if (did_not_have_any_data || wrote_beginning_of_tile || did_not_write_last) { return; }

    bool any_fixup = false;
    int bidx = bidx0 - 1;
    int64_t kbc_stop = kbc0;
    while (true) {
        int64_t kbc = (int64_t) bidx * ntx * nty * blocks_per_ne00 / sk_blocks;
        kbc -= (kbc % blocks_per_ne00) % blocks_per_iter;
        if (kbc == kbc_stop) { bidx--; kbc_stop = kbc; continue; }
        any_fixup = true;
#pragma unroll
        for (int j0 = 0; j0 < mmq_x; j0 += nwarps) {
            const int j = j0 + threadIdx.y;
            sum[j0 / nwarps] += tmp_last_tile[(size_t) bidx * (mmq_x * mmq_y) + j * mmq_y + i];
        }
        if (kbc % blocks_per_ne00 == 0 || kbc / blocks_per_ne00 < kbc0 / blocks_per_ne00) {
            break;
        }
        bidx--;
        kbc_stop = kbc;
    }
    if (!any_fixup) { return; }

    const int tile = (int)(kbc0 / blocks_per_ne00);
    const int jt = tile % ntx;
    const int it = tile / ntx;
    dst += jt * mmq_x * stride_col_dst + it * mmq_y;
    const int i_max = nrows_x   - it * mmq_y - 1;
    const int j_max = ncols_dst - jt * mmq_x - 1;
    if (need_check && i > i_max) { return; }
#pragma unroll
    for (int j0 = 0; j0 < mmq_x; j0 += nwarps) {
        const int j = j0 + threadIdx.y;
        if (j > j_max) { return; }
        dst[j * stride_col_dst + i] += sum[j0 / nwarps];
    }
}

// ======================= activation quantizer (quantize.cu, D4 layout) =======================
// f32 -> block_q8_1_mmq with a symmetric FLOAT scale d per 32 values (NO sum term). llama maps
// GGML_TYPE_Q4_0 to the same D4 layout as Q8_0 (the -8 zero-point is folded into the weight tile).
static __global__ void quantize_mmq_q8_1_d4_q4_0(
        const float * __restrict__ x, void * __restrict__ vy,
        const int64_t ne00, const int64_t s01, const int64_t ne0, const int ne1) {
    const int64_t i0 = ((int64_t) blockDim.x * blockIdx.y + threadIdx.x) * 4;
    if (i0 >= ne0) { return; }

    const int64_t i1 = blockIdx.x;
    const int64_t i00 = i0;
    const int64_t i01 = i1;

    const float4 * x4 = (const float4 *) x;
    block_q8_1_mmq * y = (block_q8_1_mmq *) vy;

    const int64_t ib  = (i0 / (4 * QK8_1)) * ne1 + blockIdx.x; // block index (k-major, then column)
    const int64_t iqs = i0 % (4 * QK8_1);                      // quant index in block

    const float4 xi = i0 < ne00 ? x4[(i01 * s01 + i00) / 4] : make_float4(0.0f, 0.0f, 0.0f, 0.0f);
    float amax = fabsf(xi.x);
    amax = fmaxf(amax, fabsf(xi.y));
    amax = fmaxf(amax, fabsf(xi.z));
    amax = fmaxf(amax, fabsf(xi.w));

    // Exchange max. abs. value between 8 threads (vals_per_scale/4 == 32/4 == 8).
#pragma unroll
    for (int offset = 32 / 8; offset > 0; offset >>= 1) {
        amax = fmaxf(amax, __shfl_xor_sync(0xFFFFFFFF, amax, offset, WARP_SIZE));
    }

    const float d_inv = 127.0f / amax;
    char4 q;
    q.x = roundf(xi.x * d_inv);
    q.y = roundf(xi.y * d_inv);
    q.z = roundf(xi.z * d_inv);
    q.w = roundf(xi.w * d_inv);

    char4 * yqs4 = (char4 *) y[ib].qs;
    yqs4[iqs / 4] = q;

    if (iqs % 32 != 0) { return; }

    const float d = amax == 0.0f ? 0.0f : 1.0f / d_inv;
    y[ib].d4[iqs / 32] = d;
}

// ======================= host launcher =======================
static size_t mmq_q4_0_nbytes_shared() {
    const size_t nbs_ids = (size_t) MMQ_X * sizeof(int);
    const size_t nbs_x   = (size_t) MMQ_Y * MMQ_MMA_TILE_X_K_Q8_0 * sizeof(int);
    const size_t nbs_y   = (size_t) MMQ_X * sizeof(block_q8_1_mmq);
    const size_t pad     = (size_t) MMQ_NWARPS * MMQ_WARP_SIZE * sizeof(int);
    return nbs_ids + nbs_x + GGML_PAD(nbs_y, pad);
}

// CLC work-stealing seam (perf-frontier lever #1, research/clc-mmq-20260802/): default STATIC
// xy-tiling; MEMRA_MMQ_CLC=1 swaps the static grid for the CLC pingpong kernel (same tile grid,
// bit-identical output — schedule-only change). memra_mmq_q4_0_set_clc(0|1) overrides the env
// deterministically for gates (the #23 lesson: a timing-picked arm can hide from correctness
// batteries — every arm must be forceable). -1 = env default.
[[maybe_unused]] static int g_mmq_clc_force = -1;   // read only on SM_100+ builds

[[maybe_unused]] static bool mmq_clc_on() {   // referenced only on SM_100+ builds
#ifdef MMQ_CLC_AVAILABLE
    if (g_mmq_clc_force >= 0) { return g_mmq_clc_force != 0; }
    static int env_on = -1;
    if (env_on < 0) {
        const char * ev = getenv("MEMRA_MMQ_CLC");
        env_on = (ev != nullptr && ev[0] == '1') ? 1 : 0;
    }
    return env_on != 0;
#else
    return false;
#endif
}

template <bool need_check, bool is_rp>
static int mmq_q4_0_launch(const char * W, const char * W_d, const int * y_q, float * y,
                           int in_f, int out_f, int n_tokens, cudaStream_t st) {
    const int stride_row_x    = in_f / QK4_0;   // block_q4_0 per weight row
    const int blocks_per_ne00 = in_f / QK4_0;
    const int stride_col_dst  = out_f;
    const int ncols_y         = n_tokens;

    const int nty = (out_f    + MMQ_Y - 1) / MMQ_Y;
    const int ntx = (n_tokens + MMQ_X - 1) / MMQ_X;
    const dim3 grid((unsigned) nty, (unsigned) ntx, 1);
    const dim3 block(MMQ_WARP_SIZE, MMQ_NWARPS, 1);
    const size_t smem = mmq_q4_0_nbytes_shared();

#ifdef MMQ_CLC_AVAILABLE
    if (mmq_clc_on()) {
        cudaFuncSetAttribute(mul_mat_q_q4_0_clc<MMQ_X, need_check, is_rp>,
                             cudaFuncAttributeMaxDynamicSharedMemorySize, smem);
        mul_mat_q_q4_0_clc<MMQ_X, need_check, is_rp><<<grid, block, smem, st>>>(
            W, W_d, y_q, y, out_f, n_tokens, stride_row_x, ncols_y, stride_col_dst, blocks_per_ne00);
        cudaError_t e = cudaGetLastError();
        if (e != cudaSuccess) { return 1000 + (int) e; }
        return 0;
    }
#endif
    cudaFuncSetAttribute(mul_mat_q_q4_0<MMQ_X, need_check, is_rp>,
                         cudaFuncAttributeMaxDynamicSharedMemorySize, smem);
    mul_mat_q_q4_0<MMQ_X, need_check, is_rp><<<grid, block, smem, st>>>(
        W, W_d, y_q, y, out_f, n_tokens, stride_row_x, ncols_y, stride_col_dst, blocks_per_ne00);
    cudaError_t e = cudaGetLastError();
    if (e != cudaSuccess) { return 1000 + (int) e; }
    return 0;
}

static int mmq_nsm() {
    static int nsm = 0;
    if (nsm == 0) {
        int dev = 0; cudaGetDevice(&dev);
        cudaDeviceGetAttribute(&nsm, cudaDevAttrMultiProcessorCount, dev);
        if (nsm <= 0) { nsm = 1; }
    }
    return nsm;
}

// Stream-k launcher: engages when xy-tiling wave efficiency < 90% (llama's gate); otherwise
// falls back to the (bit-identical) tiling launch. `fixup_scratch` >= memra_mmq_q4_0_fixup_bytes().
template <bool need_check, bool is_rp>
static int mmq_q4_0_launch_sk(const char * W, const char * W_d, const int * y_q, float * y,
                              float * fixup_scratch,
                              int in_f, int out_f, int n_tokens, cudaStream_t st) {
    if (fixup_scratch == nullptr) {
        return mmq_q4_0_launch<need_check, is_rp>(W, W_d, y_q, y, in_f, out_f, n_tokens, st);
    }
    const int nsm = mmq_nsm();
    const int nty = (out_f    + MMQ_Y - 1) / MMQ_Y;
    const int ntx = (n_tokens + MMQ_X - 1) / MMQ_X;
    const int ntiles = nty * ntx;
    const int stride_row_x    = in_f / QK4_0;
    const int blocks_per_ne00 = in_f / QK4_0;
    const int stride_col_dst  = out_f;
    const int ncols_y         = n_tokens;
    const dim3 grid((unsigned) nsm, 1, 1);
    const dim3 block(MMQ_WARP_SIZE, MMQ_NWARPS, 1);
    const size_t smem = mmq_q4_0_nbytes_shared();
    cudaFuncSetAttribute(mul_mat_q_q4_0_sk<MMQ_X, need_check, is_rp>,
                         cudaFuncAttributeMaxDynamicSharedMemorySize, smem);
    mul_mat_q_q4_0_sk<MMQ_X, need_check, is_rp><<<grid, block, smem, st>>>(
        W, W_d, y_q, y, fixup_scratch, out_f, n_tokens, stride_row_x, ncols_y,
        stride_col_dst, blocks_per_ne00);
    cudaError_t e = cudaGetLastError();
    if (e != cudaSuccess) { return 1000 + (int) e; }
    const bool fixup_needed = ((int64_t) ntiles * blocks_per_ne00) % nsm != 0;
    if (fixup_needed) {
        const dim3 grid_f((unsigned) nsm, MMQ_Y / MMQ_WARP_SIZE, 1);
        const dim3 block_f(MMQ_WARP_SIZE, MMQ_NWARPS / 2, 1);
        mul_mat_q_q4_0_sk_fixup<MMQ_X, need_check><<<grid_f, block_f, 0, st>>>(
            y, fixup_scratch, out_f, n_tokens, stride_col_dst, blocks_per_ne00, nsm);
        e = cudaGetLastError();
        if (e != cudaSuccess) { return 1000 + (int) e; }
    }
    return 0;
}

// ---- deterministic sk-vs-tiling selection (2026-08-14): these forms have different f32 fold
// orders, so a launch-time race is not a legal autotuner. The old first-call CUDA-event timing
// pick made identical independent boots choose different numerical programs. Keep the explicit
// MEMRA_MMQ_SK_FORM seam; without an explicit measured override, fail closed to the exact
// xy-tiling form. Hardware-specific defaults belong here only after their own on-rig gate.
static int mmq_sk_form_force() {
    static int force = -2;
    if (force == -2) {
        const char * ev = getenv("MEMRA_MMQ_SK_FORM");
        force = (ev == nullptr) ? -1 : (ev[0] == 's' ? 1 : 0);
    }
    return force;
}

static bool mmq_sk_form_default() {
    return false;
}

template <bool need_check, bool is_rp>
static int mmq_launch_either(bool sk, const char * W, const char * W_d, const int * y_q,
                             float * y, float * fx, int in_f, int out_f, int n_tokens,
                             cudaStream_t st) {
    if (sk) {
        return mmq_q4_0_launch_sk<need_check, is_rp>(W, W_d, y_q, y, fx, in_f, out_f, n_tokens, st);
    }
    return mmq_q4_0_launch<need_check, is_rp>(W, W_d, y_q, y, in_f, out_f, n_tokens, st);
}

template <bool need_check, bool is_rp>
static int mmq_gemm_selected(const char * W, const char * W_d, const int * y_q, float * y,
                             float * fx, int in_f, int out_f, int n_tokens, cudaStream_t st) {
    const int form_force = mmq_sk_form_force();
    const bool use_sk = form_force >= 0 ? form_force == 1 : mmq_sk_form_default();
    static int dbg = -1;
    if (dbg < 0) { const char * ev = getenv("MEMRA_MMQ_SK_DEBUG"); dbg = ev && ev[0] == '1'; }
    if (dbg) {
        fprintf(stderr, "[mmq-sk] in_f=%d out_f=%d m=%d nsm=%d source=%s -> %s\n",
                in_f, out_f, n_tokens, mmq_nsm(), form_force >= 0 ? "env" : "device",
                use_sk ? "SK" : "TILE");
    }
    return mmq_launch_either<need_check, is_rp>(use_sk,
        W, W_d, y_q, y, fx, in_f, out_f, n_tokens, st);
}


extern "C" {

// Fixup scratch bytes for the stream-k GEMM (one [MMQ_X x MMQ_Y] f32 slot per SM).
size_t memra_mmq_q4_0_fixup_bytes(void) {
    return (size_t) mmq_nsm() * MMQ_X * MMQ_Y * sizeof(float);
}

// Force the CLC work-stealing arm on (1) / off (0) / back to the MEMRA_MMQ_CLC env default (-1)
// — the deterministic gate/bench knob (kernel-check pins BOTH arms; see mmq_clc_on()).
// Returns 1 when the CLC kernel is compiled in (SM_100+ gencode), 0 on stub-class builds so
// callers can tell "forced" from "unavailable".
int memra_mmq_q4_0_set_clc(int force) {
    g_mmq_clc_force = force < 0 ? -1 : (force != 0 ? 1 : 0);
#ifdef MMQ_CLC_AVAILABLE
    return 1;
#else
    return 0;
#endif
}

// Stream-k GEMM entry: deterministic fail-closed sk-vs-tiling selection
// (MEMRA_MMQ_SK=0 upstream reverts wholesale; MEMRA_MMQ_SK_FORM pins either form).
int memra_mmq_q4_0_gemm_sk(const void * W_q4_0, const void * act_scratch, float * y,
                          void * fixup_scratch,
                          int in_f, int out_f, int n_tokens, void * stream, int rp) {
    cudaStream_t st = reinterpret_cast<cudaStream_t>(stream);
    const bool need_check = (out_f % MMQ_Y) != 0;
    // STREAM-K CONTRACT (#23, 2026-07-31): the kbc work-split is defined in whole
    // MMQ_ITER_K units. A ragged weight row (in_f % MMQ_ITER_K != 0, e.g. the 26B
    // shared-MLP down 2112 -> 66 blocks vs 8-block iters) produces sub-iter segments
    // the walk was never defined for — measured rel ~1.0 corruption on H100 while the
    // xy-tiling form is exact (kernel-check MMQ-Q4_0-RAGK pins this). Upstream llama
    // never hits this (its activation padding keeps rows iter-aligned); callers here
    // are also gated (mmq_supports in_f % 256), so this is defense-in-depth: ragged
    // shapes take the exact tiling form regardless of autotune or force knobs.
    if ((in_f / QK4_0) % (MMQ_ITER_K / QK4_0) != 0) {
        fixup_scratch = nullptr;
    }
    const int * y_q = (const int *) act_scratch;
    const char * W  = (const char *) W_q4_0;
    const char * W_d = W + (size_t) out_f * (size_t) (in_f / QK4_0) * 16;
    float * fx = (float *) fixup_scratch;
    if (fx == nullptr) {
        // no scratch -> tiling only
        if (rp) {
            return need_check
                ? mmq_q4_0_launch<true,  true>(W, W_d, y_q, y, in_f, out_f, n_tokens, st)
                : mmq_q4_0_launch<false, true>(W, W_d, y_q, y, in_f, out_f, n_tokens, st);
        }
        return need_check
            ? mmq_q4_0_launch<true,  false>(W, nullptr, y_q, y, in_f, out_f, n_tokens, st)
            : mmq_q4_0_launch<false, false>(W, nullptr, y_q, y, in_f, out_f, n_tokens, st);
    }
    if (rp) {
        return need_check
            ? mmq_gemm_selected<true,  true>(W, W_d, y_q, y, fx, in_f, out_f, n_tokens, st)
            : mmq_gemm_selected<false, true>(W, W_d, y_q, y, fx, in_f, out_f, n_tokens, st);
    }
    return need_check
        ? mmq_gemm_selected<true,  false>(W, nullptr, y_q, y, fx, in_f, out_f, n_tokens, st)
        : mmq_gemm_selected<false, false>(W, nullptr, y_q, y, fx, in_f, out_f, n_tokens, st);
}

// Bytes needed for the quantized activation buffer (block_q8_1_mmq stream): caller pre-allocs.
size_t memra_mmq_q4_0_act_bytes(int in_f, int n_tokens) {
    const int64_t ne10_padded = GGML_PAD((int64_t) in_f, MATRIX_ROW_PADDING);
    const int64_t nblocks = (int64_t) n_tokens * (ne10_padded / (4 * QK8_1));
    // +MMQ_X blocks: the mul_mat_q y-tile loader always reads a FULL mmq_x-column tile; for the
    // final k-block with n_tokens % MMQ_X != 0 that read runs past the last real column. Padding
    // the scratch keeps the overread mapped (values are garbage; write-back drops j > j_max).
    return (size_t) (nblocks + MMQ_X) * sizeof(block_q8_1_mmq);
}

// Quantize the f32 activation [n_tokens, in_f] into the block_q8_1_mmq (D4) scratch WITHOUT
// launching the GEMM — the quantize-once seam: q/k/v (and gate/up) share one input, so the
// caller quantizes once and feeds memra_mmq_q4_0_gemm per projection. Returns 0 or 2000+err.
int memra_mmq_q4_0_quant_act(const float * act_f32, void * act_scratch,
                            int in_f, int n_tokens, void * stream) {
    cudaStream_t st = reinterpret_cast<cudaStream_t>(stream);
    const int64_t ne10 = in_f;
    const int64_t ne10_padded = GGML_PAD(ne10, MATRIX_ROW_PADDING);
    const int64_t block_num_y = (ne10_padded + 4 * CUDA_QUANTIZE_BLOCK_SIZE_MMQ - 1) /
                                (4 * CUDA_QUANTIZE_BLOCK_SIZE_MMQ);
    const dim3 block_size(CUDA_QUANTIZE_BLOCK_SIZE_MMQ, 1, 1);
    const dim3 num_blocks((unsigned) n_tokens, (unsigned) block_num_y, 1);
    quantize_mmq_q8_1_d4_q4_0<<<num_blocks, block_size, 0, st>>>(
        act_f32, act_scratch, ne10, /*s01*/ in_f, ne10_padded, n_tokens);
    cudaError_t e = cudaGetLastError();
    if (e != cudaSuccess) { return 2000 + (int) e; }   // 2xxx = activation quantizer fault
    return 0;
}

// GEMM-only entry: y = pre-quantized act_scratch @ W^T (same tile as memra_mmq_q4_0).
int memra_mmq_q4_0_gemm(const void * W_q4_0, const void * act_scratch, float * y,
                       int in_f, int out_f, int n_tokens, void * stream, int rp) {
    cudaStream_t st = reinterpret_cast<cudaStream_t>(stream);
    const bool need_check = (out_f % MMQ_Y) != 0;
    const int * y_q = (const int *) act_scratch;
    const char * W  = (const char *) W_q4_0;
    const char * W_d = W + (size_t) out_f * (size_t) (in_f / QK4_0) * 16;  // rp d plane

    if (rp) {
        return need_check
            ? mmq_q4_0_launch<true,  true>(W, W_d, y_q, y, in_f, out_f, n_tokens, st)
            : mmq_q4_0_launch<false, true>(W, W_d, y_q, y, in_f, out_f, n_tokens, st);
    }
    return need_check
        ? mmq_q4_0_launch<true,  false>(W, nullptr, y_q, y, in_f, out_f, n_tokens, st)
        : mmq_q4_0_launch<false, false>(W, nullptr, y_q, y, in_f, out_f, n_tokens, st);
}

// Run the Q4_0 int8-MMA MMQ prefill GEMM. y[n_tokens, out_f] = act[n_tokens, in_f] @ W[out_f, in_f]^T.
//   W_q4_0 : rp == 0 -> raw ggml block_q4_0 weight rows (18B blocks, in_f/32 per row).
//            rp != 0 -> MEMRA_Q4RP split-plane repack: qs plane (out_f * in_f/32 * 16B, block-major)
//                       at W, fp16 d plane (dense) at W + out_f*(in_f/32)*16.
//   act_f32       : f32 activation [n_tokens, in_f].
//   y             : f32 output [n_tokens, out_f].
//   act_scratch   : pre-alloc'd >= memra_mmq_q4_0_act_bytes(in_f, n_tokens).
// Requires in_f % 32 == 0. Returns 0 on success, else (1000 + cudaError).
int memra_mmq_q4_0(const void * W_q4_0, const float * act_f32, float * y,
                  int in_f, int out_f, int n_tokens, void * act_scratch, void * stream, int rp) {
    int rc = memra_mmq_q4_0_quant_act(act_f32, act_scratch, in_f, n_tokens, stream);
    if (rc != 0) { return rc; }
    return memra_mmq_q4_0_gemm(W_q4_0, act_scratch, y, in_f, out_f, n_tokens, stream, rp);
}

} // extern "C"
