Solution:

module top_module(
    input in,
    input [1:0] state,
    output reg [1:0] next_state,
    output out); //

    parameter A=2'h0, B=2'h1, C=2'h2, D=2'h3;

    // State transition logic: next_state = f(state, in)
    always@(*)begin
        case(state)
            A: next_state= in? B:A;
            B: next_state= in? B:C;
            C: next_state= in? D:A;
            D: next_state= in? B:C;
        endcase
    end
    // Output logic:  out = f(state) for a Moore state machine
    assign out= (state== D);
endmodule
