<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>xmc_mpu_app.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cfafba98a580ce4b62f8a6fa96d7cbb0.html">example</a></li><li class="navelem"><a class="el" href="dir_5b7ea78f6ad81593e62e8d8fddc54f70.html">xmc_mpu</a></li><li class="navelem"><a class="el" href="dir_31329fe768881b01b366641a13e8f762.html">xmc_mpu_test_app</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xmc_mpu_app.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains example usage for Extended Memory Controller (XMC) and Memory Protection Unit (MPU) in C66x device on TDA2x and TDA3x platform.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;string.h&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__types_8h.html">ti/csl/csl_types.h</a>&gt;</code><br />
<code>#include &lt;ti/csl/soc.h&gt;</code><br />
<code>#include &lt;c6x.h&gt;</code><br />
<code>#include &lt;<a class="el" href="hw__types_8h.html">ti/csl/hw_types.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__edma_8h.html">ti/csl/csl_edma.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__arch_8h.html">ti/csl/arch/csl_arch.h</a>&gt;</code><br />
<code>#include &lt;ti/csl/example/utils/uart_console/inc/uartConfig.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a307b5da2d4ee4d67460842e2b1e514be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a307b5da2d4ee4d67460842e2b1e514be"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#a307b5da2d4ee4d67460842e2b1e514be">initMem</a> (uint32_t startAddr, uint32_t endAddr)</td></tr>
<tr class="memdesc:a307b5da2d4ee4d67460842e2b1e514be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize memory region specified by startAddr and endAddr. <br /></td></tr>
<tr class="separator:a307b5da2d4ee4d67460842e2b1e514be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8028fd630cbcc1a649acf1486c23e75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8028fd630cbcc1a649acf1486c23e75"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#aa8028fd630cbcc1a649acf1486c23e75">initAllMemory</a> ()</td></tr>
<tr class="memdesc:aa8028fd630cbcc1a649acf1486c23e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize memory regions under test. <br /></td></tr>
<tr class="separator:aa8028fd630cbcc1a649acf1486c23e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5adc4e3298cc7f2424ff3a9f2c8519"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa5adc4e3298cc7f2424ff3a9f2c8519"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#aaa5adc4e3298cc7f2424ff3a9f2c8519">setupXMC</a> ()</td></tr>
<tr class="memdesc:aaa5adc4e3298cc7f2424ff3a9f2c8519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up different regions in XMC with different access permissions. <br /></td></tr>
<tr class="separator:aaa5adc4e3298cc7f2424ff3a9f2c8519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa965fd3942dbfb2024ade1ed34cc28cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa965fd3942dbfb2024ade1ed34cc28cd"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#aa965fd3942dbfb2024ade1ed34cc28cd">setupL2MPU</a> ()</td></tr>
<tr class="memdesc:aa965fd3942dbfb2024ade1ed34cc28cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up different regions in L2RAM with different access permissions. <br /></td></tr>
<tr class="separator:aa965fd3942dbfb2024ade1ed34cc28cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acb261cb734b5cb3b3b92249a392d4b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#a2acb261cb734b5cb3b3b92249a392d4b">validateCpuReadAccess</a> (uint32_t startAddr, uint32_t endAddr)</td></tr>
<tr class="memdesc:a2acb261cb734b5cb3b3b92249a392d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validate CPU Read Access.  <a href="#a2acb261cb734b5cb3b3b92249a392d4b">More...</a><br /></td></tr>
<tr class="separator:a2acb261cb734b5cb3b3b92249a392d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f766f3a04a1e7f83f5e6feff6972196"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#a7f766f3a04a1e7f83f5e6feff6972196">validateCpuWriteAccess</a> (uint32_t startAddr, uint32_t endAddr)</td></tr>
<tr class="memdesc:a7f766f3a04a1e7f83f5e6feff6972196"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validate CPU Write Access.  <a href="#a7f766f3a04a1e7f83f5e6feff6972196">More...</a><br /></td></tr>
<tr class="separator:a7f766f3a04a1e7f83f5e6feff6972196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32cc1089f7205c80d95407ebf19276f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#ac32cc1089f7205c80d95407ebf19276f">validateAccessPermissions</a> (uint32_t cpuMode)</td></tr>
<tr class="memdesc:ac32cc1089f7205c80d95407ebf19276f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common implementation to check access permissions with specified CPU mode.  <a href="#ac32cc1089f7205c80d95407ebf19276f">More...</a><br /></td></tr>
<tr class="separator:ac32cc1089f7205c80d95407ebf19276f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7810885528b830b2d1148a4de5ce58f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#ad7810885528b830b2d1148a4de5ce58f">edmaTransfer2d</a> (uint32_t dst, uint32_t src, uint32_t x, uint32_t y)</td></tr>
<tr class="memdesc:ad7810885528b830b2d1148a4de5ce58f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure EDMA to transfer a 2D block. Function will configure, trigger and wait for transfer completion.  <a href="#ad7810885528b830b2d1148a4de5ce58f">More...</a><br /></td></tr>
<tr class="separator:ad7810885528b830b2d1148a4de5ce58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea327edc729f9e3b63046ff66295a66"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#a8ea327edc729f9e3b63046ff66295a66">dspErrHandler</a> (void *arg)</td></tr>
<tr class="memdesc:a8ea327edc729f9e3b63046ff66295a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt handler for XMC/MPU/MDMA errors.  <a href="#a8ea327edc729f9e3b63046ff66295a66">More...</a><br /></td></tr>
<tr class="separator:a8ea327edc729f9e3b63046ff66295a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1779e6b2e2530b6b7fa8d197de6606"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#a5b1779e6b2e2530b6b7fa8d197de6606">dspNmi</a> (void *arg)</td></tr>
<tr class="memdesc:a5b1779e6b2e2530b6b7fa8d197de6606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Example NMI handler for DSP.  <a href="#a5b1779e6b2e2530b6b7fa8d197de6606">More...</a><br /></td></tr>
<tr class="separator:a5b1779e6b2e2530b6b7fa8d197de6606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2fe85ace69659474c399788cc687512"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2fe85ace69659474c399788cc687512"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmc__mpu__app_8c.html#aa2fe85ace69659474c399788cc687512">padConfig_prcmEnable</a> ()</td></tr>
<tr class="memdesc:aa2fe85ace69659474c399788cc687512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Board and UART configuration initialization function. <br /></td></tr>
<tr class="separator:aa2fe85ace69659474c399788cc687512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4934dbfafc20b64a7cc8cdfb395b233c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___a15___s_t_a_r_t_u_p.html#ga4934dbfafc20b64a7cc8cdfb395b233c">main</a> (void)</td></tr>
<tr class="separator:ga4934dbfafc20b64a7cc8cdfb395b233c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains example usage for Extended Memory Controller (XMC) and Memory Protection Unit (MPU) in C66x device on TDA2x and TDA3x platform. </p>
<p>This will demonstrate implementation of access restrictions to different memory regions from C66x DSP. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a8ea327edc729f9e3b63046ff66295a66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspErrHandler </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>arg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Interrupt handler for XMC/MPU/MDMA errors. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">arg</td><td>Interrupt ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">none.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a5b1779e6b2e2530b6b7fa8d197de6606"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspNmi </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>arg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Example NMI handler for DSP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">none.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ad7810885528b830b2d1148a4de5ce58f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void edmaTransfer2d </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configure EDMA to transfer a 2D block. Function will configure, trigger and wait for transfer completion. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dst</td><td>Source Address of the block </td></tr>
    <tr><td class="paramname">src</td><td>Source Address of the block </td></tr>
    <tr><td class="paramname">x</td><td>Width of the block in 32bit words </td></tr>
    <tr><td class="paramname">y</td><td>Height of the block</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">none.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ac32cc1089f7205c80d95407ebf19276f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t validateAccessPermissions </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Common implementation to check access permissions with specified CPU mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>errorOccured &gt;0 if unexpected failure to read/write, 0 otherwise</dd>
<dd>
errorOccured &gt;0 if unexpected failure to read/write, 0 otherwise </dd></dl>

</div>
</div>
<a class="anchor" id="a2acb261cb734b5cb3b3b92249a392d4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t validateCpuReadAccess </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>endAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Validate CPU Read Access. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">startAddr</td><td>Start Address of region to check </td></tr>
    <tr><td class="paramname">endAddr</td><td>End Address of region to check</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>errorOccured 1 if failure to read, 0 otherwise </dd></dl>

</div>
</div>
<a class="anchor" id="a7f766f3a04a1e7f83f5e6feff6972196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t validateCpuWriteAccess </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>endAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Validate CPU Write Access. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">startAddr</td><td>Start Address of region to check </td></tr>
    <tr><td class="paramname">endAddr</td><td>End Address of region to check</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>errorOccured 1 if failure to read, 0 otherwise </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
