--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml divider.twx divider.ncd -o
divider.twr divider.pcf

Design file:              divider.ncd
Physical constraint file: divider.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dndo<0>     |    0.181(R)|    0.873(R)|clk_BUFGP         |   0.000|
dndo<1>     |    0.245(R)|    0.821(R)|clk_BUFGP         |   0.000|
dndo<2>     |    0.346(R)|    0.735(R)|clk_BUFGP         |   0.000|
dndo<3>     |    0.388(R)|    0.701(R)|clk_BUFGP         |   0.000|
dndo<4>     |    0.783(R)|    0.379(R)|clk_BUFGP         |   0.000|
dndo<5>     |    0.541(R)|    0.573(R)|clk_BUFGP         |   0.000|
dsor<0>     |    1.899(R)|   -0.507(R)|clk_BUFGP         |   0.000|
dsor<1>     |    1.568(R)|   -0.242(R)|clk_BUFGP         |   0.000|
dsor<2>     |    0.314(R)|    0.762(R)|clk_BUFGP         |   0.000|
dsor<3>     |    0.818(R)|    0.359(R)|clk_BUFGP         |   0.000|
dsor<4>     |    0.394(R)|    0.691(R)|clk_BUFGP         |   0.000|
dsor<5>     |    0.253(R)|    0.804(R)|clk_BUFGP         |   0.000|
ini         |    0.541(R)|    0.613(R)|clk_BUFGP         |   0.000|
rst_n       |    3.381(R)|   -1.652(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
coc<0>      |    7.900(R)|clk_BUFGP         |   0.000|
coc<1>      |    7.838(R)|clk_BUFGP         |   0.000|
coc<2>      |    7.230(R)|clk_BUFGP         |   0.000|
coc<3>      |    7.529(R)|clk_BUFGP         |   0.000|
coc<4>      |    7.235(R)|clk_BUFGP         |   0.000|
coc<5>      |    7.204(R)|clk_BUFGP         |   0.000|
ready       |    7.535(R)|clk_BUFGP         |   0.000|
res<0>      |    7.890(R)|clk_BUFGP         |   0.000|
res<1>      |    7.871(R)|clk_BUFGP         |   0.000|
res<2>      |    7.904(R)|clk_BUFGP         |   0.000|
res<3>      |    7.236(R)|clk_BUFGP         |   0.000|
res<4>      |    7.518(R)|clk_BUFGP         |   0.000|
res<5>      |    7.547(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.989|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 24 17:14:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



