# clock signal for 50 MHz
NET "clk" LOC = C9 | IOSTANDARD = LVCMOS33;
NET "clk" PERIOD = 20.0ns HIGH 50%;

# output for LED
NET "x<0>" LOC="L14";
NET "x<1>" LOC="L13";
NET "x<2>" LOC="N17";
NET "x<3>" LOC="H18";
NET "check<0>" LOC="H13";
NET "check<1>" LOC="D18";
NET "eq" LOC = F12 | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
