# 1
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling interface tb_ifc
# -- Compiling module instr_register_test
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim +notimingchecks +nowarnTSCALE -sva -nocoverage -quiet -sv_seed 123 -novopt top 
# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Refreshing D:\TSC\lab7 - regresie + coverage\sim\work.instr_register_pkg
# Refreshing D:\TSC\lab7 - regresie + coverage\sim\work.top
# Refreshing D:\TSC\lab7 - regresie + coverage\sim\work.tb_ifc
# Refreshing D:\TSC\lab7 - regresie + coverage\sim\work.instr_register_test
# Refreshing D:\TSC\lab7 - regresie + coverage\sim\work.instr_register
# ** Error: (vsim-3043) ../lab01_testbench-interface/instr_register_test.sv(135): Unresolved reference to 'arithmetic_if'.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(42): Clocking block output #parent#.intf_lab.cb.opcode is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(31): Clocking block output #parent#.intf_lab.cb.operand_a is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(37): Clocking block output #parent#.intf_lab.cb.operand_b is not legal in this
# or another expression.
#         Region: /top/test
# ** Fatal: (vsim-8274) ../lab01_testbench-interface/instr_register_test.sv(47): Virtual interface elem. 'result' not found in 'cb'.
#    Time: 0 ns  Iteration: 0  Instance: /top/test File: ../lab01_testbench-interface/instr_register_test.sv
# FATAL ERROR while loading design
# Error loading design
