Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Sep 30 03:48:30 2017
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ios_timing_summary_routed.rpt -rpx ios_timing_summary_routed.rpx
| Design       : ios
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.507        0.000                      0                  114        0.174        0.000                      0                  114        3.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             0.507        0.000                      0                  114        0.174        0.000                      0                  114        3.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.769     5.438    U0/led_ctl_i0/CLK
    OLOGIC_X0Y17         FDRE                                         r  U0/led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y17         FDRE (Prop_fdre_C_Q)         0.472     5.910 r  U0/led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.001     5.911    led_pins_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.547     9.457 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.457    led_pins[7]
    W20                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 4.017ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.769     5.438    U0/led_ctl_i0/CLK
    OLOGIC_X0Y18         FDRE                                         r  U0/led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         FDRE (Prop_fdre_C_Q)         0.472     5.910 r  U0/led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.001     5.911    led_pins_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.545     9.455 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.455    led_pins[6]
    V20                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 4.009ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.765     5.434    U0/led_ctl_i0/CLK
    OLOGIC_X0Y20         FDRE                                         r  U0/led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         FDRE (Prop_fdre_C_Q)         0.472     5.906 r  U0/led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.001     5.907    led_pins_OBUF[4]
    T20                  OBUF (Prop_obuf_I_O)         3.537     9.444 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.444    led_pins[4]
    T20                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 4.011ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.762     5.431    U0/led_ctl_i0/CLK
    OLOGIC_X0Y53         FDRE                                         r  U0/led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.472     5.903 r  U0/led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.001     5.904    led_pins_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     9.443 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.443    led_pins[1]
    M15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 4.005ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.765     5.434    U0/led_ctl_i0/CLK
    OLOGIC_X0Y19         FDRE                                         r  U0/led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y19         FDRE (Prop_fdre_C_Q)         0.472     5.906 r  U0/led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.001     5.907    led_pins_OBUF[5]
    U20                  OBUF (Prop_obuf_I_O)         3.533     9.440 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.440    led_pins[5]
    U20                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 4.003ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.762     5.431    U0/led_ctl_i0/CLK
    OLOGIC_X0Y54         FDRE                                         r  U0/led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         FDRE (Prop_fdre_C_Q)         0.472     5.903 r  U0/led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.001     5.904    led_pins_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     9.435 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.435    led_pins[0]
    M14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 3.982ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.760     5.429    U0/led_ctl_i0/CLK
    OLOGIC_X0Y93         FDRE                                         r  U0/led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472     5.901 r  U0/led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.001     5.902    led_pins_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     9.412 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.412    led_pins[3]
    D18                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 3.957ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.763     5.432    U0/led_ctl_i0/CLK
    OLOGIC_X0Y99         FDRE                                         r  U0/led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y99         FDRE (Prop_fdre_C_Q)         0.472     5.904 r  U0/led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.001     5.905    led_pins_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     9.390 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.390    led_pins[2]
    G14                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 1.058ns (26.860%)  route 2.881ns (73.140%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.748     5.416    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y32         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/Q
                         net (fo=5, routed)           1.027     6.899    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[3]
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.152     7.051 f  U0/uart_rx_i0/uart_rx_ctl_i0/state[1]_i_2/O
                         net (fo=11, routed)          0.609     7.661    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__1
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.326     7.987 f  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.866     8.852    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.976 r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.379     9.355    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.571    12.963    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y32         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.453    13.416    
                         clock uncertainty           -0.035    13.381    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)       -0.047    13.334    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.456ns (16.986%)  route 2.229ns (83.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.750     5.418    U0/led_ctl_i0/CLK
    SLICE_X41Y34         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/Q
                         net (fo=1, routed)           2.229     8.103    U0/led_ctl_i0/led_pipeline_reg[2]
    OLOGIC_X0Y99         FDRE                                         r  U0/led_ctl_i0/led_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.543    12.935    U0/led_ctl_i0/CLK
    OLOGIC_X0Y99         FDRE                                         r  U0/led_ctl_i0/led_o_reg[2]/C
                         clock pessimism              0.277    13.211    
                         clock uncertainty           -0.035    13.176    
    OLOGIC_X0Y99         FDRE (Setup_fdre_C_D)       -0.834    12.342    U0/led_ctl_i0/led_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  4.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.500    U0/led_ctl_i0/CLK
    SLICE_X42Y32         FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  U0/led_ctl_i0/char_data_reg[0]/Q
                         net (fo=2, routed)           0.082     1.746    U0/led_ctl_i0/char_data[0]
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.048     1.794 r  U0/led_ctl_i0/led_pipeline_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    U0/led_ctl_i0/led_pipeline_reg[4]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     2.014    U0/led_ctl_i0/CLK
    SLICE_X43Y32         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[4]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.107     1.620    U0/led_ctl_i0/led_pipeline_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.500    U0/led_ctl_i0/CLK
    SLICE_X42Y32         FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  U0/led_ctl_i0/char_data_reg[0]/Q
                         net (fo=2, routed)           0.082     1.746    U0/led_ctl_i0/char_data[0]
    SLICE_X43Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.791 r  U0/led_ctl_i0/led_pipeline_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    U0/led_ctl_i0/led_pipeline_reg[0]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     2.014    U0/led_ctl_i0/CLK
    SLICE_X43Y32         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.091     1.604    U0/led_ctl_i0/led_pipeline_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.768%)  route 0.138ns (42.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.501    U0/led_ctl_i0/CLK
    SLICE_X41Y33         FDRE                                         r  U0/led_ctl_i0/char_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  U0/led_ctl_i0/char_data_reg[2]/Q
                         net (fo=2, routed)           0.138     1.780    U0/led_ctl_i0/char_data[2]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.048     1.828 r  U0/led_ctl_i0/led_pipeline_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.828    U0/led_ctl_i0/led_pipeline_reg[6]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     2.016    U0/led_ctl_i0/CLK
    SLICE_X41Y34         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[6]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.107     1.623    U0/led_ctl_i0/led_pipeline_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.187%)  route 0.178ns (55.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X39Y32         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=2, routed)           0.178     1.817    U0/led_ctl_i0/D[1]
    SLICE_X40Y32         FDRE                                         r  U0/led_ctl_i0/char_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     2.014    U0/led_ctl_i0/CLK
    SLICE_X40Y32         FDRE                                         r  U0/led_ctl_i0/char_data_reg[1]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.070     1.604    U0/led_ctl_i0/char_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.499    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X42Y31         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.127     1.790    U0/led_ctl_i0/D[0]
    SLICE_X42Y32         FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     2.014    U0/led_ctl_i0/CLK
    SLICE_X42Y32         FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.059     1.573    U0/led_ctl_i0/char_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.501    U0/led_ctl_i0/CLK
    SLICE_X41Y33         FDRE                                         r  U0/led_ctl_i0/char_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  U0/led_ctl_i0/char_data_reg[2]/Q
                         net (fo=2, routed)           0.138     1.780    U0/led_ctl_i0/char_data[2]
    SLICE_X41Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.825 r  U0/led_ctl_i0/led_pipeline_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U0/led_ctl_i0/led_pipeline_reg[2]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     2.016    U0/led_ctl_i0/CLK
    SLICE_X41Y34         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091     1.607    U0/led_ctl_i0/led_pipeline_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/old_rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.501    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X42Y33         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.132     1.797    U0/led_ctl_i0/rx_data_rdy
    SLICE_X42Y34         FDRE                                         r  U0/led_ctl_i0/old_rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     2.016    U0/led_ctl_i0/CLK
    SLICE_X42Y34         FDRE                                         r  U0/led_ctl_i0/old_rx_data_rdy_reg/C
                         clock pessimism             -0.500     1.516    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.059     1.575    U0/led_ctl_i0/old_rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U0/meta_harden_btn_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/meta_harden_btn_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.499    U0/meta_harden_btn_i0/CLK
    SLICE_X40Y31         FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  U0/meta_harden_btn_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.126     1.753    U0/meta_harden_btn_i0/signal_meta_reg_n_0
    SLICE_X40Y31         FDRE                                         r  U0/meta_harden_btn_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     2.013    U0/meta_harden_btn_i0/CLK
    SLICE_X40Y31         FDRE                                         r  U0/meta_harden_btn_i0/signal_dst_reg/C
                         clock pessimism             -0.514     1.499    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.022     1.521    U0/meta_harden_btn_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.089%)  route 0.179ns (55.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.499    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y31         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.179     1.819    U0/led_ctl_i0/D[2]
    SLICE_X41Y33         FDRE                                         r  U0/led_ctl_i0/char_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.015    U0/led_ctl_i0/CLK
    SLICE_X41Y33         FDRE                                         r  U0/led_ctl_i0/char_data_reg[2]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.070     1.585    U0/led_ctl_i0/char_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.543%)  route 0.148ns (41.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.499    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X42Y31         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.148     1.811    U0/uart_rx_i0/uart_rx_ctl_i0/D[0]
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.856 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[0]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     2.013    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X42Y31         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.121     1.620    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y54    U0/led_ctl_i0/led_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y53    U0/led_ctl_i0/led_o_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y99    U0/led_ctl_i0/led_o_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y93    U0/led_ctl_i0/led_o_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y20    U0/led_ctl_i0/led_o_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y19    U0/led_ctl_i0/led_o_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y18    U0/led_ctl_i0/led_o_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y17    U0/led_ctl_i0/led_o_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y32    U0/led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y32    U0/led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y32    U0/led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y33    U0/led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y33    U0/led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y32    U0/led_ctl_i0/char_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y32    U0/led_ctl_i0/char_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y32    U0/led_ctl_i0/char_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y32    U0/led_ctl_i0/char_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y34    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y33    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y31    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y31    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y34    U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y34    U0/led_ctl_i0/led_pipeline_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    U0/led_ctl_i0/old_rx_data_rdy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    U0/meta_harden_btn_i0/signal_dst_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    U0/meta_harden_btn_i0/signal_dst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    U0/meta_harden_btn_i0/signal_meta_reg/C



