DECL|ADDR0|member|__IM uint32_t ADDR0; /*!< 0x00000000 PPU region address 0 (slave structure) */
DECL|ADDR0|member|__IM uint32_t ADDR0; /*!< 0x00000000 PPU region address 0 (slave structure) */
DECL|ADDR0|member|__IM uint32_t ADDR0; /*!< 0x00000000 PPU region address 0 (slave structure) */
DECL|ADDR0|member|__IOM uint32_t ADDR0; /*!< 0x00000000 PPU region address 0 (slave structure) */
DECL|ADDR1|member|__IM uint32_t ADDR1; /*!< 0x00000020 PPU region address 1 (master structure) */
DECL|ADDR1|member|__IM uint32_t ADDR1; /*!< 0x00000020 PPU region address 1 (master structure) */
DECL|ADDR1|member|__IM uint32_t ADDR1; /*!< 0x00000020 PPU region address 1 (master structure) */
DECL|ADDR1|member|__IM uint32_t ADDR1; /*!< 0x00000020 PPU region address 1 (master structure) */
DECL|ATT0|member|__IOM uint32_t ATT0; /*!< 0x00000004 PPU region attributes 0 (slave structure) */
DECL|ATT0|member|__IOM uint32_t ATT0; /*!< 0x00000004 PPU region attributes 0 (slave structure) */
DECL|ATT0|member|__IOM uint32_t ATT0; /*!< 0x00000004 PPU region attributes 0 (slave structure) */
DECL|ATT0|member|__IOM uint32_t ATT0; /*!< 0x00000004 PPU region attributes 0 (slave structure) */
DECL|ATT1|member|__IOM uint32_t ATT1; /*!< 0x00000024 PPU region attributes 1 (master structure) */
DECL|ATT1|member|__IOM uint32_t ATT1; /*!< 0x00000024 PPU region attributes 1 (master structure) */
DECL|ATT1|member|__IOM uint32_t ATT1; /*!< 0x00000024 PPU region attributes 1 (master structure) */
DECL|ATT1|member|__IOM uint32_t ATT1; /*!< 0x00000024 PPU region attributes 1 (master structure) */
DECL|CLOCK_CTL|member|__IOM uint32_t CLOCK_CTL; /*!< 0x00000000 Clock control */
DECL|CLOCK_CTL|member|__IOM uint32_t CLOCK_CTL[128]; /*!< 0x00000C00 Clock control register */
DECL|DIV_16_5_CTL|member|__IOM uint32_t DIV_16_5_CTL[64]; /*!< 0x00000A00 Divider control register (for 16.5 divider) */
DECL|DIV_16_CTL|member|__IOM uint32_t DIV_16_CTL[64]; /*!< 0x00000900 Divider control register (for 16.0 divider) */
DECL|DIV_24_5_CTL|member|__IOM uint32_t DIV_24_5_CTL[63]; /*!< 0x00000B00 Divider control register (for 24.5 divider) */
DECL|DIV_8_CTL|member|__IOM uint32_t DIV_8_CTL[64]; /*!< 0x00000800 Divider control register (for 8.0 divider) */
DECL|DIV_CMD|member|__IOM uint32_t DIV_CMD; /*!< 0x00000400 Divider command register */
DECL|GR|member|PERI_GR_V1_Type GR[16]; /*!< 0x00000000 Peripheral group structure */
DECL|PERI_CLOCK_CTL_DIV_SEL_Msk|macro|PERI_CLOCK_CTL_DIV_SEL_Msk
DECL|PERI_CLOCK_CTL_DIV_SEL_Pos|macro|PERI_CLOCK_CTL_DIV_SEL_Pos
DECL|PERI_CLOCK_CTL_TYPE_SEL_Msk|macro|PERI_CLOCK_CTL_TYPE_SEL_Msk
DECL|PERI_CLOCK_CTL_TYPE_SEL_Pos|macro|PERI_CLOCK_CTL_TYPE_SEL_Pos
DECL|PERI_DIV_16_5_CTL_EN_Msk|macro|PERI_DIV_16_5_CTL_EN_Msk
DECL|PERI_DIV_16_5_CTL_EN_Pos|macro|PERI_DIV_16_5_CTL_EN_Pos
DECL|PERI_DIV_16_5_CTL_FRAC5_DIV_Msk|macro|PERI_DIV_16_5_CTL_FRAC5_DIV_Msk
DECL|PERI_DIV_16_5_CTL_FRAC5_DIV_Pos|macro|PERI_DIV_16_5_CTL_FRAC5_DIV_Pos
DECL|PERI_DIV_16_5_CTL_INT16_DIV_Msk|macro|PERI_DIV_16_5_CTL_INT16_DIV_Msk
DECL|PERI_DIV_16_5_CTL_INT16_DIV_Pos|macro|PERI_DIV_16_5_CTL_INT16_DIV_Pos
DECL|PERI_DIV_16_CTL_EN_Msk|macro|PERI_DIV_16_CTL_EN_Msk
DECL|PERI_DIV_16_CTL_EN_Pos|macro|PERI_DIV_16_CTL_EN_Pos
DECL|PERI_DIV_16_CTL_INT16_DIV_Msk|macro|PERI_DIV_16_CTL_INT16_DIV_Msk
DECL|PERI_DIV_16_CTL_INT16_DIV_Pos|macro|PERI_DIV_16_CTL_INT16_DIV_Pos
DECL|PERI_DIV_24_5_CTL_EN_Msk|macro|PERI_DIV_24_5_CTL_EN_Msk
DECL|PERI_DIV_24_5_CTL_EN_Pos|macro|PERI_DIV_24_5_CTL_EN_Pos
DECL|PERI_DIV_24_5_CTL_FRAC5_DIV_Msk|macro|PERI_DIV_24_5_CTL_FRAC5_DIV_Msk
DECL|PERI_DIV_24_5_CTL_FRAC5_DIV_Pos|macro|PERI_DIV_24_5_CTL_FRAC5_DIV_Pos
DECL|PERI_DIV_24_5_CTL_INT24_DIV_Msk|macro|PERI_DIV_24_5_CTL_INT24_DIV_Msk
DECL|PERI_DIV_24_5_CTL_INT24_DIV_Pos|macro|PERI_DIV_24_5_CTL_INT24_DIV_Pos
DECL|PERI_DIV_8_CTL_EN_Msk|macro|PERI_DIV_8_CTL_EN_Msk
DECL|PERI_DIV_8_CTL_EN_Pos|macro|PERI_DIV_8_CTL_EN_Pos
DECL|PERI_DIV_8_CTL_INT8_DIV_Msk|macro|PERI_DIV_8_CTL_INT8_DIV_Msk
DECL|PERI_DIV_8_CTL_INT8_DIV_Pos|macro|PERI_DIV_8_CTL_INT8_DIV_Pos
DECL|PERI_DIV_CMD_DISABLE_Msk|macro|PERI_DIV_CMD_DISABLE_Msk
DECL|PERI_DIV_CMD_DISABLE_Pos|macro|PERI_DIV_CMD_DISABLE_Pos
DECL|PERI_DIV_CMD_DIV_SEL_Msk|macro|PERI_DIV_CMD_DIV_SEL_Msk
DECL|PERI_DIV_CMD_DIV_SEL_Pos|macro|PERI_DIV_CMD_DIV_SEL_Pos
DECL|PERI_DIV_CMD_ENABLE_Msk|macro|PERI_DIV_CMD_ENABLE_Msk
DECL|PERI_DIV_CMD_ENABLE_Pos|macro|PERI_DIV_CMD_ENABLE_Pos
DECL|PERI_DIV_CMD_PA_DIV_SEL_Msk|macro|PERI_DIV_CMD_PA_DIV_SEL_Msk
DECL|PERI_DIV_CMD_PA_DIV_SEL_Pos|macro|PERI_DIV_CMD_PA_DIV_SEL_Pos
DECL|PERI_DIV_CMD_PA_TYPE_SEL_Msk|macro|PERI_DIV_CMD_PA_TYPE_SEL_Msk
DECL|PERI_DIV_CMD_PA_TYPE_SEL_Pos|macro|PERI_DIV_CMD_PA_TYPE_SEL_Pos
DECL|PERI_DIV_CMD_TYPE_SEL_Msk|macro|PERI_DIV_CMD_TYPE_SEL_Msk
DECL|PERI_DIV_CMD_TYPE_SEL_Pos|macro|PERI_DIV_CMD_TYPE_SEL_Pos
DECL|PERI_GR_CLOCK_CTL_INT8_DIV_Msk|macro|PERI_GR_CLOCK_CTL_INT8_DIV_Msk
DECL|PERI_GR_CLOCK_CTL_INT8_DIV_Pos|macro|PERI_GR_CLOCK_CTL_INT8_DIV_Pos
DECL|PERI_GR_PPU_RG_ADDR0_ADDR24_Msk|macro|PERI_GR_PPU_RG_ADDR0_ADDR24_Msk
DECL|PERI_GR_PPU_RG_ADDR0_ADDR24_Pos|macro|PERI_GR_PPU_RG_ADDR0_ADDR24_Pos
DECL|PERI_GR_PPU_RG_ADDR0_SUBREGION_DISABLE_Msk|macro|PERI_GR_PPU_RG_ADDR0_SUBREGION_DISABLE_Msk
DECL|PERI_GR_PPU_RG_ADDR0_SUBREGION_DISABLE_Pos|macro|PERI_GR_PPU_RG_ADDR0_SUBREGION_DISABLE_Pos
DECL|PERI_GR_PPU_RG_ADDR1_ADDR24_Msk|macro|PERI_GR_PPU_RG_ADDR1_ADDR24_Msk
DECL|PERI_GR_PPU_RG_ADDR1_ADDR24_Pos|macro|PERI_GR_PPU_RG_ADDR1_ADDR24_Pos
DECL|PERI_GR_PPU_RG_ADDR1_SUBREGION_DISABLE_Msk|macro|PERI_GR_PPU_RG_ADDR1_SUBREGION_DISABLE_Msk
DECL|PERI_GR_PPU_RG_ADDR1_SUBREGION_DISABLE_Pos|macro|PERI_GR_PPU_RG_ADDR1_SUBREGION_DISABLE_Pos
DECL|PERI_GR_PPU_RG_ATT0_ENABLED_Msk|macro|PERI_GR_PPU_RG_ATT0_ENABLED_Msk
DECL|PERI_GR_PPU_RG_ATT0_ENABLED_Pos|macro|PERI_GR_PPU_RG_ATT0_ENABLED_Pos
DECL|PERI_GR_PPU_RG_ATT0_NS_Msk|macro|PERI_GR_PPU_RG_ATT0_NS_Msk
DECL|PERI_GR_PPU_RG_ATT0_NS_Pos|macro|PERI_GR_PPU_RG_ATT0_NS_Pos
DECL|PERI_GR_PPU_RG_ATT0_PC_MASK_0_Msk|macro|PERI_GR_PPU_RG_ATT0_PC_MASK_0_Msk
DECL|PERI_GR_PPU_RG_ATT0_PC_MASK_0_Pos|macro|PERI_GR_PPU_RG_ATT0_PC_MASK_0_Pos
DECL|PERI_GR_PPU_RG_ATT0_PC_MASK_15_TO_1_Msk|macro|PERI_GR_PPU_RG_ATT0_PC_MASK_15_TO_1_Msk
DECL|PERI_GR_PPU_RG_ATT0_PC_MASK_15_TO_1_Pos|macro|PERI_GR_PPU_RG_ATT0_PC_MASK_15_TO_1_Pos
DECL|PERI_GR_PPU_RG_ATT0_PC_MATCH_Msk|macro|PERI_GR_PPU_RG_ATT0_PC_MATCH_Msk
DECL|PERI_GR_PPU_RG_ATT0_PC_MATCH_Pos|macro|PERI_GR_PPU_RG_ATT0_PC_MATCH_Pos
DECL|PERI_GR_PPU_RG_ATT0_PR_Msk|macro|PERI_GR_PPU_RG_ATT0_PR_Msk
DECL|PERI_GR_PPU_RG_ATT0_PR_Pos|macro|PERI_GR_PPU_RG_ATT0_PR_Pos
DECL|PERI_GR_PPU_RG_ATT0_PW_Msk|macro|PERI_GR_PPU_RG_ATT0_PW_Msk
DECL|PERI_GR_PPU_RG_ATT0_PW_Pos|macro|PERI_GR_PPU_RG_ATT0_PW_Pos
DECL|PERI_GR_PPU_RG_ATT0_PX_Msk|macro|PERI_GR_PPU_RG_ATT0_PX_Msk
DECL|PERI_GR_PPU_RG_ATT0_PX_Pos|macro|PERI_GR_PPU_RG_ATT0_PX_Pos
DECL|PERI_GR_PPU_RG_ATT0_REGION_SIZE_Msk|macro|PERI_GR_PPU_RG_ATT0_REGION_SIZE_Msk
DECL|PERI_GR_PPU_RG_ATT0_REGION_SIZE_Pos|macro|PERI_GR_PPU_RG_ATT0_REGION_SIZE_Pos
DECL|PERI_GR_PPU_RG_ATT0_UR_Msk|macro|PERI_GR_PPU_RG_ATT0_UR_Msk
DECL|PERI_GR_PPU_RG_ATT0_UR_Pos|macro|PERI_GR_PPU_RG_ATT0_UR_Pos
DECL|PERI_GR_PPU_RG_ATT0_UW_Msk|macro|PERI_GR_PPU_RG_ATT0_UW_Msk
DECL|PERI_GR_PPU_RG_ATT0_UW_Pos|macro|PERI_GR_PPU_RG_ATT0_UW_Pos
DECL|PERI_GR_PPU_RG_ATT0_UX_Msk|macro|PERI_GR_PPU_RG_ATT0_UX_Msk
DECL|PERI_GR_PPU_RG_ATT0_UX_Pos|macro|PERI_GR_PPU_RG_ATT0_UX_Pos
DECL|PERI_GR_PPU_RG_ATT1_ENABLED_Msk|macro|PERI_GR_PPU_RG_ATT1_ENABLED_Msk
DECL|PERI_GR_PPU_RG_ATT1_ENABLED_Pos|macro|PERI_GR_PPU_RG_ATT1_ENABLED_Pos
DECL|PERI_GR_PPU_RG_ATT1_NS_Msk|macro|PERI_GR_PPU_RG_ATT1_NS_Msk
DECL|PERI_GR_PPU_RG_ATT1_NS_Pos|macro|PERI_GR_PPU_RG_ATT1_NS_Pos
DECL|PERI_GR_PPU_RG_ATT1_PC_MASK_0_Msk|macro|PERI_GR_PPU_RG_ATT1_PC_MASK_0_Msk
DECL|PERI_GR_PPU_RG_ATT1_PC_MASK_0_Pos|macro|PERI_GR_PPU_RG_ATT1_PC_MASK_0_Pos
DECL|PERI_GR_PPU_RG_ATT1_PC_MASK_15_TO_1_Msk|macro|PERI_GR_PPU_RG_ATT1_PC_MASK_15_TO_1_Msk
DECL|PERI_GR_PPU_RG_ATT1_PC_MASK_15_TO_1_Pos|macro|PERI_GR_PPU_RG_ATT1_PC_MASK_15_TO_1_Pos
DECL|PERI_GR_PPU_RG_ATT1_PC_MATCH_Msk|macro|PERI_GR_PPU_RG_ATT1_PC_MATCH_Msk
DECL|PERI_GR_PPU_RG_ATT1_PC_MATCH_Pos|macro|PERI_GR_PPU_RG_ATT1_PC_MATCH_Pos
DECL|PERI_GR_PPU_RG_ATT1_PR_Msk|macro|PERI_GR_PPU_RG_ATT1_PR_Msk
DECL|PERI_GR_PPU_RG_ATT1_PR_Pos|macro|PERI_GR_PPU_RG_ATT1_PR_Pos
DECL|PERI_GR_PPU_RG_ATT1_PW_Msk|macro|PERI_GR_PPU_RG_ATT1_PW_Msk
DECL|PERI_GR_PPU_RG_ATT1_PW_Pos|macro|PERI_GR_PPU_RG_ATT1_PW_Pos
DECL|PERI_GR_PPU_RG_ATT1_PX_Msk|macro|PERI_GR_PPU_RG_ATT1_PX_Msk
DECL|PERI_GR_PPU_RG_ATT1_PX_Pos|macro|PERI_GR_PPU_RG_ATT1_PX_Pos
DECL|PERI_GR_PPU_RG_ATT1_REGION_SIZE_Msk|macro|PERI_GR_PPU_RG_ATT1_REGION_SIZE_Msk
DECL|PERI_GR_PPU_RG_ATT1_REGION_SIZE_Pos|macro|PERI_GR_PPU_RG_ATT1_REGION_SIZE_Pos
DECL|PERI_GR_PPU_RG_ATT1_UR_Msk|macro|PERI_GR_PPU_RG_ATT1_UR_Msk
DECL|PERI_GR_PPU_RG_ATT1_UR_Pos|macro|PERI_GR_PPU_RG_ATT1_UR_Pos
DECL|PERI_GR_PPU_RG_ATT1_UW_Msk|macro|PERI_GR_PPU_RG_ATT1_UW_Msk
DECL|PERI_GR_PPU_RG_ATT1_UW_Pos|macro|PERI_GR_PPU_RG_ATT1_UW_Pos
DECL|PERI_GR_PPU_RG_ATT1_UX_Msk|macro|PERI_GR_PPU_RG_ATT1_UX_Msk
DECL|PERI_GR_PPU_RG_ATT1_UX_Pos|macro|PERI_GR_PPU_RG_ATT1_UX_Pos
DECL|PERI_GR_PPU_RG_SECTION_SIZE|macro|PERI_GR_PPU_RG_SECTION_SIZE
DECL|PERI_GR_PPU_RG_V1_Type|typedef|} PERI_GR_PPU_RG_V1_Type; /*!< Size = 64 (0x40) */
DECL|PERI_GR_PPU_SL_ADDR0_ADDR24_Msk|macro|PERI_GR_PPU_SL_ADDR0_ADDR24_Msk
DECL|PERI_GR_PPU_SL_ADDR0_ADDR24_Pos|macro|PERI_GR_PPU_SL_ADDR0_ADDR24_Pos
DECL|PERI_GR_PPU_SL_ADDR0_SUBREGION_DISABLE_Msk|macro|PERI_GR_PPU_SL_ADDR0_SUBREGION_DISABLE_Msk
DECL|PERI_GR_PPU_SL_ADDR0_SUBREGION_DISABLE_Pos|macro|PERI_GR_PPU_SL_ADDR0_SUBREGION_DISABLE_Pos
DECL|PERI_GR_PPU_SL_ADDR1_ADDR24_Msk|macro|PERI_GR_PPU_SL_ADDR1_ADDR24_Msk
DECL|PERI_GR_PPU_SL_ADDR1_ADDR24_Pos|macro|PERI_GR_PPU_SL_ADDR1_ADDR24_Pos
DECL|PERI_GR_PPU_SL_ADDR1_SUBREGION_DISABLE_Msk|macro|PERI_GR_PPU_SL_ADDR1_SUBREGION_DISABLE_Msk
DECL|PERI_GR_PPU_SL_ADDR1_SUBREGION_DISABLE_Pos|macro|PERI_GR_PPU_SL_ADDR1_SUBREGION_DISABLE_Pos
DECL|PERI_GR_PPU_SL_ATT0_ENABLED_Msk|macro|PERI_GR_PPU_SL_ATT0_ENABLED_Msk
DECL|PERI_GR_PPU_SL_ATT0_ENABLED_Pos|macro|PERI_GR_PPU_SL_ATT0_ENABLED_Pos
DECL|PERI_GR_PPU_SL_ATT0_NS_Msk|macro|PERI_GR_PPU_SL_ATT0_NS_Msk
DECL|PERI_GR_PPU_SL_ATT0_NS_Pos|macro|PERI_GR_PPU_SL_ATT0_NS_Pos
DECL|PERI_GR_PPU_SL_ATT0_PC_MASK_0_Msk|macro|PERI_GR_PPU_SL_ATT0_PC_MASK_0_Msk
DECL|PERI_GR_PPU_SL_ATT0_PC_MASK_0_Pos|macro|PERI_GR_PPU_SL_ATT0_PC_MASK_0_Pos
DECL|PERI_GR_PPU_SL_ATT0_PC_MASK_15_TO_1_Msk|macro|PERI_GR_PPU_SL_ATT0_PC_MASK_15_TO_1_Msk
DECL|PERI_GR_PPU_SL_ATT0_PC_MASK_15_TO_1_Pos|macro|PERI_GR_PPU_SL_ATT0_PC_MASK_15_TO_1_Pos
DECL|PERI_GR_PPU_SL_ATT0_PC_MATCH_Msk|macro|PERI_GR_PPU_SL_ATT0_PC_MATCH_Msk
DECL|PERI_GR_PPU_SL_ATT0_PC_MATCH_Pos|macro|PERI_GR_PPU_SL_ATT0_PC_MATCH_Pos
DECL|PERI_GR_PPU_SL_ATT0_PR_Msk|macro|PERI_GR_PPU_SL_ATT0_PR_Msk
DECL|PERI_GR_PPU_SL_ATT0_PR_Pos|macro|PERI_GR_PPU_SL_ATT0_PR_Pos
DECL|PERI_GR_PPU_SL_ATT0_PW_Msk|macro|PERI_GR_PPU_SL_ATT0_PW_Msk
DECL|PERI_GR_PPU_SL_ATT0_PW_Pos|macro|PERI_GR_PPU_SL_ATT0_PW_Pos
DECL|PERI_GR_PPU_SL_ATT0_PX_Msk|macro|PERI_GR_PPU_SL_ATT0_PX_Msk
DECL|PERI_GR_PPU_SL_ATT0_PX_Pos|macro|PERI_GR_PPU_SL_ATT0_PX_Pos
DECL|PERI_GR_PPU_SL_ATT0_REGION_SIZE_Msk|macro|PERI_GR_PPU_SL_ATT0_REGION_SIZE_Msk
DECL|PERI_GR_PPU_SL_ATT0_REGION_SIZE_Pos|macro|PERI_GR_PPU_SL_ATT0_REGION_SIZE_Pos
DECL|PERI_GR_PPU_SL_ATT0_UR_Msk|macro|PERI_GR_PPU_SL_ATT0_UR_Msk
DECL|PERI_GR_PPU_SL_ATT0_UR_Pos|macro|PERI_GR_PPU_SL_ATT0_UR_Pos
DECL|PERI_GR_PPU_SL_ATT0_UW_Msk|macro|PERI_GR_PPU_SL_ATT0_UW_Msk
DECL|PERI_GR_PPU_SL_ATT0_UW_Pos|macro|PERI_GR_PPU_SL_ATT0_UW_Pos
DECL|PERI_GR_PPU_SL_ATT0_UX_Msk|macro|PERI_GR_PPU_SL_ATT0_UX_Msk
DECL|PERI_GR_PPU_SL_ATT0_UX_Pos|macro|PERI_GR_PPU_SL_ATT0_UX_Pos
DECL|PERI_GR_PPU_SL_ATT1_ENABLED_Msk|macro|PERI_GR_PPU_SL_ATT1_ENABLED_Msk
DECL|PERI_GR_PPU_SL_ATT1_ENABLED_Pos|macro|PERI_GR_PPU_SL_ATT1_ENABLED_Pos
DECL|PERI_GR_PPU_SL_ATT1_NS_Msk|macro|PERI_GR_PPU_SL_ATT1_NS_Msk
DECL|PERI_GR_PPU_SL_ATT1_NS_Pos|macro|PERI_GR_PPU_SL_ATT1_NS_Pos
DECL|PERI_GR_PPU_SL_ATT1_PC_MASK_0_Msk|macro|PERI_GR_PPU_SL_ATT1_PC_MASK_0_Msk
DECL|PERI_GR_PPU_SL_ATT1_PC_MASK_0_Pos|macro|PERI_GR_PPU_SL_ATT1_PC_MASK_0_Pos
DECL|PERI_GR_PPU_SL_ATT1_PC_MASK_15_TO_1_Msk|macro|PERI_GR_PPU_SL_ATT1_PC_MASK_15_TO_1_Msk
DECL|PERI_GR_PPU_SL_ATT1_PC_MASK_15_TO_1_Pos|macro|PERI_GR_PPU_SL_ATT1_PC_MASK_15_TO_1_Pos
DECL|PERI_GR_PPU_SL_ATT1_PC_MATCH_Msk|macro|PERI_GR_PPU_SL_ATT1_PC_MATCH_Msk
DECL|PERI_GR_PPU_SL_ATT1_PC_MATCH_Pos|macro|PERI_GR_PPU_SL_ATT1_PC_MATCH_Pos
DECL|PERI_GR_PPU_SL_ATT1_PR_Msk|macro|PERI_GR_PPU_SL_ATT1_PR_Msk
DECL|PERI_GR_PPU_SL_ATT1_PR_Pos|macro|PERI_GR_PPU_SL_ATT1_PR_Pos
DECL|PERI_GR_PPU_SL_ATT1_PW_Msk|macro|PERI_GR_PPU_SL_ATT1_PW_Msk
DECL|PERI_GR_PPU_SL_ATT1_PW_Pos|macro|PERI_GR_PPU_SL_ATT1_PW_Pos
DECL|PERI_GR_PPU_SL_ATT1_PX_Msk|macro|PERI_GR_PPU_SL_ATT1_PX_Msk
DECL|PERI_GR_PPU_SL_ATT1_PX_Pos|macro|PERI_GR_PPU_SL_ATT1_PX_Pos
DECL|PERI_GR_PPU_SL_ATT1_REGION_SIZE_Msk|macro|PERI_GR_PPU_SL_ATT1_REGION_SIZE_Msk
DECL|PERI_GR_PPU_SL_ATT1_REGION_SIZE_Pos|macro|PERI_GR_PPU_SL_ATT1_REGION_SIZE_Pos
DECL|PERI_GR_PPU_SL_ATT1_UR_Msk|macro|PERI_GR_PPU_SL_ATT1_UR_Msk
DECL|PERI_GR_PPU_SL_ATT1_UR_Pos|macro|PERI_GR_PPU_SL_ATT1_UR_Pos
DECL|PERI_GR_PPU_SL_ATT1_UW_Msk|macro|PERI_GR_PPU_SL_ATT1_UW_Msk
DECL|PERI_GR_PPU_SL_ATT1_UW_Pos|macro|PERI_GR_PPU_SL_ATT1_UW_Pos
DECL|PERI_GR_PPU_SL_ATT1_UX_Msk|macro|PERI_GR_PPU_SL_ATT1_UX_Msk
DECL|PERI_GR_PPU_SL_ATT1_UX_Pos|macro|PERI_GR_PPU_SL_ATT1_UX_Pos
DECL|PERI_GR_PPU_SL_SECTION_SIZE|macro|PERI_GR_PPU_SL_SECTION_SIZE
DECL|PERI_GR_PPU_SL_V1_Type|typedef|} PERI_GR_PPU_SL_V1_Type; /*!< Size = 64 (0x40) */
DECL|PERI_GR_SECTION_SIZE|macro|PERI_GR_SECTION_SIZE
DECL|PERI_GR_SL_CTL_ENABLED_0_Msk|macro|PERI_GR_SL_CTL_ENABLED_0_Msk
DECL|PERI_GR_SL_CTL_ENABLED_0_Pos|macro|PERI_GR_SL_CTL_ENABLED_0_Pos
DECL|PERI_GR_SL_CTL_ENABLED_10_Msk|macro|PERI_GR_SL_CTL_ENABLED_10_Msk
DECL|PERI_GR_SL_CTL_ENABLED_10_Pos|macro|PERI_GR_SL_CTL_ENABLED_10_Pos
DECL|PERI_GR_SL_CTL_ENABLED_11_Msk|macro|PERI_GR_SL_CTL_ENABLED_11_Msk
DECL|PERI_GR_SL_CTL_ENABLED_11_Pos|macro|PERI_GR_SL_CTL_ENABLED_11_Pos
DECL|PERI_GR_SL_CTL_ENABLED_12_Msk|macro|PERI_GR_SL_CTL_ENABLED_12_Msk
DECL|PERI_GR_SL_CTL_ENABLED_12_Pos|macro|PERI_GR_SL_CTL_ENABLED_12_Pos
DECL|PERI_GR_SL_CTL_ENABLED_13_Msk|macro|PERI_GR_SL_CTL_ENABLED_13_Msk
DECL|PERI_GR_SL_CTL_ENABLED_13_Pos|macro|PERI_GR_SL_CTL_ENABLED_13_Pos
DECL|PERI_GR_SL_CTL_ENABLED_14_Msk|macro|PERI_GR_SL_CTL_ENABLED_14_Msk
DECL|PERI_GR_SL_CTL_ENABLED_14_Pos|macro|PERI_GR_SL_CTL_ENABLED_14_Pos
DECL|PERI_GR_SL_CTL_ENABLED_15_Msk|macro|PERI_GR_SL_CTL_ENABLED_15_Msk
DECL|PERI_GR_SL_CTL_ENABLED_15_Pos|macro|PERI_GR_SL_CTL_ENABLED_15_Pos
DECL|PERI_GR_SL_CTL_ENABLED_1_Msk|macro|PERI_GR_SL_CTL_ENABLED_1_Msk
DECL|PERI_GR_SL_CTL_ENABLED_1_Pos|macro|PERI_GR_SL_CTL_ENABLED_1_Pos
DECL|PERI_GR_SL_CTL_ENABLED_2_Msk|macro|PERI_GR_SL_CTL_ENABLED_2_Msk
DECL|PERI_GR_SL_CTL_ENABLED_2_Pos|macro|PERI_GR_SL_CTL_ENABLED_2_Pos
DECL|PERI_GR_SL_CTL_ENABLED_3_Msk|macro|PERI_GR_SL_CTL_ENABLED_3_Msk
DECL|PERI_GR_SL_CTL_ENABLED_3_Pos|macro|PERI_GR_SL_CTL_ENABLED_3_Pos
DECL|PERI_GR_SL_CTL_ENABLED_4_Msk|macro|PERI_GR_SL_CTL_ENABLED_4_Msk
DECL|PERI_GR_SL_CTL_ENABLED_4_Pos|macro|PERI_GR_SL_CTL_ENABLED_4_Pos
DECL|PERI_GR_SL_CTL_ENABLED_5_Msk|macro|PERI_GR_SL_CTL_ENABLED_5_Msk
DECL|PERI_GR_SL_CTL_ENABLED_5_Pos|macro|PERI_GR_SL_CTL_ENABLED_5_Pos
DECL|PERI_GR_SL_CTL_ENABLED_6_Msk|macro|PERI_GR_SL_CTL_ENABLED_6_Msk
DECL|PERI_GR_SL_CTL_ENABLED_6_Pos|macro|PERI_GR_SL_CTL_ENABLED_6_Pos
DECL|PERI_GR_SL_CTL_ENABLED_7_Msk|macro|PERI_GR_SL_CTL_ENABLED_7_Msk
DECL|PERI_GR_SL_CTL_ENABLED_7_Pos|macro|PERI_GR_SL_CTL_ENABLED_7_Pos
DECL|PERI_GR_SL_CTL_ENABLED_8_Msk|macro|PERI_GR_SL_CTL_ENABLED_8_Msk
DECL|PERI_GR_SL_CTL_ENABLED_8_Pos|macro|PERI_GR_SL_CTL_ENABLED_8_Pos
DECL|PERI_GR_SL_CTL_ENABLED_9_Msk|macro|PERI_GR_SL_CTL_ENABLED_9_Msk
DECL|PERI_GR_SL_CTL_ENABLED_9_Pos|macro|PERI_GR_SL_CTL_ENABLED_9_Pos
DECL|PERI_GR_TIMEOUT_CTL_TIMEOUT_Msk|macro|PERI_GR_TIMEOUT_CTL_TIMEOUT_Msk
DECL|PERI_GR_TIMEOUT_CTL_TIMEOUT_Pos|macro|PERI_GR_TIMEOUT_CTL_TIMEOUT_Pos
DECL|PERI_GR_V1_Type|typedef|} PERI_GR_V1_Type; /*!< Size = 64 (0x40) */
DECL|PERI_PPU_GR_ADDR0_ADDR24_Msk|macro|PERI_PPU_GR_ADDR0_ADDR24_Msk
DECL|PERI_PPU_GR_ADDR0_ADDR24_Pos|macro|PERI_PPU_GR_ADDR0_ADDR24_Pos
DECL|PERI_PPU_GR_ADDR0_SUBREGION_DISABLE_Msk|macro|PERI_PPU_GR_ADDR0_SUBREGION_DISABLE_Msk
DECL|PERI_PPU_GR_ADDR0_SUBREGION_DISABLE_Pos|macro|PERI_PPU_GR_ADDR0_SUBREGION_DISABLE_Pos
DECL|PERI_PPU_GR_ADDR1_ADDR24_Msk|macro|PERI_PPU_GR_ADDR1_ADDR24_Msk
DECL|PERI_PPU_GR_ADDR1_ADDR24_Pos|macro|PERI_PPU_GR_ADDR1_ADDR24_Pos
DECL|PERI_PPU_GR_ADDR1_SUBREGION_DISABLE_Msk|macro|PERI_PPU_GR_ADDR1_SUBREGION_DISABLE_Msk
DECL|PERI_PPU_GR_ADDR1_SUBREGION_DISABLE_Pos|macro|PERI_PPU_GR_ADDR1_SUBREGION_DISABLE_Pos
DECL|PERI_PPU_GR_ATT0_ENABLED_Msk|macro|PERI_PPU_GR_ATT0_ENABLED_Msk
DECL|PERI_PPU_GR_ATT0_ENABLED_Pos|macro|PERI_PPU_GR_ATT0_ENABLED_Pos
DECL|PERI_PPU_GR_ATT0_NS_Msk|macro|PERI_PPU_GR_ATT0_NS_Msk
DECL|PERI_PPU_GR_ATT0_NS_Pos|macro|PERI_PPU_GR_ATT0_NS_Pos
DECL|PERI_PPU_GR_ATT0_PC_MASK_0_Msk|macro|PERI_PPU_GR_ATT0_PC_MASK_0_Msk
DECL|PERI_PPU_GR_ATT0_PC_MASK_0_Pos|macro|PERI_PPU_GR_ATT0_PC_MASK_0_Pos
DECL|PERI_PPU_GR_ATT0_PC_MASK_15_TO_1_Msk|macro|PERI_PPU_GR_ATT0_PC_MASK_15_TO_1_Msk
DECL|PERI_PPU_GR_ATT0_PC_MASK_15_TO_1_Pos|macro|PERI_PPU_GR_ATT0_PC_MASK_15_TO_1_Pos
DECL|PERI_PPU_GR_ATT0_PC_MATCH_Msk|macro|PERI_PPU_GR_ATT0_PC_MATCH_Msk
DECL|PERI_PPU_GR_ATT0_PC_MATCH_Pos|macro|PERI_PPU_GR_ATT0_PC_MATCH_Pos
DECL|PERI_PPU_GR_ATT0_PR_Msk|macro|PERI_PPU_GR_ATT0_PR_Msk
DECL|PERI_PPU_GR_ATT0_PR_Pos|macro|PERI_PPU_GR_ATT0_PR_Pos
DECL|PERI_PPU_GR_ATT0_PW_Msk|macro|PERI_PPU_GR_ATT0_PW_Msk
DECL|PERI_PPU_GR_ATT0_PW_Pos|macro|PERI_PPU_GR_ATT0_PW_Pos
DECL|PERI_PPU_GR_ATT0_PX_Msk|macro|PERI_PPU_GR_ATT0_PX_Msk
DECL|PERI_PPU_GR_ATT0_PX_Pos|macro|PERI_PPU_GR_ATT0_PX_Pos
DECL|PERI_PPU_GR_ATT0_REGION_SIZE_Msk|macro|PERI_PPU_GR_ATT0_REGION_SIZE_Msk
DECL|PERI_PPU_GR_ATT0_REGION_SIZE_Pos|macro|PERI_PPU_GR_ATT0_REGION_SIZE_Pos
DECL|PERI_PPU_GR_ATT0_UR_Msk|macro|PERI_PPU_GR_ATT0_UR_Msk
DECL|PERI_PPU_GR_ATT0_UR_Pos|macro|PERI_PPU_GR_ATT0_UR_Pos
DECL|PERI_PPU_GR_ATT0_UW_Msk|macro|PERI_PPU_GR_ATT0_UW_Msk
DECL|PERI_PPU_GR_ATT0_UW_Pos|macro|PERI_PPU_GR_ATT0_UW_Pos
DECL|PERI_PPU_GR_ATT0_UX_Msk|macro|PERI_PPU_GR_ATT0_UX_Msk
DECL|PERI_PPU_GR_ATT0_UX_Pos|macro|PERI_PPU_GR_ATT0_UX_Pos
DECL|PERI_PPU_GR_ATT1_ENABLED_Msk|macro|PERI_PPU_GR_ATT1_ENABLED_Msk
DECL|PERI_PPU_GR_ATT1_ENABLED_Pos|macro|PERI_PPU_GR_ATT1_ENABLED_Pos
DECL|PERI_PPU_GR_ATT1_NS_Msk|macro|PERI_PPU_GR_ATT1_NS_Msk
DECL|PERI_PPU_GR_ATT1_NS_Pos|macro|PERI_PPU_GR_ATT1_NS_Pos
DECL|PERI_PPU_GR_ATT1_PC_MASK_0_Msk|macro|PERI_PPU_GR_ATT1_PC_MASK_0_Msk
DECL|PERI_PPU_GR_ATT1_PC_MASK_0_Pos|macro|PERI_PPU_GR_ATT1_PC_MASK_0_Pos
DECL|PERI_PPU_GR_ATT1_PC_MASK_15_TO_1_Msk|macro|PERI_PPU_GR_ATT1_PC_MASK_15_TO_1_Msk
DECL|PERI_PPU_GR_ATT1_PC_MASK_15_TO_1_Pos|macro|PERI_PPU_GR_ATT1_PC_MASK_15_TO_1_Pos
DECL|PERI_PPU_GR_ATT1_PC_MATCH_Msk|macro|PERI_PPU_GR_ATT1_PC_MATCH_Msk
DECL|PERI_PPU_GR_ATT1_PC_MATCH_Pos|macro|PERI_PPU_GR_ATT1_PC_MATCH_Pos
DECL|PERI_PPU_GR_ATT1_PR_Msk|macro|PERI_PPU_GR_ATT1_PR_Msk
DECL|PERI_PPU_GR_ATT1_PR_Pos|macro|PERI_PPU_GR_ATT1_PR_Pos
DECL|PERI_PPU_GR_ATT1_PW_Msk|macro|PERI_PPU_GR_ATT1_PW_Msk
DECL|PERI_PPU_GR_ATT1_PW_Pos|macro|PERI_PPU_GR_ATT1_PW_Pos
DECL|PERI_PPU_GR_ATT1_PX_Msk|macro|PERI_PPU_GR_ATT1_PX_Msk
DECL|PERI_PPU_GR_ATT1_PX_Pos|macro|PERI_PPU_GR_ATT1_PX_Pos
DECL|PERI_PPU_GR_ATT1_REGION_SIZE_Msk|macro|PERI_PPU_GR_ATT1_REGION_SIZE_Msk
DECL|PERI_PPU_GR_ATT1_REGION_SIZE_Pos|macro|PERI_PPU_GR_ATT1_REGION_SIZE_Pos
DECL|PERI_PPU_GR_ATT1_UR_Msk|macro|PERI_PPU_GR_ATT1_UR_Msk
DECL|PERI_PPU_GR_ATT1_UR_Pos|macro|PERI_PPU_GR_ATT1_UR_Pos
DECL|PERI_PPU_GR_ATT1_UW_Msk|macro|PERI_PPU_GR_ATT1_UW_Msk
DECL|PERI_PPU_GR_ATT1_UW_Pos|macro|PERI_PPU_GR_ATT1_UW_Pos
DECL|PERI_PPU_GR_ATT1_UX_Msk|macro|PERI_PPU_GR_ATT1_UX_Msk
DECL|PERI_PPU_GR_ATT1_UX_Pos|macro|PERI_PPU_GR_ATT1_UX_Pos
DECL|PERI_PPU_GR_SECTION_SIZE|macro|PERI_PPU_GR_SECTION_SIZE
DECL|PERI_PPU_GR_V1_Type|typedef|} PERI_PPU_GR_V1_Type; /*!< Size = 64 (0x40) */
DECL|PERI_PPU_PR_ADDR0_ADDR24_Msk|macro|PERI_PPU_PR_ADDR0_ADDR24_Msk
DECL|PERI_PPU_PR_ADDR0_ADDR24_Pos|macro|PERI_PPU_PR_ADDR0_ADDR24_Pos
DECL|PERI_PPU_PR_ADDR0_SUBREGION_DISABLE_Msk|macro|PERI_PPU_PR_ADDR0_SUBREGION_DISABLE_Msk
DECL|PERI_PPU_PR_ADDR0_SUBREGION_DISABLE_Pos|macro|PERI_PPU_PR_ADDR0_SUBREGION_DISABLE_Pos
DECL|PERI_PPU_PR_ADDR1_ADDR24_Msk|macro|PERI_PPU_PR_ADDR1_ADDR24_Msk
DECL|PERI_PPU_PR_ADDR1_ADDR24_Pos|macro|PERI_PPU_PR_ADDR1_ADDR24_Pos
DECL|PERI_PPU_PR_ADDR1_SUBREGION_DISABLE_Msk|macro|PERI_PPU_PR_ADDR1_SUBREGION_DISABLE_Msk
DECL|PERI_PPU_PR_ADDR1_SUBREGION_DISABLE_Pos|macro|PERI_PPU_PR_ADDR1_SUBREGION_DISABLE_Pos
DECL|PERI_PPU_PR_ATT0_ENABLED_Msk|macro|PERI_PPU_PR_ATT0_ENABLED_Msk
DECL|PERI_PPU_PR_ATT0_ENABLED_Pos|macro|PERI_PPU_PR_ATT0_ENABLED_Pos
DECL|PERI_PPU_PR_ATT0_NS_Msk|macro|PERI_PPU_PR_ATT0_NS_Msk
DECL|PERI_PPU_PR_ATT0_NS_Pos|macro|PERI_PPU_PR_ATT0_NS_Pos
DECL|PERI_PPU_PR_ATT0_PC_MASK_0_Msk|macro|PERI_PPU_PR_ATT0_PC_MASK_0_Msk
DECL|PERI_PPU_PR_ATT0_PC_MASK_0_Pos|macro|PERI_PPU_PR_ATT0_PC_MASK_0_Pos
DECL|PERI_PPU_PR_ATT0_PC_MASK_15_TO_1_Msk|macro|PERI_PPU_PR_ATT0_PC_MASK_15_TO_1_Msk
DECL|PERI_PPU_PR_ATT0_PC_MASK_15_TO_1_Pos|macro|PERI_PPU_PR_ATT0_PC_MASK_15_TO_1_Pos
DECL|PERI_PPU_PR_ATT0_PC_MATCH_Msk|macro|PERI_PPU_PR_ATT0_PC_MATCH_Msk
DECL|PERI_PPU_PR_ATT0_PC_MATCH_Pos|macro|PERI_PPU_PR_ATT0_PC_MATCH_Pos
DECL|PERI_PPU_PR_ATT0_PR_Msk|macro|PERI_PPU_PR_ATT0_PR_Msk
DECL|PERI_PPU_PR_ATT0_PR_Pos|macro|PERI_PPU_PR_ATT0_PR_Pos
DECL|PERI_PPU_PR_ATT0_PW_Msk|macro|PERI_PPU_PR_ATT0_PW_Msk
DECL|PERI_PPU_PR_ATT0_PW_Pos|macro|PERI_PPU_PR_ATT0_PW_Pos
DECL|PERI_PPU_PR_ATT0_PX_Msk|macro|PERI_PPU_PR_ATT0_PX_Msk
DECL|PERI_PPU_PR_ATT0_PX_Pos|macro|PERI_PPU_PR_ATT0_PX_Pos
DECL|PERI_PPU_PR_ATT0_REGION_SIZE_Msk|macro|PERI_PPU_PR_ATT0_REGION_SIZE_Msk
DECL|PERI_PPU_PR_ATT0_REGION_SIZE_Pos|macro|PERI_PPU_PR_ATT0_REGION_SIZE_Pos
DECL|PERI_PPU_PR_ATT0_UR_Msk|macro|PERI_PPU_PR_ATT0_UR_Msk
DECL|PERI_PPU_PR_ATT0_UR_Pos|macro|PERI_PPU_PR_ATT0_UR_Pos
DECL|PERI_PPU_PR_ATT0_UW_Msk|macro|PERI_PPU_PR_ATT0_UW_Msk
DECL|PERI_PPU_PR_ATT0_UW_Pos|macro|PERI_PPU_PR_ATT0_UW_Pos
DECL|PERI_PPU_PR_ATT0_UX_Msk|macro|PERI_PPU_PR_ATT0_UX_Msk
DECL|PERI_PPU_PR_ATT0_UX_Pos|macro|PERI_PPU_PR_ATT0_UX_Pos
DECL|PERI_PPU_PR_ATT1_ENABLED_Msk|macro|PERI_PPU_PR_ATT1_ENABLED_Msk
DECL|PERI_PPU_PR_ATT1_ENABLED_Pos|macro|PERI_PPU_PR_ATT1_ENABLED_Pos
DECL|PERI_PPU_PR_ATT1_NS_Msk|macro|PERI_PPU_PR_ATT1_NS_Msk
DECL|PERI_PPU_PR_ATT1_NS_Pos|macro|PERI_PPU_PR_ATT1_NS_Pos
DECL|PERI_PPU_PR_ATT1_PC_MASK_0_Msk|macro|PERI_PPU_PR_ATT1_PC_MASK_0_Msk
DECL|PERI_PPU_PR_ATT1_PC_MASK_0_Pos|macro|PERI_PPU_PR_ATT1_PC_MASK_0_Pos
DECL|PERI_PPU_PR_ATT1_PC_MASK_15_TO_1_Msk|macro|PERI_PPU_PR_ATT1_PC_MASK_15_TO_1_Msk
DECL|PERI_PPU_PR_ATT1_PC_MASK_15_TO_1_Pos|macro|PERI_PPU_PR_ATT1_PC_MASK_15_TO_1_Pos
DECL|PERI_PPU_PR_ATT1_PC_MATCH_Msk|macro|PERI_PPU_PR_ATT1_PC_MATCH_Msk
DECL|PERI_PPU_PR_ATT1_PC_MATCH_Pos|macro|PERI_PPU_PR_ATT1_PC_MATCH_Pos
DECL|PERI_PPU_PR_ATT1_PR_Msk|macro|PERI_PPU_PR_ATT1_PR_Msk
DECL|PERI_PPU_PR_ATT1_PR_Pos|macro|PERI_PPU_PR_ATT1_PR_Pos
DECL|PERI_PPU_PR_ATT1_PW_Msk|macro|PERI_PPU_PR_ATT1_PW_Msk
DECL|PERI_PPU_PR_ATT1_PW_Pos|macro|PERI_PPU_PR_ATT1_PW_Pos
DECL|PERI_PPU_PR_ATT1_PX_Msk|macro|PERI_PPU_PR_ATT1_PX_Msk
DECL|PERI_PPU_PR_ATT1_PX_Pos|macro|PERI_PPU_PR_ATT1_PX_Pos
DECL|PERI_PPU_PR_ATT1_REGION_SIZE_Msk|macro|PERI_PPU_PR_ATT1_REGION_SIZE_Msk
DECL|PERI_PPU_PR_ATT1_REGION_SIZE_Pos|macro|PERI_PPU_PR_ATT1_REGION_SIZE_Pos
DECL|PERI_PPU_PR_ATT1_UR_Msk|macro|PERI_PPU_PR_ATT1_UR_Msk
DECL|PERI_PPU_PR_ATT1_UR_Pos|macro|PERI_PPU_PR_ATT1_UR_Pos
DECL|PERI_PPU_PR_ATT1_UW_Msk|macro|PERI_PPU_PR_ATT1_UW_Msk
DECL|PERI_PPU_PR_ATT1_UW_Pos|macro|PERI_PPU_PR_ATT1_UW_Pos
DECL|PERI_PPU_PR_ATT1_UX_Msk|macro|PERI_PPU_PR_ATT1_UX_Msk
DECL|PERI_PPU_PR_ATT1_UX_Pos|macro|PERI_PPU_PR_ATT1_UX_Pos
DECL|PERI_PPU_PR_SECTION_SIZE|macro|PERI_PPU_PR_SECTION_SIZE
DECL|PERI_PPU_PR_V1_Type|typedef|} PERI_PPU_PR_V1_Type; /*!< Size = 64 (0x40) */
DECL|PERI_SECTION_SIZE|macro|PERI_SECTION_SIZE
DECL|PERI_TR_CMD_ACTIVATE_Msk|macro|PERI_TR_CMD_ACTIVATE_Msk
DECL|PERI_TR_CMD_ACTIVATE_Pos|macro|PERI_TR_CMD_ACTIVATE_Pos
DECL|PERI_TR_CMD_COUNT_Msk|macro|PERI_TR_CMD_COUNT_Msk
DECL|PERI_TR_CMD_COUNT_Pos|macro|PERI_TR_CMD_COUNT_Pos
DECL|PERI_TR_CMD_GROUP_SEL_Msk|macro|PERI_TR_CMD_GROUP_SEL_Msk
DECL|PERI_TR_CMD_GROUP_SEL_Pos|macro|PERI_TR_CMD_GROUP_SEL_Pos
DECL|PERI_TR_CMD_OUT_SEL_Msk|macro|PERI_TR_CMD_OUT_SEL_Msk
DECL|PERI_TR_CMD_OUT_SEL_Pos|macro|PERI_TR_CMD_OUT_SEL_Pos
DECL|PERI_TR_CMD_TR_SEL_Msk|macro|PERI_TR_CMD_TR_SEL_Msk
DECL|PERI_TR_CMD_TR_SEL_Pos|macro|PERI_TR_CMD_TR_SEL_Pos
DECL|PERI_TR_GR_SECTION_SIZE|macro|PERI_TR_GR_SECTION_SIZE
DECL|PERI_TR_GR_TR_OUT_CTL_TR_EDGE_Msk|macro|PERI_TR_GR_TR_OUT_CTL_TR_EDGE_Msk
DECL|PERI_TR_GR_TR_OUT_CTL_TR_EDGE_Pos|macro|PERI_TR_GR_TR_OUT_CTL_TR_EDGE_Pos
DECL|PERI_TR_GR_TR_OUT_CTL_TR_INV_Msk|macro|PERI_TR_GR_TR_OUT_CTL_TR_INV_Msk
DECL|PERI_TR_GR_TR_OUT_CTL_TR_INV_Pos|macro|PERI_TR_GR_TR_OUT_CTL_TR_INV_Pos
DECL|PERI_TR_GR_TR_OUT_CTL_TR_SEL_Msk|macro|PERI_TR_GR_TR_OUT_CTL_TR_SEL_Msk
DECL|PERI_TR_GR_TR_OUT_CTL_TR_SEL_Pos|macro|PERI_TR_GR_TR_OUT_CTL_TR_SEL_Pos
DECL|PERI_TR_GR_V1_Type|typedef|} PERI_TR_GR_V1_Type; /*!< Size = 512 (0x200) */
DECL|PERI_V1_Type|typedef|} PERI_V1_Type; /*!< Size = 21504 (0x5400) */
DECL|PPU_GR|member|PERI_PPU_GR_V1_Type PPU_GR[16]; /*!< 0x00005000 PPU structure with fixed/constant address for a peripheral
DECL|PPU_PR|member|PERI_PPU_PR_V1_Type PPU_PR[32]; /*!< 0x00004000 PPU structure with programmable address */
DECL|RESERVED1|member|__IM uint32_t RESERVED1;
DECL|RESERVED1|member|__IM uint32_t RESERVED1[6];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[6];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[6];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[6];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[6];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[128];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[1023];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[512];
DECL|RESERVED|member|__IM uint32_t RESERVED[255];
DECL|RESERVED|member|__IM uint32_t RESERVED[6];
DECL|RESERVED|member|__IM uint32_t RESERVED[6];
DECL|RESERVED|member|__IM uint32_t RESERVED[6];
DECL|RESERVED|member|__IM uint32_t RESERVED[6];
DECL|RESERVED|member|__IM uint32_t RESERVED[7];
DECL|SL_CTL|member|__IOM uint32_t SL_CTL; /*!< 0x00000020 Slave control */
DECL|TIMEOUT_CTL|member|__IOM uint32_t TIMEOUT_CTL; /*!< 0x00000024 Timeout control */
DECL|TR_CMD|member|__IOM uint32_t TR_CMD; /*!< 0x00001000 Trigger command register */
DECL|TR_GR|member|PERI_TR_GR_V1_Type TR_GR[16]; /*!< 0x00002000 Trigger group */
DECL|TR_OUT_CTL|member|__IOM uint32_t TR_OUT_CTL[128]; /*!< 0x00000000 Trigger control register */
DECL|_CYIP_PERI_H_|macro|_CYIP_PERI_H_
