#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  8 10:37:39 2022
# Process ID: 3066
# Current directory: /home/users/ayyaz.ahmed/Downloads/mcs-4/vivado
# Command line: vivado
# Log file: /home/users/ayyaz.ahmed/Downloads/mcs-4/vivado/vivado.log
# Journal file: /home/users/ayyaz.ahmed/Downloads/mcs-4/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/users/ayyaz.ahmed/Downloads/aor3000/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 6452.984 ; gain = 61.461 ; free physical = 33311 ; free virtual = 277493
add_files -norecurse {/home/users/ayyaz.ahmed/Downloads/aor3000/rtl/model_fifo.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/memory_tlb_ram.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/defines.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/model_simple_dual_ram.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/block_shift.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/pipeline_rf.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/memory_data_tlb_micro.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/model_mult.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/memory_ram.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/memory_instr_tlb_micro.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/model_true_dual_ram.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/pipeline_mem.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/pipeline_exe.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/aoR3000.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/block_long_div.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/pipeline_if.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/block_cp0.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/block_muldiv.v /home/users/ayyaz.ahmed/Downloads/aor3000/rtl/memory_avalon.v}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Tue Mar  8 10:39:33 2022] Launched synth_1...
Run output will be captured here: /home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:01:33 ; elapsed = 00:03:41 . Memory (MB): peak = 7959.883 ; gain = 1460.207 ; free physical = 32205 ; free virtual = 276406
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:33 ; elapsed = 00:00:04 . Memory (MB): peak = 7959.883 ; gain = 0.000 ; free physical = 32192 ; free virtual = 276396
close_project
create_project project_1 /home/users/ayyaz.ahmed/Downloads/arm4u/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/ayyaz.ahmed/Downloads/arm4u/rtl/forwarding.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/register_file.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/execute.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/fetch.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/barrelshift.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/cpu.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/arm_types.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/decode.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/writeback.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/cache.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/alu.vhd /home/users/ayyaz.ahmed/Downloads/arm4u/rtl/memory.vhd}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xef'". [/home/users/ayyaz.ahmed/Downloads/arm4u/project_1/project_1.srcs/sources_1/imports/rtl/register_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xef'". [/home/users/ayyaz.ahmed/Downloads/arm4u/project_1/project_1.srcs/sources_1/imports/rtl/writeback.vhd:1]
[Tue Mar  8 10:59:53 2022] Launched synth_1...
Run output will be captured here: /home/users/ayyaz.ahmed/Downloads/arm4u/project_1/project_1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  8 11:03:39 2022...
