// Seed: 1041420369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_8;
  assign id_8 = 1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output tri1 id_2
    , id_11,
    output tri1 id_3,
    output wire id_4,
    output tri id_5,
    input uwire id_6,
    input uwire id_7,
    output wor id_8,
    input supply1 id_9
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire id_12;
  assign id_3 = id_0;
  assign id_5 = -1;
endmodule
