
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _673_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _673_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _674_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _674_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _675_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _675_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _676_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _676_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _676_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _677_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _677_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _677_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _678_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _678_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _678_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _679_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _679_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _679_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _680_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _680_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _680_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _681_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _681_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _681_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.392143    4.328448    2.483164    6.483164 ^ rst_n (in)
                                                         rst_n (net)
                      4.328448    0.000000    6.483164 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.483164   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.545624   18.204378   library recovery time
                                             18.204378   data required time
---------------------------------------------------------------------------------------------
                                             18.204378   data required time
                                             -6.483164   data arrival time
---------------------------------------------------------------------------------------------
                                             11.721212   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.590642    0.105883    4.188268 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _187_ (net)
                      0.590642    0.000000    4.188268 v _439_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003038    0.412761    0.228865    4.417132 ^ _439_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _052_ (net)
                      0.412761    0.000000    4.417132 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.417132   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.224893   19.525108   library setup time
                                             19.525108   data required time
---------------------------------------------------------------------------------------------
                                             19.525108   data required time
                                             -4.417132   data arrival time
---------------------------------------------------------------------------------------------
                                             15.107976   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _673_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017561    0.208516    0.156115    4.238500 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.208516    0.000000    4.238500 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.142074    0.129160    4.367660 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.142074    0.000000    4.367660 ^ _673_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.367660   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.180926   19.569077   library setup time
                                             19.569077   data required time
---------------------------------------------------------------------------------------------
                                             19.569077   data required time
                                             -4.367660   data arrival time
---------------------------------------------------------------------------------------------
                                             15.201416   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017561    0.208516    0.156115    4.238500 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.208516    0.000000    4.238500 v _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.142074    0.129160    4.367660 ^ _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _005_ (net)
                      0.142074    0.000000    4.367660 ^ _674_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.367660   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.180926   19.569077   library setup time
                                             19.569077   data required time
---------------------------------------------------------------------------------------------
                                             19.569077   data required time
                                             -4.367660   data arrival time
---------------------------------------------------------------------------------------------
                                             15.201416   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _675_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017561    0.208516    0.156115    4.238500 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.208516    0.000000    4.238500 v _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.142074    0.129160    4.367660 ^ _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.142074    0.000000    4.367660 ^ _675_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.367660   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.180926   19.569077   library setup time
                                             19.569077   data required time
---------------------------------------------------------------------------------------------
                                             19.569077   data required time
                                             -4.367660   data arrival time
---------------------------------------------------------------------------------------------
                                             15.201416   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017561    0.208516    0.156115    4.238500 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.208516    0.000000    4.238500 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.145281    0.125219    4.363719 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.145281    0.000000    4.363719 ^ _671_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.363719   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.181601   19.568401   library setup time
                                             19.568401   data required time
---------------------------------------------------------------------------------------------
                                             19.568401   data required time
                                             -4.363719   data arrival time
---------------------------------------------------------------------------------------------
                                             15.204682   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _672_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012462    0.169043    0.082384    4.082384 ^ ena (in)
                                                         ena (net)
                      0.169043    0.000000    4.082384 ^ _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003038    0.108385    0.267423    4.349807 ^ _380_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.108385    0.000000    4.349807 ^ _672_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.349807   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.173837   19.576164   library setup time
                                             19.576164   data required time
---------------------------------------------------------------------------------------------
                                             19.576164   data required time
                                             -4.349807   data arrival time
---------------------------------------------------------------------------------------------
                                             15.226356   slack (MET)



