

================================================================
== Vitis HLS Report for 'conv3_Pipeline_F1_1'
================================================================
* Date:           Sun Jan 26 21:39:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2306|     2306|  23.060 us|  23.060 us|  2305|  2305|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- F1_1    |     2304|     2304|         2|          1|          1|  2304|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem6 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul4 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 7 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_conv3, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln85_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %mul_ln85"   --->   Operation 9 'read' 'mul_ln85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln85 = store i12 0, i12 %h" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 10 'store' 'store_ln85' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i25 0, i25 %phi_mul4"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %phi_urem6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_urem6_load = load i12 %phi_urem6" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 14 'load' 'phi_urem6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h_4 = load i12 %h" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 15 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%icmp_ln85 = icmp_eq  i12 %h_4, i12 2304" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 16 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%add_ln85 = add i12 %h_4, i12 1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 17 'add' 'add_ln85' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.inc17.split, void %for.inc26.preheader.exitStub" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 18 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i12 %h_4" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 19 'zext' 'zext_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i12 %phi_urem6_load" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 20 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.89ns)   --->   "%add_ln87 = add i20 %zext_ln85, i20 %mul_ln85_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 21 'add' 'add_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i20 %add_ln87" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 22 'zext' 'zext_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filter_conv3_addr = getelementptr i32 %filter_conv3, i64 0, i64 %zext_ln87" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 23 'getelementptr' 'filter_conv3_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%filter_conv3_load = load i20 %filter_conv3_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 24 'load' 'filter_conv3_load' <Predicate = (!icmp_ln85)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 884736> <RAM>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%switch_ln87 = switch i4 %trunc_ln85, void %arrayidx16.case.8, i4 0, void %arrayidx16.case.0, i4 1, void %arrayidx16.case.1, i4 2, void %arrayidx16.case.2, i4 3, void %arrayidx16.case.3, i4 4, void %arrayidx16.case.4, i4 5, void %arrayidx16.case.5, i4 6, void %arrayidx16.case.6, i4 7, void %arrayidx16.case.7" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 25 'switch' 'switch_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.79>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%add_ln85_2 = add i12 %phi_urem6_load, i12 1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 26 'add' 'add_ln85_2' <Predicate = (!icmp_ln85)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%icmp_ln85_1 = icmp_eq  i12 %phi_urem6_load, i12 8" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 27 'icmp' 'icmp_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.37ns)   --->   "%select_ln85 = select i1 %icmp_ln85_1, i12 0, i12 %add_ln85_2" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 28 'select' 'select_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln85 = store i12 %add_ln85, i12 %h" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 29 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln85 = store i12 %select_ln85, i12 %phi_urem6" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 30 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul4_load = load i25 %phi_mul4" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 31 'load' 'phi_mul4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:86]   --->   Operation 32 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2304, i64 2304, i64 2304" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 34 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.94ns)   --->   "%add_ln85_1 = add i25 %phi_mul4_load, i25 7282" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 35 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %phi_mul4_load, i32 16, i32 24" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i9 %tmp" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 37 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_conv3_load = load i20 %filter_conv3_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 38 'load' 'filter_conv3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 884736> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %filter_conv3_load" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 39 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%filter_local_addr = getelementptr i32 %filter_local, i64 0, i64 %zext_ln85_1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 40 'getelementptr' 'filter_local_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%filter_local_1_addr = getelementptr i32 %filter_local_1, i64 0, i64 %zext_ln85_1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 41 'getelementptr' 'filter_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%filter_local_2_addr = getelementptr i32 %filter_local_2, i64 0, i64 %zext_ln85_1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 42 'getelementptr' 'filter_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%filter_local_3_addr = getelementptr i32 %filter_local_3, i64 0, i64 %zext_ln85_1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 43 'getelementptr' 'filter_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%filter_local_4_addr = getelementptr i32 %filter_local_4, i64 0, i64 %zext_ln85_1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 44 'getelementptr' 'filter_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%filter_local_5_addr = getelementptr i32 %filter_local_5, i64 0, i64 %zext_ln85_1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 45 'getelementptr' 'filter_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%filter_local_6_addr = getelementptr i32 %filter_local_6, i64 0, i64 %zext_ln85_1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 46 'getelementptr' 'filter_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%filter_local_7_addr = getelementptr i32 %filter_local_7, i64 0, i64 %zext_ln85_1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 47 'getelementptr' 'filter_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%filter_local_8_addr = getelementptr i32 %filter_local_8, i64 0, i64 %zext_ln85_1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 48 'getelementptr' 'filter_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_7_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 49 'store' 'store_ln87' <Predicate = (trunc_ln85 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 50 'br' 'br_ln87' <Predicate = (trunc_ln85 == 7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_6_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 51 'store' 'store_ln87' <Predicate = (trunc_ln85 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 52 'br' 'br_ln87' <Predicate = (trunc_ln85 == 6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_5_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 53 'store' 'store_ln87' <Predicate = (trunc_ln85 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 54 'br' 'br_ln87' <Predicate = (trunc_ln85 == 5)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_4_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 55 'store' 'store_ln87' <Predicate = (trunc_ln85 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 56 'br' 'br_ln87' <Predicate = (trunc_ln85 == 4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_3_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 57 'store' 'store_ln87' <Predicate = (trunc_ln85 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 58 'br' 'br_ln87' <Predicate = (trunc_ln85 == 3)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_2_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 59 'store' 'store_ln87' <Predicate = (trunc_ln85 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 60 'br' 'br_ln87' <Predicate = (trunc_ln85 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_1_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 61 'store' 'store_ln87' <Predicate = (trunc_ln85 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 62 'br' 'br_ln87' <Predicate = (trunc_ln85 == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 63 'store' 'store_ln87' <Predicate = (trunc_ln85 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 64 'br' 'br_ln87' <Predicate = (trunc_ln85 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_8_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 65 'store' 'store_ln87' <Predicate = (trunc_ln85 != 0 & trunc_ln85 != 1 & trunc_ln85 != 2 & trunc_ln85 != 3 & trunc_ln85 != 4 & trunc_ln85 != 5 & trunc_ln85 != 6 & trunc_ln85 != 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 66 'br' 'br_ln87' <Predicate = (trunc_ln85 != 0 & trunc_ln85 != 1 & trunc_ln85 != 2 & trunc_ln85 != 3 & trunc_ln85 != 4 & trunc_ln85 != 5 & trunc_ln85 != 6 & trunc_ln85 != 7)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln85 = store i25 %add_ln85_1, i25 %phi_mul4" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 67 'store' 'store_ln85' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc17" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 68 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.558ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln85', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85) of constant 0 on local variable 'h', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85 [17]  (0.427 ns)
	'load' operation 12 bit ('h', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85) on local variable 'h', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85 [23]  (0.000 ns)
	'add' operation 20 bit ('add_ln87', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87) [37]  (0.894 ns)
	'getelementptr' operation 20 bit ('filter_conv3_addr', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87) [39]  (0.000 ns)
	'load' operation 32 bit ('filter_conv3_load', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87) on array 'filter_conv3' [40]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('filter_conv3_load', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87) on array 'filter_conv3' [40]  (1.237 ns)
	'store' operation 0 bit ('store_ln87', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87) of variable 'bitcast_ln87', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87 on array 'filter_local_5' [59]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
