
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013373                       # Number of seconds simulated
sim_ticks                                 13373341000                       # Number of ticks simulated
final_tick                                13373341000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35245                       # Simulator instruction rate (inst/s)
host_op_rate                                    61551                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11123548                       # Simulator tick rate (ticks/s)
host_mem_usage                                1757672                       # Number of bytes of host memory used
host_seconds                                  1202.26                       # Real time elapsed on the host
sim_insts                                    42373358                       # Number of instructions simulated
sim_ops                                      74000577                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      8621696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8621696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1320896                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1320896                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       134714                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             134714                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        20639                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             20639                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    644692751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            644692751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     98770831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            98770831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    743463582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           743463582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     134714                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     20639                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   134714                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   20639                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               8621248                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1319168                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                8621696                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1320896                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8633                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             8496                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8257                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8491                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8345                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             8241                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             8026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             8017                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8153                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8135                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            8372                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8126                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8843                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8740                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            8801                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9031                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1256                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1359                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1242                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1451                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1305                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1262                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1162                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1274                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1411                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1322                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1130                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1351                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1481                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1255                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1129                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  13372309500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               134714                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               20639                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  66305                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  34373                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  17452                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9035                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4407                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2014                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    768                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    262                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     65                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   492                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   551                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   901                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1176                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1244                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1257                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1240                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1244                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1246                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1254                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1258                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1257                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1261                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1262                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1261                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1235                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1221                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1218                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        83679                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   118.786123                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    90.138111                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   133.660564                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        58804     70.27%     70.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        16135     19.28%     89.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3530      4.22%     93.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2021      2.42%     96.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1175      1.40%     97.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1385      1.66%     99.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          142      0.17%     99.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           94      0.11%     99.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          393      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        83679                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1215                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    110.858436                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.072603                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1976.226242                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1214     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1215                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1215                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.964609                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.929530                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.102445                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             649     53.42%     53.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              60      4.94%     58.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             417     34.32%     92.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              78      6.42%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              11      0.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1215                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  3676789750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             6202546000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 673535000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    27294.72                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46044.72                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      644.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       98.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   644.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    98.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.81                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.04                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     10.51                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   65347                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   6291                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                48.51                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               30.48                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     86076.93                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   46.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               290012520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               154141515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              474852840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              53551980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1062712560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1324958160                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            25929600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     4424304660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      242079840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        28317480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            8080861155                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           604.251473                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         10399627250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     14874750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    449672000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     67365000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    630374250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2508252750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   9702802250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               307469820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               163420290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              486955140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              54042660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1060868640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1425388740                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            25885440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4260235860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      278704320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        40722120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            8103895410                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           605.973874                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         10178423500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     15879000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    448928000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    111207750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    725587750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2728576250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   9343162250                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      8696832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           8696832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1342016                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1342016                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       135888                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             135888                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        20969                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             20969                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    650311093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            650311093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1    100350092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           100350092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    750661185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           750661185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     135888                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     20969                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   135888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   20969                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               8695744                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   1088                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1340992                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                8696832                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1342016                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8695                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             8590                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8290                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             8468                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8441                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             8345                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8135                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8081                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8224                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            8441                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8199                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8910                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8869                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            8868                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9079                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1268                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1410                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1258                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1251                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1455                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1345                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1285                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1186                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1291                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1447                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1318                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1149                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1378                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1502                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1271                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1139                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  13372834000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               135888                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               20969                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  66927                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  35021                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  17634                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   8911                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4249                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1967                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    791                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    275                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     74                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   553                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   924                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1175                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1265                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1265                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1272                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1285                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1284                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1284                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1265                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1244                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1240                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        85795                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   116.975395                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    89.341767                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   130.777553                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        60783     70.85%     70.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16298     19.00%     89.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3617      4.22%     94.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1943      2.26%     96.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1238      1.44%     97.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1318      1.54%     99.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          134      0.16%     99.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           76      0.09%     99.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          388      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        85795                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1234                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    110.105348                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.699739                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1945.786950                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1233     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1234                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1234                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.979741                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.942001                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.147123                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             671     54.38%     54.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              42      3.40%     57.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             418     33.87%     91.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              87      7.05%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              10      0.81%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               6      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1234                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  3751454500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             6299035750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 679355000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    27610.41                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46360.41                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      650.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      100.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   650.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   100.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.86                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.08                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     10.88                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   64749                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   6272                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                47.65                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               29.91                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     85254.94                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   45.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               297202500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               157951695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              478701300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              54590760                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1342015410                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            25097280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     4390081290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      259216320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        23325705                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            8087240190                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           604.728470                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         10365327250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     13841000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    448088000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     62479750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    674827250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2546084750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   9628020250                       # Time in different power states
system.mem_ctrls1_1.actEnergy               315430920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               167640330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              491417640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              54783900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1438283280                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            25718880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4256561070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      274706880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        35623305                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            8119300515                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           607.125801                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         10152255750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     15086500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    448112000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    102043500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    715164750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2757774250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   9335160000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      8613440                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8613440                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1318336                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1318336                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       134585                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             134585                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        20599                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             20599                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    644075403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            644075403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     98579405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            98579405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    742654809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           742654809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     134585                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     20599                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   134585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   20599                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               8612928                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1316608                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                8613440                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1318336                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             8636                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             8497                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             8216                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             8345                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             8350                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             8228                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             8047                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8003                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8076                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             8142                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            8390                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            8105                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            8847                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            8790                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            8840                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9065                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1232                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1365                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1224                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1230                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1444                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1307                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1272                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1159                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1238                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1423                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1313                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1117                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1369                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1484                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1268                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1127                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  13372441000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               134585                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               20599                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  66085                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  34569                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  17498                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9049                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4434                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1912                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    706                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    252                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     54                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   462                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   514                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   899                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1176                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1247                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1262                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1254                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1253                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1258                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1257                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1258                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1246                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1259                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1247                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1263                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1249                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1235                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1219                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    19                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        83601                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   118.769871                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    90.108687                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   134.019627                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        58692     70.20%     70.20% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16255     19.44%     89.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3464      4.14%     93.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1890      2.26%     96.05% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1304      1.56%     97.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1355      1.62%     99.23% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          140      0.17%     99.40% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          101      0.12%     99.52% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          400      0.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        83601                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1217                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    110.570255                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    32.081850                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1946.384088                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1216     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1217                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1217                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.903862                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.868486                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.109822                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             692     56.86%     56.86% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              50      4.11%     60.97% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             390     32.05%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              74      6.08%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               9      0.74%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               2      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1217                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  3698118000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             6221436750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 672885000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    27479.57                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               46229.57                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      644.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       98.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   644.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    98.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.80                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     10.80                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   65225                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   6320                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                48.47                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               30.68                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     86171.52                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   46.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               288920100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               153560880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              473539080                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              53416260                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1062097920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1341403230                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            25301760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     4388033280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      266579520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        21681930                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            8074579290                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           603.781743                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         10365362250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     14735500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    449394000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     48579250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    694172500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2543542500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN   9622917250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               308012460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               163704915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              487340700                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              53969580                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1059639360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1429483620                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            26058720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4254242880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      287358240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        33326100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            8103141375                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           605.917491                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         10170918500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     15254500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    448390000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     92828000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    748142500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2738748500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN   9329977500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      8720000                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           8720000                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1346240                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1346240                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       136250                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             136250                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        21035                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             21035                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    652043495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            652043495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3    100665944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total           100665944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    752709439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           752709439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     136250                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     21035                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   136250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   21035                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               8718848                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                   1152                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1344384                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                8720000                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1346240                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             8785                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             8614                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8341                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             8497                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             8372                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             8329                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8158                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8105                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8197                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             8248                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            8469                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            8247                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            8945                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            8864                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            8941                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9120                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1268                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1395                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1264                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1251                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1436                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1326                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1316                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1197                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1305                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1449                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1313                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1161                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1370                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1515                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1302                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1138                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  13373079500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               136250                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               21035                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  67253                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  35001                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  17433                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9022                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4362                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1957                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    792                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    281                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     91                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     31                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   489                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   548                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   919                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1204                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1258                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1273                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1284                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1282                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1277                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1279                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1277                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1293                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1282                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1301                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1280                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1259                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1248                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1243                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    20                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        86313                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   116.581836                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    89.045212                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   130.798889                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        61462     71.21%     71.21% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        16157     18.72%     89.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3612      4.18%     94.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1926      2.23%     96.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1229      1.42%     97.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1311      1.52%     99.29% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          124      0.14%     99.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          104      0.12%     99.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          388      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        86313                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1240                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    109.850000                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    31.727457                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1967.874374                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1239     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1240                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1240                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.940323                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.904614                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.113272                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             686     55.32%     55.32% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              50      4.03%     59.35% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             408     32.90%     92.26% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              85      6.85%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20              10      0.81%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1240                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  3778684500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             6333034500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 681160000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    27737.13                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               46487.13                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      651.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                      100.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   652.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                   100.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.88                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.09                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     11.16                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   64583                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   6336                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                47.41                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               30.12                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     85024.51                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   45.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               299408760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               159135735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              479815140                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              54564660                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1056566160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1355290710                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            24744480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     4395108690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      232163040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        30792300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            8087589675                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           604.754603                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         10336353750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     13334250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    447048000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     93786750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    604412750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2575870750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN   9638888500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               316908900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               168422100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              492881340                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              55086660                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1062097920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1440570690                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            27525600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4258912890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      269214720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        38827650                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            8130493230                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           607.962743                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         10142781250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     18585250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    449442000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    101613500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    700852000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2762314000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN   9340534250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                151                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       24667946                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3255250                       # Number of instructions committed
system.cpu00.committedOps                     5652861                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5580913                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu00.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       456160                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5580913                       # number of integer instructions
system.cpu00.num_fp_insts                       72492                       # number of float instructions
system.cpu00.num_int_register_reads          11154470                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4784945                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3147158                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2460624                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1274080                       # number of memory refs
system.cpu00.num_load_insts                    922993                       # Number of load instructions
system.cpu00.num_store_insts                   351087                       # Number of store instructions
system.cpu00.num_idle_cycles             1917177.893010                       # Number of idle cycles
system.cpu00.num_busy_cycles             22750768.106990                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.922281                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.077719                       # Percentage of idle cycles
system.cpu00.Branches                          523896                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4257878     75.32%     75.72% # Class of executed instruction
system.cpu00.op_class::IntMult                   9641      0.17%     75.89% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36978      0.65%     76.54% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51832      0.92%     77.46% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     77.46% # Class of executed instruction
system.cpu00.op_class::MemRead                 907964     16.06%     93.52% # Class of executed instruction
system.cpu00.op_class::MemWrite                349258      6.18%     99.70% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5652861                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                133                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       17050727                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2688387                       # Number of instructions committed
system.cpu01.committedOps                     4750124                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             4678305                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu01.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       389059                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    4678305                       # number of integer instructions
system.cpu01.num_fp_insts                       72354                       # number of float instructions
system.cpu01.num_int_register_reads           9383372                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4016619                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2777361                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2125841                       # number of times the CC registers were written
system.cpu01.num_mem_refs                      941344                       # number of memory refs
system.cpu01.num_load_insts                    657341                       # Number of load instructions
system.cpu01.num_store_insts                   284003                       # Number of store instructions
system.cpu01.num_idle_cycles             6181068.804386                       # Number of idle cycles
system.cpu01.num_busy_cycles             10869658.195614                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.637489                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.362511                       # Percentage of idle cycles
system.cpu01.Branches                          456659                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu01.op_class::IntAlu                 3688051     77.64%     78.11% # Class of executed instruction
system.cpu01.op_class::IntMult                   9617      0.20%     78.32% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36957      0.78%     79.09% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51724      1.09%     80.18% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     80.18% # Class of executed instruction
system.cpu01.op_class::MemRead                 642324     13.52%     93.71% # Class of executed instruction
system.cpu01.op_class::MemWrite                282174      5.94%     99.65% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  4750124                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                145                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       20866873                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2964093                       # Number of instructions committed
system.cpu02.committedOps                     5189805                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5117900                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu02.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       421804                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5117900                       # number of integer instructions
system.cpu02.num_fp_insts                       72446                       # number of float instructions
system.cpu02.num_int_register_reads          10245674                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4390660                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2957951                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2289063                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1103034                       # number of memory refs
system.cpu02.num_load_insts                    786303                       # Number of load instructions
system.cpu02.num_store_insts                   316731                       # Number of store instructions
system.cpu02.num_idle_cycles             4587231.705967                       # Number of idle cycles
system.cpu02.num_busy_cycles             16279641.294033                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.780167                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.219833                       # Percentage of idle cycles
system.cpu02.Branches                          489507                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22445      0.43%      0.43% # Class of executed instruction
system.cpu02.op_class::IntAlu                 3965930     76.42%     76.85% # Class of executed instruction
system.cpu02.op_class::IntMult                   9629      0.19%     77.04% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36971      0.71%     77.75% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51796      1.00%     78.75% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     78.75% # Class of executed instruction
system.cpu02.op_class::MemRead                 771278     14.86%     93.61% # Class of executed instruction
system.cpu02.op_class::MemWrite                314902      6.07%     99.68% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15025      0.29%     99.96% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5189805                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                139                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       18959712                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   2827151                       # Number of instructions committed
system.cpu03.committedOps                     4971648                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             4899786                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu03.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       405586                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    4899786                       # number of integer instructions
system.cpu03.num_fp_insts                       72400                       # number of float instructions
system.cpu03.num_int_register_reads           9817656                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4205014                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            2868510                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2208216                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1022682                       # number of memory refs
system.cpu03.num_load_insts                    722169                       # Number of load instructions
system.cpu03.num_store_insts                   300513                       # Number of store instructions
system.cpu03.num_idle_cycles             5519888.731601                       # Number of idle cycles
system.cpu03.num_busy_cycles             13439823.268399                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.708862                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.291138                       # Percentage of idle cycles
system.cpu03.Branches                          473246                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu03.op_class::IntAlu                 3828181     77.00%     77.45% # Class of executed instruction
system.cpu03.op_class::IntMult                   9623      0.19%     77.65% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36964      0.74%     78.39% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51760      1.04%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::MemRead                 707148     14.22%     93.65% # Class of executed instruction
system.cpu03.op_class::MemWrite                298684      6.01%     99.66% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  4971648                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                139                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       18960912                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2826209                       # Number of instructions committed
system.cpu04.committedOps                     4970126                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             4898264                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu04.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       405470                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    4898264                       # number of integer instructions
system.cpu04.num_fp_insts                       72400                       # number of float instructions
system.cpu04.num_int_register_reads           9814738                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4203724                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2867862                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2207656                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1022158                       # number of memory refs
system.cpu04.num_load_insts                    721741                       # Number of load instructions
system.cpu04.num_store_insts                   300417                       # Number of store instructions
system.cpu04.num_idle_cycles             5519387.408469                       # Number of idle cycles
system.cpu04.num_busy_cycles             13441524.591531                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.708907                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.291093                       # Percentage of idle cycles
system.cpu04.Branches                          473110                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu04.op_class::IntAlu                 3827183     77.00%     77.46% # Class of executed instruction
system.cpu04.op_class::IntMult                   9623      0.19%     77.65% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.74%     78.39% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51760      1.04%     79.43% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.43% # Class of executed instruction
system.cpu04.op_class::MemRead                 706720     14.22%     93.65% # Class of executed instruction
system.cpu04.op_class::MemWrite                298588      6.01%     99.66% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  4970126                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                151                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       24669366                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3244150                       # Number of instructions committed
system.cpu05.committedOps                     5634931                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5562983                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu05.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       454794                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5562983                       # number of integer instructions
system.cpu05.num_fp_insts                       72492                       # number of float instructions
system.cpu05.num_int_register_reads          11119410                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4769747                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3139655                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2453774                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1267564                       # number of memory refs
system.cpu05.num_load_insts                    917863                       # Number of load instructions
system.cpu05.num_store_insts                   349701                       # Number of store instructions
system.cpu05.num_idle_cycles             1915978.540709                       # Number of idle cycles
system.cpu05.num_busy_cycles             22753387.459291                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.922334                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.077666                       # Percentage of idle cycles
system.cpu05.Branches                          522550                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4246464     75.36%     75.76% # Class of executed instruction
system.cpu05.op_class::IntMult                   9641      0.17%     75.93% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36978      0.66%     76.59% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51832      0.92%     77.51% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.51% # Class of executed instruction
system.cpu05.op_class::MemRead                 902834     16.02%     93.53% # Class of executed instruction
system.cpu05.op_class::MemWrite                347872      6.17%     99.70% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5634931                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                163                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       26746682                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3459713                       # Number of instructions committed
system.cpu06.committedOps                     5962170                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5890136                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu06.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       477078                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5890136                       # number of integer instructions
system.cpu06.num_fp_insts                       72584                       # number of float instructions
system.cpu06.num_int_register_reads          11771539                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5052264                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3262730                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2564654                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1396078                       # number of memory refs
system.cpu06.num_load_insts                   1024148                       # Number of load instructions
system.cpu06.num_store_insts                   371930                       # Number of store instructions
system.cpu06.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu06.num_busy_cycles             26746681.998000                       # Number of busy cycles
system.cpu06.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu06.Branches                          544979                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22466      0.38%      0.38% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4445077     74.55%     74.93% # Class of executed instruction
system.cpu06.op_class::IntMult                   9653      0.16%     75.09% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36992      0.62%     75.71% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51904      0.87%     76.58% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     76.58% # Class of executed instruction
system.cpu06.op_class::MemRead                1009111     16.93%     93.51% # Class of executed instruction
system.cpu06.op_class::MemWrite                370101      6.21%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15037      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5962170                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                133                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       10661989                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2569234                       # Number of instructions committed
system.cpu07.committedOps                     4545859                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4474040                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu07.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       372036                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4474040                       # number of integer instructions
system.cpu07.num_fp_insts                       72354                       # number of float instructions
system.cpu07.num_int_register_reads           8991871                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3846398                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2683734                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2040731                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      873259                       # number of memory refs
system.cpu07.num_load_insts                    606276                       # Number of load instructions
system.cpu07.num_store_insts                   266983                       # Number of store instructions
system.cpu07.num_idle_cycles             6411816.607491                       # Number of idle cycles
system.cpu07.num_busy_cycles             4250172.392509                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.398628                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.601372                       # Percentage of idle cycles
system.cpu07.Branches                          439635                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22431      0.49%      0.49% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3551871     78.13%     78.63% # Class of executed instruction
system.cpu07.op_class::IntMult                   9617      0.21%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36957      0.81%     79.65% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51724      1.14%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::MemRead                 591259     13.01%     93.80% # Class of executed instruction
system.cpu07.op_class::MemWrite                265154      5.83%     99.63% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15017      0.33%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4545859                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                151                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       22770842                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3107558                       # Number of instructions committed
system.cpu08.committedOps                     5418319                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5346371                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu08.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       438790                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5346371                       # number of integer instructions
system.cpu08.num_fp_insts                       72492                       # number of float instructions
system.cpu08.num_int_register_reads          10694002                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4585143                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3051633                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2373754                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1187172                       # number of memory refs
system.cpu08.num_load_insts                    853475                       # Number of load instructions
system.cpu08.num_store_insts                   333697                       # Number of store instructions
system.cpu08.num_idle_cycles             3384839.453957                       # Number of idle cycles
system.cpu08.num_busy_cycles             19386002.546043                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.851352                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.148648                       # Percentage of idle cycles
system.cpu08.Branches                          506546                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22452      0.41%      0.41% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4110244     75.86%     76.27% # Class of executed instruction
system.cpu08.op_class::IntMult                   9641      0.18%     76.45% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36978      0.68%     77.13% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51832      0.96%     78.09% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     78.09% # Class of executed instruction
system.cpu08.op_class::MemRead                 838446     15.47%     93.56% # Class of executed instruction
system.cpu08.op_class::MemWrite                331868      6.12%     99.69% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15029      0.28%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5418319                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                151                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       22769094                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3101793                       # Number of instructions committed
system.cpu09.committedOps                     5409004                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5337056                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu09.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       438080                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5337056                       # number of integer instructions
system.cpu09.num_fp_insts                       72492                       # number of float instructions
system.cpu09.num_int_register_reads          10675721                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4577248                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3047746                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2370168                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1183754                       # number of memory refs
system.cpu09.num_load_insts                    850803                       # Number of load instructions
system.cpu09.num_store_insts                   332951                       # Number of store instructions
system.cpu09.num_idle_cycles             3386067.666413                       # Number of idle cycles
system.cpu09.num_busy_cycles             19383026.333587                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.851287                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.148713                       # Percentage of idle cycles
system.cpu09.Branches                          505872                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22452      0.42%      0.42% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4104347     75.88%     76.29% # Class of executed instruction
system.cpu09.op_class::IntMult                   9641      0.18%     76.47% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36978      0.68%     77.16% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51832      0.96%     78.12% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     78.12% # Class of executed instruction
system.cpu09.op_class::MemRead                 835774     15.45%     93.57% # Class of executed instruction
system.cpu09.op_class::MemWrite                331122      6.12%     99.69% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15029      0.28%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5409004                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                133                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       17057408                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2688105                       # Number of instructions committed
system.cpu10.committedOps                     4749672                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4677853                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu10.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       389025                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4677853                       # number of integer instructions
system.cpu10.num_fp_insts                       72354                       # number of float instructions
system.cpu10.num_int_register_reads           9382370                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4016235                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2777196                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2125627                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      941120                       # number of memory refs
system.cpu10.num_load_insts                    657195                       # Number of load instructions
system.cpu10.num_store_insts                   283925                       # Number of store instructions
system.cpu10.num_idle_cycles             6179230.001820                       # Number of idle cycles
system.cpu10.num_busy_cycles             10878177.998180                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.637739                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.362261                       # Percentage of idle cycles
system.cpu10.Branches                          456669                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3687823     77.64%     78.12% # Class of executed instruction
system.cpu10.op_class::IntMult                   9617      0.20%     78.32% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36957      0.78%     79.10% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51724      1.09%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::MemRead                 642178     13.52%     93.71% # Class of executed instruction
system.cpu10.op_class::MemWrite                282096      5.94%     99.65% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4749672                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                145                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       20862444                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   2967375                       # Number of instructions committed
system.cpu11.committedOps                     5195102                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5123197                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu11.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       422207                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5123197                       # number of integer instructions
system.cpu11.num_fp_insts                       72446                       # number of float instructions
system.cpu11.num_int_register_reads          10255872                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4395151                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            2960195                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2291023                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1104880                       # number of memory refs
system.cpu11.num_load_insts                    787801                       # Number of load instructions
system.cpu11.num_store_insts                   317079                       # Number of store instructions
system.cpu11.num_idle_cycles             4589712.689978                       # Number of idle cycles
system.cpu11.num_busy_cycles             16272731.310022                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.780001                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.219999                       # Percentage of idle cycles
system.cpu11.Branches                          489965                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22445      0.43%      0.43% # Class of executed instruction
system.cpu11.op_class::IntAlu                 3969381     76.41%     76.84% # Class of executed instruction
system.cpu11.op_class::IntMult                   9629      0.19%     77.02% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36971      0.71%     77.74% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51796      1.00%     78.73% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     78.73% # Class of executed instruction
system.cpu11.op_class::MemRead                 772776     14.88%     93.61% # Class of executed instruction
system.cpu11.op_class::MemWrite                315250      6.07%     99.68% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15025      0.29%     99.96% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5195102                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                157                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       26575015                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3400616                       # Number of instructions committed
system.cpu12.committedOps                     5884530                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5812539                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu12.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       473395                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5812539                       # number of integer instructions
system.cpu12.num_fp_insts                       72538                       # number of float instructions
system.cpu12.num_int_register_reads          11608738                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4982067                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3242228                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2546485                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1359275                       # number of memory refs
system.cpu12.num_load_insts                    991023                       # Number of load instructions
system.cpu12.num_store_insts                   368252                       # Number of store instructions
system.cpu12.num_idle_cycles             170565.199557                       # Number of idle cycles
system.cpu12.num_busy_cycles             26404449.800443                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.993582                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.006418                       # Percentage of idle cycles
system.cpu12.Branches                          541246                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22459      0.38%      0.38% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4404296     74.85%     75.23% # Class of executed instruction
system.cpu12.op_class::IntMult                   9647      0.16%     75.39% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36985      0.63%     76.02% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51868      0.88%     76.90% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     76.90% # Class of executed instruction
system.cpu12.op_class::MemRead                 975990     16.59%     93.49% # Class of executed instruction
system.cpu12.op_class::MemWrite                366423      6.23%     99.71% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15033      0.26%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5884530                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                157                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24842990                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3273724                       # Number of instructions committed
system.cpu13.committedOps                     5666426                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5594435                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu13.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       455152                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5594435                       # number of integer instructions
system.cpu13.num_fp_insts                       72538                       # number of float instructions
system.cpu13.num_int_register_reads          11190982                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4800447                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3141903                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2455251                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1286812                       # number of memory refs
system.cpu13.num_load_insts                    936824                       # Number of load instructions
system.cpu13.num_store_insts                   349988                       # Number of store instructions
system.cpu13.num_idle_cycles             1768196.943652                       # Number of idle cycles
system.cpu13.num_busy_cycles             23074793.056348                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.928825                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.071175                       # Percentage of idle cycles
system.cpu13.Branches                          523026                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22459      0.40%      0.40% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4258655     75.16%     75.55% # Class of executed instruction
system.cpu13.op_class::IntMult                   9647      0.17%     75.72% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36985      0.65%     76.38% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51868      0.92%     77.29% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.29% # Class of executed instruction
system.cpu13.op_class::MemRead                 921791     16.27%     93.56% # Class of executed instruction
system.cpu13.op_class::MemWrite                348159      6.14%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15033      0.27%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5666426                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        3891010                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   13373341000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        3605721                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              424281                       # Transaction distribution
system.piobus.trans_dist::ReadResp             424281                       # Transaction distribution
system.piobus.trans_dist::WriteReq                451                       # Transaction distribution
system.piobus.trans_dist::WriteResp               451                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        88180                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        88180                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        21628                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        21628                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        54034                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        54034                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        37994                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        37994                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        37858                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        37858                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        86834                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        86834                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       108820                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       108820                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         4604                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         4604                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        70830                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        70830                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        70156                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        70156                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        21638                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        21638                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        54492                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        54492                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       105308                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       105308                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        87088                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        87088                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 849464                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       352720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       352720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        86512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        86512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       216136                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       216136                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       151976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       151976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       151432                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       151432                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       347336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       347336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       435280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       435280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        18416                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        18416                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       283320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       283320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       280624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       280624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        86552                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        86552                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       217968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       217968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       421232                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       421232                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       348352                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       348352                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 3397856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           304502000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           224605000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           98859500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           23212000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           59495500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.4                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           41472500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          41289000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          97351500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         120610000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           4580000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          78498000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          77815500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          23235000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          60027000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         119114000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          97453500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.7                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     71149723                      
system.ruby.outstanding_req_hist_seqr::mean     1.000023                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000016                      
system.ruby.outstanding_req_hist_seqr::stdev     0.004819                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    71148071    100.00%    100.00% |        1652      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     71149723                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples       71149723                      
system.ruby.latency_hist_seqr::mean          3.132408                      
system.ruby.latency_hist_seqr::gmean         1.532237                      
system.ruby.latency_hist_seqr::stdev        15.895259                      
system.ruby.latency_hist_seqr            |    70725834     99.40%     99.40% |      404524      0.57%     99.97% |        8980      0.01%     99.99% |        2422      0.00%     99.99% |        4039      0.01%     99.99% |        3572      0.01%    100.00% |         317      0.00%    100.00% |          25      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00%
system.ruby.latency_hist_seqr::total         71149723                      
system.ruby.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.hit_latency_hist_seqr::samples     70605416                      
system.ruby.hit_latency_hist_seqr::mean      1.852758                      
system.ruby.hit_latency_hist_seqr::gmean     1.478235                      
system.ruby.hit_latency_hist_seqr::stdev     1.392173                      
system.ruby.hit_latency_hist_seqr        |    50769868     71.91%     71.91% |           0      0.00%     71.91% |    19742784     27.96%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |       74995      0.11%     99.97% |           0      0.00%     99.97% |       17769      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     70605416                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       544307                      
system.ruby.miss_latency_hist_seqr::mean   169.123717                      
system.ruby.miss_latency_hist_seqr::gmean   160.930255                      
system.ruby.miss_latency_hist_seqr::stdev    70.779414                      
system.ruby.miss_latency_hist_seqr       |      120418     22.12%     22.12% |      404524     74.32%     96.44% |        8980      1.65%     98.09% |        2422      0.44%     98.54% |        4039      0.74%     99.28% |        3572      0.66%     99.94% |         317      0.06%     99.99% |          25      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       544307                      
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl1.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl1.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl2.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl2.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            5                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl3.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl3.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1172920                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        57188                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1230108                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4226957                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2482                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4229439                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits         6968                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses        52702                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        59670                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles           291                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits       905314                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        25334                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses       930648                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      3592560                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1684                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      3594244                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits         7185                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses        19833                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses        27018                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits       906804                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        23615                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       930419                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3592253                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1680                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3593933                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L2cache.demand_hits         5500                       # Number of cache demand hits
system.ruby.l1_cntrl10.L2cache.demand_misses        19795                       # Number of cache demand misses
system.ruby.l1_cntrl10.L2cache.demand_accesses        25295                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1037705                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        40047                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1077752                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      3905707                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1659                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      3907366                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L2cache.demand_hits         6092                       # Number of cache demand hits
system.ruby.l1_cntrl11.L2cache.demand_misses        35614                       # Number of cache demand misses
system.ruby.l1_cntrl11.L2cache.demand_accesses        41706                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles          112                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1241122                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        65617                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1306739                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4390768                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1688                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4392456                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L2cache.demand_hits         6616                       # Number of cache demand hits
system.ruby.l1_cntrl12.L2cache.demand_misses        60689                       # Number of cache demand misses
system.ruby.l1_cntrl12.L2cache.demand_accesses        67305                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles          439                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1186448                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        56938                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1243386                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4236229                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1708                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4237937                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L2cache.demand_hits         6161                       # Number of cache demand hits
system.ruby.l1_cntrl13.L2cache.demand_misses        52485                       # Number of cache demand misses
system.ruby.l1_cntrl13.L2cache.demand_accesses        58646                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles          476                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1036111                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        40024                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1076135                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      3901964                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1660                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      3903624                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits         6261                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses        35423                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses        41684                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles            77                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits       972056                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        31747                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1003803                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      3748466                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1669                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      3750135                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits         5961                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses        27455                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses        33416                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             9                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits       971620                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        31727                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1003347                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      3747385                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1674                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      3749059                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L2cache.demand_hits         5996                       # Number of cache demand hits
system.ruby.l1_cntrl4.L2cache.demand_misses        27405                       # Number of cache demand misses
system.ruby.l1_cntrl4.L2cache.demand_accesses        33401                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles            11                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1167428                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        56837                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1224265                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4214314                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         2492                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4216806                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L2cache.demand_hits         7289                       # Number of cache demand hits
system.ruby.l1_cntrl5.L2cache.demand_misses        52040                       # Number of cache demand misses
system.ruby.l1_cntrl5.L2cache.demand_accesses        59329                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles           519                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1274003                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        67783                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1341786                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4443525                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2477                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4446002                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L2cache.demand_hits        10637                       # Number of cache demand hits
system.ruby.l1_cntrl6.L2cache.demand_misses        59623                       # Number of cache demand misses
system.ruby.l1_cntrl6.L2cache.demand_accesses        70260                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles           617                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       855518                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        15557                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       871075                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3447896                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1661                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3449557                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L2cache.demand_hits         5152                       # Number of cache demand hits
system.ruby.l1_cntrl7.L2cache.demand_misses        12066                       # Number of cache demand misses
system.ruby.l1_cntrl7.L2cache.demand_accesses        17218                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1103564                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        48311                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1151875                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4061914                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         2482                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4064396                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L2cache.demand_hits         6923                       # Number of cache demand hits
system.ruby.l1_cntrl8.L2cache.demand_misses        43870                       # Number of cache demand misses
system.ruby.l1_cntrl8.L2cache.demand_accesses        50793                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles           176                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1100914                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        47880                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1148794                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4056165                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1672                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4057837                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L2cache.demand_hits         6023                       # Number of cache demand hits
system.ruby.l1_cntrl9.L2cache.demand_misses        43529                       # Number of cache demand misses
system.ruby.l1_cntrl9.L2cache.demand_accesses        49552                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles           154                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      6181535                      
system.ruby.network.routers00.buffer_writes      6181535                      
system.ruby.network.routers00.sw_input_arbiter_activity      6410202                      
system.ruby.network.routers00.sw_output_arbiter_activity      6181535                      
system.ruby.network.routers00.crossbar_activity      6181535                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      5673825                      
system.ruby.network.routers01.buffer_writes      5673825                      
system.ruby.network.routers01.sw_input_arbiter_activity      5853688                      
system.ruby.network.routers01.sw_output_arbiter_activity      5673825                      
system.ruby.network.routers01.crossbar_activity      5673825                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      5823490                      
system.ruby.network.routers02.buffer_writes      5823490                      
system.ruby.network.routers02.sw_input_arbiter_activity      6041825                      
system.ruby.network.routers02.sw_output_arbiter_activity      5823490                      
system.ruby.network.routers02.crossbar_activity      5823490                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      5577983                      
system.ruby.network.routers03.buffer_writes      5577983                      
system.ruby.network.routers03.sw_input_arbiter_activity      5795871                      
system.ruby.network.routers03.sw_output_arbiter_activity      5577983                      
system.ruby.network.routers03.crossbar_activity      5577983                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      4525797                      
system.ruby.network.routers04.buffer_writes      4525797                      
system.ruby.network.routers04.sw_input_arbiter_activity      4851908                      
system.ruby.network.routers04.sw_output_arbiter_activity      4525797                      
system.ruby.network.routers04.crossbar_activity      4525797                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3715781                      
system.ruby.network.routers05.buffer_writes      3715781                      
system.ruby.network.routers05.sw_input_arbiter_activity      3998409                      
system.ruby.network.routers05.sw_output_arbiter_activity      3715781                      
system.ruby.network.routers05.crossbar_activity      3715781                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3656650                      
system.ruby.network.routers06.buffer_writes      3656650                      
system.ruby.network.routers06.sw_input_arbiter_activity      3888033                      
system.ruby.network.routers06.sw_output_arbiter_activity      3656650                      
system.ruby.network.routers06.crossbar_activity      3656650                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3809281                      
system.ruby.network.routers07.buffer_writes      3809281                      
system.ruby.network.routers07.sw_input_arbiter_activity      4079185                      
system.ruby.network.routers07.sw_output_arbiter_activity      3809281                      
system.ruby.network.routers07.crossbar_activity      3809281                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      7431462                      
system.ruby.network.routers08.buffer_writes      7431462                      
system.ruby.network.routers08.sw_input_arbiter_activity      8175162                      
system.ruby.network.routers08.sw_output_arbiter_activity      7431462                      
system.ruby.network.routers08.crossbar_activity      7431462                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      6895321                      
system.ruby.network.routers09.buffer_writes      6895321                      
system.ruby.network.routers09.sw_input_arbiter_activity      7452043                      
system.ruby.network.routers09.sw_output_arbiter_activity      6895321                      
system.ruby.network.routers09.crossbar_activity      6895321                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      6519482                      
system.ruby.network.routers10.buffer_writes      6519482                      
system.ruby.network.routers10.sw_input_arbiter_activity      7019838                      
system.ruby.network.routers10.sw_output_arbiter_activity      6519482                      
system.ruby.network.routers10.crossbar_activity      6519482                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      6919062                      
system.ruby.network.routers11.buffer_writes      6919062                      
system.ruby.network.routers11.sw_input_arbiter_activity      7592808                      
system.ruby.network.routers11.sw_output_arbiter_activity      6919062                      
system.ruby.network.routers11.crossbar_activity      6919062                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      3133334                      
system.ruby.network.routers12.buffer_writes      3133334                      
system.ruby.network.routers12.sw_input_arbiter_activity      3322711                      
system.ruby.network.routers12.sw_output_arbiter_activity      3133334                      
system.ruby.network.routers12.crossbar_activity      3133334                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3381932                      
system.ruby.network.routers13.buffer_writes      3381932                      
system.ruby.network.routers13.sw_input_arbiter_activity      3606532                      
system.ruby.network.routers13.sw_output_arbiter_activity      3381932                      
system.ruby.network.routers13.crossbar_activity      3381932                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3305808                      
system.ruby.network.routers14.buffer_writes      3305808                      
system.ruby.network.routers14.sw_input_arbiter_activity      3473471                      
system.ruby.network.routers14.sw_output_arbiter_activity      3305808                      
system.ruby.network.routers14.crossbar_activity      3305808                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2964193                      
system.ruby.network.routers15.buffer_writes      2964193                      
system.ruby.network.routers15.sw_input_arbiter_activity      3111431                      
system.ruby.network.routers15.sw_output_arbiter_activity      2964193                      
system.ruby.network.routers15.crossbar_activity      2964193                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |      676914      3.69%      3.69% |     8297212     45.20%     48.89% |     8706042     47.43%     96.31% |      676913      3.69%    100.00%
system.ruby.network.packets_received::total     18357081                      
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |      676914      3.69%      3.69% |     8297212     45.20%     48.89% |     8706042     47.43%     96.31% |      676913      3.69%    100.00%
system.ruby.network.packets_injected::total     18357081                      
system.ruby.network.packet_network_latency |           0                       |           0                       |     6796344                       |    82792903                       |    94623975                       |     8504326                      
system.ruby.network.packet_queueing_latency |           0                       |           0                       |     1476749                       |   117791655                       |    83292718                       |     6769130                      
system.ruby.network.memory_received      |           0      0.00%      0.00% |           0      0.00%      0.00% |      676914     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |      676913     50.00%    100.00%
system.ruby.network.memory_received::total      1353827                      
system.ruby.network.memory_network_latency |           0                       |           0                       |     6796344                       |           0                       |           0                       |     8504326                      
system.ruby.network.memory_queueing_latency |           0                       |           0                       |     1476749                       |           0                       |           0                       |     6769130                      
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |   10.040188                       |    9.978400                       |   10.868771                       |   12.563396                      
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |    2.181590                       |   14.196534                       |    9.567231                       |          10                      
system.ruby.network.average_packet_network_latency    10.498268                      
system.ruby.network.average_packet_queueing_latency    11.403243                      
system.ruby.network.average_packet_latency    21.901510                      
system.ruby.network.average_memory_network_latency    11.301791                      
system.ruby.network.average_memory_queueing_latency     6.090792                      
system.ruby.network.average_memory_latency    17.392583                      
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |      676914      3.24%      3.24% |     8297212     39.76%     43.01% |    10883270     52.15%     95.16% |     1009881      4.84%    100.00%
system.ruby.network.flits_received::total     20867277                      
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |      676914      3.24%      3.24% |     8297212     39.76%     43.01% |    10883270     52.15%     95.16% |     1009881      4.84%    100.00%
system.ruby.network.flits_injected::total     20867277                      
system.ruby.network.flit_network_latency |           0                       |           0                       |     6796344                       |    82792903                       |   121311386                       |    14530716                      
system.ruby.network.flit_queueing_latency |           0                       |           0                       |     1476749                       |   117791655                       |    89994190                       |    10098810                      
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |   10.040188                       |    9.978400                       |   11.146593                       |   14.388543                      
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |    2.181590                       |   14.196534                       |    8.269040                       |          10                      
system.ruby.network.average_flit_network_latency    10.803103                      
system.ruby.network.average_flit_queueing_latency    10.512220                      
system.ruby.network.average_flit_latency    21.315323                      
system.ruby.network.ext_in_link_utilization     20867277                      
system.ruby.network.ext_out_link_utilization     20867277                      
system.ruby.network.int_link_utilization     58647659                      
system.ruby.network.avg_link_utilization     3.753072                      
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.085849      2.29%      2.29% |    0.026442      0.70%      2.99% |    0.006786      0.18%      3.17% |    0.006533      0.17%      3.35% |    0.937862     24.99%     28.34% |    0.291948      7.78%     36.11% |    0.158948      4.24%     40.35% |    0.083932      2.24%     42.59% |    1.079309     28.76%     71.34% |    0.446575     11.90%     83.24% |    0.262906      7.01%     90.25% |    0.175478      4.68%     94.92% |    0.155971      4.16%     99.08% |    0.015579      0.42%     99.50% |    0.009551      0.25%     99.75% |    0.009402      0.25%    100.00%
system.ruby.network.avg_vc_load::total       3.753072                      
system.ruby.network.average_hops             2.810508                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  13373341000                       # Cumulative time (in ticks) in various power states
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     10473925                      
system.ruby.LD.latency_hist_seqr::mean       8.428322                      
system.ruby.LD.latency_hist_seqr::gmean      1.772982                      
system.ruby.LD.latency_hist_seqr::stdev     35.592410                      
system.ruby.LD.latency_hist_seqr         |    10142352     96.83%     96.83% |      317353      3.03%     99.86% |        6635      0.06%     99.93% |        1662      0.02%     99.94% |        2959      0.03%     99.97% |        2720      0.03%    100.00% |         234      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      10473925                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.hit_latency_hist_seqr::samples     10073935                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.885569                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.480804                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.558321                      
system.ruby.LD.hit_latency_hist_seqr     |     7273375     72.20%     72.20% |           0      0.00%     72.20% |     2732137     27.12%     99.32% |           0      0.00%     99.32% |           0      0.00%     99.32% |       54917      0.55%     99.87% |           0      0.00%     99.87% |       13506      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10073935                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       399990                      
system.ruby.LD.miss_latency_hist_seqr::mean   173.210635                      
system.ruby.LD.miss_latency_hist_seqr::gmean   165.340504                      
system.ruby.LD.miss_latency_hist_seqr::stdev    69.855379                      
system.ruby.LD.miss_latency_hist_seqr    |       68417     17.10%     17.10% |      317353     79.34%     96.44% |        6635      1.66%     98.10% |        1662      0.42%     98.52% |        2959      0.74%     99.26% |        2720      0.68%     99.94% |         234      0.06%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       399990                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      4536438                      
system.ruby.ST.latency_hist_seqr::mean       5.890267                      
system.ruby.ST.latency_hist_seqr::gmean      1.607220                      
system.ruby.ST.latency_hist_seqr::stdev     27.511527                      
system.ruby.ST.latency_hist_seqr         |     4463785     98.40%     98.40% |       68222      1.50%     99.90% |        2005      0.04%     99.95% |         667      0.01%     99.96% |         955      0.02%     99.98% |         706      0.02%    100.00% |          73      0.00%    100.00% |          19      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4536438                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.hit_latency_hist_seqr::samples      4414440                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.779166                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.418910                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.439669                      
system.ruby.ST.hit_latency_hist_seqr     |     3314167     75.08%     75.08% |           0      0.00%     75.08% |     1082210     24.52%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |       13956      0.32%     99.91% |           0      0.00%     99.91% |        4107      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4414440                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       121998                      
system.ruby.ST.miss_latency_hist_seqr::mean   154.648511                      
system.ruby.ST.miss_latency_hist_seqr::gmean   146.014141                      
system.ruby.ST.miss_latency_hist_seqr::stdev    72.998919                      
system.ruby.ST.miss_latency_hist_seqr    |       49345     40.45%     40.45% |       68222     55.92%     96.37% |        2005      1.64%     98.01% |         667      0.55%     98.56% |         955      0.78%     99.34% |         706      0.58%     99.92% |          73      0.06%     99.98% |          19      0.02%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       121998                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     55592791                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.923986                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.489922                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.804807                      
system.ruby.IFETCH.latency_hist_seqr     |    55574511     99.97%     99.97% |       17636      0.03%    100.00% |         306      0.00%    100.00% |          86      0.00%    100.00% |         109      0.00%    100.00% |         135      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     55592791                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     55572074                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.859562                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.487297                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.359220                      
system.ruby.IFETCH.hit_latency_hist_seqr |    39663576     71.37%     71.37% |           0      0.00%     71.37% |    15902527     28.62%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |        5860      0.01%    100.00% |           0      0.00%    100.00% |         111      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     55572074                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        20717                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   174.738910                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   168.572623                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    63.365974                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2437     11.76%     11.76% |       17636     85.13%     96.89% |         306      1.48%     98.37% |          86      0.42%     98.78% |         109      0.53%     99.31% |         135      0.65%     99.96% |           8      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        20717                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       546569                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.668093                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.085611                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.398483                      
system.ruby.RMW_Read.latency_hist_seqr   |      545186     99.75%     99.75% |        1313      0.24%     99.99% |          34      0.01%     99.99% |           7      0.00%     99.99% |          16      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       546569                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       544967                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.148514                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.069596                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.684013                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      518750     95.19%     95.19% |           0      0.00%     95.19% |       25910      4.75%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |         262      0.05%     99.99% |           0      0.00%     99.99% |          45      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       544967                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1602                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   178.418227                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   170.354596                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    73.504247                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         219     13.67%     13.67% |        1313     81.96%     95.63% |          34      2.12%     97.75% |           7      0.44%     98.19% |          16      1.00%     99.19% |          11      0.69%     99.88% |           2      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1602                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     70512652                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.839968                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.474247                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     1.346981                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    50769868     72.00%     72.00% |           0      0.00%     72.00% |           0      0.00%     72.00% |    19742784     28.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     70512652                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples         2870                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    62.753659                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    62.128899                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     9.237935                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          43      1.50%      1.50% |        1608     56.03%     57.53% |        1100     38.33%     95.85% |          90      3.14%     98.99% |          22      0.77%     99.76% |           7      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::mean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::gmean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request |           0      0.00%      0.00% |        2870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::mean    12.463763                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::gmean    12.221587                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::stdev     2.461253                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward |           0      0.00%      0.00% |          83      2.89%      2.89% |        1158     40.35%     43.24% |        1354     47.18%     90.42% |         253      8.82%     99.23% |          21      0.73%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::bucket_size           16                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::max_bucket          159                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::mean    32.690244                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::gmean    32.065740                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::stdev     7.509994                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |        1494     52.06%     52.06% |        1242     43.28%     95.33% |         101      3.52%     98.85% |          23      0.80%     99.65% |           9      0.31%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::mean    16.599652                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::stdev     5.985081                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion |           7      0.24%      0.24% |          88      3.07%      3.31% |         383     13.34%     16.66% |         981     34.18%     50.84% |         680     23.69%     74.53% |         342     11.92%     86.45% |         203      7.07%     93.52% |         117      4.08%     97.60% |          68      2.37%     99.97% |           1      0.03%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::total         2870                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples        92764                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    11.574663                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.520070                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.180597                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       74995     80.84%     80.84% |           0      0.00%     80.84% |       17769     19.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total        92764                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples       541437                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   169.687554                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   161.744199                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    70.537472                      
system.ruby.Directory.miss_mach_latency_hist_seqr |      117548     21.71%     21.71% |      404524     74.71%     96.42% |        8980      1.66%     98.08% |        2422      0.45%     98.53% |        4039      0.75%     99.28% |        3572      0.66%     99.93% |         317      0.06%     99.99% |          25      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total       541437                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples       541437                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::mean     1.279687                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.136811                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev     0.916145                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |      541379     99.99%     99.99% |           4      0.00%     99.99% |          11      0.00%     99.99% |          28      0.01%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total       541437                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples       541437                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::mean    13.181794                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::gmean    12.727858                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev     3.394965                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |       31326      5.79%      5.79% |      382049     70.56%     76.35% |      127696     23.58%     99.93% |         313      0.06%     99.99% |           2      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          24      0.00%    100.00% |          24      0.00%    100.00% |           3      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total       541437                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples       541437                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean    35.764586                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    34.729637                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev    10.077493                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |      191668     35.40%     35.40% |      334886     61.85%     97.25% |       13664      2.52%     99.77% |        1120      0.21%     99.98% |          79      0.01%    100.00% |          15      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total       541437                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples       541437                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean   119.461487                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   109.593119                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    69.901701                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |      344545     63.64%     63.64% |      183748     33.94%     97.57% |        3749      0.69%     98.26% |        2869      0.53%     98.79% |        4692      0.87%     99.66% |        1696      0.31%     99.97% |         118      0.02%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total       541437                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples     10005512                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.819190                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.460160                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.336599                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     7273375     72.69%     72.69% |           0      0.00%     72.69% |           0      0.00%     72.69% |     2732137     27.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total     10005512                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples         1792                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    62.710938                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    62.102396                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     9.164428                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          18      1.00%      1.00% |        1033     57.65%     58.65% |         669     37.33%     95.98% |          52      2.90%     98.88% |          15      0.84%     99.72% |           5      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total         1792                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples        68423                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.592184                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.536307                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.194131                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       54917     80.26%     80.26% |           0      0.00%     80.26% |       13506     19.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total        68423                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples       398198                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   173.707914                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   166.070729                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    69.614367                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |       66625     16.73%     16.73% |      317353     79.70%     96.43% |        6635      1.67%     98.10% |        1662      0.42%     98.51% |        2959      0.74%     99.26% |        2720      0.68%     99.94% |         234      0.06%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total       398198                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      4396377                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.738479                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.406704                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.292318                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     3314167     75.38%     75.38% |           0      0.00%     75.38% |           0      0.00%     75.38% |     1082210     24.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      4396377                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         1078                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    62.824675                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    62.172982                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     9.362694                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          25      2.32%      2.32% |         575     53.34%     55.66% |         431     39.98%     95.64% |          38      3.53%     99.17% |           7      0.65%     99.81% |           2      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         1078                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples        18063                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.682113                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.620009                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.257437                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       13956     77.26%     77.26% |           0      0.00%     77.26% |        4107     22.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total        18063                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples       120920                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   155.467119                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   147.129762                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    72.799243                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |       48267     39.92%     39.92% |       68222     56.42%     96.34% |        2005      1.66%     97.99% |         667      0.55%     98.55% |         955      0.79%     99.34% |         706      0.58%     99.92% |          73      0.06%     99.98% |          19      0.02%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total       120920                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     55566103                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.858573                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.486977                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.355940                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    39663576     71.38%     71.38% |           0      0.00%     71.38% |           0      0.00%     71.38% |    15902527     28.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     55566103                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples         5971                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.055770                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.049426                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     0.405248                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        5860     98.14%     98.14% |           0      0.00%     98.14% |         111      1.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total         5971                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        20717                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   174.738910                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   168.572623                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    63.365974                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2437     11.76%     11.76% |       17636     85.13%     96.89% |         306      1.48%     98.37% |          86      0.42%     98.78% |         109      0.53%     99.31% |         135      0.65%     99.96% |           8      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        20717                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples       544660                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.142713                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.068170                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.638571                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      518750     95.24%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |       25910      4.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total       544660                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples          307                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.439739                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.395799                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.062792                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         262     85.34%     85.34% |           0      0.00%     85.34% |          45     14.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total          307                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         1602                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   178.418227                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   170.354596                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    73.504247                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         219     13.67%     13.67% |        1313     81.96%     95.63% |          34      2.12%     97.75% |           7      0.44%     98.19% |          16      1.00%     99.19% |          11      0.69%     99.88% |           2      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         1602                      
system.ruby.Directory_Controller.GETX    |       30813     24.93%     24.93% |       30917     25.01%     49.94% |       30990     25.07%     75.01% |       30892     24.99%    100.00%
system.ruby.Directory_Controller.GETX::total       123612                      
system.ruby.Directory_Controller.GETS    |      104581     24.86%     24.86% |      105733     25.13%     49.99% |      104347     24.80%     74.79% |      106092     25.21%    100.00%
system.ruby.Directory_Controller.GETS::total       420753                      
system.ruby.Directory_Controller.PUT     |       32962     24.86%     24.86% |       33305     25.12%     49.97% |       32810     24.74%     74.71% |       33530     25.29%    100.00%
system.ruby.Directory_Controller.PUT::total       132607                      
system.ruby.Directory_Controller.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.UnblockS::total           14                      
system.ruby.Directory_Controller.UnblockM |      135386     24.87%     24.87% |      136630     25.10%     49.98% |      135312     24.86%     74.84% |      136964     25.16%    100.00%
system.ruby.Directory_Controller.UnblockM::total       544292                      
system.ruby.Directory_Controller.Writeback_Exclusive_Clean |       12323     24.96%     24.96% |       12336     24.99%     49.95% |       12211     24.74%     74.69% |       12495     25.31%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean::total        49365                      
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty |       20639     24.79%     24.79% |       20969     25.19%     49.98% |       20599     24.75%     74.73% |       21035     25.27%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty::total        83242                      
system.ruby.Directory_Controller.Memory_Data |      134714     24.88%     24.88% |      135888     25.10%     49.98% |      134585     24.86%     74.84% |      136250     25.16%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       541437                      
system.ruby.Directory_Controller.Memory_Ack |       20639     24.79%     24.79% |       20969     25.19%     49.98% |       20599     24.75%     74.73% |       21035     25.27%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        83242                      
system.ruby.Directory_Controller.NX.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NX.GETX::total           14                      
system.ruby.Directory_Controller.NO.GETX |         252     23.68%     23.68% |         280     26.32%     50.00% |         266     25.00%     75.00% |         266     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETX::total         1064                      
system.ruby.Directory_Controller.NO.GETS |         420     23.44%     23.44% |         462     25.78%     49.22% |         462     25.78%     75.00% |         448     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETS::total         1792                      
system.ruby.Directory_Controller.NO.PUT  |       32962     24.86%     24.86% |       33305     25.12%     49.97% |       32810     24.74%     74.71% |       33530     25.29%    100.00%
system.ruby.Directory_Controller.NO.PUT::total       132607                      
system.ruby.Directory_Controller.E.GETX  |       30558     24.94%     24.94% |       30635     25.00%     49.94% |       30707     25.06%     75.01% |       30622     24.99%    100.00%
system.ruby.Directory_Controller.E.GETX::total       122522                      
system.ruby.Directory_Controller.E.GETS  |      104156     24.86%     24.86% |      105253     25.13%     49.99% |      103878     24.80%     74.79% |      105628     25.21%    100.00%
system.ruby.Directory_Controller.E.GETS::total       418915                      
system.ruby.Directory_Controller.NO_B.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockS::total           14                      
system.ruby.Directory_Controller.NO_B.UnblockM |      135386     24.87%     24.87% |      136630     25.10%     49.98% |      135312     24.86%     74.84% |      136964     25.16%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockM::total       544292                      
system.ruby.Directory_Controller.NO_B_W.Memory_Data |      134714     24.88%     24.88% |      135888     25.10%     49.98% |      134585     24.86%     74.84% |      136250     25.16%    100.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data::total       541437                      
system.ruby.Directory_Controller.WB.GETX |           3     25.00%     25.00% |           2     16.67%     41.67% |           3     25.00%     66.67% |           4     33.33%    100.00%
system.ruby.Directory_Controller.WB.GETX::total           12                      
system.ruby.Directory_Controller.WB.GETS |           5     10.87%     10.87% |          18     39.13%     50.00% |           7     15.22%     65.22% |          16     34.78%    100.00%
system.ruby.Directory_Controller.WB.GETS::total           46                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean |       12323     24.96%     24.96% |       12336     24.99%     49.95% |       12211     24.74%     74.69% |       12495     25.31%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean::total        49365                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty |       20639     24.79%     24.79% |       20969     25.19%     49.98% |       20599     24.75%     74.73% |       21035     25.27%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty::total        83242                      
system.ruby.Directory_Controller.WB_E_W.Memory_Ack |       20639     24.79%     24.79% |       20969     25.19%     49.98% |       20599     24.75%     74.73% |       21035     25.27%    100.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack::total        83242                      
system.ruby.L1Cache_Controller.Load      |      826136      7.89%      7.89% |      627076      5.99%     13.87% |      723613      6.91%     20.78% |      675536      6.45%     27.23% |      675224      6.45%     33.68% |        4200      0.04%     33.72% |        4200      0.04%     33.76% |      822368      7.85%     41.61% |      906695      8.66%     50.27% |      593032      5.66%     55.93% |      773980      7.39%     63.32% |      772021      7.37%     70.69% |      626963      5.99%     76.68% |      724708      6.92%     83.60% |      877085      8.37%     91.97% |      841135      8.03%    100.00%
system.ruby.L1Cache_Controller.Load::total     10473972                      
system.ruby.L1Cache_Controller.Ifetch    |     4229439      7.61%      7.61% |     3594244      6.47%     14.07% |     3903624      7.02%     21.10% |     3750135      6.75%     27.84% |     3749059      6.74%     34.58% |           0      0.00%     34.58% |           0      0.00%     34.58% |     4216806      7.59%     42.17% |     4446002      8.00%     50.17% |     3449557      6.21%     56.37% |     4064396      7.31%     63.68% |     4057837      7.30%     70.98% |     3593933      6.46%     77.45% |     3907366      7.03%     84.48% |     4392456      7.90%     92.38% |     4237937      7.62%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     55592791                      
system.ruby.L1Cache_Controller.Store     |      403986      7.95%      7.95% |      303573      5.97%     13.92% |      352523      6.94%     20.86% |      328267      6.46%     27.31% |      328123      6.46%     33.77% |        4200      0.08%     33.85% |        4200      0.08%     33.93% |      401904      7.91%     41.84% |      435103      8.56%     50.40% |      278043      5.47%     55.87% |      377898      7.43%     63.31% |      376779      7.41%     70.72% |      303456      5.97%     76.69% |      353045      6.95%     83.63% |      429657      8.45%     92.09% |      402262      7.91%    100.00%
system.ruby.L1Cache_Controller.Store::total      5083019                      
system.ruby.L1Cache_Controller.L2_Replacement |       18429     13.90%     13.90% |           2      0.00%     13.90% |        2895      2.18%     16.08% |         264      0.20%     16.28% |         374      0.28%     16.56% |           0      0.00%     16.56% |           0      0.00%     16.56% |       17760     13.39%     29.96% |       25414     19.16%     49.12% |           7      0.01%     49.13% |        9699      7.31%     56.44% |        9494      7.16%     63.60% |          57      0.04%     63.64% |        3511      2.65%     66.29% |       26380     19.89%     86.18% |       18321     13.82%    100.00%
system.ruby.L1Cache_Controller.L2_Replacement::total       132607                      
system.ruby.L1Cache_Controller.L1_to_L2  |       58040      9.48%      9.48% |       25388      4.15%     13.62% |       40045      6.54%     20.16% |       31783      5.19%     25.35% |       31771      5.19%     30.54% |           0      0.00%     30.54% |           0      0.00%     30.54% |       57700      9.42%     39.96% |       68621     11.21%     51.17% |       15581      2.54%     53.71% |       49160      8.03%     61.74% |       47913      7.82%     69.56% |       23657      3.86%     73.43% |       40069      6.54%     79.97% |       65668     10.72%     90.69% |       57008      9.31%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total       612404                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        5974      6.88%      6.88% |        6970      8.03%     14.91% |        6075      7.00%     21.91% |        5761      6.64%     28.55% |        5792      6.67%     35.22% |           0      0.00%     35.22% |           0      0.00%     35.22% |        6281      7.24%     42.46% |        9663     11.13%     53.59% |        4960      5.71%     59.31% |        5920      6.82%     66.13% |        5832      6.72%     72.85% |        5289      6.09%     78.94% |        5904      6.80%     85.75% |        6429      7.41%     93.15% |        5943      6.85%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total        86793                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |         994     16.65%     16.65% |         215      3.60%     20.25% |         186      3.12%     23.36% |         200      3.35%     26.71% |         204      3.42%     30.13% |           0      0.00%     30.13% |           0      0.00%     30.13% |        1008     16.88%     47.01% |         974     16.31%     63.32% |         192      3.22%     66.54% |        1003     16.80%     83.34% |         191      3.20%     86.53% |         211      3.53%     90.07% |         188      3.15%     93.22% |         187      3.13%     96.35% |         218      3.65%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         5971                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        6968      7.51%      7.51% |        7185      7.75%     15.26% |        6261      6.75%     22.01% |        5961      6.43%     28.43% |        5996      6.46%     34.90% |           0      0.00%     34.90% |           0      0.00%     34.90% |        7289      7.86%     42.75% |       10637     11.47%     54.22% |        5152      5.55%     59.77% |        6923      7.46%     67.24% |        6023      6.49%     73.73% |        5500      5.93%     79.66% |        6092      6.57%     86.23% |        6616      7.13%     93.36% |        6161      6.64%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        92764                      
system.ruby.L1Cache_Controller.Other_GETX |      112876      6.09%      6.09% |      113287      6.11%     12.20% |      113192      6.11%     18.30% |      113358      6.11%     24.42% |      113356      6.11%     30.53% |      123075      6.64%     37.17% |      123075      6.64%     43.81% |      113027      6.10%     49.91% |      121099      6.53%     56.44% |      121054      6.53%     62.97% |      113008      6.10%     69.06% |      113095      6.10%     75.16% |      113326      6.11%     81.27% |      113182      6.10%     87.38% |      112868      6.09%     93.47% |      121122      6.53%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total      1854000                      
system.ruby.L1Cache_Controller.Other_GETS |      378729      6.00%      6.00% |      411187      6.52%     12.52% |      395692      6.27%     18.79% |      403494      6.39%     25.18% |      403546      6.39%     31.58% |      420343      6.66%     38.24% |      420343      6.66%     44.90% |      379240      6.01%     50.91% |      363585      5.76%     56.67% |      411187      6.52%     63.18% |      387429      6.14%     69.32% |      387683      6.14%     75.47% |      411186      6.52%     81.98% |      395511      6.27%     88.25% |      370750      5.88%     94.13% |      370700      5.87%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total      6310605                      
system.ruby.L1Cache_Controller.Ack       |      790427      9.68%      9.68% |      297392      3.64%     13.33% |      531242      6.51%     19.84% |      411722      5.04%     24.88% |      410972      5.04%     29.92% |       12621      0.15%     30.07% |       12621      0.15%     30.23% |      780497      9.56%     39.79% |      894242     10.96%     50.75% |      180887      2.22%     52.96% |      657947      8.06%     61.02% |      652832      8.00%     69.02% |      296822      3.64%     72.66% |      534107      6.54%     79.20% |      910232     11.15%     90.36% |      787172      9.64%    100.00%
system.ruby.L1Cache_Controller.Ack::total      8161735                      
system.ruby.L1Cache_Controller.Data      |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Data::total           14                      
system.ruby.L1Cache_Controller.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.Exclusive_Data |       52700      9.68%      9.68% |       19831      3.64%     13.33% |       35421      6.51%     19.83% |       27453      5.04%     24.88% |       27403      5.03%     29.91% |         889      0.16%     30.08% |         889      0.16%     30.24% |       52038      9.56%     39.80% |       59621     10.95%     50.75% |       12064      2.22%     52.97% |       43868      8.06%     61.03% |       43527      8.00%     69.03% |       19793      3.64%     72.66% |       35612      6.54%     79.21% |       60687     11.15%     90.36% |       52483      9.64%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       544279                      
system.ruby.L1Cache_Controller.Writeback_Ack |       18429     13.90%     13.90% |           2      0.00%     13.90% |        2895      2.18%     16.08% |         264      0.20%     16.28% |         374      0.28%     16.56% |           0      0.00%     16.56% |           0      0.00%     16.56% |       17760     13.39%     29.96% |       25414     19.16%     49.12% |           7      0.01%     49.13% |        9699      7.31%     56.44% |        9494      7.16%     63.60% |          57      0.04%     63.64% |        3511      2.65%     66.29% |       26380     19.89%     86.18% |       18321     13.82%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       132607                      
system.ruby.L1Cache_Controller.All_acks  |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.All_acks::total           14                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |       52701      9.68%      9.68% |       19832      3.64%     13.33% |       35422      6.51%     19.83% |       27454      5.04%     24.88% |       27404      5.03%     29.91% |         889      0.16%     30.08% |         889      0.16%     30.24% |       52039      9.56%     39.80% |       59622     10.95%     50.75% |       12065      2.22%     52.97% |       43869      8.06%     61.03% |       43528      8.00%     69.03% |       19794      3.64%     72.66% |       35613      6.54%     79.21% |       60688     11.15%     90.36% |       52484      9.64%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total       544293                      
system.ruby.L1Cache_Controller.I.Load    |       40490     10.12%     10.12% |        8051      2.01%     12.14% |       23541      5.89%     18.02% |       15744      3.94%     21.96% |       15691      3.92%     25.88% |         364      0.09%     25.97% |         364      0.09%     26.06% |       39983     10.00%     36.06% |       55619     13.91%     49.96% |        8051      2.01%     51.98% |       31799      7.95%     59.93% |       31543      7.89%     67.81% |        8052      2.01%     69.82% |       23725      5.93%     75.76% |       48456     12.11%     87.87% |       48517     12.13%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       399990                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1488      7.18%      7.18% |        1469      7.09%     14.27% |        1474      7.11%     21.39% |        1469      7.09%     28.48% |        1470      7.10%     35.57% |           0      0.00%     35.57% |           0      0.00%     35.57% |        1484      7.16%     42.74% |        1503      7.25%     49.99% |        1469      7.09%     57.08% |        1479      7.14%     64.22% |        1481      7.15%     71.37% |        1469      7.09%     78.46% |        1471      7.10%     85.56% |        1501      7.25%     92.81% |        1490      7.19%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        20717                      
system.ruby.L1Cache_Controller.I.Store   |       10723      8.68%      8.68% |       10312      8.34%     17.02% |       10407      8.42%     25.44% |       10241      8.29%     33.73% |       10243      8.29%     42.02% |         525      0.42%     42.44% |         525      0.42%     42.87% |       10572      8.55%     51.42% |        2500      2.02%     53.44% |        2545      2.06%     55.50% |       10591      8.57%     64.07% |       10504      8.50%     72.57% |       10273      8.31%     80.88% |       10417      8.43%     89.31% |       10731      8.68%     98.00% |        2477      2.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       123586                      
system.ruby.L1Cache_Controller.I.Other_GETX |      112826      6.09%      6.09% |      113237      6.11%     12.20% |      113142      6.11%     18.31% |      113308      6.12%     24.42% |      113306      6.11%     30.54% |      122886      6.63%     37.17% |      122886      6.63%     43.80% |      112977      6.10%     49.90% |      121049      6.53%     56.43% |      121004      6.53%     62.96% |      112958      6.10%     69.06% |      113045      6.10%     75.16% |      113276      6.11%     81.27% |      113132      6.11%     87.38% |      112818      6.09%     93.47% |      121072      6.53%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total      1852922                      
system.ruby.L1Cache_Controller.I.Other_GETS |      378677      6.00%      6.00% |      411135      6.52%     12.52% |      395640      6.27%     18.79% |      403442      6.39%     25.19% |      403494      6.40%     31.58% |      419811      6.65%     38.24% |      419811      6.65%     44.89% |      379188      6.01%     50.90% |      363533      5.76%     56.66% |      411135      6.52%     63.18% |      387377      6.14%     69.32% |      387631      6.14%     75.46% |      411134      6.52%     81.98% |      395459      6.27%     88.25% |      370698      5.88%     94.12% |      370648      5.88%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total      6308813                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.O.Other_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total           14                      
system.ruby.L1Cache_Controller.M.Load    |      192981      7.13%      7.13% |      192732      7.12%     14.24% |      192728      7.12%     21.36% |      192767      7.12%     28.48% |      192704      7.12%     35.60% |        3836      0.14%     35.74% |        3836      0.14%     35.88% |      192691      7.12%     43.00% |      193492      7.15%     50.14% |      192718      7.12%     57.26% |      192952      7.13%     64.38% |      192912      7.12%     71.51% |      192685      7.12%     78.62% |      192677      7.12%     85.74% |      193093      7.13%     92.87% |      193059      7.13%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2707863                      
system.ruby.L1Cache_Controller.M.Ifetch  |     4226957      7.61%      7.61% |     3592560      6.47%     14.07% |     3901964      7.02%     21.09% |     3748466      6.75%     27.84% |     3747385      6.74%     34.58% |           0      0.00%     34.58% |           0      0.00%     34.58% |     4214314      7.58%     42.17% |     4443525      8.00%     50.17% |     3447896      6.21%     56.37% |     4061914      7.31%     63.68% |     4056165      7.30%     70.98% |     3592253      6.46%     77.45% |     3905707      7.03%     84.47% |     4390768      7.90%     92.38% |     4236229      7.62%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total     55566103                      
system.ruby.L1Cache_Controller.M.Store   |       32895     11.20%     11.20% |         576      0.20%     11.40% |       16052      5.47%     16.86% |        8260      2.81%     19.67% |        8211      2.80%     22.47% |           0      0.00%     22.47% |           0      0.00%     22.47% |       32391     11.03%     33.50% |       47964     16.33%     49.83% |         577      0.20%     50.02% |       24247      8.26%     58.28% |       24005      8.17%     66.45% |         576      0.20%     66.65% |       16225      5.52%     72.17% |       40823     13.90%     86.07% |       40913     13.93%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       293715                      
system.ruby.L1Cache_Controller.M.L2_Replacement |        6827     13.83%     13.83% |           2      0.00%     13.83% |        1619      3.28%     17.11% |         184      0.37%     17.49% |         241      0.49%     17.97% |           0      0.00%     17.97% |           0      0.00%     17.97% |        6668     13.51%     31.48% |        7581     15.36%     46.84% |           2      0.00%     46.84% |        4642      9.40%     56.25% |        4691      9.50%     65.75% |          31      0.06%     65.81% |        2033      4.12%     69.93% |        8073     16.35%     86.28% |        6771     13.72%    100.00%
system.ruby.L1Cache_Controller.M.L2_Replacement::total        49365                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       12743      7.48%      7.48% |       11897      6.98%     14.46% |       11982      7.03%     21.50% |       11907      6.99%     28.49% |       11950      7.02%     35.50% |           0      0.00%     35.50% |           0      0.00%     35.50% |       12974      7.62%     43.12% |       12667      7.44%     50.56% |       11865      6.97%     57.52% |       12716      7.46%     64.99% |       11891      6.98%     71.97% |       11939      7.01%     78.98% |       12001      7.05%     86.02% |       11863      6.96%     92.98% |       11950      7.02%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total       170345                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        3364      7.07%      7.07% |        3376      7.09%     14.16% |        3486      7.32%     21.49% |        3393      7.13%     28.61% |        3431      7.21%     35.82% |           0      0.00%     35.82% |           0      0.00%     35.82% |        3584      7.53%     43.35% |        3295      6.92%     50.28% |        3388      7.12%     57.40% |        3363      7.07%     64.46% |        3358      7.06%     71.52% |        3425      7.20%     78.71% |        3500      7.35%     86.07% |        3272      6.87%     92.94% |        3359      7.06%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total        47594                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |         994     16.65%     16.65% |         215      3.60%     20.25% |         186      3.12%     23.36% |         200      3.35%     26.71% |         204      3.42%     30.13% |           0      0.00%     30.13% |           0      0.00%     30.13% |        1008     16.88%     47.01% |         974     16.31%     63.32% |         192      3.22%     66.54% |        1003     16.80%     83.34% |         191      3.20%     86.53% |         211      3.53%     90.07% |         188      3.15%     93.22% |         187      3.13%     96.35% |         218      3.65%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         5971                      
system.ruby.L1Cache_Controller.M.Other_GETX |          50      4.70%      4.70% |          50      4.70%      9.40% |          50      4.70%     14.10% |          50      4.70%     18.80% |          50      4.70%     23.50% |         182     17.11%     40.60% |         182     17.11%     57.71% |          50      4.70%     62.41% |          50      4.70%     67.11% |          50      4.70%     71.80% |          50      4.70%     76.50% |          50      4.70%     81.20% |          50      4.70%     85.90% |          50      4.70%     90.60% |          50      4.70%     95.30% |          50      4.70%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total         1064                      
system.ruby.L1Cache_Controller.M.Other_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total           14                      
system.ruby.L1Cache_Controller.MM.Load   |      588074      8.06%      8.06% |      420919      5.77%     13.83% |      502830      6.89%     20.72% |      462787      6.34%     27.06% |      462530      6.34%     33.40% |           0      0.00%     33.40% |           0      0.00%     33.40% |      584717      8.01%     41.41% |      648783      8.89%     50.30% |      387993      5.32%     55.62% |      544808      7.47%     63.08% |      543187      7.44%     70.52% |      421963      5.78%     76.31% |      503870      6.90%     83.21% |      630706      8.64%     91.85% |      594481      8.15%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7297648                      
system.ruby.L1Cache_Controller.MM.Store  |      358965      7.72%      7.72% |      291087      6.26%     13.99% |      324500      6.98%     20.97% |      308240      6.63%     27.60% |      308175      6.63%     34.23% |        3675      0.08%     34.31% |        3675      0.08%     34.39% |      357629      7.70%     42.09% |      383760      8.26%     50.35% |      274229      5.90%     56.25% |      341557      7.35%     63.60% |      340810      7.33%     70.93% |      291579      6.27%     77.20% |      324933      6.99%     84.20% |      376499      8.10%     92.30% |      357995      7.70%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      4647308                      
system.ruby.L1Cache_Controller.MM.L2_Replacement |       11602     13.94%     13.94% |           0      0.00%     13.94% |        1276      1.53%     15.47% |          80      0.10%     15.57% |         133      0.16%     15.73% |           0      0.00%     15.73% |           0      0.00%     15.73% |       11092     13.33%     29.05% |       17833     21.42%     50.47% |           5      0.01%     50.48% |        5057      6.08%     56.56% |        4803      5.77%     62.33% |          26      0.03%     62.36% |        1478      1.78%     64.13% |       18307     21.99%     86.12% |       11550     13.88%    100.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement::total        83242                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |       45297     10.25%     10.25% |       13491      3.05%     13.30% |       28063      6.35%     19.65% |       19876      4.50%     24.14% |       19821      4.48%     28.63% |           0      0.00%     28.63% |           0      0.00%     28.63% |       44726     10.12%     38.74% |       55954     12.66%     51.40% |        3716      0.84%     52.24% |       36444      8.24%     60.49% |       36022      8.15%     68.64% |       11718      2.65%     71.29% |       28068      6.35%     77.64% |       53805     12.17%     89.81% |       45058     10.19%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total       442059                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |        2610      6.66%      6.66% |        3594      9.17%     15.83% |        2589      6.60%     22.43% |        2368      6.04%     28.47% |        2361      6.02%     34.50% |           0      0.00%     34.50% |           0      0.00%     34.50% |        2697      6.88%     41.38% |        6368     16.25%     57.62% |        1572      4.01%     61.63% |        2557      6.52%     68.15% |        2474      6.31%     74.47% |        1864      4.76%     79.22% |        2404      6.13%     85.35% |        3157      8.05%     93.41% |        2584      6.59%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total        39199                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          52      2.92%      2.92% |          52      2.92%      5.85% |          52      2.92%      8.77% |          52      2.92%     11.70% |          52      2.92%     14.62% |         525     29.53%     44.15% |         525     29.53%     73.68% |          52      2.92%     76.60% |          52      2.92%     79.53% |          52      2.92%     82.45% |          52      2.92%     85.38% |          52      2.92%     88.30% |          52      2.92%     91.23% |          52      2.92%     94.15% |          52      2.92%     97.08% |          52      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total         1778                      
system.ruby.L1Cache_Controller.MR.Load   |        3356      7.07%      7.07% |        3367      7.09%     14.16% |        3478      7.33%     21.49% |        3384      7.13%     28.62% |        3423      7.21%     35.83% |           0      0.00%     35.83% |           0      0.00%     35.83% |        3574      7.53%     43.36% |        3288      6.93%     50.28% |        3380      7.12%     57.40% |        3353      7.06%     64.46% |        3349      7.05%     71.52% |        3415      7.19%     78.71% |        3491      7.35%     86.07% |        3264      6.88%     92.94% |        3351      7.06%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total        47473                      
system.ruby.L1Cache_Controller.MR.Ifetch |         994     16.65%     16.65% |         215      3.60%     20.25% |         186      3.12%     23.36% |         200      3.35%     26.71% |         204      3.42%     30.13% |           0      0.00%     30.13% |           0      0.00%     30.13% |        1008     16.88%     47.01% |         974     16.31%     63.32% |         192      3.22%     66.54% |        1003     16.80%     83.34% |         191      3.20%     86.53% |         211      3.53%     90.07% |         188      3.15%     93.22% |         187      3.13%     96.35% |         218      3.65%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         5971                      
system.ruby.L1Cache_Controller.MR.Store  |           8      6.61%      6.61% |           9      7.44%     14.05% |           8      6.61%     20.66% |           9      7.44%     28.10% |           8      6.61%     34.71% |           0      0.00%     34.71% |           0      0.00%     34.71% |          10      8.26%     42.98% |           7      5.79%     48.76% |           8      6.61%     55.37% |          10      8.26%     63.64% |           9      7.44%     71.07% |          10      8.26%     79.34% |           9      7.44%     86.78% |           8      6.61%     93.39% |           8      6.61%    100.00%
system.ruby.L1Cache_Controller.MR.Store::total          121                      
system.ruby.L1Cache_Controller.MMR.Load  |        1226      5.85%      5.85% |        2006      9.58%     15.43% |        1035      4.94%     20.37% |         854      4.08%     24.44% |         876      4.18%     28.63% |           0      0.00%     28.63% |           0      0.00%     28.63% |        1398      6.67%     35.30% |        5501     26.26%     61.56% |         889      4.24%     65.80% |        1067      5.09%     70.89% |        1026      4.90%     75.79% |         848      4.05%     79.84% |         944      4.51%     84.34% |        1563      7.46%     91.80% |        1717      8.20%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total        20950                      
system.ruby.L1Cache_Controller.MMR.Store |        1384      7.58%      7.58% |        1588      8.70%     16.29% |        1554      8.52%     24.80% |        1514      8.30%     33.10% |        1485      8.14%     41.24% |           0      0.00%     41.24% |           0      0.00%     41.24% |        1299      7.12%     48.35% |         867      4.75%     53.10% |         683      3.74%     56.85% |        1490      8.16%     65.01% |        1448      7.93%     72.95% |        1016      5.57%     78.51% |        1460      8.00%     86.51% |        1594      8.73%     95.25% |         867      4.75%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total        18249                      
system.ruby.L1Cache_Controller.IM.Ack    |      160544      8.69%      8.69% |      154432      8.36%     17.05% |      155855      8.44%     25.49% |      153371      8.30%     33.80% |      153374      8.30%     42.10% |        5859      0.32%     42.42% |        5939      0.32%     42.74% |      158431      8.58%     51.32% |       37353      2.02%     53.34% |       37929      2.05%     55.39% |      158636      8.59%     63.98% |      157418      8.52%     72.50% |      153929      8.33%     80.84% |      156100      8.45%     89.29% |      160817      8.71%     98.00% |       37018      2.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1847005                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       10723      8.68%      8.68% |       10312      8.34%     17.02% |       10407      8.42%     25.44% |       10241      8.29%     33.73% |       10243      8.29%     42.02% |         525      0.42%     42.44% |         525      0.42%     42.87% |       10572      8.55%     51.42% |        2500      2.02%     53.44% |        2545      2.06%     55.50% |       10591      8.57%     64.07% |       10504      8.50%     72.57% |       10273      8.31%     80.88% |       10417      8.43%     89.31% |       10731      8.68%     98.00% |        2477      2.00%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       123586                      
system.ruby.L1Cache_Controller.SM.Ack    |           6      4.55%      4.55% |           6      4.55%      9.09% |           7      5.30%     14.39% |           6      4.55%     18.94% |           7      5.30%     24.24% |           0      0.00%     24.24% |           0      0.00%     24.24% |          10      7.58%     31.82% |          11      8.33%     40.15% |           7      5.30%     45.45% |          12      9.09%     54.55% |          12      9.09%     63.64% |          13      9.85%     73.48% |          10      7.58%     81.06% |          11      8.33%     89.39% |          14     10.61%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          132                      
system.ruby.L1Cache_Controller.SM.Data   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total           14                      
system.ruby.L1Cache_Controller.ISM.Ack   |           8     12.50%     12.50% |           8     12.50%     25.00% |           7     10.94%     35.94% |           8     12.50%     48.44% |           7     10.94%     59.38% |           0      0.00%     59.38% |           0      0.00%     59.38% |           4      6.25%     65.62% |           3      4.69%     70.31% |           7     10.94%     81.25% |           2      3.12%     84.38% |           2      3.12%     87.50% |           1      1.56%     89.06% |           4      6.25%     95.31% |           3      4.69%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.ISM.Ack::total           64                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total           14                      
system.ruby.L1Cache_Controller.M_W.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total            1                      
system.ruby.L1Cache_Controller.M_W.Store |           3     42.86%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total            7                      
system.ruby.L1Cache_Controller.M_W.Ack   |         765      7.22%      7.22% |         625      5.90%     13.12% |         647      6.11%     19.23% |         636      6.01%     25.24% |         725      6.85%     32.08% |        1710     16.15%     48.23% |        1632     15.41%     63.64% |         457      4.31%     67.95% |         418      3.95%     71.90% |         642      6.06%     77.96% |         528      4.99%     82.95% |         329      3.11%     86.05% |         341      3.22%     89.27% |         394      3.72%     92.99% |         418      3.95%     96.94% |         324      3.06%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total        10591                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |       41974      9.98%      9.98% |        9519      2.26%     12.24% |       25013      5.95%     18.19% |       17212      4.09%     22.28% |       17160      4.08%     26.36% |         364      0.09%     26.44% |         364      0.09%     26.53% |       41466      9.86%     36.39% |       57119     13.58%     49.96% |        9519      2.26%     52.23% |       33277      7.91%     60.14% |       33023      7.85%     67.99% |        9520      2.26%     70.25% |       25195      5.99%     76.24% |       49955     11.87%     88.11% |       50006     11.89%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total       420686                      
system.ruby.L1Cache_Controller.MM_W.Store |           2     28.57%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           2     28.57%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total            7                      
system.ruby.L1Cache_Controller.MM_W.Ack  |         283      4.93%      4.93% |         222      3.87%      8.81% |         226      3.94%     12.75% |         218      3.80%     16.55% |         245      4.27%     20.82% |        1666     29.05%     49.87% |        1586     27.65%     77.52% |         123      2.14%     79.67% |         124      2.16%     81.83% |         220      3.84%     85.67% |         203      3.54%     89.21% |         116      2.02%     91.23% |         140      2.44%     93.67% |         129      2.25%     95.92% |         123      2.14%     98.06% |         111      1.94%    100.00%
system.ruby.L1Cache_Controller.MM_W.Ack::total         5735                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |       10726      8.68%      8.68% |       10312      8.34%     17.02% |       10408      8.42%     25.44% |       10241      8.29%     33.73% |       10243      8.29%     42.02% |         525      0.42%     42.44% |         525      0.42%     42.87% |       10572      8.55%     51.42% |        2502      2.02%     53.44% |        2545      2.06%     55.50% |       10591      8.57%     64.07% |       10504      8.50%     72.57% |       10273      8.31%     80.88% |       10417      8.43%     89.31% |       10732      8.68%     98.00% |        2477      2.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total       123593                      
system.ruby.L1Cache_Controller.IS.Ack    |      628813      9.98%      9.98% |      142090      2.26%     12.24% |      374491      5.95%     18.19% |      257473      4.09%     22.27% |      256605      4.07%     26.35% |        3386      0.05%     26.40% |        3464      0.06%     26.46% |      621464      9.87%     36.32% |      856327     13.60%     49.92% |      142071      2.26%     52.18% |      498563      7.92%     60.09% |      494953      7.86%     67.95% |      142394      2.26%     70.21% |      377462      5.99%     76.21% |      748859     11.89%     88.10% |      749703     11.90%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total      6298118                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       41977      9.98%      9.98% |        9519      2.26%     12.24% |       25014      5.95%     18.19% |       17212      4.09%     22.28% |       17160      4.08%     26.36% |         364      0.09%     26.44% |         364      0.09%     26.53% |       41466      9.86%     36.39% |       57121     13.58%     49.96% |        9519      2.26%     52.23% |       33277      7.91%     60.14% |       33023      7.85%     67.99% |        9520      2.26%     70.25% |       25195      5.99%     76.24% |       49956     11.87%     88.11% |       50006     11.89%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       420693                      
system.ruby.L1Cache_Controller.SS.Ack    |           8      8.89%      8.89% |           9     10.00%     18.89% |           9     10.00%     28.89% |          10     11.11%     40.00% |           9     10.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           8      8.89%     58.89% |           6      6.67%     65.56% |          11     12.22%     77.78% |           3      3.33%     81.11% |           2      2.22%     83.33% |           4      4.44%     87.78% |           8      8.89%     96.67% |           1      1.11%     97.78% |           2      2.22%    100.00%
system.ruby.L1Cache_Controller.SS.Ack::total           90                      
system.ruby.L1Cache_Controller.SS.All_acks |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total           14                      
system.ruby.L1Cache_Controller.MI.Load   |           9     19.57%     19.57% |           0      0.00%     19.57% |           1      2.17%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |           5     10.87%     32.61% |          12     26.09%     58.70% |           0      0.00%     58.70% |           1      2.17%     60.87% |           4      8.70%     69.57% |           0      0.00%     69.57% |           1      2.17%     71.74% |           3      6.52%     78.26% |          10     21.74%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           46                      
system.ruby.L1Cache_Controller.MI.Store  |           5     41.67%     41.67% |           0      0.00%     41.67% |           0      0.00%     41.67% |           0      0.00%     41.67% |           0      0.00%     41.67% |           0      0.00%     41.67% |           0      0.00%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           0      0.00%     58.33% |           2     16.67%     75.00% |           2     16.67%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total           12                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |       18429     13.90%     13.90% |           2      0.00%     13.90% |        2895      2.18%     16.08% |         264      0.20%     16.28% |         374      0.28%     16.56% |           0      0.00%     16.56% |           0      0.00%     16.56% |       17760     13.39%     29.96% |       25414     19.16%     49.12% |           7      0.01%     49.13% |        9699      7.31%     56.44% |        9494      7.16%     63.60% |          57      0.04%     63.64% |        3511      2.65%     66.29% |       26380     19.89%     86.18% |       18321     13.82%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total       132607                      
system.ruby.L1Cache_Controller.MT.Load   |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MT.Load::total            1                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        4358      8.14%      8.14% |        3591      6.70%     14.84% |        3672      6.86%     21.70% |        3593      6.71%     28.40% |        3635      6.79%     35.19% |           0      0.00%     35.19% |           0      0.00%     35.19% |        4592      8.57%     43.76% |        4269      7.97%     51.73% |        3580      6.68%     58.42% |        4366      8.15%     66.57% |        3549      6.63%     73.19% |        3636      6.79%     79.98% |        3688      6.89%     86.86% |        3459      6.46%     93.32% |        3577      6.68%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        53565                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |        2610      6.66%      6.66% |        3594      9.17%     15.83% |        2589      6.60%     22.43% |        2368      6.04%     28.47% |        2361      6.02%     34.50% |           0      0.00%     34.50% |           0      0.00%     34.50% |        2697      6.88%     41.38% |        6368     16.25%     57.62% |        1572      4.01%     61.63% |        2557      6.52%     68.15% |        2474      6.31%     74.47% |        1864      4.76%     79.22% |        2404      6.13%     85.35% |        3157      8.05%     93.41% |        2584      6.59%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total        39199                      

---------- End Simulation Statistics   ----------
