// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="ctrl_AP_ctrl_AP,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=4.300000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.837000,HLS_SYN_LAT=6000185,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=207,HLS_SYN_LUT=735,HLS_VERSION=2022_2}" *)

module ctrl_AP (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        qm_din_s_dout,
        qm_din_s_empty_n,
        qm_din_s_read,
        qm_din_peek_dout,
        qm_din_peek_empty_n,
        qm_din_peek_read,
        qm_dout_din,
        qm_dout_full_n,
        qm_dout_write,
        rp_time,
        M,
        q_inst_din,
        q_inst_full_n,
        q_inst_write,
        q_updr_din,
        q_updr_full_n,
        q_updr_write,
        q_pe_s_dout,
        q_pe_s_empty_n,
        q_pe_s_read,
        q_pe_peek_dout,
        q_pe_peek_empty_n,
        q_pe_peek_read,
        q_res_s_dout,
        q_res_s_empty_n,
        q_res_s_read,
        q_res_peek_dout,
        q_res_peek_empty_n,
        q_res_peek_read,
        q_gbc_s_dout,
        q_gbc_s_empty_n,
        q_gbc_s_read,
        q_gbc_peek_dout,
        q_gbc_peek_empty_n,
        q_gbc_peek_read,
        q_gbc_out_din,
        q_gbc_out_full_n,
        q_gbc_out_write
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [512:0] qm_din_s_dout;
input   qm_din_s_empty_n;
output   qm_din_s_read;
input  [512:0] qm_din_peek_dout;
input   qm_din_peek_empty_n;
output   qm_din_peek_read;
output  [512:0] qm_dout_din;
input   qm_dout_full_n;
output   qm_dout_write;
input  [31:0] rp_time;
input  [31:0] M;
output  [66:0] q_inst_din;
input   q_inst_full_n;
output   q_inst_write;
output  [512:0] q_updr_din;
input   q_updr_full_n;
output   q_updr_write;
input  [512:0] q_pe_s_dout;
input   q_pe_s_empty_n;
output   q_pe_s_read;
input  [512:0] q_pe_peek_dout;
input   q_pe_peek_empty_n;
output   q_pe_peek_read;
input  [1:0] q_res_s_dout;
input   q_res_s_empty_n;
output   q_res_s_read;
input  [1:0] q_res_peek_dout;
input   q_res_peek_empty_n;
output   q_res_peek_read;
input  [1:0] q_gbc_s_dout;
input   q_gbc_s_empty_n;
output   q_gbc_s_read;
input  [1:0] q_gbc_peek_dout;
input   q_gbc_peek_empty_n;
output   q_gbc_peek_read;
output  [1:0] q_gbc_out_din;
input   q_gbc_out_full_n;
output   q_gbc_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg qm_din_s_read;
reg qm_dout_write;
reg[66:0] q_inst_din;
reg q_inst_write;
reg q_updr_write;
reg q_pe_s_read;
reg q_res_s_read;
reg q_gbc_s_read;
reg q_gbc_out_write;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    q_inst_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln362_fu_361_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln384_fu_400_p2;
reg    q_res_s_blk_n;
wire    ap_CS_fsm_state7;
reg    q_gbc_s_blk_n;
wire    ap_CS_fsm_state13;
reg    q_gbc_out_blk_n;
wire   [28:0] num_ite_M_fu_318_p4;
reg   [28:0] num_ite_M_reg_498;
wire   [92:0] or_ln151_fu_336_p2;
reg   [92:0] or_ln151_reg_504;
wire   [92:0] or_ln151_1_fu_342_p2;
reg   [92:0] or_ln151_1_reg_510;
wire   [1:0] l_1_fu_406_p2;
reg   [1:0] l_1_reg_525;
reg    ap_block_state9;
wire   [0:0] xor_ln362_fu_480_p2;
wire    grp_ctrl_AP_Pipeline_q_fu_294_ap_start;
wire    grp_ctrl_AP_Pipeline_q_fu_294_ap_done;
wire    grp_ctrl_AP_Pipeline_q_fu_294_ap_idle;
wire    grp_ctrl_AP_Pipeline_q_fu_294_ap_ready;
wire    grp_ctrl_AP_Pipeline_q_fu_294_q_pe_s_read;
wire   [512:0] grp_ctrl_AP_Pipeline_q_fu_294_qm_dout_din;
wire    grp_ctrl_AP_Pipeline_q_fu_294_qm_dout_write;
wire    grp_ctrl_AP_Pipeline_q1_fu_303_ap_start;
wire    grp_ctrl_AP_Pipeline_q1_fu_303_ap_done;
wire    grp_ctrl_AP_Pipeline_q1_fu_303_ap_idle;
wire    grp_ctrl_AP_Pipeline_q1_fu_303_ap_ready;
wire    grp_ctrl_AP_Pipeline_q1_fu_303_qm_din_s_read;
wire   [512:0] grp_ctrl_AP_Pipeline_q1_fu_303_q_updr_din;
wire    grp_ctrl_AP_Pipeline_q1_fu_303_q_updr_write;
reg   [0:0] phi_ln362_reg_272;
reg    ap_block_state13;
reg   [1:0] l_reg_283;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state12;
reg    grp_ctrl_AP_Pipeline_q_fu_294_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_ctrl_AP_Pipeline_q1_fu_303_ap_start_reg;
wire    ap_CS_fsm_state11;
reg   [31:0] rp_fu_134;
wire   [31:0] rp_3_fu_457_p2;
wire   [66:0] tmp_4_fu_387_p5;
reg    ap_block_state2;
wire   [66:0] tmp_s_fu_448_p3;
wire   [31:0] add_ln359_fu_312_p2;
wire   [92:0] tmp_fu_328_p3;
wire   [0:0] icmp_ln362_fu_356_p2;
wire   [60:0] tmp_3_fu_374_p4;
wire  signed [63:0] sext_ln151_fu_383_p1;
wire   [0:0] tmp_1_fu_367_p3;
wire   [60:0] tmp_6_fu_419_p4;
wire   [0:0] tmp_5_fu_412_p3;
wire   [62:0] tmp_8_fu_428_p4;
wire  signed [65:0] sext_ln151_1_fu_438_p1;
wire   [65:0] or_ln151_2_fu_442_p2;
wire   [0:0] term_flag_fu_467_p1;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_ctrl_AP_Pipeline_q_fu_294_ap_start_reg = 1'b0;
#0 grp_ctrl_AP_Pipeline_q1_fu_303_ap_start_reg = 1'b0;
end

ctrl_AP_ctrl_AP_Pipeline_q grp_ctrl_AP_Pipeline_q_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_ctrl_AP_Pipeline_q_fu_294_ap_start),
    .ap_done(grp_ctrl_AP_Pipeline_q_fu_294_ap_done),
    .ap_idle(grp_ctrl_AP_Pipeline_q_fu_294_ap_idle),
    .ap_ready(grp_ctrl_AP_Pipeline_q_fu_294_ap_ready),
    .sext_ln359(num_ite_M_reg_498),
    .q_pe_s_dout(q_pe_s_dout),
    .q_pe_s_empty_n(q_pe_s_empty_n),
    .q_pe_s_read(grp_ctrl_AP_Pipeline_q_fu_294_q_pe_s_read),
    .qm_dout_din(grp_ctrl_AP_Pipeline_q_fu_294_qm_dout_din),
    .qm_dout_full_n(qm_dout_full_n),
    .qm_dout_write(grp_ctrl_AP_Pipeline_q_fu_294_qm_dout_write)
);

ctrl_AP_ctrl_AP_Pipeline_q1 grp_ctrl_AP_Pipeline_q1_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_ctrl_AP_Pipeline_q1_fu_303_ap_start),
    .ap_done(grp_ctrl_AP_Pipeline_q1_fu_303_ap_done),
    .ap_idle(grp_ctrl_AP_Pipeline_q1_fu_303_ap_idle),
    .ap_ready(grp_ctrl_AP_Pipeline_q1_fu_303_ap_ready),
    .sext_ln359(num_ite_M_reg_498),
    .qm_din_s_dout(qm_din_s_dout),
    .qm_din_s_empty_n(qm_din_s_empty_n),
    .qm_din_s_read(grp_ctrl_AP_Pipeline_q1_fu_303_qm_din_s_read),
    .q_updr_din(grp_ctrl_AP_Pipeline_q1_fu_303_q_updr_din),
    .q_updr_full_n(q_updr_full_n),
    .q_updr_write(grp_ctrl_AP_Pipeline_q1_fu_303_q_updr_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_ctrl_AP_Pipeline_q1_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_ctrl_AP_Pipeline_q1_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_ctrl_AP_Pipeline_q1_fu_303_ap_ready == 1'b1)) begin
            grp_ctrl_AP_Pipeline_q1_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_ctrl_AP_Pipeline_q_fu_294_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_ctrl_AP_Pipeline_q_fu_294_ap_start_reg <= 1'b1;
        end else if ((grp_ctrl_AP_Pipeline_q_fu_294_ap_ready == 1'b1)) begin
            grp_ctrl_AP_Pipeline_q_fu_294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (grp_ctrl_AP_Pipeline_q1_fu_303_ap_done == 1'b1))) begin
        l_reg_283 <= l_1_reg_525;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l_reg_283 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        phi_ln362_reg_272 <= xor_ln362_fu_480_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln362_reg_272 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rp_fu_134 <= 32'd4294967295;
    end else if ((~((q_inst_full_n == 1'b0) & (icmp_ln384_fu_400_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln384_fu_400_p2 == 1'd1))) begin
        rp_fu_134 <= rp_3_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((q_inst_full_n == 1'b0) & (icmp_ln384_fu_400_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9))) begin
        l_1_reg_525 <= l_1_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        num_ite_M_reg_498 <= {{add_ln359_fu_312_p2[31:3]}};
        or_ln151_1_reg_510[92 : 64] <= or_ln151_1_fu_342_p2[92 : 64];
        or_ln151_reg_504[92 : 64] <= or_ln151_fu_336_p2[92 : 64];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_ctrl_AP_Pipeline_q1_fu_303_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0))) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln362_fu_361_p2) & (q_inst_full_n == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_ctrl_AP_Pipeline_q_fu_294_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((q_res_s_empty_n == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if (((q_inst_full_n == 1'b0) & (icmp_ln384_fu_400_p2 == 1'd0))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln362_fu_361_p2) & (q_inst_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln362_fu_361_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln362_fu_361_p2) & (q_inst_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln362_fu_361_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        q_gbc_out_blk_n = q_gbc_out_full_n;
    end else begin
        q_gbc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        q_gbc_out_write = 1'b1;
    end else begin
        q_gbc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        q_gbc_s_blk_n = q_gbc_s_empty_n;
    end else begin
        q_gbc_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        q_gbc_s_read = 1'b1;
    end else begin
        q_gbc_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (icmp_ln384_fu_400_p2 == 1'd0)) | ((1'd1 == and_ln362_fu_361_p2) & (1'b1 == ap_CS_fsm_state2)))) begin
        q_inst_blk_n = q_inst_full_n;
    end else begin
        q_inst_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((q_inst_full_n == 1'b0) & (icmp_ln384_fu_400_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln384_fu_400_p2 == 1'd0))) begin
        q_inst_din = tmp_s_fu_448_p3;
    end else if ((~((1'd1 == and_ln362_fu_361_p2) & (q_inst_full_n == 1'b0)) & (1'd1 == and_ln362_fu_361_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        q_inst_din = tmp_4_fu_387_p5;
    end else begin
        q_inst_din = 'bx;
    end
end

always @ (*) begin
    if (((~((1'd1 == and_ln362_fu_361_p2) & (q_inst_full_n == 1'b0)) & (1'd1 == and_ln362_fu_361_p2) & (1'b1 == ap_CS_fsm_state2)) | (~((q_inst_full_n == 1'b0) & (icmp_ln384_fu_400_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln384_fu_400_p2 == 1'd0)))) begin
        q_inst_write = 1'b1;
    end else begin
        q_inst_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        q_pe_s_read = grp_ctrl_AP_Pipeline_q_fu_294_q_pe_s_read;
    end else begin
        q_pe_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        q_res_s_blk_n = q_res_s_empty_n;
    end else begin
        q_res_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((q_res_s_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        q_res_s_read = 1'b1;
    end else begin
        q_res_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        q_updr_write = grp_ctrl_AP_Pipeline_q1_fu_303_q_updr_write;
    end else begin
        q_updr_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        qm_din_s_read = grp_ctrl_AP_Pipeline_q1_fu_303_qm_din_s_read;
    end else begin
        qm_din_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        qm_dout_write = grp_ctrl_AP_Pipeline_q_fu_294_qm_dout_write;
    end else begin
        qm_dout_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'd1 == and_ln362_fu_361_p2) & (q_inst_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln362_fu_361_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((1'd1 == and_ln362_fu_361_p2) & (q_inst_full_n == 1'b0)) & (1'd1 == and_ln362_fu_361_p2) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_ctrl_AP_Pipeline_q_fu_294_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((q_res_s_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if ((~((q_inst_full_n == 1'b0) & (icmp_ln384_fu_400_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln384_fu_400_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if ((~((q_inst_full_n == 1'b0) & (icmp_ln384_fu_400_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln384_fu_400_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_ctrl_AP_Pipeline_q1_fu_303_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln359_fu_312_p2 = (M + 32'd7);

assign and_ln362_fu_361_p2 = (phi_ln362_reg_272 & icmp_ln362_fu_356_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state13 = ((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((1'd1 == and_ln362_fu_361_p2) & (q_inst_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((q_inst_full_n == 1'b0) & (icmp_ln384_fu_400_p2 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_ctrl_AP_Pipeline_q1_fu_303_ap_start = grp_ctrl_AP_Pipeline_q1_fu_303_ap_start_reg;

assign grp_ctrl_AP_Pipeline_q_fu_294_ap_start = grp_ctrl_AP_Pipeline_q_fu_294_ap_start_reg;

assign icmp_ln362_fu_356_p2 = (($signed(rp_fu_134) < $signed(rp_time)) ? 1'b1 : 1'b0);

assign icmp_ln384_fu_400_p2 = ((l_reg_283 == 2'd2) ? 1'b1 : 1'b0);

assign l_1_fu_406_p2 = (l_reg_283 + 2'd1);

assign num_ite_M_fu_318_p4 = {{add_ln359_fu_312_p2[31:3]}};

assign or_ln151_1_fu_342_p2 = (tmp_fu_328_p3 | 93'd1);

assign or_ln151_2_fu_442_p2 = (sext_ln151_1_fu_438_p1 | 66'd1);

assign or_ln151_fu_336_p2 = (tmp_fu_328_p3 | 93'd256);

assign q_gbc_out_din = {{1'd0}, {term_flag_fu_467_p1}};

assign q_gbc_peek_read = 1'b0;

assign q_pe_peek_read = 1'b0;

assign q_res_peek_read = 1'b0;

assign q_updr_din = grp_ctrl_AP_Pipeline_q1_fu_303_q_updr_din;

assign qm_din_peek_read = 1'b0;

assign qm_dout_din = grp_ctrl_AP_Pipeline_q_fu_294_qm_dout_din;

assign rp_3_fu_457_p2 = (rp_fu_134 + 32'd1);

assign sext_ln151_1_fu_438_p1 = $signed(tmp_8_fu_428_p4);

assign sext_ln151_fu_383_p1 = $signed(tmp_3_fu_374_p4);

assign term_flag_fu_467_p1 = q_gbc_s_dout[0:0];

assign tmp_1_fu_367_p3 = or_ln151_reg_504[32'd8];

assign tmp_3_fu_374_p4 = {{or_ln151_reg_504[92:32]}};

assign tmp_4_fu_387_p5 = {{{{{{1'd0}, {sext_ln151_fu_383_p1}}}, {tmp_1_fu_367_p3}}}, {1'd0}};

assign tmp_5_fu_412_p3 = or_ln151_1_reg_510[32'd8];

assign tmp_6_fu_419_p4 = {{or_ln151_1_reg_510[92:32]}};

assign tmp_8_fu_428_p4 = {{{tmp_6_fu_419_p4}, {tmp_5_fu_412_p3}}, {1'd0}};

assign tmp_fu_328_p3 = {{num_ite_M_fu_318_p4}, {64'd0}};

assign tmp_s_fu_448_p3 = {{1'd0}, {or_ln151_2_fu_442_p2}};

assign xor_ln362_fu_480_p2 = (term_flag_fu_467_p1 ^ 1'd1);

always @ (posedge ap_clk) begin
    or_ln151_reg_504[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000100000000;
    or_ln151_1_reg_510[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000000000001;
end

endmodule //ctrl_AP
