Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Apr 22 15:25:27 2016
| Host         : bdbm10 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -file mkBridge_timing_summary_routed.rpt -pb mkBridge_timing_summary_routed.pb
| Design       : mkBridge
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 2608 register/latch pins with constant_clock. (MEDIUM)


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5892 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.303        0.000                      0                69638        0.018        0.000                      0                69523        0.000        0.000                       0                 27014  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
noc_clk                             {0.000 4.000}        8.000           125.000         
  core_clock                        {0.000 5.000}        10.000          100.000         
    cclock                          {0.000 10.000}       20.000          50.000          
    uclock                          {0.000 10.000}       20.000          50.000          
  scemi_scemi_clkgen_mmcm$CLKFBOUT  {0.000 4.000}        8.000           125.000         
  scemi_scemi_clkgen_mmcm$CLKOUT0B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT4   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT5   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT6   {0.000 5.000}        10.000          100.000         
pci_refclk                          {0.000 5.000}        10.000          100.000         
sys_clk                             {0.000 2.500}        5.000           200.000         
txoutclk                            {0.000 5.000}        10.000          100.000         
  clk_125mhz                        {0.000 4.000}        8.000           125.000         
  clk_250mhz                        {0.000 2.000}        4.000           250.000         
  mmcm_fb                           {0.000 5.000}        10.000          100.000         
  userclk1                          {0.000 2.000}        4.000           250.000         
  userclk2                          {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKFBOUT       {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKOUT0B       {4.000 8.000}        8.000           125.000         
    scemi_clkgen_pll$CLKOUT1        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT1B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT2        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT2B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT3        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT3B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT4        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT5        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT6        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
noc_clk                                   0.321        0.000                      0                13362        0.071        0.000                      0                13362        1.500        0.000                       0                  6779  
  core_clock                              5.881        0.000                      0                  463        0.136        0.000                      0                  463        4.600        0.000                       0                   176  
    cclock                                3.928        0.000                      0                49815        0.051        0.000                      0                49815        9.232        0.000                       0                 17691  
    uclock                               12.075        0.000                      0                 1266        0.099        0.000                      0                 1266        9.232        0.000                       0                   519  
  scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                                                                                                    6.591        0.000                       0                     3  
  scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT4                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT5                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT6                                                                                                                                                     8.929        0.000                       0                     1  
pci_refclk                                                                                                                                                                            8.462        0.000                       0                    10  
txoutclk                                                                                                                                                                              3.000        0.000                       0                     8  
  clk_125mhz                              4.243        0.000                      0                 1778        0.092        0.000                      0                 1778        2.286        0.000                       0                   762  
  clk_250mhz                                                                                                                                                                          2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                             8.929        0.000                       0                     2  
  userclk1                                1.409        0.000                      0                  466        0.018        0.000                      0                  466        0.084        0.000                       0                    19  
  userclk2                                0.303        0.000                      0                 2186        0.056        0.000                      0                 2186        0.000        0.000                       0                  1049  
    scemi_clkgen_pll$CLKFBOUT                                                                                                                                                         2.592        0.000                       0                     3  
    scemi_clkgen_pll$CLKOUT0B                                                                                                                                                         6.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT4                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT5                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT6                                                                                                                                                          8.929        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
userclk2      noc_clk             2.607        0.000                      0                  952                                                                        
core_clock    cclock             14.035        0.000                      0                   49                                                                        
uclock        cclock             14.999        0.000                      0                   45                                                                        
core_clock    uclock             13.941        0.000                      0                  742                                                                        
cclock        uclock             14.179        0.000                      0                   47                                                                        
noc_clk       userclk2            3.239        0.000                      0                  583                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cclock             cclock                  13.508        0.000                      0                   34        1.870        0.000                      0                   34  
**async_default**  core_clock         core_clock               1.654        0.000                      0                    6        1.174        0.000                      0                    6  
**async_default**  noc_clk            noc_clk                  1.181        0.000                      0                   62        2.000        0.000                      0                   62  
**async_default**  uclock             uclock                  14.637        0.000                      0                   76        0.737        0.000                      0                   76  
**async_default**  userclk2           userclk2                 0.782        0.000                      0                    9        0.289        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 scemi_bridge/pbb_dma_rd_data_vec_reg[215]/C
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_fS1MsgOut_ifc_rStorage_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.767ns (10.323%)  route 6.663ns (89.677%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.707     3.938    scemi_bridge/scemi_clkgen_clkout0buffer$O
    SLICE_X174Y74                                                     r  scemi_bridge/pbb_dma_rd_data_vec_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y74        FDRE (Prop_fdre_C_Q)         0.223     4.161 r  scemi_bridge/pbb_dma_rd_data_vec_reg[215]/Q
                         net (fo=21, routed)          1.054     5.215    scemi_bridge/pbb_dma_msg_len_out/p_4_in222_in
    SLICE_X173Y86        LUT6 (Prop_lut6_I4_O)        0.043     5.258 f  scemi_bridge/pbb_dma_msg_len_out/empty_reg_i_2__4/O
                         net (fo=2, routed)           1.159     6.417    scemi_bridge/pbb_dma_msg_len_out/noc_in_dst_rdy
    SLICE_X173Y122       LUT3 (Prop_lut3_I0_O)        0.052     6.469 f  scemi_bridge/pbb_dma_msg_len_out/scemi_fS1MsgOut_ifc_rDataCount[4]_i_4/O
                         net (fo=8, routed)           1.371     7.839    scemi_bridge/pbb_dma_msg_len_out/scemi_fToBridgeBeat$FULL_N
    SLICE_X190Y148       LUT6 (Prop_lut6_I4_O)        0.132     7.971 r  scemi_bridge/pbb_dma_msg_len_out/scemi_rOutMsgBytes[7]_i_15/O
                         net (fo=1, routed)           0.342     8.313    scemi_bridge/pbb_dma_msg_len_out/n_0_scemi_rOutMsgBytes[7]_i_15
    SLICE_X192Y149       LUT6 (Prop_lut6_I0_O)        0.043     8.356 f  scemi_bridge/pbb_dma_msg_len_out/scemi_rOutMsgBytes[7]_i_7/O
                         net (fo=15, routed)          0.408     8.764    scemi_bridge/pbb_dma_msg_len_out/n_0_scemi_rOutMsgBytes[7]_i_7
    SLICE_X191Y147       LUT5 (Prop_lut5_I0_O)        0.043     8.807 r  scemi_bridge/pbb_dma_msg_len_out/scemi_fS1MsgOut_ifc_rStorageMask[255]_i_2/O
                         net (fo=128, routed)         0.455     9.262    scemi_bridge/pbb_dma_msg_len_out/n_0_scemi_fS1MsgOut_ifc_rStorageMask[255]_i_2
    SLICE_X190Y142       LUT3 (Prop_lut3_I1_O)        0.043     9.305 f  scemi_bridge/pbb_dma_msg_len_out/scemi_fS1MsgOut_ifc_rStorageMask[191]_i_2/O
                         net (fo=98, routed)          0.896    10.201    scemi_bridge/pbb_dma_msg_len_out/n_0_scemi_fS1MsgOut_ifc_rStorageMask[191]_i_2
    SLICE_X205Y149       LUT4 (Prop_lut4_I0_O)        0.052    10.253 r  scemi_bridge/pbb_dma_msg_len_out/scemi_fS1MsgOut_ifc_rStorage[144]_i_2/O
                         net (fo=1, routed)           0.979    11.232    scemi_bridge/pbb_dma_msg_len_out/n_0_scemi_fS1MsgOut_ifc_rStorage[144]_i_2
    SLICE_X183Y149       LUT6 (Prop_lut6_I0_O)        0.136    11.368 r  scemi_bridge/pbb_dma_msg_len_out/scemi_fS1MsgOut_ifc_rStorage[144]_i_1/O
                         net (fo=1, routed)           0.000    11.368    nextStorage__h158546[144]
    SLICE_X183Y149       FDRE                                         r  scemi_fS1MsgOut_ifc_rStorage_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.473    11.569    scemi_clkgen_clkout0buffer$O
    SLICE_X183Y149                                                    r  scemi_fS1MsgOut_ifc_rStorage_reg[144]/C
                         clock pessimism              0.150    11.719    
                         clock uncertainty           -0.063    11.656    
    SLICE_X183Y149       FDRE (Setup_fdre_C_D)        0.033    11.689    scemi_fS1MsgOut_ifc_rStorage_reg[144]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                  0.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 scemi_bridge/pbb_dma_last_tag_queue/tail_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_dma_last_tag_queue/arr_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.468%)  route 0.208ns (67.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.679     1.651    scemi_bridge/pbb_dma_last_tag_queue/scemi_clkgen_clkout0buffer$O
    SLICE_X177Y124                                                    r  scemi_bridge/pbb_dma_last_tag_queue/tail_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y124       FDRE (Prop_fdre_C_Q)         0.100     1.751 r  scemi_bridge/pbb_dma_last_tag_queue/tail_reg[3]/Q
                         net (fo=16, routed)          0.208     1.959    scemi_bridge/pbb_dma_last_tag_queue/arr_reg_0_31_0_4/ADDRD3
    SLICE_X176Y123       RAMD32                                       r  scemi_bridge/pbb_dma_last_tag_queue/arr_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.899     1.941    scemi_bridge/pbb_dma_last_tag_queue/arr_reg_0_31_0_4/WCLK
    SLICE_X176Y123                                                    r  scemi_bridge/pbb_dma_last_tag_queue/arr_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.278     1.663    
    SLICE_X176Y123       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.888    scemi_bridge/pbb_dma_last_tag_queue/arr_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         noc_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999     8.000   3.001   MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clockGenerators_one_to_one_cclock_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (core_clock rise@10.000ns - core_clock rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.302ns (8.000%)  route 3.473ns (92.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 13.391 - 10.000 ) 
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.428     3.659    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.680 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.458     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.349     3.580    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X170Y175                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y175       FDCE (Prop_fdce_C_Q)         0.259     3.839 f  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.219     4.058    scemi_network_status/rstSync/n_0_reset_hold_reg[4]
    SLICE_X170Y175       LUT1 (Prop_lut1_I0_O)        0.043     4.101 r  scemi_network_status/rstSync/CLK_VAL_OUT_i_2/O
                         net (fo=169, routed)         3.254     7.355    clear
    SLICE_X195Y174       FDRE                                         r  scemi_clockGenerators_one_to_one_cclock_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    12.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.273    13.369    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.705    10.664 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.349    12.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.295    13.391    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X195Y174                                                    r  scemi_clockGenerators_one_to_one_cclock_count_reg[28]/C
                         clock pessimism              0.221    13.612    
                         clock uncertainty           -0.072    13.540    
    SLICE_X195Y174       FDRE (Setup_fdre_C_R)       -0.304    13.236    scemi_clockGenerators_one_to_one_cclock_count_reg[28]
  -------------------------------------------------------------------
                         required time                         13.236    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  5.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 scemi_uclkgen/CLK_VAL_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clockGenerators_free_stamp_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.608     1.580    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.376 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.570     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.639     1.611    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y157                                                    r  scemi_uclkgen/CLK_VAL_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y157       FDCE (Prop_fdce_C_Q)         0.100     1.711 r  scemi_uclkgen/CLK_VAL_OUT_reg/Q
                         net (fo=2, routed)           0.079     1.790    scemi_uclkgen/CLK_VAL_OUT
    SLICE_X175Y157       LUT3 (Prop_lut3_I1_O)        0.028     1.818 r  scemi_uclkgen/scemi_clockGenerators_free_stamp_i_1/O
                         net (fo=1, routed)           0.000     1.818    n_1_scemi_uclkgen
    SLICE_X175Y157       FDRE                                         r  scemi_clockGenerators_free_stamp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.818     1.860    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     0.380 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.632     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.841     1.883    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y157                                                    r  scemi_clockGenerators_free_stamp_reg/C
                         clock pessimism             -0.261     1.622    
    SLICE_X175Y157       FDRE (Hold_fdre_C_D)         0.060     1.682    scemi_clockGenerators_free_stamp_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y7    scemi_scemi_clkgen_clkout0buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X180Y153   scemi_clockGenerators_clock_gens_counters_count_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X179Y156   scemi_clk_port_scemi_clkgen/current_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack        3.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/RAM_reg_0/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        14.406ns  (logic 5.597ns (38.851%)  route 8.809ns (61.149%))
  Logic Levels:           28  (CARRY4=17 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.429ns = ( 27.429 - 20.000 ) 
    Source Clock Delay      (SCD):    8.714ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.428     3.659    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.680 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.458     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.434     3.665    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X179Y156       FDCE (Prop_fdce_C_Q)         0.223     3.888 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=17692, routed)       4.826     8.714    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/scemi_clk_port_scemi_clkgen$CLK_OUT
    RAMB36_X2Y6                                                       r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800    10.514 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/RAM_reg_0/DOBDO[11]
                         net (fo=1, routed)           0.841    11.354    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/DOB[11]
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.043    11.397 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/RAM_reg_0_i_30__7/O
                         net (fo=6, routed)           0.544    11.942    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/DIA[11]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.043    11.985 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/RAM_reg_0_i_843__1/O
                         net (fo=1, routed)           0.303    12.288    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/IF_idwt2d_m_idwt_1_m_line_1_843_EQ_0_844_THEN__ETC___d18900[11]
    SLICE_X41Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    12.478 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/RAM_reg_0_i_593__2/CO[3]
                         net (fo=1, routed)           0.000    12.478    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/n_0_RAM_reg_0_i_593__2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.589 f  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_1_memory/RAM_reg_0_i_495__1/O[2]
                         net (fo=4, routed)           1.597    14.185    idwt2d/IF_idwt2d_m_idwt_1_m_line_1_843_EQ_0_844_THEN__ETC___d1890[14]
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.122    14.307 r  RAM_reg_0_i_827__5/O
                         net (fo=1, routed)           0.000    14.307    n_0_RAM_reg_0_i_827__5
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    14.502 r  RAM_reg_0_i_578__5/CO[3]
                         net (fo=1, routed)           0.000    14.502    n_0_RAM_reg_0_i_578__5
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.555 r  RAM_reg_0_i_564__5/CO[3]
                         net (fo=1, routed)           0.007    14.563    n_0_RAM_reg_0_i_564__5
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.674 r  RAM_reg_0_i_550__3/O[0]
                         net (fo=3, routed)           0.686    15.359    idwt2d/x__h1358480[20]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.132    15.491 r  RAM_reg_0_i_380__6/O
                         net (fo=13, routed)          0.609    16.100    n_0_RAM_reg_0_i_380__6
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.136    16.236 r  RAM_reg_0_i_1010/O
                         net (fo=1, routed)           0.000    16.236    n_0_RAM_reg_0_i_1010
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.482 r  RAM_reg_0_i_838__1/CO[3]
                         net (fo=1, routed)           0.000    16.482    n_0_RAM_reg_0_i_838__1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.536 r  RAM_reg_0_i_825__3/CO[3]
                         net (fo=1, routed)           0.000    16.536    n_0_RAM_reg_0_i_825__3
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    16.701 r  RAM_reg_0_i_812__6/O[1]
                         net (fo=3, routed)           0.460    17.161    n_6_RAM_reg_0_i_812__6
    SLICE_X8Y23          LUT3 (Prop_lut3_I2_O)        0.125    17.286 r  RAM_reg_0_i_570__7/O
                         net (fo=1, routed)           0.436    17.722    n_0_RAM_reg_0_i_570__7
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    17.912 r  RAM_reg_0_i_385__4/CO[3]
                         net (fo=1, routed)           0.000    17.912    n_0_RAM_reg_0_i_385__4
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  RAM_reg_0_i_379__4/CO[3]
                         net (fo=1, routed)           0.007    17.972    n_0_RAM_reg_0_i_379__4
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    18.138 r  RAM_reg_0_i_373__5/O[1]
                         net (fo=2, routed)           0.348    18.486    n_6_RAM_reg_0_i_373__5
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.123    18.609 r  RAM_reg_0_i_235__8/O
                         net (fo=2, routed)           0.423    19.031    n_0_RAM_reg_0_i_235__8
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.043    19.074 r  RAM_reg_0_i_239__12/O
                         net (fo=1, routed)           0.000    19.074    n_0_RAM_reg_0_i_239__12
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.341 r  RAM_reg_0_i_151__6/CO[3]
                         net (fo=1, routed)           0.000    19.341    n_0_RAM_reg_0_i_151__6
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    19.452 f  RAM_reg_0_i_149__7/O[0]
                         net (fo=2, routed)           0.289    19.741    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/I886[0]
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.124    19.865 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/RAM_reg_0_i_232__5/O
                         net (fo=1, routed)           0.000    19.865    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/n_0_RAM_reg_0_i_232__5
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.124 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/RAM_reg_0_i_150__6/CO[3]
                         net (fo=1, routed)           0.000    20.124    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/n_0_RAM_reg_0_i_150__6
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    20.235 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/RAM_reg_0_i_137__10/O[0]
                         net (fo=1, routed)           0.465    20.700    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/x__h1356910[44]
    SLICE_X7Y29          LUT3 (Prop_lut3_I2_O)        0.132    20.832 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/RAM_reg_0_i_101__17/O
                         net (fo=1, routed)           1.017    21.849    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_0_memory/p_0_in43_in[26]
    SLICE_X24Y36         LUT5 (Prop_lut5_I4_O)        0.136    21.985 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_0_memory/RAM_reg_0_i_35__25/O
                         net (fo=1, routed)           0.000    21.985    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_0_memory/n_0_RAM_reg_0_i_35__25
    SLICE_X24Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    22.168 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_0_memory/RAM_reg_0_i_11__19/CO[3]
                         net (fo=1, routed)           0.000    22.168    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_0_memory/n_0_RAM_reg_0_i_11__19
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    22.341 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s1fifos_0_memory/RAM_reg_0_i_10__19/O[1]
                         net (fo=3, routed)           0.779    23.120    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/I4[29]
    RAMB36_X2Y7          RAMB36E1                                     r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/RAM_reg_0/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.273    23.369    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.705    20.664 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.349    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.298    23.394    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X179Y156       FDCE (Prop_fdce_C_Q)         0.178    23.572 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=17692, routed)       3.857    27.429    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/scemi_clk_port_scemi_clkgen$CLK_OUT
    RAMB36_X2Y7                                                       r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.316    27.745    
                         clock uncertainty           -0.072    27.673    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.625    27.048    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_1_m_s2fifos_0_memory/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         27.048    
                         arrival time                         -23.120    
  -------------------------------------------------------------------
                         slack                                  3.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/data1_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/data0_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.696%)  route 0.241ns (62.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.608     1.580    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.376 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.570     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.668     1.640    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X179Y156       FDCE (Prop_fdce_C_Q)         0.100     1.740 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=17692, routed)       1.907     3.647    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X42Y132                                                     r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/data1_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDRE (Prop_fdre_C_Q)         0.118     3.765 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/data1_reg_reg[54]/Q
                         net (fo=1, routed)           0.241     4.006    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/data1_reg[54]
    SLICE_X42Y131        LUT6 (Prop_lut6_I1_O)        0.028     4.034 r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/data0_reg[54]_i_1__38/O
                         net (fo=1, routed)           0.000     4.034    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/n_0_data0_reg[54]_i_1__38
    SLICE_X42Y131        FDRE                                         r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/data0_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.818     1.860    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     0.380 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.632     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.871     1.913    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X179Y156       FDCE (Prop_fdce_C_Q)         0.124     2.037 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=17692, routed)       2.155     4.192    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X42Y131                                                     r  scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/data0_reg_reg[54]/C
                         clock pessimism             -0.297     3.895    
    SLICE_X42Y131        FDRE (Hold_fdre_C_D)         0.087     3.982    scemi_dut_dut_dutIfc_m_dut/idwt2d/idwt2d_m_idwt_2_idwt1d_ififo/data0_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -3.982    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_clk_port_scemi_clkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     20.000  18.161  RAMB36_X6Y2     scemi_dut_dut_dutIfc_m_dut/dwt2d/dwt2d_m_dwt_1_m_s1fifos_0_memory/RAM_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     10.000  9.232   SLICE_X188Y150  scemi_datalink_resp_res_fifo/fifoMem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768     10.000  9.232   SLICE_X188Y150  scemi_datalink_resp_res_fifo/fifoMem_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       12.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.075ns  (required time - arrival time)
  Source:                 scemi_datalink_req_inport_requestF_rv_reg/C
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_prb_control_nextSample_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 0.487ns (6.953%)  route 6.517ns (93.047%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 24.259 - 20.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.428     3.659    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.680 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.458     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.381     3.612    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y157       FDCE (Prop_fdce_C_Q)         0.223     3.835 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=519, routed)         1.293     5.128    p_0_in_2
    SLICE_X147Y155                                                    r  scemi_datalink_req_inport_requestF_rv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y155       FDRE (Prop_fdre_C_Q)         0.223     5.351 f  scemi_datalink_req_inport_requestF_rv_reg/Q
                         net (fo=57, routed)          2.626     7.977    scemi_dut_dut_prb_control_ackFifo/scemi_datalink_req_inport_requestF_rv
    SLICE_X205Y159       LUT4 (Prop_lut4_I2_O)        0.043     8.020 r  scemi_dut_dut_prb_control_ackFifo/sToggleReg_i_2/O
                         net (fo=10, routed)          0.496     8.516    scemi_dut_dut_prb_control_ackFifo/O6
    SLICE_X203Y161       LUT5 (Prop_lut5_I3_O)        0.043     8.559 f  scemi_dut_dut_prb_control_ackFifo/data1_reg[31]_i_14__15/O
                         net (fo=1, routed)           0.244     8.803    scemi_dut_dut_prb_control_ackFifo/n_0_data1_reg[31]_i_14__15
    SLICE_X204Y161       LUT6 (Prop_lut6_I4_O)        0.043     8.846 f  scemi_dut_dut_prb_control_ackFifo/data1_reg[31]_i_12__15/O
                         net (fo=6, routed)           0.361     9.207    scemi_dut_dut_prb_control_ackFifo/O3
    SLICE_X205Y160       LUT6 (Prop_lut6_I5_O)        0.043     9.250 r  scemi_dut_dut_prb_control_ackFifo/scemi_dut_dut_prb_control_pinged_i_2/O
                         net (fo=6, routed)           0.552     9.802    scemi_dut_dut_prb_control_enff/I1
    SLICE_X206Y163       LUT6 (Prop_lut6_I0_O)        0.043     9.845 r  scemi_dut_dut_prb_control_enff/data1_reg[31]_i_3__17/O
                         net (fo=87, routed)          1.267    11.113    scemi_dut_dut_prb_control_enff/O2
    SLICE_X194Y159       LUT4 (Prop_lut4_I2_O)        0.049    11.162 r  scemi_dut_dut_prb_control_enff/scemi_dut_dut_prb_control_nextSample[63]_i_1/O
                         net (fo=64, routed)          0.970    12.132    scemi_dut_dut_prb_control_nextSample$EN
    SLICE_X193Y158       FDRE                                         r  scemi_dut_dut_prb_control_nextSample_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.273    23.369    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.705    20.664 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.349    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.246    23.342    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y157       FDCE (Prop_fdce_C_Q)         0.178    23.520 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=519, routed)         0.739    24.259    p_0_in_2
    SLICE_X193Y158                                                    r  scemi_dut_dut_prb_control_nextSample_reg[1]/C
                         clock pessimism              0.315    24.574    
                         clock uncertainty           -0.072    24.501    
    SLICE_X193Y158       FDRE (Setup_fdre_C_CE)      -0.294    24.207    scemi_dut_dut_prb_control_nextSample_reg[1]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                 12.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 scemi_datalink_resp_res_fifo/dDoutReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_datalink_resp_outport_beats_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.107%)  route 0.138ns (53.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.608     1.580    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.376 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.570     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.639     1.611    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y157       FDCE (Prop_fdce_C_Q)         0.100     1.711 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=519, routed)         0.588     2.299    scemi_datalink_resp_res_fifo/p_0_in
    SLICE_X198Y150                                                    r  scemi_datalink_resp_res_fifo/dDoutReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y150       FDRE (Prop_fdre_C_Q)         0.118     2.417 r  scemi_datalink_resp_res_fifo/dDoutReg_reg[2]/Q
                         net (fo=1, routed)           0.138     2.555    n_15_scemi_datalink_resp_res_fifo
    SLICE_X198Y151       FDRE                                         r  scemi_datalink_resp_outport_beats_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.818     1.860    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     0.380 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.632     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.841     1.883    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y157       FDCE (Prop_fdce_C_Q)         0.124     2.007 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=519, routed)         0.705     2.712    p_0_in_2
    SLICE_X198Y151                                                    r  scemi_datalink_resp_outport_beats_reg[2]/C
                         clock pessimism             -0.296     2.416    
    SLICE_X198Y151       FDRE (Hold_fdre_C_D)         0.040     2.456    scemi_datalink_resp_outport_beats_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_uclkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDCE/C      n/a            0.750     20.000  19.250  SLICE_X153Y152  scemi_datalink_req_inport_buffer_full_sp/dSyncReg1_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X142Y147  scemi_datalink_req_res_fifo/fifoMem_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X144Y147  scemi_datalink_req_res_fifo/fifoMem_reg_0_1_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT
  To Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKFBOUT
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591   BUFGCTRL_X0Y9    scemi_scemi_clkgen_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   8.000   92.000  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  scemi_scemi_clkgen_mmcm/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_sys_clk_buf/O }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        4.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.204ns (6.796%)  route 2.798ns (93.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.780ns = ( 14.780 - 8.000 ) 
    Source Clock Delay      (SCD):    7.523ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.837     7.523    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X219Y94                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y94        FDRE (Prop_fdre_C_Q)         0.204     7.727 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=747, routed)         2.798    10.525    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X219Y145       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     9.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449    11.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.682    13.172    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    13.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.525    14.780    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X219Y145                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                         clock pessimism              0.446    15.226    
                         clock uncertainty           -0.071    15.155    
    SLICE_X219Y145       FDRE (Setup_fdre_C_R)       -0.387    14.768    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/crscode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.387%)  route 0.062ns (32.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         0.801     3.226    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/CLK
    SLICE_X213Y69                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y69        FDRE (Prop_fdre_C_Q)         0.100     3.326 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_reg[4]/Q
                         net (fo=2, routed)           0.062     3.388    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2[4]
    SLICE_X212Y69        LUT2 (Prop_lut2_I0_O)        0.028     3.416 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/crscode[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.416    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/n_0_crscode[3]_i_1__0
    SLICE_X212Y69        FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/crscode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.042     3.856    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/CLK
    SLICE_X212Y69                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/crscode_reg[3]/C
                         clock pessimism             -0.619     3.237    
    SLICE_X212Y69        FDRE (Hold_fdre_C_D)         0.087     3.324    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/crscode_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X220Y139       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X217Y99        scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408     4.000   2.592    BUFGCTRL_X0Y1    scemi_pcie_ep/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     10.000  8.929   MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.510ns (23.332%)  route 1.676ns (76.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns = ( 10.977 - 4.000 ) 
    Source Clock Delay      (SCD):    7.347ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     7.347    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[6])
                                                      0.510     7.857 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[6]
                         net (fo=4, routed)           1.676     9.532    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[6]
    RAMB36_X13Y19        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.722    10.977    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y19                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.446    11.423    
                         clock uncertainty           -0.065    11.358    
    RAMB36_X13Y19        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416    10.942    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  1.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.048ns (12.982%)  route 0.322ns (87.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     3.181    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[19])
                                                      0.048     3.229 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[19]
                         net (fo=1, routed)           0.322     3.550    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/mim_rx_wdata[1]
    RAMB36_X13Y23        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.000     3.814    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y23                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.577     3.237    
    RAMB36_X13Y23        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     3.533    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000     4.000   2.000    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.476   0.084    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.204ns (6.900%)  route 2.753ns (93.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.763ns = ( 10.763 - 4.000 ) 
    Source Clock Delay      (SCD):    7.521ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.835     7.521    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X211Y99                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y99        FDPE (Prop_fdpe_C_Q)         0.204     7.725 r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/Q
                         net (fo=280, routed)         2.753    10.478    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I1
    SLICE_X204Y123       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.508    10.763    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I2
    SLICE_X204Y123                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[12]/C
                         clock pessimism              0.446    11.209    
                         clock uncertainty           -0.065    11.144    
    SLICE_X204Y123       FDRE (Setup_fdre_C_R)       -0.364    10.780    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.118ns (21.393%)  route 0.434ns (78.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.745     3.170    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I2
    SLICE_X204Y122                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y122       FDRE (Prop_fdre_C_Q)         0.118     3.288 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[47]/Q
                         net (fo=1, routed)           0.434     3.722    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/trn_td[15]
    PCIE_X1Y0            PCIE_2_1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.979     3.793    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/I5
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.577     3.216    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[15])
                                                      0.450     3.666    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2  n/a            4.000     4.000   0.000   PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKFBOUT
  To Clock:  scemi_clkgen_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKFBOUT
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.000   2.592   BUFGCTRL_X0Y5    scemi_clkgen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT0B
  To Clock:  scemi_clkgen_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT0B
Waveform:           { 4 8 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1
  To Clock:  scemi_clkgen_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1B
  To Clock:  scemi_clkgen_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2
  To Clock:  scemi_clkgen_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2B
  To Clock:  scemi_clkgen_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3
  To Clock:  scemi_clkgen_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3B
  To Clock:  scemi_clkgen_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT4
  To Clock:  scemi_clkgen_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT5
  To Clock:  scemi_clkgen_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT6
  To Clock:  scemi_clkgen_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.607ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 scemi_1_fifoTxData_elem0_status_0_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2)
  Destination:            scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk)
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.426ns  (logic 0.431ns (7.943%)  route 4.995ns (92.057%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y119                                    0.000     0.000 r  scemi_1_fifoTxData_elem0_status_0_reg/C
    SLICE_X202Y119       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  scemi_1_fifoTxData_elem0_status_0_reg/Q
                         net (fo=6, routed)           0.467     0.726    scemi_bridge/pbb_arbiter/tlp_out_fifo/scemi_1_fifoTxData_elem0_status_0
    SLICE_X201Y120       LUT3 (Prop_lut3_I0_O)        0.043     0.769 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_4/O
                         net (fo=2, routed)           0.240     1.009    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_4
    SLICE_X201Y120       LUT6 (Prop_lut6_I2_O)        0.043     1.052 f  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_2/O
                         net (fo=128, routed)         1.909     2.961    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_2
    SLICE_X181Y138       LUT3 (Prop_lut3_I1_O)        0.043     3.004 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_3/O
                         net (fo=129, routed)         2.379     5.383    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_3
    SLICE_X214Y141       LUT6 (Prop_lut6_I2_O)        0.043     5.426 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[23]_i_1__61/O
                         net (fo=1, routed)           0.000     5.426    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[23]_i_1__61
    SLICE_X214Y141       FDRE                                         r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X214Y141       FDRE (Setup_fdre_C_D)        0.033     8.033    scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  2.607    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       14.035ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.035ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_datalink_resp_res_fifo/sGEnqPtr1_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.753ns  (logic 0.503ns (8.743%)  route 5.250ns (91.257%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y155                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X149Y155       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=3, routed)           0.357     0.580    scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X147Y155       LUT2 (Prop_lut2_I0_O)        0.051     0.631 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.181     2.812    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.186     2.998 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.768     4.765    scemi_dut_softrst_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X216Y157       LUT1 (Prop_lut1_I0_O)        0.043     4.808 f  scemi_dut_softrst_resp_res_fifo/dGDeqPtr[2]_i_1/O
                         net (fo=45, routed)          0.945     5.753    scemi_datalink_resp_res_fifo/I1
    SLICE_X203Y155       FDCE                                         f  scemi_datalink_resp_res_fifo/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X203Y155       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_datalink_resp_res_fifo/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                 14.035    





---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       14.999ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.999ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock)
  Destination:            scemi_dut_softrst_req_res_fifo/dGDeqPtr_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.789ns  (logic 0.266ns (5.554%)  route 4.523ns (94.446%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y156                                    0.000     0.000 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X147Y156       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=2, routed)           0.435     0.658    scemi_clk_port_scemi_rstgen_rstgen/I6[0]
    SLICE_X147Y155       LUT2 (Prop_lut2_I1_O)        0.043     0.701 f  scemi_clk_port_scemi_rstgen_rstgen/dGDeqPtr[2]_i_1__1/O
                         net (fo=277, routed)         4.089     4.789    scemi_dut_softrst_req_res_fifo/I3
    SLICE_X221Y155       FDCE                                         f  scemi_dut_softrst_req_res_fifo/dGDeqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X221Y155       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_dut_softrst_req_res_fifo/dGDeqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 14.999    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       13.941ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.941ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_dut_dut_prb_control_control_in_dataF_rv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by uclock)
  Path Group:             uclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.683ns  (logic 0.317ns (5.578%)  route 5.366ns (94.422%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y155                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X149Y155       FDCE (Prop_fdce_C_Q)         0.223     0.223 f  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=3, routed)           0.357     0.580    scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X147Y155       LUT2 (Prop_lut2_I0_O)        0.043     0.623 r  scemi_clk_port_scemi_rstgen_rstgen/dGDeqPtr[2]_i_1__1/O
                         net (fo=277, routed)         4.289     4.911    scemi_dut_dut_prb_control_enff/I4
    SLICE_X208Y162       LUT3 (Prop_lut3_I0_O)        0.051     4.962 r  scemi_dut_dut_prb_control_enff/scemi_dut_dut_prb_control_control_in_dataF_rv[17]_i_1/O
                         net (fo=18, routed)          0.721     5.683    n_68_scemi_dut_dut_prb_control_enff
    SLICE_X200Y161       FDRE                                         r  scemi_dut_dut_prb_control_control_in_dataF_rv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X200Y161       FDRE (Setup_fdre_C_R)       -0.376    19.624    scemi_dut_dut_prb_control_control_in_dataF_rv_reg[6]
  -------------------------------------------------------------------
                         required time                         19.624    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 13.941    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       14.179ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.179ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_datalink_resp_res_fifo/dGDeqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.667ns  (logic 0.540ns (9.529%)  route 5.127ns (90.471%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y155                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X146Y155       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.234     0.493    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X147Y155       LUT2 (Prop_lut2_I1_O)        0.052     0.545 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.181     2.725    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.186     2.911 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.768     4.679    scemi_dut_softrst_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X216Y157       LUT1 (Prop_lut1_I0_O)        0.043     4.722 f  scemi_dut_softrst_resp_res_fifo/dGDeqPtr[2]_i_1/O
                         net (fo=45, routed)          0.945     5.667    scemi_datalink_resp_res_fifo/I1
    SLICE_X202Y155       FDCE                                         f  scemi_datalink_resp_res_fifo/dGDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X202Y155       FDCE (Recov_fdce_C_CLR)     -0.154    19.846    scemi_datalink_resp_res_fifo/dGDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.846    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                 14.179    





---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.239ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by noc_clk)
  Destination:            scemi_1_fifoTxData_dInReset_pre_isInReset_reg/PRE
                            (rising edge-triggered cell FDPE clocked by userclk2)
  Path Group:             userclk2
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        4.485ns  (logic 0.308ns (6.867%)  route 4.177ns (93.133%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y151                                    0.000     0.000 r  scemi_epReset125/reset_hold_reg[3]/C
    SLICE_X178Y151       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_epReset125/reset_hold_reg[3]/Q
                         net (fo=168, routed)         3.544     3.803    scemi_epReset125/Q[0]
    SLICE_X208Y130       LUT2 (Prop_lut2_I0_O)        0.049     3.852 f  scemi_epReset125/scemi_1_fifoTxData_dInReset_pre_isInReset_i_1/O
                         net (fo=1, routed)           0.633     4.485    n_4_scemi_epReset125
    SLICE_X204Y120       FDPE                                         f  scemi_1_fifoTxData_dInReset_pre_isInReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X204Y120       FDPE (Recov_fdpe_C_PRE)     -0.276     7.724    scemi_1_fifoTxData_dInReset_pre_isInReset_reg
  -------------------------------------------------------------------
                         required time                          7.724    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.239    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       13.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.508ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_datalink_resp_res_fifo/sGEnqPtr1_reg[2]/CLR
                            (recovery check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.540ns (9.529%)  route 5.127ns (90.471%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 24.455 - 20.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.428     3.659    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.680 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.458     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.434     3.665    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X179Y156       FDCE (Prop_fdce_C_Q)         0.223     3.888 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=17692, routed)       1.425     5.313    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X146Y155                                                    r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y155       FDCE (Prop_fdce_C_Q)         0.259     5.572 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.234     5.805    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X147Y155       LUT2 (Prop_lut2_I1_O)        0.052     5.857 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.181     8.038    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.186     8.224 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.768     9.991    scemi_dut_softrst_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X216Y157       LUT1 (Prop_lut1_I0_O)        0.043    10.034 f  scemi_dut_softrst_resp_res_fifo/dGDeqPtr[2]_i_1/O
                         net (fo=45, routed)          0.945    10.979    scemi_datalink_resp_res_fifo/I1
    SLICE_X203Y155       FDCE                                         f  scemi_datalink_resp_res_fifo/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.273    23.369    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.705    20.664 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.349    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.298    23.394    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X179Y156       FDCE (Prop_fdce_C_Q)         0.178    23.572 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=17692, routed)       0.883    24.455    scemi_datalink_resp_res_fifo/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X203Y155                                                    r  scemi_datalink_resp_res_fifo/sGEnqPtr1_reg[2]/C
                         clock pessimism              0.316    24.771    
                         clock uncertainty           -0.072    24.699    
    SLICE_X203Y155       FDCE (Recov_fdce_C_CLR)     -0.212    24.487    scemi_datalink_resp_res_fifo/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         24.487    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                 13.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.870ns  (arrival time - required time)
  Source:                 scemi_dut_dut_dutIfc_myrst/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]_rep__0/CLR
                            (removal check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.146ns (5.431%)  route 2.542ns (94.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.608     1.580    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.376 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.570     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.668     1.640    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X179Y156       FDCE (Prop_fdce_C_Q)         0.100     1.740 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=17692, routed)       0.843     2.583    scemi_dut_dut_dutIfc_myrst/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X216Y155                                                    r  scemi_dut_dut_dutIfc_myrst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y155       FDCE (Prop_fdce_C_Q)         0.118     2.701 r  scemi_dut_dut_dutIfc_myrst/rst_reg/Q
                         net (fo=5, routed)           1.654     4.355    scemi_dut_dut_dutIfc_myrst/rstSync/rst
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.028     4.383 f  scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold[6]_i_1/O
                         net (fo=11, routed)          0.889     5.271    scemi_dut_dut_dutIfc_myrst/rstSync/ASSERT_OUT
    SLICE_X141Y72        FDCE                                         f  scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.818     1.860    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     0.380 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.632     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.871     1.913    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X179Y156       FDCE (Prop_fdce_C_Q)         0.124     2.037 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=17692, routed)       1.730     3.767    scemi_dut_dut_dutIfc_myrst/rstSync/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X141Y72                                                     r  scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]_rep__0/C
                         clock pessimism             -0.297     3.470    
    SLICE_X141Y72        FDCE (Remov_fdce_C_CLR)     -0.069     3.401    scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           5.271    
  -------------------------------------------------------------------
                         slack                                  1.870    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_rstgen_init_reg__0/CLR
                            (recovery check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (core_clock fall@5.000ns - core_clock rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.302ns (9.976%)  route 2.725ns (90.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 8.264 - 5.000 ) 
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.428     3.659    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.680 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.458     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.349     3.580    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X170Y175                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y175       FDCE (Prop_fdce_C_Q)         0.259     3.839 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.219     4.058    scemi_network_status/rstSync/n_0_reset_hold_reg[4]
    SLICE_X170Y175       LUT1 (Prop_lut1_I0_O)        0.043     4.101 f  scemi_network_status/rstSync/CLK_VAL_OUT_i_2/O
                         net (fo=169, routed)         2.506     6.607    clear
    SLICE_X148Y155       FDCE                                         f  scemi_rstgen_init_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     5.000 f  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013     7.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.273     8.369    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.705     5.664 f  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.349     7.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.168     8.264    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X148Y155                                                    r  scemi_rstgen_init_reg__0/C  (IS_INVERTED)
                         clock pessimism              0.221     8.485    
                         clock uncertainty           -0.072     8.413    
    SLICE_X148Y155       FDCE (Recov_fdce_C_CLR)     -0.151     8.262    scemi_rstgen_init_reg__0
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  1.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_uclkgen/CLK_VAL_OUT_reg/CLR
                            (removal check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.146ns (12.558%)  route 1.017ns (87.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.608     1.580    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.376 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.570     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.615     1.587    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X170Y175                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y175       FDCE (Prop_fdce_C_Q)         0.118     1.705 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.108     1.813    scemi_network_status/rstSync/n_0_reset_hold_reg[4]
    SLICE_X170Y175       LUT1 (Prop_lut1_I0_O)        0.028     1.841 f  scemi_network_status/rstSync/CLK_VAL_OUT_i_2/O
                         net (fo=169, routed)         0.909     2.750    scemi_uclkgen/clear
    SLICE_X174Y157       FDCE                                         f  scemi_uclkgen/CLK_VAL_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.818     1.860    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     0.380 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.632     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.841     1.883    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y157                                                    r  scemi_uclkgen/CLK_VAL_OUT_reg/C
                         clock pessimism             -0.238     1.645    
    SLICE_X174Y157       FDCE (Remov_fdce_C_CLR)     -0.069     1.576    scemi_uclkgen/CLK_VAL_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  1.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_dut_dut_prb_control_control_in_buffer_full_sp/sSyncReg2_reg/PRE
                            (recovery check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 0.302ns (4.601%)  route 6.262ns (95.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 11.440 - 8.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.435     3.666    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X178Y151                                                    r  scemi_epReset125/reset_hold_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y151       FDCE (Prop_fdce_C_Q)         0.259     3.925 r  scemi_epReset125/reset_hold_reg[3]_rep/Q
                         net (fo=167, routed)         1.919     5.844    scemi_epReset125/O2
    SLICE_X177Y120       LUT1 (Prop_lut1_I0_O)        0.043     5.887 f  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1243, routed)        4.343    10.230    scemi_dut_dut_prb_control_control_in_buffer_full_sp/I1
    SLICE_X204Y167       FDPE                                         f  scemi_dut_dut_prb_control_control_in_buffer_full_sp/sSyncReg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.344    11.440    scemi_dut_dut_prb_control_control_in_buffer_full_sp/scemi_clkgen_clkout0buffer$O
    SLICE_X204Y167                                                    r  scemi_dut_dut_prb_control_control_in_buffer_full_sp/sSyncReg2_reg/C
                         clock pessimism              0.221    11.661    
                         clock uncertainty           -0.063    11.598    
    SLICE_X204Y167       FDPE (Recov_fdpe_C_PRE)     -0.187    11.411    scemi_dut_dut_prb_control_control_in_buffer_full_sp/sSyncReg2_reg
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  1.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.000ns  (arrival time - required time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_fifoRxData_dInReset_pre_isInReset_reg/PRE
                            (removal check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.146ns (6.668%)  route 2.044ns (93.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.669     1.641    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X178Y151                                                    r  scemi_epReset125/reset_hold_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y151       FDCE (Prop_fdce_C_Q)         0.118     1.759 r  scemi_epReset125/reset_hold_reg[3]_rep/Q
                         net (fo=167, routed)         1.806     3.565    scemi_epReset250/I1
    SLICE_X205Y124       LUT2 (Prop_lut2_I1_O)        0.028     3.593 f  scemi_epReset250/scemi_fifoRxData_dInReset_pre_isInReset_i_1/O
                         net (fo=1, routed)           0.238     3.831    n_2_scemi_epReset250
    SLICE_X203Y125       FDPE                                         f  scemi_fifoRxData_dInReset_pre_isInReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.939     1.981    scemi_clkgen_clkout0buffer$O
    SLICE_X203Y125                                                    r  scemi_fifoRxData_dInReset_pre_isInReset_reg/C
                         clock pessimism             -0.078     1.903    
    SLICE_X203Y125       FDPE (Remov_fdpe_C_PRE)     -0.072     1.831    scemi_fifoRxData_dInReset_pre_isInReset_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           3.831    
  -------------------------------------------------------------------
                         slack                                  2.000    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       14.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.737ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.637ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_softrst_req_inport_next_sp/sToggleReg_reg/CLR
                            (recovery check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.266ns (5.616%)  route 4.470ns (94.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 24.639 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.428     3.659    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.680 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.458     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.381     3.612    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y157       FDCE (Prop_fdce_C_Q)         0.223     3.835 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=519, routed)         1.476     5.311    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X147Y156                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y156       FDCE (Prop_fdce_C_Q)         0.223     5.534 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=2, routed)           0.435     5.969    scemi_clk_port_scemi_rstgen_rstgen/I6[0]
    SLICE_X147Y155       LUT2 (Prop_lut2_I1_O)        0.043     6.012 f  scemi_clk_port_scemi_rstgen_rstgen/dGDeqPtr[2]_i_1__1/O
                         net (fo=277, routed)         4.035    10.048    scemi_dut_softrst_req_inport_next_sp/I1
    SLICE_X217Y152       FDCE                                         f  scemi_dut_softrst_req_inport_next_sp/sToggleReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        1.273    23.369    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.705    20.664 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.349    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.246    23.342    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y157       FDCE (Prop_fdce_C_Q)         0.178    23.520 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=519, routed)         1.119    24.639    scemi_dut_softrst_req_inport_next_sp/p_0_in
    SLICE_X217Y152                                                    r  scemi_dut_softrst_req_inport_next_sp/sToggleReg_reg/C
                         clock pessimism              0.329    24.969    
                         clock uncertainty           -0.072    24.896    
    SLICE_X217Y152       FDCE (Recov_fdce_C_CLR)     -0.212    24.684    scemi_dut_softrst_req_inport_next_sp/sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         24.684    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 14.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_datalink_req_res_fifo/sGEnqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.714%)  route 0.556ns (81.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.608     1.580    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.376 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.570     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.639     1.611    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y157       FDCE (Prop_fdce_C_Q)         0.100     1.711 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=519, routed)         0.945     2.656    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X147Y156                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y156       FDCE (Prop_fdce_C_Q)         0.100     2.756 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=2, routed)           0.226     2.982    scemi_clk_port_scemi_rstgen_rstgen/I6[0]
    SLICE_X147Y155       LUT2 (Prop_lut2_I1_O)        0.028     3.010 f  scemi_clk_port_scemi_rstgen_rstgen/dGDeqPtr[2]_i_1__1/O
                         net (fo=277, routed)         0.330     3.340    scemi_datalink_req_res_fifo/I3
    SLICE_X144Y150       FDCE                                         f  scemi_datalink_req_res_fifo/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6765, routed)        0.818     1.860    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     0.380 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.632     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.841     1.883    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y157       FDCE (Prop_fdce_C_Q)         0.124     2.007 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=519, routed)         0.951     2.958    scemi_datalink_req_res_fifo/p_0_in
    SLICE_X144Y150                                                    r  scemi_datalink_req_res_fifo/sGEnqPtr1_reg[2]/C
                         clock pessimism             -0.305     2.653    
    SLICE_X144Y150       FDCE (Remov_fdce_C_CLR)     -0.050     2.603    scemi_datalink_req_res_fifo/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.737    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 scemi_epReset250/reset_hold_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_rOddBeat_reg/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.302ns (12.420%)  route 2.130ns (87.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.566ns = ( 10.566 - 4.000 ) 
    Source Clock Delay      (SCD):    7.520ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.834     7.520    scemi_epReset250/CLK
    SLICE_X208Y98                                                     r  scemi_epReset250/reset_hold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y98        FDCE (Prop_fdce_C_Q)         0.259     7.779 r  scemi_epReset250/reset_hold_reg[3]/Q
                         net (fo=7, routed)           0.799     8.578    scemi_epReset250/Q[0]
    SLICE_X206Y119       LUT1 (Prop_lut1_I0_O)        0.043     8.621 f  scemi_epReset250/scemi_max_payload_cr[12]_i_1/O
                         net (fo=303, routed)         1.331     9.952    n_0_scemi_epReset250
    SLICE_X201Y150       FDCE                                         f  scemi_rOddBeat_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.311    10.566    scemi_pcie_ep$user_clk_out
    SLICE_X201Y150                                                    r  scemi_rOddBeat_reg/C
                         clock pessimism              0.444    11.010    
                         clock uncertainty           -0.065    10.945    
    SLICE_X201Y150       FDCE (Recov_fdce_C_CLR)     -0.212    10.733    scemi_rOddBeat_reg
  -------------------------------------------------------------------
                         required time                         10.733    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  0.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_epReset250/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.573%)  route 0.145ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.867ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.810     3.235    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X211Y99                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y99        FDPE (Prop_fdpe_C_Q)         0.091     3.326 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/Q
                         net (fo=280, routed)         0.145     3.471    scemi_epReset250/scemi_pcie_ep$user_reset_out
    SLICE_X208Y98        FDCE                                         f  scemi_epReset250/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.053     3.867    scemi_epReset250/CLK
    SLICE_X208Y98                                                     r  scemi_epReset250/reset_hold_reg[0]/C
                         clock pessimism             -0.597     3.270    
    SLICE_X208Y98        FDCE (Remov_fdce_C_CLR)     -0.088     3.182    scemi_epReset250/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.289    





