
USART_SIM900.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b0e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001a4  00802000  00002b0e  00002ba2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008f  008021a4  008021a4  00002d46  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002d46  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002da4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003d0  00000000  00000000  00002de8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000ebf2  00000000  00000000  000031b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000055fe  00000000  00000000  00011daa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00005716  00000000  00000000  000173a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000f28  00000000  00000000  0001cac0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000359f3  00000000  00000000  0001d9e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005300  00000000  00000000  000533db  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003a8  00000000  00000000  000586e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000c492  00000000  00000000  00058a88  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	21 c1       	rjmp	.+578    	; 0x248 <__bad_interrupt>
       6:	00 00       	nop
       8:	1f c1       	rjmp	.+574    	; 0x248 <__bad_interrupt>
       a:	00 00       	nop
       c:	1d c1       	rjmp	.+570    	; 0x248 <__bad_interrupt>
       e:	00 00       	nop
      10:	1b c1       	rjmp	.+566    	; 0x248 <__bad_interrupt>
      12:	00 00       	nop
      14:	19 c1       	rjmp	.+562    	; 0x248 <__bad_interrupt>
      16:	00 00       	nop
      18:	17 c1       	rjmp	.+558    	; 0x248 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	15 c1       	rjmp	.+554    	; 0x248 <__bad_interrupt>
      1e:	00 00       	nop
      20:	13 c1       	rjmp	.+550    	; 0x248 <__bad_interrupt>
      22:	00 00       	nop
      24:	11 c1       	rjmp	.+546    	; 0x248 <__bad_interrupt>
      26:	00 00       	nop
      28:	0c 94 78 0e 	jmp	0x1cf0	; 0x1cf0 <__vector_10>
      2c:	0d c1       	rjmp	.+538    	; 0x248 <__bad_interrupt>
      2e:	00 00       	nop
      30:	0b c1       	rjmp	.+534    	; 0x248 <__bad_interrupt>
      32:	00 00       	nop
      34:	09 c1       	rjmp	.+530    	; 0x248 <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 43 0e 	jmp	0x1c86	; 0x1c86 <__vector_14>
      3c:	05 c1       	rjmp	.+522    	; 0x248 <__bad_interrupt>
      3e:	00 00       	nop
      40:	03 c1       	rjmp	.+518    	; 0x248 <__bad_interrupt>
      42:	00 00       	nop
      44:	01 c1       	rjmp	.+514    	; 0x248 <__bad_interrupt>
      46:	00 00       	nop
      48:	ff c0       	rjmp	.+510    	; 0x248 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	fd c0       	rjmp	.+506    	; 0x248 <__bad_interrupt>
      4e:	00 00       	nop
      50:	fb c0       	rjmp	.+502    	; 0x248 <__bad_interrupt>
      52:	00 00       	nop
      54:	f9 c0       	rjmp	.+498    	; 0x248 <__bad_interrupt>
      56:	00 00       	nop
      58:	f7 c0       	rjmp	.+494    	; 0x248 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	f5 c0       	rjmp	.+490    	; 0x248 <__bad_interrupt>
      5e:	00 00       	nop
      60:	f3 c0       	rjmp	.+486    	; 0x248 <__bad_interrupt>
      62:	00 00       	nop
      64:	f1 c0       	rjmp	.+482    	; 0x248 <__bad_interrupt>
      66:	00 00       	nop
      68:	ef c0       	rjmp	.+478    	; 0x248 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ed c0       	rjmp	.+474    	; 0x248 <__bad_interrupt>
      6e:	00 00       	nop
      70:	eb c0       	rjmp	.+470    	; 0x248 <__bad_interrupt>
      72:	00 00       	nop
      74:	e9 c0       	rjmp	.+466    	; 0x248 <__bad_interrupt>
      76:	00 00       	nop
      78:	e7 c0       	rjmp	.+462    	; 0x248 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e5 c0       	rjmp	.+458    	; 0x248 <__bad_interrupt>
      7e:	00 00       	nop
      80:	e3 c0       	rjmp	.+454    	; 0x248 <__bad_interrupt>
      82:	00 00       	nop
      84:	e1 c0       	rjmp	.+450    	; 0x248 <__bad_interrupt>
      86:	00 00       	nop
      88:	df c0       	rjmp	.+446    	; 0x248 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	dd c0       	rjmp	.+442    	; 0x248 <__bad_interrupt>
      8e:	00 00       	nop
      90:	db c0       	rjmp	.+438    	; 0x248 <__bad_interrupt>
      92:	00 00       	nop
      94:	d9 c0       	rjmp	.+434    	; 0x248 <__bad_interrupt>
      96:	00 00       	nop
      98:	d7 c0       	rjmp	.+430    	; 0x248 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	32 c2       	rjmp	.+1124   	; 0x502 <__vector_39>
      9e:	00 00       	nop
      a0:	6d c2       	rjmp	.+1242   	; 0x57c <__vector_40>
      a2:	00 00       	nop
      a4:	a8 c2       	rjmp	.+1360   	; 0x5f6 <__vector_41>
      a6:	00 00       	nop
      a8:	e3 c2       	rjmp	.+1478   	; 0x670 <__vector_42>
      aa:	00 00       	nop
      ac:	cd c0       	rjmp	.+410    	; 0x248 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	cb c0       	rjmp	.+406    	; 0x248 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c9 c0       	rjmp	.+402    	; 0x248 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c7 c0       	rjmp	.+398    	; 0x248 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	c5 c0       	rjmp	.+394    	; 0x248 <__bad_interrupt>
      be:	00 00       	nop
      c0:	c3 c0       	rjmp	.+390    	; 0x248 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	c1 c0       	rjmp	.+386    	; 0x248 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	bf c0       	rjmp	.+382    	; 0x248 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	bd c0       	rjmp	.+378    	; 0x248 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	bb c0       	rjmp	.+374    	; 0x248 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	b9 c0       	rjmp	.+370    	; 0x248 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	b7 c0       	rjmp	.+366    	; 0x248 <__bad_interrupt>
      da:	00 00       	nop
      dc:	b5 c0       	rjmp	.+362    	; 0x248 <__bad_interrupt>
      de:	00 00       	nop
      e0:	b3 c0       	rjmp	.+358    	; 0x248 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b1 c0       	rjmp	.+354    	; 0x248 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	af c0       	rjmp	.+350    	; 0x248 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ad c0       	rjmp	.+346    	; 0x248 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ab c0       	rjmp	.+342    	; 0x248 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a9 c0       	rjmp	.+338    	; 0x248 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a7 c0       	rjmp	.+334    	; 0x248 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a5 c0       	rjmp	.+330    	; 0x248 <__bad_interrupt>
      fe:	00 00       	nop
     100:	a3 c0       	rjmp	.+326    	; 0x248 <__bad_interrupt>
     102:	00 00       	nop
     104:	a1 c0       	rjmp	.+322    	; 0x248 <__bad_interrupt>
     106:	00 00       	nop
     108:	9f c0       	rjmp	.+318    	; 0x248 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	9d c0       	rjmp	.+314    	; 0x248 <__bad_interrupt>
     10e:	00 00       	nop
     110:	9b c0       	rjmp	.+310    	; 0x248 <__bad_interrupt>
     112:	00 00       	nop
     114:	99 c0       	rjmp	.+306    	; 0x248 <__bad_interrupt>
     116:	00 00       	nop
     118:	97 c0       	rjmp	.+302    	; 0x248 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	fe c0       	rjmp	.+508    	; 0x31a <__vector_71>
     11e:	00 00       	nop
     120:	39 c1       	rjmp	.+626    	; 0x394 <__vector_72>
     122:	00 00       	nop
     124:	74 c1       	rjmp	.+744    	; 0x40e <__vector_73>
     126:	00 00       	nop
     128:	af c1       	rjmp	.+862    	; 0x488 <__vector_74>
     12a:	00 00       	nop
     12c:	8d c0       	rjmp	.+282    	; 0x248 <__bad_interrupt>
     12e:	00 00       	nop
     130:	8b c0       	rjmp	.+278    	; 0x248 <__bad_interrupt>
     132:	00 00       	nop
     134:	89 c0       	rjmp	.+274    	; 0x248 <__bad_interrupt>
     136:	00 00       	nop
     138:	87 c0       	rjmp	.+270    	; 0x248 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	85 c0       	rjmp	.+266    	; 0x248 <__bad_interrupt>
     13e:	00 00       	nop
     140:	83 c0       	rjmp	.+262    	; 0x248 <__bad_interrupt>
     142:	00 00       	nop
     144:	81 c0       	rjmp	.+258    	; 0x248 <__bad_interrupt>
     146:	00 00       	nop
     148:	7f c0       	rjmp	.+254    	; 0x248 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	7d c0       	rjmp	.+250    	; 0x248 <__bad_interrupt>
     14e:	00 00       	nop
     150:	7b c0       	rjmp	.+246    	; 0x248 <__bad_interrupt>
     152:	00 00       	nop
     154:	79 c0       	rjmp	.+242    	; 0x248 <__bad_interrupt>
     156:	00 00       	nop
     158:	77 c0       	rjmp	.+238    	; 0x248 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	75 c0       	rjmp	.+234    	; 0x248 <__bad_interrupt>
     15e:	00 00       	nop
     160:	73 c0       	rjmp	.+230    	; 0x248 <__bad_interrupt>
     162:	00 00       	nop
     164:	71 c0       	rjmp	.+226    	; 0x248 <__bad_interrupt>
     166:	00 00       	nop
     168:	6f c0       	rjmp	.+222    	; 0x248 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6d c0       	rjmp	.+218    	; 0x248 <__bad_interrupt>
     16e:	00 00       	nop
     170:	6b c0       	rjmp	.+214    	; 0x248 <__bad_interrupt>
     172:	00 00       	nop
     174:	69 c0       	rjmp	.+210    	; 0x248 <__bad_interrupt>
     176:	00 00       	nop
     178:	67 c0       	rjmp	.+206    	; 0x248 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	65 c0       	rjmp	.+202    	; 0x248 <__bad_interrupt>
     17e:	00 00       	nop
     180:	63 c0       	rjmp	.+198    	; 0x248 <__bad_interrupt>
     182:	00 00       	nop
     184:	61 c0       	rjmp	.+194    	; 0x248 <__bad_interrupt>
     186:	00 00       	nop
     188:	5f c0       	rjmp	.+190    	; 0x248 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	5d c0       	rjmp	.+186    	; 0x248 <__bad_interrupt>
     18e:	00 00       	nop
     190:	5b c0       	rjmp	.+182    	; 0x248 <__bad_interrupt>
     192:	00 00       	nop
     194:	59 c0       	rjmp	.+178    	; 0x248 <__bad_interrupt>
     196:	00 00       	nop
     198:	57 c0       	rjmp	.+174    	; 0x248 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	55 c0       	rjmp	.+170    	; 0x248 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	53 c0       	rjmp	.+166    	; 0x248 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	51 c0       	rjmp	.+162    	; 0x248 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4f c0       	rjmp	.+158    	; 0x248 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	4d c0       	rjmp	.+154    	; 0x248 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	4b c0       	rjmp	.+150    	; 0x248 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	49 c0       	rjmp	.+146    	; 0x248 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	47 c0       	rjmp	.+142    	; 0x248 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	45 c0       	rjmp	.+138    	; 0x248 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	43 c0       	rjmp	.+134    	; 0x248 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	41 c0       	rjmp	.+130    	; 0x248 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	3f c0       	rjmp	.+126    	; 0x248 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	3d c0       	rjmp	.+122    	; 0x248 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	3b c0       	rjmp	.+118    	; 0x248 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	39 c0       	rjmp	.+114    	; 0x248 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	37 c0       	rjmp	.+110    	; 0x248 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	35 c0       	rjmp	.+106    	; 0x248 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	33 c0       	rjmp	.+102    	; 0x248 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	31 c0       	rjmp	.+98     	; 0x248 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2f c0       	rjmp	.+94     	; 0x248 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	2d c0       	rjmp	.+90     	; 0x248 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	2b c0       	rjmp	.+86     	; 0x248 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	29 c0       	rjmp	.+82     	; 0x248 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	27 c0       	rjmp	.+78     	; 0x248 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e3       	ldi	r29, 0x3F	; 63
     206:	de bf       	out	0x3e, r29	; 62
     208:	00 e0       	ldi	r16, 0x00	; 0
     20a:	0c bf       	out	0x3c, r16	; 60
     20c:	18 be       	out	0x38, r1	; 56
     20e:	19 be       	out	0x39, r1	; 57
     210:	1a be       	out	0x3a, r1	; 58
     212:	1b be       	out	0x3b, r1	; 59

00000214 <__do_copy_data>:
     214:	11 e2       	ldi	r17, 0x21	; 33
     216:	a0 e0       	ldi	r26, 0x00	; 0
     218:	b0 e2       	ldi	r27, 0x20	; 32
     21a:	ee e0       	ldi	r30, 0x0E	; 14
     21c:	fb e2       	ldi	r31, 0x2B	; 43
     21e:	00 e0       	ldi	r16, 0x00	; 0
     220:	0b bf       	out	0x3b, r16	; 59
     222:	02 c0       	rjmp	.+4      	; 0x228 <__do_copy_data+0x14>
     224:	07 90       	elpm	r0, Z+
     226:	0d 92       	st	X+, r0
     228:	a4 3a       	cpi	r26, 0xA4	; 164
     22a:	b1 07       	cpc	r27, r17
     22c:	d9 f7       	brne	.-10     	; 0x224 <__do_copy_data+0x10>
     22e:	1b be       	out	0x3b, r1	; 59

00000230 <__do_clear_bss>:
     230:	22 e2       	ldi	r18, 0x22	; 34
     232:	a4 ea       	ldi	r26, 0xA4	; 164
     234:	b1 e2       	ldi	r27, 0x21	; 33
     236:	01 c0       	rjmp	.+2      	; 0x23a <.do_clear_bss_start>

00000238 <.do_clear_bss_loop>:
     238:	1d 92       	st	X+, r1

0000023a <.do_clear_bss_start>:
     23a:	a3 33       	cpi	r26, 0x33	; 51
     23c:	b2 07       	cpc	r27, r18
     23e:	e1 f7       	brne	.-8      	; 0x238 <.do_clear_bss_loop>
     240:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <main>
     244:	0c 94 85 15 	jmp	0x2b0a	; 0x2b0a <_exit>

00000248 <__bad_interrupt>:
     248:	db ce       	rjmp	.-586    	; 0x0 <__vectors>

0000024a <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     24a:	81 15       	cp	r24, r1
     24c:	22 e0       	ldi	r18, 0x02	; 2
     24e:	92 07       	cpc	r25, r18
     250:	61 f4       	brne	.+24     	; 0x26a <adc_enable_clock+0x20>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     252:	80 91 a5 21 	lds	r24, 0x21A5	; 0x8021a5 <adca_enable_count>
     256:	91 e0       	ldi	r25, 0x01	; 1
     258:	98 0f       	add	r25, r24
     25a:	90 93 a5 21 	sts	0x21A5, r25	; 0x8021a5 <adca_enable_count>
     25e:	81 11       	cpse	r24, r1
     260:	12 c0       	rjmp	.+36     	; 0x286 <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     262:	62 e0       	ldi	r22, 0x02	; 2
     264:	81 e0       	ldi	r24, 0x01	; 1
     266:	55 c6       	rjmp	.+3242   	; 0xf12 <sysclk_enable_module>
     268:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     26a:	80 34       	cpi	r24, 0x40	; 64
     26c:	92 40       	sbci	r25, 0x02	; 2
     26e:	59 f4       	brne	.+22     	; 0x286 <adc_enable_clock+0x3c>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     270:	80 91 a4 21 	lds	r24, 0x21A4	; 0x8021a4 <__data_end>
     274:	91 e0       	ldi	r25, 0x01	; 1
     276:	98 0f       	add	r25, r24
     278:	90 93 a4 21 	sts	0x21A4, r25	; 0x8021a4 <__data_end>
     27c:	81 11       	cpse	r24, r1
     27e:	03 c0       	rjmp	.+6      	; 0x286 <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     280:	62 e0       	ldi	r22, 0x02	; 2
     282:	82 e0       	ldi	r24, 0x02	; 2
     284:	46 c6       	rjmp	.+3212   	; 0xf12 <sysclk_enable_module>
     286:	08 95       	ret

00000288 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     288:	81 15       	cp	r24, r1
     28a:	22 e0       	ldi	r18, 0x02	; 2
     28c:	92 07       	cpc	r25, r18
     28e:	59 f4       	brne	.+22     	; 0x2a6 <adc_disable_clock+0x1e>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     290:	80 91 a5 21 	lds	r24, 0x21A5	; 0x8021a5 <adca_enable_count>
     294:	81 50       	subi	r24, 0x01	; 1
     296:	80 93 a5 21 	sts	0x21A5, r24	; 0x8021a5 <adca_enable_count>
     29a:	81 11       	cpse	r24, r1
     29c:	11 c0       	rjmp	.+34     	; 0x2c0 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     29e:	62 e0       	ldi	r22, 0x02	; 2
     2a0:	81 e0       	ldi	r24, 0x01	; 1
     2a2:	4d c6       	rjmp	.+3226   	; 0xf3e <sysclk_disable_module>
     2a4:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     2a6:	80 34       	cpi	r24, 0x40	; 64
     2a8:	92 40       	sbci	r25, 0x02	; 2
     2aa:	51 f4       	brne	.+20     	; 0x2c0 <adc_disable_clock+0x38>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     2ac:	80 91 a4 21 	lds	r24, 0x21A4	; 0x8021a4 <__data_end>
     2b0:	81 50       	subi	r24, 0x01	; 1
     2b2:	80 93 a4 21 	sts	0x21A4, r24	; 0x8021a4 <__data_end>
     2b6:	81 11       	cpse	r24, r1
     2b8:	03 c0       	rjmp	.+6      	; 0x2c0 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     2ba:	62 e0       	ldi	r22, 0x02	; 2
     2bc:	82 e0       	ldi	r24, 0x02	; 2
     2be:	3f c6       	rjmp	.+3198   	; 0xf3e <sysclk_disable_module>
     2c0:	08 95       	ret

000002c2 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     2c2:	ef 92       	push	r14
     2c4:	ff 92       	push	r15
     2c6:	1f 93       	push	r17
     2c8:	cf 93       	push	r28
     2ca:	df 93       	push	r29
     2cc:	1f 92       	push	r1
     2ce:	1f 92       	push	r1
     2d0:	cd b7       	in	r28, 0x3d	; 61
     2d2:	de b7       	in	r29, 0x3e	; 62
     2d4:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     2d6:	8f b7       	in	r24, 0x3f	; 63
     2d8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     2da:	f8 94       	cli
	return flags;
     2dc:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     2de:	c7 01       	movw	r24, r14
     2e0:	b4 df       	rcall	.-152    	; 0x24a <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     2e2:	f7 01       	movw	r30, r14
     2e4:	80 81       	ld	r24, Z
     2e6:	81 60       	ori	r24, 0x01	; 1
     2e8:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     2ea:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     2ec:	80 91 18 22 	lds	r24, 0x2218	; 0x802218 <sleepmgr_locks+0x1>
     2f0:	8f 3f       	cpi	r24, 0xFF	; 255
     2f2:	09 f4       	brne	.+2      	; 0x2f6 <adc_enable+0x34>
     2f4:	ff cf       	rjmp	.-2      	; 0x2f4 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     2f6:	8f b7       	in	r24, 0x3f	; 63
     2f8:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     2fa:	f8 94       	cli
	return flags;
     2fc:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     2fe:	e7 e1       	ldi	r30, 0x17	; 23
     300:	f2 e2       	ldi	r31, 0x22	; 34
     302:	81 81       	ldd	r24, Z+1	; 0x01
     304:	8f 5f       	subi	r24, 0xFF	; 255
     306:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     308:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     30a:	0f 90       	pop	r0
     30c:	0f 90       	pop	r0
     30e:	df 91       	pop	r29
     310:	cf 91       	pop	r28
     312:	1f 91       	pop	r17
     314:	ff 90       	pop	r15
     316:	ef 90       	pop	r14
     318:	08 95       	ret

0000031a <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     31a:	1f 92       	push	r1
     31c:	0f 92       	push	r0
     31e:	0f b6       	in	r0, 0x3f	; 63
     320:	0f 92       	push	r0
     322:	11 24       	eor	r1, r1
     324:	08 b6       	in	r0, 0x38	; 56
     326:	0f 92       	push	r0
     328:	18 be       	out	0x38, r1	; 56
     32a:	09 b6       	in	r0, 0x39	; 57
     32c:	0f 92       	push	r0
     32e:	19 be       	out	0x39, r1	; 57
     330:	0b b6       	in	r0, 0x3b	; 59
     332:	0f 92       	push	r0
     334:	1b be       	out	0x3b, r1	; 59
     336:	2f 93       	push	r18
     338:	3f 93       	push	r19
     33a:	4f 93       	push	r20
     33c:	5f 93       	push	r21
     33e:	6f 93       	push	r22
     340:	7f 93       	push	r23
     342:	8f 93       	push	r24
     344:	9f 93       	push	r25
     346:	af 93       	push	r26
     348:	bf 93       	push	r27
     34a:	ef 93       	push	r30
     34c:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     34e:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
     352:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
     356:	e0 91 1f 22 	lds	r30, 0x221F	; 0x80221f <adca_callback>
     35a:	f0 91 20 22 	lds	r31, 0x2220	; 0x802220 <adca_callback+0x1>
     35e:	61 e0       	ldi	r22, 0x01	; 1
     360:	80 e0       	ldi	r24, 0x00	; 0
     362:	92 e0       	ldi	r25, 0x02	; 2
     364:	19 95       	eicall
}
     366:	ff 91       	pop	r31
     368:	ef 91       	pop	r30
     36a:	bf 91       	pop	r27
     36c:	af 91       	pop	r26
     36e:	9f 91       	pop	r25
     370:	8f 91       	pop	r24
     372:	7f 91       	pop	r23
     374:	6f 91       	pop	r22
     376:	5f 91       	pop	r21
     378:	4f 91       	pop	r20
     37a:	3f 91       	pop	r19
     37c:	2f 91       	pop	r18
     37e:	0f 90       	pop	r0
     380:	0b be       	out	0x3b, r0	; 59
     382:	0f 90       	pop	r0
     384:	09 be       	out	0x39, r0	; 57
     386:	0f 90       	pop	r0
     388:	08 be       	out	0x38, r0	; 56
     38a:	0f 90       	pop	r0
     38c:	0f be       	out	0x3f, r0	; 63
     38e:	0f 90       	pop	r0
     390:	1f 90       	pop	r1
     392:	18 95       	reti

00000394 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     394:	1f 92       	push	r1
     396:	0f 92       	push	r0
     398:	0f b6       	in	r0, 0x3f	; 63
     39a:	0f 92       	push	r0
     39c:	11 24       	eor	r1, r1
     39e:	08 b6       	in	r0, 0x38	; 56
     3a0:	0f 92       	push	r0
     3a2:	18 be       	out	0x38, r1	; 56
     3a4:	09 b6       	in	r0, 0x39	; 57
     3a6:	0f 92       	push	r0
     3a8:	19 be       	out	0x39, r1	; 57
     3aa:	0b b6       	in	r0, 0x3b	; 59
     3ac:	0f 92       	push	r0
     3ae:	1b be       	out	0x3b, r1	; 59
     3b0:	2f 93       	push	r18
     3b2:	3f 93       	push	r19
     3b4:	4f 93       	push	r20
     3b6:	5f 93       	push	r21
     3b8:	6f 93       	push	r22
     3ba:	7f 93       	push	r23
     3bc:	8f 93       	push	r24
     3be:	9f 93       	push	r25
     3c0:	af 93       	push	r26
     3c2:	bf 93       	push	r27
     3c4:	ef 93       	push	r30
     3c6:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     3c8:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
     3cc:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
     3d0:	e0 91 1f 22 	lds	r30, 0x221F	; 0x80221f <adca_callback>
     3d4:	f0 91 20 22 	lds	r31, 0x2220	; 0x802220 <adca_callback+0x1>
     3d8:	62 e0       	ldi	r22, 0x02	; 2
     3da:	80 e0       	ldi	r24, 0x00	; 0
     3dc:	92 e0       	ldi	r25, 0x02	; 2
     3de:	19 95       	eicall
}
     3e0:	ff 91       	pop	r31
     3e2:	ef 91       	pop	r30
     3e4:	bf 91       	pop	r27
     3e6:	af 91       	pop	r26
     3e8:	9f 91       	pop	r25
     3ea:	8f 91       	pop	r24
     3ec:	7f 91       	pop	r23
     3ee:	6f 91       	pop	r22
     3f0:	5f 91       	pop	r21
     3f2:	4f 91       	pop	r20
     3f4:	3f 91       	pop	r19
     3f6:	2f 91       	pop	r18
     3f8:	0f 90       	pop	r0
     3fa:	0b be       	out	0x3b, r0	; 59
     3fc:	0f 90       	pop	r0
     3fe:	09 be       	out	0x39, r0	; 57
     400:	0f 90       	pop	r0
     402:	08 be       	out	0x38, r0	; 56
     404:	0f 90       	pop	r0
     406:	0f be       	out	0x3f, r0	; 63
     408:	0f 90       	pop	r0
     40a:	1f 90       	pop	r1
     40c:	18 95       	reti

0000040e <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     40e:	1f 92       	push	r1
     410:	0f 92       	push	r0
     412:	0f b6       	in	r0, 0x3f	; 63
     414:	0f 92       	push	r0
     416:	11 24       	eor	r1, r1
     418:	08 b6       	in	r0, 0x38	; 56
     41a:	0f 92       	push	r0
     41c:	18 be       	out	0x38, r1	; 56
     41e:	09 b6       	in	r0, 0x39	; 57
     420:	0f 92       	push	r0
     422:	19 be       	out	0x39, r1	; 57
     424:	0b b6       	in	r0, 0x3b	; 59
     426:	0f 92       	push	r0
     428:	1b be       	out	0x3b, r1	; 59
     42a:	2f 93       	push	r18
     42c:	3f 93       	push	r19
     42e:	4f 93       	push	r20
     430:	5f 93       	push	r21
     432:	6f 93       	push	r22
     434:	7f 93       	push	r23
     436:	8f 93       	push	r24
     438:	9f 93       	push	r25
     43a:	af 93       	push	r26
     43c:	bf 93       	push	r27
     43e:	ef 93       	push	r30
     440:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     442:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
     446:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
     44a:	e0 91 1f 22 	lds	r30, 0x221F	; 0x80221f <adca_callback>
     44e:	f0 91 20 22 	lds	r31, 0x2220	; 0x802220 <adca_callback+0x1>
     452:	64 e0       	ldi	r22, 0x04	; 4
     454:	80 e0       	ldi	r24, 0x00	; 0
     456:	92 e0       	ldi	r25, 0x02	; 2
     458:	19 95       	eicall
}
     45a:	ff 91       	pop	r31
     45c:	ef 91       	pop	r30
     45e:	bf 91       	pop	r27
     460:	af 91       	pop	r26
     462:	9f 91       	pop	r25
     464:	8f 91       	pop	r24
     466:	7f 91       	pop	r23
     468:	6f 91       	pop	r22
     46a:	5f 91       	pop	r21
     46c:	4f 91       	pop	r20
     46e:	3f 91       	pop	r19
     470:	2f 91       	pop	r18
     472:	0f 90       	pop	r0
     474:	0b be       	out	0x3b, r0	; 59
     476:	0f 90       	pop	r0
     478:	09 be       	out	0x39, r0	; 57
     47a:	0f 90       	pop	r0
     47c:	08 be       	out	0x38, r0	; 56
     47e:	0f 90       	pop	r0
     480:	0f be       	out	0x3f, r0	; 63
     482:	0f 90       	pop	r0
     484:	1f 90       	pop	r1
     486:	18 95       	reti

00000488 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     488:	1f 92       	push	r1
     48a:	0f 92       	push	r0
     48c:	0f b6       	in	r0, 0x3f	; 63
     48e:	0f 92       	push	r0
     490:	11 24       	eor	r1, r1
     492:	08 b6       	in	r0, 0x38	; 56
     494:	0f 92       	push	r0
     496:	18 be       	out	0x38, r1	; 56
     498:	09 b6       	in	r0, 0x39	; 57
     49a:	0f 92       	push	r0
     49c:	19 be       	out	0x39, r1	; 57
     49e:	0b b6       	in	r0, 0x3b	; 59
     4a0:	0f 92       	push	r0
     4a2:	1b be       	out	0x3b, r1	; 59
     4a4:	2f 93       	push	r18
     4a6:	3f 93       	push	r19
     4a8:	4f 93       	push	r20
     4aa:	5f 93       	push	r21
     4ac:	6f 93       	push	r22
     4ae:	7f 93       	push	r23
     4b0:	8f 93       	push	r24
     4b2:	9f 93       	push	r25
     4b4:	af 93       	push	r26
     4b6:	bf 93       	push	r27
     4b8:	ef 93       	push	r30
     4ba:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     4bc:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
     4c0:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
     4c4:	e0 91 1f 22 	lds	r30, 0x221F	; 0x80221f <adca_callback>
     4c8:	f0 91 20 22 	lds	r31, 0x2220	; 0x802220 <adca_callback+0x1>
     4cc:	68 e0       	ldi	r22, 0x08	; 8
     4ce:	80 e0       	ldi	r24, 0x00	; 0
     4d0:	92 e0       	ldi	r25, 0x02	; 2
     4d2:	19 95       	eicall
}
     4d4:	ff 91       	pop	r31
     4d6:	ef 91       	pop	r30
     4d8:	bf 91       	pop	r27
     4da:	af 91       	pop	r26
     4dc:	9f 91       	pop	r25
     4de:	8f 91       	pop	r24
     4e0:	7f 91       	pop	r23
     4e2:	6f 91       	pop	r22
     4e4:	5f 91       	pop	r21
     4e6:	4f 91       	pop	r20
     4e8:	3f 91       	pop	r19
     4ea:	2f 91       	pop	r18
     4ec:	0f 90       	pop	r0
     4ee:	0b be       	out	0x3b, r0	; 59
     4f0:	0f 90       	pop	r0
     4f2:	09 be       	out	0x39, r0	; 57
     4f4:	0f 90       	pop	r0
     4f6:	08 be       	out	0x38, r0	; 56
     4f8:	0f 90       	pop	r0
     4fa:	0f be       	out	0x3f, r0	; 63
     4fc:	0f 90       	pop	r0
     4fe:	1f 90       	pop	r1
     500:	18 95       	reti

00000502 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     502:	1f 92       	push	r1
     504:	0f 92       	push	r0
     506:	0f b6       	in	r0, 0x3f	; 63
     508:	0f 92       	push	r0
     50a:	11 24       	eor	r1, r1
     50c:	08 b6       	in	r0, 0x38	; 56
     50e:	0f 92       	push	r0
     510:	18 be       	out	0x38, r1	; 56
     512:	09 b6       	in	r0, 0x39	; 57
     514:	0f 92       	push	r0
     516:	19 be       	out	0x39, r1	; 57
     518:	0b b6       	in	r0, 0x3b	; 59
     51a:	0f 92       	push	r0
     51c:	1b be       	out	0x3b, r1	; 59
     51e:	2f 93       	push	r18
     520:	3f 93       	push	r19
     522:	4f 93       	push	r20
     524:	5f 93       	push	r21
     526:	6f 93       	push	r22
     528:	7f 93       	push	r23
     52a:	8f 93       	push	r24
     52c:	9f 93       	push	r25
     52e:	af 93       	push	r26
     530:	bf 93       	push	r27
     532:	ef 93       	push	r30
     534:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     536:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
     53a:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
     53e:	e0 91 1d 22 	lds	r30, 0x221D	; 0x80221d <adcb_callback>
     542:	f0 91 1e 22 	lds	r31, 0x221E	; 0x80221e <adcb_callback+0x1>
     546:	61 e0       	ldi	r22, 0x01	; 1
     548:	80 e4       	ldi	r24, 0x40	; 64
     54a:	92 e0       	ldi	r25, 0x02	; 2
     54c:	19 95       	eicall
}
     54e:	ff 91       	pop	r31
     550:	ef 91       	pop	r30
     552:	bf 91       	pop	r27
     554:	af 91       	pop	r26
     556:	9f 91       	pop	r25
     558:	8f 91       	pop	r24
     55a:	7f 91       	pop	r23
     55c:	6f 91       	pop	r22
     55e:	5f 91       	pop	r21
     560:	4f 91       	pop	r20
     562:	3f 91       	pop	r19
     564:	2f 91       	pop	r18
     566:	0f 90       	pop	r0
     568:	0b be       	out	0x3b, r0	; 59
     56a:	0f 90       	pop	r0
     56c:	09 be       	out	0x39, r0	; 57
     56e:	0f 90       	pop	r0
     570:	08 be       	out	0x38, r0	; 56
     572:	0f 90       	pop	r0
     574:	0f be       	out	0x3f, r0	; 63
     576:	0f 90       	pop	r0
     578:	1f 90       	pop	r1
     57a:	18 95       	reti

0000057c <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     57c:	1f 92       	push	r1
     57e:	0f 92       	push	r0
     580:	0f b6       	in	r0, 0x3f	; 63
     582:	0f 92       	push	r0
     584:	11 24       	eor	r1, r1
     586:	08 b6       	in	r0, 0x38	; 56
     588:	0f 92       	push	r0
     58a:	18 be       	out	0x38, r1	; 56
     58c:	09 b6       	in	r0, 0x39	; 57
     58e:	0f 92       	push	r0
     590:	19 be       	out	0x39, r1	; 57
     592:	0b b6       	in	r0, 0x3b	; 59
     594:	0f 92       	push	r0
     596:	1b be       	out	0x3b, r1	; 59
     598:	2f 93       	push	r18
     59a:	3f 93       	push	r19
     59c:	4f 93       	push	r20
     59e:	5f 93       	push	r21
     5a0:	6f 93       	push	r22
     5a2:	7f 93       	push	r23
     5a4:	8f 93       	push	r24
     5a6:	9f 93       	push	r25
     5a8:	af 93       	push	r26
     5aa:	bf 93       	push	r27
     5ac:	ef 93       	push	r30
     5ae:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     5b0:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
     5b4:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
     5b8:	e0 91 1d 22 	lds	r30, 0x221D	; 0x80221d <adcb_callback>
     5bc:	f0 91 1e 22 	lds	r31, 0x221E	; 0x80221e <adcb_callback+0x1>
     5c0:	62 e0       	ldi	r22, 0x02	; 2
     5c2:	80 e4       	ldi	r24, 0x40	; 64
     5c4:	92 e0       	ldi	r25, 0x02	; 2
     5c6:	19 95       	eicall
}
     5c8:	ff 91       	pop	r31
     5ca:	ef 91       	pop	r30
     5cc:	bf 91       	pop	r27
     5ce:	af 91       	pop	r26
     5d0:	9f 91       	pop	r25
     5d2:	8f 91       	pop	r24
     5d4:	7f 91       	pop	r23
     5d6:	6f 91       	pop	r22
     5d8:	5f 91       	pop	r21
     5da:	4f 91       	pop	r20
     5dc:	3f 91       	pop	r19
     5de:	2f 91       	pop	r18
     5e0:	0f 90       	pop	r0
     5e2:	0b be       	out	0x3b, r0	; 59
     5e4:	0f 90       	pop	r0
     5e6:	09 be       	out	0x39, r0	; 57
     5e8:	0f 90       	pop	r0
     5ea:	08 be       	out	0x38, r0	; 56
     5ec:	0f 90       	pop	r0
     5ee:	0f be       	out	0x3f, r0	; 63
     5f0:	0f 90       	pop	r0
     5f2:	1f 90       	pop	r1
     5f4:	18 95       	reti

000005f6 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     5f6:	1f 92       	push	r1
     5f8:	0f 92       	push	r0
     5fa:	0f b6       	in	r0, 0x3f	; 63
     5fc:	0f 92       	push	r0
     5fe:	11 24       	eor	r1, r1
     600:	08 b6       	in	r0, 0x38	; 56
     602:	0f 92       	push	r0
     604:	18 be       	out	0x38, r1	; 56
     606:	09 b6       	in	r0, 0x39	; 57
     608:	0f 92       	push	r0
     60a:	19 be       	out	0x39, r1	; 57
     60c:	0b b6       	in	r0, 0x3b	; 59
     60e:	0f 92       	push	r0
     610:	1b be       	out	0x3b, r1	; 59
     612:	2f 93       	push	r18
     614:	3f 93       	push	r19
     616:	4f 93       	push	r20
     618:	5f 93       	push	r21
     61a:	6f 93       	push	r22
     61c:	7f 93       	push	r23
     61e:	8f 93       	push	r24
     620:	9f 93       	push	r25
     622:	af 93       	push	r26
     624:	bf 93       	push	r27
     626:	ef 93       	push	r30
     628:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     62a:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
     62e:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
     632:	e0 91 1d 22 	lds	r30, 0x221D	; 0x80221d <adcb_callback>
     636:	f0 91 1e 22 	lds	r31, 0x221E	; 0x80221e <adcb_callback+0x1>
     63a:	64 e0       	ldi	r22, 0x04	; 4
     63c:	80 e4       	ldi	r24, 0x40	; 64
     63e:	92 e0       	ldi	r25, 0x02	; 2
     640:	19 95       	eicall
}
     642:	ff 91       	pop	r31
     644:	ef 91       	pop	r30
     646:	bf 91       	pop	r27
     648:	af 91       	pop	r26
     64a:	9f 91       	pop	r25
     64c:	8f 91       	pop	r24
     64e:	7f 91       	pop	r23
     650:	6f 91       	pop	r22
     652:	5f 91       	pop	r21
     654:	4f 91       	pop	r20
     656:	3f 91       	pop	r19
     658:	2f 91       	pop	r18
     65a:	0f 90       	pop	r0
     65c:	0b be       	out	0x3b, r0	; 59
     65e:	0f 90       	pop	r0
     660:	09 be       	out	0x39, r0	; 57
     662:	0f 90       	pop	r0
     664:	08 be       	out	0x38, r0	; 56
     666:	0f 90       	pop	r0
     668:	0f be       	out	0x3f, r0	; 63
     66a:	0f 90       	pop	r0
     66c:	1f 90       	pop	r1
     66e:	18 95       	reti

00000670 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     670:	1f 92       	push	r1
     672:	0f 92       	push	r0
     674:	0f b6       	in	r0, 0x3f	; 63
     676:	0f 92       	push	r0
     678:	11 24       	eor	r1, r1
     67a:	08 b6       	in	r0, 0x38	; 56
     67c:	0f 92       	push	r0
     67e:	18 be       	out	0x38, r1	; 56
     680:	09 b6       	in	r0, 0x39	; 57
     682:	0f 92       	push	r0
     684:	19 be       	out	0x39, r1	; 57
     686:	0b b6       	in	r0, 0x3b	; 59
     688:	0f 92       	push	r0
     68a:	1b be       	out	0x3b, r1	; 59
     68c:	2f 93       	push	r18
     68e:	3f 93       	push	r19
     690:	4f 93       	push	r20
     692:	5f 93       	push	r21
     694:	6f 93       	push	r22
     696:	7f 93       	push	r23
     698:	8f 93       	push	r24
     69a:	9f 93       	push	r25
     69c:	af 93       	push	r26
     69e:	bf 93       	push	r27
     6a0:	ef 93       	push	r30
     6a2:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     6a4:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
     6a8:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
     6ac:	e0 91 1d 22 	lds	r30, 0x221D	; 0x80221d <adcb_callback>
     6b0:	f0 91 1e 22 	lds	r31, 0x221E	; 0x80221e <adcb_callback+0x1>
     6b4:	68 e0       	ldi	r22, 0x08	; 8
     6b6:	80 e4       	ldi	r24, 0x40	; 64
     6b8:	92 e0       	ldi	r25, 0x02	; 2
     6ba:	19 95       	eicall
}
     6bc:	ff 91       	pop	r31
     6be:	ef 91       	pop	r30
     6c0:	bf 91       	pop	r27
     6c2:	af 91       	pop	r26
     6c4:	9f 91       	pop	r25
     6c6:	8f 91       	pop	r24
     6c8:	7f 91       	pop	r23
     6ca:	6f 91       	pop	r22
     6cc:	5f 91       	pop	r21
     6ce:	4f 91       	pop	r20
     6d0:	3f 91       	pop	r19
     6d2:	2f 91       	pop	r18
     6d4:	0f 90       	pop	r0
     6d6:	0b be       	out	0x3b, r0	; 59
     6d8:	0f 90       	pop	r0
     6da:	09 be       	out	0x39, r0	; 57
     6dc:	0f 90       	pop	r0
     6de:	08 be       	out	0x38, r0	; 56
     6e0:	0f 90       	pop	r0
     6e2:	0f be       	out	0x3f, r0	; 63
     6e4:	0f 90       	pop	r0
     6e6:	1f 90       	pop	r1
     6e8:	18 95       	reti

000006ea <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
     6ea:	bf 92       	push	r11
     6ec:	cf 92       	push	r12
     6ee:	df 92       	push	r13
     6f0:	ef 92       	push	r14
     6f2:	ff 92       	push	r15
     6f4:	0f 93       	push	r16
     6f6:	1f 93       	push	r17
     6f8:	cf 93       	push	r28
     6fa:	df 93       	push	r29
     6fc:	1f 92       	push	r1
     6fe:	cd b7       	in	r28, 0x3d	; 61
     700:	de b7       	in	r29, 0x3e	; 62
     702:	8c 01       	movw	r16, r24
     704:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     706:	81 15       	cp	r24, r1
     708:	22 e0       	ldi	r18, 0x02	; 2
     70a:	92 07       	cpc	r25, r18
     70c:	71 f4       	brne	.+28     	; 0x72a <adc_write_configuration+0x40>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     70e:	61 e2       	ldi	r22, 0x21	; 33
     710:	70 e0       	ldi	r23, 0x00	; 0
     712:	82 e0       	ldi	r24, 0x02	; 2
     714:	75 d4       	rcall	.+2282   	; 0x1000 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
     716:	c8 2e       	mov	r12, r24
     718:	d1 2c       	mov	r13, r1
     71a:	60 e2       	ldi	r22, 0x20	; 32
     71c:	70 e0       	ldi	r23, 0x00	; 0
     71e:	82 e0       	ldi	r24, 0x02	; 2
     720:	6f d4       	rcall	.+2270   	; 0x1000 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
     722:	dc 2c       	mov	r13, r12
     724:	cc 24       	eor	r12, r12
     726:	c8 2a       	or	r12, r24
     728:	10 c0       	rjmp	.+32     	; 0x74a <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
     72a:	80 34       	cpi	r24, 0x40	; 64
     72c:	92 40       	sbci	r25, 0x02	; 2
     72e:	c1 f5       	brne	.+112    	; 0x7a0 <adc_write_configuration+0xb6>
     730:	65 e2       	ldi	r22, 0x25	; 37
     732:	70 e0       	ldi	r23, 0x00	; 0
     734:	82 e0       	ldi	r24, 0x02	; 2
     736:	64 d4       	rcall	.+2248   	; 0x1000 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
     738:	c8 2e       	mov	r12, r24
     73a:	d1 2c       	mov	r13, r1
     73c:	64 e2       	ldi	r22, 0x24	; 36
     73e:	70 e0       	ldi	r23, 0x00	; 0
     740:	82 e0       	ldi	r24, 0x02	; 2
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
     742:	5e d4       	rcall	.+2236   	; 0x1000 <nvm_read_byte>
     744:	dc 2c       	mov	r13, r12
     746:	cc 24       	eor	r12, r12

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     748:	c8 2a       	or	r12, r24
	cpu_irq_disable();
     74a:	8f b7       	in	r24, 0x3f	; 63
	return flags;
     74c:	89 83       	std	Y+1, r24	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
     74e:	f8 94       	cli
     750:	b9 80       	ldd	r11, Y+1	; 0x01
     752:	c8 01       	movw	r24, r16
	enable = adc->CTRLA & ADC_ENABLE_bm;
     754:	7a dd       	rcall	.-1292   	; 0x24a <adc_enable_clock>
     756:	f8 01       	movw	r30, r16

	adc->CTRLA = ADC_FLUSH_bm;
     758:	80 81       	ld	r24, Z
     75a:	92 e0       	ldi	r25, 0x02	; 2
	adc->CAL = cal;
     75c:	90 83       	st	Z, r25
     75e:	c4 86       	std	Z+12, r12	; 0x0c
	adc->CMP = conf->cmp;
     760:	d5 86       	std	Z+13, r13	; 0x0d
     762:	f7 01       	movw	r30, r14
     764:	25 81       	ldd	r18, Z+5	; 0x05
     766:	36 81       	ldd	r19, Z+6	; 0x06
     768:	f8 01       	movw	r30, r16
     76a:	20 8f       	std	Z+24, r18	; 0x18
	adc->REFCTRL = conf->refctrl;
     76c:	31 8f       	std	Z+25, r19	; 0x19
     76e:	f7 01       	movw	r30, r14
     770:	92 81       	ldd	r25, Z+2	; 0x02
     772:	f8 01       	movw	r30, r16
	adc->PRESCALER = conf->prescaler;
     774:	92 83       	std	Z+2, r25	; 0x02
     776:	f7 01       	movw	r30, r14
     778:	94 81       	ldd	r25, Z+4	; 0x04
     77a:	f8 01       	movw	r30, r16
	adc->EVCTRL = conf->evctrl;
     77c:	94 83       	std	Z+4, r25	; 0x04
     77e:	f7 01       	movw	r30, r14
     780:	93 81       	ldd	r25, Z+3	; 0x03
     782:	f8 01       	movw	r30, r16
	adc->CTRLB = conf->ctrlb;
     784:	93 83       	std	Z+3, r25	; 0x03
     786:	f7 01       	movw	r30, r14
     788:	91 81       	ldd	r25, Z+1	; 0x01
     78a:	f8 01       	movw	r30, r16

	adc->CTRLA = enable | conf->ctrla;
     78c:	91 83       	std	Z+1, r25	; 0x01
     78e:	81 70       	andi	r24, 0x01	; 1
     790:	f7 01       	movw	r30, r14
     792:	90 81       	ld	r25, Z
     794:	89 2b       	or	r24, r25

	adc_disable_clock(adc);
     796:	f8 01       	movw	r30, r16
     798:	80 83       	st	Z, r24
     79a:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     79c:	75 dd       	rcall	.-1302   	; 0x288 <adc_disable_clock>

	cpu_irq_restore(flags);
}
     79e:	bf be       	out	0x3f, r11	; 63
     7a0:	0f 90       	pop	r0
     7a2:	df 91       	pop	r29
     7a4:	cf 91       	pop	r28
     7a6:	1f 91       	pop	r17
     7a8:	0f 91       	pop	r16
     7aa:	ff 90       	pop	r15
     7ac:	ef 90       	pop	r14
     7ae:	df 90       	pop	r13
     7b0:	cf 90       	pop	r12
     7b2:	bf 90       	pop	r11
     7b4:	08 95       	ret

000007b6 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
     7b6:	df 92       	push	r13
     7b8:	ef 92       	push	r14
     7ba:	ff 92       	push	r15
     7bc:	0f 93       	push	r16
     7be:	1f 93       	push	r17
     7c0:	cf 93       	push	r28
     7c2:	df 93       	push	r29
     7c4:	1f 92       	push	r1
     7c6:	cd b7       	in	r28, 0x3d	; 61
     7c8:	de b7       	in	r29, 0x3e	; 62
     7ca:	8c 01       	movw	r16, r24
     7cc:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     7ce:	8f b7       	in	r24, 0x3f	; 63
     7d0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     7d2:	f8 94       	cli
	return flags;
     7d4:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
     7d6:	c8 01       	movw	r24, r16
     7d8:	38 dd       	rcall	.-1424   	; 0x24a <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
     7da:	f8 01       	movw	r30, r16
     7dc:	80 81       	ld	r24, Z
     7de:	80 7c       	andi	r24, 0xC0	; 192
     7e0:	f7 01       	movw	r30, r14
     7e2:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
     7e4:	f8 01       	movw	r30, r16
     7e6:	80 8d       	ldd	r24, Z+24	; 0x18
     7e8:	91 8d       	ldd	r25, Z+25	; 0x19
     7ea:	f7 01       	movw	r30, r14
     7ec:	85 83       	std	Z+5, r24	; 0x05
     7ee:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
     7f0:	f8 01       	movw	r30, r16
     7f2:	82 81       	ldd	r24, Z+2	; 0x02
     7f4:	f7 01       	movw	r30, r14
     7f6:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
     7f8:	f8 01       	movw	r30, r16
     7fa:	84 81       	ldd	r24, Z+4	; 0x04
     7fc:	f7 01       	movw	r30, r14
     7fe:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
     800:	f8 01       	movw	r30, r16
     802:	83 81       	ldd	r24, Z+3	; 0x03
     804:	f7 01       	movw	r30, r14
     806:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
     808:	f8 01       	movw	r30, r16
     80a:	81 81       	ldd	r24, Z+1	; 0x01
     80c:	f7 01       	movw	r30, r14

	adc_disable_clock(adc);
     80e:	81 83       	std	Z+1, r24	; 0x01
     810:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     812:	3a dd       	rcall	.-1420   	; 0x288 <adc_disable_clock>

	cpu_irq_restore(flags);
}
     814:	df be       	out	0x3f, r13	; 63
     816:	0f 90       	pop	r0
     818:	df 91       	pop	r29
     81a:	cf 91       	pop	r28
     81c:	1f 91       	pop	r17
     81e:	0f 91       	pop	r16
     820:	ff 90       	pop	r15
     822:	ef 90       	pop	r14
     824:	df 90       	pop	r13
     826:	08 95       	ret

00000828 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
     828:	af 92       	push	r10
     82a:	bf 92       	push	r11
     82c:	cf 92       	push	r12
     82e:	df 92       	push	r13
     830:	ef 92       	push	r14
     832:	ff 92       	push	r15
     834:	0f 93       	push	r16
     836:	1f 93       	push	r17
     838:	cf 93       	push	r28
     83a:	df 93       	push	r29
     83c:	1f 92       	push	r1
     83e:	cd b7       	in	r28, 0x3d	; 61
     840:	de b7       	in	r29, 0x3e	; 62
     842:	6c 01       	movw	r12, r24
     844:	b6 2e       	mov	r11, r22
     846:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     848:	86 2f       	mov	r24, r22
     84a:	83 70       	andi	r24, 0x03	; 3
     84c:	29 f4       	brne	.+10     	; 0x858 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     84e:	96 2f       	mov	r25, r22
     850:	96 95       	lsr	r25
     852:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     854:	82 e0       	ldi	r24, 0x02	; 2
     856:	02 c0       	rjmp	.+4      	; 0x85c <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     858:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     85a:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     85c:	90 ff       	sbrs	r25, 0
		index++;
     85e:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     860:	86 01       	movw	r16, r12
     862:	00 5e       	subi	r16, 0xE0	; 224
     864:	1f 4f       	sbci	r17, 0xFF	; 255
     866:	98 e0       	ldi	r25, 0x08	; 8
     868:	89 9f       	mul	r24, r25
     86a:	00 0d       	add	r16, r0
     86c:	11 1d       	adc	r17, r1
     86e:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     870:	8f b7       	in	r24, 0x3f	; 63
     872:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     874:	f8 94       	cli
	return flags;
     876:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
     878:	c6 01       	movw	r24, r12
     87a:	e7 dc       	rcall	.-1586   	; 0x24a <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
     87c:	f7 01       	movw	r30, r14
     87e:	80 81       	ld	r24, Z
     880:	f8 01       	movw	r30, r16
     882:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
     884:	f7 01       	movw	r30, r14
     886:	82 81       	ldd	r24, Z+2	; 0x02
     888:	f8 01       	movw	r30, r16
     88a:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
     88c:	f7 01       	movw	r30, r14
     88e:	81 81       	ldd	r24, Z+1	; 0x01
     890:	f8 01       	movw	r30, r16
     892:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     894:	b0 fe       	sbrs	r11, 0
     896:	04 c0       	rjmp	.+8      	; 0x8a0 <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
     898:	f7 01       	movw	r30, r14
     89a:	83 81       	ldd	r24, Z+3	; 0x03
     89c:	f8 01       	movw	r30, r16
	}
	adc_disable_clock(adc);
     89e:	86 83       	std	Z+6, r24	; 0x06
     8a0:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     8a2:	f2 dc       	rcall	.-1564   	; 0x288 <adc_disable_clock>

	cpu_irq_restore(flags);
}
     8a4:	af be       	out	0x3f, r10	; 63
     8a6:	0f 90       	pop	r0
     8a8:	df 91       	pop	r29
     8aa:	cf 91       	pop	r28
     8ac:	1f 91       	pop	r17
     8ae:	0f 91       	pop	r16
     8b0:	ff 90       	pop	r15
     8b2:	ef 90       	pop	r14
     8b4:	df 90       	pop	r13
     8b6:	cf 90       	pop	r12
     8b8:	bf 90       	pop	r11
     8ba:	af 90       	pop	r10
     8bc:	08 95       	ret

000008be <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
     8be:	af 92       	push	r10
     8c0:	bf 92       	push	r11
     8c2:	cf 92       	push	r12
     8c4:	df 92       	push	r13
     8c6:	ef 92       	push	r14
     8c8:	ff 92       	push	r15
     8ca:	0f 93       	push	r16
     8cc:	1f 93       	push	r17
     8ce:	cf 93       	push	r28
     8d0:	df 93       	push	r29
     8d2:	1f 92       	push	r1
     8d4:	cd b7       	in	r28, 0x3d	; 61
     8d6:	de b7       	in	r29, 0x3e	; 62
     8d8:	6c 01       	movw	r12, r24
     8da:	b6 2e       	mov	r11, r22
     8dc:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     8de:	86 2f       	mov	r24, r22
     8e0:	83 70       	andi	r24, 0x03	; 3
     8e2:	29 f4       	brne	.+10     	; 0x8ee <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     8e4:	96 2f       	mov	r25, r22
     8e6:	96 95       	lsr	r25
     8e8:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     8ea:	82 e0       	ldi	r24, 0x02	; 2
     8ec:	02 c0       	rjmp	.+4      	; 0x8f2 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     8ee:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     8f0:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     8f2:	90 ff       	sbrs	r25, 0
		index++;
     8f4:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     8f6:	86 01       	movw	r16, r12
     8f8:	00 5e       	subi	r16, 0xE0	; 224
     8fa:	1f 4f       	sbci	r17, 0xFF	; 255
     8fc:	98 e0       	ldi	r25, 0x08	; 8
     8fe:	89 9f       	mul	r24, r25
     900:	00 0d       	add	r16, r0
     902:	11 1d       	adc	r17, r1
     904:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     906:	8f b7       	in	r24, 0x3f	; 63
     908:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     90a:	f8 94       	cli
	return flags;
     90c:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
     90e:	c6 01       	movw	r24, r12
     910:	9c dc       	rcall	.-1736   	; 0x24a <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
     912:	f8 01       	movw	r30, r16
     914:	80 81       	ld	r24, Z
     916:	f7 01       	movw	r30, r14
     918:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
     91a:	f8 01       	movw	r30, r16
     91c:	82 81       	ldd	r24, Z+2	; 0x02
     91e:	f7 01       	movw	r30, r14
     920:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
     922:	f8 01       	movw	r30, r16
     924:	81 81       	ldd	r24, Z+1	; 0x01
     926:	f7 01       	movw	r30, r14
     928:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     92a:	b0 fe       	sbrs	r11, 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
     92e:	f8 01       	movw	r30, r16
     930:	86 81       	ldd	r24, Z+6	; 0x06
     932:	f7 01       	movw	r30, r14
	}
	adc_disable_clock(adc);
     934:	83 83       	std	Z+3, r24	; 0x03
     936:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     938:	a7 dc       	rcall	.-1714   	; 0x288 <adc_disable_clock>

	cpu_irq_restore(flags);
}
     93a:	af be       	out	0x3f, r10	; 63
     93c:	0f 90       	pop	r0
     93e:	df 91       	pop	r29
     940:	cf 91       	pop	r28
     942:	1f 91       	pop	r17
     944:	0f 91       	pop	r16
     946:	ff 90       	pop	r15
     948:	ef 90       	pop	r14
     94a:	df 90       	pop	r13
     94c:	cf 90       	pop	r12
     94e:	bf 90       	pop	r11
     950:	af 90       	pop	r10
     952:	08 95       	ret

00000954 <MQTTSerialize_connectLength>:

	rc = 1;
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	cf 93       	push	r28
     95e:	df 93       	push	r29
     960:	ec 01       	movw	r28, r24
     962:	8e 81       	ldd	r24, Y+6	; 0x06
     964:	83 30       	cpi	r24, 0x03	; 3
     966:	29 f0       	breq	.+10     	; 0x972 <MQTTSerialize_connectLength+0x1e>
     968:	84 30       	cpi	r24, 0x04	; 4
     96a:	31 f4       	brne	.+12     	; 0x978 <MQTTSerialize_connectLength+0x24>
     96c:	0a e0       	ldi	r16, 0x0A	; 10
     96e:	10 e0       	ldi	r17, 0x00	; 0
     970:	05 c0       	rjmp	.+10     	; 0x97c <MQTTSerialize_connectLength+0x28>
     972:	0c e0       	ldi	r16, 0x0C	; 12
     974:	10 e0       	ldi	r17, 0x00	; 0
     976:	02 c0       	rjmp	.+4      	; 0x97c <MQTTSerialize_connectLength+0x28>
     978:	00 e0       	ldi	r16, 0x00	; 0
     97a:	10 e0       	ldi	r17, 0x00	; 0
     97c:	4f 81       	ldd	r20, Y+7	; 0x07
     97e:	58 85       	ldd	r21, Y+8	; 0x08
     980:	69 85       	ldd	r22, Y+9	; 0x09
     982:	7a 85       	ldd	r23, Y+10	; 0x0a
     984:	8b 85       	ldd	r24, Y+11	; 0x0b
     986:	9c 85       	ldd	r25, Y+12	; 0x0c
     988:	fb d1       	rcall	.+1014   	; 0xd80 <MQTTstrlen>
     98a:	02 96       	adiw	r24, 0x02	; 2
     98c:	08 0f       	add	r16, r24
     98e:	19 1f       	adc	r17, r25
     990:	88 89       	ldd	r24, Y+16	; 0x10
     992:	88 23       	and	r24, r24
     994:	a1 f0       	breq	.+40     	; 0x9be <MQTTSerialize_connectLength+0x6a>
     996:	4f 89       	ldd	r20, Y+23	; 0x17
     998:	58 8d       	ldd	r21, Y+24	; 0x18
     99a:	69 8d       	ldd	r22, Y+25	; 0x19
     99c:	7a 8d       	ldd	r23, Y+26	; 0x1a
     99e:	8b 8d       	ldd	r24, Y+27	; 0x1b
     9a0:	9c 8d       	ldd	r25, Y+28	; 0x1c
     9a2:	ee d1       	rcall	.+988    	; 0xd80 <MQTTstrlen>
     9a4:	7c 01       	movw	r14, r24
     9a6:	4d 8d       	ldd	r20, Y+29	; 0x1d
     9a8:	5e 8d       	ldd	r21, Y+30	; 0x1e
     9aa:	6f 8d       	ldd	r22, Y+31	; 0x1f
     9ac:	78 a1       	ldd	r23, Y+32	; 0x20
     9ae:	89 a1       	ldd	r24, Y+33	; 0x21
     9b0:	9a a1       	ldd	r25, Y+34	; 0x22
     9b2:	e6 d1       	rcall	.+972    	; 0xd80 <MQTTstrlen>
     9b4:	8e 0d       	add	r24, r14
     9b6:	9f 1d       	adc	r25, r15
     9b8:	04 96       	adiw	r24, 0x04	; 4
     9ba:	08 0f       	add	r16, r24
     9bc:	19 1f       	adc	r17, r25
     9be:	8d a1       	ldd	r24, Y+37	; 0x25
     9c0:	9e a1       	ldd	r25, Y+38	; 0x26
     9c2:	89 2b       	or	r24, r25
     9c4:	21 f4       	brne	.+8      	; 0x9ce <MQTTSerialize_connectLength+0x7a>
     9c6:	89 a5       	ldd	r24, Y+41	; 0x29
     9c8:	9a a5       	ldd	r25, Y+42	; 0x2a
     9ca:	89 2b       	or	r24, r25
     9cc:	51 f0       	breq	.+20     	; 0x9e2 <MQTTSerialize_connectLength+0x8e>
     9ce:	4d a1       	ldd	r20, Y+37	; 0x25
     9d0:	5e a1       	ldd	r21, Y+38	; 0x26
     9d2:	6f a1       	ldd	r22, Y+39	; 0x27
     9d4:	78 a5       	ldd	r23, Y+40	; 0x28
     9d6:	89 a5       	ldd	r24, Y+41	; 0x29
     9d8:	9a a5       	ldd	r25, Y+42	; 0x2a
     9da:	d2 d1       	rcall	.+932    	; 0xd80 <MQTTstrlen>
     9dc:	02 96       	adiw	r24, 0x02	; 2
     9de:	08 0f       	add	r16, r24
     9e0:	19 1f       	adc	r17, r25
     9e2:	8b a5       	ldd	r24, Y+43	; 0x2b
     9e4:	9c a5       	ldd	r25, Y+44	; 0x2c
     9e6:	89 2b       	or	r24, r25
     9e8:	21 f4       	brne	.+8      	; 0x9f2 <MQTTSerialize_connectLength+0x9e>
     9ea:	8f a5       	ldd	r24, Y+47	; 0x2f
     9ec:	98 a9       	ldd	r25, Y+48	; 0x30
     9ee:	89 2b       	or	r24, r25
     9f0:	51 f0       	breq	.+20     	; 0xa06 <MQTTSerialize_connectLength+0xb2>
     9f2:	4b a5       	ldd	r20, Y+43	; 0x2b
     9f4:	5c a5       	ldd	r21, Y+44	; 0x2c
     9f6:	6d a5       	ldd	r22, Y+45	; 0x2d
     9f8:	7e a5       	ldd	r23, Y+46	; 0x2e
     9fa:	8f a5       	ldd	r24, Y+47	; 0x2f
     9fc:	98 a9       	ldd	r25, Y+48	; 0x30
     9fe:	c0 d1       	rcall	.+896    	; 0xd80 <MQTTstrlen>
     a00:	02 96       	adiw	r24, 0x02	; 2
     a02:	08 0f       	add	r16, r24
     a04:	19 1f       	adc	r17, r25
     a06:	c8 01       	movw	r24, r16
     a08:	df 91       	pop	r29
     a0a:	cf 91       	pop	r28
     a0c:	1f 91       	pop	r17
     a0e:	0f 91       	pop	r16
     a10:	ff 90       	pop	r15
     a12:	ef 90       	pop	r14
     a14:	08 95       	ret

00000a16 <MQTTSerialize_connect>:
     a16:	af 92       	push	r10
     a18:	bf 92       	push	r11
     a1a:	cf 92       	push	r12
     a1c:	df 92       	push	r13
     a1e:	ef 92       	push	r14
     a20:	ff 92       	push	r15
     a22:	0f 93       	push	r16
     a24:	1f 93       	push	r17
     a26:	cf 93       	push	r28
     a28:	df 93       	push	r29
     a2a:	1f 92       	push	r1
     a2c:	1f 92       	push	r1
     a2e:	cd b7       	in	r28, 0x3d	; 61
     a30:	de b7       	in	r29, 0x3e	; 62
     a32:	6c 01       	movw	r12, r24
     a34:	5b 01       	movw	r10, r22
     a36:	8a 01       	movw	r16, r20
     a38:	89 83       	std	Y+1, r24	; 0x01
     a3a:	9a 83       	std	Y+2, r25	; 0x02
     a3c:	ca 01       	movw	r24, r20
     a3e:	8a df       	rcall	.-236    	; 0x954 <MQTTSerialize_connectLength>
     a40:	7c 01       	movw	r14, r24
     a42:	04 d1       	rcall	.+520    	; 0xc4c <MQTTPacket_len>
     a44:	a8 16       	cp	r10, r24
     a46:	b9 06       	cpc	r11, r25
     a48:	0c f4       	brge	.+2      	; 0xa4c <MQTTSerialize_connect+0x36>
     a4a:	9f c0       	rjmp	.+318    	; 0xb8a <MQTTSerialize_connect+0x174>
     a4c:	60 e1       	ldi	r22, 0x10	; 16
     a4e:	ce 01       	movw	r24, r28
     a50:	01 96       	adiw	r24, 0x01	; 1
     a52:	0b d1       	rcall	.+534    	; 0xc6a <writeChar>
     a54:	b7 01       	movw	r22, r14
     a56:	89 81       	ldd	r24, Y+1	; 0x01
     a58:	9a 81       	ldd	r25, Y+2	; 0x02
     a5a:	d2 d0       	rcall	.+420    	; 0xc00 <MQTTPacket_encode>
     a5c:	29 81       	ldd	r18, Y+1	; 0x01
     a5e:	3a 81       	ldd	r19, Y+2	; 0x02
     a60:	82 0f       	add	r24, r18
     a62:	93 1f       	adc	r25, r19
     a64:	89 83       	std	Y+1, r24	; 0x01
     a66:	9a 83       	std	Y+2, r25	; 0x02
     a68:	f8 01       	movw	r30, r16
     a6a:	86 81       	ldd	r24, Z+6	; 0x06
     a6c:	84 30       	cpi	r24, 0x04	; 4
     a6e:	51 f4       	brne	.+20     	; 0xa84 <MQTTSerialize_connect+0x6e>
     a70:	69 e3       	ldi	r22, 0x39	; 57
     a72:	70 e2       	ldi	r23, 0x20	; 32
     a74:	ce 01       	movw	r24, r28
     a76:	01 96       	adiw	r24, 0x01	; 1
     a78:	21 d1       	rcall	.+578    	; 0xcbc <writeCString>
     a7a:	64 e0       	ldi	r22, 0x04	; 4
     a7c:	ce 01       	movw	r24, r28
     a7e:	01 96       	adiw	r24, 0x01	; 1
     a80:	f4 d0       	rcall	.+488    	; 0xc6a <writeChar>
     a82:	09 c0       	rjmp	.+18     	; 0xa96 <MQTTSerialize_connect+0x80>
     a84:	6e e3       	ldi	r22, 0x3E	; 62
     a86:	70 e2       	ldi	r23, 0x20	; 32
     a88:	ce 01       	movw	r24, r28
     a8a:	01 96       	adiw	r24, 0x01	; 1
     a8c:	17 d1       	rcall	.+558    	; 0xcbc <writeCString>
     a8e:	63 e0       	ldi	r22, 0x03	; 3
     a90:	ce 01       	movw	r24, r28
     a92:	01 96       	adiw	r24, 0x01	; 1
     a94:	ea d0       	rcall	.+468    	; 0xc6a <writeChar>
     a96:	f1 2c       	mov	r15, r1
     a98:	f8 01       	movw	r30, r16
     a9a:	87 85       	ldd	r24, Z+15	; 0x0f
     a9c:	80 fb       	bst	r24, 0
     a9e:	f1 f8       	bld	r15, 1
     aa0:	81 e0       	ldi	r24, 0x01	; 1
     aa2:	90 89       	ldd	r25, Z+16	; 0x10
     aa4:	91 11       	cpse	r25, r1
     aa6:	01 c0       	rjmp	.+2      	; 0xaaa <MQTTSerialize_connect+0x94>
     aa8:	80 e0       	ldi	r24, 0x00	; 0
     aaa:	80 fb       	bst	r24, 0
     aac:	f2 f8       	bld	r15, 2
     aae:	f2 fe       	sbrs	r15, 2
     ab0:	0d c0       	rjmp	.+26     	; 0xacc <MQTTSerialize_connect+0xb6>
     ab2:	f8 01       	movw	r30, r16
     ab4:	84 a1       	ldd	r24, Z+36	; 0x24
     ab6:	83 70       	andi	r24, 0x03	; 3
     ab8:	88 0f       	add	r24, r24
     aba:	88 0f       	add	r24, r24
     abc:	88 0f       	add	r24, r24
     abe:	9f 2d       	mov	r25, r15
     ac0:	97 7e       	andi	r25, 0xE7	; 231
     ac2:	f9 2e       	mov	r15, r25
     ac4:	f8 2a       	or	r15, r24
     ac6:	83 a1       	ldd	r24, Z+35	; 0x23
     ac8:	80 fb       	bst	r24, 0
     aca:	f5 f8       	bld	r15, 5
     acc:	f8 01       	movw	r30, r16
     ace:	85 a1       	ldd	r24, Z+37	; 0x25
     ad0:	96 a1       	ldd	r25, Z+38	; 0x26
     ad2:	89 2b       	or	r24, r25
     ad4:	21 f4       	brne	.+8      	; 0xade <MQTTSerialize_connect+0xc8>
     ad6:	81 a5       	ldd	r24, Z+41	; 0x29
     ad8:	92 a5       	ldd	r25, Z+42	; 0x2a
     ada:	89 2b       	or	r24, r25
     adc:	11 f0       	breq	.+4      	; 0xae2 <MQTTSerialize_connect+0xcc>
     ade:	68 94       	set
     ae0:	f7 f8       	bld	r15, 7
     ae2:	f8 01       	movw	r30, r16
     ae4:	83 a5       	ldd	r24, Z+43	; 0x2b
     ae6:	94 a5       	ldd	r25, Z+44	; 0x2c
     ae8:	89 2b       	or	r24, r25
     aea:	21 f4       	brne	.+8      	; 0xaf4 <MQTTSerialize_connect+0xde>
     aec:	87 a5       	ldd	r24, Z+47	; 0x2f
     aee:	90 a9       	ldd	r25, Z+48	; 0x30
     af0:	89 2b       	or	r24, r25
     af2:	11 f0       	breq	.+4      	; 0xaf8 <MQTTSerialize_connect+0xe2>
     af4:	68 94       	set
     af6:	f6 f8       	bld	r15, 6
     af8:	6f 2d       	mov	r22, r15
     afa:	ce 01       	movw	r24, r28
     afc:	01 96       	adiw	r24, 0x01	; 1
     afe:	b5 d0       	rcall	.+362    	; 0xc6a <writeChar>
     b00:	f8 01       	movw	r30, r16
     b02:	65 85       	ldd	r22, Z+13	; 0x0d
     b04:	76 85       	ldd	r23, Z+14	; 0x0e
     b06:	ce 01       	movw	r24, r28
     b08:	01 96       	adiw	r24, 0x01	; 1
     b0a:	b9 d0       	rcall	.+370    	; 0xc7e <writeInt>
     b0c:	f8 01       	movw	r30, r16
     b0e:	27 81       	ldd	r18, Z+7	; 0x07
     b10:	30 85       	ldd	r19, Z+8	; 0x08
     b12:	41 85       	ldd	r20, Z+9	; 0x09
     b14:	52 85       	ldd	r21, Z+10	; 0x0a
     b16:	63 85       	ldd	r22, Z+11	; 0x0b
     b18:	74 85       	ldd	r23, Z+12	; 0x0c
     b1a:	ce 01       	movw	r24, r28
     b1c:	01 96       	adiw	r24, 0x01	; 1
     b1e:	f4 d0       	rcall	.+488    	; 0xd08 <writeMQTTString>
     b20:	f8 01       	movw	r30, r16
     b22:	80 89       	ldd	r24, Z+16	; 0x10
     b24:	88 23       	and	r24, r24
     b26:	99 f0       	breq	.+38     	; 0xb4e <MQTTSerialize_connect+0x138>
     b28:	27 89       	ldd	r18, Z+23	; 0x17
     b2a:	30 8d       	ldd	r19, Z+24	; 0x18
     b2c:	41 8d       	ldd	r20, Z+25	; 0x19
     b2e:	52 8d       	ldd	r21, Z+26	; 0x1a
     b30:	63 8d       	ldd	r22, Z+27	; 0x1b
     b32:	74 8d       	ldd	r23, Z+28	; 0x1c
     b34:	ce 01       	movw	r24, r28
     b36:	01 96       	adiw	r24, 0x01	; 1
     b38:	e7 d0       	rcall	.+462    	; 0xd08 <writeMQTTString>
     b3a:	f8 01       	movw	r30, r16
     b3c:	25 8d       	ldd	r18, Z+29	; 0x1d
     b3e:	36 8d       	ldd	r19, Z+30	; 0x1e
     b40:	47 8d       	ldd	r20, Z+31	; 0x1f
     b42:	50 a1       	ldd	r21, Z+32	; 0x20
     b44:	61 a1       	ldd	r22, Z+33	; 0x21
     b46:	72 a1       	ldd	r23, Z+34	; 0x22
     b48:	ce 01       	movw	r24, r28
     b4a:	01 96       	adiw	r24, 0x01	; 1
     b4c:	dd d0       	rcall	.+442    	; 0xd08 <writeMQTTString>
     b4e:	ef 2c       	mov	r14, r15
     b50:	ff 20       	and	r15, r15
     b52:	54 f4       	brge	.+20     	; 0xb68 <MQTTSerialize_connect+0x152>
     b54:	f8 01       	movw	r30, r16
     b56:	25 a1       	ldd	r18, Z+37	; 0x25
     b58:	36 a1       	ldd	r19, Z+38	; 0x26
     b5a:	47 a1       	ldd	r20, Z+39	; 0x27
     b5c:	50 a5       	ldd	r21, Z+40	; 0x28
     b5e:	61 a5       	ldd	r22, Z+41	; 0x29
     b60:	72 a5       	ldd	r23, Z+42	; 0x2a
     b62:	ce 01       	movw	r24, r28
     b64:	01 96       	adiw	r24, 0x01	; 1
     b66:	d0 d0       	rcall	.+416    	; 0xd08 <writeMQTTString>
     b68:	e6 fe       	sbrs	r14, 6
     b6a:	0a c0       	rjmp	.+20     	; 0xb80 <MQTTSerialize_connect+0x16a>
     b6c:	f8 01       	movw	r30, r16
     b6e:	23 a5       	ldd	r18, Z+43	; 0x2b
     b70:	34 a5       	ldd	r19, Z+44	; 0x2c
     b72:	45 a5       	ldd	r20, Z+45	; 0x2d
     b74:	56 a5       	ldd	r21, Z+46	; 0x2e
     b76:	67 a5       	ldd	r22, Z+47	; 0x2f
     b78:	70 a9       	ldd	r23, Z+48	; 0x30
     b7a:	ce 01       	movw	r24, r28
     b7c:	01 96       	adiw	r24, 0x01	; 1
     b7e:	c4 d0       	rcall	.+392    	; 0xd08 <writeMQTTString>
     b80:	89 81       	ldd	r24, Y+1	; 0x01
     b82:	9a 81       	ldd	r25, Y+2	; 0x02
     b84:	8c 19       	sub	r24, r12
     b86:	9d 09       	sbc	r25, r13
     b88:	02 c0       	rjmp	.+4      	; 0xb8e <MQTTSerialize_connect+0x178>
     b8a:	8e ef       	ldi	r24, 0xFE	; 254
     b8c:	9f ef       	ldi	r25, 0xFF	; 255
     b8e:	0f 90       	pop	r0
     b90:	0f 90       	pop	r0
     b92:	df 91       	pop	r29
     b94:	cf 91       	pop	r28
     b96:	1f 91       	pop	r17
     b98:	0f 91       	pop	r16
     b9a:	ff 90       	pop	r15
     b9c:	ef 90       	pop	r14
     b9e:	df 90       	pop	r13
     ba0:	cf 90       	pop	r12
     ba2:	bf 90       	pop	r11
     ba4:	af 90       	pop	r10
     ba6:	08 95       	ret

00000ba8 <MQTTSerialize_zero>:
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @param packettype the message type
  * @return serialized length, or error if 0
  */
int MQTTSerialize_zero(unsigned char* buf, int buflen, unsigned char packettype)
{
     ba8:	0f 93       	push	r16
     baa:	1f 93       	push	r17
     bac:	cf 93       	push	r28
     bae:	df 93       	push	r29
     bb0:	1f 92       	push	r1
     bb2:	1f 92       	push	r1
     bb4:	cd b7       	in	r28, 0x3d	; 61
     bb6:	de b7       	in	r29, 0x3e	; 62
	MQTTHeader header = {0};
	int rc = -1;
	unsigned char *ptr = buf;
     bb8:	89 83       	std	Y+1, r24	; 0x01
     bba:	9a 83       	std	Y+2, r25	; 0x02

	FUNC_ENTRY;
	if (buflen < 2)
     bbc:	62 30       	cpi	r22, 0x02	; 2
     bbe:	71 05       	cpc	r23, r1
     bc0:	9c f0       	brlt	.+38     	; 0xbe8 <MQTTSerialize_zero+0x40>
     bc2:	8c 01       	movw	r16, r24
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
		goto exit;
	}
	header.byte = 0;
	header.bits.type = packettype;
     bc4:	64 2f       	mov	r22, r20
     bc6:	62 95       	swap	r22
     bc8:	60 7f       	andi	r22, 0xF0	; 240
	writeChar(&ptr, header.byte); /* write header */
     bca:	ce 01       	movw	r24, r28
     bcc:	01 96       	adiw	r24, 0x01	; 1
     bce:	4d d0       	rcall	.+154    	; 0xc6a <writeChar>

	ptr += MQTTPacket_encode(ptr, 0); /* write remaining length */
     bd0:	60 e0       	ldi	r22, 0x00	; 0
     bd2:	70 e0       	ldi	r23, 0x00	; 0
     bd4:	89 81       	ldd	r24, Y+1	; 0x01
     bd6:	9a 81       	ldd	r25, Y+2	; 0x02
     bd8:	13 d0       	rcall	.+38     	; 0xc00 <MQTTPacket_encode>
	rc = ptr - buf;
     bda:	29 81       	ldd	r18, Y+1	; 0x01
     bdc:	3a 81       	ldd	r19, Y+2	; 0x02
     bde:	82 0f       	add	r24, r18
     be0:	93 1f       	adc	r25, r19
     be2:	80 1b       	sub	r24, r16
     be4:	91 0b       	sbc	r25, r17
     be6:	02 c0       	rjmp	.+4      	; 0xbec <MQTTSerialize_zero+0x44>
	unsigned char *ptr = buf;

	FUNC_ENTRY;
	if (buflen < 2)
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
     be8:	8e ef       	ldi	r24, 0xFE	; 254
     bea:	9f ef       	ldi	r25, 0xFF	; 255
	ptr += MQTTPacket_encode(ptr, 0); /* write remaining length */
	rc = ptr - buf;
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
     bec:	0f 90       	pop	r0
     bee:	0f 90       	pop	r0
     bf0:	df 91       	pop	r29
     bf2:	cf 91       	pop	r28
     bf4:	1f 91       	pop	r17
     bf6:	0f 91       	pop	r16
     bf8:	08 95       	ret

00000bfa <MQTTSerialize_disconnect>:
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @return serialized length, or error if 0
  */
int MQTTSerialize_disconnect(unsigned char* buf, int buflen)
{
	return MQTTSerialize_zero(buf, buflen, DISCONNECT);
     bfa:	4e e0       	ldi	r20, 0x0E	; 14
     bfc:	d5 cf       	rjmp	.-86     	; 0xba8 <MQTTSerialize_zero>
}
     bfe:	08 95       	ret

00000c00 <MQTTPacket_encode>:
		}
	}
	mqttstring->cstring = NULL;
	FUNC_EXIT_RC(rc);
	return rc;
}
     c00:	dc 01       	movw	r26, r24
     c02:	e0 e0       	ldi	r30, 0x00	; 0
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	9b 01       	movw	r18, r22
     c08:	2f 77       	andi	r18, 0x7F	; 127
     c0a:	30 78       	andi	r19, 0x80	; 128
     c0c:	33 23       	and	r19, r19
     c0e:	34 f4       	brge	.+12     	; 0xc1c <MQTTPacket_encode+0x1c>
     c10:	21 50       	subi	r18, 0x01	; 1
     c12:	31 09       	sbc	r19, r1
     c14:	20 68       	ori	r18, 0x80	; 128
     c16:	3f 6f       	ori	r19, 0xFF	; 255
     c18:	2f 5f       	subi	r18, 0xFF	; 255
     c1a:	3f 4f       	sbci	r19, 0xFF	; 255
     c1c:	ab 01       	movw	r20, r22
     c1e:	77 23       	and	r23, r23
     c20:	14 f4       	brge	.+4      	; 0xc26 <MQTTPacket_encode+0x26>
     c22:	41 58       	subi	r20, 0x81	; 129
     c24:	5f 4f       	sbci	r21, 0xFF	; 255
     c26:	ba 01       	movw	r22, r20
     c28:	66 0f       	add	r22, r22
     c2a:	67 2f       	mov	r22, r23
     c2c:	66 1f       	adc	r22, r22
     c2e:	77 0b       	sbc	r23, r23
     c30:	16 16       	cp	r1, r22
     c32:	17 06       	cpc	r1, r23
     c34:	24 f4       	brge	.+8      	; 0xc3e <MQTTPacket_encode+0x3e>
     c36:	31 96       	adiw	r30, 0x01	; 1
     c38:	20 68       	ori	r18, 0x80	; 128
     c3a:	2d 93       	st	X+, r18
     c3c:	e4 cf       	rjmp	.-56     	; 0xc06 <MQTTPacket_encode+0x6>
     c3e:	dc 01       	movw	r26, r24
     c40:	ae 0f       	add	r26, r30
     c42:	bf 1f       	adc	r27, r31
     c44:	2c 93       	st	X, r18
     c46:	cf 01       	movw	r24, r30
     c48:	01 96       	adiw	r24, 0x01	; 1
     c4a:	08 95       	ret

00000c4c <MQTTPacket_len>:
     c4c:	9c 01       	movw	r18, r24
     c4e:	2f 5f       	subi	r18, 0xFF	; 255
     c50:	3f 4f       	sbci	r19, 0xFF	; 255
     c52:	20 38       	cpi	r18, 0x80	; 128
     c54:	31 05       	cpc	r19, r1
     c56:	14 f4       	brge	.+4      	; 0xc5c <MQTTPacket_len+0x10>
     c58:	02 96       	adiw	r24, 0x02	; 2
     c5a:	08 95       	ret
     c5c:	21 15       	cp	r18, r1
     c5e:	30 44       	sbci	r19, 0x40	; 64
     c60:	14 f4       	brge	.+4      	; 0xc66 <MQTTPacket_len+0x1a>
     c62:	03 96       	adiw	r24, 0x03	; 3
     c64:	08 95       	ret
     c66:	04 96       	adiw	r24, 0x04	; 4
     c68:	08 95       	ret

00000c6a <writeChar>:
     c6a:	fc 01       	movw	r30, r24
     c6c:	a0 81       	ld	r26, Z
     c6e:	b1 81       	ldd	r27, Z+1	; 0x01
     c70:	6c 93       	st	X, r22
     c72:	80 81       	ld	r24, Z
     c74:	91 81       	ldd	r25, Z+1	; 0x01
     c76:	01 96       	adiw	r24, 0x01	; 1
     c78:	80 83       	st	Z, r24
     c7a:	91 83       	std	Z+1, r25	; 0x01
     c7c:	08 95       	ret

00000c7e <writeInt>:
     c7e:	fc 01       	movw	r30, r24
     c80:	a0 81       	ld	r26, Z
     c82:	b1 81       	ldd	r27, Z+1	; 0x01
     c84:	cb 01       	movw	r24, r22
     c86:	77 23       	and	r23, r23
     c88:	14 f4       	brge	.+4      	; 0xc8e <writeInt+0x10>
     c8a:	81 50       	subi	r24, 0x01	; 1
     c8c:	9f 4f       	sbci	r25, 0xFF	; 255
     c8e:	9c 93       	st	X, r25
     c90:	a0 81       	ld	r26, Z
     c92:	b1 81       	ldd	r27, Z+1	; 0x01
     c94:	cd 01       	movw	r24, r26
     c96:	01 96       	adiw	r24, 0x01	; 1
     c98:	80 83       	st	Z, r24
     c9a:	91 83       	std	Z+1, r25	; 0x01
     c9c:	70 78       	andi	r23, 0x80	; 128
     c9e:	77 23       	and	r23, r23
     ca0:	2c f4       	brge	.+10     	; 0xcac <writeInt+0x2e>
     ca2:	61 50       	subi	r22, 0x01	; 1
     ca4:	71 09       	sbc	r23, r1
     ca6:	7f 6f       	ori	r23, 0xFF	; 255
     ca8:	6f 5f       	subi	r22, 0xFF	; 255
     caa:	7f 4f       	sbci	r23, 0xFF	; 255
     cac:	11 96       	adiw	r26, 0x01	; 1
     cae:	6c 93       	st	X, r22
     cb0:	80 81       	ld	r24, Z
     cb2:	91 81       	ldd	r25, Z+1	; 0x01
     cb4:	01 96       	adiw	r24, 0x01	; 1
     cb6:	80 83       	st	Z, r24
     cb8:	91 83       	std	Z+1, r25	; 0x01
     cba:	08 95       	ret

00000cbc <writeCString>:
     cbc:	ef 92       	push	r14
     cbe:	ff 92       	push	r15
     cc0:	0f 93       	push	r16
     cc2:	1f 93       	push	r17
     cc4:	cf 93       	push	r28
     cc6:	df 93       	push	r29
     cc8:	8c 01       	movw	r16, r24
     cca:	7b 01       	movw	r14, r22
     ccc:	eb 01       	movw	r28, r22
     cce:	09 90       	ld	r0, Y+
     cd0:	00 20       	and	r0, r0
     cd2:	e9 f7       	brne	.-6      	; 0xcce <writeCString+0x12>
     cd4:	21 97       	sbiw	r28, 0x01	; 1
     cd6:	c6 1b       	sub	r28, r22
     cd8:	d7 0b       	sbc	r29, r23
     cda:	be 01       	movw	r22, r28
     cdc:	d0 df       	rcall	.-96     	; 0xc7e <writeInt>
     cde:	ae 01       	movw	r20, r28
     ce0:	b7 01       	movw	r22, r14
     ce2:	f8 01       	movw	r30, r16
     ce4:	80 81       	ld	r24, Z
     ce6:	91 81       	ldd	r25, Z+1	; 0x01
     ce8:	0e 94 68 12 	call	0x24d0	; 0x24d0 <memcpy>
     cec:	f8 01       	movw	r30, r16
     cee:	80 81       	ld	r24, Z
     cf0:	91 81       	ldd	r25, Z+1	; 0x01
     cf2:	c8 0f       	add	r28, r24
     cf4:	d9 1f       	adc	r29, r25
     cf6:	c0 83       	st	Z, r28
     cf8:	d1 83       	std	Z+1, r29	; 0x01
     cfa:	df 91       	pop	r29
     cfc:	cf 91       	pop	r28
     cfe:	1f 91       	pop	r17
     d00:	0f 91       	pop	r16
     d02:	ff 90       	pop	r15
     d04:	ef 90       	pop	r14
     d06:	08 95       	ret

00000d08 <writeMQTTString>:
     d08:	ef 92       	push	r14
     d0a:	ff 92       	push	r15
     d0c:	0f 93       	push	r16
     d0e:	1f 93       	push	r17
     d10:	cf 93       	push	r28
     d12:	df 93       	push	r29
     d14:	00 d0       	rcall	.+0      	; 0xd16 <writeMQTTString+0xe>
     d16:	00 d0       	rcall	.+0      	; 0xd18 <writeMQTTString+0x10>
     d18:	cd b7       	in	r28, 0x3d	; 61
     d1a:	de b7       	in	r29, 0x3e	; 62
     d1c:	7c 01       	movw	r14, r24
     d1e:	29 83       	std	Y+1, r18	; 0x01
     d20:	3a 83       	std	Y+2, r19	; 0x02
     d22:	4b 83       	std	Y+3, r20	; 0x03
     d24:	5c 83       	std	Y+4, r21	; 0x04
     d26:	6d 83       	std	Y+5, r22	; 0x05
     d28:	7e 83       	std	Y+6, r23	; 0x06
     d2a:	0b 81       	ldd	r16, Y+3	; 0x03
     d2c:	1c 81       	ldd	r17, Y+4	; 0x04
     d2e:	10 16       	cp	r1, r16
     d30:	11 06       	cpc	r1, r17
     d32:	94 f4       	brge	.+36     	; 0xd58 <writeMQTTString+0x50>
     d34:	b8 01       	movw	r22, r16
     d36:	a3 df       	rcall	.-186    	; 0xc7e <writeInt>
     d38:	6d 81       	ldd	r22, Y+5	; 0x05
     d3a:	7e 81       	ldd	r23, Y+6	; 0x06
     d3c:	a8 01       	movw	r20, r16
     d3e:	f7 01       	movw	r30, r14
     d40:	80 81       	ld	r24, Z
     d42:	91 81       	ldd	r25, Z+1	; 0x01
     d44:	0e 94 68 12 	call	0x24d0	; 0x24d0 <memcpy>
     d48:	f7 01       	movw	r30, r14
     d4a:	80 81       	ld	r24, Z
     d4c:	91 81       	ldd	r25, Z+1	; 0x01
     d4e:	08 0f       	add	r16, r24
     d50:	19 1f       	adc	r17, r25
     d52:	00 83       	st	Z, r16
     d54:	11 83       	std	Z+1, r17	; 0x01
     d56:	0a c0       	rjmp	.+20     	; 0xd6c <writeMQTTString+0x64>
     d58:	69 81       	ldd	r22, Y+1	; 0x01
     d5a:	7a 81       	ldd	r23, Y+2	; 0x02
     d5c:	61 15       	cp	r22, r1
     d5e:	71 05       	cpc	r23, r1
     d60:	11 f0       	breq	.+4      	; 0xd66 <writeMQTTString+0x5e>
     d62:	ac df       	rcall	.-168    	; 0xcbc <writeCString>
     d64:	03 c0       	rjmp	.+6      	; 0xd6c <writeMQTTString+0x64>
     d66:	60 e0       	ldi	r22, 0x00	; 0
     d68:	70 e0       	ldi	r23, 0x00	; 0
     d6a:	89 df       	rcall	.-238    	; 0xc7e <writeInt>
     d6c:	26 96       	adiw	r28, 0x06	; 6
     d6e:	cd bf       	out	0x3d, r28	; 61
     d70:	de bf       	out	0x3e, r29	; 62
     d72:	df 91       	pop	r29
     d74:	cf 91       	pop	r28
     d76:	1f 91       	pop	r17
     d78:	0f 91       	pop	r16
     d7a:	ff 90       	pop	r15
     d7c:	ef 90       	pop	r14
     d7e:	08 95       	ret

00000d80 <MQTTstrlen>:
 * Return the length of the MQTTstring - C string if there is one, otherwise the length delimited string
 * @param mqttstring the string to return the length of
 * @return the length of the string
 */
int MQTTstrlen(MQTTString mqttstring)
{
     d80:	cf 93       	push	r28
     d82:	df 93       	push	r29
     d84:	00 d0       	rcall	.+0      	; 0xd86 <MQTTstrlen+0x6>
     d86:	00 d0       	rcall	.+0      	; 0xd88 <MQTTstrlen+0x8>
     d88:	cd b7       	in	r28, 0x3d	; 61
     d8a:	de b7       	in	r29, 0x3e	; 62
     d8c:	49 83       	std	Y+1, r20	; 0x01
     d8e:	5a 83       	std	Y+2, r21	; 0x02
     d90:	6b 83       	std	Y+3, r22	; 0x03
     d92:	7c 83       	std	Y+4, r23	; 0x04
     d94:	8d 83       	std	Y+5, r24	; 0x05
     d96:	9e 83       	std	Y+6, r25	; 0x06
     d98:	a9 81       	ldd	r26, Y+1	; 0x01
     d9a:	ba 81       	ldd	r27, Y+2	; 0x02
	int rc = 0;

	if (mqttstring.cstring)
     d9c:	10 97       	sbiw	r26, 0x00	; 0
     d9e:	49 f0       	breq	.+18     	; 0xdb2 <MQTTstrlen+0x32>
		rc = strlen(mqttstring.cstring);
     da0:	fd 01       	movw	r30, r26
     da2:	01 90       	ld	r0, Z+
     da4:	00 20       	and	r0, r0
     da6:	e9 f7       	brne	.-6      	; 0xda2 <MQTTstrlen+0x22>
     da8:	31 97       	sbiw	r30, 0x01	; 1
     daa:	cf 01       	movw	r24, r30
     dac:	8a 1b       	sub	r24, r26
     dae:	9b 0b       	sbc	r25, r27
     db0:	02 c0       	rjmp	.+4      	; 0xdb6 <MQTTstrlen+0x36>
	else
		rc = mqttstring.lenstring.len;
     db2:	8b 81       	ldd	r24, Y+3	; 0x03
     db4:	9c 81       	ldd	r25, Y+4	; 0x04
	return rc;
}
     db6:	26 96       	adiw	r28, 0x06	; 6
     db8:	cd bf       	out	0x3d, r28	; 61
     dba:	de bf       	out	0x3e, r29	; 62
     dbc:	df 91       	pop	r29
     dbe:	cf 91       	pop	r28
     dc0:	08 95       	ret

00000dc2 <MQTTSerialize_publishLength>:
  * @param topicName the topic name to be used in the publish  
  * @param payloadlen the length of the payload to be sent
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_publishLength(int qos, MQTTString topicName, int payloadlen)
{
     dc2:	ef 92       	push	r14
     dc4:	ff 92       	push	r15
     dc6:	0f 93       	push	r16
     dc8:	1f 93       	push	r17
     dca:	cf 93       	push	r28
     dcc:	df 93       	push	r29
     dce:	00 d0       	rcall	.+0      	; 0xdd0 <MQTTSerialize_publishLength+0xe>
     dd0:	00 d0       	rcall	.+0      	; 0xdd2 <MQTTSerialize_publishLength+0x10>
     dd2:	cd b7       	in	r28, 0x3d	; 61
     dd4:	de b7       	in	r29, 0x3e	; 62
     dd6:	7c 01       	movw	r14, r24
     dd8:	f4 2f       	mov	r31, r20
     dda:	e5 2f       	mov	r30, r21
     ddc:	86 2f       	mov	r24, r22
     dde:	97 2f       	mov	r25, r23
	int len = 0;

	len += 2 + MQTTstrlen(topicName) + payloadlen;
     de0:	42 2f       	mov	r20, r18
     de2:	53 2f       	mov	r21, r19
     de4:	6f 2f       	mov	r22, r31
     de6:	7e 2f       	mov	r23, r30
     de8:	cb df       	rcall	.-106    	; 0xd80 <MQTTstrlen>
     dea:	02 96       	adiw	r24, 0x02	; 2
     dec:	80 0f       	add	r24, r16
     dee:	91 1f       	adc	r25, r17
	if (qos > 0)
     df0:	1e 14       	cp	r1, r14
     df2:	1f 04       	cpc	r1, r15
     df4:	0c f4       	brge	.+2      	; 0xdf8 <MQTTSerialize_publishLength+0x36>
		len += 2; /* packetid */
     df6:	02 96       	adiw	r24, 0x02	; 2
	return len;
}
     df8:	26 96       	adiw	r28, 0x06	; 6
     dfa:	cd bf       	out	0x3d, r28	; 61
     dfc:	de bf       	out	0x3e, r29	; 62
     dfe:	df 91       	pop	r29
     e00:	cf 91       	pop	r28
     e02:	1f 91       	pop	r17
     e04:	0f 91       	pop	r16
     e06:	ff 90       	pop	r15
     e08:	ef 90       	pop	r14
     e0a:	08 95       	ret

00000e0c <MQTTSerialize_publish>:
  * @param payloadlen integer - the length of the MQTT payload
  * @return the length of the serialized data.  <= 0 indicates error
  */
int MQTTSerialize_publish(unsigned char* buf, int buflen, unsigned char dup, int qos, unsigned char retained, unsigned short packetid,
		MQTTString topicName, unsigned char* payload, int payloadlen)
{
     e0c:	2f 92       	push	r2
     e0e:	3f 92       	push	r3
     e10:	4f 92       	push	r4
     e12:	5f 92       	push	r5
     e14:	6f 92       	push	r6
     e16:	7f 92       	push	r7
     e18:	8f 92       	push	r8
     e1a:	9f 92       	push	r9
     e1c:	af 92       	push	r10
     e1e:	bf 92       	push	r11
     e20:	cf 92       	push	r12
     e22:	df 92       	push	r13
     e24:	ef 92       	push	r14
     e26:	ff 92       	push	r15
     e28:	0f 93       	push	r16
     e2a:	1f 93       	push	r17
     e2c:	cf 93       	push	r28
     e2e:	df 93       	push	r29
     e30:	cd b7       	in	r28, 0x3d	; 61
     e32:	de b7       	in	r29, 0x3e	; 62
     e34:	2a 97       	sbiw	r28, 0x0a	; 10
     e36:	cd bf       	out	0x3d, r28	; 61
     e38:	de bf       	out	0x3e, r29	; 62
     e3a:	2c 01       	movw	r4, r24
     e3c:	1b 01       	movw	r2, r22
     e3e:	49 87       	std	Y+9, r20	; 0x09
     e40:	39 01       	movw	r6, r18
     e42:	0a 87       	std	Y+10, r16	; 0x0a
     e44:	28 2d       	mov	r18, r8
     e46:	8b 82       	std	Y+3, r8	; 0x03
     e48:	39 2d       	mov	r19, r9
     e4a:	9c 82       	std	Y+4, r9	; 0x04
     e4c:	4a 2d       	mov	r20, r10
     e4e:	ad 82       	std	Y+5, r10	; 0x05
     e50:	5b 2d       	mov	r21, r11
     e52:	be 82       	std	Y+6, r11	; 0x06
     e54:	6c 2d       	mov	r22, r12
     e56:	cf 82       	std	Y+7, r12	; 0x07
     e58:	7d 2d       	mov	r23, r13
     e5a:	d8 86       	std	Y+8, r13	; 0x08
     e5c:	ca a0       	ldd	r12, Y+34	; 0x22
     e5e:	db a0       	ldd	r13, Y+35	; 0x23
	unsigned char *ptr = buf;
     e60:	89 83       	std	Y+1, r24	; 0x01
     e62:	9a 83       	std	Y+2, r25	; 0x02
	MQTTHeader header = {0};
	int rem_len = 0;
	int rc = 0;

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
     e64:	86 01       	movw	r16, r12
     e66:	c3 01       	movw	r24, r6
     e68:	ac df       	rcall	.-168    	; 0xdc2 <MQTTSerialize_publishLength>
     e6a:	8c 01       	movw	r16, r24
     e6c:	ef de       	rcall	.-546    	; 0xc4c <MQTTPacket_len>
     e6e:	28 16       	cp	r2, r24
     e70:	39 06       	cpc	r3, r25
     e72:	bc f1       	brlt	.+110    	; 0xee2 <MQTTSerialize_publish+0xd6>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
		goto exit;
	}

	header.bits.type = PUBLISH;
     e74:	60 e3       	ldi	r22, 0x30	; 48
	header.bits.dup = dup;
     e76:	89 85       	ldd	r24, Y+9	; 0x09
     e78:	80 fb       	bst	r24, 0
     e7a:	63 f9       	bld	r22, 3
	header.bits.qos = qos;
     e7c:	86 2d       	mov	r24, r6
     e7e:	83 70       	andi	r24, 0x03	; 3
     e80:	88 0f       	add	r24, r24
     e82:	69 7f       	andi	r22, 0xF9	; 249
     e84:	68 2b       	or	r22, r24
	header.bits.retain = retained;
     e86:	8a 85       	ldd	r24, Y+10	; 0x0a
     e88:	80 fb       	bst	r24, 0
	writeChar(&ptr, header.byte); /* write header */
     e8a:	60 f9       	bld	r22, 0
     e8c:	ce 01       	movw	r24, r28

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
     e8e:	01 96       	adiw	r24, 0x01	; 1
     e90:	ec de       	rcall	.-552    	; 0xc6a <writeChar>
     e92:	b8 01       	movw	r22, r16
     e94:	89 81       	ldd	r24, Y+1	; 0x01
     e96:	9a 81       	ldd	r25, Y+2	; 0x02
     e98:	b3 de       	rcall	.-666    	; 0xc00 <MQTTPacket_encode>
     e9a:	29 81       	ldd	r18, Y+1	; 0x01
     e9c:	3a 81       	ldd	r19, Y+2	; 0x02
     e9e:	82 0f       	add	r24, r18
     ea0:	93 1f       	adc	r25, r19

	writeMQTTString(&ptr, topicName);
     ea2:	89 83       	std	Y+1, r24	; 0x01
     ea4:	9a 83       	std	Y+2, r25	; 0x02
     ea6:	2b 81       	ldd	r18, Y+3	; 0x03
     ea8:	3c 81       	ldd	r19, Y+4	; 0x04
     eaa:	4d 81       	ldd	r20, Y+5	; 0x05
     eac:	5e 81       	ldd	r21, Y+6	; 0x06
     eae:	6f 81       	ldd	r22, Y+7	; 0x07
     eb0:	78 85       	ldd	r23, Y+8	; 0x08
     eb2:	ce 01       	movw	r24, r28

	if (qos > 0)
     eb4:	01 96       	adiw	r24, 0x01	; 1
     eb6:	28 df       	rcall	.-432    	; 0xd08 <writeMQTTString>
		writeInt(&ptr, packetid);
     eb8:	16 14       	cp	r1, r6
     eba:	17 04       	cpc	r1, r7
     ebc:	24 f4       	brge	.+8      	; 0xec6 <MQTTSerialize_publish+0xba>
     ebe:	b7 01       	movw	r22, r14
     ec0:	ce 01       	movw	r24, r28

	memcpy(ptr, payload, payloadlen);
     ec2:	01 96       	adiw	r24, 0x01	; 1
     ec4:	dc de       	rcall	.-584    	; 0xc7e <writeInt>
     ec6:	a6 01       	movw	r20, r12
     ec8:	68 a1       	ldd	r22, Y+32	; 0x20
     eca:	79 a1       	ldd	r23, Y+33	; 0x21
     ecc:	89 81       	ldd	r24, Y+1	; 0x01
     ece:	9a 81       	ldd	r25, Y+2	; 0x02
	ptr += payloadlen;

	rc = ptr - buf;
     ed0:	0e 94 68 12 	call	0x24d0	; 0x24d0 <memcpy>
     ed4:	89 81       	ldd	r24, Y+1	; 0x01
     ed6:	9a 81       	ldd	r25, Y+2	; 0x02
     ed8:	8c 0d       	add	r24, r12
     eda:	9d 1d       	adc	r25, r13
     edc:	84 19       	sub	r24, r4
	int rc = 0;

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
     ede:	95 09       	sbc	r25, r5
     ee0:	02 c0       	rjmp	.+4      	; 0xee6 <MQTTSerialize_publish+0xda>
	rc = ptr - buf;

exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
     ee2:	8e ef       	ldi	r24, 0xFE	; 254
     ee4:	9f ef       	ldi	r25, 0xFF	; 255
     ee6:	2a 96       	adiw	r28, 0x0a	; 10
     ee8:	cd bf       	out	0x3d, r28	; 61
     eea:	de bf       	out	0x3e, r29	; 62
     eec:	df 91       	pop	r29
     eee:	cf 91       	pop	r28
     ef0:	1f 91       	pop	r17
     ef2:	0f 91       	pop	r16
     ef4:	ff 90       	pop	r15
     ef6:	ef 90       	pop	r14
     ef8:	df 90       	pop	r13
     efa:	cf 90       	pop	r12
     efc:	bf 90       	pop	r11
     efe:	af 90       	pop	r10
     f00:	9f 90       	pop	r9
     f02:	8f 90       	pop	r8
     f04:	7f 90       	pop	r7
     f06:	6f 90       	pop	r6
     f08:	5f 90       	pop	r5
     f0a:	4f 90       	pop	r4
     f0c:	3f 90       	pop	r3
     f0e:	2f 90       	pop	r2
     f10:	08 95       	ret

00000f12 <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     f12:	cf 93       	push	r28
     f14:	df 93       	push	r29
     f16:	1f 92       	push	r1
     f18:	cd b7       	in	r28, 0x3d	; 61
     f1a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f1c:	9f b7       	in	r25, 0x3f	; 63
     f1e:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     f20:	f8 94       	cli
	return flags;
     f22:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     f24:	e8 2f       	mov	r30, r24
     f26:	f0 e0       	ldi	r31, 0x00	; 0
     f28:	e0 59       	subi	r30, 0x90	; 144
     f2a:	ff 4f       	sbci	r31, 0xFF	; 255
     f2c:	60 95       	com	r22
     f2e:	80 81       	ld	r24, Z
     f30:	68 23       	and	r22, r24
     f32:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f34:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     f36:	0f 90       	pop	r0
     f38:	df 91       	pop	r29
     f3a:	cf 91       	pop	r28
     f3c:	08 95       	ret

00000f3e <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
     f3e:	cf 93       	push	r28
     f40:	df 93       	push	r29
     f42:	1f 92       	push	r1
     f44:	cd b7       	in	r28, 0x3d	; 61
     f46:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f48:	9f b7       	in	r25, 0x3f	; 63
     f4a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     f4c:	f8 94       	cli
	return flags;
     f4e:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     f50:	e8 2f       	mov	r30, r24
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	e0 59       	subi	r30, 0x90	; 144
     f56:	ff 4f       	sbci	r31, 0xFF	; 255
     f58:	80 81       	ld	r24, Z
     f5a:	68 2b       	or	r22, r24
     f5c:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f5e:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     f60:	0f 90       	pop	r0
     f62:	df 91       	pop	r29
     f64:	cf 91       	pop	r28
     f66:	08 95       	ret

00000f68 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
     f68:	cf 93       	push	r28
     f6a:	df 93       	push	r29
     f6c:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     f6e:	20 e0       	ldi	r18, 0x00	; 0
     f70:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
     f72:	c6 2f       	mov	r28, r22
     f74:	d0 e0       	ldi	r29, 0x00	; 0
     f76:	de 01       	movw	r26, r28
     f78:	02 2e       	mov	r0, r18
     f7a:	02 c0       	rjmp	.+4      	; 0xf80 <ioport_configure_port_pin+0x18>
     f7c:	b5 95       	asr	r27
     f7e:	a7 95       	ror	r26
     f80:	0a 94       	dec	r0
     f82:	e2 f7       	brpl	.-8      	; 0xf7c <ioport_configure_port_pin+0x14>
     f84:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     f86:	50 8b       	std	Z+16, r21	; 0x10
     f88:	2f 5f       	subi	r18, 0xFF	; 255
     f8a:	3f 4f       	sbci	r19, 0xFF	; 255
     f8c:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
     f8e:	28 30       	cpi	r18, 0x08	; 8
     f90:	31 05       	cpc	r19, r1
     f92:	89 f7       	brne	.-30     	; 0xf76 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
     f94:	40 ff       	sbrs	r20, 0
     f96:	0a c0       	rjmp	.+20     	; 0xfac <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
     f98:	41 ff       	sbrs	r20, 1
     f9a:	03 c0       	rjmp	.+6      	; 0xfa2 <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
     f9c:	fc 01       	movw	r30, r24
     f9e:	65 83       	std	Z+5, r22	; 0x05
     fa0:	02 c0       	rjmp	.+4      	; 0xfa6 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
     fa2:	fc 01       	movw	r30, r24
     fa4:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
     fa6:	fc 01       	movw	r30, r24
     fa8:	61 83       	std	Z+1, r22	; 0x01
     faa:	02 c0       	rjmp	.+4      	; 0xfb0 <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
     fac:	fc 01       	movw	r30, r24
     fae:	62 83       	std	Z+2, r22	; 0x02
	}
}
     fb0:	df 91       	pop	r29
     fb2:	cf 91       	pop	r28
     fb4:	08 95       	ret

00000fb6 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
     fb6:	43 e0       	ldi	r20, 0x03	; 3
     fb8:	50 e0       	ldi	r21, 0x00	; 0
     fba:	68 e0       	ldi	r22, 0x08	; 8
     fbc:	80 ec       	ldi	r24, 0xC0	; 192
     fbe:	97 e0       	ldi	r25, 0x07	; 7
     fc0:	d3 df       	rcall	.-90     	; 0xf68 <ioport_configure_port_pin>
     fc2:	40 e0       	ldi	r20, 0x00	; 0
     fc4:	58 e1       	ldi	r21, 0x18	; 24
     fc6:	64 e0       	ldi	r22, 0x04	; 4
     fc8:	80 ec       	ldi	r24, 0xC0	; 192
     fca:	97 e0       	ldi	r25, 0x07	; 7
     fcc:	cd df       	rcall	.-102    	; 0xf68 <ioport_configure_port_pin>
     fce:	43 e0       	ldi	r20, 0x03	; 3
     fd0:	50 e0       	ldi	r21, 0x00	; 0
     fd2:	68 e0       	ldi	r22, 0x08	; 8
     fd4:	80 e8       	ldi	r24, 0x80	; 128
     fd6:	96 e0       	ldi	r25, 0x06	; 6
     fd8:	c7 df       	rcall	.-114    	; 0xf68 <ioport_configure_port_pin>
     fda:	40 e0       	ldi	r20, 0x00	; 0
     fdc:	50 e0       	ldi	r21, 0x00	; 0
     fde:	64 e0       	ldi	r22, 0x04	; 4
     fe0:	80 e8       	ldi	r24, 0x80	; 128
     fe2:	96 e0       	ldi	r25, 0x06	; 6
     fe4:	c1 df       	rcall	.-126    	; 0xf68 <ioport_configure_port_pin>
     fe6:	43 e0       	ldi	r20, 0x03	; 3
     fe8:	50 e0       	ldi	r21, 0x00	; 0
     fea:	68 e0       	ldi	r22, 0x08	; 8
     fec:	80 e4       	ldi	r24, 0x40	; 64
     fee:	96 e0       	ldi	r25, 0x06	; 6
     ff0:	bb df       	rcall	.-138    	; 0xf68 <ioport_configure_port_pin>
     ff2:	40 e0       	ldi	r20, 0x00	; 0
     ff4:	50 e0       	ldi	r21, 0x00	; 0
     ff6:	64 e0       	ldi	r22, 0x04	; 4
     ff8:	80 e4       	ldi	r24, 0x40	; 64
     ffa:	96 e0       	ldi	r25, 0x06	; 6
     ffc:	b5 cf       	rjmp	.-150    	; 0xf68 <ioport_configure_port_pin>
     ffe:	08 95       	ret

00001000 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1000:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1004:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1006:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1008:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    100c:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    100e:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1012:	08 95       	ret

00001014 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    1014:	fc 01       	movw	r30, r24
    1016:	91 81       	ldd	r25, Z+1	; 0x01
    1018:	95 ff       	sbrs	r25, 5
    101a:	fd cf       	rjmp	.-6      	; 0x1016 <usart_putchar+0x2>
    101c:	60 83       	st	Z, r22
    101e:	80 e0       	ldi	r24, 0x00	; 0
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	08 95       	ret

00001024 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1024:	4f 92       	push	r4
    1026:	5f 92       	push	r5
    1028:	6f 92       	push	r6
    102a:	7f 92       	push	r7
    102c:	8f 92       	push	r8
    102e:	9f 92       	push	r9
    1030:	af 92       	push	r10
    1032:	bf 92       	push	r11
    1034:	ef 92       	push	r14
    1036:	ff 92       	push	r15
    1038:	0f 93       	push	r16
    103a:	1f 93       	push	r17
    103c:	cf 93       	push	r28
    103e:	7c 01       	movw	r14, r24
    1040:	4a 01       	movw	r8, r20
    1042:	5b 01       	movw	r10, r22
    1044:	28 01       	movw	r4, r16
    1046:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1048:	fc 01       	movw	r30, r24
    104a:	84 81       	ldd	r24, Z+4	; 0x04
    104c:	82 ff       	sbrs	r24, 2
    104e:	16 c0       	rjmp	.+44     	; 0x107c <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    1050:	d9 01       	movw	r26, r18
    1052:	c8 01       	movw	r24, r16
    1054:	68 94       	set
    1056:	12 f8       	bld	r1, 2
    1058:	b6 95       	lsr	r27
    105a:	a7 95       	ror	r26
    105c:	97 95       	ror	r25
    105e:	87 95       	ror	r24
    1060:	16 94       	lsr	r1
    1062:	d1 f7       	brne	.-12     	; 0x1058 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1064:	b9 01       	movw	r22, r18
    1066:	a8 01       	movw	r20, r16
    1068:	03 2e       	mov	r0, r19
    106a:	36 e1       	ldi	r19, 0x16	; 22
    106c:	76 95       	lsr	r23
    106e:	67 95       	ror	r22
    1070:	57 95       	ror	r21
    1072:	47 95       	ror	r20
    1074:	3a 95       	dec	r19
    1076:	d1 f7       	brne	.-12     	; 0x106c <usart_set_baudrate+0x48>
    1078:	30 2d       	mov	r19, r0
    107a:	15 c0       	rjmp	.+42     	; 0x10a6 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    107c:	d9 01       	movw	r26, r18
    107e:	c8 01       	movw	r24, r16
    1080:	68 94       	set
    1082:	13 f8       	bld	r1, 3
    1084:	b6 95       	lsr	r27
    1086:	a7 95       	ror	r26
    1088:	97 95       	ror	r25
    108a:	87 95       	ror	r24
    108c:	16 94       	lsr	r1
    108e:	d1 f7       	brne	.-12     	; 0x1084 <usart_set_baudrate+0x60>
		min_rate /= 2;
    1090:	b9 01       	movw	r22, r18
    1092:	a8 01       	movw	r20, r16
    1094:	03 2e       	mov	r0, r19
    1096:	37 e1       	ldi	r19, 0x17	; 23
    1098:	76 95       	lsr	r23
    109a:	67 95       	ror	r22
    109c:	57 95       	ror	r21
    109e:	47 95       	ror	r20
    10a0:	3a 95       	dec	r19
    10a2:	d1 f7       	brne	.-12     	; 0x1098 <usart_set_baudrate+0x74>
    10a4:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    10a6:	88 15       	cp	r24, r8
    10a8:	99 05       	cpc	r25, r9
    10aa:	aa 05       	cpc	r26, r10
    10ac:	bb 05       	cpc	r27, r11
    10ae:	08 f4       	brcc	.+2      	; 0x10b2 <usart_set_baudrate+0x8e>
    10b0:	a6 c0       	rjmp	.+332    	; 0x11fe <usart_set_baudrate+0x1da>
    10b2:	84 16       	cp	r8, r20
    10b4:	95 06       	cpc	r9, r21
    10b6:	a6 06       	cpc	r10, r22
    10b8:	b7 06       	cpc	r11, r23
    10ba:	08 f4       	brcc	.+2      	; 0x10be <usart_set_baudrate+0x9a>
    10bc:	a2 c0       	rjmp	.+324    	; 0x1202 <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    10be:	f7 01       	movw	r30, r14
    10c0:	84 81       	ldd	r24, Z+4	; 0x04
    10c2:	82 fd       	sbrc	r24, 2
    10c4:	04 c0       	rjmp	.+8      	; 0x10ce <usart_set_baudrate+0xaa>
		baud *= 2;
    10c6:	88 0c       	add	r8, r8
    10c8:	99 1c       	adc	r9, r9
    10ca:	aa 1c       	adc	r10, r10
    10cc:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    10ce:	c3 01       	movw	r24, r6
    10d0:	b2 01       	movw	r22, r4
    10d2:	a5 01       	movw	r20, r10
    10d4:	94 01       	movw	r18, r8
    10d6:	0e 94 88 11 	call	0x2310	; 0x2310 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    10da:	2f 3f       	cpi	r18, 0xFF	; 255
    10dc:	31 05       	cpc	r19, r1
    10de:	41 05       	cpc	r20, r1
    10e0:	51 05       	cpc	r21, r1
    10e2:	08 f4       	brcc	.+2      	; 0x10e6 <usart_set_baudrate+0xc2>
    10e4:	90 c0       	rjmp	.+288    	; 0x1206 <usart_set_baudrate+0x1e2>
    10e6:	8f ef       	ldi	r24, 0xFF	; 255
    10e8:	90 e0       	ldi	r25, 0x00	; 0
    10ea:	a0 e0       	ldi	r26, 0x00	; 0
    10ec:	b0 e0       	ldi	r27, 0x00	; 0
    10ee:	c9 ef       	ldi	r28, 0xF9	; 249
    10f0:	05 c0       	rjmp	.+10     	; 0x10fc <usart_set_baudrate+0xd8>
    10f2:	28 17       	cp	r18, r24
    10f4:	39 07       	cpc	r19, r25
    10f6:	4a 07       	cpc	r20, r26
    10f8:	5b 07       	cpc	r21, r27
    10fa:	58 f0       	brcs	.+22     	; 0x1112 <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
    10fc:	88 0f       	add	r24, r24
    10fe:	99 1f       	adc	r25, r25
    1100:	aa 1f       	adc	r26, r26
    1102:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    1104:	cd 3f       	cpi	r28, 0xFD	; 253
    1106:	0c f4       	brge	.+2      	; 0x110a <usart_set_baudrate+0xe6>
			limit |= 1;
    1108:	81 60       	ori	r24, 0x01	; 1
    110a:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    110c:	c7 30       	cpi	r28, 0x07	; 7
    110e:	89 f7       	brne	.-30     	; 0x10f2 <usart_set_baudrate+0xce>
    1110:	4f c0       	rjmp	.+158    	; 0x11b0 <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    1112:	cc 23       	and	r28, r28
    1114:	0c f0       	brlt	.+2      	; 0x1118 <usart_set_baudrate+0xf4>
    1116:	4c c0       	rjmp	.+152    	; 0x11b0 <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1118:	d5 01       	movw	r26, r10
    111a:	c4 01       	movw	r24, r8
    111c:	88 0f       	add	r24, r24
    111e:	99 1f       	adc	r25, r25
    1120:	aa 1f       	adc	r26, r26
    1122:	bb 1f       	adc	r27, r27
    1124:	88 0f       	add	r24, r24
    1126:	99 1f       	adc	r25, r25
    1128:	aa 1f       	adc	r26, r26
    112a:	bb 1f       	adc	r27, r27
    112c:	88 0f       	add	r24, r24
    112e:	99 1f       	adc	r25, r25
    1130:	aa 1f       	adc	r26, r26
    1132:	bb 1f       	adc	r27, r27
    1134:	48 1a       	sub	r4, r24
    1136:	59 0a       	sbc	r5, r25
    1138:	6a 0a       	sbc	r6, r26
    113a:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    113c:	ce 3f       	cpi	r28, 0xFE	; 254
    113e:	f4 f4       	brge	.+60     	; 0x117c <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1140:	8d ef       	ldi	r24, 0xFD	; 253
    1142:	9f ef       	ldi	r25, 0xFF	; 255
    1144:	8c 1b       	sub	r24, r28
    1146:	91 09       	sbc	r25, r1
    1148:	c7 fd       	sbrc	r28, 7
    114a:	93 95       	inc	r25
    114c:	04 c0       	rjmp	.+8      	; 0x1156 <usart_set_baudrate+0x132>
    114e:	44 0c       	add	r4, r4
    1150:	55 1c       	adc	r5, r5
    1152:	66 1c       	adc	r6, r6
    1154:	77 1c       	adc	r7, r7
    1156:	8a 95       	dec	r24
    1158:	d2 f7       	brpl	.-12     	; 0x114e <usart_set_baudrate+0x12a>
    115a:	d5 01       	movw	r26, r10
    115c:	c4 01       	movw	r24, r8
    115e:	b6 95       	lsr	r27
    1160:	a7 95       	ror	r26
    1162:	97 95       	ror	r25
    1164:	87 95       	ror	r24
    1166:	bc 01       	movw	r22, r24
    1168:	cd 01       	movw	r24, r26
    116a:	64 0d       	add	r22, r4
    116c:	75 1d       	adc	r23, r5
    116e:	86 1d       	adc	r24, r6
    1170:	97 1d       	adc	r25, r7
    1172:	a5 01       	movw	r20, r10
    1174:	94 01       	movw	r18, r8
    1176:	0e 94 88 11 	call	0x2310	; 0x2310 <__udivmodsi4>
    117a:	37 c0       	rjmp	.+110    	; 0x11ea <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
    117c:	83 e0       	ldi	r24, 0x03	; 3
    117e:	8c 0f       	add	r24, r28
    1180:	a5 01       	movw	r20, r10
    1182:	94 01       	movw	r18, r8
    1184:	04 c0       	rjmp	.+8      	; 0x118e <usart_set_baudrate+0x16a>
    1186:	22 0f       	add	r18, r18
    1188:	33 1f       	adc	r19, r19
    118a:	44 1f       	adc	r20, r20
    118c:	55 1f       	adc	r21, r21
    118e:	8a 95       	dec	r24
    1190:	d2 f7       	brpl	.-12     	; 0x1186 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
    1192:	da 01       	movw	r26, r20
    1194:	c9 01       	movw	r24, r18
    1196:	b6 95       	lsr	r27
    1198:	a7 95       	ror	r26
    119a:	97 95       	ror	r25
    119c:	87 95       	ror	r24
    119e:	bc 01       	movw	r22, r24
    11a0:	cd 01       	movw	r24, r26
    11a2:	64 0d       	add	r22, r4
    11a4:	75 1d       	adc	r23, r5
    11a6:	86 1d       	adc	r24, r6
    11a8:	97 1d       	adc	r25, r7
    11aa:	0e 94 88 11 	call	0x2310	; 0x2310 <__udivmodsi4>
    11ae:	1d c0       	rjmp	.+58     	; 0x11ea <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    11b0:	83 e0       	ldi	r24, 0x03	; 3
    11b2:	8c 0f       	add	r24, r28
    11b4:	a5 01       	movw	r20, r10
    11b6:	94 01       	movw	r18, r8
    11b8:	04 c0       	rjmp	.+8      	; 0x11c2 <usart_set_baudrate+0x19e>
    11ba:	22 0f       	add	r18, r18
    11bc:	33 1f       	adc	r19, r19
    11be:	44 1f       	adc	r20, r20
    11c0:	55 1f       	adc	r21, r21
    11c2:	8a 95       	dec	r24
    11c4:	d2 f7       	brpl	.-12     	; 0x11ba <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
    11c6:	da 01       	movw	r26, r20
    11c8:	c9 01       	movw	r24, r18
    11ca:	b6 95       	lsr	r27
    11cc:	a7 95       	ror	r26
    11ce:	97 95       	ror	r25
    11d0:	87 95       	ror	r24
    11d2:	bc 01       	movw	r22, r24
    11d4:	cd 01       	movw	r24, r26
    11d6:	64 0d       	add	r22, r4
    11d8:	75 1d       	adc	r23, r5
    11da:	86 1d       	adc	r24, r6
    11dc:	97 1d       	adc	r25, r7
    11de:	0e 94 88 11 	call	0x2310	; 0x2310 <__udivmodsi4>
    11e2:	21 50       	subi	r18, 0x01	; 1
    11e4:	31 09       	sbc	r19, r1
    11e6:	41 09       	sbc	r20, r1
    11e8:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    11ea:	83 2f       	mov	r24, r19
    11ec:	8f 70       	andi	r24, 0x0F	; 15
    11ee:	c2 95       	swap	r28
    11f0:	c0 7f       	andi	r28, 0xF0	; 240
    11f2:	c8 2b       	or	r28, r24
    11f4:	f7 01       	movw	r30, r14
    11f6:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    11f8:	26 83       	std	Z+6, r18	; 0x06

	return true;
    11fa:	81 e0       	ldi	r24, 0x01	; 1
    11fc:	18 c0       	rjmp	.+48     	; 0x122e <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    11fe:	80 e0       	ldi	r24, 0x00	; 0
    1200:	16 c0       	rjmp	.+44     	; 0x122e <usart_set_baudrate+0x20a>
    1202:	80 e0       	ldi	r24, 0x00	; 0
    1204:	14 c0       	rjmp	.+40     	; 0x122e <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1206:	d5 01       	movw	r26, r10
    1208:	c4 01       	movw	r24, r8
    120a:	88 0f       	add	r24, r24
    120c:	99 1f       	adc	r25, r25
    120e:	aa 1f       	adc	r26, r26
    1210:	bb 1f       	adc	r27, r27
    1212:	88 0f       	add	r24, r24
    1214:	99 1f       	adc	r25, r25
    1216:	aa 1f       	adc	r26, r26
    1218:	bb 1f       	adc	r27, r27
    121a:	88 0f       	add	r24, r24
    121c:	99 1f       	adc	r25, r25
    121e:	aa 1f       	adc	r26, r26
    1220:	bb 1f       	adc	r27, r27
    1222:	48 1a       	sub	r4, r24
    1224:	59 0a       	sbc	r5, r25
    1226:	6a 0a       	sbc	r6, r26
    1228:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    122a:	c9 ef       	ldi	r28, 0xF9	; 249
    122c:	89 cf       	rjmp	.-238    	; 0x1140 <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    122e:	cf 91       	pop	r28
    1230:	1f 91       	pop	r17
    1232:	0f 91       	pop	r16
    1234:	ff 90       	pop	r15
    1236:	ef 90       	pop	r14
    1238:	bf 90       	pop	r11
    123a:	af 90       	pop	r10
    123c:	9f 90       	pop	r9
    123e:	8f 90       	pop	r8
    1240:	7f 90       	pop	r7
    1242:	6f 90       	pop	r6
    1244:	5f 90       	pop	r5
    1246:	4f 90       	pop	r4
    1248:	08 95       	ret

0000124a <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    124a:	0f 93       	push	r16
    124c:	1f 93       	push	r17
    124e:	cf 93       	push	r28
    1250:	df 93       	push	r29
    1252:	ec 01       	movw	r28, r24
    1254:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    1256:	00 97       	sbiw	r24, 0x00	; 0
    1258:	09 f4       	brne	.+2      	; 0x125c <usart_init_rs232+0x12>
    125a:	36 c1       	rjmp	.+620    	; 0x14c8 <usart_init_rs232+0x27e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    125c:	80 3c       	cpi	r24, 0xC0	; 192
    125e:	91 05       	cpc	r25, r1
    1260:	21 f4       	brne	.+8      	; 0x126a <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    1262:	60 e1       	ldi	r22, 0x10	; 16
    1264:	80 e0       	ldi	r24, 0x00	; 0
    1266:	55 de       	rcall	.-854    	; 0xf12 <sysclk_enable_module>
    1268:	2f c1       	rjmp	.+606    	; 0x14c8 <usart_init_rs232+0x27e>
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
    126a:	c0 34       	cpi	r28, 0x40	; 64
    126c:	84 e0       	ldi	r24, 0x04	; 4
    126e:	d8 07       	cpc	r29, r24
    1270:	21 f4       	brne	.+8      	; 0x127a <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
    1272:	68 e0       	ldi	r22, 0x08	; 8
    1274:	80 e0       	ldi	r24, 0x00	; 0
    1276:	4d de       	rcall	.-870    	; 0xf12 <sysclk_enable_module>
    1278:	27 c1       	rjmp	.+590    	; 0x14c8 <usart_init_rs232+0x27e>
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    127a:	c1 15       	cp	r28, r1
    127c:	e4 e0       	ldi	r30, 0x04	; 4
    127e:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    1280:	21 f4       	brne	.+8      	; 0x128a <usart_init_rs232+0x40>
    1282:	64 e0       	ldi	r22, 0x04	; 4
    1284:	80 e0       	ldi	r24, 0x00	; 0
    1286:	45 de       	rcall	.-886    	; 0xf12 <sysclk_enable_module>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    1288:	1f c1       	rjmp	.+574    	; 0x14c8 <usart_init_rs232+0x27e>
    128a:	c0 38       	cpi	r28, 0x80	; 128
    128c:	f1 e0       	ldi	r31, 0x01	; 1
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    128e:	df 07       	cpc	r29, r31
    1290:	21 f4       	brne	.+8      	; 0x129a <usart_init_rs232+0x50>
    1292:	62 e0       	ldi	r22, 0x02	; 2
    1294:	80 e0       	ldi	r24, 0x00	; 0
    1296:	3d de       	rcall	.-902    	; 0xf12 <sysclk_enable_module>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    1298:	17 c1       	rjmp	.+558    	; 0x14c8 <usart_init_rs232+0x27e>
    129a:	c1 15       	cp	r28, r1
    129c:	81 e0       	ldi	r24, 0x01	; 1
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    129e:	d8 07       	cpc	r29, r24
    12a0:	21 f4       	brne	.+8      	; 0x12aa <usart_init_rs232+0x60>
    12a2:	61 e0       	ldi	r22, 0x01	; 1
    12a4:	80 e0       	ldi	r24, 0x00	; 0
    12a6:	35 de       	rcall	.-918    	; 0xf12 <sysclk_enable_module>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    12a8:	0f c1       	rjmp	.+542    	; 0x14c8 <usart_init_rs232+0x27e>
    12aa:	c0 38       	cpi	r28, 0x80	; 128
    12ac:	e3 e0       	ldi	r30, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    12ae:	de 07       	cpc	r29, r30
    12b0:	21 f4       	brne	.+8      	; 0x12ba <usart_init_rs232+0x70>
    12b2:	61 e0       	ldi	r22, 0x01	; 1
    12b4:	81 e0       	ldi	r24, 0x01	; 1
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    12b6:	2d de       	rcall	.-934    	; 0xf12 <sysclk_enable_module>
    12b8:	07 c1       	rjmp	.+526    	; 0x14c8 <usart_init_rs232+0x27e>
    12ba:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    12bc:	f3 e0       	ldi	r31, 0x03	; 3
    12be:	df 07       	cpc	r29, r31
    12c0:	21 f4       	brne	.+8      	; 0x12ca <usart_init_rs232+0x80>
    12c2:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    12c4:	82 e0       	ldi	r24, 0x02	; 2
    12c6:	25 de       	rcall	.-950    	; 0xf12 <sysclk_enable_module>
    12c8:	ff c0       	rjmp	.+510    	; 0x14c8 <usart_init_rs232+0x27e>
    12ca:	c1 15       	cp	r28, r1
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    12cc:	82 e0       	ldi	r24, 0x02	; 2
    12ce:	d8 07       	cpc	r29, r24
    12d0:	21 f4       	brne	.+8      	; 0x12da <usart_init_rs232+0x90>
    12d2:	62 e0       	ldi	r22, 0x02	; 2
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    12d4:	81 e0       	ldi	r24, 0x01	; 1
    12d6:	1d de       	rcall	.-966    	; 0xf12 <sysclk_enable_module>
    12d8:	f7 c0       	rjmp	.+494    	; 0x14c8 <usart_init_rs232+0x27e>
    12da:	c0 34       	cpi	r28, 0x40	; 64
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    12dc:	e2 e0       	ldi	r30, 0x02	; 2
    12de:	de 07       	cpc	r29, r30
    12e0:	21 f4       	brne	.+8      	; 0x12ea <usart_init_rs232+0xa0>
    12e2:	62 e0       	ldi	r22, 0x02	; 2
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    12e4:	82 e0       	ldi	r24, 0x02	; 2
    12e6:	15 de       	rcall	.-982    	; 0xf12 <sysclk_enable_module>
    12e8:	ef c0       	rjmp	.+478    	; 0x14c8 <usart_init_rs232+0x27e>
    12ea:	c1 15       	cp	r28, r1
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    12ec:	f3 e0       	ldi	r31, 0x03	; 3
    12ee:	df 07       	cpc	r29, r31
    12f0:	21 f4       	brne	.+8      	; 0x12fa <usart_init_rs232+0xb0>
    12f2:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    12f4:	81 e0       	ldi	r24, 0x01	; 1
    12f6:	0d de       	rcall	.-998    	; 0xf12 <sysclk_enable_module>
    12f8:	e7 c0       	rjmp	.+462    	; 0x14c8 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    12fa:	c0 32       	cpi	r28, 0x20	; 32
    12fc:	83 e0       	ldi	r24, 0x03	; 3
    12fe:	d8 07       	cpc	r29, r24
    1300:	21 f4       	brne	.+8      	; 0x130a <usart_init_rs232+0xc0>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1302:	64 e0       	ldi	r22, 0x04	; 4
    1304:	82 e0       	ldi	r24, 0x02	; 2
    1306:	05 de       	rcall	.-1014   	; 0xf12 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1308:	df c0       	rjmp	.+446    	; 0x14c8 <usart_init_rs232+0x27e>
    130a:	c1 15       	cp	r28, r1
    130c:	e8 e0       	ldi	r30, 0x08	; 8
    130e:	de 07       	cpc	r29, r30
    1310:	21 f4       	brne	.+8      	; 0x131a <usart_init_rs232+0xd0>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1312:	61 e0       	ldi	r22, 0x01	; 1
    1314:	83 e0       	ldi	r24, 0x03	; 3
    1316:	fd dd       	rcall	.-1030   	; 0xf12 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1318:	d7 c0       	rjmp	.+430    	; 0x14c8 <usart_init_rs232+0x27e>
    131a:	c1 15       	cp	r28, r1
    131c:	f9 e0       	ldi	r31, 0x09	; 9
    131e:	df 07       	cpc	r29, r31
    1320:	21 f4       	brne	.+8      	; 0x132a <usart_init_rs232+0xe0>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    1322:	61 e0       	ldi	r22, 0x01	; 1
    1324:	84 e0       	ldi	r24, 0x04	; 4
    1326:	f5 dd       	rcall	.-1046   	; 0xf12 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1328:	cf c0       	rjmp	.+414    	; 0x14c8 <usart_init_rs232+0x27e>
    132a:	c1 15       	cp	r28, r1
    132c:	8a e0       	ldi	r24, 0x0A	; 10
    132e:	d8 07       	cpc	r29, r24
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    1330:	21 f4       	brne	.+8      	; 0x133a <usart_init_rs232+0xf0>
    1332:	61 e0       	ldi	r22, 0x01	; 1
    1334:	85 e0       	ldi	r24, 0x05	; 5
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1336:	ed dd       	rcall	.-1062   	; 0xf12 <sysclk_enable_module>
    1338:	c7 c0       	rjmp	.+398    	; 0x14c8 <usart_init_rs232+0x27e>
    133a:	c1 15       	cp	r28, r1
    133c:	eb e0       	ldi	r30, 0x0B	; 11
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    133e:	de 07       	cpc	r29, r30
    1340:	21 f4       	brne	.+8      	; 0x134a <usart_init_rs232+0x100>
    1342:	61 e0       	ldi	r22, 0x01	; 1
    1344:	86 e0       	ldi	r24, 0x06	; 6
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1346:	e5 dd       	rcall	.-1078   	; 0xf12 <sysclk_enable_module>
    1348:	bf c0       	rjmp	.+382    	; 0x14c8 <usart_init_rs232+0x27e>
    134a:	c0 34       	cpi	r28, 0x40	; 64
    134c:	f8 e0       	ldi	r31, 0x08	; 8
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    134e:	df 07       	cpc	r29, r31
    1350:	21 f4       	brne	.+8      	; 0x135a <usart_init_rs232+0x110>
    1352:	62 e0       	ldi	r22, 0x02	; 2
    1354:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1356:	dd dd       	rcall	.-1094   	; 0xf12 <sysclk_enable_module>
    1358:	b7 c0       	rjmp	.+366    	; 0x14c8 <usart_init_rs232+0x27e>
    135a:	c0 34       	cpi	r28, 0x40	; 64
    135c:	89 e0       	ldi	r24, 0x09	; 9
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    135e:	d8 07       	cpc	r29, r24
    1360:	21 f4       	brne	.+8      	; 0x136a <usart_init_rs232+0x120>
    1362:	62 e0       	ldi	r22, 0x02	; 2
    1364:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1366:	d5 dd       	rcall	.-1110   	; 0xf12 <sysclk_enable_module>
    1368:	af c0       	rjmp	.+350    	; 0x14c8 <usart_init_rs232+0x27e>
    136a:	c0 34       	cpi	r28, 0x40	; 64
    136c:	ea e0       	ldi	r30, 0x0A	; 10
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
    136e:	de 07       	cpc	r29, r30
    1370:	21 f4       	brne	.+8      	; 0x137a <usart_init_rs232+0x130>
    1372:	62 e0       	ldi	r22, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
    1374:	85 e0       	ldi	r24, 0x05	; 5
    1376:	cd dd       	rcall	.-1126   	; 0xf12 <sysclk_enable_module>
    1378:	a7 c0       	rjmp	.+334    	; 0x14c8 <usart_init_rs232+0x27e>
    137a:	c0 34       	cpi	r28, 0x40	; 64
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    137c:	fb e0       	ldi	r31, 0x0B	; 11
    137e:	df 07       	cpc	r29, r31
    1380:	21 f4       	brne	.+8      	; 0x138a <usart_init_rs232+0x140>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1382:	62 e0       	ldi	r22, 0x02	; 2
    1384:	86 e0       	ldi	r24, 0x06	; 6
    1386:	c5 dd       	rcall	.-1142   	; 0xf12 <sysclk_enable_module>
    1388:	9f c0       	rjmp	.+318    	; 0x14c8 <usart_init_rs232+0x27e>
    138a:	c0 39       	cpi	r28, 0x90	; 144
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    138c:	88 e0       	ldi	r24, 0x08	; 8
    138e:	d8 07       	cpc	r29, r24
    1390:	21 f4       	brne	.+8      	; 0x139a <usart_init_rs232+0x150>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1392:	64 e0       	ldi	r22, 0x04	; 4
    1394:	83 e0       	ldi	r24, 0x03	; 3
    1396:	bd dd       	rcall	.-1158   	; 0xf12 <sysclk_enable_module>
    1398:	97 c0       	rjmp	.+302    	; 0x14c8 <usart_init_rs232+0x27e>
    139a:	c0 39       	cpi	r28, 0x90	; 144
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    139c:	e9 e0       	ldi	r30, 0x09	; 9
    139e:	de 07       	cpc	r29, r30
    13a0:	21 f4       	brne	.+8      	; 0x13aa <usart_init_rs232+0x160>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    13a2:	64 e0       	ldi	r22, 0x04	; 4
    13a4:	84 e0       	ldi	r24, 0x04	; 4
    13a6:	b5 dd       	rcall	.-1174   	; 0xf12 <sysclk_enable_module>
    13a8:	8f c0       	rjmp	.+286    	; 0x14c8 <usart_init_rs232+0x27e>
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    13aa:	c0 39       	cpi	r28, 0x90	; 144
    13ac:	fa e0       	ldi	r31, 0x0A	; 10
    13ae:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    13b0:	21 f4       	brne	.+8      	; 0x13ba <usart_init_rs232+0x170>
    13b2:	64 e0       	ldi	r22, 0x04	; 4
    13b4:	85 e0       	ldi	r24, 0x05	; 5
    13b6:	ad dd       	rcall	.-1190   	; 0xf12 <sysclk_enable_module>
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    13b8:	87 c0       	rjmp	.+270    	; 0x14c8 <usart_init_rs232+0x27e>
    13ba:	c0 39       	cpi	r28, 0x90	; 144
    13bc:	8b e0       	ldi	r24, 0x0B	; 11
    13be:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    13c0:	21 f4       	brne	.+8      	; 0x13ca <usart_init_rs232+0x180>
    13c2:	64 e0       	ldi	r22, 0x04	; 4
    13c4:	86 e0       	ldi	r24, 0x06	; 6
    13c6:	a5 dd       	rcall	.-1206   	; 0xf12 <sysclk_enable_module>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    13c8:	7f c0       	rjmp	.+254    	; 0x14c8 <usart_init_rs232+0x27e>
    13ca:	c0 3c       	cpi	r28, 0xC0	; 192
    13cc:	e8 e0       	ldi	r30, 0x08	; 8
    13ce:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    13d0:	21 f4       	brne	.+8      	; 0x13da <usart_init_rs232+0x190>
    13d2:	68 e0       	ldi	r22, 0x08	; 8
    13d4:	83 e0       	ldi	r24, 0x03	; 3
    13d6:	9d dd       	rcall	.-1222   	; 0xf12 <sysclk_enable_module>
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
    13d8:	77 c0       	rjmp	.+238    	; 0x14c8 <usart_init_rs232+0x27e>
    13da:	c0 3c       	cpi	r28, 0xC0	; 192
    13dc:	f9 e0       	ldi	r31, 0x09	; 9
    13de:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
    13e0:	21 f4       	brne	.+8      	; 0x13ea <usart_init_rs232+0x1a0>
    13e2:	68 e0       	ldi	r22, 0x08	; 8
    13e4:	84 e0       	ldi	r24, 0x04	; 4
    13e6:	95 dd       	rcall	.-1238   	; 0xf12 <sysclk_enable_module>
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
    13e8:	6f c0       	rjmp	.+222    	; 0x14c8 <usart_init_rs232+0x27e>
    13ea:	c0 3c       	cpi	r28, 0xC0	; 192
    13ec:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
    13ee:	d8 07       	cpc	r29, r24
    13f0:	21 f4       	brne	.+8      	; 0x13fa <usart_init_rs232+0x1b0>
    13f2:	68 e0       	ldi	r22, 0x08	; 8
    13f4:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    13f6:	8d dd       	rcall	.-1254   	; 0xf12 <sysclk_enable_module>
    13f8:	67 c0       	rjmp	.+206    	; 0x14c8 <usart_init_rs232+0x27e>
    13fa:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    13fc:	eb e0       	ldi	r30, 0x0B	; 11
    13fe:	de 07       	cpc	r29, r30
    1400:	21 f4       	brne	.+8      	; 0x140a <usart_init_rs232+0x1c0>
    1402:	68 e0       	ldi	r22, 0x08	; 8
    1404:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1406:	85 dd       	rcall	.-1270   	; 0xf12 <sysclk_enable_module>
    1408:	5f c0       	rjmp	.+190    	; 0x14c8 <usart_init_rs232+0x27e>
    140a:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    140c:	f8 e0       	ldi	r31, 0x08	; 8
    140e:	df 07       	cpc	r29, r31
    1410:	21 f4       	brne	.+8      	; 0x141a <usart_init_rs232+0x1d0>
    1412:	60 e1       	ldi	r22, 0x10	; 16
    1414:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1416:	7d dd       	rcall	.-1286   	; 0xf12 <sysclk_enable_module>
    1418:	57 c0       	rjmp	.+174    	; 0x14c8 <usart_init_rs232+0x27e>
    141a:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    141c:	89 e0       	ldi	r24, 0x09	; 9
    141e:	d8 07       	cpc	r29, r24
    1420:	21 f4       	brne	.+8      	; 0x142a <usart_init_rs232+0x1e0>
    1422:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    1424:	84 e0       	ldi	r24, 0x04	; 4
    1426:	75 dd       	rcall	.-1302   	; 0xf12 <sysclk_enable_module>
    1428:	4f c0       	rjmp	.+158    	; 0x14c8 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    142a:	c0 3a       	cpi	r28, 0xA0	; 160
    142c:	ea e0       	ldi	r30, 0x0A	; 10
    142e:	de 07       	cpc	r29, r30
    1430:	21 f4       	brne	.+8      	; 0x143a <usart_init_rs232+0x1f0>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1432:	60 e1       	ldi	r22, 0x10	; 16
    1434:	85 e0       	ldi	r24, 0x05	; 5
    1436:	6d dd       	rcall	.-1318   	; 0xf12 <sysclk_enable_module>
    1438:	47 c0       	rjmp	.+142    	; 0x14c8 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    143a:	c0 3a       	cpi	r28, 0xA0	; 160
    143c:	fb e0       	ldi	r31, 0x0B	; 11
    143e:	df 07       	cpc	r29, r31
    1440:	21 f4       	brne	.+8      	; 0x144a <usart_init_rs232+0x200>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1442:	60 e1       	ldi	r22, 0x10	; 16
    1444:	86 e0       	ldi	r24, 0x06	; 6
    1446:	65 dd       	rcall	.-1334   	; 0xf12 <sysclk_enable_module>
    1448:	3f c0       	rjmp	.+126    	; 0x14c8 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    144a:	c0 3b       	cpi	r28, 0xB0	; 176
    144c:	88 e0       	ldi	r24, 0x08	; 8
    144e:	d8 07       	cpc	r29, r24
    1450:	21 f4       	brne	.+8      	; 0x145a <usart_init_rs232+0x210>
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
    1452:	60 e2       	ldi	r22, 0x20	; 32
    1454:	83 e0       	ldi	r24, 0x03	; 3
    1456:	5d dd       	rcall	.-1350   	; 0xf12 <sysclk_enable_module>
    1458:	37 c0       	rjmp	.+110    	; 0x14c8 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
    145a:	c0 3b       	cpi	r28, 0xB0	; 176
    145c:	e9 e0       	ldi	r30, 0x09	; 9
    145e:	de 07       	cpc	r29, r30
    1460:	21 f4       	brne	.+8      	; 0x146a <usart_init_rs232+0x220>
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
    1462:	60 e2       	ldi	r22, 0x20	; 32
    1464:	84 e0       	ldi	r24, 0x04	; 4
    1466:	55 dd       	rcall	.-1366   	; 0xf12 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
    1468:	2f c0       	rjmp	.+94     	; 0x14c8 <usart_init_rs232+0x27e>
    146a:	c0 3b       	cpi	r28, 0xB0	; 176
    146c:	fa e0       	ldi	r31, 0x0A	; 10
    146e:	df 07       	cpc	r29, r31
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1470:	21 f4       	brne	.+8      	; 0x147a <usart_init_rs232+0x230>
    1472:	60 e2       	ldi	r22, 0x20	; 32
    1474:	85 e0       	ldi	r24, 0x05	; 5
    1476:	4d dd       	rcall	.-1382   	; 0xf12 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1478:	27 c0       	rjmp	.+78     	; 0x14c8 <usart_init_rs232+0x27e>
    147a:	c0 3b       	cpi	r28, 0xB0	; 176
    147c:	8b e0       	ldi	r24, 0x0B	; 11
    147e:	d8 07       	cpc	r29, r24
    1480:	21 f4       	brne	.+8      	; 0x148a <usart_init_rs232+0x240>
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
    1482:	60 e2       	ldi	r22, 0x20	; 32
    1484:	86 e0       	ldi	r24, 0x06	; 6
    1486:	45 dd       	rcall	.-1398   	; 0xf12 <sysclk_enable_module>
    1488:	1f c0       	rjmp	.+62     	; 0x14c8 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
    148a:	c0 38       	cpi	r28, 0x80	; 128
    148c:	e4 e0       	ldi	r30, 0x04	; 4
    148e:	de 07       	cpc	r29, r30
    1490:	21 f4       	brne	.+8      	; 0x149a <usart_init_rs232+0x250>
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1492:	60 e4       	ldi	r22, 0x40	; 64
    1494:	83 e0       	ldi	r24, 0x03	; 3
    1496:	3d dd       	rcall	.-1414   	; 0xf12 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1498:	17 c0       	rjmp	.+46     	; 0x14c8 <usart_init_rs232+0x27e>
    149a:	c0 39       	cpi	r28, 0x90	; 144
    149c:	f4 e0       	ldi	r31, 0x04	; 4
    149e:	df 07       	cpc	r29, r31
    14a0:	21 f4       	brne	.+8      	; 0x14aa <usart_init_rs232+0x260>
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
    14a2:	60 e4       	ldi	r22, 0x40	; 64
    14a4:	84 e0       	ldi	r24, 0x04	; 4
    14a6:	35 dd       	rcall	.-1430   	; 0xf12 <sysclk_enable_module>
    14a8:	0f c0       	rjmp	.+30     	; 0x14c8 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
    14aa:	c0 3a       	cpi	r28, 0xA0	; 160
    14ac:	84 e0       	ldi	r24, 0x04	; 4
    14ae:	d8 07       	cpc	r29, r24
    14b0:	21 f4       	brne	.+8      	; 0x14ba <usart_init_rs232+0x270>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    14b2:	60 e4       	ldi	r22, 0x40	; 64
    14b4:	85 e0       	ldi	r24, 0x05	; 5
    14b6:	2d dd       	rcall	.-1446   	; 0xf12 <sysclk_enable_module>
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    14b8:	07 c0       	rjmp	.+14     	; 0x14c8 <usart_init_rs232+0x27e>
    14ba:	c0 3b       	cpi	r28, 0xB0	; 176
    14bc:	e4 e0       	ldi	r30, 0x04	; 4
    14be:	de 07       	cpc	r29, r30
    14c0:	19 f4       	brne	.+6      	; 0x14c8 <usart_init_rs232+0x27e>
    14c2:	60 e4       	ldi	r22, 0x40	; 64
    14c4:	86 e0       	ldi	r24, 0x06	; 6
    14c6:	25 dd       	rcall	.-1462   	; 0xf12 <sysclk_enable_module>
    14c8:	8d 81       	ldd	r24, Y+5	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    14ca:	8f 73       	andi	r24, 0x3F	; 63
    14cc:	8d 83       	std	Y+5, r24	; 0x05
    14ce:	f8 01       	movw	r30, r16
    14d0:	95 81       	ldd	r25, Z+5	; 0x05
    14d2:	84 81       	ldd	r24, Z+4	; 0x04
    14d4:	89 2b       	or	r24, r25
    14d6:	96 81       	ldd	r25, Z+6	; 0x06
    14d8:	91 11       	cpse	r25, r1
    14da:	98 e0       	ldi	r25, 0x08	; 8
    14dc:	89 2b       	or	r24, r25
    14de:	8d 83       	std	Y+5, r24	; 0x05
    14e0:	f8 01       	movw	r30, r16
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    14e2:	40 81       	ld	r20, Z
    14e4:	51 81       	ldd	r21, Z+1	; 0x01
    14e6:	62 81       	ldd	r22, Z+2	; 0x02
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    14e8:	73 81       	ldd	r23, Z+3	; 0x03
    14ea:	00 e8       	ldi	r16, 0x80	; 128
    14ec:	14 e8       	ldi	r17, 0x84	; 132
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    14ee:	2e e1       	ldi	r18, 0x1E	; 30
    14f0:	30 e0       	ldi	r19, 0x00	; 0
    14f2:	ce 01       	movw	r24, r28
    14f4:	97 dd       	rcall	.-1234   	; 0x1024 <usart_set_baudrate>
    14f6:	9c 81       	ldd	r25, Y+4	; 0x04
    14f8:	98 60       	ori	r25, 0x08	; 8
    14fa:	9c 83       	std	Y+4, r25	; 0x04
    14fc:	9c 81       	ldd	r25, Y+4	; 0x04
    14fe:	90 61       	ori	r25, 0x10	; 16
    1500:	9c 83       	std	Y+4, r25	; 0x04
    1502:	df 91       	pop	r29
    1504:	cf 91       	pop	r28
    1506:	1f 91       	pop	r17
    1508:	0f 91       	pop	r16
    150a:	08 95       	ret

0000150c <__portable_avr_delay_cycles>:
		case 5: port.PIN5CTRL |= PORT_OPC_PULLDOWN_gc;
		case 6: port.PIN6CTRL |= PORT_OPC_PULLDOWN_gc;
		case 7: port.PIN7CTRL |= PORT_OPC_PULLDOWN_gc;
		
	}
}
    150c:	04 c0       	rjmp	.+8      	; 0x1516 <__portable_avr_delay_cycles+0xa>
    150e:	61 50       	subi	r22, 0x01	; 1
    1510:	71 09       	sbc	r23, r1
    1512:	81 09       	sbc	r24, r1
    1514:	91 09       	sbc	r25, r1
    1516:	61 15       	cp	r22, r1
    1518:	71 05       	cpc	r23, r1
    151a:	81 05       	cpc	r24, r1
    151c:	91 05       	cpc	r25, r1
    151e:	b9 f7       	brne	.-18     	; 0x150e <__portable_avr_delay_cycles+0x2>
    1520:	08 95       	ret

00001522 <usart_tx_at>:
    1522:	0f 93       	push	r16
    1524:	1f 93       	push	r17
    1526:	cf 93       	push	r28
    1528:	df 93       	push	r29
    152a:	eb 01       	movw	r28, r22
    152c:	68 81       	ld	r22, Y
    152e:	66 23       	and	r22, r22
    1530:	39 f0       	breq	.+14     	; 0x1540 <usart_tx_at+0x1e>
    1532:	8c 01       	movw	r16, r24
    1534:	21 96       	adiw	r28, 0x01	; 1
    1536:	c8 01       	movw	r24, r16
    1538:	6d dd       	rcall	.-1318   	; 0x1014 <usart_putchar>
    153a:	69 91       	ld	r22, Y+
    153c:	61 11       	cpse	r22, r1
    153e:	fb cf       	rjmp	.-10     	; 0x1536 <usart_tx_at+0x14>
    1540:	df 91       	pop	r29
    1542:	cf 91       	pop	r28
    1544:	1f 91       	pop	r17
    1546:	0f 91       	pop	r16
    1548:	08 95       	ret

0000154a <led_blink>:
    154a:	af 92       	push	r10
    154c:	bf 92       	push	r11
    154e:	cf 92       	push	r12
    1550:	df 92       	push	r13
    1552:	ef 92       	push	r14
    1554:	ff 92       	push	r15
    1556:	0f 93       	push	r16
    1558:	1f 93       	push	r17
    155a:	cf 93       	push	r28
    155c:	df 93       	push	r29
    155e:	e0 ec       	ldi	r30, 0xC0	; 192
    1560:	f7 e0       	ldi	r31, 0x07	; 7
    1562:	94 81       	ldd	r25, Z+4	; 0x04
    1564:	97 7f       	andi	r25, 0xF7	; 247
    1566:	94 83       	std	Z+4, r25	; 0x04
    1568:	88 23       	and	r24, r24
    156a:	09 f4       	brne	.+2      	; 0x156e <led_blink+0x24>
    156c:	4c c0       	rjmp	.+152    	; 0x1606 <led_blink+0xbc>
    156e:	28 ee       	ldi	r18, 0xE8	; 232
    1570:	33 e0       	ldi	r19, 0x03	; 3
    1572:	82 9f       	mul	r24, r18
    1574:	a0 01       	movw	r20, r0
    1576:	83 9f       	mul	r24, r19
    1578:	50 0d       	add	r21, r0
    157a:	11 24       	eor	r1, r1
    157c:	95 2f       	mov	r25, r21
    157e:	99 0f       	add	r25, r25
    1580:	99 0b       	sbc	r25, r25
    1582:	68 94       	set
    1584:	aa 24       	eor	r10, r10
    1586:	a7 f8       	bld	r10, 7
    1588:	0f 2e       	mov	r0, r31
    158a:	f4 e8       	ldi	r31, 0x84	; 132
    158c:	bf 2e       	mov	r11, r31
    158e:	f0 2d       	mov	r31, r0
    1590:	0f 2e       	mov	r0, r31
    1592:	fe e1       	ldi	r31, 0x1E	; 30
    1594:	cf 2e       	mov	r12, r31
    1596:	f0 2d       	mov	r31, r0
    1598:	d1 2c       	mov	r13, r1
    159a:	e1 2c       	mov	r14, r1
    159c:	f1 2c       	mov	r15, r1
    159e:	00 e0       	ldi	r16, 0x00	; 0
    15a0:	10 e0       	ldi	r17, 0x00	; 0
    15a2:	24 2f       	mov	r18, r20
    15a4:	35 2f       	mov	r19, r21
    15a6:	49 2f       	mov	r20, r25
    15a8:	59 2f       	mov	r21, r25
    15aa:	69 2f       	mov	r22, r25
    15ac:	79 2f       	mov	r23, r25
    15ae:	89 2f       	mov	r24, r25
    15b0:	d1 d6       	rcall	.+3490   	; 0x2354 <__muldi3>
    15b2:	0f 2e       	mov	r0, r31
    15b4:	f6 e0       	ldi	r31, 0x06	; 6
    15b6:	af 2e       	mov	r10, r31
    15b8:	f0 2d       	mov	r31, r0
    15ba:	b1 2c       	mov	r11, r1
    15bc:	c1 2c       	mov	r12, r1
    15be:	1d d7       	rcall	.+3642   	; 0x23fa <__udivdi3>
    15c0:	29 51       	subi	r18, 0x19	; 25
    15c2:	3c 4f       	sbci	r19, 0xFC	; 252
    15c4:	4f 4f       	sbci	r20, 0xFF	; 255
    15c6:	5f 4f       	sbci	r21, 0xFF	; 255
    15c8:	6f 4f       	sbci	r22, 0xFF	; 255
    15ca:	7f 4f       	sbci	r23, 0xFF	; 255
    15cc:	8f 4f       	sbci	r24, 0xFF	; 255
    15ce:	9f 4f       	sbci	r25, 0xFF	; 255
    15d0:	00 d6       	rcall	.+3072   	; 0x21d2 <__floatundisf>
    15d2:	20 e0       	ldi	r18, 0x00	; 0
    15d4:	30 e0       	ldi	r19, 0x00	; 0
    15d6:	4a e7       	ldi	r20, 0x7A	; 122
    15d8:	54 e4       	ldi	r21, 0x44	; 68
    15da:	59 d5       	rcall	.+2738   	; 0x208e <__divsf3>
    15dc:	c5 d5       	rcall	.+2954   	; 0x2168 <__fixunssfdi>
    15de:	02 2f       	mov	r16, r18
    15e0:	13 2f       	mov	r17, r19
    15e2:	d4 2f       	mov	r29, r20
    15e4:	c5 2f       	mov	r28, r21
    15e6:	62 2f       	mov	r22, r18
    15e8:	71 2f       	mov	r23, r17
    15ea:	8d 2f       	mov	r24, r29
    15ec:	9c 2f       	mov	r25, r28
    15ee:	8e df       	rcall	.-228    	; 0x150c <__portable_avr_delay_cycles>
    15f0:	e0 ec       	ldi	r30, 0xC0	; 192
    15f2:	f7 e0       	ldi	r31, 0x07	; 7
    15f4:	84 81       	ldd	r24, Z+4	; 0x04
    15f6:	88 60       	ori	r24, 0x08	; 8
    15f8:	84 83       	std	Z+4, r24	; 0x04
    15fa:	60 2f       	mov	r22, r16
    15fc:	71 2f       	mov	r23, r17
    15fe:	8d 2f       	mov	r24, r29
    1600:	9c 2f       	mov	r25, r28
    1602:	84 df       	rcall	.-248    	; 0x150c <__portable_avr_delay_cycles>
    1604:	0f c0       	rjmp	.+30     	; 0x1624 <led_blink+0xda>
    1606:	61 e0       	ldi	r22, 0x01	; 1
    1608:	70 e0       	ldi	r23, 0x00	; 0
    160a:	80 e0       	ldi	r24, 0x00	; 0
    160c:	90 e0       	ldi	r25, 0x00	; 0
    160e:	7e df       	rcall	.-260    	; 0x150c <__portable_avr_delay_cycles>
    1610:	e0 ec       	ldi	r30, 0xC0	; 192
    1612:	f7 e0       	ldi	r31, 0x07	; 7
    1614:	84 81       	ldd	r24, Z+4	; 0x04
    1616:	88 60       	ori	r24, 0x08	; 8
    1618:	84 83       	std	Z+4, r24	; 0x04
    161a:	61 e0       	ldi	r22, 0x01	; 1
    161c:	70 e0       	ldi	r23, 0x00	; 0
    161e:	80 e0       	ldi	r24, 0x00	; 0
    1620:	90 e0       	ldi	r25, 0x00	; 0
    1622:	74 df       	rcall	.-280    	; 0x150c <__portable_avr_delay_cycles>
    1624:	df 91       	pop	r29
    1626:	cf 91       	pop	r28
    1628:	1f 91       	pop	r17
    162a:	0f 91       	pop	r16
    162c:	ff 90       	pop	r15
    162e:	ef 90       	pop	r14
    1630:	df 90       	pop	r13
    1632:	cf 90       	pop	r12
    1634:	bf 90       	pop	r11
    1636:	af 90       	pop	r10
    1638:	08 95       	ret

0000163a <at_timeout_start>:
    163a:	e0 e0       	ldi	r30, 0x00	; 0
    163c:	f8 e0       	ldi	r31, 0x08	; 8
    163e:	86 a3       	std	Z+38, r24	; 0x26
    1640:	97 a3       	std	Z+39, r25	; 0x27
    1642:	84 85       	ldd	r24, Z+12	; 0x0c
    1644:	81 60       	ori	r24, 0x01	; 1
    1646:	84 87       	std	Z+12, r24	; 0x0c
    1648:	10 a2       	std	Z+32, r1	; 0x20
    164a:	11 a2       	std	Z+33, r1	; 0x21
    164c:	78 94       	sei
    164e:	08 95       	ret

00001650 <at_timeout_stop>:
    1650:	f8 94       	cli
    1652:	e0 e0       	ldi	r30, 0x00	; 0
    1654:	f8 e0       	ldi	r31, 0x08	; 8
    1656:	84 85       	ldd	r24, Z+12	; 0x0c
    1658:	81 60       	ori	r24, 0x01	; 1
    165a:	84 87       	std	Z+12, r24	; 0x0c
    165c:	08 95       	ret

0000165e <usart_rx_at>:
    165e:	cf 93       	push	r28
    1660:	df 93       	push	r29
    1662:	ec 01       	movw	r28, r24
    1664:	cb 01       	movw	r24, r22
    1666:	e9 df       	rcall	.-46     	; 0x163a <at_timeout_start>
    1668:	89 81       	ldd	r24, Y+1	; 0x01
    166a:	90 91 12 22 	lds	r25, 0x2212	; 0x802212 <status_at_timeout>
    166e:	88 23       	and	r24, r24
    1670:	2c f0       	brlt	.+10     	; 0x167c <usart_rx_at+0x1e>
    1672:	81 e0       	ldi	r24, 0x01	; 1
    1674:	91 11       	cpse	r25, r1
    1676:	80 e0       	ldi	r24, 0x00	; 0
    1678:	81 11       	cpse	r24, r1
    167a:	f6 cf       	rjmp	.-20     	; 0x1668 <usart_rx_at+0xa>
    167c:	e9 df       	rcall	.-46     	; 0x1650 <at_timeout_stop>
    167e:	88 81       	ld	r24, Y
    1680:	df 91       	pop	r29
    1682:	cf 91       	pop	r28
    1684:	08 95       	ret

00001686 <at_response>:
    1686:	af 92       	push	r10
    1688:	bf 92       	push	r11
    168a:	cf 92       	push	r12
    168c:	df 92       	push	r13
    168e:	ef 92       	push	r14
    1690:	ff 92       	push	r15
    1692:	0f 93       	push	r16
    1694:	1f 93       	push	r17
    1696:	cf 93       	push	r28
    1698:	df 93       	push	r29
    169a:	cd b7       	in	r28, 0x3d	; 61
    169c:	de b7       	in	r29, 0x3e	; 62
    169e:	e2 97       	sbiw	r28, 0x32	; 50
    16a0:	cd bf       	out	0x3d, r28	; 61
    16a2:	de bf       	out	0x3e, r29	; 62
    16a4:	6c 01       	movw	r12, r24
    16a6:	10 92 12 22 	sts	0x2212, r1	; 0x802212 <status_at_timeout>
    16aa:	90 91 12 22 	lds	r25, 0x2212	; 0x802212 <status_at_timeout>
    16ae:	91 11       	cpse	r25, r1
    16b0:	48 c0       	rjmp	.+144    	; 0x1742 <at_response+0xbc>
    16b2:	5b 01       	movw	r10, r22
    16b4:	ee 24       	eor	r14, r14
    16b6:	e3 94       	inc	r14
    16b8:	f1 2c       	mov	r15, r1
    16ba:	01 c0       	rjmp	.+2      	; 0x16be <at_response+0x38>
    16bc:	f9 2e       	mov	r15, r25
    16be:	0f 2d       	mov	r16, r15
    16c0:	10 e0       	ldi	r17, 0x00	; 0
    16c2:	b5 01       	movw	r22, r10
    16c4:	c6 01       	movw	r24, r12
    16c6:	cb df       	rcall	.-106    	; 0x165e <usart_rx_at>
    16c8:	e1 e0       	ldi	r30, 0x01	; 1
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	ec 0f       	add	r30, r28
    16ce:	fd 1f       	adc	r31, r29
    16d0:	e0 0f       	add	r30, r16
    16d2:	f1 1f       	adc	r31, r17
    16d4:	80 83       	st	Z, r24
    16d6:	ef ef       	ldi	r30, 0xFF	; 255
    16d8:	ff ef       	ldi	r31, 0xFF	; 255
    16da:	ec 0f       	add	r30, r28
    16dc:	fd 1f       	adc	r31, r29
    16de:	e0 0f       	add	r30, r16
    16e0:	f1 1f       	adc	r31, r17
    16e2:	91 e0       	ldi	r25, 0x01	; 1
    16e4:	20 81       	ld	r18, Z
    16e6:	2a 33       	cpi	r18, 0x3A	; 58
    16e8:	09 f0       	breq	.+2      	; 0x16ec <at_response+0x66>
    16ea:	90 e0       	ldi	r25, 0x00	; 0
    16ec:	99 23       	and	r25, r25
    16ee:	71 f0       	breq	.+28     	; 0x170c <at_response+0x86>
    16f0:	fe 01       	movw	r30, r28
    16f2:	e0 0f       	add	r30, r16
    16f4:	f1 1f       	adc	r31, r17
    16f6:	91 e0       	ldi	r25, 0x01	; 1
    16f8:	20 81       	ld	r18, Z
    16fa:	20 32       	cpi	r18, 0x20	; 32
    16fc:	09 f0       	breq	.+2      	; 0x1700 <at_response+0x7a>
    16fe:	90 e0       	ldi	r25, 0x00	; 0
    1700:	99 23       	and	r25, r25
    1702:	21 f0       	breq	.+8      	; 0x170c <at_response+0x86>
    1704:	80 53       	subi	r24, 0x30	; 48
    1706:	8a 30       	cpi	r24, 0x0A	; 10
    1708:	08 f4       	brcc	.+2      	; 0x170c <at_response+0x86>
    170a:	e8 2e       	mov	r14, r24
    170c:	91 e0       	ldi	r25, 0x01	; 1
    170e:	9f 0d       	add	r25, r15
    1710:	80 91 12 22 	lds	r24, 0x2212	; 0x802212 <status_at_timeout>
    1714:	88 23       	and	r24, r24
    1716:	91 f2       	breq	.-92     	; 0x16bc <at_response+0x36>
    1718:	99 23       	and	r25, r25
    171a:	a9 f0       	breq	.+42     	; 0x1746 <at_response+0xc0>
    171c:	ce 01       	movw	r24, r28
    171e:	01 96       	adiw	r24, 0x01	; 1
    1720:	6c 01       	movw	r12, r24
    1722:	0f 2d       	mov	r16, r15
    1724:	10 e0       	ldi	r17, 0x00	; 0
    1726:	0f 5f       	subi	r16, 0xFF	; 255
    1728:	1f 4f       	sbci	r17, 0xFF	; 255
    172a:	08 0f       	add	r16, r24
    172c:	19 1f       	adc	r17, r25
    172e:	f6 01       	movw	r30, r12
    1730:	61 91       	ld	r22, Z+
    1732:	6f 01       	movw	r12, r30
    1734:	80 ea       	ldi	r24, 0xA0	; 160
    1736:	9a e0       	ldi	r25, 0x0A	; 10
    1738:	6d dc       	rcall	.-1830   	; 0x1014 <usart_putchar>
    173a:	0c 15       	cp	r16, r12
    173c:	1d 05       	cpc	r17, r13
    173e:	b9 f7       	brne	.-18     	; 0x172e <at_response+0xa8>
    1740:	02 c0       	rjmp	.+4      	; 0x1746 <at_response+0xc0>
    1742:	ee 24       	eor	r14, r14
    1744:	e3 94       	inc	r14
    1746:	8e 2d       	mov	r24, r14
    1748:	e2 96       	adiw	r28, 0x32	; 50
    174a:	cd bf       	out	0x3d, r28	; 61
    174c:	de bf       	out	0x3e, r29	; 62
    174e:	df 91       	pop	r29
    1750:	cf 91       	pop	r28
    1752:	1f 91       	pop	r17
    1754:	0f 91       	pop	r16
    1756:	ff 90       	pop	r15
    1758:	ef 90       	pop	r14
    175a:	df 90       	pop	r13
    175c:	cf 90       	pop	r12
    175e:	bf 90       	pop	r11
    1760:	af 90       	pop	r10
    1762:	08 95       	ret

00001764 <mqtt_packet>:
    1764:	4f 92       	push	r4
    1766:	5f 92       	push	r5
    1768:	6f 92       	push	r6
    176a:	7f 92       	push	r7
    176c:	8f 92       	push	r8
    176e:	9f 92       	push	r9
    1770:	af 92       	push	r10
    1772:	bf 92       	push	r11
    1774:	cf 92       	push	r12
    1776:	df 92       	push	r13
    1778:	ef 92       	push	r14
    177a:	ff 92       	push	r15
    177c:	0f 93       	push	r16
    177e:	1f 93       	push	r17
    1780:	cf 93       	push	r28
    1782:	df 93       	push	r29
    1784:	cd b7       	in	r28, 0x3d	; 61
    1786:	de b7       	in	r29, 0x3e	; 62
    1788:	cf 5f       	subi	r28, 0xFF	; 255
    178a:	d1 09       	sbc	r29, r1
    178c:	cd bf       	out	0x3d, r28	; 61
    178e:	de bf       	out	0x3e, r29	; 62
    1790:	f8 2e       	mov	r15, r24
    1792:	e9 2e       	mov	r14, r25
    1794:	81 e3       	ldi	r24, 0x31	; 49
    1796:	e8 e0       	ldi	r30, 0x08	; 8
    1798:	f0 e2       	ldi	r31, 0x20	; 32
    179a:	de 01       	movw	r26, r28
    179c:	11 96       	adiw	r26, 0x01	; 1
    179e:	01 90       	ld	r0, Z+
    17a0:	0d 92       	st	X+, r0
    17a2:	8a 95       	dec	r24
    17a4:	e1 f7       	brne	.-8      	; 0x179e <mqtt_packet+0x3a>
    17a6:	c4 50       	subi	r28, 0x04	; 4
    17a8:	df 4f       	sbci	r29, 0xFF	; 255
    17aa:	18 82       	st	Y, r1
    17ac:	19 82       	std	Y+1, r1	; 0x01
    17ae:	cc 5f       	subi	r28, 0xFC	; 252
    17b0:	d0 40       	sbci	r29, 0x00	; 0
    17b2:	c2 50       	subi	r28, 0x02	; 2
    17b4:	df 4f       	sbci	r29, 0xFF	; 255
    17b6:	18 82       	st	Y, r1
    17b8:	19 82       	std	Y+1, r1	; 0x01
    17ba:	ce 5f       	subi	r28, 0xFE	; 254
    17bc:	d0 40       	sbci	r29, 0x00	; 0
    17be:	ef 2d       	mov	r30, r15
    17c0:	f9 2f       	mov	r31, r25
    17c2:	df 01       	movw	r26, r30
    17c4:	0d 90       	ld	r0, X+
    17c6:	00 20       	and	r0, r0
    17c8:	e9 f7       	brne	.-6      	; 0x17c4 <mqtt_packet+0x60>
    17ca:	11 97       	sbiw	r26, 0x01	; 1
    17cc:	8d 01       	movw	r16, r26
    17ce:	0e 1b       	sub	r16, r30
    17d0:	1f 0b       	sbc	r17, r31
    17d2:	85 e4       	ldi	r24, 0x45	; 69
    17d4:	90 e2       	ldi	r25, 0x20	; 32
    17d6:	88 87       	std	Y+8, r24	; 0x08
    17d8:	99 87       	std	Y+9, r25	; 0x09
    17da:	84 e1       	ldi	r24, 0x14	; 20
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	8e 87       	std	Y+14, r24	; 0x0e
    17e0:	9f 87       	std	Y+15, r25	; 0x0f
    17e2:	81 e0       	ldi	r24, 0x01	; 1
    17e4:	88 8b       	std	Y+16, r24	; 0x10
    17e6:	86 e6       	ldi	r24, 0x66	; 102
    17e8:	90 e2       	ldi	r25, 0x20	; 32
    17ea:	8e a3       	std	Y+38, r24	; 0x26
    17ec:	9f a3       	std	Y+39, r25	; 0x27
    17ee:	8c a7       	std	Y+44, r24	; 0x2c
    17f0:	9d a7       	std	Y+45, r25	; 0x2d
    17f2:	84 e0       	ldi	r24, 0x04	; 4
    17f4:	8f 83       	std	Y+7, r24	; 0x07
    17f6:	ae 01       	movw	r20, r28
    17f8:	4f 5f       	subi	r20, 0xFF	; 255
    17fa:	5f 4f       	sbci	r21, 0xFF	; 255
    17fc:	68 ec       	ldi	r22, 0xC8	; 200
    17fe:	70 e0       	ldi	r23, 0x00	; 0
    1800:	ce 01       	movw	r24, r28
    1802:	c2 96       	adiw	r24, 0x32	; 50
    1804:	08 d9       	rcall	.-3568   	; 0xa16 <MQTTSerialize_connect>
    1806:	3c 01       	movw	r6, r24
    1808:	8c e4       	ldi	r24, 0x4C	; 76
    180a:	90 e2       	ldi	r25, 0x20	; 32
    180c:	c6 50       	subi	r28, 0x06	; 6
    180e:	df 4f       	sbci	r29, 0xFF	; 255
    1810:	88 83       	st	Y, r24
    1812:	99 83       	std	Y+1, r25	; 0x01
    1814:	ca 5f       	subi	r28, 0xFA	; 250
    1816:	d0 40       	sbci	r29, 0x00	; 0
    1818:	0f 2e       	mov	r0, r31
    181a:	f8 ec       	ldi	r31, 0xC8	; 200
    181c:	4f 2e       	mov	r4, r31
    181e:	51 2c       	mov	r5, r1
    1820:	f0 2d       	mov	r31, r0
    1822:	b2 01       	movw	r22, r4
    1824:	66 19       	sub	r22, r6
    1826:	77 09       	sbc	r23, r7
    1828:	1f 93       	push	r17
    182a:	0f 93       	push	r16
    182c:	ef 92       	push	r14
    182e:	ff 92       	push	r15
    1830:	c6 50       	subi	r28, 0x06	; 6
    1832:	df 4f       	sbci	r29, 0xFF	; 255
    1834:	88 80       	ld	r8, Y
    1836:	ca 5f       	subi	r28, 0xFA	; 250
    1838:	d0 40       	sbci	r29, 0x00	; 0
    183a:	c5 50       	subi	r28, 0x05	; 5
    183c:	df 4f       	sbci	r29, 0xFF	; 255
    183e:	98 80       	ld	r9, Y
    1840:	cb 5f       	subi	r28, 0xFB	; 251
    1842:	d0 40       	sbci	r29, 0x00	; 0
    1844:	c4 50       	subi	r28, 0x04	; 4
    1846:	df 4f       	sbci	r29, 0xFF	; 255
    1848:	a8 80       	ld	r10, Y
    184a:	cc 5f       	subi	r28, 0xFC	; 252
    184c:	d0 40       	sbci	r29, 0x00	; 0
    184e:	c3 50       	subi	r28, 0x03	; 3
    1850:	df 4f       	sbci	r29, 0xFF	; 255
    1852:	b8 80       	ld	r11, Y
    1854:	cd 5f       	subi	r28, 0xFD	; 253
    1856:	d0 40       	sbci	r29, 0x00	; 0
    1858:	c2 50       	subi	r28, 0x02	; 2
    185a:	df 4f       	sbci	r29, 0xFF	; 255
    185c:	c8 80       	ld	r12, Y
    185e:	ce 5f       	subi	r28, 0xFE	; 254
    1860:	d0 40       	sbci	r29, 0x00	; 0
    1862:	c1 50       	subi	r28, 0x01	; 1
    1864:	df 4f       	sbci	r29, 0xFF	; 255
    1866:	d8 80       	ld	r13, Y
    1868:	cf 5f       	subi	r28, 0xFF	; 255
    186a:	d0 40       	sbci	r29, 0x00	; 0
    186c:	e1 2c       	mov	r14, r1
    186e:	f1 2c       	mov	r15, r1
    1870:	00 e0       	ldi	r16, 0x00	; 0
    1872:	20 e0       	ldi	r18, 0x00	; 0
    1874:	30 e0       	ldi	r19, 0x00	; 0
    1876:	40 e0       	ldi	r20, 0x00	; 0
    1878:	82 e3       	ldi	r24, 0x32	; 50
    187a:	90 e0       	ldi	r25, 0x00	; 0
    187c:	8c 0f       	add	r24, r28
    187e:	9d 1f       	adc	r25, r29
    1880:	86 0d       	add	r24, r6
    1882:	97 1d       	adc	r25, r7
    1884:	c3 da       	rcall	.-2682   	; 0xe0c <MQTTSerialize_publish>
    1886:	68 0e       	add	r6, r24
    1888:	79 1e       	adc	r7, r25
    188a:	b2 01       	movw	r22, r4
    188c:	66 19       	sub	r22, r6
    188e:	77 09       	sbc	r23, r7
    1890:	82 e3       	ldi	r24, 0x32	; 50
    1892:	90 e0       	ldi	r25, 0x00	; 0
    1894:	8c 0f       	add	r24, r28
    1896:	9d 1f       	adc	r25, r29
    1898:	86 0d       	add	r24, r6
    189a:	97 1d       	adc	r25, r7
    189c:	ae d9       	rcall	.-3236   	; 0xbfa <MQTTSerialize_disconnect>
    189e:	86 0d       	add	r24, r6
    18a0:	97 1d       	adc	r25, r7
    18a2:	0f 90       	pop	r0
    18a4:	0f 90       	pop	r0
    18a6:	0f 90       	pop	r0
    18a8:	0f 90       	pop	r0
    18aa:	18 16       	cp	r1, r24
    18ac:	19 06       	cpc	r1, r25
    18ae:	7c f4       	brge	.+30     	; 0x18ce <mqtt_packet+0x16a>
    18b0:	8e 01       	movw	r16, r28
    18b2:	0e 5c       	subi	r16, 0xCE	; 206
    18b4:	1f 4f       	sbci	r17, 0xFF	; 255
    18b6:	78 01       	movw	r14, r16
    18b8:	e8 0e       	add	r14, r24
    18ba:	f9 1e       	adc	r15, r25
    18bc:	f8 01       	movw	r30, r16
    18be:	61 91       	ld	r22, Z+
    18c0:	8f 01       	movw	r16, r30
    18c2:	80 ea       	ldi	r24, 0xA0	; 160
    18c4:	98 e0       	ldi	r25, 0x08	; 8
    18c6:	a6 db       	rcall	.-2228   	; 0x1014 <usart_putchar>
    18c8:	0e 15       	cp	r16, r14
    18ca:	1f 05       	cpc	r17, r15
    18cc:	b9 f7       	brne	.-18     	; 0x18bc <mqtt_packet+0x158>
    18ce:	63 eb       	ldi	r22, 0xB3	; 179
    18d0:	70 e2       	ldi	r23, 0x20	; 32
    18d2:	80 ea       	ldi	r24, 0xA0	; 160
    18d4:	98 e0       	ldi	r25, 0x08	; 8
    18d6:	9e db       	rcall	.-2244   	; 0x1014 <usart_putchar>
    18d8:	80 e0       	ldi	r24, 0x00	; 0
    18da:	90 e0       	ldi	r25, 0x00	; 0
    18dc:	c1 50       	subi	r28, 0x01	; 1
    18de:	df 4f       	sbci	r29, 0xFF	; 255
    18e0:	cd bf       	out	0x3d, r28	; 61
    18e2:	de bf       	out	0x3e, r29	; 62
    18e4:	df 91       	pop	r29
    18e6:	cf 91       	pop	r28
    18e8:	1f 91       	pop	r17
    18ea:	0f 91       	pop	r16
    18ec:	ff 90       	pop	r15
    18ee:	ef 90       	pop	r14
    18f0:	df 90       	pop	r13
    18f2:	cf 90       	pop	r12
    18f4:	bf 90       	pop	r11
    18f6:	af 90       	pop	r10
    18f8:	9f 90       	pop	r9
    18fa:	8f 90       	pop	r8
    18fc:	7f 90       	pop	r7
    18fe:	6f 90       	pop	r6
    1900:	5f 90       	pop	r5
    1902:	4f 90       	pop	r4
    1904:	08 95       	ret

00001906 <at_command_timeout_setup>:
    1906:	e0 e0       	ldi	r30, 0x00	; 0
    1908:	f8 e0       	ldi	r31, 0x08	; 8
    190a:	86 81       	ldd	r24, Z+6	; 0x06
    190c:	81 60       	ori	r24, 0x01	; 1
    190e:	86 83       	std	Z+6, r24	; 0x06
    1910:	87 e0       	ldi	r24, 0x07	; 7
    1912:	80 83       	st	Z, r24
    1914:	81 81       	ldd	r24, Z+1	; 0x01
    1916:	81 83       	std	Z+1, r24	; 0x01
    1918:	8c eb       	ldi	r24, 0xBC	; 188
    191a:	92 e0       	ldi	r25, 0x02	; 2
    191c:	86 a3       	std	Z+38, r24	; 0x26
    191e:	97 a3       	std	Z+39, r25	; 0x27
    1920:	08 95       	ret

00001922 <adc_result_average>:
    1922:	cf 92       	push	r12
    1924:	df 92       	push	r13
    1926:	ef 92       	push	r14
    1928:	ff 92       	push	r15
    192a:	0f 93       	push	r16
    192c:	1f 93       	push	r17
    192e:	cf 93       	push	r28
    1930:	df 93       	push	r29
    1932:	1f 92       	push	r1
    1934:	cd b7       	in	r28, 0x3d	; 61
    1936:	de b7       	in	r29, 0x3e	; 62
    1938:	28 2f       	mov	r18, r24
    193a:	0d b7       	in	r16, 0x3d	; 61
    193c:	1e b7       	in	r17, 0x3e	; 62
    193e:	90 e0       	ldi	r25, 0x00	; 0
    1940:	88 0f       	add	r24, r24
    1942:	99 1f       	adc	r25, r25
    1944:	4d b7       	in	r20, 0x3d	; 61
    1946:	5e b7       	in	r21, 0x3e	; 62
    1948:	48 1b       	sub	r20, r24
    194a:	59 0b       	sbc	r21, r25
    194c:	4d bf       	out	0x3d, r20	; 61
    194e:	5e bf       	out	0x3e, r21	; 62
    1950:	ad b7       	in	r26, 0x3d	; 61
    1952:	be b7       	in	r27, 0x3e	; 62
    1954:	11 96       	adiw	r26, 0x01	; 1
    1956:	22 23       	and	r18, r18
    1958:	f9 f0       	breq	.+62     	; 0x1998 <adc_result_average+0x76>
    195a:	c1 2c       	mov	r12, r1
    195c:	d1 2c       	mov	r13, r1
    195e:	76 01       	movw	r14, r12
    1960:	30 e0       	ldi	r19, 0x00	; 0
    1962:	e0 e0       	ldi	r30, 0x00	; 0
    1964:	f2 e0       	ldi	r31, 0x02	; 2
    1966:	81 e0       	ldi	r24, 0x01	; 1
    1968:	9f b7       	in	r25, 0x3f	; 63
    196a:	99 83       	std	Y+1, r25	; 0x01
    196c:	f8 94       	cli
    196e:	49 81       	ldd	r20, Y+1	; 0x01
    1970:	90 81       	ld	r25, Z
    1972:	94 60       	ori	r25, 0x04	; 4
    1974:	90 83       	st	Z, r25
    1976:	4f bf       	out	0x3f, r20	; 63
    1978:	96 81       	ldd	r25, Z+6	; 0x06
    197a:	90 ff       	sbrs	r25, 0
    197c:	fd cf       	rjmp	.-6      	; 0x1978 <adc_result_average+0x56>
    197e:	86 83       	std	Z+6, r24	; 0x06
    1980:	44 a1       	ldd	r20, Z+36	; 0x24
    1982:	55 a1       	ldd	r21, Z+37	; 0x25
    1984:	4d 93       	st	X+, r20
    1986:	5d 93       	st	X+, r21
    1988:	c4 0e       	add	r12, r20
    198a:	d5 1e       	adc	r13, r21
    198c:	e1 1c       	adc	r14, r1
    198e:	f1 1c       	adc	r15, r1
    1990:	3f 5f       	subi	r19, 0xFF	; 255
    1992:	23 13       	cpse	r18, r19
    1994:	e9 cf       	rjmp	.-46     	; 0x1968 <adc_result_average+0x46>
    1996:	03 c0       	rjmp	.+6      	; 0x199e <adc_result_average+0x7c>
    1998:	c1 2c       	mov	r12, r1
    199a:	d1 2c       	mov	r13, r1
    199c:	76 01       	movw	r14, r12
    199e:	30 e0       	ldi	r19, 0x00	; 0
    19a0:	40 e0       	ldi	r20, 0x00	; 0
    19a2:	50 e0       	ldi	r21, 0x00	; 0
    19a4:	c7 01       	movw	r24, r14
    19a6:	b6 01       	movw	r22, r12
    19a8:	b3 d4       	rcall	.+2406   	; 0x2310 <__udivmodsi4>
    19aa:	c9 01       	movw	r24, r18
    19ac:	0d bf       	out	0x3d, r16	; 61
    19ae:	1e bf       	out	0x3e, r17	; 62
    19b0:	0f 90       	pop	r0
    19b2:	df 91       	pop	r29
    19b4:	cf 91       	pop	r28
    19b6:	1f 91       	pop	r17
    19b8:	0f 91       	pop	r16
    19ba:	ff 90       	pop	r15
    19bc:	ef 90       	pop	r14
    19be:	df 90       	pop	r13
    19c0:	cf 90       	pop	r12
    19c2:	08 95       	ret

000019c4 <controller_measure>:
    19c4:	0f 93       	push	r16
    19c6:	1f 93       	push	r17
    19c8:	cf 93       	push	r28
    19ca:	df 93       	push	r29
    19cc:	8b 01       	movw	r16, r22
    19ce:	a9 df       	rcall	.-174    	; 0x1922 <adc_result_average>
    19d0:	ec 01       	movw	r28, r24
    19d2:	df 93       	push	r29
    19d4:	8f 93       	push	r24
    19d6:	81 e6       	ldi	r24, 0x61	; 97
    19d8:	90 e2       	ldi	r25, 0x20	; 32
    19da:	9f 93       	push	r25
    19dc:	8f 93       	push	r24
    19de:	86 ea       	ldi	r24, 0xA6	; 166
    19e0:	91 e2       	ldi	r25, 0x21	; 33
    19e2:	9f 93       	push	r25
    19e4:	8f 93       	push	r24
    19e6:	b2 d5       	rcall	.+2916   	; 0x254c <sprintf>
    19e8:	66 ea       	ldi	r22, 0xA6	; 166
    19ea:	71 e2       	ldi	r23, 0x21	; 33
    19ec:	80 ea       	ldi	r24, 0xA0	; 160
    19ee:	9a e0       	ldi	r25, 0x0A	; 10
    19f0:	98 dd       	rcall	.-1232   	; 0x1522 <usart_tx_at>
    19f2:	f8 01       	movw	r30, r16
    19f4:	80 81       	ld	r24, Z
    19f6:	91 81       	ldd	r25, Z+1	; 0x01
    19f8:	9e 01       	movw	r18, r28
    19fa:	28 1b       	sub	r18, r24
    19fc:	39 0b       	sbc	r19, r25
    19fe:	c9 01       	movw	r24, r18
    1a00:	b9 01       	movw	r22, r18
    1a02:	99 23       	and	r25, r25
    1a04:	24 f4       	brge	.+8      	; 0x1a0e <controller_measure+0x4a>
    1a06:	66 27       	eor	r22, r22
    1a08:	77 27       	eor	r23, r23
    1a0a:	62 1b       	sub	r22, r18
    1a0c:	73 0b       	sbc	r23, r19
    1a0e:	f8 01       	movw	r30, r16
    1a10:	24 81       	ldd	r18, Z+4	; 0x04
    1a12:	35 81       	ldd	r19, Z+5	; 0x05
    1a14:	33 23       	and	r19, r19
    1a16:	1c f4       	brge	.+6      	; 0x1a1e <controller_measure+0x5a>
    1a18:	31 95       	neg	r19
    1a1a:	21 95       	neg	r18
    1a1c:	31 09       	sbc	r19, r1
    1a1e:	41 e0       	ldi	r20, 0x01	; 1
    1a20:	0f 90       	pop	r0
    1a22:	0f 90       	pop	r0
    1a24:	0f 90       	pop	r0
    1a26:	0f 90       	pop	r0
    1a28:	0f 90       	pop	r0
    1a2a:	0f 90       	pop	r0
    1a2c:	26 17       	cp	r18, r22
    1a2e:	37 07       	cpc	r19, r23
    1a30:	0c f0       	brlt	.+2      	; 0x1a34 <controller_measure+0x70>
    1a32:	40 e0       	ldi	r20, 0x00	; 0
    1a34:	44 23       	and	r20, r20
    1a36:	61 f0       	breq	.+24     	; 0x1a50 <controller_measure+0x8c>
    1a38:	21 e0       	ldi	r18, 0x01	; 1
    1a3a:	f8 01       	movw	r30, r16
    1a3c:	46 85       	ldd	r20, Z+14	; 0x0e
    1a3e:	57 85       	ldd	r21, Z+15	; 0x0f
    1a40:	45 2b       	or	r20, r21
    1a42:	09 f4       	brne	.+2      	; 0x1a46 <controller_measure+0x82>
    1a44:	20 e0       	ldi	r18, 0x00	; 0
    1a46:	22 23       	and	r18, r18
    1a48:	19 f0       	breq	.+6      	; 0x1a50 <controller_measure+0x8c>
    1a4a:	f8 01       	movw	r30, r16
    1a4c:	84 83       	std	Z+4, r24	; 0x04
    1a4e:	95 83       	std	Z+5, r25	; 0x05
    1a50:	f8 01       	movw	r30, r16
    1a52:	c0 83       	st	Z, r28
    1a54:	d1 83       	std	Z+1, r29	; 0x01
    1a56:	80 85       	ldd	r24, Z+8	; 0x08
    1a58:	91 85       	ldd	r25, Z+9	; 0x09
    1a5a:	c8 17       	cp	r28, r24
    1a5c:	d9 07       	cpc	r29, r25
    1a5e:	10 f4       	brcc	.+4      	; 0x1a64 <controller_measure+0xa0>
    1a60:	c0 87       	std	Z+8, r28	; 0x08
    1a62:	d1 87       	std	Z+9, r29	; 0x09
    1a64:	f8 01       	movw	r30, r16
    1a66:	82 85       	ldd	r24, Z+10	; 0x0a
    1a68:	93 85       	ldd	r25, Z+11	; 0x0b
    1a6a:	8c 17       	cp	r24, r28
    1a6c:	9d 07       	cpc	r25, r29
    1a6e:	10 f4       	brcc	.+4      	; 0x1a74 <controller_measure+0xb0>
    1a70:	c2 87       	std	Z+10, r28	; 0x0a
    1a72:	d3 87       	std	Z+11, r29	; 0x0b
    1a74:	ce 01       	movw	r24, r28
    1a76:	df 91       	pop	r29
    1a78:	cf 91       	pop	r28
    1a7a:	1f 91       	pop	r17
    1a7c:	0f 91       	pop	r16
    1a7e:	08 95       	ret

00001a80 <controller_tx>:
    1a80:	0f 93       	push	r16
    1a82:	1f 93       	push	r17
    1a84:	cf 93       	push	r28
    1a86:	df 93       	push	r29
    1a88:	ec 01       	movw	r28, r24
    1a8a:	4a e0       	ldi	r20, 0x0A	; 10
    1a8c:	6d e0       	ldi	r22, 0x0D	; 13
    1a8e:	72 e2       	ldi	r23, 0x22	; 34
    1a90:	8e 81       	ldd	r24, Y+6	; 0x06
    1a92:	9f 81       	ldd	r25, Y+7	; 0x07
    1a94:	38 d5       	rcall	.+2672   	; 0x2506 <__itoa_ncheck>
    1a96:	4a e0       	ldi	r20, 0x0A	; 10
    1a98:	68 e0       	ldi	r22, 0x08	; 8
    1a9a:	72 e2       	ldi	r23, 0x22	; 34
    1a9c:	88 85       	ldd	r24, Y+8	; 0x08
    1a9e:	99 85       	ldd	r25, Y+9	; 0x09
    1aa0:	32 d5       	rcall	.+2660   	; 0x2506 <__itoa_ncheck>
    1aa2:	4a e0       	ldi	r20, 0x0A	; 10
    1aa4:	63 e0       	ldi	r22, 0x03	; 3
    1aa6:	72 e2       	ldi	r23, 0x22	; 34
    1aa8:	8a 85       	ldd	r24, Y+10	; 0x0a
    1aaa:	9b 85       	ldd	r25, Y+11	; 0x0b
    1aac:	2c d5       	rcall	.+2648   	; 0x2506 <__itoa_ncheck>
    1aae:	4a e0       	ldi	r20, 0x0A	; 10
    1ab0:	6e ef       	ldi	r22, 0xFE	; 254
    1ab2:	71 e2       	ldi	r23, 0x21	; 33
    1ab4:	8c 81       	ldd	r24, Y+4	; 0x04
    1ab6:	9d 81       	ldd	r25, Y+5	; 0x05
    1ab8:	26 d5       	rcall	.+2636   	; 0x2506 <__itoa_ncheck>
    1aba:	18 82       	st	Y, r1
    1abc:	19 82       	std	Y+1, r1	; 0x01
    1abe:	1a 82       	std	Y+2, r1	; 0x02
    1ac0:	1b 82       	std	Y+3, r1	; 0x03
    1ac2:	1c 82       	std	Y+4, r1	; 0x04
    1ac4:	1d 82       	std	Y+5, r1	; 0x05
    1ac6:	1e 82       	std	Y+6, r1	; 0x06
    1ac8:	1f 82       	std	Y+7, r1	; 0x07
    1aca:	18 86       	std	Y+8, r1	; 0x08
    1acc:	19 86       	std	Y+9, r1	; 0x09
    1ace:	1a 86       	std	Y+10, r1	; 0x0a
    1ad0:	1b 86       	std	Y+11, r1	; 0x0b
    1ad2:	81 e1       	ldi	r24, 0x11	; 17
    1ad4:	80 93 fd 21 	sts	0x21FD, r24	; 0x8021fd <year>
    1ad8:	40 e1       	ldi	r20, 0x10	; 16
    1ada:	65 ef       	ldi	r22, 0xF5	; 245
    1adc:	71 e2       	ldi	r23, 0x21	; 33
    1ade:	81 e1       	ldi	r24, 0x11	; 17
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	11 d5       	rcall	.+2594   	; 0x2506 <__itoa_ncheck>
    1ae4:	86 e0       	ldi	r24, 0x06	; 6
    1ae6:	80 93 fc 21 	sts	0x21FC, r24	; 0x8021fc <month>
    1aea:	40 e1       	ldi	r20, 0x10	; 16
    1aec:	62 ef       	ldi	r22, 0xF2	; 242
    1aee:	71 e2       	ldi	r23, 0x21	; 33
    1af0:	86 e0       	ldi	r24, 0x06	; 6
    1af2:	90 e0       	ldi	r25, 0x00	; 0
    1af4:	08 d5       	rcall	.+2576   	; 0x2506 <__itoa_ncheck>
    1af6:	87 e0       	ldi	r24, 0x07	; 7
    1af8:	80 93 fb 21 	sts	0x21FB, r24	; 0x8021fb <day>
    1afc:	40 e1       	ldi	r20, 0x10	; 16
    1afe:	6f ee       	ldi	r22, 0xEF	; 239
    1b00:	71 e2       	ldi	r23, 0x21	; 33
    1b02:	87 e0       	ldi	r24, 0x07	; 7
    1b04:	90 e0       	ldi	r25, 0x00	; 0
    1b06:	ff d4       	rcall	.+2558   	; 0x2506 <__itoa_ncheck>
    1b08:	8d e0       	ldi	r24, 0x0D	; 13
    1b0a:	80 93 fa 21 	sts	0x21FA, r24	; 0x8021fa <hour>
    1b0e:	40 e1       	ldi	r20, 0x10	; 16
    1b10:	6c ee       	ldi	r22, 0xEC	; 236
    1b12:	71 e2       	ldi	r23, 0x21	; 33
    1b14:	8d e0       	ldi	r24, 0x0D	; 13
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	f6 d4       	rcall	.+2540   	; 0x2506 <__itoa_ncheck>
    1b1a:	80 91 f9 21 	lds	r24, 0x21F9	; 0x8021f9 <minute>
    1b1e:	8f 5f       	subi	r24, 0xFF	; 255
    1b20:	80 93 f9 21 	sts	0x21F9, r24	; 0x8021f9 <minute>
    1b24:	40 e1       	ldi	r20, 0x10	; 16
    1b26:	69 ee       	ldi	r22, 0xE9	; 233
    1b28:	71 e2       	ldi	r23, 0x21	; 33
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	ec d4       	rcall	.+2520   	; 0x2506 <__itoa_ncheck>
    1b2e:	10 92 f8 21 	sts	0x21F8, r1	; 0x8021f8 <second>
    1b32:	40 e1       	ldi	r20, 0x10	; 16
    1b34:	66 ee       	ldi	r22, 0xE6	; 230
    1b36:	71 e2       	ldi	r23, 0x21	; 33
    1b38:	80 e0       	ldi	r24, 0x00	; 0
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	e4 d4       	rcall	.+2504   	; 0x2506 <__itoa_ncheck>
    1b3e:	6d e0       	ldi	r22, 0x0D	; 13
    1b40:	72 e2       	ldi	r23, 0x22	; 34
    1b42:	86 ea       	ldi	r24, 0xA6	; 166
    1b44:	91 e2       	ldi	r25, 0x21	; 33
    1b46:	d8 d4       	rcall	.+2480   	; 0x24f8 <strcpy>
    1b48:	c6 ea       	ldi	r28, 0xA6	; 166
    1b4a:	d1 e2       	ldi	r29, 0x21	; 33
    1b4c:	fe 01       	movw	r30, r28
    1b4e:	01 90       	ld	r0, Z+
    1b50:	00 20       	and	r0, r0
    1b52:	e9 f7       	brne	.-6      	; 0x1b4e <controller_tx+0xce>
    1b54:	31 97       	sbiw	r30, 0x01	; 1
    1b56:	0c e2       	ldi	r16, 0x2C	; 44
    1b58:	10 e0       	ldi	r17, 0x00	; 0
    1b5a:	00 83       	st	Z, r16
    1b5c:	11 83       	std	Z+1, r17	; 0x01
    1b5e:	68 e0       	ldi	r22, 0x08	; 8
    1b60:	72 e2       	ldi	r23, 0x22	; 34
    1b62:	ce 01       	movw	r24, r28
    1b64:	be d4       	rcall	.+2428   	; 0x24e2 <strcat>
    1b66:	fe 01       	movw	r30, r28
    1b68:	01 90       	ld	r0, Z+
    1b6a:	00 20       	and	r0, r0
    1b6c:	e9 f7       	brne	.-6      	; 0x1b68 <controller_tx+0xe8>
    1b6e:	31 97       	sbiw	r30, 0x01	; 1
    1b70:	00 83       	st	Z, r16
    1b72:	11 83       	std	Z+1, r17	; 0x01
    1b74:	63 e0       	ldi	r22, 0x03	; 3
    1b76:	72 e2       	ldi	r23, 0x22	; 34
    1b78:	ce 01       	movw	r24, r28
    1b7a:	b3 d4       	rcall	.+2406   	; 0x24e2 <strcat>
    1b7c:	fe 01       	movw	r30, r28
    1b7e:	01 90       	ld	r0, Z+
    1b80:	00 20       	and	r0, r0
    1b82:	e9 f7       	brne	.-6      	; 0x1b7e <controller_tx+0xfe>
    1b84:	31 97       	sbiw	r30, 0x01	; 1
    1b86:	00 83       	st	Z, r16
    1b88:	11 83       	std	Z+1, r17	; 0x01
    1b8a:	6e ef       	ldi	r22, 0xFE	; 254
    1b8c:	71 e2       	ldi	r23, 0x21	; 33
    1b8e:	ce 01       	movw	r24, r28
    1b90:	a8 d4       	rcall	.+2384   	; 0x24e2 <strcat>
    1b92:	fe 01       	movw	r30, r28
    1b94:	01 90       	ld	r0, Z+
    1b96:	00 20       	and	r0, r0
    1b98:	e9 f7       	brne	.-6      	; 0x1b94 <controller_tx+0x114>
    1b9a:	31 97       	sbiw	r30, 0x01	; 1
    1b9c:	00 83       	st	Z, r16
    1b9e:	11 83       	std	Z+1, r17	; 0x01
    1ba0:	64 e6       	ldi	r22, 0x64	; 100
    1ba2:	70 e2       	ldi	r23, 0x20	; 32
    1ba4:	80 ea       	ldi	r24, 0xA0	; 160
    1ba6:	9a e0       	ldi	r25, 0x0A	; 10
    1ba8:	bc dc       	rcall	.-1672   	; 0x1522 <usart_tx_at>
    1baa:	68 81       	ld	r22, Y
    1bac:	66 23       	and	r22, r22
    1bae:	41 f0       	breq	.+16     	; 0x1bc0 <controller_tx+0x140>
    1bb0:	c7 ea       	ldi	r28, 0xA7	; 167
    1bb2:	d1 e2       	ldi	r29, 0x21	; 33
    1bb4:	80 ea       	ldi	r24, 0xA0	; 160
    1bb6:	9a e0       	ldi	r25, 0x0A	; 10
    1bb8:	2d da       	rcall	.-2982   	; 0x1014 <usart_putchar>
    1bba:	69 91       	ld	r22, Y+
    1bbc:	61 11       	cpse	r22, r1
    1bbe:	fa cf       	rjmp	.-12     	; 0x1bb4 <controller_tx+0x134>
    1bc0:	64 e6       	ldi	r22, 0x64	; 100
    1bc2:	70 e2       	ldi	r23, 0x20	; 32
    1bc4:	80 ea       	ldi	r24, 0xA0	; 160
    1bc6:	9a e0       	ldi	r25, 0x0A	; 10
    1bc8:	ac dc       	rcall	.-1704   	; 0x1522 <usart_tx_at>
    1bca:	df 91       	pop	r29
    1bcc:	cf 91       	pop	r28
    1bce:	1f 91       	pop	r17
    1bd0:	0f 91       	pop	r16
    1bd2:	08 95       	ret

00001bd4 <reset_tx_data>:
    1bd4:	fc 01       	movw	r30, r24
    1bd6:	10 82       	st	Z, r1
    1bd8:	11 82       	std	Z+1, r1	; 0x01
    1bda:	12 82       	std	Z+2, r1	; 0x02
    1bdc:	13 82       	std	Z+3, r1	; 0x03
    1bde:	14 82       	std	Z+4, r1	; 0x04
    1be0:	15 82       	std	Z+5, r1	; 0x05
    1be2:	16 82       	std	Z+6, r1	; 0x06
    1be4:	17 82       	std	Z+7, r1	; 0x07
    1be6:	8f ef       	ldi	r24, 0xFF	; 255
    1be8:	9f ef       	ldi	r25, 0xFF	; 255
    1bea:	80 87       	std	Z+8, r24	; 0x08
    1bec:	91 87       	std	Z+9, r25	; 0x09
    1bee:	12 86       	std	Z+10, r1	; 0x0a
    1bf0:	13 86       	std	Z+11, r1	; 0x0b
    1bf2:	16 86       	std	Z+14, r1	; 0x0e
    1bf4:	17 86       	std	Z+15, r1	; 0x0f
    1bf6:	08 95       	ret

00001bf8 <radio_pins_init>:

void radio_pins_init(void) {
    1bf8:	cf 93       	push	r28
    1bfa:	df 93       	push	r29
	
	//PWRKEY and startup sequence.
	PWRKEY_PORT.DIR |= (1<<PWRKEY_PIN); //reset pin
    1bfc:	c0 e8       	ldi	r28, 0x80	; 128
    1bfe:	d6 e0       	ldi	r29, 0x06	; 6
    1c00:	88 81       	ld	r24, Y
    1c02:	80 64       	ori	r24, 0x40	; 64
    1c04:	88 83       	st	Y, r24
	PWRKEY_PORT.OUT &= ~(1<<PWRKEY_PIN); //reset
    1c06:	8c 81       	ldd	r24, Y+4	; 0x04
    1c08:	8f 7b       	andi	r24, 0xBF	; 191
    1c0a:	8c 83       	std	Y+4, r24	; 0x04
	delay_ms(1); //wait for battery voltage to settle.
    1c0c:	6e e4       	ldi	r22, 0x4E	; 78
    1c0e:	71 e0       	ldi	r23, 0x01	; 1
    1c10:	80 e0       	ldi	r24, 0x00	; 0
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	7b dc       	rcall	.-1802   	; 0x150c <__portable_avr_delay_cycles>
	PWRKEY_PORT.OUT |= (1<<PWRKEY_PIN); //reset of radio
    1c16:	8c 81       	ldd	r24, Y+4	; 0x04
    1c18:	80 64       	ori	r24, 0x40	; 64
    1c1a:	8c 83       	std	Y+4, r24	; 0x04
	delay_ms(100); //boot time, 100ms recommended for m95
    1c1c:	66 e3       	ldi	r22, 0x36	; 54
    1c1e:	72 e8       	ldi	r23, 0x82	; 130
    1c20:	80 e0       	ldi	r24, 0x00	; 0
    1c22:	90 e0       	ldi	r25, 0x00	; 0
    1c24:	73 dc       	rcall	.-1818   	; 0x150c <__portable_avr_delay_cycles>
	PWRKEY_PORT.OUT &= ~(1<<PWRKEY_PIN);
    1c26:	8c 81       	ldd	r24, Y+4	; 0x04
    1c28:	8f 7b       	andi	r24, 0xBF	; 191
    1c2a:	8c 83       	std	Y+4, r24	; 0x04
	delay_ms(800); //time before m95 is running. There exist a status bit that might be useful to monitor.
    1c2c:	6b ea       	ldi	r22, 0xAB	; 171
    1c2e:	71 e1       	ldi	r23, 0x11	; 17
    1c30:	84 e0       	ldi	r24, 0x04	; 4
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	6b dc       	rcall	.-1834   	; 0x150c <__portable_avr_delay_cycles>
	delay_ms(400);
    1c36:	66 ed       	ldi	r22, 0xD6	; 214
    1c38:	78 e0       	ldi	r23, 0x08	; 8
    1c3a:	82 e0       	ldi	r24, 0x02	; 2
    1c3c:	90 e0       	ldi	r25, 0x00	; 0
    1c3e:	66 dc       	rcall	.-1844   	; 0x150c <__portable_avr_delay_cycles>
	PWRKEY_PORT.OUT |= (1<<PWRKEY_PIN); //normal level for this pin
    1c40:	8c 81       	ldd	r24, Y+4	; 0x04
    1c42:	80 64       	ori	r24, 0x40	; 64
    1c44:	8c 83       	std	Y+4, r24	; 0x04
	//////////////////////////////////////////////////////////////////////////////////////////////////////////
	
	//STATUS, NOT NEEDED AS NETLIGHT IS REQUIRED BEFORE SENDING COMMANDS.
	STATUS_PORT.DIR &= ~(1<<STATUS_PIN); //input
    1c46:	88 81       	ld	r24, Y
    1c48:	8f 77       	andi	r24, 0x7F	; 127
    1c4a:	88 83       	st	Y, r24
	//portctrl_setup(STATUS_PORT, STATUS_PIN); //should not be needed.
	
	//NETLIGHT. NOT AVAILABLE ON DEVELOPMENT BOARD, HAVE TO USE SW CALL TO CHECK FOR CONNECTION STATUS.
	//NETLIGHT_PORT.DIR &= ~(1<<NETLIGHT_PIN); //input
	
}
    1c4c:	df 91       	pop	r29
    1c4e:	cf 91       	pop	r28
    1c50:	08 95       	ret

00001c52 <radio_power_down>:

void radio_power_down(void) {
    1c52:	cf 93       	push	r28
    1c54:	df 93       	push	r29
	//power down
	PWRKEY_PORT.OUT &= ~(1<<PWRKEY_PIN);
    1c56:	c0 e8       	ldi	r28, 0x80	; 128
    1c58:	d6 e0       	ldi	r29, 0x06	; 6
    1c5a:	8c 81       	ldd	r24, Y+4	; 0x04
    1c5c:	8f 7b       	andi	r24, 0xBF	; 191
    1c5e:	8c 83       	std	Y+4, r24	; 0x04
	delay_s(1);
    1c60:	66 e1       	ldi	r22, 0x16	; 22
    1c62:	76 e1       	ldi	r23, 0x16	; 22
    1c64:	85 e0       	ldi	r24, 0x05	; 5
    1c66:	90 e0       	ldi	r25, 0x00	; 0
    1c68:	51 dc       	rcall	.-1886   	; 0x150c <__portable_avr_delay_cycles>
	PWRKEY_PORT.OUT |= (1<<PWRKEY_PIN); 
    1c6a:	8c 81       	ldd	r24, Y+4	; 0x04
    1c6c:	80 64       	ori	r24, 0x40	; 64
    1c6e:	8c 83       	std	Y+4, r24	; 0x04
	delay_s(1);
    1c70:	66 e1       	ldi	r22, 0x16	; 22
    1c72:	76 e1       	ldi	r23, 0x16	; 22
    1c74:	85 e0       	ldi	r24, 0x05	; 5
    1c76:	90 e0       	ldi	r25, 0x00	; 0
    1c78:	49 dc       	rcall	.-1902   	; 0x150c <__portable_avr_delay_cycles>
	PWRKEY_PORT.OUT &= ~(1<<PWRKEY_PIN);
    1c7a:	8c 81       	ldd	r24, Y+4	; 0x04
    1c7c:	8f 7b       	andi	r24, 0xBF	; 191
    1c7e:	8c 83       	std	Y+4, r24	; 0x04
}
    1c80:	df 91       	pop	r29
    1c82:	cf 91       	pop	r28
    1c84:	08 95       	ret

00001c86 <__vector_14>:

ISR(TCC0_OVF_vect) {
    1c86:	1f 92       	push	r1
    1c88:	0f 92       	push	r0
    1c8a:	0f b6       	in	r0, 0x3f	; 63
    1c8c:	0f 92       	push	r0
    1c8e:	11 24       	eor	r1, r1
    1c90:	08 b6       	in	r0, 0x38	; 56
    1c92:	0f 92       	push	r0
    1c94:	18 be       	out	0x38, r1	; 56
    1c96:	09 b6       	in	r0, 0x39	; 57
    1c98:	0f 92       	push	r0
    1c9a:	19 be       	out	0x39, r1	; 57
    1c9c:	0b b6       	in	r0, 0x3b	; 59
    1c9e:	0f 92       	push	r0
    1ca0:	1b be       	out	0x3b, r1	; 59
    1ca2:	2f 93       	push	r18
    1ca4:	3f 93       	push	r19
    1ca6:	4f 93       	push	r20
    1ca8:	5f 93       	push	r21
    1caa:	6f 93       	push	r22
    1cac:	7f 93       	push	r23
    1cae:	8f 93       	push	r24
    1cb0:	9f 93       	push	r25
    1cb2:	af 93       	push	r26
    1cb4:	bf 93       	push	r27
    1cb6:	ef 93       	push	r30
	at_timeout_stop();
    1cb8:	ff 93       	push	r31
	status_at_timeout = 1;
    1cba:	ca dc       	rcall	.-1644   	; 0x1650 <at_timeout_stop>
    1cbc:	81 e0       	ldi	r24, 0x01	; 1
    1cbe:	80 93 12 22 	sts	0x2212, r24	; 0x802212 <status_at_timeout>
}
    1cc2:	ff 91       	pop	r31
    1cc4:	ef 91       	pop	r30
    1cc6:	bf 91       	pop	r27
    1cc8:	af 91       	pop	r26
    1cca:	9f 91       	pop	r25
    1ccc:	8f 91       	pop	r24
    1cce:	7f 91       	pop	r23
    1cd0:	6f 91       	pop	r22
    1cd2:	5f 91       	pop	r21
    1cd4:	4f 91       	pop	r20
    1cd6:	3f 91       	pop	r19
    1cd8:	2f 91       	pop	r18
    1cda:	0f 90       	pop	r0
    1cdc:	0b be       	out	0x3b, r0	; 59
    1cde:	0f 90       	pop	r0
    1ce0:	09 be       	out	0x39, r0	; 57
    1ce2:	0f 90       	pop	r0
    1ce4:	08 be       	out	0x38, r0	; 56
    1ce6:	0f 90       	pop	r0
    1ce8:	0f be       	out	0x3f, r0	; 63
    1cea:	0f 90       	pop	r0
    1cec:	1f 90       	pop	r1
    1cee:	18 95       	reti

00001cf0 <__vector_10>:


ISR(RTC_OVF_vect)
{
    1cf0:	1f 92       	push	r1
    1cf2:	0f 92       	push	r0
    1cf4:	0f b6       	in	r0, 0x3f	; 63
    1cf6:	0f 92       	push	r0
    1cf8:	11 24       	eor	r1, r1
    1cfa:	08 b6       	in	r0, 0x38	; 56
    1cfc:	0f 92       	push	r0
    1cfe:	18 be       	out	0x38, r1	; 56
    1d00:	09 b6       	in	r0, 0x39	; 57
    1d02:	0f 92       	push	r0
    1d04:	19 be       	out	0x39, r1	; 57
    1d06:	0a b6       	in	r0, 0x3a	; 58
    1d08:	0f 92       	push	r0
    1d0a:	1a be       	out	0x3a, r1	; 58
    1d0c:	0b b6       	in	r0, 0x3b	; 59
    1d0e:	0f 92       	push	r0
    1d10:	1b be       	out	0x3b, r1	; 59
    1d12:	2f 93       	push	r18
    1d14:	3f 93       	push	r19
    1d16:	4f 93       	push	r20
    1d18:	5f 93       	push	r21
    1d1a:	6f 93       	push	r22
    1d1c:	7f 93       	push	r23
    1d1e:	8f 93       	push	r24
    1d20:	9f 93       	push	r25
    1d22:	af 93       	push	r26
    1d24:	bf 93       	push	r27
    1d26:	cf 93       	push	r28
    1d28:	df 93       	push	r29
    1d2a:	ef 93       	push	r30
    1d2c:	ff 93       	push	r31
	cli(); //disable interrupts. Other way of disabling and resetting?
    1d2e:	f8 94       	cli
	//rtc_data.counter_high++;
	
	//led_blink(1);
	
	
	if (controller_state == MEASURE)
    1d30:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <controller_state>
    1d34:	81 30       	cpi	r24, 0x01	; 1
    1d36:	c1 f4       	brne	.+48     	; 0x1d68 <__vector_10+0x78>
	{
		accu_data += controller_measure(9, &tx_data); //measure with averaging, and accumulate.
    1d38:	61 e2       	ldi	r22, 0x21	; 33
    1d3a:	72 e2       	ldi	r23, 0x22	; 34
    1d3c:	89 e0       	ldi	r24, 0x09	; 9
    1d3e:	42 de       	rcall	.-892    	; 0x19c4 <controller_measure>
    1d40:	40 91 13 22 	lds	r20, 0x2213	; 0x802213 <accu_data>
    1d44:	50 91 14 22 	lds	r21, 0x2214	; 0x802214 <accu_data+0x1>
    1d48:	60 91 15 22 	lds	r22, 0x2215	; 0x802215 <accu_data+0x2>
    1d4c:	70 91 16 22 	lds	r23, 0x2216	; 0x802216 <accu_data+0x3>
    1d50:	48 0f       	add	r20, r24
    1d52:	59 1f       	adc	r21, r25
    1d54:	61 1d       	adc	r22, r1
    1d56:	71 1d       	adc	r23, r1
    1d58:	40 93 13 22 	sts	0x2213, r20	; 0x802213 <accu_data>
    1d5c:	50 93 14 22 	sts	0x2214, r21	; 0x802214 <accu_data+0x1>
    1d60:	60 93 15 22 	sts	0x2215, r22	; 0x802215 <accu_data+0x2>
    1d64:	70 93 16 22 	sts	0x2216, r23	; 0x802216 <accu_data+0x3>
	}
	
	tx_data[POSITION_ACCU_CNT]++; //increase accumulation counter.
    1d68:	e1 e2       	ldi	r30, 0x21	; 33
    1d6a:	f2 e2       	ldi	r31, 0x22	; 34
    1d6c:	26 85       	ldd	r18, Z+14	; 0x0e
    1d6e:	37 85       	ldd	r19, Z+15	; 0x0f
    1d70:	2f 5f       	subi	r18, 0xFF	; 255
    1d72:	3f 4f       	sbci	r19, 0xFF	; 255
    1d74:	26 87       	std	Z+14, r18	; 0x0e
    1d76:	37 87       	std	Z+15, r19	; 0x0f
				
	if (tx_data[POSITION_ACCU_CNT] > (TAVG/TS)) //if accumulation limit is reached.
    1d78:	25 30       	cpi	r18, 0x05	; 5
    1d7a:	31 05       	cpc	r19, r1
    1d7c:	e0 f0       	brcs	.+56     	; 0x1db6 <__vector_10+0xc6>
	{
		tx_data[POSITION_AVG] = controller_calc_avg(accu_data, tx_data[POSITION_ACCU_CNT]); //calc and store average.
    1d7e:	ef 01       	movw	r28, r30
    1d80:	40 e0       	ldi	r20, 0x00	; 0
    1d82:	50 e0       	ldi	r21, 0x00	; 0
    1d84:	60 91 13 22 	lds	r22, 0x2213	; 0x802213 <accu_data>
    1d88:	70 91 14 22 	lds	r23, 0x2214	; 0x802214 <accu_data+0x1>
    1d8c:	80 91 15 22 	lds	r24, 0x2215	; 0x802215 <accu_data+0x2>
    1d90:	90 91 16 22 	lds	r25, 0x2216	; 0x802216 <accu_data+0x3>
    1d94:	bd d2       	rcall	.+1402   	; 0x2310 <__udivmodsi4>
    1d96:	2e 83       	std	Y+6, r18	; 0x06
    1d98:	3f 83       	std	Y+7, r19	; 0x07
				
		//reset parameters
		accu_data = 0;
    1d9a:	10 92 13 22 	sts	0x2213, r1	; 0x802213 <accu_data>
    1d9e:	10 92 14 22 	sts	0x2214, r1	; 0x802214 <accu_data+0x1>
    1da2:	10 92 15 22 	sts	0x2215, r1	; 0x802215 <accu_data+0x2>
    1da6:	10 92 16 22 	sts	0x2216, r1	; 0x802216 <accu_data+0x3>
		tx_data[POSITION_ACCU_CNT] = 0;
    1daa:	1e 86       	std	Y+14, r1	; 0x0e
    1dac:	1f 86       	std	Y+15, r1	; 0x0f
		
		controller_state = TX_DATA;
    1dae:	84 e0       	ldi	r24, 0x04	; 4
    1db0:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <controller_state>
    1db4:	04 c0       	rjmp	.+8      	; 0x1dbe <__vector_10+0xce>
		usart_tx_at(USART_SERIAL_EXAMPLE, transfer_data);
		usart_tx_at(USART_SERIAL_EXAMPLE, RESPONSE_HEADER);
		*/
	}
	
	if (controller_state == TX_DATA)
    1db6:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <controller_state>
    1dba:	84 30       	cpi	r24, 0x04	; 4
	{
		controller_tx(&tx_data);
    1dbc:	49 f4       	brne	.+18     	; 0x1dd0 <__vector_10+0xe0>
    1dbe:	81 e2       	ldi	r24, 0x21	; 33
		reset_tx_data(&tx_data);
    1dc0:	92 e2       	ldi	r25, 0x22	; 34
    1dc2:	5e de       	rcall	.-836    	; 0x1a80 <controller_tx>
    1dc4:	81 e2       	ldi	r24, 0x21	; 33
    1dc6:	92 e2       	ldi	r25, 0x22	; 34
		
		controller_state = MEASURE;
    1dc8:	05 df       	rcall	.-502    	; 0x1bd4 <reset_tx_data>
    1dca:	81 e0       	ldi	r24, 0x01	; 1
    1dcc:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <controller_state>
		
	}
	
	//usart_putchar(USART_SERIAL_EXAMPLE, 0x30+accu_data_cnt);
	//WRITE RTC value = 0!
	RTC.CNT = 0;
    1dd0:	10 92 08 04 	sts	0x0408, r1	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
    1dd4:	10 92 09 04 	sts	0x0409, r1	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
	sei(); //enable interrupt, go to sleep
}
    1dd8:	78 94       	sei
    1dda:	ff 91       	pop	r31
    1ddc:	ef 91       	pop	r30
    1dde:	df 91       	pop	r29
    1de0:	cf 91       	pop	r28
    1de2:	bf 91       	pop	r27
    1de4:	af 91       	pop	r26
    1de6:	9f 91       	pop	r25
    1de8:	8f 91       	pop	r24
    1dea:	7f 91       	pop	r23
    1dec:	6f 91       	pop	r22
    1dee:	5f 91       	pop	r21
    1df0:	4f 91       	pop	r20
    1df2:	3f 91       	pop	r19
    1df4:	2f 91       	pop	r18
    1df6:	0f 90       	pop	r0
    1df8:	0b be       	out	0x3b, r0	; 59
    1dfa:	0f 90       	pop	r0
    1dfc:	0a be       	out	0x3a, r0	; 58
    1dfe:	0f 90       	pop	r0
    1e00:	09 be       	out	0x39, r0	; 57
    1e02:	0f 90       	pop	r0
    1e04:	08 be       	out	0x38, r0	; 56
    1e06:	0f 90       	pop	r0
    1e08:	0f be       	out	0x3f, r0	; 63
    1e0a:	0f 90       	pop	r0
    1e0c:	1f 90       	pop	r1
    1e0e:	18 95       	reti

00001e10 <main>:


/*! \brief Main function.
 */
int main(void)
{
    1e10:	cf 93       	push	r28
    1e12:	df 93       	push	r29
    1e14:	cd b7       	in	r28, 0x3d	; 61
    1e16:	de b7       	in	r29, 0x3e	; 62
    1e18:	2b 97       	sbiw	r28, 0x0b	; 11
    1e1a:	cd bf       	out	0x3d, r28	; 61
    1e1c:	de bf       	out	0x3e, r29	; 62
		
	/* Initialize the board.
	 * The board-specific conf_board.h file contains the configuration of
	 * the board initialization.
	 */
	board_init();
    1e1e:	f8 94       	cli
	//pmic_init(); //needed for TC ASF code. Check if needed in real implementation.
	PMIC.CTRL = 0x01; //low level interrupt
    1e20:	ca d8       	rcall	.-3692   	; 0xfb6 <board_init>
    1e22:	ff 24       	eor	r15, r15
    1e24:	f3 94       	inc	r15
    1e26:	f0 92 a2 00 	sts	0x00A2, r15	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	//CLK.CTRL = 0x01; //2M
		
	
	
	//LED setup
	PORTQ.DIR |= (1<<3);
    1e2a:	00 ec       	ldi	r16, 0xC0	; 192
    1e2c:	17 e0       	ldi	r17, 0x07	; 7
    1e2e:	f8 01       	movw	r30, r16
    1e30:	80 81       	ld	r24, Z
    1e32:	88 60       	ori	r24, 0x08	; 8
	PORTQ.OUT |= (1<<3);
    1e34:	80 83       	st	Z, r24
    1e36:	84 81       	ldd	r24, Z+4	; 0x04
    1e38:	88 60       	ori	r24, 0x08	; 8

static void adc_init(void)
{
	struct adc_config adc_conf;
	struct adc_channel_config adcch_conf;
	adc_read_configuration(&ADC_LC, &adc_conf);
    1e3a:	84 83       	std	Z+4, r24	; 0x04
    1e3c:	be 01       	movw	r22, r28
    1e3e:	6f 5f       	subi	r22, 0xFF	; 255
    1e40:	7f 4f       	sbci	r23, 0xFF	; 255
    1e42:	80 e0       	ldi	r24, 0x00	; 0
    1e44:	92 e0       	ldi	r25, 0x02	; 2
    1e46:	0e 94 db 03 	call	0x7b6	; 0x7b6 <adc_read_configuration>
	adcch_read_configuration(&ADC_LC, ADC_LC_CH, &adcch_conf);
    1e4a:	ae 01       	movw	r20, r28
    1e4c:	48 5f       	subi	r20, 0xF8	; 248
    1e4e:	5f 4f       	sbci	r21, 0xFF	; 255
    1e50:	61 e0       	ldi	r22, 0x01	; 1
    1e52:	80 e0       	ldi	r24, 0x00	; 0
    1e54:	92 e0       	ldi	r25, 0x02	; 2
    1e56:	0e 94 5f 04 	call	0x8be	; 0x8be <adcch_read_configuration>
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
	conf->refctrl |= ref;
    1e5a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e5c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e5e:	8f 78       	andi	r24, 0x8F	; 143
    1e60:	80 61       	ori	r24, 0x10	; 16
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
    1e62:	8b 83       	std	Y+3, r24	; 0x03
    1e64:	89 2f       	mov	r24, r25
    1e66:	81 7e       	andi	r24, 0xE1	; 225
		conf->evctrl = ADC_EVACT_NONE_gc;
    1e68:	8a 83       	std	Y+2, r24	; 0x02
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
    1e6a:	1c 82       	std	Y+4, r1	; 0x04
    1e6c:	82 e0       	ldi	r24, 0x02	; 2
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    1e6e:	8d 83       	std	Y+5, r24	; 0x05
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    1e70:	f8 86       	std	Y+8, r15	; 0x08
	adc_set_conversion_parameters(&adc_conf, ADC_SIGN_OFF, ADC_RES_12, ADC_REF_VCC); //vdd/1,6 ~ 2V @ 3,3V.
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 1, 0);
	adc_set_clock_rate(&adc_conf, 200000UL);
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN0, ADCCH_NEG_NONE, 1);
	//adcch_set_input(&adcch_conf, ADCCH_POS_SCALED_VCC, ADCCH_NEG_NONE, 1);
	adc_write_configuration(&ADC_LC, &adc_conf);
    1e72:	19 86       	std	Y+9, r1	; 0x09
    1e74:	be 01       	movw	r22, r28
    1e76:	6f 5f       	subi	r22, 0xFF	; 255
    1e78:	7f 4f       	sbci	r23, 0xFF	; 255
    1e7a:	80 e0       	ldi	r24, 0x00	; 0
    1e7c:	92 e0       	ldi	r25, 0x02	; 2
    1e7e:	0e 94 75 03 	call	0x6ea	; 0x6ea <adc_write_configuration>
	adcch_write_configuration(&ADC_LC, ADC_LC_CH, &adcch_conf);
    1e82:	ae 01       	movw	r20, r28
    1e84:	48 5f       	subi	r20, 0xF8	; 248
    1e86:	5f 4f       	sbci	r21, 0xFF	; 255
    1e88:	61 e0       	ldi	r22, 0x01	; 1
    1e8a:	80 e0       	ldi	r24, 0x00	; 0
    1e8c:	92 e0       	ldi	r25, 0x02	; 2
    1e8e:	0e 94 14 04 	call	0x828	; 0x828 <adcch_write_configuration>
	PORTQ.DIR |= (1<<3);
	PORTQ.OUT |= (1<<3);
	
	//ADC setup
	adc_init();
	adc_enable(&ADC_LC); //Later??? By interrupt?
    1e92:	80 e0       	ldi	r24, 0x00	; 0
    1e94:	92 e0       	ldi	r25, 0x02	; 2
    1e96:	0e 94 61 01 	call	0x2c2	; 0x2c2 <adc_enable>
	};
	
	///////////////////////////////
	

	usart_init_rs232(USART_SERIAL_EXAMPLE, &USART_SERIAL_OPTIONS);
    1e9a:	60 e0       	ldi	r22, 0x00	; 0
    1e9c:	70 e2       	ldi	r23, 0x20	; 32
    1e9e:	80 ea       	ldi	r24, 0xA0	; 160
    1ea0:	9a e0       	ldi	r25, 0x0A	; 10
	
	usart_init_rs232(USART_SERIAL_SIM900, &USART_SERIAL_OPTIONS);
    1ea2:	d3 d9       	rcall	.-3162   	; 0x124a <usart_init_rs232>
    1ea4:	60 e0       	ldi	r22, 0x00	; 0
    1ea6:	70 e2       	ldi	r23, 0x20	; 32
	
	at_command_timeout_setup();
    1ea8:	80 ea       	ldi	r24, 0xA0	; 160
	
	//WDT setup
	
	
	//reset data
	reset_tx_data(&tx_data);
    1eaa:	98 e0       	ldi	r25, 0x08	; 8
    1eac:	ce d9       	rcall	.-3172   	; 0x124a <usart_init_rs232>
    1eae:	2b dd       	rcall	.-1450   	; 0x1906 <at_command_timeout_setup>
	
	//DEBUG M95
	sei();
	
	
	PORTQ.OUT &= ~(1<<3); //led on while waiting for status
    1eb0:	81 e2       	ldi	r24, 0x21	; 33
    1eb2:	92 e2       	ldi	r25, 0x22	; 34
    1eb4:	8f de       	rcall	.-738    	; 0x1bd4 <reset_tx_data>
    1eb6:	78 94       	sei
	radio_pins_init(); //initialize pins towards radio module. Wake up radio.
    1eb8:	f8 01       	movw	r30, r16
    1eba:	84 81       	ldd	r24, Z+4	; 0x04
	
	
	//wait for status
	while (!(STATUS_PORT.IN & (1<<STATUS_PIN)));
    1ebc:	87 7f       	andi	r24, 0xF7	; 247
    1ebe:	84 83       	std	Z+4, r24	; 0x04
    1ec0:	9b de       	rcall	.-714    	; 0x1bf8 <radio_pins_init>
    1ec2:	e0 e8       	ldi	r30, 0x80	; 128
    1ec4:	f6 e0       	ldi	r31, 0x06	; 6
	PORTQ.OUT |= (1<<3); //led off
    1ec6:	80 85       	ldd	r24, Z+8	; 0x08
    1ec8:	88 23       	and	r24, r24
    1eca:	ec f7       	brge	.-6      	; 0x1ec6 <main+0xb6>
    1ecc:	e0 ec       	ldi	r30, 0xC0	; 192
	}
	*/
	//usart_putchar(USART_SERIAL_EXAMPLE, mychar);
	
		
	usart_tx_at(USART_SERIAL_SIM900, AT_QISTAT); //return OK
    1ece:	f7 e0       	ldi	r31, 0x07	; 7
    1ed0:	84 81       	ldd	r24, Z+4	; 0x04
    1ed2:	88 60       	ori	r24, 0x08	; 8
    1ed4:	84 83       	std	Z+4, r24	; 0x04
    1ed6:	67 e6       	ldi	r22, 0x67	; 103
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1ed8:	70 e2       	ldi	r23, 0x20	; 32
    1eda:	80 ea       	ldi	r24, 0xA0	; 160
    1edc:	98 e0       	ldi	r25, 0x08	; 8
    1ede:	21 db       	rcall	.-2494   	; 0x1522 <usart_tx_at>
    1ee0:	6c eb       	ldi	r22, 0xBC	; 188
		
	//Wait for GSM network status
	mychar = 1;
 	while (mychar != 0)
 	{
		usart_tx_at(USART_SERIAL_SIM900, AT_QNSTATUS); //return +QNSTATUS: n, where 0 is ok.
    1ee2:	72 e0       	ldi	r23, 0x02	; 2
    1ee4:	80 ea       	ldi	r24, 0xA0	; 160
    1ee6:	98 e0       	ldi	r25, 0x08	; 8
    1ee8:	ce db       	rcall	.-2148   	; 0x1686 <at_response>
    1eea:	62 e7       	ldi	r22, 0x72	; 114
		mychar  = at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1eec:	70 e2       	ldi	r23, 0x20	; 32
    1eee:	80 ea       	ldi	r24, 0xA0	; 160
    1ef0:	98 e0       	ldi	r25, 0x08	; 8
    1ef2:	17 db       	rcall	.-2514   	; 0x1522 <usart_tx_at>
    1ef4:	6c eb       	ldi	r22, 0xBC	; 188
    1ef6:	72 e0       	ldi	r23, 0x02	; 2
		delay_s(1);
    1ef8:	80 ea       	ldi	r24, 0xA0	; 160
    1efa:	98 e0       	ldi	r25, 0x08	; 8
    1efc:	c4 db       	rcall	.-2168   	; 0x1686 <at_response>
    1efe:	18 2f       	mov	r17, r24
	usart_tx_at(USART_SERIAL_SIM900, AT_QISTAT); //return OK
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
		
	//Wait for GSM network status
	mychar = 1;
 	while (mychar != 0)
    1f00:	66 e1       	ldi	r22, 0x16	; 22
	//delay_s(2);
	
	//usart_tx_at(USART_SERIAL_SIM900, AT_QICLOSE); //return OK. Perhaps not needed if waking up from power down.
	//if (at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M)) {usart_tx_at(USART_SERIAL_EXAMPLE, RESPONSE_ERROR);}
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QISTAT); //return OK
    1f02:	76 e1       	ldi	r23, 0x16	; 22
    1f04:	85 e0       	ldi	r24, 0x05	; 5
    1f06:	90 e0       	ldi	r25, 0x00	; 0
    1f08:	01 db       	rcall	.-2558   	; 0x150c <__portable_avr_delay_cycles>
    1f0a:	11 11       	cpse	r17, r1
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1f0c:	ee cf       	rjmp	.-36     	; 0x1eea <main+0xda>
    1f0e:	67 e6       	ldi	r22, 0x67	; 103
    1f10:	70 e2       	ldi	r23, 0x20	; 32
    1f12:	80 ea       	ldi	r24, 0xA0	; 160
    1f14:	98 e0       	ldi	r25, 0x08	; 8
		
	
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QIFGCNT); //return OK
    1f16:	05 db       	rcall	.-2550   	; 0x1522 <usart_tx_at>
    1f18:	6c eb       	ldi	r22, 0xBC	; 188
    1f1a:	72 e0       	ldi	r23, 0x02	; 2
    1f1c:	80 ea       	ldi	r24, 0xA0	; 160
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1f1e:	98 e0       	ldi	r25, 0x08	; 8
    1f20:	b2 db       	rcall	.-2204   	; 0x1686 <at_response>
    1f22:	6f e7       	ldi	r22, 0x7F	; 127
    1f24:	70 e2       	ldi	r23, 0x20	; 32
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QICSGP); //return OK
    1f26:	80 ea       	ldi	r24, 0xA0	; 160
    1f28:	98 e0       	ldi	r25, 0x08	; 8
    1f2a:	fb da       	rcall	.-2570   	; 0x1522 <usart_tx_at>
    1f2c:	6c eb       	ldi	r22, 0xBC	; 188
    1f2e:	72 e0       	ldi	r23, 0x02	; 2
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1f30:	80 ea       	ldi	r24, 0xA0	; 160
    1f32:	98 e0       	ldi	r25, 0x08	; 8
    1f34:	a8 db       	rcall	.-2224   	; 0x1686 <at_response>
    1f36:	6d e8       	ldi	r22, 0x8D	; 141
    1f38:	70 e2       	ldi	r23, 0x20	; 32
	//delay_ms(300); //max response time 300ms.
	usart_tx_at(USART_SERIAL_SIM900, AT_QIMUX); //return OK
    1f3a:	80 ea       	ldi	r24, 0xA0	; 160
    1f3c:	98 e0       	ldi	r25, 0x08	; 8
    1f3e:	f1 da       	rcall	.-2590   	; 0x1522 <usart_tx_at>
    1f40:	6c eb       	ldi	r22, 0xBC	; 188
    1f42:	72 e0       	ldi	r23, 0x02	; 2
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1f44:	80 ea       	ldi	r24, 0xA0	; 160
    1f46:	98 e0       	ldi	r25, 0x08	; 8
    1f48:	9e db       	rcall	.-2244   	; 0x1686 <at_response>
    1f4a:	65 eb       	ldi	r22, 0xB5	; 181
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QIMODE); //return OK
    1f4c:	70 e2       	ldi	r23, 0x20	; 32
    1f4e:	80 ea       	ldi	r24, 0xA0	; 160
    1f50:	98 e0       	ldi	r25, 0x08	; 8
    1f52:	e7 da       	rcall	.-2610   	; 0x1522 <usart_tx_at>
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1f54:	6c eb       	ldi	r22, 0xBC	; 188
    1f56:	72 e0       	ldi	r23, 0x02	; 2
    1f58:	80 ea       	ldi	r24, 0xA0	; 160
    1f5a:	98 e0       	ldi	r25, 0x08	; 8
    1f5c:	94 db       	rcall	.-2264   	; 0x1686 <at_response>
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QIDNSIP); //return OK
    1f5e:	61 ec       	ldi	r22, 0xC1	; 193
    1f60:	70 e2       	ldi	r23, 0x20	; 32
    1f62:	80 ea       	ldi	r24, 0xA0	; 160
    1f64:	98 e0       	ldi	r25, 0x08	; 8
    1f66:	dd da       	rcall	.-2630   	; 0x1522 <usart_tx_at>
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1f68:	6c eb       	ldi	r22, 0xBC	; 188
    1f6a:	72 e0       	ldi	r23, 0x02	; 2
    1f6c:	80 ea       	ldi	r24, 0xA0	; 160
    1f6e:	98 e0       	ldi	r25, 0x08	; 8
    1f70:	8a db       	rcall	.-2284   	; 0x1686 <at_response>
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QIREGAPP); //return OK
    1f72:	6e ec       	ldi	r22, 0xCE	; 206
    1f74:	70 e2       	ldi	r23, 0x20	; 32
    1f76:	80 ea       	ldi	r24, 0xA0	; 160
    1f78:	98 e0       	ldi	r25, 0x08	; 8
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1f7a:	d3 da       	rcall	.-2650   	; 0x1522 <usart_tx_at>
    1f7c:	6c eb       	ldi	r22, 0xBC	; 188
    1f7e:	72 e0       	ldi	r23, 0x02	; 2
    1f80:	80 ea       	ldi	r24, 0xA0	; 160
	//delay_s(1);
	//usart_tx_at(USART_SERIAL_EXAMPLE, AT_QISTAT); //return OK
	usart_tx_at(USART_SERIAL_SIM900, AT_QISTAT); //return OK
    1f82:	98 e0       	ldi	r25, 0x08	; 8
    1f84:	80 db       	rcall	.-2304   	; 0x1686 <at_response>
    1f86:	6c ed       	ldi	r22, 0xDC	; 220
    1f88:	70 e2       	ldi	r23, 0x20	; 32
    1f8a:	80 ea       	ldi	r24, 0xA0	; 160
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1f8c:	98 e0       	ldi	r25, 0x08	; 8
    1f8e:	c9 da       	rcall	.-2670   	; 0x1522 <usart_tx_at>
    1f90:	6c eb       	ldi	r22, 0xBC	; 188
    1f92:	72 e0       	ldi	r23, 0x02	; 2
    1f94:	80 ea       	ldi	r24, 0xA0	; 160
	
	usart_tx_at(USART_SERIAL_SIM900, AT_QIACT); //return OK
    1f96:	98 e0       	ldi	r25, 0x08	; 8
    1f98:	76 db       	rcall	.-2324   	; 0x1686 <at_response>
    1f9a:	67 e6       	ldi	r22, 0x67	; 103
    1f9c:	70 e2       	ldi	r23, 0x20	; 32
    1f9e:	80 ea       	ldi	r24, 0xA0	; 160
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_20S);
    1fa0:	98 e0       	ldi	r25, 0x08	; 8
    1fa2:	bf da       	rcall	.-2690   	; 0x1522 <usart_tx_at>
    1fa4:	6c eb       	ldi	r22, 0xBC	; 188
    1fa6:	72 e0       	ldi	r23, 0x02	; 2
		
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QILOCIP); //return OK //fix response
    1fa8:	80 ea       	ldi	r24, 0xA0	; 160
    1faa:	98 e0       	ldi	r25, 0x08	; 8
    1fac:	6c db       	rcall	.-2344   	; 0x1686 <at_response>
    1fae:	69 ee       	ldi	r22, 0xE9	; 233
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1fb0:	70 e2       	ldi	r23, 0x20	; 32
    1fb2:	80 ea       	ldi	r24, 0xA0	; 160
    1fb4:	98 e0       	ldi	r25, 0x08	; 8
    1fb6:	b5 da       	rcall	.-2710   	; 0x1522 <usart_tx_at>
    1fb8:	60 e4       	ldi	r22, 0x40	; 64
// 		usart_tx_at(USART_SERIAL_SIM900, AT_QISTAT); //return OK
// 		mychar = at_response_num(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
	//}
	
	//usart_tx_at(USART_SERIAL_EXAMPLE, AT_QIOPEN); //return OK
	usart_tx_at(USART_SERIAL_SIM900, AT_QIOPEN); //return OK
    1fba:	7c e9       	ldi	r23, 0x9C	; 156
    1fbc:	80 ea       	ldi	r24, 0xA0	; 160
    1fbe:	98 e0       	ldi	r25, 0x08	; 8
    1fc0:	62 db       	rcall	.-2364   	; 0x1686 <at_response>
    1fc2:	63 ef       	ldi	r22, 0xF3	; 243
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_20S);
    1fc4:	70 e2       	ldi	r23, 0x20	; 32
    1fc6:	80 ea       	ldi	r24, 0xA0	; 160
    1fc8:	98 e0       	ldi	r25, 0x08	; 8
    1fca:	ab da       	rcall	.-2730   	; 0x1522 <usart_tx_at>
    1fcc:	6c eb       	ldi	r22, 0xBC	; 188
	//at_response_num(USART_SERIAL_SIM900, RESPONSE_TIME_20S);
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QISRVC); //return OK
    1fce:	72 e0       	ldi	r23, 0x02	; 2
    1fd0:	80 ea       	ldi	r24, 0xA0	; 160
    1fd2:	98 e0       	ldi	r25, 0x08	; 8
    1fd4:	58 db       	rcall	.-2384   	; 0x1686 <at_response>
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1fd6:	6f ef       	ldi	r22, 0xFF	; 255
    1fd8:	70 e2       	ldi	r23, 0x20	; 32
    1fda:	80 ea       	ldi	r24, 0xA0	; 160
    1fdc:	98 e0       	ldi	r25, 0x08	; 8
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QISTAT); //return OK
    1fde:	a1 da       	rcall	.-2750   	; 0x1522 <usart_tx_at>
    1fe0:	60 e4       	ldi	r22, 0x40	; 64
    1fe2:	7c e9       	ldi	r23, 0x9C	; 156
    1fe4:	80 ea       	ldi	r24, 0xA0	; 160
    1fe6:	98 e0       	ldi	r25, 0x08	; 8
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1fe8:	4e db       	rcall	.-2404   	; 0x1686 <at_response>
    1fea:	62 e2       	ldi	r22, 0x22	; 34
    1fec:	71 e2       	ldi	r23, 0x21	; 33
    1fee:	80 ea       	ldi	r24, 0xA0	; 160

	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QISTAT); //return OK
    1ff0:	98 e0       	ldi	r25, 0x08	; 8
    1ff2:	97 da       	rcall	.-2770   	; 0x1522 <usart_tx_at>
    1ff4:	6c eb       	ldi	r22, 0xBC	; 188
    1ff6:	72 e0       	ldi	r23, 0x02	; 2
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    1ff8:	80 ea       	ldi	r24, 0xA0	; 160
    1ffa:	98 e0       	ldi	r25, 0x08	; 8
    1ffc:	44 db       	rcall	.-2424   	; 0x1686 <at_response>
    1ffe:	67 e6       	ldi	r22, 0x67	; 103
    2000:	70 e2       	ldi	r23, 0x20	; 32
	
	usart_tx_at(USART_SERIAL_SIM900, AT_QISEND); //return OK
    2002:	80 ea       	ldi	r24, 0xA0	; 160
    2004:	98 e0       	ldi	r25, 0x08	; 8
    2006:	8d da       	rcall	.-2790   	; 0x1522 <usart_tx_at>
    2008:	6c eb       	ldi	r22, 0xBC	; 188
    200a:	72 e0       	ldi	r23, 0x02	; 2
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    200c:	80 ea       	ldi	r24, 0xA0	; 160
    200e:	98 e0       	ldi	r25, 0x08	; 8
    2010:	3a db       	rcall	.-2444   	; 0x1686 <at_response>
	//delay_s(1);
		
	char* AT_MESSAGE2 = "2213 10:33:22";
		
	mqtt_packet(AT_MESSAGE2);
    2012:	67 e6       	ldi	r22, 0x67	; 103
    2014:	70 e2       	ldi	r23, 0x20	; 32
    2016:	80 ea       	ldi	r24, 0xA0	; 160
    2018:	98 e0       	ldi	r25, 0x08	; 8
	delay_ms(300);
    201a:	83 da       	rcall	.-2810   	; 0x1522 <usart_tx_at>
    201c:	6c eb       	ldi	r22, 0xBC	; 188
    201e:	72 e0       	ldi	r23, 0x02	; 2
    2020:	80 ea       	ldi	r24, 0xA0	; 160
    2022:	98 e0       	ldi	r25, 0x08	; 8
    2024:	30 db       	rcall	.-2464   	; 0x1686 <at_response>
		
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, CTRL_Z); //return OK
    2026:	6f e2       	ldi	r22, 0x2F	; 47
    2028:	71 e2       	ldi	r23, 0x21	; 33
    202a:	80 ea       	ldi	r24, 0xA0	; 160
    202c:	98 e0       	ldi	r25, 0x08	; 8
    202e:	79 da       	rcall	.-2830   	; 0x1522 <usart_tx_at>
    2030:	6c eb       	ldi	r22, 0xBC	; 188
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    2032:	72 e0       	ldi	r23, 0x02	; 2
    2034:	80 ea       	ldi	r24, 0xA0	; 160
    2036:	98 e0       	ldi	r25, 0x08	; 8
    2038:	26 db       	rcall	.-2484   	; 0x1686 <at_response>
    203a:	8a e3       	ldi	r24, 0x3A	; 58
    203c:	91 e2       	ldi	r25, 0x21	; 33
	//delay_s(1);
	//usart_tx_at(USART_SERIAL_SIM900, AT_QISRVC); //return OK REMOVE?????????????
	//if (at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M)) {usart_tx_at(USART_SERIAL_EXAMPLE, RESPONSE_ERROR);}
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QICLOSE); //return OK
    203e:	92 db       	rcall	.-2268   	; 0x1764 <mqtt_packet>
    2040:	61 ea       	ldi	r22, 0xA1	; 161
    2042:	76 e8       	ldi	r23, 0x86	; 134
    2044:	81 e0       	ldi	r24, 0x01	; 1
    2046:	90 e0       	ldi	r25, 0x00	; 0
    2048:	61 da       	rcall	.-2878   	; 0x150c <__portable_avr_delay_cycles>
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_300M);
    204a:	68 e4       	ldi	r22, 0x48	; 72
    204c:	71 e2       	ldi	r23, 0x21	; 33
    204e:	80 ea       	ldi	r24, 0xA0	; 160
    2050:	98 e0       	ldi	r25, 0x08	; 8
    2052:	67 da       	rcall	.-2866   	; 0x1522 <usart_tx_at>
    2054:	6c eb       	ldi	r22, 0xBC	; 188
	//delay_s(1);
	usart_tx_at(USART_SERIAL_SIM900, AT_QIDEACT); //return OK
    2056:	72 e0       	ldi	r23, 0x02	; 2
    2058:	80 ea       	ldi	r24, 0xA0	; 160
    205a:	98 e0       	ldi	r25, 0x08	; 8
    205c:	14 db       	rcall	.-2520   	; 0x1686 <at_response>
    205e:	6a e4       	ldi	r22, 0x4A	; 74
    2060:	71 e2       	ldi	r23, 0x21	; 33
	at_response(USART_SERIAL_SIM900, RESPONSE_TIME_20S);
    2062:	80 ea       	ldi	r24, 0xA0	; 160
    2064:	98 e0       	ldi	r25, 0x08	; 8
    2066:	5d da       	rcall	.-2886   	; 0x1522 <usart_tx_at>
    2068:	6c eb       	ldi	r22, 0xBC	; 188
    206a:	72 e0       	ldi	r23, 0x02	; 2
    206c:	80 ea       	ldi	r24, 0xA0	; 160
	//delay_s(1);
	
	
	//radio power down
	radio_power_down();
    206e:	98 e0       	ldi	r25, 0x08	; 8
    2070:	0a db       	rcall	.-2540   	; 0x1686 <at_response>
	
	while (1)
	{
		
		led_blink(1);
    2072:	66 e5       	ldi	r22, 0x56	; 86
    2074:	71 e2       	ldi	r23, 0x21	; 33
    2076:	80 ea       	ldi	r24, 0xA0	; 160
    2078:	98 e0       	ldi	r25, 0x08	; 8
    207a:	53 da       	rcall	.-2906   	; 0x1522 <usart_tx_at>
    207c:	60 e4       	ldi	r22, 0x40	; 64
    207e:	7c e9       	ldi	r23, 0x9C	; 156
    2080:	80 ea       	ldi	r24, 0xA0	; 160
    2082:	98 e0       	ldi	r25, 0x08	; 8
    2084:	00 db       	rcall	.-2560   	; 0x1686 <at_response>
    2086:	e5 dd       	rcall	.-1078   	; 0x1c52 <radio_power_down>
    2088:	81 e0       	ldi	r24, 0x01	; 1
    208a:	5f da       	rcall	.-2882   	; 0x154a <led_blink>
    208c:	fd cf       	rjmp	.-6      	; 0x2088 <main+0x278>

0000208e <__divsf3>:
    208e:	0c d0       	rcall	.+24     	; 0x20a8 <__divsf3x>
    2090:	05 c1       	rjmp	.+522    	; 0x229c <__fp_round>
    2092:	fd d0       	rcall	.+506    	; 0x228e <__fp_pscB>
    2094:	40 f0       	brcs	.+16     	; 0x20a6 <__divsf3+0x18>
    2096:	f4 d0       	rcall	.+488    	; 0x2280 <__fp_pscA>
    2098:	30 f0       	brcs	.+12     	; 0x20a6 <__divsf3+0x18>
    209a:	21 f4       	brne	.+8      	; 0x20a4 <__divsf3+0x16>
    209c:	5f 3f       	cpi	r21, 0xFF	; 255
    209e:	19 f0       	breq	.+6      	; 0x20a6 <__divsf3+0x18>
    20a0:	d6 c0       	rjmp	.+428    	; 0x224e <__fp_inf>
    20a2:	51 11       	cpse	r21, r1
    20a4:	2f c1       	rjmp	.+606    	; 0x2304 <__fp_szero>
    20a6:	d9 c0       	rjmp	.+434    	; 0x225a <__fp_nan>

000020a8 <__divsf3x>:
    20a8:	0a d1       	rcall	.+532    	; 0x22be <__fp_split3>
    20aa:	98 f3       	brcs	.-26     	; 0x2092 <__divsf3+0x4>

000020ac <__divsf3_pse>:
    20ac:	99 23       	and	r25, r25
    20ae:	c9 f3       	breq	.-14     	; 0x20a2 <__divsf3+0x14>
    20b0:	55 23       	and	r21, r21
    20b2:	b1 f3       	breq	.-20     	; 0x20a0 <__divsf3+0x12>
    20b4:	95 1b       	sub	r25, r21
    20b6:	55 0b       	sbc	r21, r21
    20b8:	bb 27       	eor	r27, r27
    20ba:	aa 27       	eor	r26, r26
    20bc:	62 17       	cp	r22, r18
    20be:	73 07       	cpc	r23, r19
    20c0:	84 07       	cpc	r24, r20
    20c2:	38 f0       	brcs	.+14     	; 0x20d2 <__divsf3_pse+0x26>
    20c4:	9f 5f       	subi	r25, 0xFF	; 255
    20c6:	5f 4f       	sbci	r21, 0xFF	; 255
    20c8:	22 0f       	add	r18, r18
    20ca:	33 1f       	adc	r19, r19
    20cc:	44 1f       	adc	r20, r20
    20ce:	aa 1f       	adc	r26, r26
    20d0:	a9 f3       	breq	.-22     	; 0x20bc <__divsf3_pse+0x10>
    20d2:	33 d0       	rcall	.+102    	; 0x213a <__divsf3_pse+0x8e>
    20d4:	0e 2e       	mov	r0, r30
    20d6:	3a f0       	brmi	.+14     	; 0x20e6 <__divsf3_pse+0x3a>
    20d8:	e0 e8       	ldi	r30, 0x80	; 128
    20da:	30 d0       	rcall	.+96     	; 0x213c <__divsf3_pse+0x90>
    20dc:	91 50       	subi	r25, 0x01	; 1
    20de:	50 40       	sbci	r21, 0x00	; 0
    20e0:	e6 95       	lsr	r30
    20e2:	00 1c       	adc	r0, r0
    20e4:	ca f7       	brpl	.-14     	; 0x20d8 <__divsf3_pse+0x2c>
    20e6:	29 d0       	rcall	.+82     	; 0x213a <__divsf3_pse+0x8e>
    20e8:	fe 2f       	mov	r31, r30
    20ea:	27 d0       	rcall	.+78     	; 0x213a <__divsf3_pse+0x8e>
    20ec:	66 0f       	add	r22, r22
    20ee:	77 1f       	adc	r23, r23
    20f0:	88 1f       	adc	r24, r24
    20f2:	bb 1f       	adc	r27, r27
    20f4:	26 17       	cp	r18, r22
    20f6:	37 07       	cpc	r19, r23
    20f8:	48 07       	cpc	r20, r24
    20fa:	ab 07       	cpc	r26, r27
    20fc:	b0 e8       	ldi	r27, 0x80	; 128
    20fe:	09 f0       	breq	.+2      	; 0x2102 <__divsf3_pse+0x56>
    2100:	bb 0b       	sbc	r27, r27
    2102:	80 2d       	mov	r24, r0
    2104:	bf 01       	movw	r22, r30
    2106:	ff 27       	eor	r31, r31
    2108:	93 58       	subi	r25, 0x83	; 131
    210a:	5f 4f       	sbci	r21, 0xFF	; 255
    210c:	2a f0       	brmi	.+10     	; 0x2118 <__divsf3_pse+0x6c>
    210e:	9e 3f       	cpi	r25, 0xFE	; 254
    2110:	51 05       	cpc	r21, r1
    2112:	68 f0       	brcs	.+26     	; 0x212e <__divsf3_pse+0x82>
    2114:	9c c0       	rjmp	.+312    	; 0x224e <__fp_inf>
    2116:	f6 c0       	rjmp	.+492    	; 0x2304 <__fp_szero>
    2118:	5f 3f       	cpi	r21, 0xFF	; 255
    211a:	ec f3       	brlt	.-6      	; 0x2116 <__divsf3_pse+0x6a>
    211c:	98 3e       	cpi	r25, 0xE8	; 232
    211e:	dc f3       	brlt	.-10     	; 0x2116 <__divsf3_pse+0x6a>
    2120:	86 95       	lsr	r24
    2122:	77 95       	ror	r23
    2124:	67 95       	ror	r22
    2126:	b7 95       	ror	r27
    2128:	f7 95       	ror	r31
    212a:	9f 5f       	subi	r25, 0xFF	; 255
    212c:	c9 f7       	brne	.-14     	; 0x2120 <__divsf3_pse+0x74>
    212e:	88 0f       	add	r24, r24
    2130:	91 1d       	adc	r25, r1
    2132:	96 95       	lsr	r25
    2134:	87 95       	ror	r24
    2136:	97 f9       	bld	r25, 7
    2138:	08 95       	ret
    213a:	e1 e0       	ldi	r30, 0x01	; 1
    213c:	66 0f       	add	r22, r22
    213e:	77 1f       	adc	r23, r23
    2140:	88 1f       	adc	r24, r24
    2142:	bb 1f       	adc	r27, r27
    2144:	62 17       	cp	r22, r18
    2146:	73 07       	cpc	r23, r19
    2148:	84 07       	cpc	r24, r20
    214a:	ba 07       	cpc	r27, r26
    214c:	20 f0       	brcs	.+8      	; 0x2156 <__divsf3_pse+0xaa>
    214e:	62 1b       	sub	r22, r18
    2150:	73 0b       	sbc	r23, r19
    2152:	84 0b       	sbc	r24, r20
    2154:	ba 0b       	sbc	r27, r26
    2156:	ee 1f       	adc	r30, r30
    2158:	88 f7       	brcc	.-30     	; 0x213c <__divsf3_pse+0x90>
    215a:	e0 95       	com	r30
    215c:	08 95       	ret

0000215e <__fixsfdi>:
    215e:	be e3       	ldi	r27, 0x3E	; 62
    2160:	04 d0       	rcall	.+8      	; 0x216a <__fixunssfdi+0x2>
    2162:	08 f4       	brcc	.+2      	; 0x2166 <__fixsfdi+0x8>
    2164:	90 e8       	ldi	r25, 0x80	; 128
    2166:	08 95       	ret

00002168 <__fixunssfdi>:
    2168:	bf e3       	ldi	r27, 0x3F	; 63
    216a:	22 27       	eor	r18, r18
    216c:	33 27       	eor	r19, r19
    216e:	a9 01       	movw	r20, r18
    2170:	ae d0       	rcall	.+348    	; 0x22ce <__fp_splitA>
    2172:	58 f1       	brcs	.+86     	; 0x21ca <__fixunssfdi+0x62>
    2174:	9f 57       	subi	r25, 0x7F	; 127
    2176:	40 f1       	brcs	.+80     	; 0x21c8 <__fixunssfdi+0x60>
    2178:	b9 17       	cp	r27, r25
    217a:	38 f1       	brcs	.+78     	; 0x21ca <__fixunssfdi+0x62>
    217c:	bf e3       	ldi	r27, 0x3F	; 63
    217e:	b9 1b       	sub	r27, r25
    2180:	99 27       	eor	r25, r25
    2182:	b8 50       	subi	r27, 0x08	; 8
    2184:	3a f4       	brpl	.+14     	; 0x2194 <__fixunssfdi+0x2c>
    2186:	66 0f       	add	r22, r22
    2188:	77 1f       	adc	r23, r23
    218a:	88 1f       	adc	r24, r24
    218c:	99 1f       	adc	r25, r25
    218e:	b3 95       	inc	r27
    2190:	d2 f3       	brmi	.-12     	; 0x2186 <__fixunssfdi+0x1e>
    2192:	16 c0       	rjmp	.+44     	; 0x21c0 <__fixunssfdi+0x58>
    2194:	b8 50       	subi	r27, 0x08	; 8
    2196:	4a f0       	brmi	.+18     	; 0x21aa <__fixunssfdi+0x42>
    2198:	23 2f       	mov	r18, r19
    219a:	34 2f       	mov	r19, r20
    219c:	45 2f       	mov	r20, r21
    219e:	56 2f       	mov	r21, r22
    21a0:	67 2f       	mov	r22, r23
    21a2:	78 2f       	mov	r23, r24
    21a4:	88 27       	eor	r24, r24
    21a6:	b8 50       	subi	r27, 0x08	; 8
    21a8:	ba f7       	brpl	.-18     	; 0x2198 <__fixunssfdi+0x30>
    21aa:	b8 5f       	subi	r27, 0xF8	; 248
    21ac:	49 f0       	breq	.+18     	; 0x21c0 <__fixunssfdi+0x58>
    21ae:	86 95       	lsr	r24
    21b0:	77 95       	ror	r23
    21b2:	67 95       	ror	r22
    21b4:	57 95       	ror	r21
    21b6:	47 95       	ror	r20
    21b8:	37 95       	ror	r19
    21ba:	27 95       	ror	r18
    21bc:	ba 95       	dec	r27
    21be:	b9 f7       	brne	.-18     	; 0x21ae <__fixunssfdi+0x46>
    21c0:	0e f4       	brtc	.+2      	; 0x21c4 <__fixunssfdi+0x5c>
    21c2:	4e d0       	rcall	.+156    	; 0x2260 <__fp_negdi>
    21c4:	88 94       	clc
    21c6:	08 95       	ret
    21c8:	88 94       	clc
    21ca:	60 e0       	ldi	r22, 0x00	; 0
    21cc:	70 e0       	ldi	r23, 0x00	; 0
    21ce:	cb 01       	movw	r24, r22
    21d0:	08 95       	ret

000021d2 <__floatundisf>:
    21d2:	e8 94       	clt

000021d4 <__fp_di2sf>:
    21d4:	f9 2f       	mov	r31, r25
    21d6:	96 eb       	ldi	r25, 0xB6	; 182
    21d8:	ff 23       	and	r31, r31
    21da:	81 f0       	breq	.+32     	; 0x21fc <__fp_di2sf+0x28>
    21dc:	12 16       	cp	r1, r18
    21de:	13 06       	cpc	r1, r19
    21e0:	14 06       	cpc	r1, r20
    21e2:	44 0b       	sbc	r20, r20
    21e4:	93 95       	inc	r25
    21e6:	f6 95       	lsr	r31
    21e8:	87 95       	ror	r24
    21ea:	77 95       	ror	r23
    21ec:	67 95       	ror	r22
    21ee:	57 95       	ror	r21
    21f0:	40 40       	sbci	r20, 0x00	; 0
    21f2:	ff 23       	and	r31, r31
    21f4:	b9 f7       	brne	.-18     	; 0x21e4 <__fp_di2sf+0x10>
    21f6:	1b c0       	rjmp	.+54     	; 0x222e <__fp_di2sf+0x5a>
    21f8:	99 27       	eor	r25, r25
    21fa:	08 95       	ret
    21fc:	88 23       	and	r24, r24
    21fe:	51 f4       	brne	.+20     	; 0x2214 <__fp_di2sf+0x40>
    2200:	98 50       	subi	r25, 0x08	; 8
    2202:	d2 f7       	brpl	.-12     	; 0x21f8 <__fp_di2sf+0x24>
    2204:	87 2b       	or	r24, r23
    2206:	76 2f       	mov	r23, r22
    2208:	65 2f       	mov	r22, r21
    220a:	54 2f       	mov	r21, r20
    220c:	43 2f       	mov	r20, r19
    220e:	32 2f       	mov	r19, r18
    2210:	20 e0       	ldi	r18, 0x00	; 0
    2212:	b1 f3       	breq	.-20     	; 0x2200 <__fp_di2sf+0x2c>
    2214:	12 16       	cp	r1, r18
    2216:	13 06       	cpc	r1, r19
    2218:	14 06       	cpc	r1, r20
    221a:	44 0b       	sbc	r20, r20
    221c:	88 23       	and	r24, r24
    221e:	3a f0       	brmi	.+14     	; 0x222e <__fp_di2sf+0x5a>
    2220:	9a 95       	dec	r25
    2222:	44 0f       	add	r20, r20
    2224:	55 1f       	adc	r21, r21
    2226:	66 1f       	adc	r22, r22
    2228:	77 1f       	adc	r23, r23
    222a:	88 1f       	adc	r24, r24
    222c:	ca f7       	brpl	.-14     	; 0x2220 <__fp_di2sf+0x4c>
    222e:	55 23       	and	r21, r21
    2230:	4a f4       	brpl	.+18     	; 0x2244 <__fp_di2sf+0x70>
    2232:	44 0f       	add	r20, r20
    2234:	55 1f       	adc	r21, r21
    2236:	11 f4       	brne	.+4      	; 0x223c <__fp_di2sf+0x68>
    2238:	60 ff       	sbrs	r22, 0
    223a:	04 c0       	rjmp	.+8      	; 0x2244 <__fp_di2sf+0x70>
    223c:	6f 5f       	subi	r22, 0xFF	; 255
    223e:	7f 4f       	sbci	r23, 0xFF	; 255
    2240:	8f 4f       	sbci	r24, 0xFF	; 255
    2242:	9f 4f       	sbci	r25, 0xFF	; 255
    2244:	88 0f       	add	r24, r24
    2246:	96 95       	lsr	r25
    2248:	87 95       	ror	r24
    224a:	97 f9       	bld	r25, 7
    224c:	08 95       	ret

0000224e <__fp_inf>:
    224e:	97 f9       	bld	r25, 7
    2250:	9f 67       	ori	r25, 0x7F	; 127
    2252:	80 e8       	ldi	r24, 0x80	; 128
    2254:	70 e0       	ldi	r23, 0x00	; 0
    2256:	60 e0       	ldi	r22, 0x00	; 0
    2258:	08 95       	ret

0000225a <__fp_nan>:
    225a:	9f ef       	ldi	r25, 0xFF	; 255
    225c:	80 ec       	ldi	r24, 0xC0	; 192
    225e:	08 95       	ret

00002260 <__fp_negdi>:
    2260:	90 95       	com	r25
    2262:	80 95       	com	r24
    2264:	70 95       	com	r23
    2266:	60 95       	com	r22
    2268:	50 95       	com	r21
    226a:	40 95       	com	r20
    226c:	30 95       	com	r19
    226e:	21 95       	neg	r18
    2270:	3f 4f       	sbci	r19, 0xFF	; 255
    2272:	4f 4f       	sbci	r20, 0xFF	; 255
    2274:	5f 4f       	sbci	r21, 0xFF	; 255
    2276:	6f 4f       	sbci	r22, 0xFF	; 255
    2278:	7f 4f       	sbci	r23, 0xFF	; 255
    227a:	8f 4f       	sbci	r24, 0xFF	; 255
    227c:	9f 4f       	sbci	r25, 0xFF	; 255
    227e:	08 95       	ret

00002280 <__fp_pscA>:
    2280:	00 24       	eor	r0, r0
    2282:	0a 94       	dec	r0
    2284:	16 16       	cp	r1, r22
    2286:	17 06       	cpc	r1, r23
    2288:	18 06       	cpc	r1, r24
    228a:	09 06       	cpc	r0, r25
    228c:	08 95       	ret

0000228e <__fp_pscB>:
    228e:	00 24       	eor	r0, r0
    2290:	0a 94       	dec	r0
    2292:	12 16       	cp	r1, r18
    2294:	13 06       	cpc	r1, r19
    2296:	14 06       	cpc	r1, r20
    2298:	05 06       	cpc	r0, r21
    229a:	08 95       	ret

0000229c <__fp_round>:
    229c:	09 2e       	mov	r0, r25
    229e:	03 94       	inc	r0
    22a0:	00 0c       	add	r0, r0
    22a2:	11 f4       	brne	.+4      	; 0x22a8 <__fp_round+0xc>
    22a4:	88 23       	and	r24, r24
    22a6:	52 f0       	brmi	.+20     	; 0x22bc <__fp_round+0x20>
    22a8:	bb 0f       	add	r27, r27
    22aa:	40 f4       	brcc	.+16     	; 0x22bc <__fp_round+0x20>
    22ac:	bf 2b       	or	r27, r31
    22ae:	11 f4       	brne	.+4      	; 0x22b4 <__fp_round+0x18>
    22b0:	60 ff       	sbrs	r22, 0
    22b2:	04 c0       	rjmp	.+8      	; 0x22bc <__fp_round+0x20>
    22b4:	6f 5f       	subi	r22, 0xFF	; 255
    22b6:	7f 4f       	sbci	r23, 0xFF	; 255
    22b8:	8f 4f       	sbci	r24, 0xFF	; 255
    22ba:	9f 4f       	sbci	r25, 0xFF	; 255
    22bc:	08 95       	ret

000022be <__fp_split3>:
    22be:	57 fd       	sbrc	r21, 7
    22c0:	90 58       	subi	r25, 0x80	; 128
    22c2:	44 0f       	add	r20, r20
    22c4:	55 1f       	adc	r21, r21
    22c6:	59 f0       	breq	.+22     	; 0x22de <__fp_splitA+0x10>
    22c8:	5f 3f       	cpi	r21, 0xFF	; 255
    22ca:	71 f0       	breq	.+28     	; 0x22e8 <__fp_splitA+0x1a>
    22cc:	47 95       	ror	r20

000022ce <__fp_splitA>:
    22ce:	88 0f       	add	r24, r24
    22d0:	97 fb       	bst	r25, 7
    22d2:	99 1f       	adc	r25, r25
    22d4:	61 f0       	breq	.+24     	; 0x22ee <__fp_splitA+0x20>
    22d6:	9f 3f       	cpi	r25, 0xFF	; 255
    22d8:	79 f0       	breq	.+30     	; 0x22f8 <__fp_splitA+0x2a>
    22da:	87 95       	ror	r24
    22dc:	08 95       	ret
    22de:	12 16       	cp	r1, r18
    22e0:	13 06       	cpc	r1, r19
    22e2:	14 06       	cpc	r1, r20
    22e4:	55 1f       	adc	r21, r21
    22e6:	f2 cf       	rjmp	.-28     	; 0x22cc <__fp_split3+0xe>
    22e8:	46 95       	lsr	r20
    22ea:	f1 df       	rcall	.-30     	; 0x22ce <__fp_splitA>
    22ec:	08 c0       	rjmp	.+16     	; 0x22fe <__fp_splitA+0x30>
    22ee:	16 16       	cp	r1, r22
    22f0:	17 06       	cpc	r1, r23
    22f2:	18 06       	cpc	r1, r24
    22f4:	99 1f       	adc	r25, r25
    22f6:	f1 cf       	rjmp	.-30     	; 0x22da <__fp_splitA+0xc>
    22f8:	86 95       	lsr	r24
    22fa:	71 05       	cpc	r23, r1
    22fc:	61 05       	cpc	r22, r1
    22fe:	08 94       	sec
    2300:	08 95       	ret

00002302 <__fp_zero>:
    2302:	e8 94       	clt

00002304 <__fp_szero>:
    2304:	bb 27       	eor	r27, r27
    2306:	66 27       	eor	r22, r22
    2308:	77 27       	eor	r23, r23
    230a:	cb 01       	movw	r24, r22
    230c:	97 f9       	bld	r25, 7
    230e:	08 95       	ret

00002310 <__udivmodsi4>:
    2310:	a1 e2       	ldi	r26, 0x21	; 33
    2312:	1a 2e       	mov	r1, r26
    2314:	aa 1b       	sub	r26, r26
    2316:	bb 1b       	sub	r27, r27
    2318:	fd 01       	movw	r30, r26
    231a:	0d c0       	rjmp	.+26     	; 0x2336 <__udivmodsi4_ep>

0000231c <__udivmodsi4_loop>:
    231c:	aa 1f       	adc	r26, r26
    231e:	bb 1f       	adc	r27, r27
    2320:	ee 1f       	adc	r30, r30
    2322:	ff 1f       	adc	r31, r31
    2324:	a2 17       	cp	r26, r18
    2326:	b3 07       	cpc	r27, r19
    2328:	e4 07       	cpc	r30, r20
    232a:	f5 07       	cpc	r31, r21
    232c:	20 f0       	brcs	.+8      	; 0x2336 <__udivmodsi4_ep>
    232e:	a2 1b       	sub	r26, r18
    2330:	b3 0b       	sbc	r27, r19
    2332:	e4 0b       	sbc	r30, r20
    2334:	f5 0b       	sbc	r31, r21

00002336 <__udivmodsi4_ep>:
    2336:	66 1f       	adc	r22, r22
    2338:	77 1f       	adc	r23, r23
    233a:	88 1f       	adc	r24, r24
    233c:	99 1f       	adc	r25, r25
    233e:	1a 94       	dec	r1
    2340:	69 f7       	brne	.-38     	; 0x231c <__udivmodsi4_loop>
    2342:	60 95       	com	r22
    2344:	70 95       	com	r23
    2346:	80 95       	com	r24
    2348:	90 95       	com	r25
    234a:	9b 01       	movw	r18, r22
    234c:	ac 01       	movw	r20, r24
    234e:	bd 01       	movw	r22, r26
    2350:	cf 01       	movw	r24, r30
    2352:	08 95       	ret

00002354 <__muldi3>:
    2354:	df 93       	push	r29
    2356:	cf 93       	push	r28
    2358:	1f 93       	push	r17
    235a:	0f 93       	push	r16
    235c:	9a 9d       	mul	r25, r10
    235e:	f0 2d       	mov	r31, r0
    2360:	21 9f       	mul	r18, r17
    2362:	f0 0d       	add	r31, r0
    2364:	8b 9d       	mul	r24, r11
    2366:	f0 0d       	add	r31, r0
    2368:	8a 9d       	mul	r24, r10
    236a:	e0 2d       	mov	r30, r0
    236c:	f1 0d       	add	r31, r1
    236e:	03 9f       	mul	r16, r19
    2370:	f0 0d       	add	r31, r0
    2372:	02 9f       	mul	r16, r18
    2374:	e0 0d       	add	r30, r0
    2376:	f1 1d       	adc	r31, r1
    2378:	4e 9d       	mul	r20, r14
    237a:	e0 0d       	add	r30, r0
    237c:	f1 1d       	adc	r31, r1
    237e:	5e 9d       	mul	r21, r14
    2380:	f0 0d       	add	r31, r0
    2382:	4f 9d       	mul	r20, r15
    2384:	f0 0d       	add	r31, r0
    2386:	7f 93       	push	r23
    2388:	6f 93       	push	r22
    238a:	bf 92       	push	r11
    238c:	af 92       	push	r10
    238e:	5f 93       	push	r21
    2390:	4f 93       	push	r20
    2392:	d5 01       	movw	r26, r10
    2394:	8e d0       	rcall	.+284    	; 0x24b2 <__umulhisi3>
    2396:	8b 01       	movw	r16, r22
    2398:	ac 01       	movw	r20, r24
    239a:	d7 01       	movw	r26, r14
    239c:	8a d0       	rcall	.+276    	; 0x24b2 <__umulhisi3>
    239e:	eb 01       	movw	r28, r22
    23a0:	e8 0f       	add	r30, r24
    23a2:	f9 1f       	adc	r31, r25
    23a4:	d6 01       	movw	r26, r12
    23a6:	1f d0       	rcall	.+62     	; 0x23e6 <__muldi3_6>
    23a8:	2f 91       	pop	r18
    23aa:	3f 91       	pop	r19
    23ac:	d6 01       	movw	r26, r12
    23ae:	81 d0       	rcall	.+258    	; 0x24b2 <__umulhisi3>
    23b0:	c6 0f       	add	r28, r22
    23b2:	d7 1f       	adc	r29, r23
    23b4:	e8 1f       	adc	r30, r24
    23b6:	f9 1f       	adc	r31, r25
    23b8:	af 91       	pop	r26
    23ba:	bf 91       	pop	r27
    23bc:	14 d0       	rcall	.+40     	; 0x23e6 <__muldi3_6>
    23be:	2f 91       	pop	r18
    23c0:	3f 91       	pop	r19
    23c2:	77 d0       	rcall	.+238    	; 0x24b2 <__umulhisi3>
    23c4:	c6 0f       	add	r28, r22
    23c6:	d7 1f       	adc	r29, r23
    23c8:	e8 1f       	adc	r30, r24
    23ca:	f9 1f       	adc	r31, r25
    23cc:	d6 01       	movw	r26, r12
    23ce:	71 d0       	rcall	.+226    	; 0x24b2 <__umulhisi3>
    23d0:	e6 0f       	add	r30, r22
    23d2:	f7 1f       	adc	r31, r23
    23d4:	98 01       	movw	r18, r16
    23d6:	be 01       	movw	r22, r28
    23d8:	cf 01       	movw	r24, r30
    23da:	11 24       	eor	r1, r1
    23dc:	0f 91       	pop	r16
    23de:	1f 91       	pop	r17
    23e0:	cf 91       	pop	r28
    23e2:	df 91       	pop	r29
    23e4:	08 95       	ret

000023e6 <__muldi3_6>:
    23e6:	65 d0       	rcall	.+202    	; 0x24b2 <__umulhisi3>
    23e8:	46 0f       	add	r20, r22
    23ea:	57 1f       	adc	r21, r23
    23ec:	c8 1f       	adc	r28, r24
    23ee:	d9 1f       	adc	r29, r25
    23f0:	08 f4       	brcc	.+2      	; 0x23f4 <__muldi3_6+0xe>
    23f2:	31 96       	adiw	r30, 0x01	; 1
    23f4:	08 95       	ret

000023f6 <__umoddi3>:
    23f6:	68 94       	set
    23f8:	01 c0       	rjmp	.+2      	; 0x23fc <__udivdi3_umoddi3>

000023fa <__udivdi3>:
    23fa:	e8 94       	clt

000023fc <__udivdi3_umoddi3>:
    23fc:	8f 92       	push	r8
    23fe:	9f 92       	push	r9
    2400:	cf 93       	push	r28
    2402:	df 93       	push	r29
    2404:	05 d0       	rcall	.+10     	; 0x2410 <__udivmod64>
    2406:	df 91       	pop	r29
    2408:	cf 91       	pop	r28
    240a:	9f 90       	pop	r9
    240c:	8f 90       	pop	r8
    240e:	08 95       	ret

00002410 <__udivmod64>:
    2410:	88 24       	eor	r8, r8
    2412:	99 24       	eor	r9, r9
    2414:	f4 01       	movw	r30, r8
    2416:	e4 01       	movw	r28, r8
    2418:	b0 e4       	ldi	r27, 0x40	; 64
    241a:	9f 93       	push	r25
    241c:	aa 27       	eor	r26, r26
    241e:	9a 15       	cp	r25, r10
    2420:	8b 04       	cpc	r8, r11
    2422:	9c 04       	cpc	r9, r12
    2424:	ed 05       	cpc	r30, r13
    2426:	fe 05       	cpc	r31, r14
    2428:	cf 05       	cpc	r28, r15
    242a:	d0 07       	cpc	r29, r16
    242c:	a1 07       	cpc	r26, r17
    242e:	98 f4       	brcc	.+38     	; 0x2456 <__udivmod64+0x46>
    2430:	ad 2f       	mov	r26, r29
    2432:	dc 2f       	mov	r29, r28
    2434:	cf 2f       	mov	r28, r31
    2436:	fe 2f       	mov	r31, r30
    2438:	e9 2d       	mov	r30, r9
    243a:	98 2c       	mov	r9, r8
    243c:	89 2e       	mov	r8, r25
    243e:	98 2f       	mov	r25, r24
    2440:	87 2f       	mov	r24, r23
    2442:	76 2f       	mov	r23, r22
    2444:	65 2f       	mov	r22, r21
    2446:	54 2f       	mov	r21, r20
    2448:	43 2f       	mov	r20, r19
    244a:	32 2f       	mov	r19, r18
    244c:	22 27       	eor	r18, r18
    244e:	b8 50       	subi	r27, 0x08	; 8
    2450:	31 f7       	brne	.-52     	; 0x241e <__udivmod64+0xe>
    2452:	bf 91       	pop	r27
    2454:	27 c0       	rjmp	.+78     	; 0x24a4 <__udivmod64+0x94>
    2456:	1b 2e       	mov	r1, r27
    2458:	bf 91       	pop	r27
    245a:	bb 27       	eor	r27, r27
    245c:	22 0f       	add	r18, r18
    245e:	33 1f       	adc	r19, r19
    2460:	44 1f       	adc	r20, r20
    2462:	55 1f       	adc	r21, r21
    2464:	66 1f       	adc	r22, r22
    2466:	77 1f       	adc	r23, r23
    2468:	88 1f       	adc	r24, r24
    246a:	99 1f       	adc	r25, r25
    246c:	88 1c       	adc	r8, r8
    246e:	99 1c       	adc	r9, r9
    2470:	ee 1f       	adc	r30, r30
    2472:	ff 1f       	adc	r31, r31
    2474:	cc 1f       	adc	r28, r28
    2476:	dd 1f       	adc	r29, r29
    2478:	aa 1f       	adc	r26, r26
    247a:	bb 1f       	adc	r27, r27
    247c:	8a 14       	cp	r8, r10
    247e:	9b 04       	cpc	r9, r11
    2480:	ec 05       	cpc	r30, r12
    2482:	fd 05       	cpc	r31, r13
    2484:	ce 05       	cpc	r28, r14
    2486:	df 05       	cpc	r29, r15
    2488:	a0 07       	cpc	r26, r16
    248a:	b1 07       	cpc	r27, r17
    248c:	48 f0       	brcs	.+18     	; 0x24a0 <__udivmod64+0x90>
    248e:	8a 18       	sub	r8, r10
    2490:	9b 08       	sbc	r9, r11
    2492:	ec 09       	sbc	r30, r12
    2494:	fd 09       	sbc	r31, r13
    2496:	ce 09       	sbc	r28, r14
    2498:	df 09       	sbc	r29, r15
    249a:	a0 0b       	sbc	r26, r16
    249c:	b1 0b       	sbc	r27, r17
    249e:	21 60       	ori	r18, 0x01	; 1
    24a0:	1a 94       	dec	r1
    24a2:	e1 f6       	brne	.-72     	; 0x245c <__udivmod64+0x4c>
    24a4:	2e f4       	brtc	.+10     	; 0x24b0 <__udivmod64+0xa0>
    24a6:	94 01       	movw	r18, r8
    24a8:	af 01       	movw	r20, r30
    24aa:	be 01       	movw	r22, r28
    24ac:	cd 01       	movw	r24, r26
    24ae:	00 0c       	add	r0, r0
    24b0:	08 95       	ret

000024b2 <__umulhisi3>:
    24b2:	a2 9f       	mul	r26, r18
    24b4:	b0 01       	movw	r22, r0
    24b6:	b3 9f       	mul	r27, r19
    24b8:	c0 01       	movw	r24, r0
    24ba:	a3 9f       	mul	r26, r19
    24bc:	70 0d       	add	r23, r0
    24be:	81 1d       	adc	r24, r1
    24c0:	11 24       	eor	r1, r1
    24c2:	91 1d       	adc	r25, r1
    24c4:	b2 9f       	mul	r27, r18
    24c6:	70 0d       	add	r23, r0
    24c8:	81 1d       	adc	r24, r1
    24ca:	11 24       	eor	r1, r1
    24cc:	91 1d       	adc	r25, r1
    24ce:	08 95       	ret

000024d0 <memcpy>:
    24d0:	fb 01       	movw	r30, r22
    24d2:	dc 01       	movw	r26, r24
    24d4:	02 c0       	rjmp	.+4      	; 0x24da <memcpy+0xa>
    24d6:	01 90       	ld	r0, Z+
    24d8:	0d 92       	st	X+, r0
    24da:	41 50       	subi	r20, 0x01	; 1
    24dc:	50 40       	sbci	r21, 0x00	; 0
    24de:	d8 f7       	brcc	.-10     	; 0x24d6 <memcpy+0x6>
    24e0:	08 95       	ret

000024e2 <strcat>:
    24e2:	fb 01       	movw	r30, r22
    24e4:	dc 01       	movw	r26, r24
    24e6:	0d 90       	ld	r0, X+
    24e8:	00 20       	and	r0, r0
    24ea:	e9 f7       	brne	.-6      	; 0x24e6 <strcat+0x4>
    24ec:	11 97       	sbiw	r26, 0x01	; 1
    24ee:	01 90       	ld	r0, Z+
    24f0:	0d 92       	st	X+, r0
    24f2:	00 20       	and	r0, r0
    24f4:	e1 f7       	brne	.-8      	; 0x24ee <strcat+0xc>
    24f6:	08 95       	ret

000024f8 <strcpy>:
    24f8:	fb 01       	movw	r30, r22
    24fa:	dc 01       	movw	r26, r24
    24fc:	01 90       	ld	r0, Z+
    24fe:	0d 92       	st	X+, r0
    2500:	00 20       	and	r0, r0
    2502:	e1 f7       	brne	.-8      	; 0x24fc <strcpy+0x4>
    2504:	08 95       	ret

00002506 <__itoa_ncheck>:
    2506:	bb 27       	eor	r27, r27
    2508:	4a 30       	cpi	r20, 0x0A	; 10
    250a:	31 f4       	brne	.+12     	; 0x2518 <__itoa_ncheck+0x12>
    250c:	99 23       	and	r25, r25
    250e:	22 f4       	brpl	.+8      	; 0x2518 <__itoa_ncheck+0x12>
    2510:	bd e2       	ldi	r27, 0x2D	; 45
    2512:	90 95       	com	r25
    2514:	81 95       	neg	r24
    2516:	9f 4f       	sbci	r25, 0xFF	; 255
    2518:	01 c0       	rjmp	.+2      	; 0x251c <__utoa_common>

0000251a <__utoa_ncheck>:
    251a:	bb 27       	eor	r27, r27

0000251c <__utoa_common>:
    251c:	fb 01       	movw	r30, r22
    251e:	55 27       	eor	r21, r21
    2520:	aa 27       	eor	r26, r26
    2522:	88 0f       	add	r24, r24
    2524:	99 1f       	adc	r25, r25
    2526:	aa 1f       	adc	r26, r26
    2528:	a4 17       	cp	r26, r20
    252a:	10 f0       	brcs	.+4      	; 0x2530 <__utoa_common+0x14>
    252c:	a4 1b       	sub	r26, r20
    252e:	83 95       	inc	r24
    2530:	50 51       	subi	r21, 0x10	; 16
    2532:	b9 f7       	brne	.-18     	; 0x2522 <__utoa_common+0x6>
    2534:	a0 5d       	subi	r26, 0xD0	; 208
    2536:	aa 33       	cpi	r26, 0x3A	; 58
    2538:	08 f0       	brcs	.+2      	; 0x253c <__utoa_common+0x20>
    253a:	a9 5d       	subi	r26, 0xD9	; 217
    253c:	a1 93       	st	Z+, r26
    253e:	00 97       	sbiw	r24, 0x00	; 0
    2540:	79 f7       	brne	.-34     	; 0x2520 <__utoa_common+0x4>
    2542:	b1 11       	cpse	r27, r1
    2544:	b1 93       	st	Z+, r27
    2546:	11 92       	st	Z+, r1
    2548:	cb 01       	movw	r24, r22
    254a:	35 c2       	rjmp	.+1130   	; 0x29b6 <strrev>

0000254c <sprintf>:
    254c:	0f 93       	push	r16
    254e:	1f 93       	push	r17
    2550:	cf 93       	push	r28
    2552:	df 93       	push	r29
    2554:	cd b7       	in	r28, 0x3d	; 61
    2556:	de b7       	in	r29, 0x3e	; 62
    2558:	2e 97       	sbiw	r28, 0x0e	; 14
    255a:	cd bf       	out	0x3d, r28	; 61
    255c:	de bf       	out	0x3e, r29	; 62
    255e:	0e 89       	ldd	r16, Y+22	; 0x16
    2560:	1f 89       	ldd	r17, Y+23	; 0x17
    2562:	86 e0       	ldi	r24, 0x06	; 6
    2564:	8c 83       	std	Y+4, r24	; 0x04
    2566:	09 83       	std	Y+1, r16	; 0x01
    2568:	1a 83       	std	Y+2, r17	; 0x02
    256a:	8f ef       	ldi	r24, 0xFF	; 255
    256c:	9f e7       	ldi	r25, 0x7F	; 127
    256e:	8d 83       	std	Y+5, r24	; 0x05
    2570:	9e 83       	std	Y+6, r25	; 0x06
    2572:	ae 01       	movw	r20, r28
    2574:	46 5e       	subi	r20, 0xE6	; 230
    2576:	5f 4f       	sbci	r21, 0xFF	; 255
    2578:	68 8d       	ldd	r22, Y+24	; 0x18
    257a:	79 8d       	ldd	r23, Y+25	; 0x19
    257c:	ce 01       	movw	r24, r28
    257e:	01 96       	adiw	r24, 0x01	; 1
    2580:	0d d0       	rcall	.+26     	; 0x259c <vfprintf>
    2582:	ef 81       	ldd	r30, Y+7	; 0x07
    2584:	f8 85       	ldd	r31, Y+8	; 0x08
    2586:	e0 0f       	add	r30, r16
    2588:	f1 1f       	adc	r31, r17
    258a:	10 82       	st	Z, r1
    258c:	2e 96       	adiw	r28, 0x0e	; 14
    258e:	cd bf       	out	0x3d, r28	; 61
    2590:	de bf       	out	0x3e, r29	; 62
    2592:	df 91       	pop	r29
    2594:	cf 91       	pop	r28
    2596:	1f 91       	pop	r17
    2598:	0f 91       	pop	r16
    259a:	08 95       	ret

0000259c <vfprintf>:
    259c:	2f 92       	push	r2
    259e:	3f 92       	push	r3
    25a0:	4f 92       	push	r4
    25a2:	5f 92       	push	r5
    25a4:	6f 92       	push	r6
    25a6:	7f 92       	push	r7
    25a8:	8f 92       	push	r8
    25aa:	9f 92       	push	r9
    25ac:	af 92       	push	r10
    25ae:	bf 92       	push	r11
    25b0:	cf 92       	push	r12
    25b2:	df 92       	push	r13
    25b4:	ef 92       	push	r14
    25b6:	ff 92       	push	r15
    25b8:	0f 93       	push	r16
    25ba:	1f 93       	push	r17
    25bc:	cf 93       	push	r28
    25be:	df 93       	push	r29
    25c0:	cd b7       	in	r28, 0x3d	; 61
    25c2:	de b7       	in	r29, 0x3e	; 62
    25c4:	2b 97       	sbiw	r28, 0x0b	; 11
    25c6:	cd bf       	out	0x3d, r28	; 61
    25c8:	de bf       	out	0x3e, r29	; 62
    25ca:	6c 01       	movw	r12, r24
    25cc:	7b 01       	movw	r14, r22
    25ce:	8a 01       	movw	r16, r20
    25d0:	fc 01       	movw	r30, r24
    25d2:	16 82       	std	Z+6, r1	; 0x06
    25d4:	17 82       	std	Z+7, r1	; 0x07
    25d6:	83 81       	ldd	r24, Z+3	; 0x03
    25d8:	81 ff       	sbrs	r24, 1
    25da:	bf c1       	rjmp	.+894    	; 0x295a <vfprintf+0x3be>
    25dc:	ce 01       	movw	r24, r28
    25de:	01 96       	adiw	r24, 0x01	; 1
    25e0:	3c 01       	movw	r6, r24
    25e2:	f6 01       	movw	r30, r12
    25e4:	93 81       	ldd	r25, Z+3	; 0x03
    25e6:	f7 01       	movw	r30, r14
    25e8:	93 fd       	sbrc	r25, 3
    25ea:	85 91       	lpm	r24, Z+
    25ec:	93 ff       	sbrs	r25, 3
    25ee:	81 91       	ld	r24, Z+
    25f0:	7f 01       	movw	r14, r30
    25f2:	88 23       	and	r24, r24
    25f4:	09 f4       	brne	.+2      	; 0x25f8 <vfprintf+0x5c>
    25f6:	ad c1       	rjmp	.+858    	; 0x2952 <vfprintf+0x3b6>
    25f8:	85 32       	cpi	r24, 0x25	; 37
    25fa:	39 f4       	brne	.+14     	; 0x260a <vfprintf+0x6e>
    25fc:	93 fd       	sbrc	r25, 3
    25fe:	85 91       	lpm	r24, Z+
    2600:	93 ff       	sbrs	r25, 3
    2602:	81 91       	ld	r24, Z+
    2604:	7f 01       	movw	r14, r30
    2606:	85 32       	cpi	r24, 0x25	; 37
    2608:	21 f4       	brne	.+8      	; 0x2612 <vfprintf+0x76>
    260a:	b6 01       	movw	r22, r12
    260c:	90 e0       	ldi	r25, 0x00	; 0
    260e:	e3 d1       	rcall	.+966    	; 0x29d6 <fputc>
    2610:	e8 cf       	rjmp	.-48     	; 0x25e2 <vfprintf+0x46>
    2612:	91 2c       	mov	r9, r1
    2614:	21 2c       	mov	r2, r1
    2616:	31 2c       	mov	r3, r1
    2618:	ff e1       	ldi	r31, 0x1F	; 31
    261a:	f3 15       	cp	r31, r3
    261c:	d8 f0       	brcs	.+54     	; 0x2654 <vfprintf+0xb8>
    261e:	8b 32       	cpi	r24, 0x2B	; 43
    2620:	79 f0       	breq	.+30     	; 0x2640 <vfprintf+0xa4>
    2622:	38 f4       	brcc	.+14     	; 0x2632 <vfprintf+0x96>
    2624:	80 32       	cpi	r24, 0x20	; 32
    2626:	79 f0       	breq	.+30     	; 0x2646 <vfprintf+0xaa>
    2628:	83 32       	cpi	r24, 0x23	; 35
    262a:	a1 f4       	brne	.+40     	; 0x2654 <vfprintf+0xb8>
    262c:	23 2d       	mov	r18, r3
    262e:	20 61       	ori	r18, 0x10	; 16
    2630:	1d c0       	rjmp	.+58     	; 0x266c <vfprintf+0xd0>
    2632:	8d 32       	cpi	r24, 0x2D	; 45
    2634:	61 f0       	breq	.+24     	; 0x264e <vfprintf+0xb2>
    2636:	80 33       	cpi	r24, 0x30	; 48
    2638:	69 f4       	brne	.+26     	; 0x2654 <vfprintf+0xb8>
    263a:	23 2d       	mov	r18, r3
    263c:	21 60       	ori	r18, 0x01	; 1
    263e:	16 c0       	rjmp	.+44     	; 0x266c <vfprintf+0xd0>
    2640:	83 2d       	mov	r24, r3
    2642:	82 60       	ori	r24, 0x02	; 2
    2644:	38 2e       	mov	r3, r24
    2646:	e3 2d       	mov	r30, r3
    2648:	e4 60       	ori	r30, 0x04	; 4
    264a:	3e 2e       	mov	r3, r30
    264c:	2a c0       	rjmp	.+84     	; 0x26a2 <vfprintf+0x106>
    264e:	f3 2d       	mov	r31, r3
    2650:	f8 60       	ori	r31, 0x08	; 8
    2652:	1d c0       	rjmp	.+58     	; 0x268e <vfprintf+0xf2>
    2654:	37 fc       	sbrc	r3, 7
    2656:	2d c0       	rjmp	.+90     	; 0x26b2 <vfprintf+0x116>
    2658:	20 ed       	ldi	r18, 0xD0	; 208
    265a:	28 0f       	add	r18, r24
    265c:	2a 30       	cpi	r18, 0x0A	; 10
    265e:	40 f0       	brcs	.+16     	; 0x2670 <vfprintf+0xd4>
    2660:	8e 32       	cpi	r24, 0x2E	; 46
    2662:	b9 f4       	brne	.+46     	; 0x2692 <vfprintf+0xf6>
    2664:	36 fc       	sbrc	r3, 6
    2666:	75 c1       	rjmp	.+746    	; 0x2952 <vfprintf+0x3b6>
    2668:	23 2d       	mov	r18, r3
    266a:	20 64       	ori	r18, 0x40	; 64
    266c:	32 2e       	mov	r3, r18
    266e:	19 c0       	rjmp	.+50     	; 0x26a2 <vfprintf+0x106>
    2670:	36 fe       	sbrs	r3, 6
    2672:	06 c0       	rjmp	.+12     	; 0x2680 <vfprintf+0xe4>
    2674:	8a e0       	ldi	r24, 0x0A	; 10
    2676:	98 9e       	mul	r9, r24
    2678:	20 0d       	add	r18, r0
    267a:	11 24       	eor	r1, r1
    267c:	92 2e       	mov	r9, r18
    267e:	11 c0       	rjmp	.+34     	; 0x26a2 <vfprintf+0x106>
    2680:	ea e0       	ldi	r30, 0x0A	; 10
    2682:	2e 9e       	mul	r2, r30
    2684:	20 0d       	add	r18, r0
    2686:	11 24       	eor	r1, r1
    2688:	22 2e       	mov	r2, r18
    268a:	f3 2d       	mov	r31, r3
    268c:	f0 62       	ori	r31, 0x20	; 32
    268e:	3f 2e       	mov	r3, r31
    2690:	08 c0       	rjmp	.+16     	; 0x26a2 <vfprintf+0x106>
    2692:	8c 36       	cpi	r24, 0x6C	; 108
    2694:	21 f4       	brne	.+8      	; 0x269e <vfprintf+0x102>
    2696:	83 2d       	mov	r24, r3
    2698:	80 68       	ori	r24, 0x80	; 128
    269a:	38 2e       	mov	r3, r24
    269c:	02 c0       	rjmp	.+4      	; 0x26a2 <vfprintf+0x106>
    269e:	88 36       	cpi	r24, 0x68	; 104
    26a0:	41 f4       	brne	.+16     	; 0x26b2 <vfprintf+0x116>
    26a2:	f7 01       	movw	r30, r14
    26a4:	93 fd       	sbrc	r25, 3
    26a6:	85 91       	lpm	r24, Z+
    26a8:	93 ff       	sbrs	r25, 3
    26aa:	81 91       	ld	r24, Z+
    26ac:	7f 01       	movw	r14, r30
    26ae:	81 11       	cpse	r24, r1
    26b0:	b3 cf       	rjmp	.-154    	; 0x2618 <vfprintf+0x7c>
    26b2:	98 2f       	mov	r25, r24
    26b4:	9f 7d       	andi	r25, 0xDF	; 223
    26b6:	95 54       	subi	r25, 0x45	; 69
    26b8:	93 30       	cpi	r25, 0x03	; 3
    26ba:	28 f4       	brcc	.+10     	; 0x26c6 <vfprintf+0x12a>
    26bc:	0c 5f       	subi	r16, 0xFC	; 252
    26be:	1f 4f       	sbci	r17, 0xFF	; 255
    26c0:	9f e3       	ldi	r25, 0x3F	; 63
    26c2:	99 83       	std	Y+1, r25	; 0x01
    26c4:	0d c0       	rjmp	.+26     	; 0x26e0 <vfprintf+0x144>
    26c6:	83 36       	cpi	r24, 0x63	; 99
    26c8:	31 f0       	breq	.+12     	; 0x26d6 <vfprintf+0x13a>
    26ca:	83 37       	cpi	r24, 0x73	; 115
    26cc:	71 f0       	breq	.+28     	; 0x26ea <vfprintf+0x14e>
    26ce:	83 35       	cpi	r24, 0x53	; 83
    26d0:	09 f0       	breq	.+2      	; 0x26d4 <vfprintf+0x138>
    26d2:	55 c0       	rjmp	.+170    	; 0x277e <vfprintf+0x1e2>
    26d4:	20 c0       	rjmp	.+64     	; 0x2716 <vfprintf+0x17a>
    26d6:	f8 01       	movw	r30, r16
    26d8:	80 81       	ld	r24, Z
    26da:	89 83       	std	Y+1, r24	; 0x01
    26dc:	0e 5f       	subi	r16, 0xFE	; 254
    26de:	1f 4f       	sbci	r17, 0xFF	; 255
    26e0:	88 24       	eor	r8, r8
    26e2:	83 94       	inc	r8
    26e4:	91 2c       	mov	r9, r1
    26e6:	53 01       	movw	r10, r6
    26e8:	12 c0       	rjmp	.+36     	; 0x270e <vfprintf+0x172>
    26ea:	28 01       	movw	r4, r16
    26ec:	f2 e0       	ldi	r31, 0x02	; 2
    26ee:	4f 0e       	add	r4, r31
    26f0:	51 1c       	adc	r5, r1
    26f2:	f8 01       	movw	r30, r16
    26f4:	a0 80       	ld	r10, Z
    26f6:	b1 80       	ldd	r11, Z+1	; 0x01
    26f8:	36 fe       	sbrs	r3, 6
    26fa:	03 c0       	rjmp	.+6      	; 0x2702 <vfprintf+0x166>
    26fc:	69 2d       	mov	r22, r9
    26fe:	70 e0       	ldi	r23, 0x00	; 0
    2700:	02 c0       	rjmp	.+4      	; 0x2706 <vfprintf+0x16a>
    2702:	6f ef       	ldi	r22, 0xFF	; 255
    2704:	7f ef       	ldi	r23, 0xFF	; 255
    2706:	c5 01       	movw	r24, r10
    2708:	4b d1       	rcall	.+662    	; 0x29a0 <strnlen>
    270a:	4c 01       	movw	r8, r24
    270c:	82 01       	movw	r16, r4
    270e:	f3 2d       	mov	r31, r3
    2710:	ff 77       	andi	r31, 0x7F	; 127
    2712:	3f 2e       	mov	r3, r31
    2714:	15 c0       	rjmp	.+42     	; 0x2740 <vfprintf+0x1a4>
    2716:	28 01       	movw	r4, r16
    2718:	22 e0       	ldi	r18, 0x02	; 2
    271a:	42 0e       	add	r4, r18
    271c:	51 1c       	adc	r5, r1
    271e:	f8 01       	movw	r30, r16
    2720:	a0 80       	ld	r10, Z
    2722:	b1 80       	ldd	r11, Z+1	; 0x01
    2724:	36 fe       	sbrs	r3, 6
    2726:	03 c0       	rjmp	.+6      	; 0x272e <vfprintf+0x192>
    2728:	69 2d       	mov	r22, r9
    272a:	70 e0       	ldi	r23, 0x00	; 0
    272c:	02 c0       	rjmp	.+4      	; 0x2732 <vfprintf+0x196>
    272e:	6f ef       	ldi	r22, 0xFF	; 255
    2730:	7f ef       	ldi	r23, 0xFF	; 255
    2732:	c5 01       	movw	r24, r10
    2734:	2a d1       	rcall	.+596    	; 0x298a <strnlen_P>
    2736:	4c 01       	movw	r8, r24
    2738:	f3 2d       	mov	r31, r3
    273a:	f0 68       	ori	r31, 0x80	; 128
    273c:	3f 2e       	mov	r3, r31
    273e:	82 01       	movw	r16, r4
    2740:	33 fc       	sbrc	r3, 3
    2742:	19 c0       	rjmp	.+50     	; 0x2776 <vfprintf+0x1da>
    2744:	82 2d       	mov	r24, r2
    2746:	90 e0       	ldi	r25, 0x00	; 0
    2748:	88 16       	cp	r8, r24
    274a:	99 06       	cpc	r9, r25
    274c:	a0 f4       	brcc	.+40     	; 0x2776 <vfprintf+0x1da>
    274e:	b6 01       	movw	r22, r12
    2750:	80 e2       	ldi	r24, 0x20	; 32
    2752:	90 e0       	ldi	r25, 0x00	; 0
    2754:	40 d1       	rcall	.+640    	; 0x29d6 <fputc>
    2756:	2a 94       	dec	r2
    2758:	f5 cf       	rjmp	.-22     	; 0x2744 <vfprintf+0x1a8>
    275a:	f5 01       	movw	r30, r10
    275c:	37 fc       	sbrc	r3, 7
    275e:	85 91       	lpm	r24, Z+
    2760:	37 fe       	sbrs	r3, 7
    2762:	81 91       	ld	r24, Z+
    2764:	5f 01       	movw	r10, r30
    2766:	b6 01       	movw	r22, r12
    2768:	90 e0       	ldi	r25, 0x00	; 0
    276a:	35 d1       	rcall	.+618    	; 0x29d6 <fputc>
    276c:	21 10       	cpse	r2, r1
    276e:	2a 94       	dec	r2
    2770:	21 e0       	ldi	r18, 0x01	; 1
    2772:	82 1a       	sub	r8, r18
    2774:	91 08       	sbc	r9, r1
    2776:	81 14       	cp	r8, r1
    2778:	91 04       	cpc	r9, r1
    277a:	79 f7       	brne	.-34     	; 0x275a <vfprintf+0x1be>
    277c:	e1 c0       	rjmp	.+450    	; 0x2940 <vfprintf+0x3a4>
    277e:	84 36       	cpi	r24, 0x64	; 100
    2780:	11 f0       	breq	.+4      	; 0x2786 <vfprintf+0x1ea>
    2782:	89 36       	cpi	r24, 0x69	; 105
    2784:	39 f5       	brne	.+78     	; 0x27d4 <vfprintf+0x238>
    2786:	f8 01       	movw	r30, r16
    2788:	37 fe       	sbrs	r3, 7
    278a:	07 c0       	rjmp	.+14     	; 0x279a <vfprintf+0x1fe>
    278c:	60 81       	ld	r22, Z
    278e:	71 81       	ldd	r23, Z+1	; 0x01
    2790:	82 81       	ldd	r24, Z+2	; 0x02
    2792:	93 81       	ldd	r25, Z+3	; 0x03
    2794:	0c 5f       	subi	r16, 0xFC	; 252
    2796:	1f 4f       	sbci	r17, 0xFF	; 255
    2798:	08 c0       	rjmp	.+16     	; 0x27aa <vfprintf+0x20e>
    279a:	60 81       	ld	r22, Z
    279c:	71 81       	ldd	r23, Z+1	; 0x01
    279e:	07 2e       	mov	r0, r23
    27a0:	00 0c       	add	r0, r0
    27a2:	88 0b       	sbc	r24, r24
    27a4:	99 0b       	sbc	r25, r25
    27a6:	0e 5f       	subi	r16, 0xFE	; 254
    27a8:	1f 4f       	sbci	r17, 0xFF	; 255
    27aa:	f3 2d       	mov	r31, r3
    27ac:	ff 76       	andi	r31, 0x6F	; 111
    27ae:	3f 2e       	mov	r3, r31
    27b0:	97 ff       	sbrs	r25, 7
    27b2:	09 c0       	rjmp	.+18     	; 0x27c6 <vfprintf+0x22a>
    27b4:	90 95       	com	r25
    27b6:	80 95       	com	r24
    27b8:	70 95       	com	r23
    27ba:	61 95       	neg	r22
    27bc:	7f 4f       	sbci	r23, 0xFF	; 255
    27be:	8f 4f       	sbci	r24, 0xFF	; 255
    27c0:	9f 4f       	sbci	r25, 0xFF	; 255
    27c2:	f0 68       	ori	r31, 0x80	; 128
    27c4:	3f 2e       	mov	r3, r31
    27c6:	2a e0       	ldi	r18, 0x0A	; 10
    27c8:	30 e0       	ldi	r19, 0x00	; 0
    27ca:	a3 01       	movw	r20, r6
    27cc:	40 d1       	rcall	.+640    	; 0x2a4e <__ultoa_invert>
    27ce:	88 2e       	mov	r8, r24
    27d0:	86 18       	sub	r8, r6
    27d2:	44 c0       	rjmp	.+136    	; 0x285c <vfprintf+0x2c0>
    27d4:	85 37       	cpi	r24, 0x75	; 117
    27d6:	31 f4       	brne	.+12     	; 0x27e4 <vfprintf+0x248>
    27d8:	23 2d       	mov	r18, r3
    27da:	2f 7e       	andi	r18, 0xEF	; 239
    27dc:	b2 2e       	mov	r11, r18
    27de:	2a e0       	ldi	r18, 0x0A	; 10
    27e0:	30 e0       	ldi	r19, 0x00	; 0
    27e2:	25 c0       	rjmp	.+74     	; 0x282e <vfprintf+0x292>
    27e4:	93 2d       	mov	r25, r3
    27e6:	99 7f       	andi	r25, 0xF9	; 249
    27e8:	b9 2e       	mov	r11, r25
    27ea:	8f 36       	cpi	r24, 0x6F	; 111
    27ec:	c1 f0       	breq	.+48     	; 0x281e <vfprintf+0x282>
    27ee:	18 f4       	brcc	.+6      	; 0x27f6 <vfprintf+0x25a>
    27f0:	88 35       	cpi	r24, 0x58	; 88
    27f2:	79 f0       	breq	.+30     	; 0x2812 <vfprintf+0x276>
    27f4:	ae c0       	rjmp	.+348    	; 0x2952 <vfprintf+0x3b6>
    27f6:	80 37       	cpi	r24, 0x70	; 112
    27f8:	19 f0       	breq	.+6      	; 0x2800 <vfprintf+0x264>
    27fa:	88 37       	cpi	r24, 0x78	; 120
    27fc:	21 f0       	breq	.+8      	; 0x2806 <vfprintf+0x26a>
    27fe:	a9 c0       	rjmp	.+338    	; 0x2952 <vfprintf+0x3b6>
    2800:	e9 2f       	mov	r30, r25
    2802:	e0 61       	ori	r30, 0x10	; 16
    2804:	be 2e       	mov	r11, r30
    2806:	b4 fe       	sbrs	r11, 4
    2808:	0d c0       	rjmp	.+26     	; 0x2824 <vfprintf+0x288>
    280a:	fb 2d       	mov	r31, r11
    280c:	f4 60       	ori	r31, 0x04	; 4
    280e:	bf 2e       	mov	r11, r31
    2810:	09 c0       	rjmp	.+18     	; 0x2824 <vfprintf+0x288>
    2812:	34 fe       	sbrs	r3, 4
    2814:	0a c0       	rjmp	.+20     	; 0x282a <vfprintf+0x28e>
    2816:	29 2f       	mov	r18, r25
    2818:	26 60       	ori	r18, 0x06	; 6
    281a:	b2 2e       	mov	r11, r18
    281c:	06 c0       	rjmp	.+12     	; 0x282a <vfprintf+0x28e>
    281e:	28 e0       	ldi	r18, 0x08	; 8
    2820:	30 e0       	ldi	r19, 0x00	; 0
    2822:	05 c0       	rjmp	.+10     	; 0x282e <vfprintf+0x292>
    2824:	20 e1       	ldi	r18, 0x10	; 16
    2826:	30 e0       	ldi	r19, 0x00	; 0
    2828:	02 c0       	rjmp	.+4      	; 0x282e <vfprintf+0x292>
    282a:	20 e1       	ldi	r18, 0x10	; 16
    282c:	32 e0       	ldi	r19, 0x02	; 2
    282e:	f8 01       	movw	r30, r16
    2830:	b7 fe       	sbrs	r11, 7
    2832:	07 c0       	rjmp	.+14     	; 0x2842 <vfprintf+0x2a6>
    2834:	60 81       	ld	r22, Z
    2836:	71 81       	ldd	r23, Z+1	; 0x01
    2838:	82 81       	ldd	r24, Z+2	; 0x02
    283a:	93 81       	ldd	r25, Z+3	; 0x03
    283c:	0c 5f       	subi	r16, 0xFC	; 252
    283e:	1f 4f       	sbci	r17, 0xFF	; 255
    2840:	06 c0       	rjmp	.+12     	; 0x284e <vfprintf+0x2b2>
    2842:	60 81       	ld	r22, Z
    2844:	71 81       	ldd	r23, Z+1	; 0x01
    2846:	80 e0       	ldi	r24, 0x00	; 0
    2848:	90 e0       	ldi	r25, 0x00	; 0
    284a:	0e 5f       	subi	r16, 0xFE	; 254
    284c:	1f 4f       	sbci	r17, 0xFF	; 255
    284e:	a3 01       	movw	r20, r6
    2850:	fe d0       	rcall	.+508    	; 0x2a4e <__ultoa_invert>
    2852:	88 2e       	mov	r8, r24
    2854:	86 18       	sub	r8, r6
    2856:	fb 2d       	mov	r31, r11
    2858:	ff 77       	andi	r31, 0x7F	; 127
    285a:	3f 2e       	mov	r3, r31
    285c:	36 fe       	sbrs	r3, 6
    285e:	0d c0       	rjmp	.+26     	; 0x287a <vfprintf+0x2de>
    2860:	23 2d       	mov	r18, r3
    2862:	2e 7f       	andi	r18, 0xFE	; 254
    2864:	a2 2e       	mov	r10, r18
    2866:	89 14       	cp	r8, r9
    2868:	58 f4       	brcc	.+22     	; 0x2880 <vfprintf+0x2e4>
    286a:	34 fe       	sbrs	r3, 4
    286c:	0b c0       	rjmp	.+22     	; 0x2884 <vfprintf+0x2e8>
    286e:	32 fc       	sbrc	r3, 2
    2870:	09 c0       	rjmp	.+18     	; 0x2884 <vfprintf+0x2e8>
    2872:	83 2d       	mov	r24, r3
    2874:	8e 7e       	andi	r24, 0xEE	; 238
    2876:	a8 2e       	mov	r10, r24
    2878:	05 c0       	rjmp	.+10     	; 0x2884 <vfprintf+0x2e8>
    287a:	b8 2c       	mov	r11, r8
    287c:	a3 2c       	mov	r10, r3
    287e:	03 c0       	rjmp	.+6      	; 0x2886 <vfprintf+0x2ea>
    2880:	b8 2c       	mov	r11, r8
    2882:	01 c0       	rjmp	.+2      	; 0x2886 <vfprintf+0x2ea>
    2884:	b9 2c       	mov	r11, r9
    2886:	a4 fe       	sbrs	r10, 4
    2888:	0f c0       	rjmp	.+30     	; 0x28a8 <vfprintf+0x30c>
    288a:	fe 01       	movw	r30, r28
    288c:	e8 0d       	add	r30, r8
    288e:	f1 1d       	adc	r31, r1
    2890:	80 81       	ld	r24, Z
    2892:	80 33       	cpi	r24, 0x30	; 48
    2894:	21 f4       	brne	.+8      	; 0x289e <vfprintf+0x302>
    2896:	9a 2d       	mov	r25, r10
    2898:	99 7e       	andi	r25, 0xE9	; 233
    289a:	a9 2e       	mov	r10, r25
    289c:	09 c0       	rjmp	.+18     	; 0x28b0 <vfprintf+0x314>
    289e:	a2 fe       	sbrs	r10, 2
    28a0:	06 c0       	rjmp	.+12     	; 0x28ae <vfprintf+0x312>
    28a2:	b3 94       	inc	r11
    28a4:	b3 94       	inc	r11
    28a6:	04 c0       	rjmp	.+8      	; 0x28b0 <vfprintf+0x314>
    28a8:	8a 2d       	mov	r24, r10
    28aa:	86 78       	andi	r24, 0x86	; 134
    28ac:	09 f0       	breq	.+2      	; 0x28b0 <vfprintf+0x314>
    28ae:	b3 94       	inc	r11
    28b0:	a3 fc       	sbrc	r10, 3
    28b2:	10 c0       	rjmp	.+32     	; 0x28d4 <vfprintf+0x338>
    28b4:	a0 fe       	sbrs	r10, 0
    28b6:	06 c0       	rjmp	.+12     	; 0x28c4 <vfprintf+0x328>
    28b8:	b2 14       	cp	r11, r2
    28ba:	80 f4       	brcc	.+32     	; 0x28dc <vfprintf+0x340>
    28bc:	28 0c       	add	r2, r8
    28be:	92 2c       	mov	r9, r2
    28c0:	9b 18       	sub	r9, r11
    28c2:	0d c0       	rjmp	.+26     	; 0x28de <vfprintf+0x342>
    28c4:	b2 14       	cp	r11, r2
    28c6:	58 f4       	brcc	.+22     	; 0x28de <vfprintf+0x342>
    28c8:	b6 01       	movw	r22, r12
    28ca:	80 e2       	ldi	r24, 0x20	; 32
    28cc:	90 e0       	ldi	r25, 0x00	; 0
    28ce:	83 d0       	rcall	.+262    	; 0x29d6 <fputc>
    28d0:	b3 94       	inc	r11
    28d2:	f8 cf       	rjmp	.-16     	; 0x28c4 <vfprintf+0x328>
    28d4:	b2 14       	cp	r11, r2
    28d6:	18 f4       	brcc	.+6      	; 0x28de <vfprintf+0x342>
    28d8:	2b 18       	sub	r2, r11
    28da:	02 c0       	rjmp	.+4      	; 0x28e0 <vfprintf+0x344>
    28dc:	98 2c       	mov	r9, r8
    28de:	21 2c       	mov	r2, r1
    28e0:	a4 fe       	sbrs	r10, 4
    28e2:	0f c0       	rjmp	.+30     	; 0x2902 <vfprintf+0x366>
    28e4:	b6 01       	movw	r22, r12
    28e6:	80 e3       	ldi	r24, 0x30	; 48
    28e8:	90 e0       	ldi	r25, 0x00	; 0
    28ea:	75 d0       	rcall	.+234    	; 0x29d6 <fputc>
    28ec:	a2 fe       	sbrs	r10, 2
    28ee:	16 c0       	rjmp	.+44     	; 0x291c <vfprintf+0x380>
    28f0:	a1 fc       	sbrc	r10, 1
    28f2:	03 c0       	rjmp	.+6      	; 0x28fa <vfprintf+0x35e>
    28f4:	88 e7       	ldi	r24, 0x78	; 120
    28f6:	90 e0       	ldi	r25, 0x00	; 0
    28f8:	02 c0       	rjmp	.+4      	; 0x28fe <vfprintf+0x362>
    28fa:	88 e5       	ldi	r24, 0x58	; 88
    28fc:	90 e0       	ldi	r25, 0x00	; 0
    28fe:	b6 01       	movw	r22, r12
    2900:	0c c0       	rjmp	.+24     	; 0x291a <vfprintf+0x37e>
    2902:	8a 2d       	mov	r24, r10
    2904:	86 78       	andi	r24, 0x86	; 134
    2906:	51 f0       	breq	.+20     	; 0x291c <vfprintf+0x380>
    2908:	a1 fe       	sbrs	r10, 1
    290a:	02 c0       	rjmp	.+4      	; 0x2910 <vfprintf+0x374>
    290c:	8b e2       	ldi	r24, 0x2B	; 43
    290e:	01 c0       	rjmp	.+2      	; 0x2912 <vfprintf+0x376>
    2910:	80 e2       	ldi	r24, 0x20	; 32
    2912:	a7 fc       	sbrc	r10, 7
    2914:	8d e2       	ldi	r24, 0x2D	; 45
    2916:	b6 01       	movw	r22, r12
    2918:	90 e0       	ldi	r25, 0x00	; 0
    291a:	5d d0       	rcall	.+186    	; 0x29d6 <fputc>
    291c:	89 14       	cp	r8, r9
    291e:	30 f4       	brcc	.+12     	; 0x292c <vfprintf+0x390>
    2920:	b6 01       	movw	r22, r12
    2922:	80 e3       	ldi	r24, 0x30	; 48
    2924:	90 e0       	ldi	r25, 0x00	; 0
    2926:	57 d0       	rcall	.+174    	; 0x29d6 <fputc>
    2928:	9a 94       	dec	r9
    292a:	f8 cf       	rjmp	.-16     	; 0x291c <vfprintf+0x380>
    292c:	8a 94       	dec	r8
    292e:	f3 01       	movw	r30, r6
    2930:	e8 0d       	add	r30, r8
    2932:	f1 1d       	adc	r31, r1
    2934:	80 81       	ld	r24, Z
    2936:	b6 01       	movw	r22, r12
    2938:	90 e0       	ldi	r25, 0x00	; 0
    293a:	4d d0       	rcall	.+154    	; 0x29d6 <fputc>
    293c:	81 10       	cpse	r8, r1
    293e:	f6 cf       	rjmp	.-20     	; 0x292c <vfprintf+0x390>
    2940:	22 20       	and	r2, r2
    2942:	09 f4       	brne	.+2      	; 0x2946 <vfprintf+0x3aa>
    2944:	4e ce       	rjmp	.-868    	; 0x25e2 <vfprintf+0x46>
    2946:	b6 01       	movw	r22, r12
    2948:	80 e2       	ldi	r24, 0x20	; 32
    294a:	90 e0       	ldi	r25, 0x00	; 0
    294c:	44 d0       	rcall	.+136    	; 0x29d6 <fputc>
    294e:	2a 94       	dec	r2
    2950:	f7 cf       	rjmp	.-18     	; 0x2940 <vfprintf+0x3a4>
    2952:	f6 01       	movw	r30, r12
    2954:	86 81       	ldd	r24, Z+6	; 0x06
    2956:	97 81       	ldd	r25, Z+7	; 0x07
    2958:	02 c0       	rjmp	.+4      	; 0x295e <vfprintf+0x3c2>
    295a:	8f ef       	ldi	r24, 0xFF	; 255
    295c:	9f ef       	ldi	r25, 0xFF	; 255
    295e:	2b 96       	adiw	r28, 0x0b	; 11
    2960:	cd bf       	out	0x3d, r28	; 61
    2962:	de bf       	out	0x3e, r29	; 62
    2964:	df 91       	pop	r29
    2966:	cf 91       	pop	r28
    2968:	1f 91       	pop	r17
    296a:	0f 91       	pop	r16
    296c:	ff 90       	pop	r15
    296e:	ef 90       	pop	r14
    2970:	df 90       	pop	r13
    2972:	cf 90       	pop	r12
    2974:	bf 90       	pop	r11
    2976:	af 90       	pop	r10
    2978:	9f 90       	pop	r9
    297a:	8f 90       	pop	r8
    297c:	7f 90       	pop	r7
    297e:	6f 90       	pop	r6
    2980:	5f 90       	pop	r5
    2982:	4f 90       	pop	r4
    2984:	3f 90       	pop	r3
    2986:	2f 90       	pop	r2
    2988:	08 95       	ret

0000298a <strnlen_P>:
    298a:	fc 01       	movw	r30, r24
    298c:	05 90       	lpm	r0, Z+
    298e:	61 50       	subi	r22, 0x01	; 1
    2990:	70 40       	sbci	r23, 0x00	; 0
    2992:	01 10       	cpse	r0, r1
    2994:	d8 f7       	brcc	.-10     	; 0x298c <strnlen_P+0x2>
    2996:	80 95       	com	r24
    2998:	90 95       	com	r25
    299a:	8e 0f       	add	r24, r30
    299c:	9f 1f       	adc	r25, r31
    299e:	08 95       	ret

000029a0 <strnlen>:
    29a0:	fc 01       	movw	r30, r24
    29a2:	61 50       	subi	r22, 0x01	; 1
    29a4:	70 40       	sbci	r23, 0x00	; 0
    29a6:	01 90       	ld	r0, Z+
    29a8:	01 10       	cpse	r0, r1
    29aa:	d8 f7       	brcc	.-10     	; 0x29a2 <strnlen+0x2>
    29ac:	80 95       	com	r24
    29ae:	90 95       	com	r25
    29b0:	8e 0f       	add	r24, r30
    29b2:	9f 1f       	adc	r25, r31
    29b4:	08 95       	ret

000029b6 <strrev>:
    29b6:	dc 01       	movw	r26, r24
    29b8:	fc 01       	movw	r30, r24
    29ba:	67 2f       	mov	r22, r23
    29bc:	71 91       	ld	r23, Z+
    29be:	77 23       	and	r23, r23
    29c0:	e1 f7       	brne	.-8      	; 0x29ba <strrev+0x4>
    29c2:	32 97       	sbiw	r30, 0x02	; 2
    29c4:	04 c0       	rjmp	.+8      	; 0x29ce <strrev+0x18>
    29c6:	7c 91       	ld	r23, X
    29c8:	6d 93       	st	X+, r22
    29ca:	70 83       	st	Z, r23
    29cc:	62 91       	ld	r22, -Z
    29ce:	ae 17       	cp	r26, r30
    29d0:	bf 07       	cpc	r27, r31
    29d2:	c8 f3       	brcs	.-14     	; 0x29c6 <strrev+0x10>
    29d4:	08 95       	ret

000029d6 <fputc>:
    29d6:	0f 93       	push	r16
    29d8:	1f 93       	push	r17
    29da:	cf 93       	push	r28
    29dc:	df 93       	push	r29
    29de:	fb 01       	movw	r30, r22
    29e0:	23 81       	ldd	r18, Z+3	; 0x03
    29e2:	21 fd       	sbrc	r18, 1
    29e4:	03 c0       	rjmp	.+6      	; 0x29ec <fputc+0x16>
    29e6:	8f ef       	ldi	r24, 0xFF	; 255
    29e8:	9f ef       	ldi	r25, 0xFF	; 255
    29ea:	2c c0       	rjmp	.+88     	; 0x2a44 <fputc+0x6e>
    29ec:	22 ff       	sbrs	r18, 2
    29ee:	16 c0       	rjmp	.+44     	; 0x2a1c <fputc+0x46>
    29f0:	46 81       	ldd	r20, Z+6	; 0x06
    29f2:	57 81       	ldd	r21, Z+7	; 0x07
    29f4:	24 81       	ldd	r18, Z+4	; 0x04
    29f6:	35 81       	ldd	r19, Z+5	; 0x05
    29f8:	42 17       	cp	r20, r18
    29fa:	53 07       	cpc	r21, r19
    29fc:	44 f4       	brge	.+16     	; 0x2a0e <fputc+0x38>
    29fe:	a0 81       	ld	r26, Z
    2a00:	b1 81       	ldd	r27, Z+1	; 0x01
    2a02:	9d 01       	movw	r18, r26
    2a04:	2f 5f       	subi	r18, 0xFF	; 255
    2a06:	3f 4f       	sbci	r19, 0xFF	; 255
    2a08:	20 83       	st	Z, r18
    2a0a:	31 83       	std	Z+1, r19	; 0x01
    2a0c:	8c 93       	st	X, r24
    2a0e:	26 81       	ldd	r18, Z+6	; 0x06
    2a10:	37 81       	ldd	r19, Z+7	; 0x07
    2a12:	2f 5f       	subi	r18, 0xFF	; 255
    2a14:	3f 4f       	sbci	r19, 0xFF	; 255
    2a16:	26 83       	std	Z+6, r18	; 0x06
    2a18:	37 83       	std	Z+7, r19	; 0x07
    2a1a:	14 c0       	rjmp	.+40     	; 0x2a44 <fputc+0x6e>
    2a1c:	8b 01       	movw	r16, r22
    2a1e:	ec 01       	movw	r28, r24
    2a20:	fb 01       	movw	r30, r22
    2a22:	00 84       	ldd	r0, Z+8	; 0x08
    2a24:	f1 85       	ldd	r31, Z+9	; 0x09
    2a26:	e0 2d       	mov	r30, r0
    2a28:	19 95       	eicall
    2a2a:	89 2b       	or	r24, r25
    2a2c:	e1 f6       	brne	.-72     	; 0x29e6 <fputc+0x10>
    2a2e:	d8 01       	movw	r26, r16
    2a30:	16 96       	adiw	r26, 0x06	; 6
    2a32:	8d 91       	ld	r24, X+
    2a34:	9c 91       	ld	r25, X
    2a36:	17 97       	sbiw	r26, 0x07	; 7
    2a38:	01 96       	adiw	r24, 0x01	; 1
    2a3a:	16 96       	adiw	r26, 0x06	; 6
    2a3c:	8d 93       	st	X+, r24
    2a3e:	9c 93       	st	X, r25
    2a40:	17 97       	sbiw	r26, 0x07	; 7
    2a42:	ce 01       	movw	r24, r28
    2a44:	df 91       	pop	r29
    2a46:	cf 91       	pop	r28
    2a48:	1f 91       	pop	r17
    2a4a:	0f 91       	pop	r16
    2a4c:	08 95       	ret

00002a4e <__ultoa_invert>:
    2a4e:	fa 01       	movw	r30, r20
    2a50:	aa 27       	eor	r26, r26
    2a52:	28 30       	cpi	r18, 0x08	; 8
    2a54:	51 f1       	breq	.+84     	; 0x2aaa <__ultoa_invert+0x5c>
    2a56:	20 31       	cpi	r18, 0x10	; 16
    2a58:	81 f1       	breq	.+96     	; 0x2aba <__ultoa_invert+0x6c>
    2a5a:	e8 94       	clt
    2a5c:	6f 93       	push	r22
    2a5e:	6e 7f       	andi	r22, 0xFE	; 254
    2a60:	6e 5f       	subi	r22, 0xFE	; 254
    2a62:	7f 4f       	sbci	r23, 0xFF	; 255
    2a64:	8f 4f       	sbci	r24, 0xFF	; 255
    2a66:	9f 4f       	sbci	r25, 0xFF	; 255
    2a68:	af 4f       	sbci	r26, 0xFF	; 255
    2a6a:	b1 e0       	ldi	r27, 0x01	; 1
    2a6c:	3e d0       	rcall	.+124    	; 0x2aea <__ultoa_invert+0x9c>
    2a6e:	b4 e0       	ldi	r27, 0x04	; 4
    2a70:	3c d0       	rcall	.+120    	; 0x2aea <__ultoa_invert+0x9c>
    2a72:	67 0f       	add	r22, r23
    2a74:	78 1f       	adc	r23, r24
    2a76:	89 1f       	adc	r24, r25
    2a78:	9a 1f       	adc	r25, r26
    2a7a:	a1 1d       	adc	r26, r1
    2a7c:	68 0f       	add	r22, r24
    2a7e:	79 1f       	adc	r23, r25
    2a80:	8a 1f       	adc	r24, r26
    2a82:	91 1d       	adc	r25, r1
    2a84:	a1 1d       	adc	r26, r1
    2a86:	6a 0f       	add	r22, r26
    2a88:	71 1d       	adc	r23, r1
    2a8a:	81 1d       	adc	r24, r1
    2a8c:	91 1d       	adc	r25, r1
    2a8e:	a1 1d       	adc	r26, r1
    2a90:	20 d0       	rcall	.+64     	; 0x2ad2 <__ultoa_invert+0x84>
    2a92:	09 f4       	brne	.+2      	; 0x2a96 <__ultoa_invert+0x48>
    2a94:	68 94       	set
    2a96:	3f 91       	pop	r19
    2a98:	2a e0       	ldi	r18, 0x0A	; 10
    2a9a:	26 9f       	mul	r18, r22
    2a9c:	11 24       	eor	r1, r1
    2a9e:	30 19       	sub	r19, r0
    2aa0:	30 5d       	subi	r19, 0xD0	; 208
    2aa2:	31 93       	st	Z+, r19
    2aa4:	de f6       	brtc	.-74     	; 0x2a5c <__ultoa_invert+0xe>
    2aa6:	cf 01       	movw	r24, r30
    2aa8:	08 95       	ret
    2aaa:	46 2f       	mov	r20, r22
    2aac:	47 70       	andi	r20, 0x07	; 7
    2aae:	40 5d       	subi	r20, 0xD0	; 208
    2ab0:	41 93       	st	Z+, r20
    2ab2:	b3 e0       	ldi	r27, 0x03	; 3
    2ab4:	0f d0       	rcall	.+30     	; 0x2ad4 <__ultoa_invert+0x86>
    2ab6:	c9 f7       	brne	.-14     	; 0x2aaa <__ultoa_invert+0x5c>
    2ab8:	f6 cf       	rjmp	.-20     	; 0x2aa6 <__ultoa_invert+0x58>
    2aba:	46 2f       	mov	r20, r22
    2abc:	4f 70       	andi	r20, 0x0F	; 15
    2abe:	40 5d       	subi	r20, 0xD0	; 208
    2ac0:	4a 33       	cpi	r20, 0x3A	; 58
    2ac2:	18 f0       	brcs	.+6      	; 0x2aca <__ultoa_invert+0x7c>
    2ac4:	49 5d       	subi	r20, 0xD9	; 217
    2ac6:	31 fd       	sbrc	r19, 1
    2ac8:	40 52       	subi	r20, 0x20	; 32
    2aca:	41 93       	st	Z+, r20
    2acc:	02 d0       	rcall	.+4      	; 0x2ad2 <__ultoa_invert+0x84>
    2ace:	a9 f7       	brne	.-22     	; 0x2aba <__ultoa_invert+0x6c>
    2ad0:	ea cf       	rjmp	.-44     	; 0x2aa6 <__ultoa_invert+0x58>
    2ad2:	b4 e0       	ldi	r27, 0x04	; 4
    2ad4:	a6 95       	lsr	r26
    2ad6:	97 95       	ror	r25
    2ad8:	87 95       	ror	r24
    2ada:	77 95       	ror	r23
    2adc:	67 95       	ror	r22
    2ade:	ba 95       	dec	r27
    2ae0:	c9 f7       	brne	.-14     	; 0x2ad4 <__ultoa_invert+0x86>
    2ae2:	00 97       	sbiw	r24, 0x00	; 0
    2ae4:	61 05       	cpc	r22, r1
    2ae6:	71 05       	cpc	r23, r1
    2ae8:	08 95       	ret
    2aea:	9b 01       	movw	r18, r22
    2aec:	ac 01       	movw	r20, r24
    2aee:	0a 2e       	mov	r0, r26
    2af0:	06 94       	lsr	r0
    2af2:	57 95       	ror	r21
    2af4:	47 95       	ror	r20
    2af6:	37 95       	ror	r19
    2af8:	27 95       	ror	r18
    2afa:	ba 95       	dec	r27
    2afc:	c9 f7       	brne	.-14     	; 0x2af0 <__ultoa_invert+0xa2>
    2afe:	62 0f       	add	r22, r18
    2b00:	73 1f       	adc	r23, r19
    2b02:	84 1f       	adc	r24, r20
    2b04:	95 1f       	adc	r25, r21
    2b06:	a0 1d       	adc	r26, r0
    2b08:	08 95       	ret

00002b0a <_exit>:
    2b0a:	f8 94       	cli

00002b0c <__stop_program>:
    2b0c:	ff cf       	rjmp	.-2      	; 0x2b0c <__stop_program>
