library ieee;
use ieee.std_logic_1164.all;


entity clk_div is
	port( div_clk : in std_logic;
			out_clk : out std_logic;
	)
end entity;

architecture rtl of clk_div is 
begin 

end rtl; 