# support JTAG and SWD transports.
#
#transport select jtag
transport select swd

source [find target/swj-dp.tcl]

set CPU_MAX_ADDRESS 0xFFFFFFFF
source [find bitsbytes.tcl]
source [find memory.tcl]
source [find mem_helper.tcl]

source [find target/bf70x.tcl]

# memory map

set MAP_XML [find target/bf70x_memory_map.xml]
set MAP_FILE [open $MAP_XML]
set _MEMORY_MAP [read $MAP_FILE]
close $MAP_FILE

global MEMORY_MAP
set MEMORY_MAP [subst $_MEMORY_MAP]
set  _CHIPNAME bf70x

# UserKey

# Uncomment the following 4 lines and change 0x00000000 to key values
#set USERKEY0 0x00000000
#set USERKEY1 0x00000000
#set USERKEY2 0x00000000
#set USERKEY3 0x00000000

if { [info exists USERKEY0] } {
   set  _USERKEY0 $USERKEY0
} else {
   set  _USERKEY0 0x00000000
}

if { [info exists USERKEY1] } {
   set  _USERKEY1 $USERKEY1
} else {
   set  _USERKEY1 0x00000000
}

if { [info exists USERKEY2] } {
   set  _USERKEY2 $USERKEY2
} else {
   set  _USERKEY2 0x00000000
}

if { [info exists USERKEY3] } {
   set  _USERKEY3 $USERKEY3
} else {
   set  _USERKEY3 0x00000000
}

# CoreSight Debug Access Port (DAP)
if { [using_jtag] } {
   set _DAP_TAPID 0x4ba00477
} else {
   set _DAP_TAPID 0x3ba02477
}

if { [using_swd] } {
   swj_newdap $_CHIPNAME dap -expected-id $_DAP_TAPID
} else {
   jtag newtap $_CHIPNAME dap -irlen 4 -expected-id $_DAP_TAPID -disable
   jtag configure $_CHIPNAME.dap -event tap-enable "adjc_enable_dap $_CHIPNAME.adjc"

   # ADI JTAG Controller
   if { [info exists ADJC_TAPID ] } {
      set _ADJC_TAPID $ADJC_TAPID
   } else {
      set _ADJC_TAPID 0x2280a0cb
   }

   jtag newtap $_CHIPNAME adjc -irlen 5 -expected-id $_ADJC_TAPID

   # Once the JRC is up, enable our TAPs
   jtag configure $_CHIPNAME.adjc -event setup "jtag tapenable $_CHIPNAME.dap"
}


# GDB target:  blackfin+, using DAP
set _TARGETNAME $_CHIPNAME.dap
target create $_TARGETNAME bfinplus -chain-position $_TARGETNAME -dbgbase 0x80002000

$_TARGETNAME configure -event examine-end {
   global _CHIPNAME
}
 
# default initialization
proc bf70x_init {} {
}

$_TARGETNAME configure -event gdb-attach {
   #SMP0_SECURECTL
   #mww phys 0x20006800 0x00000500
}

reset_config trst_only

$_TARGETNAME configure -event reset-assert-post "bfinplus dbginit"

$_TARGETNAME configure -event reset-deassert-post {

   #CGU0_DIV
   mww phys 0x2000200C 0x43C72743

   #CGU0_CTL
   mww phys 0x20002000 0x00002000
}

gdb_memory_map disable