$date
	Sun Oct 23 03:18:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#109368
b1011 !
1"
#109370
b1011 &
b1011 %
1$
#109371
0"
#109374
b100010 &
b100010 %
#109378
b10001 &
b10001 %
#109382
b110100 &
b110100 %
#109386
b11010 &
b11010 %
#109390
b1101 &
b1101 %
#109394
b101000 &
b101000 %
#109398
b10100 &
b10100 %
#109402
b1010 &
b1010 %
#109406
b101 &
b101 %
#109410
b10000 &
b10000 %
#109414
b1000 &
b1000 %
#109418
b100 &
b100 %
#109422
b10 &
b10 %
#109426
b1 &
b1 %
1#
#109430
b0 &
0#
b0 %
0$
#1128318
b1000 &
b1000 %
1$
b1000 !
1"
#1128319
0"
#1128322
b100 &
b100 %
#1128326
b10 &
b10 %
#1128330
b1 &
b1 %
1#
#1128334
b0 &
0#
b0 %
0$
#2107449
b111 !
1"
#2107450
b111 &
b111 %
1$
#2107451
0"
#2107454
b10110 &
b10110 %
#2107458
b1011 &
b1011 %
#2107462
b100010 &
b100010 %
#2107466
b10001 &
b10001 %
#2107470
b110100 &
b110100 %
#2107474
b11010 &
b11010 %
#2107478
b1101 &
b1101 %
#2107482
b101000 &
b101000 %
#2107486
b10100 &
b10100 %
#2107490
b1010 &
b1010 %
#2107494
b101 &
b101 %
#2107498
b10000 &
b10000 %
#2107502
b1000 &
b1000 %
#2107506
b100 &
b100 %
#2107510
b10 &
b10 %
#2107514
b1 &
b1 %
1#
#2107518
b0 &
0#
b0 %
0$
#4500012
