// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package regblock_pkg;

    localparam REGBLOCK_DATA_WIDTH = 32;
    localparam REGBLOCK_MIN_ADDR_WIDTH = 3;
    localparam REGBLOCK_SIZE = 'h4;

    typedef struct {
        logic [31:0] next;
    } top__my_reg__f1__in_t;

    typedef struct {
        top__my_reg__f1__in_t f1;
    } top__my_reg__in_t;

    typedef struct {
        top__my_reg__in_t my_reg;
    } regblock__in_t;

    typedef struct {
        logic [31:0] value;
    } top__my_reg__f1__out_t;

    typedef struct {
        top__my_reg__f1__out_t f1;
    } top__my_reg__out_t;

    typedef struct {
        top__my_reg__out_t my_reg;
    } regblock__out_t;
endpackage
