#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May 15 18:38:21 2024
# Process ID: 123514
# Current directory: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axi_i2s_adi_1_0_synth_1
# Command line: vivado -log system_axi_i2s_adi_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_i2s_adi_1_0.tcl
# Log file: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axi_i2s_adi_1_0_synth_1/system_axi_i2s_adi_1_0.vds
# Journal file: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axi_i2s_adi_1_0_synth_1/vivado.jou
# Running On: secil7.siame.univ-tlse3.fr, OS: Linux, CPU Frequency: 3799.885 MHz, CPU Physical cores: 8, Host memory: 16464 MB
#-----------------------------------------------------------
Sourcing tcl script '/nfs/xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source system_axi_i2s_adi_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1542.742 ; gain = 0.023 ; free physical = 5038 ; free virtual = 17374
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_i2s_adi_1_0
Command: synth_design -top system_axi_i2s_adi_1_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 123957
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2295.078 ; gain = 377.605 ; free physical = 253 ; free virtual = 12624
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_i2s_adi_1_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/synth/system_axi_i2s_adi_1_0.vhd:109]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_LRCLK_POL bound to: 0 - type: integer 
	Parameter C_BCLK_POL bound to: 0 - type: integer 
	Parameter C_DMA_TYPE bound to: 1 - type: integer 
	Parameter C_NUM_CH bound to: 1 - type: integer 
	Parameter C_HAS_TX bound to: 1 - type: integer 
	Parameter C_HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_i2s_adi_v1_2' declared at '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:17' bound to instance 'U0' of component 'axi_i2s_adi_v1_2' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/synth/system_axi_i2s_adi_1_0.vhd:241]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi_v1_2' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:110]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'axi_i2s_adi_S_AXI' declared at '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_S_AXI.vhd:54' bound to instance 'axi_i2s_adi_S_AXI_inst' of component 'axi_i2s_adi_S_AXI' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:209]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi_S_AXI' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_S_AXI.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi_S_AXI' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_S_AXI.vhd:140]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/adi_common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/adi_common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/adi_common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/adi_common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/adi_common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/adi_common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'fifo_synchronizer' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/fifo_synchronizer.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'fifo_synchronizer' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/fifo_synchronizer.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i2s_clkgen' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_clkgen.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_clkgen' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_clkgen.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_tx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_tx.vhd:63]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_rx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_rx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_controller.vhd:83]
WARNING: [Synth 8-614] signal 'I2S_CONTROL_REG' is read in the process but is not in the sensitivity list [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:430]
WARNING: [Synth 8-614] signal 'I2S_CLK_CONTROL_REG' is read in the process but is not in the sensitivity list [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:430]
WARNING: [Synth 8-614] signal 'PERIOD_LEN_REG' is read in the process but is not in the sensitivity list [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:430]
WARNING: [Synth 8-614] signal 'rx_fifo_full' is read in the process but is not in the sensitivity list [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:430]
WARNING: [Synth 8-614] signal 'rx_fifo_empty' is read in the process but is not in the sensitivity list [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:430]
WARNING: [Synth 8-614] signal 'tx_fifo_full' is read in the process but is not in the sensitivity list [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:430]
WARNING: [Synth 8-614] signal 'tx_fifo_empty' is read in the process but is not in the sensitivity list [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:430]
WARNING: [Synth 8-614] signal 'rx_sample' is read in the process but is not in the sensitivity list [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:430]
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi_v1_2' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'system_axi_i2s_adi_1_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/synth/system_axi_i2s_adi_1_0.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element prev_bclk_div_rate_reg was removed.  [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_clkgen.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element prev_lrclk_div_rate_reg was removed.  [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_clkgen.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element seq_reg was removed.  [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/i2s_rx.vhd:110]
WARNING: [Synth 8-3848] Net S_AXIS_TREADY in module/entity axi_i2s_adi_v1_2 does not have driver. [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:47]
WARNING: [Synth 8-3848] Net M_AXIS_TDATA in module/entity axi_i2s_adi_v1_2 does not have driver. [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:55]
WARNING: [Synth 8-3848] Net M_AXIS_TLAST in module/entity axi_i2s_adi_v1_2 does not have driver. [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:56]
WARNING: [Synth 8-3848] Net M_AXIS_TVALID in module/entity axi_i2s_adi_v1_2 does not have driver. [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:57]
WARNING: [Synth 8-3848] Net M_AXIS_TKEEP in module/entity axi_i2s_adi_v1_2 does not have driver. [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd:58]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi_i2s_adi_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi_i2s_adi_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi_i2s_adi_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module axi_i2s_adi_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module axi_i2s_adi_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module axi_i2s_adi_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module axi_i2s_adi_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axi_i2s_adi_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axi_i2s_adi_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axi_i2s_adi_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TREADY in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[31] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[30] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[29] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[28] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[27] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[26] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[25] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[24] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[23] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[22] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[21] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[20] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[19] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[18] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[17] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[16] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[15] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[14] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[13] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[12] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[11] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[10] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[9] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[8] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[7] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[6] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[5] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[4] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[3] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[2] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[1] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[0] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TLAST in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TVALID in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TKEEP[3] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TKEEP[2] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TKEEP[1] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TKEEP[0] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ACLK in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[31] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[30] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[29] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[28] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[27] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[26] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[25] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[24] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[18] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[17] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[16] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[15] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[14] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[13] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[12] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[11] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[10] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[9] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[8] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[7] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[6] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[5] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[4] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[3] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[2] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[1] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[0] in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TLAST in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TVALID in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_ACLK in module axi_i2s_adi_v1_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TREADY in module axi_i2s_adi_v1_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.984 ; gain = 453.512 ; free physical = 273 ; free virtual = 12499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2385.828 ; gain = 468.355 ; free physical = 277 ; free virtual = 12441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2385.828 ; gain = 468.355 ; free physical = 277 ; free virtual = 12441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2385.828 ; gain = 0.000 ; free physical = 238 ; free virtual = 12399
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.578 ; gain = 0.000 ; free physical = 357 ; free virtual = 12255
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2532.578 ; gain = 0.000 ; free physical = 353 ; free virtual = 12251
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 276 ; free virtual = 11549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 276 ; free virtual = 11548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 276 ; free virtual = 11543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 283 ; free virtual = 11420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 32    
+---RAMs : 
	              192 Bit	(8 X 24 bit)          RAMs := 2     
	               20 Bit	(4 X 5 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   6 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design system_axi_i2s_adi_1_0 has port DMA_REQ_TX_DAREADY driven by constant 1
INFO: [Synth 8-3917] design system_axi_i2s_adi_1_0 has port DMA_REQ_TX_DRTYPE[0] driven by constant 0
INFO: [Synth 8-3917] design system_axi_i2s_adi_1_0 has port DMA_REQ_TX_DRLAST driven by constant 0
INFO: [Synth 8-3917] design system_axi_i2s_adi_1_0 has port DMA_REQ_RX_DAREADY driven by constant 1
INFO: [Synth 8-3917] design system_axi_i2s_adi_1_0 has port DMA_REQ_RX_DRTYPE[0] driven by constant 0
INFO: [Synth 8-3917] design system_axi_i2s_adi_1_0 has port DMA_REQ_RX_DRLAST driven by constant 0
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module system_axi_i2s_adi_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module system_axi_i2s_adi_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module system_axi_i2s_adi_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[3] in module system_axi_i2s_adi_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[2] in module system_axi_i2s_adi_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[1] in module system_axi_i2s_adi_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[0] in module system_axi_i2s_adi_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module system_axi_i2s_adi_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module system_axi_i2s_adi_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module system_axi_i2s_adi_1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 186 ; free virtual = 10680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------+------------------------------------------------+-----------+----------------------+-------------+
|Module Name            | RTL Object                                     | Inference | Size (Depth x Width) | Primitives  | 
+-----------------------+------------------------------------------------+-----------+----------------------+-------------+
|system_axi_i2s_adi_1_0 | U0/ctrl/tx_sync/fifo_reg                       | Implied   | 4 x 5                | RAM32M x 1  | 
|system_axi_i2s_adi_1_0 | U0/ctrl/rx_gen.rx_sync/fifo_reg                | Implied   | 4 x 5                | RAM32M x 1  | 
|system_axi_i2s_adi_1_0 | U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M x 4  | 
|system_axi_i2s_adi_1_0 | U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M x 4  | 
+-----------------------+------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 360 ; free virtual = 10194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 357 ; free virtual = 10193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------------+------------------------------------------------+-----------+----------------------+-------------+
|Module Name            | RTL Object                                     | Inference | Size (Depth x Width) | Primitives  | 
+-----------------------+------------------------------------------------+-----------+----------------------+-------------+
|system_axi_i2s_adi_1_0 | U0/ctrl/tx_sync/fifo_reg                       | Implied   | 4 x 5                | RAM32M x 1  | 
|system_axi_i2s_adi_1_0 | U0/ctrl/rx_gen.rx_sync/fifo_reg                | Implied   | 4 x 5                | RAM32M x 1  | 
|system_axi_i2s_adi_1_0 | U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M x 4  | 
|system_axi_i2s_adi_1_0 | U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M x 4  | 
+-----------------------+------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 338 ; free virtual = 10187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 757 ; free virtual = 10471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 757 ; free virtual = 10471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 756 ; free virtual = 10470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 756 ; free virtual = 10470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 756 ; free virtual = 10470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 756 ; free virtual = 10469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     6|
|3     |LUT2   |    16|
|4     |LUT3   |    48|
|5     |LUT4   |    21|
|6     |LUT5   |    36|
|7     |LUT6   |    70|
|8     |RAM32M |    10|
|9     |FDRE   |   247|
|10    |FDSE   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 756 ; free virtual = 10469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2532.578 ; gain = 468.355 ; free physical = 739 ; free virtual = 10464
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2532.578 ; gain = 615.105 ; free physical = 739 ; free virtual = 10464
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.578 ; gain = 0.000 ; free physical = 1059 ; free virtual = 10784
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.578 ; gain = 0.000 ; free physical = 1219 ; free virtual = 10984
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances

Synth Design complete | Checksum: 62ea2c70
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:07 . Memory (MB): peak = 2532.578 ; gain = 956.148 ; free physical = 1522 ; free virtual = 11299
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1655.328; main = 1307.228; forked = 349.956
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4156.512; main = 2532.582; forked = 1655.945
INFO: [Common 17-1381] The checkpoint '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axi_i2s_adi_1_0_synth_1/system_axi_i2s_adi_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_i2s_adi_1_0, cache-ID = 2e0e3f9bd3c7ad82
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axi_i2s_adi_1_0_synth_1/system_axi_i2s_adi_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_i2s_adi_1_0_utilization_synth.rpt -pb system_axi_i2s_adi_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 18:39:53 2024...
