# ğŸ¯ Vivado FPGA Expert - Demo KullanÄ±m Ã–rnekleri

Bu dosyada VS Code Chat'te `@vivado` ile kullanabileceÄŸiniz demo sorgularÄ± bulunuyor.

---

## ğŸš€ DEMO 1: Temel Sorular

### AXI ProtokolÃ¼
```
@vivado AXI4-Lite nedir ve AXI4 Full'dan farkÄ± nedir?
```

**Beklenen Cevap:**
- AXI4-Lite aÃ§Ä±klamasÄ± (basitleÅŸtirilmiÅŸ, tek transfer)
- AXI4 Full ile karÅŸÄ±laÅŸtÄ±rma (burst desteÄŸi)
- KullanÄ±m senaryolarÄ± (register access vs DMA)
- Kaynak: PG057, UG1037

---

### Zynq PS-PL Ä°letiÅŸimi
```
@vivado Zynq Processing System ile Programmable Logic arasÄ±nda veri aktarÄ±mÄ± nasÄ±l yapÄ±lÄ±r?
```

**Beklenen Cevap:**
- AXI GP/HP/ACP portlarÄ±
- AXI DMA kullanÄ±mÄ±
- Interrupt yapÄ±sÄ±
- Linux driver yazÄ±mÄ±
- Kaynak: UG585, PG080

---

### Clock Management
```
@vivado MMCM ve PLL arasÄ±ndaki farklar nelerdir?
```

**Beklenen Cevap:**
- MMCM Ã¶zellikleri (mixed-mode clock manager)
- PLL Ã¶zellikleri (phase-locked loop)
- Jitter performance
- KullanÄ±m senaryolarÄ±
- Kaynak: UG472, PG065

---

## ğŸ” DEMO 2: DÃ¶kÃ¼man Arama (/search)

### FIFO Generator
```
@vivado /search FIFO generator IP configuration
```

**Beklenen SonuÃ§:**
- PG058 â†’ FIFO Generator User Guide
- Independent/common clock mode
- Read/write width configuration
- Full/empty flag usage
- 3-5 ilgili dÃ¶kÃ¼man bÃ¶lÃ¼mÃ¼

---

### Timing Constraints
```
@vivado /search XDC timing constraints
```

**Beklenen SonuÃ§:**
- UG903 â†’ Using Constraints
- create_clock, create_generated_clock
- set_input_delay, set_output_delay
- set_false_path, set_multicycle_path
- Constraint priority

---

### IP Integrator
```
@vivado /search IP Integrator block design automation
```

**Beklenen SonuÃ§:**
- UG994 â†’ IP Integrator User Guide
- Block design creation
- Connection automation
- Address editor
- Validate design

---

## ğŸ’» DEMO 3: Kod Ã–rnekleri (/code)

### AXI4-Stream FIFO (Verilog)
```
@vivado /code AXI4-Stream FIFO interface verilog
```

**Beklenen Kod:**
```verilog
module axis_fifo #(
    parameter DATA_WIDTH = 32,
    parameter DEPTH = 16
)(
    input wire aclk,
    input wire aresetn,
    
    // AXI4-Stream Slave (Input)
    input  wire [DATA_WIDTH-1:0] s_axis_tdata,
    input  wire                  s_axis_tvalid,
    output wire                  s_axis_tready,
    input  wire                  s_axis_tlast,
    
    // AXI4-Stream Master (Output)
    output wire [DATA_WIDTH-1:0] m_axis_tdata,
    output wire                  m_axis_tvalid,
    input  wire                  m_axis_tready,
    output wire                  m_axis_tlast
);
// ... (tam kod Ã¶rneÄŸi)
```

---

### Zynq Bare-Metal Driver (C)
```
@vivado /code Zynq GPIO bare-metal driver C
```

**Beklenen Kod:**
```c
#include "xgpiops.h"
#include "xparameters.h"

XGpioPs Gpio;

int gpio_init(void) {
    XGpioPs_Config *ConfigPtr;
    int Status;
    
    ConfigPtr = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
    if (ConfigPtr == NULL) {
        return XST_FAILURE;
    }
    
    Status = XGpioPs_CfgInitialize(&Gpio, ConfigPtr, ConfigPtr->BaseAddr);
    if (Status != XST_SUCCESS) {
        return XST_FAILURE;
    }
    
    // Configure as output
    XGpioPs_SetDirectionPin(&Gpio, 54, 1);
    XGpioPs_SetOutputEnablePin(&Gpio, 54, 1);
    
    return XST_SUCCESS;
}

void gpio_write(u32 pin, u32 value) {
    XGpioPs_WritePin(&Gpio, pin, value);
}
```

---

### Vivado TCL Build Script
```
@vivado /code Vivado project TCL build script
```

**Beklenen Kod:**
```tcl
# Vivado TCL Build Script
# Create project
create_project my_project ./my_project -part xc7z020clg400-1

# Set properties
set_property board_part xilinx.com:zc702:part0:1.4 [current_project]
set_property target_language Verilog [current_project]

# Add source files
add_files {./src/rtl/top.v ./src/rtl/controller.v}
add_files -fileset constrs_1 {./constraints/timing.xdc ./constraints/pinout.xdc}

# Create block design
create_bd_design "system"
source ./scripts/bd_system.tcl

# Generate wrapper
make_wrapper -files [get_files system.bd] -top
add_files -norecurse ./my_project/my_project.srcs/sources_1/bd/system/hdl/system_wrapper.v

# Synthesis
launch_runs synth_1 -jobs 8
wait_on_run synth_1

# Implementation
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1

# Export hardware
write_hw_platform -fixed -include_bit -force -file ./my_project.xsa
```

---

## ğŸ“š DEMO 4: Kavram AÃ§Ä±klamalarÄ± (/explain)

### IP Integrator
```
@vivado /explain IP Integrator block design workflow
```

**Beklenen AÃ§Ä±klama:**
- IP Integrator nedir?
- Block design creation
- IP catalog ve customization
- Connection automation
- Address editor
- Validate design
- Generate output products
- Kaynak: UG994

---

### AXI Interconnect
```
@vivado /explain AXI Interconnect IP
```

**Beklenen AÃ§Ä±klama:**
- AXI Interconnect mimarisi
- Master/slave interface configuration
- Arbiter modes (round-robin, fixed priority)
- Address decoding
- Data width conversion
- Protocol conversion
- Kaynak: PG057

---

### Timing Closure
```
@vivado /explain timing closure methodology
```

**Beklenen AÃ§Ä±klama:**
- Timing analysis temelleri
- Setup/hold time violations
- Critical path optimization
- Pipelining techniques
- Floorplanning
- Physical optimization
- Kaynak: UG949, UG906

---

## ğŸ¨ DEMO 5: KarmaÅŸÄ±k Senaryolar

### Zynq Linux Sistemi
```
@vivado Zynq Ã¼zerinde custom IP ile Linux driver nasÄ±l yazÄ±lÄ±r?
```

**Beklenen Cevap:**
- Custom IP tasarÄ±mÄ± (AXI4-Lite slave)
- Device tree overlay
- Platform device driver
- Character device interface
- User space application
- Kaynak: UG585, UG1144

---

### High-Speed Interface
```
@vivado GTH transceiver ile 10G Ethernet nasÄ±l yapÄ±lÄ±r?
```

**Beklenen Cevap:**
- GTH configuration (line rate, ref clock)
- 10G Ethernet MAC IP setup
- Aurora protocol alternative
- Eye scan ve debugging
- Timing constraints
- Kaynak: UG576, PG157

---

### Vitis HLS Optimizasyonu
```
@vivado Vitis HLS ile C kodunu nasÄ±l optimize ederim?
```

**Beklenen Cevap:**
- Pipeline directive
- Unroll directive
- Array partitioning
- Dataflow optimization
- Interface synthesis (AXI4-Stream)
- Resource vs latency trade-off
- Kaynak: UG1399

---

## ğŸ§ª NasÄ±l Test Edilir?

### 1ï¸âƒ£ VS Code Extension ile (Ã–NERÄ°LEN)
```
1. VS Code'da VIVADO_DOCS.code-workspace'i aÃ§
2. Run > Start Debugging (F5)
3. Extension Development Host aÃ§Ä±lÄ±r
4. Chat'i aÃ§ (Ctrl+Shift+I)
5. YukarÄ±daki demo'lardan birini kopyala-yapÄ±ÅŸtÄ±r
```

### 2ï¸âƒ£ Terminal Demo ile
```powershell
cd C:\Users\murat\Documents\GitHub\VIVADO_DOCS\ai_assistant
python demo.py
```

### 3ï¸âƒ£ Manuel Agent ile
```powershell
cd C:\Users\murat\Documents\GitHub\VIVADO_DOCS\ai_assistant
python vivado_agent.py
# MenÃ¼den "1" seÃ§in (Chat modu)
```

---

## ğŸ“Š Her Demo GÃ¶sterecek:

âœ… **Semantik Arama** - ChromaDB'den ilgili dÃ¶kÃ¼manlar
âœ… **RAG Pipeline** - Context injection + GPT-4
âœ… **Kaynak Takibi** - Hangi UG/PG kullanÄ±ldÄ±
âœ… **Token Maliyeti** - Her sorgu iÃ§in maliyet
âœ… **Kod FormatÄ±** - Syntax highlighting ile kod bloklarÄ±
âœ… **TÃ¼rkÃ§e AÃ§Ä±klama** - Teknik terimler Ä°ngilizce

---

## ğŸ¯ Demo BaÅŸarÄ± Kriterleri

| Kriter | BaÅŸarÄ±lÄ± âœ… | BaÅŸarÄ±sÄ±z âŒ |
|--------|------------|-------------|
| Cevap sÃ¼resi | < 5 saniye | > 10 saniye |
| Kaynak bulma | 3+ dÃ¶kÃ¼man | 0 dÃ¶kÃ¼man |
| Kod formatÄ± | Syntax valid | HatalÄ± kod |
| TÃ¼rkÃ§e kalitesi | AkÄ±cÄ± | KÃ¶tÃ¼ Ã§eviri |
| Token kullanÄ±mÄ± | < 3000 | > 5000 |

---

## ğŸ’¡ Ä°puÃ§larÄ±

1. **Spesifik olun:** "AXI nedir?" yerine "AXI4-Lite master interface nasÄ±l oluÅŸturulur?"
2. **KomutlarÄ± kullanÄ±n:** `/search`, `/code`, `/explain` daha iyi sonuÃ§ verir
3. **Dil belirtin:** Kod Ã¶rneklerinde "Verilog", "VHDL", "TCL" veya "C" ekleyin
4. **BaÄŸlam verin:** "Zynq-7020 iÃ§in" veya "UltraScale+ ile" gibi detaylar ekleyin
5. **Versiyon belirtin:** "Vivado 2023.2" gibi versiyon bilgisi yararlÄ±dÄ±r

---

## ğŸ”§ Vivado Workflow'a Ã–zgÃ¼ Ã–rnekler

### Block Design Otomasyon
```
@vivado IP Integrator'da Zynq PS + AXI GPIO sistemi nasÄ±l oluÅŸturulur?
```

### Constraint YazÄ±mÄ±
```
@vivado /code XDC constraints for DDR3 interface
```

### Simulation
```
@vivado XSIM ile testbench nasÄ±l Ã§alÄ±ÅŸtÄ±rÄ±lÄ±r?
```

### Debugging
```
@vivado ILA (Integrated Logic Analyzer) nasÄ±l eklenir?
```

---

ğŸš€ **Åimdi deneyin! Extension'Ä± baÅŸlatÄ±n ve demo'larÄ± test edin!**
