<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="simtop_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="simtop" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="208,144.000000 ns"></ZoomStartTime>
      <ZoomEndTime time="211,678.000001 ns"></ZoomEndTime>
      <Cursor1Time time="209,870.000000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="196"></NameColumnWidth>
      <ValueColumnWidth column_width="88"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="116" />
   <wvobject fp_name="/simtop/topmoduleinstance/sys_clock" type="logic">
      <obj_property name="ElementShortName">sys_clock</obj_property>
      <obj_property name="ObjectShortName">sys_clock</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider786">
      <obj_property name="label">CPU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate" type="array">
      <obj_property name="ElementShortName">cpustate[12:0]</obj_property>
      <obj_property name="ObjectShortName">cpustate[12:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/ARADDR" type="array">
      <obj_property name="ElementShortName">ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/ARVALID" type="logic">
      <obj_property name="ElementShortName">ARVALID</obj_property>
      <obj_property name="ObjectShortName">ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/ARREADY" type="logic">
      <obj_property name="ElementShortName">ARREADY</obj_property>
      <obj_property name="ObjectShortName">ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/RDATA" type="array">
      <obj_property name="ElementShortName">RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/RVALID" type="logic">
      <obj_property name="ElementShortName">RVALID</obj_property>
      <obj_property name="ObjectShortName">RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/IntegerRegisters/registers" type="array">
      <obj_property name="ElementShortName">registers[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">registers[0:31][31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1016">
      <obj_property name="label">AXI4Chain</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_bram" type="logic">
      <obj_property name="ElementShortName">validwaddr_bram</obj_property>
      <obj_property name="ObjectShortName">validwaddr_bram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_bram" type="logic">
      <obj_property name="ElementShortName">validraddr_bram</obj_property>
      <obj_property name="ObjectShortName">validraddr_bram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_sram" type="logic">
      <obj_property name="ElementShortName">validwaddr_sram</obj_property>
      <obj_property name="ObjectShortName">validwaddr_sram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_sram" type="logic">
      <obj_property name="ElementShortName">validraddr_sram</obj_property>
      <obj_property name="ObjectShortName">validraddr_sram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_uart" type="logic">
      <obj_property name="ElementShortName">validwaddr_uart</obj_property>
      <obj_property name="ObjectShortName">validwaddr_uart</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_uart" type="logic">
      <obj_property name="ElementShortName">validraddr_uart</obj_property>
      <obj_property name="ObjectShortName">validraddr_uart</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_spi" type="logic">
      <obj_property name="ElementShortName">validwaddr_spi</obj_property>
      <obj_property name="ObjectShortName">validwaddr_spi</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_spi" type="logic">
      <obj_property name="ElementShortName">validraddr_spi</obj_property>
      <obj_property name="ObjectShortName">validraddr_spi</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_ddr3" type="logic">
      <obj_property name="ElementShortName">validwaddr_ddr3</obj_property>
      <obj_property name="ObjectShortName">validwaddr_ddr3</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_ddr3" type="logic">
      <obj_property name="ElementShortName">validraddr_ddr3</obj_property>
      <obj_property name="ObjectShortName">validraddr_ddr3</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_none" type="logic">
      <obj_property name="ElementShortName">validwaddr_none</obj_property>
      <obj_property name="ObjectShortName">validwaddr_none</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_none" type="logic">
      <obj_property name="ElementShortName">validraddr_none</obj_property>
      <obj_property name="ObjectShortName">validraddr_none</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider184">
      <obj_property name="label">AXI4Lite</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/ACLK" type="logic">
      <obj_property name="ElementShortName">ACLK</obj_property>
      <obj_property name="ObjectShortName">ACLK</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/ARESETn" type="logic">
      <obj_property name="ElementShortName">ARESETn</obj_property>
      <obj_property name="ObjectShortName">ARESETn</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/AWADDR" type="array">
      <obj_property name="ElementShortName">AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/AWVALID" type="logic">
      <obj_property name="ElementShortName">AWVALID</obj_property>
      <obj_property name="ObjectShortName">AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/AWREADY" type="logic">
      <obj_property name="ElementShortName">AWREADY</obj_property>
      <obj_property name="ObjectShortName">AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/WDATA" type="array">
      <obj_property name="ElementShortName">WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/WSTRB" type="array">
      <obj_property name="ElementShortName">WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/WVALID" type="logic">
      <obj_property name="ElementShortName">WVALID</obj_property>
      <obj_property name="ObjectShortName">WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/WREADY" type="logic">
      <obj_property name="ElementShortName">WREADY</obj_property>
      <obj_property name="ObjectShortName">WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/BRESP" type="array">
      <obj_property name="ElementShortName">BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/BVALID" type="logic">
      <obj_property name="ElementShortName">BVALID</obj_property>
      <obj_property name="ObjectShortName">BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/BREADY" type="logic">
      <obj_property name="ElementShortName">BREADY</obj_property>
      <obj_property name="ObjectShortName">BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/ARADDR" type="array">
      <obj_property name="ElementShortName">ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/ARVALID" type="logic">
      <obj_property name="ElementShortName">ARVALID</obj_property>
      <obj_property name="ObjectShortName">ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/ARREADY" type="logic">
      <obj_property name="ElementShortName">ARREADY</obj_property>
      <obj_property name="ObjectShortName">ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/RDATA" type="array">
      <obj_property name="ElementShortName">RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/RRESP" type="array">
      <obj_property name="ElementShortName">RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/RVALID" type="logic">
      <obj_property name="ElementShortName">RVALID</obj_property>
      <obj_property name="ObjectShortName">RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/RREADY" type="logic">
      <obj_property name="ElementShortName">RREADY</obj_property>
      <obj_property name="ObjectShortName">RREADY</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider260">
      <obj_property name="label">UART</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/ACLK" type="logic">
      <obj_property name="ElementShortName">ACLK</obj_property>
      <obj_property name="ObjectShortName">ACLK</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/ARESETn" type="logic">
      <obj_property name="ElementShortName">ARESETn</obj_property>
      <obj_property name="ObjectShortName">ARESETn</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/AWADDR" type="array">
      <obj_property name="ElementShortName">AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/AWVALID" type="logic">
      <obj_property name="ElementShortName">AWVALID</obj_property>
      <obj_property name="ObjectShortName">AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/AWREADY" type="logic">
      <obj_property name="ElementShortName">AWREADY</obj_property>
      <obj_property name="ObjectShortName">AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/WDATA" type="array">
      <obj_property name="ElementShortName">WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/WSTRB" type="array">
      <obj_property name="ElementShortName">WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/WVALID" type="logic">
      <obj_property name="ElementShortName">WVALID</obj_property>
      <obj_property name="ObjectShortName">WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/WREADY" type="logic">
      <obj_property name="ElementShortName">WREADY</obj_property>
      <obj_property name="ObjectShortName">WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/BRESP" type="array">
      <obj_property name="ElementShortName">BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/BVALID" type="logic">
      <obj_property name="ElementShortName">BVALID</obj_property>
      <obj_property name="ObjectShortName">BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/BREADY" type="logic">
      <obj_property name="ElementShortName">BREADY</obj_property>
      <obj_property name="ObjectShortName">BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/ARADDR" type="array">
      <obj_property name="ElementShortName">ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/ARVALID" type="logic">
      <obj_property name="ElementShortName">ARVALID</obj_property>
      <obj_property name="ObjectShortName">ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/ARREADY" type="logic">
      <obj_property name="ElementShortName">ARREADY</obj_property>
      <obj_property name="ObjectShortName">ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/RDATA" type="array">
      <obj_property name="ElementShortName">RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/RRESP" type="array">
      <obj_property name="ElementShortName">RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/RVALID" type="logic">
      <obj_property name="ElementShortName">RVALID</obj_property>
      <obj_property name="ObjectShortName">RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/UART/axi4if/RREADY" type="logic">
      <obj_property name="ElementShortName">RREADY</obj_property>
      <obj_property name="ObjectShortName">RREADY</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider336">
      <obj_property name="label">DDR3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/ACLK" type="logic">
      <obj_property name="ElementShortName">ACLK</obj_property>
      <obj_property name="ObjectShortName">ACLK</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/ARESETn" type="logic">
      <obj_property name="ElementShortName">ARESETn</obj_property>
      <obj_property name="ObjectShortName">ARESETn</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/AWADDR" type="array">
      <obj_property name="ElementShortName">AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/AWVALID" type="logic">
      <obj_property name="ElementShortName">AWVALID</obj_property>
      <obj_property name="ObjectShortName">AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/AWREADY" type="logic">
      <obj_property name="ElementShortName">AWREADY</obj_property>
      <obj_property name="ObjectShortName">AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/WDATA" type="array">
      <obj_property name="ElementShortName">WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/WSTRB" type="array">
      <obj_property name="ElementShortName">WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/WVALID" type="logic">
      <obj_property name="ElementShortName">WVALID</obj_property>
      <obj_property name="ObjectShortName">WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/WREADY" type="logic">
      <obj_property name="ElementShortName">WREADY</obj_property>
      <obj_property name="ObjectShortName">WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/BRESP" type="array">
      <obj_property name="ElementShortName">BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/BVALID" type="logic">
      <obj_property name="ElementShortName">BVALID</obj_property>
      <obj_property name="ObjectShortName">BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/BREADY" type="logic">
      <obj_property name="ElementShortName">BREADY</obj_property>
      <obj_property name="ObjectShortName">BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/ARADDR" type="array">
      <obj_property name="ElementShortName">ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/ARVALID" type="logic">
      <obj_property name="ElementShortName">ARVALID</obj_property>
      <obj_property name="ObjectShortName">ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/ARREADY" type="logic">
      <obj_property name="ElementShortName">ARREADY</obj_property>
      <obj_property name="ObjectShortName">ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/RDATA" type="array">
      <obj_property name="ElementShortName">RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/RRESP" type="array">
      <obj_property name="ElementShortName">RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/RVALID" type="logic">
      <obj_property name="ElementShortName">RVALID</obj_property>
      <obj_property name="ObjectShortName">RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/axi4if/RREADY" type="logic">
      <obj_property name="ElementShortName">RREADY</obj_property>
      <obj_property name="ObjectShortName">RREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_reset_n" type="logic">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_cke" type="array">
      <obj_property name="ElementShortName">ddr3_cke[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_ck_p" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_ck_n" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_cs_n" type="array">
      <obj_property name="ElementShortName">ddr3_cs_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cs_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_ras_n" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_cas_n" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_we_n" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_ba" type="array">
      <obj_property name="ElementShortName">ddr3_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_addr" type="array">
      <obj_property name="ElementShortName">ddr3_addr[13:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr[13:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_odt" type="array">
      <obj_property name="ElementShortName">ddr3_odt[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_dm" type="array">
      <obj_property name="ElementShortName">ddr3_dm[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_dqs_p" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_dqs_n" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3_dq" type="array">
      <obj_property name="ElementShortName">ddr3_dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/calib_done" type="logic">
      <obj_property name="ElementShortName">calib_done</obj_property>
      <obj_property name="ObjectShortName">calib_done</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/currentcacheline" type="array">
      <obj_property name="ElementShortName">currentcacheline[255:0]</obj_property>
      <obj_property name="ObjectShortName">currentcacheline[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/oldtag" type="array">
      <obj_property name="ElementShortName">oldtag[15:0]</obj_property>
      <obj_property name="ObjectShortName">oldtag[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ctag" type="array">
      <obj_property name="ElementShortName">ctag[14:0]</obj_property>
      <obj_property name="ObjectShortName">ctag[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/cline" type="array">
      <obj_property name="ElementShortName">cline[7:0]</obj_property>
      <obj_property name="ObjectShortName">cline[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/coffset" type="array">
      <obj_property name="ElementShortName">coffset[2:0]</obj_property>
      <obj_property name="ObjectShortName">coffset[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/cwidemask" type="array">
      <obj_property name="ElementShortName">cwidemask[31:0]</obj_property>
      <obj_property name="ObjectShortName">cwidemask[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/raddrstate" type="array">
      <obj_property name="ElementShortName">raddrstate[3:0]</obj_property>
      <obj_property name="ObjectShortName">raddrstate[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/waddrstate" type="array">
      <obj_property name="ElementShortName">waddrstate[1:0]</obj_property>
      <obj_property name="ObjectShortName">waddrstate[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/writestate" type="array">
      <obj_property name="ElementShortName">writestate[3:0]</obj_property>
      <obj_property name="ObjectShortName">writestate[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3cmdvalid" type="logic">
      <obj_property name="ElementShortName">ddr3cmdvalid</obj_property>
      <obj_property name="ObjectShortName">ddr3cmdvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3cmdre" type="logic">
      <obj_property name="ElementShortName">ddr3cmdre</obj_property>
      <obj_property name="ObjectShortName">ddr3cmdre</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3cmdwe" type="logic">
      <obj_property name="ElementShortName">ddr3cmdwe</obj_property>
      <obj_property name="ObjectShortName">ddr3cmdwe</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/state" type="array">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3readout" type="array">
      <obj_property name="ElementShortName">ddr3readout[127:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3readout[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/ddr3readin" type="array">
      <obj_property name="ElementShortName">ddr3readin[127:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3readin[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3RAM/cache" type="array">
      <obj_property name="ElementShortName">cache[0:255][255:0]</obj_property>
      <obj_property name="ObjectShortName">cache[0:255][255:0]</obj_property>
   </wvobject>
</wave_config>
