=====
SETUP
-8.794
10.331
1.537
inst_w12/phase_counter_1_s0
1.813
2.271
inst_w12/n20_s0
3.121
4.220
n166_s5
4.715
5.341
n166_s4
5.831
6.930
ch1_phase_b_s2
10.331
=====
SETUP
-7.460
8.997
1.537
inst_w12/phase_counter_0_s0
1.813
2.271
n165_s6
3.275
4.097
n165_s5
4.102
4.727
n165_s7
5.146
6.245
ch1_phase_a_s2
8.997
=====
SETUP
-7.225
8.762
1.537
inst_w12/phase_counter_0_s0
1.813
2.271
n170_s8
3.275
4.077
n168_s5
4.500
5.532
ch1_INB2_s2
8.762
=====
SETUP
-6.813
8.349
1.537
inst_w12/phase_counter_0_s0
1.813
2.271
inst_2/phase_counter_1_s4
3.275
3.900
n167_s5
4.323
4.949
ch1_INB1_s2
8.349
=====
SETUP
-6.747
8.283
1.537
inst_w12/phase_counter_0_s0
1.813
2.271
n170_s8
3.275
4.077
n170_s5
4.500
5.532
ch1_INA2_s2
8.283
=====
SETUP
-5.538
7.075
1.537
inst_12/phase_counter_1_s2
1.813
2.271
n170_s7
3.107
4.139
n169_s5
4.150
4.972
ch1_INA1_s2
7.075
=====
SETUP
-2.181
17.153
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n837_s19
3.675
4.707
dvi_out_inst/n837_s4
5.996
6.697
dvi_out_inst/n837_s8
7.401
8.384
dvi_out_inst/n879_s
9.523
10.073
dvi_out_inst/n878_s
10.073
10.130
dvi_out_inst/n877_s
10.130
10.693
dvi_out_inst/n996_s5
11.525
12.557
dvi_out_inst/n994_s5
13.863
14.665
dvi_out_inst/n994_s2
15.084
16.116
dvi_out_inst/n994_s0
16.121
17.153
dvi_out_inst/counter2_7_s0
17.153
=====
SETUP
-1.245
16.217
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n837_s19
3.675
4.707
dvi_out_inst/n837_s4
5.996
6.697
dvi_out_inst/n837_s8
7.401
8.384
dvi_out_inst/n879_s
9.523
10.073
dvi_out_inst/n878_s
10.073
10.130
dvi_out_inst/n877_s
10.130
10.693
dvi_out_inst/n996_s5
11.525
12.551
dvi_out_inst/n995_s4
12.976
14.075
dvi_out_inst/n995_s6
14.080
15.112
dvi_out_inst/n995_s0
15.118
16.217
dvi_out_inst/counter2_6_s0
16.217
=====
SETUP
-1.074
16.047
14.972
dvi_out_inst/video_regs[0].data_10_s0
1.904
2.363
dvi_out_inst/n445_s12
3.675
4.774
dvi_out_inst/n445_s1
5.578
6.128
dvi_out_inst/n444_s1
6.128
6.656
dvi_out_inst/n453_s4
7.089
8.188
dvi_out_inst/n487_s
9.334
9.884
dvi_out_inst/n486_s
9.884
10.412
dvi_out_inst/n612_s9
10.839
11.938
dvi_out_inst/n612_s4
12.742
13.774
dvi_out_inst/n612_s2
13.780
14.806
dvi_out_inst/n612_s0
15.225
16.047
dvi_out_inst/counter0_7_s0
16.047
=====
SETUP
-0.816
15.789
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n837_s19
3.675
4.707
dvi_out_inst/n837_s4
5.996
6.697
dvi_out_inst/n837_s8
7.401
8.384
dvi_out_inst/n871_s
9.199
9.749
dvi_out_inst/n870_s
9.749
10.277
dvi_out_inst/n996_s4
10.708
11.807
dvi_out_inst/n997_s3
13.102
13.924
dvi_out_inst/n997_s2
13.929
14.961
dvi_out_inst/n997_s0
14.967
15.789
dvi_out_inst/counter2_4_s0
15.789
=====
SETUP
-0.714
15.686
14.972
dvi_out_inst/video_regs[0].data_10_s0
1.904
2.363
dvi_out_inst/n445_s12
3.675
4.774
dvi_out_inst/n445_s1
5.578
6.128
dvi_out_inst/n444_s1
6.128
6.656
dvi_out_inst/n453_s4
7.089
8.188
dvi_out_inst/n678_s
9.488
10.038
dvi_out_inst/n677_s
10.038
10.095
dvi_out_inst/n676_s0
10.095
10.658
dvi_out_inst/n803_s8
10.674
11.706
dvi_out_inst/n803_s4
12.511
13.610
dvi_out_inst/n803_s2
13.615
14.641
dvi_out_inst/n803_s0
15.060
15.686
dvi_out_inst/counter1_7_s0
15.686
=====
SETUP
-0.668
15.640
14.972
dvi_out_inst/video_regs[0].data_10_s0
1.904
2.363
dvi_out_inst/n445_s12
3.675
4.774
dvi_out_inst/n445_s1
5.578
6.128
dvi_out_inst/n444_s1
6.128
6.656
dvi_out_inst/n454_s4
7.089
8.188
dvi_out_inst/n488_s
9.009
9.559
dvi_out_inst/n487_s
9.559
10.087
dvi_out_inst/n614_s5
10.508
11.534
dvi_out_inst/n613_s5
11.957
13.018
dvi_out_inst/n613_s6
13.437
14.536
dvi_out_inst/n613_s0
14.541
15.640
dvi_out_inst/counter0_6_s0
15.640
=====
SETUP
-0.323
15.295
14.972
dvi_out_inst/video_regs[0].data_10_s0
1.904
2.363
dvi_out_inst/n445_s12
3.675
4.774
dvi_out_inst/n445_s1
5.578
6.128
dvi_out_inst/n444_s1
6.128
6.656
dvi_out_inst/n454_s4
7.089
8.188
dvi_out_inst/n496_s
9.494
10.195
dvi_out_inst/n614_s4
10.902
11.934
dvi_out_inst/n614_s1
13.092
14.191
dvi_out_inst/n614_s0
14.196
15.295
dvi_out_inst/counter0_5_s0
15.295
=====
SETUP
-0.280
15.252
14.972
dvi_out_inst/video_regs[0].data_10_s0
1.904
2.363
dvi_out_inst/n445_s12
3.675
4.774
dvi_out_inst/n445_s1
5.578
6.128
dvi_out_inst/n444_s1
6.128
6.656
dvi_out_inst/n454_s4
7.089
8.188
dvi_out_inst/n496_s
9.494
10.195
dvi_out_inst/n614_s4
10.902
11.934
dvi_out_inst/n615_s3
12.761
13.583
dvi_out_inst/n615_s2
13.588
14.620
dvi_out_inst/n615_s0
14.626
15.252
dvi_out_inst/counter0_4_s0
15.252
=====
SETUP
-0.136
15.109
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n837_s19
3.675
4.707
dvi_out_inst/n837_s4
5.996
6.697
dvi_out_inst/n837_s8
7.401
8.384
dvi_out_inst/n879_s
9.523
10.073
dvi_out_inst/n878_s
10.073
10.130
dvi_out_inst/n877_s
10.130
10.693
dvi_out_inst/n996_s5
11.525
12.557
dvi_out_inst/n996_s2
13.378
14.477
dvi_out_inst/n996_s0
14.483
15.109
dvi_out_inst/counter2_5_s0
15.109
=====
SETUP
0.142
14.831
14.972
dvi_out_inst/video_regs[0].data_10_s0
1.904
2.363
dvi_out_inst/n445_s12
3.675
4.774
dvi_out_inst/n445_s1
5.578
6.128
dvi_out_inst/n444_s1
6.128
6.656
dvi_out_inst/n454_s4
7.089
8.188
dvi_out_inst/n687_s
9.014
9.564
dvi_out_inst/n686_s
9.564
10.127
dvi_out_inst/n805_s4
10.954
11.580
dvi_out_inst/n806_s3
11.597
12.629
dvi_out_inst/n806_s2
12.965
13.590
dvi_out_inst/n806_s0
14.009
14.831
dvi_out_inst/counter1_4_s0
14.831
=====
SETUP
0.348
14.625
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n837_s19
3.675
4.707
dvi_out_inst/n837_s4
5.996
6.697
dvi_out_inst/n837_s8
7.401
8.359
dvi_out_inst/n836_s8
8.359
8.922
dvi_out_inst/n994_s8
9.753
10.785
dvi_out_inst/n994_s3
10.790
11.612
dvi_out_inst/n970_s2
12.433
13.059
dvi_out_inst/n976_s0
13.593
14.625
dvi_out_inst/dvi_data2_1_s0
14.625
=====
SETUP
0.355
14.618
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n837_s19
3.675
4.707
dvi_out_inst/n837_s4
5.996
6.697
dvi_out_inst/n837_s8
7.401
8.384
dvi_out_inst/n879_s
9.523
10.073
dvi_out_inst/n878_s
10.073
10.636
dvi_out_inst/n998_s4
11.931
12.753
dvi_out_inst/n998_s5
12.758
13.790
dvi_out_inst/n998_s0
13.796
14.618
dvi_out_inst/counter2_3_s0
14.618
=====
SETUP
0.381
4.817
5.198
clk_ibuf
0.000
0.982
reset_button_0_s1
1.226
1.684
n221_s3
2.662
3.287
reset_seq_ext/reset_seq_12_s0
4.817
=====
SETUP
0.381
4.817
5.198
clk_ibuf
0.000
0.982
reset_button_0_s1
1.226
1.684
n221_s3
2.662
3.287
reset_seq_ext/reset_seq_13_s0
4.817
=====
SETUP
0.381
4.817
5.198
clk_ibuf
0.000
0.982
reset_button_0_s1
1.226
1.684
n221_s3
2.662
3.287
reset_seq_ext/reset_seq_14_s0
4.817
=====
SETUP
0.381
4.817
5.198
clk_ibuf
0.000
0.982
reset_button_0_s1
1.226
1.684
n221_s3
2.662
3.287
reset_seq_ext/reset_seq_15_s0
4.817
=====
SETUP
0.396
14.577
14.972
dvi_out_inst/video_regs[0].data_10_s0
1.904
2.363
dvi_out_inst/n445_s12
3.675
4.774
dvi_out_inst/n445_s1
5.578
6.128
dvi_out_inst/n444_s1
6.128
6.656
dvi_out_inst/n454_s4
7.089
8.188
dvi_out_inst/n687_s
9.014
9.564
dvi_out_inst/n686_s
9.564
10.127
dvi_out_inst/n805_s4
10.954
11.580
dvi_out_inst/n804_s4
12.086
13.118
dvi_out_inst/n804_s6
13.123
13.749
dvi_out_inst/n804_s0
13.755
14.577
dvi_out_inst/counter1_6_s0
14.577
=====
SETUP
0.429
14.544
14.972
dvi_out_inst/video_regs[0].data_10_s0
1.904
2.363
dvi_out_inst/n445_s12
3.675
4.774
dvi_out_inst/n445_s1
5.578
6.128
dvi_out_inst/n444_s1
6.128
6.185
dvi_out_inst/n443_s1
6.185
6.748
dvi_out_inst/n643_s5
7.090
8.122
dvi_out_inst/n508_s0
8.960
9.992
dvi_out_inst/n602_s0
11.291
11.728
dvi_out_inst/n618_s0
13.512
14.544
dvi_out_inst/counter0_1_s0
14.544
=====
SETUP
0.532
10.634
11.166
n130_s2
10.008
10.634
motor_pulse_s1
10.634
=====
HOLD
-0.685
0.374
1.059
n130_s2
0.002
0.374
motor_pulse_s1
0.374
=====
HOLD
0.392
2.267
1.875
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n219_s0
1.895
2.267
reset_seq_ext/reset_seq_16_s0
2.267
=====
HOLD
0.555
1.599
1.044
clk_ibuf
0.000
0.844
timer_i/overflow_s0
1.029
1.362
motor_pulse_s1
1.599
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_0_s0
2.556
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_1_s0
2.556
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_2_s0
2.556
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_3_s0
2.556
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_4_s0
2.556
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_5_s0
2.556
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
timer_i/counter_0_s0
1.029
1.362
timer_i/n28_s2
1.365
1.737
timer_i/counter_0_s0
1.737
=====
HOLD
0.709
2.554
1.845
tpg_inst/vcounter_1_s0
1.845
2.178
tpg_inst/n39_s1
2.182
2.554
tpg_inst/vcounter_1_s0
2.554
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_0_s3
1.029
1.362
n109_s3
1.366
1.738
antiChatter_rotary1_0_s3
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_3_s1
1.029
1.362
n153_s2
1.366
1.738
antiChatter_sw2_3_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_2_s1
1.029
1.362
n107_s1
1.366
1.738
antiChatter_rotary1_2_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_3_s1
1.029
1.362
n106_s1
1.366
1.738
antiChatter_rotary1_3_s1
1.738
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_3_s0
1.029
1.362
inst_2/n11_s0
1.367
1.739
inst_w12/vref_count_3_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_0_s0
1.029
1.362
inst_w12/n10_s2
1.367
1.739
inst_w12/vref_count_0_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_1_s0
1.029
1.362
inst_2/n13_s0
1.367
1.739
inst_w12/vref_count_1_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_4_s5
1.029
1.362
n152_s3
1.367
1.739
antiChatter_sw2_4_s5
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_1_s1
1.029
1.362
n155_s1
1.367
1.739
antiChatter_sw2_1_s1
1.739
=====
HOLD
0.710
2.555
1.845
tpg_inst/vcounter_7_s0
1.845
2.178
tpg_inst/n33_s1
2.183
2.555
tpg_inst/vcounter_7_s0
2.555
=====
HOLD
0.710
2.011
1.301
inst_12/phase_counter_1_s2
1.301
1.634
inst_12/n27_s2
1.639
2.011
inst_12/phase_counter_1_s2
2.011
=====
HOLD
0.711
2.012
1.301
inst_w12/phase_counter_2_s0
1.301
1.634
inst_w12/n21_s0
1.640
2.012
inst_w12/phase_counter_2_s0
2.012
=====
HOLD
0.712
1.741
1.029
clk_ibuf
0.000
0.844
vref_level_0_s3
1.029
1.362
n88_s2
1.369
1.741
vref_level_0_s3
1.741
=====
HOLD
0.712
1.741
1.029
clk_ibuf
0.000
0.844
excitation_mode_0_s1
1.029
1.362
n139_s3
1.369
1.741
excitation_mode_0_s1
1.741
