## Summary: Complete Roadmap

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        BOON COMPLETE REDESIGN ROADMAP                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                             â”‚
â”‚  Parts 1-12: Arena-Based Engine (agile-forging-locket.md)                  â”‚
â”‚  â”œâ”€â”€ Part 1-4: Core architecture (IDs, arena, messages, event loop)        â”‚
â”‚  â”œâ”€â”€ Part 5-7: Persistence, error handling, multi-threading                â”‚
â”‚  â”œâ”€â”€ Part 8-10: Bridge/API, modules, live updates                          â”‚
â”‚  â””â”€â”€ Part 11-12: Cross-platform, testing infrastructure                    â”‚
â”‚                                                                             â”‚
â”‚  â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•    â”‚
â”‚  FIRST MAJOR MILESTONE: Playground on New Engine (~12 weeks)               â”‚
â”‚  â”œâ”€â”€ Phase 1-2: Core types, arena, messages                                â”‚
â”‚  â”œâ”€â”€ Phase 3-4: Basic nodes, combinators (counter.bn works)                â”‚
â”‚  â”œâ”€â”€ Phase 5-6: Lists, timers (interval.bn works)                          â”‚
â”‚  â””â”€â”€ Phase 7: Bridge & UI (todo_mvc.bn works) â—€â”€â”€ MILESTONE COMPLETE       â”‚
â”‚  â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•    â”‚
â”‚                                                                             â”‚
â”‚  Part 13: FPGA Transpiler (this document)                                  â”‚
â”‚  â”œâ”€â”€ Phase 13A: Minimal HIR + CodeGen (FSM)                                â”‚
â”‚  â”œâ”€â”€ Phase 13B: BITS type system                                           â”‚
â”‚  â”œâ”€â”€ Phase 13C: Fixed-size lists                                           â”‚
â”‚  â”œâ”€â”€ Phase 13D: super_counter milestone â—€â”€â”€ FPGA MILESTONE                 â”‚
â”‚  â””â”€â”€ Phase 13E: CLI + tooling                                              â”‚
â”‚                                                                             â”‚
â”‚  Part 14: RISC Softcore (this document)                                    â”‚
â”‚  â”œâ”€â”€ Phase 14A: Single-cycle RV32I                                         â”‚
â”‚  â”œâ”€â”€ Phase 14B: 5-stage pipeline                                           â”‚
â”‚  â”œâ”€â”€ Phase 14C: Memory system                                              â”‚
â”‚  â”œâ”€â”€ Phase 14D: Verification                                               â”‚
â”‚  â””â”€â”€ Phase 14E: Self-hosting â—€â”€â”€ ULTIMATE GOAL: BOON ON BOON RISC          â”‚
â”‚                                                                             â”‚
â”‚  Part 15: Fixed-Size Philosophy (future consideration)                     â”‚
â”‚  â””â”€â”€ Unify browser/FPGA with fixed-size core reactive state                â”‚
â”‚                                                                             â”‚
â”‚  â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•   â”‚
â”‚                                                                             â”‚
â”‚  MILESTONE PROGRESSION:                                                     â”‚
â”‚                                                                             â”‚
â”‚  todo_mvc.bn on new engine        "Boon runtime is production-ready"       â”‚
â”‚         â†“                                                                   â”‚
â”‚  super_counter.bn â†’ working SV    "Boon can make hardware"                 â”‚
â”‚         â†“                                                                   â”‚
â”‚  RISC-V passes compliance         "Boon can make a processor"              â”‚
â”‚         â†“                                                                   â”‚
â”‚  Boon runs on Boon RISC           "Boon designs its own substrate"         â”‚
â”‚         â†“                                                                   â”‚
â”‚  ğŸ“ BLOG POST: "Running Boon on a RISC-V Designed in Boon"                 â”‚
â”‚                                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

