###############################################
Emulate Docker CLI using podman. Create /etc/containers/nodocker to quiet msg.
[36m[INFO]: 
	___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|     ||  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	|  O  ||   _/    _]|  |  || |___ |     ||  |  ||    _]
	|     ||  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|

[37m
[36m[INFO]: Version: mpw-one-a[37m
[36m[INFO]: Running non-interactively[37m
[36m[INFO]: Using design configuration at /project/openlane/user_proj_example/config.tcl[37m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl[37m
[36m[INFO]: PDKs root directory: /project/fun/openlane/pdk_root-mpw-one-a[37m
[36m[INFO]: PDK: sky130A[37m
[36m[INFO]: Setting PDKPATH to /project/fun/openlane/pdk_root-mpw-one-a/sky130A[37m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[37m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl[37m
[36m[INFO]: Current run directory is /project/openlane/user_proj_example/runs/user_proj_example[37m
[36m[INFO]: Preparing LEF Files[37m
mergeLef.py : Merging LEFs
sky130_ef_sc_hd__fakediode_2.lef: SITEs matched found: 0
sky130_ef_sc_hd__fakediode_2.lef: MACROs matched found: 1
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
mergeLef.py : Merging LEFs complete
[36m[INFO]: Trimming Liberty...[37m
[36m[INFO]: Preparation complete[37m
[36m[INFO]: Running Synthesis...[37m

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/hierarchy.dot'.
Dumping module user_proj_example to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \counter
Parameter \BITS = 32

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \BITS = 32
Generating RTLIL representation for module `$paramod\counter\BITS=32'.

4.3. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=32

4.4. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=32
Removing unused module `\counter'.
Removed 1 unused modules.

5. Executing TRIBUF pass.

6. Executing SYNTH pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=32

6.1.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=32
Removed 0 unused modules.

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112 in module $paramod\counter\BITS=32.
Removed a total of 0 dead cases.

6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

6.2.4. Executing PROC_INIT pass (extract init attributes).

6.2.5. Executing PROC_ARST pass (detect async resets in processes).

6.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$149'.
     1/1: $0\count[31:31]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$148'.
     1/1: $0\count[30:30]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$147'.
     1/1: $0\count[29:29]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$146'.
     1/1: $0\count[28:28]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$145'.
     1/1: $0\count[27:27]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$144'.
     1/1: $0\count[26:26]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$143'.
     1/1: $0\count[25:25]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$142'.
     1/1: $0\count[24:24]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$141'.
     1/1: $0\count[23:23]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$140'.
     1/1: $0\count[22:22]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$139'.
     1/1: $0\count[21:21]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$138'.
     1/1: $0\count[20:20]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$137'.
     1/1: $0\count[19:19]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$136'.
     1/1: $0\count[18:18]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$135'.
     1/1: $0\count[17:17]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$134'.
     1/1: $0\count[16:16]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$133'.
     1/1: $0\count[15:15]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$132'.
     1/1: $0\count[14:14]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$131'.
     1/1: $0\count[13:13]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$130'.
     1/1: $0\count[12:12]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$129'.
     1/1: $0\count[11:11]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$128'.
     1/1: $0\count[10:10]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$127'.
     1/1: $0\count[9:9]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$126'.
     1/1: $0\count[8:8]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$125'.
     1/1: $0\count[7:7]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$124'.
     1/1: $0\count[6:6]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$123'.
     1/1: $0\count[5:5]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$122'.
     1/1: $0\count[4:4]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$121'.
     1/1: $0\count[3:3]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$120'.
     1/1: $0\count[2:2]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$119'.
     1/1: $0\count[1:1]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$118'.
     1/1: $0\count[0:0]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
     1/6: $0\count[31:0] [31:24]
     2/6: $0\count[31:0] [23:16]
     3/6: $0\count[31:0] [15:8]
     4/6: $0\count[31:0] [7:0]
     5/6: $0\ready[0:0]
     6/6: $0\rdata[31:0]

6.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

6.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\counter\BITS=32.\count [31]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$149'.
  created $dff cell `$procdff$260' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [30]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$148'.
  created $dff cell `$procdff$261' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [29]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$147'.
  created $dff cell `$procdff$262' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [28]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$146'.
  created $dff cell `$procdff$263' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [27]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$145'.
  created $dff cell `$procdff$264' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [26]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$144'.
  created $dff cell `$procdff$265' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [25]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$143'.
  created $dff cell `$procdff$266' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [24]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$142'.
  created $dff cell `$procdff$267' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [23]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$141'.
  created $dff cell `$procdff$268' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [22]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$140'.
  created $dff cell `$procdff$269' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [21]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$139'.
  created $dff cell `$procdff$270' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [20]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$138'.
  created $dff cell `$procdff$271' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [19]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$137'.
  created $dff cell `$procdff$272' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [18]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$136'.
  created $dff cell `$procdff$273' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [17]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$135'.
  created $dff cell `$procdff$274' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [16]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$134'.
  created $dff cell `$procdff$275' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [15]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$133'.
  created $dff cell `$procdff$276' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [14]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$132'.
  created $dff cell `$procdff$277' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [13]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$131'.
  created $dff cell `$procdff$278' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [12]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$130'.
  created $dff cell `$procdff$279' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [11]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$129'.
  created $dff cell `$procdff$280' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [10]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$128'.
  created $dff cell `$procdff$281' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [9]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$127'.
  created $dff cell `$procdff$282' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [8]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$126'.
  created $dff cell `$procdff$283' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [7]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$125'.
  created $dff cell `$procdff$284' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [6]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$124'.
  created $dff cell `$procdff$285' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [5]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$123'.
  created $dff cell `$procdff$286' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [4]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$122'.
  created $dff cell `$procdff$287' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [3]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$121'.
  created $dff cell `$procdff$288' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [2]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$120'.
  created $dff cell `$procdff$289' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [1]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$119'.
  created $dff cell `$procdff$290' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [0]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$118'.
  created $dff cell `$procdff$291' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\rdata' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
  created $dff cell `$procdff$292' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
  created $dff cell `$procdff$293' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\ready' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
  created $dff cell `$procdff$294' with positive edge clock.

6.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$149'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$149'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$148'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$148'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$147'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$147'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$146'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$146'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$145'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$145'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$144'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$144'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$143'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$143'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$142'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$142'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$141'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$141'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$140'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$140'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$139'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$139'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$138'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$138'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$137'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$137'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$136'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$136'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$135'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$135'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$134'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$134'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$133'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$133'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$132'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$132'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$131'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$131'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$130'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$130'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$129'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$129'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$128'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$128'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$127'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$127'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$126'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$126'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$125'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$125'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$124'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$124'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$123'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$123'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$122'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$122'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$121'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$121'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$120'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$120'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$119'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$119'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$118'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$118'.
Found and cleaned up 7 empty switches in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
Cleaned up 39 empty switches.

6.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\counter\BITS=32.
<suppressed ~1 debug messages>

6.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~6 debug messages>

6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 3 unused cells and 98 unused wires.
<suppressed ~4 debug messages>

6.6. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
Warning: multiple conflicting drivers for user_proj_example.\counter.count [0]:
    port Q[0] of cell $flatten\counter.$procdff$291 ($dff)
    port Q[0] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [1]:
    port Q[0] of cell $flatten\counter.$procdff$290 ($dff)
    port Q[1] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [2]:
    port Q[0] of cell $flatten\counter.$procdff$289 ($dff)
    port Q[2] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [3]:
    port Q[0] of cell $flatten\counter.$procdff$288 ($dff)
    port Q[3] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [4]:
    port Q[0] of cell $flatten\counter.$procdff$287 ($dff)
    port Q[4] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [5]:
    port Q[0] of cell $flatten\counter.$procdff$286 ($dff)
    port Q[5] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [6]:
    port Q[0] of cell $flatten\counter.$procdff$285 ($dff)
    port Q[6] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [7]:
    port Q[0] of cell $flatten\counter.$procdff$284 ($dff)
    port Q[7] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [8]:
    port Q[0] of cell $flatten\counter.$procdff$283 ($dff)
    port Q[8] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [9]:
    port Q[0] of cell $flatten\counter.$procdff$282 ($dff)
    port Q[9] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [10]:
    port Q[0] of cell $flatten\counter.$procdff$281 ($dff)
    port Q[10] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [11]:
    port Q[0] of cell $flatten\counter.$procdff$280 ($dff)
    port Q[11] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [12]:
    port Q[0] of cell $flatten\counter.$procdff$279 ($dff)
    port Q[12] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [13]:
    port Q[0] of cell $flatten\counter.$procdff$278 ($dff)
    port Q[13] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [14]:
    port Q[0] of cell $flatten\counter.$procdff$277 ($dff)
    port Q[14] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [15]:
    port Q[0] of cell $flatten\counter.$procdff$276 ($dff)
    port Q[15] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [16]:
    port Q[0] of cell $flatten\counter.$procdff$275 ($dff)
    port Q[16] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [17]:
    port Q[0] of cell $flatten\counter.$procdff$274 ($dff)
    port Q[17] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [18]:
    port Q[0] of cell $flatten\counter.$procdff$273 ($dff)
    port Q[18] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [19]:
    port Q[0] of cell $flatten\counter.$procdff$272 ($dff)
    port Q[19] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [20]:
    port Q[0] of cell $flatten\counter.$procdff$271 ($dff)
    port Q[20] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [21]:
    port Q[0] of cell $flatten\counter.$procdff$270 ($dff)
    port Q[21] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [22]:
    port Q[0] of cell $flatten\counter.$procdff$269 ($dff)
    port Q[22] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [23]:
    port Q[0] of cell $flatten\counter.$procdff$268 ($dff)
    port Q[23] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [24]:
    port Q[0] of cell $flatten\counter.$procdff$267 ($dff)
    port Q[24] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [25]:
    port Q[0] of cell $flatten\counter.$procdff$266 ($dff)
    port Q[25] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [26]:
    port Q[0] of cell $flatten\counter.$procdff$265 ($dff)
    port Q[26] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [27]:
    port Q[0] of cell $flatten\counter.$procdff$264 ($dff)
    port Q[27] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [28]:
    port Q[0] of cell $flatten\counter.$procdff$263 ($dff)
    port Q[28] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [29]:
    port Q[0] of cell $flatten\counter.$procdff$262 ($dff)
    port Q[29] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [30]:
    port Q[0] of cell $flatten\counter.$procdff$261 ($dff)
    port Q[30] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [31]:
    port Q[0] of cell $flatten\counter.$procdff$260 ($dff)
    port Q[31] of cell $flatten\counter.$procdff$293 ($dff)
found and reported 32 problems.

6.7. Executing OPT pass (performing simple optimizations).

6.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.7.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.7.9. Finished OPT passes. (There is nothing left to do.)

6.8. Executing FSM pass (extract and optimize FSM).

6.8.1. Executing FSM_DETECT pass (finding FSMs in design).

6.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.9. Executing OPT pass (performing simple optimizations).

6.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

6.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\counter.$procdff$294 ($dff) from module user_proj_example (D = $flatten\counter.$procmux$250_Y, Q = \counter.ready, rval = 1'0).
Adding SRST signal on $flatten\counter.$procdff$293 ($dff) from module user_proj_example (D = { $flatten\counter.$procmux$218_Y $flatten\counter.$procmux$227_Y $flatten\counter.$procmux$236_Y $flatten\counter.$procmux$245_Y }, Q = \counter.count, rval = 0).
Adding EN signal on $flatten\counter.$procdff$292 ($dff) from module user_proj_example (D = \counter.count, Q = \counter.rdata).
Adding EN signal on $flatten\counter.$procdff$291 ($dff) from module user_proj_example (D = \la_data_in [32], Q = \counter.count [0]).
Adding EN signal on $flatten\counter.$procdff$290 ($dff) from module user_proj_example (D = \la_data_in [33], Q = \counter.count [1]).
Adding EN signal on $flatten\counter.$procdff$289 ($dff) from module user_proj_example (D = \la_data_in [34], Q = \counter.count [2]).
Adding EN signal on $flatten\counter.$procdff$288 ($dff) from module user_proj_example (D = \la_data_in [35], Q = \counter.count [3]).
Adding EN signal on $flatten\counter.$procdff$287 ($dff) from module user_proj_example (D = \la_data_in [36], Q = \counter.count [4]).
Adding EN signal on $flatten\counter.$procdff$286 ($dff) from module user_proj_example (D = \la_data_in [37], Q = \counter.count [5]).
Adding EN signal on $flatten\counter.$procdff$285 ($dff) from module user_proj_example (D = \la_data_in [38], Q = \counter.count [6]).
Adding EN signal on $flatten\counter.$procdff$284 ($dff) from module user_proj_example (D = \la_data_in [39], Q = \counter.count [7]).
Adding EN signal on $flatten\counter.$procdff$283 ($dff) from module user_proj_example (D = \la_data_in [40], Q = \counter.count [8]).
Adding EN signal on $flatten\counter.$procdff$282 ($dff) from module user_proj_example (D = \la_data_in [41], Q = \counter.count [9]).
Adding EN signal on $flatten\counter.$procdff$281 ($dff) from module user_proj_example (D = \la_data_in [42], Q = \counter.count [10]).
Adding EN signal on $flatten\counter.$procdff$280 ($dff) from module user_proj_example (D = \la_data_in [43], Q = \counter.count [11]).
Adding EN signal on $flatten\counter.$procdff$279 ($dff) from module user_proj_example (D = \la_data_in [44], Q = \counter.count [12]).
Adding EN signal on $flatten\counter.$procdff$278 ($dff) from module user_proj_example (D = \la_data_in [45], Q = \counter.count [13]).
Adding EN signal on $flatten\counter.$procdff$277 ($dff) from module user_proj_example (D = \la_data_in [46], Q = \counter.count [14]).
Adding EN signal on $flatten\counter.$procdff$276 ($dff) from module user_proj_example (D = \la_data_in [47], Q = \counter.count [15]).
Adding EN signal on $flatten\counter.$procdff$275 ($dff) from module user_proj_example (D = \la_data_in [48], Q = \counter.count [16]).
Adding EN signal on $flatten\counter.$procdff$274 ($dff) from module user_proj_example (D = \la_data_in [49], Q = \counter.count [17]).
Adding EN signal on $flatten\counter.$procdff$273 ($dff) from module user_proj_example (D = \la_data_in [50], Q = \counter.count [18]).
Adding EN signal on $flatten\counter.$procdff$272 ($dff) from module user_proj_example (D = \la_data_in [51], Q = \counter.count [19]).
Adding EN signal on $flatten\counter.$procdff$271 ($dff) from module user_proj_example (D = \la_data_in [52], Q = \counter.count [20]).
Adding EN signal on $flatten\counter.$procdff$270 ($dff) from module user_proj_example (D = \la_data_in [53], Q = \counter.count [21]).
Adding EN signal on $flatten\counter.$procdff$269 ($dff) from module user_proj_example (D = \la_data_in [54], Q = \counter.count [22]).
Adding EN signal on $flatten\counter.$procdff$268 ($dff) from module user_proj_example (D = \la_data_in [55], Q = \counter.count [23]).
Adding EN signal on $flatten\counter.$procdff$267 ($dff) from module user_proj_example (D = \la_data_in [56], Q = \counter.count [24]).
Adding EN signal on $flatten\counter.$procdff$266 ($dff) from module user_proj_example (D = \la_data_in [57], Q = \counter.count [25]).
Adding EN signal on $flatten\counter.$procdff$265 ($dff) from module user_proj_example (D = \la_data_in [58], Q = \counter.count [26]).
Adding EN signal on $flatten\counter.$procdff$264 ($dff) from module user_proj_example (D = \la_data_in [59], Q = \counter.count [27]).
Adding EN signal on $flatten\counter.$procdff$263 ($dff) from module user_proj_example (D = \la_data_in [60], Q = \counter.count [28]).
Adding EN signal on $flatten\counter.$procdff$262 ($dff) from module user_proj_example (D = \la_data_in [61], Q = \counter.count [29]).
Adding EN signal on $flatten\counter.$procdff$261 ($dff) from module user_proj_example (D = \la_data_in [62], Q = \counter.count [30]).
Adding EN signal on $flatten\counter.$procdff$260 ($dff) from module user_proj_example (D = \la_data_in [63], Q = \counter.count [31]).

6.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 39 unused cells and 36 unused wires.
<suppressed ~40 debug messages>

6.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.9.9. Rerunning OPT passes. (Maybe there is more to do..)

6.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

6.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.9.13. Executing OPT_DFF pass (perform DFF optimizations).

6.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.9.16. Finished OPT passes. (There is nothing left to do.)

6.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:134$115 ($add).

6.11. Executing PEEPOPT pass (run peephole optimizers).

6.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_proj_example:
  creating $macc model for $flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:134$115 ($add).
  creating $alu model for $macc $flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:134$115.
  creating $alu cell for $flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:134$115: $auto$alumacc.cc:485:replace_alu$334
  created 1 $alu and 0 $macc cells.

6.14. Executing SHARE pass (SAT-based resource sharing).

6.15. Executing OPT pass (performing simple optimizations).

6.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

6.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.15.6. Executing OPT_DFF pass (perform DFF optimizations).

6.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.15.9. Finished OPT passes. (There is nothing left to do.)

6.16. Executing MEMORY pass.

6.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.18. Executing OPT pass (performing simple optimizations).

6.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~4 debug messages>

6.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.18.3. Executing OPT_DFF pass (perform DFF optimizations).

6.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.18.5. Finished fast OPT passes.

6.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

6.20. Executing OPT pass (performing simple optimizations).

6.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

6.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.20.6. Executing OPT_SHARE pass.

6.20.7. Executing OPT_DFF pass (perform DFF optimizations).

6.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.20.10. Finished OPT passes. (There is nothing left to do.)

6.21. Executing TECHMAP pass (map to technology primitives).

6.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~419 debug messages>

6.22. Executing OPT pass (performing simple optimizations).

6.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~183 debug messages>

6.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.22.3. Executing OPT_DFF pass (perform DFF optimizations).

6.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 36 unused cells and 116 unused wires.
<suppressed ~37 debug messages>

6.22.5. Finished fast OPT passes.

6.23. Executing ABC pass (technology mapping using ABC).

6.23.1. Extracting gate netlist of module `\user_proj_example' to `<abc-temp-dir>/input.blif'..
Extracted 287 gates and 397 wires to a netlist network with 110 inputs and 68 outputs.

6.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:               MUX cells:       97
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               NOR cells:       33
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       51
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:      219
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       68
Removing temp directory.

6.24. Executing OPT pass (performing simple optimizations).

6.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~32 debug messages>

6.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.24.3. Executing OPT_DFF pass (perform DFF optimizations).

6.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 1 unused cells and 197 unused wires.
<suppressed ~6 debug messages>

6.24.5. Finished fast OPT passes.

6.25. Executing HIERARCHY pass (managing design hierarchy).

6.25.1. Analyzing design hierarchy..
Top module:  \user_proj_example

6.25.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

6.26. Printing statistics.

=== user_proj_example ===

   Number of wires:                247
   Number of wire bits:           1114
   Number of public wires:          30
   Number of public wire bits:     897
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                348
     $_ANDNOT_                      16
     $_AND_                          6
     $_DFFE_PP_                     64
     $_MUX_                         97
     $_NAND_                        15
     $_NOR_                         33
     $_ORNOT_                        1
     $_OR_                          51
     $_SDFF_PP0_                    33
     $_XNOR_                        15
     $_XOR_                         17

6.27. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
Warning: multiple conflicting drivers for user_proj_example.\counter.count [31]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$586 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$553 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [30]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$585 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$552 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [29]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$584 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$551 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [28]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$583 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$550 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [27]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$582 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$549 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [26]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$581 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$548 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [25]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$580 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$547 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [24]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$579 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$546 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [23]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$578 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$545 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [22]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$577 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$544 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [21]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$576 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$543 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [20]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$575 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$542 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [19]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$574 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$541 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [18]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$573 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$540 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [17]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$572 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$539 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [16]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$571 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$538 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [15]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$570 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$537 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [14]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$569 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$536 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [13]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$568 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$535 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [12]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$567 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$534 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [11]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$566 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$533 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [10]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$565 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$532 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [9]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$564 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$531 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [8]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$563 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$530 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [7]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$562 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$529 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [6]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$561 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$528 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [5]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$560 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$527 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [4]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$559 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$526 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [3]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$558 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$525 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [2]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$557 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$524 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [1]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$556 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$523 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [0]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$555 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$522 ($_SDFF_PP0_)
found and reported 32 problems.

7. Executing SHARE pass (SAT-based resource sharing).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 11 unused wires.
<suppressed ~11 debug messages>

10. Printing statistics.
mapping tbuf

=== user_proj_example ===

   Number of wires:                236
   Number of wire bits:            855
   Number of public wires:          19
   Number of public wire bits:     638
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                348
     $_ANDNOT_                      16
     $_AND_                          6
     $_DFFE_PP_                     64
     $_MUX_                         97
     $_NAND_                        15
     $_NOR_                         33
     $_ORNOT_                        1
     $_OR_                          51
     $_SDFF_PP0_                    33
     $_XNOR_                        15
     $_XOR_                         17

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

12. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

13.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_proj_example':
  mapped 97 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_4 cells.

14. Printing statistics.
[INFO]: ABC: WireLoad : S_2

=== user_proj_example ===

   Number of wires:                333
   Number of wire bits:            952
   Number of public wires:          19
   Number of public wire bits:     638
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                445
     $_ANDNOT_                      16
     $_AND_                          6
     $_MUX_                        194
     $_NAND_                        15
     $_NOR_                         33
     $_ORNOT_                        1
     $_OR_                          51
     $_XNOR_                        15
     $_XOR_                         17
     sky130_fd_sc_hd__dfxtp_4       97

15. Executing ABC pass (technology mapping using ABC).

15.1. Extracting gate netlist of module `\user_proj_example' to `/tmp/yosys-abc-gIMTYg/input.blif'..
Extracted 348 gates and 523 wires to a netlist network with 174 inputs and 99 outputs.

15.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-gIMTYg/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-gIMTYg/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-gIMTYg/input.blif 
ABC: + read_lib -w /project/openlane/user_proj_example/runs/user_proj_example/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/project/openlane/user_proj_example/runs/user_proj_example/tmp/trimmed.lib" has 43 cells (6 skipped: 6 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.02 sec
ABC: Memory =    1.82 MB. Time =     0.02 sec
ABC: + read_constr -v /project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: Node 413 has dup fanin 5.
ABC: Node 413 has dup fanin 412.
ABC: Node 413 has dup fanin 5.
ABC: Node 413 has dup fanin 412.
ABC: Node 432 has dup fanin 13.
ABC: Node 432 has dup fanin 431.
ABC: Node 432 has dup fanin 13.
ABC: Node 432 has dup fanin 431.
ABC: Node 455 has dup fanin 21.
ABC: Node 455 has dup fanin 454.
ABC: Node 455 has dup fanin 21.
ABC: Node 455 has dup fanin 454.
ABC: Node 474 has dup fanin 29.
ABC: Node 474 has dup fanin 473.
ABC: Node 474 has dup fanin 29.
ABC: Node 474 has dup fanin 473.
ABC: Node 517 has dup fanin 45.
ABC: Node 517 has dup fanin 516.
ABC: Node 517 has dup fanin 45.
ABC: Node 517 has dup fanin 516.
ABC: Node 553 has dup fanin 303.
ABC: Node 553 has dup fanin 548.
ABC: Node 553 has dup fanin 303.
ABC: Node 553 has dup fanin 548.
ABC: Node 567 has dup fanin 389.
ABC: Node 567 has dup fanin 389.
ABC: Node 568 has dup fanin 388.
ABC: Node 568 has dup fanin 388.
ABC: Node 569 has dup fanin 390.
ABC: Node 569 has dup fanin 390.
ABC: Node 570 has dup fanin 387.
ABC: Node 570 has dup fanin 387.
ABC: Node 571 has dup fanin 384.
ABC: Node 571 has dup fanin 384.
ABC: Node 572 has dup fanin 383.
ABC: Node 572 has dup fanin 383.
ABC: Node 573 has dup fanin 385.
ABC: Node 573 has dup fanin 385.
ABC: Node 574 has dup fanin 382.
ABC: Node 574 has dup fanin 382.
ABC: Node 575 has dup fanin 379.
ABC: Node 575 has dup fanin 379.
ABC: Node 576 has dup fanin 378.
ABC: Node 576 has dup fanin 378.
ABC: Node 577 has dup fanin 380.
ABC: Node 577 has dup fanin 380.
ABC: Node 578 has dup fanin 377.
ABC: Node 578 has dup fanin 377.
ABC: Node 579 has dup fanin 374.
ABC: Node 579 has dup fanin 374.
ABC: Node 580 has dup fanin 373.
ABC: Node 580 has dup fanin 373.
ABC: Node 581 has dup fanin 375.
ABC: Node 581 has dup fanin 375.
ABC: Node 582 has dup fanin 372.
ABC: Node 582 has dup fanin 372.
ABC: Node 583 has dup fanin 368.
ABC: Node 583 has dup fanin 368.
ABC: Node 584 has dup fanin 367.
ABC: Node 584 has dup fanin 367.
ABC: Node 585 has dup fanin 369.
ABC: Node 585 has dup fanin 369.
ABC: Node 586 has dup fanin 366.
ABC: Node 586 has dup fanin 366.
ABC: Node 587 has dup fanin 363.
ABC: Node 587 has dup fanin 363.
ABC: Node 588 has dup fanin 362.
ABC: Node 588 has dup fanin 362.
ABC: Node 589 has dup fanin 364.
ABC: Node 589 has dup fanin 364.
ABC: Node 590 has dup fanin 361.
ABC: Node 590 has dup fanin 361.
ABC: Node 591 has dup fanin 358.
ABC: Node 591 has dup fanin 358.
ABC: Node 592 has dup fanin 357.
ABC: Node 592 has dup fanin 357.
ABC: Node 593 has dup fanin 359.
ABC: Node 593 has dup fanin 359.
ABC: Node 594 has dup fanin 356.
ABC: Node 594 has dup fanin 356.
ABC: Node 595 has dup fanin 353.
ABC: Node 595 has dup fanin 353.
ABC: Node 596 has dup fanin 352.
ABC: Node 596 has dup fanin 352.
ABC: Node 597 has dup fanin 354.
ABC: Node 597 has dup fanin 354.
ABC: Node 598 has dup fanin 351.
ABC: Node 598 has dup fanin 351.
ABC: Node 599 has dup fanin 566.
ABC: Node 599 has dup fanin 566.
ABC: Node 600 has dup fanin 566.
ABC: Node 600 has dup fanin 566.
ABC: Node 601 has dup fanin 566.
ABC: Node 601 has dup fanin 566.
ABC: Node 602 has dup fanin 566.
ABC: Node 602 has dup fanin 566.
ABC: Node 603 has dup fanin 566.
ABC: Node 603 has dup fanin 566.
ABC: Node 604 has dup fanin 566.
ABC: Node 604 has dup fanin 566.
ABC: Node 605 has dup fanin 566.
ABC: Node 605 has dup fanin 566.
ABC: Node 606 has dup fanin 566.
ABC: Node 606 has dup fanin 566.
ABC: Node 607 has dup fanin 566.
ABC: Node 607 has dup fanin 566.
ABC: Node 608 has dup fanin 566.
ABC: Node 608 has dup fanin 566.
ABC: Node 609 has dup fanin 566.
ABC: Node 609 has dup fanin 566.
ABC: Node 610 has dup fanin 566.
ABC: Node 610 has dup fanin 566.
ABC: Node 611 has dup fanin 566.
ABC: Node 611 has dup fanin 566.
ABC: Node 612 has dup fanin 566.
ABC: Node 612 has dup fanin 566.
ABC: Node 613 has dup fanin 566.
ABC: Node 613 has dup fanin 566.
ABC: Node 614 has dup fanin 566.
ABC: Node 614 has dup fanin 566.
ABC: Node 615 has dup fanin 566.
ABC: Node 615 has dup fanin 566.
ABC: Node 616 has dup fanin 566.
ABC: Node 616 has dup fanin 566.
ABC: Node 617 has dup fanin 566.
ABC: Node 617 has dup fanin 566.
ABC: Node 618 has dup fanin 566.
ABC: Node 618 has dup fanin 566.
ABC: Node 619 has dup fanin 566.
ABC: Node 619 has dup fanin 566.
ABC: Node 620 has dup fanin 566.
ABC: Node 620 has dup fanin 566.
ABC: Node 621 has dup fanin 566.
ABC: Node 621 has dup fanin 566.
ABC: Node 622 has dup fanin 566.
ABC: Node 622 has dup fanin 566.
ABC: Node 623 has dup fanin 566.
ABC: Node 623 has dup fanin 566.
ABC: Node 624 has dup fanin 566.
ABC: Node 624 has dup fanin 566.
ABC: Node 625 has dup fanin 566.
ABC: Node 625 has dup fanin 566.
ABC: Node 626 has dup fanin 566.
ABC: Node 626 has dup fanin 566.
ABC: Node 627 has dup fanin 566.
ABC: Node 627 has dup fanin 566.
ABC: Node 628 has dup fanin 566.
ABC: Node 628 has dup fanin 566.
ABC: Node 629 has dup fanin 566.
ABC: Node 629 has dup fanin 566.
ABC: Node 630 has dup fanin 566.
ABC: Node 630 has dup fanin 566.
ABC: + upsize -D 10000 
ABC: Current delay (3789.48 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    404 ( 33.9 %)   Cap = 10.3 ff (  0.0 %)   Area =     4299.12 (100.0 %)   Delay =  3976.25 ps  (  5.9 %)               
ABC: Path  0 --      98 : 0    1 pi                       A =   0.00  Df =   3.4   -2.5 ps  S =  14.9 ps  Cin =  0.0 ff  Cout =   2.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     280 : 2    1 sky130_fd_sc_hd__and2_4  A =   8.76  Df = 128.0  -12.8 ps  S =  29.0 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 539.3 ff  G =   72  
ABC: Path  2 --     281 : 1    5 sky130_fd_sc_hd__buf_2   A =   5.00  Df = 248.8  -25.7 ps  S =  55.5 ps  Cin =  1.7 ff  Cout =   9.0 ff  Cmax = 315.9 ff  G =  500  
ABC: Path  3 --     282 : 1    5 sky130_fd_sc_hd__buf_2   A =   5.00  Df = 416.2   -3.1 ps  S = 159.6 ps  Cin =  1.7 ff  Cout =  31.5 ff  Cmax = 315.9 ff  G = 1709  
ABC: Path  4 --     348 : 1    5 sky130_fd_sc_hd__buf_2   A =   5.00  Df = 693.4  -75.2 ps  S = 230.7 ps  Cin =  1.7 ff  Cout =  46.4 ff  Cmax = 315.9 ff  G = 2515  
ABC: Path  5 --     360 : 2    3 sky130_fd_sc_hd__nor2_4  A =  11.26  Df = 752.5   -9.7 ps  S = 105.5 ps  Cin =  8.7 ff  Cout =  11.8 ff  Cmax = 251.8 ff  G =  127  
ABC: Path  6 --     361 : 4    1 sky130_fd_sc_hd__or4_4   A =  11.26  Df =1152.7 -287.6 ps  S =  77.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 534.7 ff  G =   98  
ABC: Path  7 --     377 : 4    1 sky130_fd_sc_hd__or4_4   A =  11.26  Df =1677.8 -712.3 ps  S =  77.6 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 534.7 ff  G =   99  
ABC: Path  8 --     378 : 2    4 sky130_fd_sc_hd__or2_4   A =   8.76  Df =1922.5 -849.6 ps  S =  52.9 ps  Cin =  2.4 ff  Cout =   9.4 ff  Cmax = 514.5 ff  G =  370  
ABC: Path  9 --     379 : 4    4 sky130_fd_sc_hd__or4_4   A =  11.26  Df =2371.1-1164.4 ps  S = 106.3 ps  Cin =  2.4 ff  Cout =  16.8 ff  Cmax = 534.7 ff  G =  657  
ABC: Path 10 --     380 : 4    3 sky130_fd_sc_hd__or4_4   A =  11.26  Df =2828.4-1485.7 ps  S = 102.2 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 534.7 ff  G =  561  
ABC: Path 11 --     381 : 3    2 sky130_fd_sc_hd__or3_4   A =  11.26  Df =3188.2-1717.5 ps  S =  77.8 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 531.9 ff  G =  476  
ABC: Path 12 --     383 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =3453.2-1845.0 ps  S =  72.5 ps  Cin =  2.4 ff  Cout =  19.3 ff  Cmax = 514.5 ff  G =  764  
ABC: Path 13 --     676 : 4    1 sky130_fd_sc_hd__a211o_4 A =  17.52  Df =3778.0 -157.3 ps  S =  44.5 ps  Cin =  4.6 ff  Cout =   2.5 ff  Cmax = 559.4 ff  G =   52  
ABC: Path 14 --     677 : 3    1 sky130_fd_sc_hd__and3_4  A =  11.26  Df =3976.3 -149.6 ps  S =  80.5 ps  Cin =  2.4 ff  Cout =  17.6 ff  Cmax = 532.8 ff  G =  729  
ABC: Start-point = pi97 (\wbs_cyc_i).  End-point = po98 ($auto$rtlil.cc:2290:MuxGate$1714).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  174/   99  lat =    0  nd =   404  edge =    954  area =4298.70  delay =16.00  lev = 16
ABC: + write_blif /tmp/yosys-abc-gIMTYg/output.blif 

15.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a211o_4 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a21bo_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_4 cells:       70
ABC RESULTS:   sky130_fd_sc_hd__a32o_4 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       95
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o22a_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:       25
ABC RESULTS:        internal signals:      250
ABC RESULTS:           input signals:      174
ABC RESULTS:          output signals:       99
Removing temp directory.

16. Executing SETUNDEF pass (replace undef values with defined constants).

17. Executing HILOMAP pass (mapping to constant drivers).

18. Executing SPLITNETS pass (splitting up multi-bit signals).

19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 626 unused wires.
<suppressed ~34 debug messages>

20. Executing INSBUF pass (insert buffer cells for connected wires).
Added user_proj_example.$auto$insbuf.cc:79:execute$2326: \io_oeb [36] -> \io_oeb [0]
Added user_proj_example.$auto$insbuf.cc:79:execute$2327: \io_oeb [36] -> \io_oeb [1]
Added user_proj_example.$auto$insbuf.cc:79:execute$2328: \io_oeb [36] -> \io_oeb [2]
Added user_proj_example.$auto$insbuf.cc:79:execute$2329: \io_oeb [36] -> \io_oeb [3]
Added user_proj_example.$auto$insbuf.cc:79:execute$2330: \io_oeb [36] -> \io_oeb [4]
Added user_proj_example.$auto$insbuf.cc:79:execute$2331: \io_oeb [36] -> \io_oeb [5]
Added user_proj_example.$auto$insbuf.cc:79:execute$2332: \io_oeb [36] -> \io_oeb [6]
Added user_proj_example.$auto$insbuf.cc:79:execute$2333: \io_oeb [36] -> \io_oeb [7]
Added user_proj_example.$auto$insbuf.cc:79:execute$2334: \io_oeb [36] -> \io_oeb [8]
Added user_proj_example.$auto$insbuf.cc:79:execute$2335: \io_oeb [36] -> \io_oeb [9]
Added user_proj_example.$auto$insbuf.cc:79:execute$2336: \io_oeb [36] -> \io_oeb [10]
Added user_proj_example.$auto$insbuf.cc:79:execute$2337: \io_oeb [36] -> \io_oeb [11]
Added user_proj_example.$auto$insbuf.cc:79:execute$2338: \io_oeb [36] -> \io_oeb [12]
Added user_proj_example.$auto$insbuf.cc:79:execute$2339: \io_oeb [36] -> \io_oeb [13]
Added user_proj_example.$auto$insbuf.cc:79:execute$2340: \io_oeb [36] -> \io_oeb [14]
Added user_proj_example.$auto$insbuf.cc:79:execute$2341: \io_oeb [36] -> \io_oeb [15]
Added user_proj_example.$auto$insbuf.cc:79:execute$2342: \io_oeb [36] -> \io_oeb [16]
Added user_proj_example.$auto$insbuf.cc:79:execute$2343: \io_oeb [36] -> \io_oeb [17]
Added user_proj_example.$auto$insbuf.cc:79:execute$2344: \io_oeb [36] -> \io_oeb [18]
Added user_proj_example.$auto$insbuf.cc:79:execute$2345: \io_oeb [36] -> \io_oeb [19]
Added user_proj_example.$auto$insbuf.cc:79:execute$2346: \io_oeb [36] -> \io_oeb [20]
Added user_proj_example.$auto$insbuf.cc:79:execute$2347: \io_oeb [36] -> \io_oeb [21]
Added user_proj_example.$auto$insbuf.cc:79:execute$2348: \io_oeb [36] -> \io_oeb [22]
Added user_proj_example.$auto$insbuf.cc:79:execute$2349: \io_oeb [36] -> \io_oeb [23]
Added user_proj_example.$auto$insbuf.cc:79:execute$2350: \io_oeb [36] -> \io_oeb [24]
Added user_proj_example.$auto$insbuf.cc:79:execute$2351: \io_oeb [36] -> \io_oeb [25]
Added user_proj_example.$auto$insbuf.cc:79:execute$2352: \io_oeb [36] -> \io_oeb [26]
Added user_proj_example.$auto$insbuf.cc:79:execute$2353: \io_oeb [36] -> \io_oeb [27]
Added user_proj_example.$auto$insbuf.cc:79:execute$2354: \io_oeb [36] -> \io_oeb [28]
Added user_proj_example.$auto$insbuf.cc:79:execute$2355: \io_oeb [36] -> \io_oeb [29]
Added user_proj_example.$auto$insbuf.cc:79:execute$2356: \io_oeb [36] -> \io_oeb [30]
Added user_proj_example.$auto$insbuf.cc:79:execute$2357: \io_oeb [36] -> \io_oeb [31]
Added user_proj_example.$auto$insbuf.cc:79:execute$2358: \io_oeb [36] -> \io_oeb [32]
Added user_proj_example.$auto$insbuf.cc:79:execute$2359: \io_oeb [36] -> \io_oeb [33]
Added user_proj_example.$auto$insbuf.cc:79:execute$2360: \io_oeb [36] -> \io_oeb [34]
Added user_proj_example.$auto$insbuf.cc:79:execute$2361: \io_oeb [36] -> \io_oeb [35]
Added user_proj_example.$auto$insbuf.cc:79:execute$2362: \io_out [0] -> \la_data_out [0]
Added user_proj_example.$auto$insbuf.cc:79:execute$2363: \io_out [1] -> \la_data_out [1]
Added user_proj_example.$auto$insbuf.cc:79:execute$2364: \io_out [2] -> \la_data_out [2]
Added user_proj_example.$auto$insbuf.cc:79:execute$2365: \io_out [3] -> \la_data_out [3]
Added user_proj_example.$auto$insbuf.cc:79:execute$2366: \io_out [4] -> \la_data_out [4]
Added user_proj_example.$auto$insbuf.cc:79:execute$2367: \io_out [5] -> \la_data_out [5]
Added user_proj_example.$auto$insbuf.cc:79:execute$2368: \io_out [6] -> \la_data_out [6]
Added user_proj_example.$auto$insbuf.cc:79:execute$2369: \io_out [7] -> \la_data_out [7]
Added user_proj_example.$auto$insbuf.cc:79:execute$2370: \io_out [8] -> \la_data_out [8]
Added user_proj_example.$auto$insbuf.cc:79:execute$2371: \io_out [9] -> \la_data_out [9]
Added user_proj_example.$auto$insbuf.cc:79:execute$2372: \io_out [10] -> \la_data_out [10]
Added user_proj_example.$auto$insbuf.cc:79:execute$2373: \io_out [11] -> \la_data_out [11]
Added user_proj_example.$auto$insbuf.cc:79:execute$2374: \io_out [12] -> \la_data_out [12]
Added user_proj_example.$auto$insbuf.cc:79:execute$2375: \io_out [13] -> \la_data_out [13]
Added user_proj_example.$auto$insbuf.cc:79:execute$2376: \io_out [14] -> \la_data_out [14]
Added user_proj_example.$auto$insbuf.cc:79:execute$2377: \io_out [15] -> \la_data_out [15]
Added user_proj_example.$auto$insbuf.cc:79:execute$2378: \io_out [16] -> \la_data_out [16]
Added user_proj_example.$auto$insbuf.cc:79:execute$2379: \io_out [17] -> \la_data_out [17]
Added user_proj_example.$auto$insbuf.cc:79:execute$2380: \io_out [18] -> \la_data_out [18]
Added user_proj_example.$auto$insbuf.cc:79:execute$2381: \io_out [19] -> \la_data_out [19]
Added user_proj_example.$auto$insbuf.cc:79:execute$2382: \io_out [20] -> \la_data_out [20]
Added user_proj_example.$auto$insbuf.cc:79:execute$2383: \io_out [21] -> \la_data_out [21]
Added user_proj_example.$auto$insbuf.cc:79:execute$2384: \io_out [22] -> \la_data_out [22]
Added user_proj_example.$auto$insbuf.cc:79:execute$2385: \io_out [23] -> \la_data_out [23]
Added user_proj_example.$auto$insbuf.cc:79:execute$2386: \io_out [24] -> \la_data_out [24]
Added user_proj_example.$auto$insbuf.cc:79:execute$2387: \io_out [25] -> \la_data_out [25]
Added user_proj_example.$auto$insbuf.cc:79:execute$2388: \io_out [26] -> \la_data_out [26]
Added user_proj_example.$auto$insbuf.cc:79:execute$2389: \io_out [27] -> \la_data_out [27]
Added user_proj_example.$auto$insbuf.cc:79:execute$2390: \io_out [28] -> \la_data_out [28]
Added user_proj_example.$auto$insbuf.cc:79:execute$2391: \io_out [29] -> \la_data_out [29]
Added user_proj_example.$auto$insbuf.cc:79:execute$2392: \io_out [30] -> \la_data_out [30]
Added user_proj_example.$auto$insbuf.cc:79:execute$2393: \io_out [31] -> \la_data_out [31]

21. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
Warning: Wire user_proj_example.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_proj_example.\wbs_ack_o is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [8] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [7] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [6] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [5] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [4] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [3] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [2] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [0] is used but has no driver.
found and reported 237 problems.

22. Printing statistics.

=== user_proj_example ===

   Number of wires:                419
   Number of wire bits:           1007
   Number of public wires:          17
   Number of public wire bits:     605
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                672
     sky130_fd_sc_hd__a211o_4       14
     sky130_fd_sc_hd__a21bo_4        1
     sky130_fd_sc_hd__a21o_4         7
     sky130_fd_sc_hd__a2bb2o_4      70
     sky130_fd_sc_hd__a32o_4         8
     sky130_fd_sc_hd__and2_4        13
     sky130_fd_sc_hd__and3_4        16
     sky130_fd_sc_hd__buf_2        110
     sky130_fd_sc_hd__conb_1       103
     sky130_fd_sc_hd__dfxtp_4       97
     sky130_fd_sc_hd__inv_2         95
     sky130_fd_sc_hd__nand2_4        5
     sky130_fd_sc_hd__nor2_4        51
     sky130_fd_sc_hd__o21ai_4        7
     sky130_fd_sc_hd__o22a_4         3
     sky130_fd_sc_hd__or2_4         43
     sky130_fd_sc_hd__or3_4          4
     sky130_fd_sc_hd__or4_4         25

   Chip area for module '\user_proj_example': 7332.032000

23. Executing Verilog backend.
Dumping module `\user_proj_example'.

Warnings: 301 unique messages, 301 total
End of script. Logfile hash: cc1ad5e1de, CPU: user 0.60s system 0.02s, MEM: 44.87 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 37% 2x abc (0 sec), 24% 4x stat (0 sec), ...
[36m[INFO]: Changing netlist from 0 to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: cannot open '/root/.sta'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
[36m[INFO]: Synthesis was successful[37m
[36m[INFO]: Running Floorplanning...[37m
[36m[INFO]: Running Initial Floorplanning...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Info: Added 212 rows of 1280 sites.
[36m[INFO]: Core area width: 588.96[37m
[36m[INFO]: Core area height: 578.24[37m
[36m[INFO]: Changing layout from 0 to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def[37m
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 672 components and 4679 component-terminals.
Notice 0:     Created 1007 nets and 1888 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def
Top-level design name: user_proj_example
Block boundaries: 0 0 600000 600000
Writing /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def[37m
[36m[INFO]: Running Tap/Decap Insertion...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 672 components and 4679 component-terminals.
Notice 0:     Created 1007 nets and 1888 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 212
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 424
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 4387
Running tapcell... Done!
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def to /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def[37m
[36m[INFO]: Generating PDN...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 5483 components and 15149 component-terminals.
Notice 0:     Created 1007 nets and 1888 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/openlane/common_pdn.tcl
[INFO] [PDNG-0008] Design Name is user_proj_example
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: met1 -  width: 0.480  pitch: 2.720  offset: 0.000 
    Straps
      Layer: met4 -  width: 1.600  pitch: 153.600  offset: 16.320 
    Connect: {met1 met4}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def[37m
[36m[INFO]: Running Placement...[37m
[36m[INFO]: Running Global Placement...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 5483 components and 15149 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1007 nets and 1888 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def
[INFO] DBU = 1000
[INFO] SiteSize = (460, 2720)
[INFO] CoreAreaLxLy = (5520, 10880)
[INFO] CoreAreaUxUy = (594320, 587520)
[INFO] NumInstances = 5483
[INFO] NumPlaceInstances = 672
[INFO] NumFixedInstances = 4811
[INFO] NumDummyInstances = 0
[INFO] NumNets = 1007
[INFO] NumPins = 2492
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (600000, 600000)
[INFO] CoreAreaLxLy = (5520, 10880)
[INFO] CoreAreaUxUy = (594320, 587520)
[INFO] CoreArea = 339525632000
[INFO] NonPlaceInstsArea = 7080540800
[INFO] PlaceInstsArea = 7332032000
[INFO] Util(%) = 2.205487
[INFO] StdInstsArea = 7332032000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 3.44815e-05 HPWL: 147038830
[InitialPlace]  Iter: 2 CG Error: 1.04103e-07 HPWL: 79525137
[InitialPlace]  Iter: 3 CG Error: 9.50395e-08 HPWL: 55271178
[InitialPlace]  Iter: 4 CG Error: 1.07913e-07 HPWL: 49942731
[InitialPlace]  Iter: 5 CG Error: 1.07079e-07 HPWL: 48590122
[INFO] FillerInit: NumGCells = 4693
[INFO] FillerInit: NumGNets = 1007
[INFO] FillerInit: NumGPins = 2492
[INFO] TargetDensity = 0.150000
[INFO] AveragePlaceInstArea = 10910761
[INFO] IdealBinArea = 72738400
[INFO] IdealBinCnt = 4667
[INFO] TotalBinArea = 339525632000
[INFO] BinCnt = (64, 64)
[INFO] BinSize = (9200, 9010)
[INFO] NumBins = 4096
[NesterovSolve] Iter: 1 overflow: 0.78548 HPWL: 54755769
[NesterovSolve] Iter: 10 overflow: 0.683846 HPWL: 52472599
[NesterovSolve] Iter: 20 overflow: 0.693409 HPWL: 52016995
[NesterovSolve] Iter: 30 overflow: 0.68905 HPWL: 52177811
[NesterovSolve] Iter: 40 overflow: 0.692326 HPWL: 52097620
[NesterovSolve] Iter: 50 overflow: 0.690933 HPWL: 52114659
[NesterovSolve] Finished with Overflow: 0.690924
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[36m[INFO]: Global placement was successful[37m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def[37m
[36m[INFO]: Running OpenPhySyn Timing Optimization...[37m
[36m[INFO]: Trimming Liberty...[37m
[OpenPhySyn] [2020-12-07 00:04:56.989] [info] Loaded 6 transforms.
[OpenPhySyn] [2020-12-07 00:04:57.245] [info] OpenPhySyn: 1.8.1
Warning: /project/openlane/user_proj_example/runs/user_proj_example/tmp/opt.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 5483 components and 15149 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1007 nets and 1888 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
=============== Initial Reports =============
No paths found.
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_0944_/A                                1.50    1.77   -0.27 (VIOLATED)
_0943_/A                                1.50    1.77   -0.27 (VIOLATED)
_0942_/A                                1.50    1.77   -0.27 (VIOLATED)
_0941_/A                                1.50    1.77   -0.27 (VIOLATED)
_0940_/A                                1.50    1.77   -0.27 (VIOLATED)
_0939_/A                                1.50    1.77   -0.27 (VIOLATED)
_0938_/A                                1.50    1.77   -0.27 (VIOLATED)
_0937_/A                                1.50    1.77   -0.27 (VIOLATED)
_0936_/A                                1.50    1.77   -0.27 (VIOLATED)
_0935_/A                                1.50    1.77   -0.27 (VIOLATED)
_0934_/A                                1.50    1.77   -0.27 (VIOLATED)
_0933_/A                                1.50    1.77   -0.27 (VIOLATED)
_0932_/A                                1.50    1.77   -0.27 (VIOLATED)
_0931_/A                                1.50    1.77   -0.27 (VIOLATED)
_0930_/A                                1.50    1.77   -0.27 (VIOLATED)
_0929_/A                                1.50    1.77   -0.27 (VIOLATED)
_0928_/A                                1.50    1.77   -0.27 (VIOLATED)
_0927_/A                                1.50    1.77   -0.27 (VIOLATED)
_0926_/A                                1.50    1.77   -0.27 (VIOLATED)
_0925_/A                                1.50    1.77   -0.27 (VIOLATED)
_0924_/A                                1.50    1.77   -0.27 (VIOLATED)
_0923_/A                                1.50    1.77   -0.27 (VIOLATED)
_0922_/A                                1.50    1.77   -0.27 (VIOLATED)
_0921_/A                                1.50    1.76   -0.26 (VIOLATED)
_0920_/A                                1.50    1.76   -0.26 (VIOLATED)
_0909_/A                                1.50    1.76   -0.26 (VIOLATED)
_0910_/A                                1.50    1.76   -0.26 (VIOLATED)
_0911_/A                                1.50    1.76   -0.26 (VIOLATED)
_0912_/A                                1.50    1.76   -0.26 (VIOLATED)
_0919_/A                                1.50    1.76   -0.26 (VIOLATED)
_0913_/A                                1.50    1.76   -0.26 (VIOLATED)
_0914_/A                                1.50    1.76   -0.26 (VIOLATED)
_0915_/A                                1.50    1.76   -0.26 (VIOLATED)
_0916_/A                                1.50    1.76   -0.26 (VIOLATED)
_0917_/A                                1.50    1.76   -0.26 (VIOLATED)
_0918_/A                                1.50    1.76   -0.26 (VIOLATED)
_0520_/B1                               1.50    1.76   -0.26 (VIOLATED)
_0531_/B1                               1.50    1.76   -0.26 (VIOLATED)
_0540_/B1                               1.50    1.76   -0.26 (VIOLATED)
_0567_/B1                               1.50    1.76   -0.26 (VIOLATED)
_0405_/X                                1.51    1.76   -0.25 (VIOLATED)

Capacitance violations: 0
Transition violations: 41
wns 0.00
tns 0.00
Initial area: 144136 um2
OpenPhySyn timing repair:
[OpenPhySyn] [2020-12-07 00:05:00.516] [info] Invoking repair_timing transform
[OpenPhySyn] [2020-12-07 00:05:00.524] [info] Buffer library: sky130_fd_sc_hd__buf_2, sky130_fd_sc_hd__buf_4, sky130_fd_sc_hd__buf_8
[OpenPhySyn] [2020-12-07 00:05:00.524] [info] Inverter library: None
[OpenPhySyn] [2020-12-07 00:05:00.524] [info] Buffering: enabled
[OpenPhySyn] [2020-12-07 00:05:00.524] [info] Driver sizing: enabled
[OpenPhySyn] [2020-12-07 00:05:00.524] [info] Pin-swapping: enabled
[OpenPhySyn] [2020-12-07 00:05:00.524] [info] Mode: Timing-Driven
[OpenPhySyn] [2020-12-07 00:05:00.524] [info] Iteration 1
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Runtime: 0s
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Buffers: 0
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Resize up: 1
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Resize down: 0
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Pin Swap: 0
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Buffered nets: 1
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Fanout violations: 0
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Transition violations: 41
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Capacitance violations: 0
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Slack gain: 3.46841e-10
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Initial area: 14414
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] New area: 14416
[OpenPhySyn] [2020-12-07 00:05:00.696] [info] Finished repair_timing transform (1)
Added/updated 1 cells
=============== Final Reports =============
No paths found.
Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Final area: 144161 um2
Export optimized design
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 5483 components and 15149 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1007 nets and 1888 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: cannot open '/root/.sta'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 2350 module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_424.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
[36m[INFO]: Running Detailed Placement...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 5483 components and 15149 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1007 nets and 1888 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
Design Stats
--------------------------------
total instances          5483
multi row instances         0
fixed instances          4811
nets                     1009
design area          339525.6 u^2
fixed area             7080.5 u^2
movable area           7334.5 u^2
utilization                 2 %
utilization padded          4 %
rows                      212
row height                2.7 u

Placement Analysis
--------------------------------
total displacement    11380.1 u
average displacement      2.1 u
max displacement         88.4 u
original HPWL         52114.9 u
legalized HPWL        62499.2 u
delta HPWL                 20 %

[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[37m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[37m
[36m[INFO]: Running TritonCTS...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 5483 components and 15149 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1007 nets and 1888 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): counter.clk
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         199
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 216480
    Num keys in characterization LUT: 1875
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: counter.clk
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "counter.clk" found
 Initializing clock net for : "counter.clk"
 Clock net "counter.clk" has 97 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net counter.clk...
    Tot. number of sinks: 97
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(45805, 12300), (334685, 61260)]
 Normalized sink region: [(3.52346, 0.946154), (25.745, 4.71231)]
    Width:  22.2215
    Height: 3.76615
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 49
    Sub-region size: 11.1108 X 3.76615
    Segment length (rounded): 1
    Key: 216712 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Level 2
    Direction: Vertical
    # sinks per sub-region: 25
    Sub-region size: 11.1108 X 1.88308
    Segment length (rounded): 1
    Key: 216721 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Level 3
    Direction: Horizontal
    # sinks per sub-region: 13
    Sub-region size: 5.55538 X 1.88308
    Segment length (rounded): 1
    Key: 216721 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 97
 Clock topology of net "counter.clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 38967.8 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "counter.clk" to DB
    Created 15 clock buffers.
    Minimum number of buffers in the clock path: 4.
    Maximum number of buffers in the clock path: 4.
    Created 15 clock nets.
    Fanout distribution for the current clock = 8:2, 9:1, 10:1, 13:1, 14:2, 21:1.
    Max level of the clock tree: 3.
 ... End of TritonCTS execution.
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances          5498
multi row instances         0
fixed instances          4811
nets                     1024
design area          339525.6 u^2
fixed area             7080.5 u^2
movable area           7412.1 u^2
utilization                 2 %
utilization padded          2 %
rows                      212
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      175.8 u
average displacement      0.0 u
max displacement         17.7 u
original HPWL         63202.2 u
legalized HPWL        63306.8 u
delta HPWL                  0 %

[36m[INFO]: Clock Tree Synthesis was successful[37m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 5498 components and 15239 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1022 nets and 1918 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_cts.v[37m
[36m[INFO]: Routing...[37m
[36m[INFO]: Running Global Routing...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 5498 components and 15239 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1022 nets and 1918 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 6
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 60808
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[INFO] Minimum degree: 2
[INFO] Maximum degree: 42
[INFO] Processing 40943 obstacles on layer 1
[INFO] Processing 12917 obstacles on layer 2
[INFO] Processing 8 obstacles on layer 5
[INFO] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 8770, WIRELEN1 : 0
[INFO] NumSeg  : 1602
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 8774, WIRELEN1 : 8774
[INFO] NumSeg  : 1596
[INFO] NumShift: 38
[Overflow Report] Total hCap    : 216486
[Overflow Report] Total vCap    : 161763
[Overflow Report] Total Usage   : 8774
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 216486
[Overflow Report] Total vCap    : 161763
[Overflow Report] Total Usage   : 8774
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 216486
[Overflow Report] Total vCap    : 161763
[Overflow Report] Total Usage   : 8774
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 8774
[Overflow Report] Max H Overflow: 1
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 2
[Overflow Report] H   Overflow  : 2
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 2

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 8774
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 8774
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 8774
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 2.630000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 3049
[INFO] Via related stiner nodes 238
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 3707
    Layer 3 usage: 4549
    Layer 4 usage: 511
    Layer 5 usage: 24
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 128086
    Layer 3 capacity: 110670
    Layer 4 capacity: 73780
    Layer 5 capacity: 51093
    Layer 6 capacity: 14620

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 2.89%
    Layer 3 use percentage: 4.11%
    Layer 4 use percentage: 0.69%
    Layer 5 use percentage: 0.05%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 8791
[Overflow Report] Total Capacity: 378249
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 8791
[INFO] Final number of vias : 4034
[INFO] Final usage 3D       : 20893
[INFO] Total wirelength: 83828 um
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Repairing antennas...
[WARNING]No OR_DEFAULT vias defined
[INFO] #Antenna violations: 4
Design Stats
--------------------------------
total instances          5502
multi row instances         0
fixed instances          4819
nets                     1024
design area          339525.6 u^2
fixed area             7165.6 u^2
movable area           7337.0 u^2
utilization                 2 %
utilization padded          2 %
rows                      212
row height                2.7 u

Placement Analysis
--------------------------------
total displacement        0.0 u
average displacement      0.0 u
max displacement          0.0 u
original HPWL         63308.4 u
legalized HPWL        63308.4 u
delta HPWL                  0 %

Warning: Overlap check failed (1).
[INFO] 4 diodes inserted
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 6
[PARAMS] Global adjustment: 0.000000
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 60832
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[INFO] Minimum degree: 3
[INFO] Maximum degree: 7
[INFO] Processing 40955 obstacles on layer 1
[INFO] Processing 12925 obstacles on layer 2
[INFO] Processing 8 obstacles on layer 5
[INFO] Reducing resources of layer 1 by 99%
[INFO] #Nets to reroute: 4

Final usage/overflow report: 

[Overflow Report] Total Usage   : 292
[Overflow Report] Total Capacity: 369758
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 292
[INFO] Final number of vias : 47
[INFO] Final usage 3D       : 433
Warning: Overlap check failed (1).
[INFO] Num routed nets: 764
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 5502 components and 15259 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1022 nets and 1922 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 6
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 60832
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[INFO] Minimum degree: 2
[INFO] Maximum degree: 42
[INFO] Processing 40955 obstacles on layer 1
[INFO] Processing 12925 obstacles on layer 2
[INFO] Processing 8 obstacles on layer 5
[INFO] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 8771, WIRELEN1 : 0
[INFO] NumSeg  : 1605
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 8775, WIRELEN1 : 8775
[INFO] NumSeg  : 1599
[INFO] NumShift: 39
[Overflow Report] Total hCap    : 216486
[Overflow Report] Total vCap    : 161763
[Overflow Report] Total Usage   : 8775
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 216486
[Overflow Report] Total vCap    : 161763
[Overflow Report] Total Usage   : 8775
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 216486
[Overflow Report] Total vCap    : 161763
[Overflow Report] Total Usage   : 8775
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 8775
[Overflow Report] Max H Overflow: 1
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 2
[Overflow Report] H   Overflow  : 2
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 2

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 8775
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 8775
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 8775
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 2.630000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 3055
[INFO] Via related stiner nodes 237
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 3710
    Layer 3 usage: 4549
    Layer 4 usage: 509
    Layer 5 usage: 24
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 128086
    Layer 3 capacity: 110670
    Layer 4 capacity: 73780
    Layer 5 capacity: 51093
    Layer 6 capacity: 14620

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 2.90%
    Layer 3 use percentage: 4.11%
    Layer 4 use percentage: 0.69%
    Layer 5 use percentage: 0.05%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 8792
[Overflow Report] Total Capacity: 378249
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 8792
[INFO] Final number of vias : 4036
[INFO] Final usage 3D       : 20900
[INFO] Total wirelength: 83855 um
[INFO] Num routed nets: 764
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def[37m
[36m[INFO]: Current Def is /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def[37m
[36m[INFO]: Running Fill Insertion...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 5502 components and 15259 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1022 nets and 1922 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def
Placed 22517 filler instances.
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 28019 components and 105327 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1022 nets and 1922 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_cts.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v[37m
[36m[INFO]: Running Detailed Routing...[37m

reading lef ...

units:       1000
#layers:     13
#macros:     438
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components

design:      user_proj_example
die area:    ( 0 0 ) ( 600000 600000 )
trackPts:    12
defvias:     3
#components: 28019
#terminals:  606
#snets:      2
#nets:       1022

reading guide ...

#guides:     5761
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
#unique instances = 59

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 174157
mcon shape region query size = 543442
met1 shape region query size = 58811
via shape region query size = 3408
met2 shape region query size = 2308
via2 shape region query size = 3408
met3 shape region query size = 1704
via3 shape region query size = 3408
met4 shape region query size = 862
via4 shape region query size = 0
met5 shape region query size = 0


start pin access
  complete 100 pins
  complete 140 pins
  complete 53 unique inst patterns
  complete 685 groups
Expt1 runtime (pin-level access point gen): 0.295154
Expt2 runtime (design-level access pattern gen): 0.0418738
#scanned instances     = 28019
#unique  instances     = 59
#stdCellGenAp          = 939
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 656
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1922
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 72.86 (MB), peak = 80.01 (MB)

post process guides ...
GCELLGRID X -1 DO 86 STEP 6900 ;
GCELLGRID Y -1 DO 86 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 1834
mcon guide region query size = 0
met1 guide region query size = 1927
via guide region query size = 0
met2 guide region query size = 1278
via2 guide region query size = 0
met3 guide region query size = 70
via3 guide region query size = 0
met4 guide region query size = 4
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 3116 vertical wires in 2 frboxes and 1997 horizontal wires in 2 frboxes.
Done with 492 vertical wires in 2 frboxes and 1064 horizontal wires in 2 frboxes.

complete track assignment
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 156.94 (MB), peak = 211.27 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 156.95 (MB), peak = 211.27 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 183.04 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 198.02 (MB)
    completing 30% with 1263 violations
    elapsed time = 00:00:03, memory = 204.23 (MB)
    completing 40% with 1263 violations
    elapsed time = 00:00:04, memory = 204.28 (MB)
    completing 50% with 1263 violations
    elapsed time = 00:00:04, memory = 204.28 (MB)
    completing 60% with 1240 violations
    elapsed time = 00:00:04, memory = 207.22 (MB)
    completing 70% with 1240 violations
    elapsed time = 00:00:05, memory = 225.98 (MB)
    completing 80% with 1683 violations
    elapsed time = 00:00:07, memory = 225.98 (MB)
    completing 90% with 1683 violations
    elapsed time = 00:00:08, memory = 225.98 (MB)
    completing 100% with 1465 violations
    elapsed time = 00:00:09, memory = 226.18 (MB)
  number of violations = 1602
cpu time = 00:00:24, elapsed time = 00:00:09, memory = 554.29 (MB), peak = 554.47 (MB)
total wire length = 66720 um
total wire length on LAYER li1 = 38 um
total wire length on LAYER met1 = 24769 um
total wire length on LAYER met2 = 36486 um
total wire length on LAYER met3 = 5168 um
total wire length on LAYER met4 = 257 um
total wire length on LAYER met5 = 0 um
total number of vias = 5383
up-via summary (total 5383):

-----------------------
 FR_MASTERSLICE       0
            li1    1970
           met1    2993
           met2     393
           met3      27
           met4       0
-----------------------
                   5383


start 1st optimization iteration ...
    completing 10% with 1602 violations
    elapsed time = 00:00:00, memory = 554.47 (MB)
    completing 20% with 1602 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 30% with 1302 violations
    elapsed time = 00:00:01, memory = 554.55 (MB)
    completing 40% with 1302 violations
    elapsed time = 00:00:02, memory = 554.55 (MB)
    completing 50% with 1302 violations
    elapsed time = 00:00:02, memory = 554.55 (MB)
    completing 60% with 1155 violations
    elapsed time = 00:00:03, memory = 554.55 (MB)
    completing 70% with 1155 violations
    elapsed time = 00:00:03, memory = 554.55 (MB)
    completing 80% with 1089 violations
    elapsed time = 00:00:04, memory = 554.55 (MB)
    completing 90% with 1089 violations
    elapsed time = 00:00:05, memory = 554.55 (MB)
    completing 100% with 970 violations
    elapsed time = 00:00:06, memory = 554.55 (MB)
  number of violations = 970
cpu time = 00:00:18, elapsed time = 00:00:06, memory = 554.55 (MB), peak = 554.55 (MB)
total wire length = 66571 um
total wire length on LAYER li1 = 35 um
total wire length on LAYER met1 = 24578 um
total wire length on LAYER met2 = 36387 um
total wire length on LAYER met3 = 5306 um
total wire length on LAYER met4 = 264 um
total wire length on LAYER met5 = 0 um
total number of vias = 5434
up-via summary (total 5434):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    2991
           met2     448
           met3      27
           met4       0
-----------------------
                   5434


start 2nd optimization iteration ...
    completing 10% with 970 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 20% with 970 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 30% with 988 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 40% with 988 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 50% with 988 violations
    elapsed time = 00:00:01, memory = 554.55 (MB)
    completing 60% with 1089 violations
    elapsed time = 00:00:04, memory = 554.55 (MB)
    completing 70% with 1089 violations
    elapsed time = 00:00:04, memory = 554.55 (MB)
    completing 80% with 1118 violations
    elapsed time = 00:00:05, memory = 554.55 (MB)
    completing 90% with 1118 violations
    elapsed time = 00:00:05, memory = 554.55 (MB)
    completing 100% with 1042 violations
    elapsed time = 00:00:07, memory = 554.55 (MB)
  number of violations = 1042
cpu time = 00:00:19, elapsed time = 00:00:07, memory = 554.55 (MB), peak = 554.55 (MB)
total wire length = 66518 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 24639 um
total wire length on LAYER met2 = 36346 um
total wire length on LAYER met3 = 5226 um
total wire length on LAYER met4 = 280 um
total wire length on LAYER met5 = 0 um
total number of vias = 5377
up-via summary (total 5377):

-----------------------
 FR_MASTERSLICE       0
            li1    1966
           met1    2965
           met2     423
           met3      23
           met4       0
-----------------------
                   5377


start 3rd optimization iteration ...
    completing 10% with 1042 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 20% with 1042 violations
    elapsed time = 00:00:01, memory = 554.55 (MB)
    completing 30% with 840 violations
    elapsed time = 00:00:03, memory = 554.55 (MB)
    completing 40% with 840 violations
    elapsed time = 00:00:04, memory = 554.55 (MB)
    completing 50% with 840 violations
    elapsed time = 00:00:04, memory = 554.55 (MB)
    completing 60% with 718 violations
    elapsed time = 00:00:05, memory = 554.55 (MB)
    completing 70% with 718 violations
    elapsed time = 00:00:06, memory = 554.55 (MB)
    completing 80% with 339 violations
    elapsed time = 00:00:06, memory = 554.55 (MB)
    completing 90% with 339 violations
    elapsed time = 00:00:06, memory = 554.55 (MB)
    completing 100% with 165 violations
    elapsed time = 00:00:07, memory = 554.55 (MB)
  number of violations = 165
cpu time = 00:00:20, elapsed time = 00:00:07, memory = 554.55 (MB), peak = 554.55 (MB)
total wire length = 66384 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22530 um
total wire length on LAYER met2 = 36059 um
total wire length on LAYER met3 = 7309 um
total wire length on LAYER met4 = 459 um
total wire length on LAYER met5 = 0 um
total number of vias = 5702
up-via summary (total 5702):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3064
           met2     622
           met3      48
           met4       0
-----------------------
                   5702


start 4th optimization iteration ...
    completing 10% with 165 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 20% with 165 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 30% with 121 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 40% with 121 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 50% with 121 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 60% with 85 violations
    elapsed time = 00:00:02, memory = 554.55 (MB)
    completing 70% with 85 violations
    elapsed time = 00:00:02, memory = 554.55 (MB)
    completing 80% with 61 violations
    elapsed time = 00:00:02, memory = 554.55 (MB)
    completing 90% with 61 violations
    elapsed time = 00:00:02, memory = 554.55 (MB)
    completing 100% with 48 violations
    elapsed time = 00:00:03, memory = 554.55 (MB)
  number of violations = 48
cpu time = 00:00:09, elapsed time = 00:00:03, memory = 554.55 (MB), peak = 554.55 (MB)
total wire length = 66411 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22438 um
total wire length on LAYER met2 = 36021 um
total wire length on LAYER met3 = 7426 um
total wire length on LAYER met4 = 498 um
total wire length on LAYER met5 = 0 um
total number of vias = 5767
up-via summary (total 5767):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3108
           met2     642
           met3      49
           met4       0
-----------------------
                   5767


start 5th optimization iteration ...
    completing 10% with 48 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 20% with 48 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 30% with 47 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 40% with 47 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 50% with 47 violations
    elapsed time = 00:00:00, memory = 554.55 (MB)
    completing 60% with 10 violations
    elapsed time = 00:00:01, memory = 558.42 (MB)
    completing 70% with 10 violations
    elapsed time = 00:00:01, memory = 558.42 (MB)
    completing 80% with 9 violations
    elapsed time = 00:00:01, memory = 558.42 (MB)
    completing 90% with 9 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
  number of violations = 1
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 558.64 (MB), peak = 558.64 (MB)
total wire length = 66404 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22427 um
total wire length on LAYER met2 = 35990 um
total wire length on LAYER met3 = 7440 um
total wire length on LAYER met4 = 519 um
total wire length on LAYER met5 = 0 um
total number of vias = 5787
up-via summary (total 5787):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3120
           met2     646
           met3      53
           met4       0
-----------------------
                   5787


start 6th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
  number of violations = 0
cpu time = 00:00:05, elapsed time = 00:00:01, memory = 558.64 (MB), peak = 558.64 (MB)
total wire length = 66408 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22430 um
total wire length on LAYER met2 = 35990 um
total wire length on LAYER met3 = 7441 um
total wire length on LAYER met4 = 519 um
total wire length on LAYER met5 = 0 um
total number of vias = 5793
up-via summary (total 5793):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3124
           met2     648
           met3      53
           met4       0
-----------------------
                   5793


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
  number of violations = 0
cpu time = 00:00:05, elapsed time = 00:00:01, memory = 558.64 (MB), peak = 558.64 (MB)
total wire length = 66408 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22430 um
total wire length on LAYER met2 = 35990 um
total wire length on LAYER met3 = 7441 um
total wire length on LAYER met4 = 519 um
total wire length on LAYER met5 = 0 um
total number of vias = 5793
up-via summary (total 5793):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3124
           met2     648
           met3      53
           met4       0
-----------------------
                   5793


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
  number of violations = 0
cpu time = 00:00:05, elapsed time = 00:00:01, memory = 558.64 (MB), peak = 558.64 (MB)
total wire length = 66408 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22430 um
total wire length on LAYER met2 = 35990 um
total wire length on LAYER met3 = 7441 um
total wire length on LAYER met4 = 519 um
total wire length on LAYER met5 = 0 um
total number of vias = 5793
up-via summary (total 5793):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3124
           met2     648
           met3      53
           met4       0
-----------------------
                   5793


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
  number of violations = 0
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 558.64 (MB), peak = 558.64 (MB)
total wire length = 66408 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22430 um
total wire length on LAYER met2 = 35990 um
total wire length on LAYER met3 = 7441 um
total wire length on LAYER met4 = 519 um
total wire length on LAYER met5 = 0 um
total number of vias = 5793
up-via summary (total 5793):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3124
           met2     648
           met3      53
           met4       0
-----------------------
                   5793


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
  number of violations = 0
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 558.64 (MB), peak = 558.64 (MB)
total wire length = 66408 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22430 um
total wire length on LAYER met2 = 35990 um
total wire length on LAYER met3 = 7441 um
total wire length on LAYER met4 = 519 um
total wire length on LAYER met5 = 0 um
total number of vias = 5793
up-via summary (total 5793):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3124
           met2     648
           met3      53
           met4       0
-----------------------
                   5793


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
  number of violations = 0
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 558.64 (MB), peak = 558.64 (MB)
total wire length = 66408 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22430 um
total wire length on LAYER met2 = 35990 um
total wire length on LAYER met3 = 7441 um
total wire length on LAYER met4 = 519 um
total wire length on LAYER met5 = 0 um
total number of vias = 5793
up-via summary (total 5793):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3124
           met2     648
           met3      53
           met4       0
-----------------------
                   5793


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.64 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 558.64 (MB)
  number of violations = 0
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 558.64 (MB), peak = 558.64 (MB)
total wire length = 66408 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22430 um
total wire length on LAYER met2 = 35990 um
total wire length on LAYER met3 = 7441 um
total wire length on LAYER met4 = 519 um
total wire length on LAYER met5 = 0 um
total number of vias = 5793
up-via summary (total 5793):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3124
           met2     648
           met3      53
           met4       0
-----------------------
                   5793


complete detail routing
total wire length = 66408 um
total wire length on LAYER li1 = 25 um
total wire length on LAYER met1 = 22430 um
total wire length on LAYER met2 = 35990 um
total wire length on LAYER met3 = 7441 um
total wire length on LAYER met4 = 519 um
total wire length on LAYER met5 = 0 um
total number of vias = 5793
up-via summary (total 5793):

-----------------------
 FR_MASTERSLICE       0
            li1    1968
           met1    3124
           met2     648
           met3      53
           met4       0
-----------------------
                   5793

cpu time = 00:02:22, elapsed time = 00:00:47, memory = 558.64 (MB), peak = 558.64 (MB)

post processing ...

Runtime taken (hrt): 49.8256
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def to /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def[37m
[36m[INFO]: Running SPEF Extraction...[37m
Start parsing LEF file...
Parsing LEF file done.
Start parsing DEF file...
Parsing DEF file done.

Parameters Used:
Edge Capacitance Factor: 1.0
Wire model: L 

RC Extraction is done
Start writing SPEF file
Writing SPEF is done
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: cannot open '/root/.sta'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 2350 module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_424.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 6782 module sky130_fd_sc_hd__fill_1 not found.  Creating black box for FILLER_0_125.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 6785 module sky130_fd_sc_hd__fill_2 not found.  Creating black box for FILLER_0_156.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
[36m[INFO]: Routing completed for user_proj_example/07-12_00-04 in 0h2m4s[37m
[36m[INFO]: Writing Powered Verilog...[37m
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 28019 components and 105327 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1022 nets and 1922 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
Top-level design name: user_proj_example
Found port VPWR of type SIGNAL
Found port VGND of type SIGNAL
Power net:  VPWR
Ground net: VGND
Modified power connections of 28019 cells (Remaining: 0 ).
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/user_proj_example.powered.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 28019 components and 105327 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1024 nets and 105224 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/user_proj_example.powered.def
[36m[INFO]: Rewriting /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v into /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v[37m
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v to /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v[37m
[36m[INFO]: Running Magic to generate various views...[37m
[36m[INFO]: Streaming out GDS II...[37m

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/mag_lef_gds.tcl" from command line.
Reading LEF data from file /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
Reading DEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def.
This action cannot be undone.
  Processed 5 vias total.
  Processed 28019 subcell instances total.
  Processed 606 pins total.
  Processed 2 special nets total.
  Processed 1022 nets total.
DEF read: Processed 48496 lines.
[INFO]: Zeroizing Origin
[INFO]: Current Box Values: 0 0 119752 120000
[INFO]: Writing abstract LEF
Generating LEF output /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.lef for cell user_proj_example:
Diagnostic:  Write LEF header for cell user_proj_example
Diagnostic:  Writing LEF output for cell user_proj_example
Diagnostic:  Scale value is 0.005000
[INFO]: LEF Write Complete
   Writing cell user_proj_example
   Writing cell sky130_fd_sc_hd__decap_12
   Writing cell sky130_fd_sc_hd__decap_3
   Writing cell sky130_fd_sc_hd__decap_4
   Writing cell sky130_fd_sc_hd__tapvpwrvgnd_1
   Writing cell sky130_fd_sc_hd__fill_2
   Writing cell sky130_fd_sc_hd__decap_8
   Writing cell sky130_fd_sc_hd__decap_6
   Writing cell sky130_fd_sc_hd__inv_2
   Writing cell sky130_fd_sc_hd__and2_4
   Writing cell sky130_fd_sc_hd__fill_1
   Writing cell sky130_fd_sc_hd__or2_4
   Writing cell sky130_fd_sc_hd__buf_2
   Writing cell sky130_fd_sc_hd__nor2_4
   Writing cell sky130_fd_sc_hd__or4_4
   Writing cell sky130_fd_sc_hd__dfxtp_4
   Writing cell sky130_fd_sc_hd__a2bb2o_4
   Writing cell sky130_fd_sc_hd__a211o_4
   Writing cell sky130_fd_sc_hd__a21o_4
   Writing cell sky130_fd_sc_hd__and3_4
   Writing cell sky130_fd_sc_hd__diode_2
   Writing cell sky130_fd_sc_hd__o22a_4
   Writing cell sky130_fd_sc_hd__conb_1
   Writing cell sky130_fd_sc_hd__clkbuf_1
   Writing cell sky130_fd_sc_hd__o21ai_4
   Writing cell sky130_fd_sc_hd__nand2_4
   Writing cell sky130_fd_sc_hd__a32o_4
   Writing cell sky130_fd_sc_hd__or3_4
   Writing cell sky130_fd_sc_hd__clkbuf_16
   Writing cell sky130_fd_sc_hd__buf_4
   Writing cell sky130_fd_sc_hd__a21bo_4
[INFO]: GDS Write Complete

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/maglef.tcl" from command line.
Reading LEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.lef.
This action cannot be undone.
LEF read: Processed 4871 lines.
[INFO]: DONE GENERATING MAGLEF VIEW
[36m[INFO]: Running Magic Spice Export...[37m

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/project/openlane/user_proj_example/runs/user_proj_example/tmp/magic_spice.tcl" from command line.
Reading LEF data from file /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
Reading DEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def.
This action cannot be undone.
  Processed 5 vias total.
  Processed 28019 subcell instances total.
  Processed 606 pins total.
  Processed 2 special nets total.
  Processed 1022 nets total.
DEF read: Processed 48496 lines.
Extracting sky130_fd_sc_hd__buf_4 into sky130_fd_sc_hd__buf_4.ext:
Extracting sky130_fd_sc_hd__or4_4 into sky130_fd_sc_hd__or4_4.ext:
Extracting sky130_fd_sc_hd__nand2_4 into sky130_fd_sc_hd__nand2_4.ext:
Extracting sky130_fd_sc_hd__a21o_4 into sky130_fd_sc_hd__a21o_4.ext:
Extracting sky130_fd_sc_hd__a32o_4 into sky130_fd_sc_hd__a32o_4.ext:
Extracting sky130_fd_sc_hd__and2_4 into sky130_fd_sc_hd__and2_4.ext:
Extracting sky130_fd_sc_hd__o21ai_4 into sky130_fd_sc_hd__o21ai_4.ext:
Extracting sky130_fd_sc_hd__a21bo_4 into sky130_fd_sc_hd__a21bo_4.ext:
Extracting sky130_fd_sc_hd__or3_4 into sky130_fd_sc_hd__or3_4.ext:
Extracting sky130_fd_sc_hd__a2bb2o_4 into sky130_fd_sc_hd__a2bb2o_4.ext:
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:
Extracting sky130_fd_sc_hd__o22a_4 into sky130_fd_sc_hd__o22a_4.ext:
Extracting sky130_fd_sc_hd__or2_4 into sky130_fd_sc_hd__or2_4.ext:
Extracting sky130_fd_sc_hd__nor2_4 into sky130_fd_sc_hd__nor2_4.ext:
Extracting sky130_fd_sc_hd__a211o_4 into sky130_fd_sc_hd__a211o_4.ext:
Extracting sky130_fd_sc_hd__and3_4 into sky130_fd_sc_hd__and3_4.ext:
Extracting sky130_fd_sc_hd__conb_1 into sky130_fd_sc_hd__conb_1.ext:
Extracting sky130_fd_sc_hd__buf_2 into sky130_fd_sc_hd__buf_2.ext:
Extracting sky130_fd_sc_hd__dfxtp_4 into sky130_fd_sc_hd__dfxtp_4.ext:
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into sky130_fd_sc_hd__tapvpwrvgnd_1.ext:
Extracting sky130_fd_sc_hd__clkbuf_16 into sky130_fd_sc_hd__clkbuf_16.ext:
Extracting sky130_fd_sc_hd__clkbuf_1 into sky130_fd_sc_hd__clkbuf_1.ext:
Extracting sky130_fd_sc_hd__diode_2 into sky130_fd_sc_hd__diode_2.ext:
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:
Extracting sky130_fd_sc_hd__decap_12 into sky130_fd_sc_hd__decap_12.ext:
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:
Extracting user_proj_example into user_proj_example.ext:
exttospice finished.
Using technology "sky130A", version 1.0.81-0-gb184e85
[36m[INFO]: Saving Magic Views in /project[37m
[36m[INFO]: Running Magic DRC...[37m

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/drc.tcl" from command line.
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: user_proj_example
Reading "sky130_fd_sc_hd__decap_12".
Error while reading cell "sky130_fd_sc_hd__decap_12" (byte position 150): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_3".
Error while reading cell "sky130_fd_sc_hd__decap_3" (byte position 4284): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_4".
Error while reading cell "sky130_fd_sc_hd__decap_4" (byte position 6946): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__decap_8".
Error while reading cell "sky130_fd_sc_hd__decap_8" (byte position 12830): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_6".
Error while reading cell "sky130_fd_sc_hd__decap_6" (byte position 16356): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__inv_2".
Error while reading cell "sky130_fd_sc_hd__inv_2" (byte position 19496): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and2_4".
Error while reading cell "sky130_fd_sc_hd__and2_4" (byte position 23300): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__or2_4".
Error while reading cell "sky130_fd_sc_hd__or2_4" (byte position 30324): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__buf_2".
Error while reading cell "sky130_fd_sc_hd__buf_2" (byte position 36080): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nor2_4".
Error while reading cell "sky130_fd_sc_hd__nor2_4" (byte position 40572): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__or4_4".
Error while reading cell "sky130_fd_sc_hd__or4_4" (byte position 47672): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__dfxtp_4".
Error while reading cell "sky130_fd_sc_hd__dfxtp_4" (byte position 54974): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a2bb2o_4".
Error while reading cell "sky130_fd_sc_hd__a2bb2o_4" (byte position 69132): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a211o_4".
Error while reading cell "sky130_fd_sc_hd__a211o_4" (byte position 80592): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21o_4".
Error while reading cell "sky130_fd_sc_hd__a21o_4" (byte position 89708): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and3_4".
Error while reading cell "sky130_fd_sc_hd__and3_4" (byte position 97928): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__diode_2".
Error while reading cell "sky130_fd_sc_hd__diode_2" (byte position 104820): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o22a_4".
Error while reading cell "sky130_fd_sc_hd__o22a_4" (byte position 108306): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__conb_1".
Error while reading cell "sky130_fd_sc_hd__conb_1" (byte position 117988): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__clkbuf_1".
Error while reading cell "sky130_fd_sc_hd__clkbuf_1" (byte position 121350): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o21ai_4".
Error while reading cell "sky130_fd_sc_hd__o21ai_4" (byte position 125156): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nand2_4".
Error while reading cell "sky130_fd_sc_hd__nand2_4" (byte position 133266): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a32o_4".
Error while reading cell "sky130_fd_sc_hd__a32o_4" (byte position 140904): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__or3_4".
Error while reading cell "sky130_fd_sc_hd__or3_4" (byte position 153094): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__clkbuf_16".
Error while reading cell "sky130_fd_sc_hd__clkbuf_16" (byte position 160210): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__buf_4".
Error while reading cell "sky130_fd_sc_hd__buf_4" (byte position 172936): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21bo_4".
Error while reading cell "sky130_fd_sc_hd__a21bo_4" (byte position 178340): Unknown layer/datatype in boundary, layer=236 type=0
Reading "user_proj_example".
    100 uses
    200 uses
    300 uses
    400 uses
    500 uses
    600 uses
    700 uses
    800 uses
    900 uses
    1000 uses
    1100 uses
    1200 uses
    1300 uses
    1400 uses
    1500 uses
    1600 uses
    1700 uses
    1800 uses
    1900 uses
    2000 uses
    2100 uses
    2200 uses
    2300 uses
    2400 uses
    2500 uses
    2600 uses
    2700 uses
    2800 uses
    2900 uses
    3000 uses
    3100 uses
    3200 uses
    3300 uses
    3400 uses
    3500 uses
    3600 uses
    3700 uses
    3800 uses
    3900 uses
    4000 uses
    4100 uses
    4200 uses
    4300 uses
    4400 uses
    4500 uses
    4600 uses
    4700 uses
    4800 uses
    4900 uses
    5000 uses
    5100 uses
    5200 uses
    5300 uses
    5400 uses
    5500 uses
    5600 uses
    5700 uses
    5800 uses
    5900 uses
    6000 uses
    6100 uses
    6200 uses
    6300 uses
    6400 uses
    6500 uses
    6600 uses
    6700 uses
    6800 uses
    6900 uses
    7000 uses
    7100 uses
    7200 uses
    7300 uses
    7400 uses
    7500 uses
    7600 uses
    7700 uses
    7800 uses
    7900 uses
    8000 uses
    8100 uses
    8200 uses
    8300 uses
    8400 uses
    8500 uses
    8600 uses
    8700 uses
    8800 uses
    8900 uses
    9000 uses
    9100 uses
    9200 uses
    9300 uses
    9400 uses
    9500 uses
    9600 uses
    9700 uses
    9800 uses
    9900 uses
    10000 uses
    10100 uses
    10200 uses
    10300 uses
    10400 uses
    10500 uses
    10600 uses
    10700 uses
    10800 uses
    10900 uses
    11000 uses
    11100 uses
    11200 uses
    11300 uses
    11400 uses
    11500 uses
    11600 uses
    11700 uses
    11800 uses
    11900 uses
    12000 uses
    12100 uses
    12200 uses
    12300 uses
    12400 uses
    12500 uses
    12600 uses
    12700 uses
    12800 uses
    12900 uses
    13000 uses
    13100 uses
    13200 uses
    13300 uses
    13400 uses
    13500 uses
    13600 uses
    13700 uses
    13800 uses
    13900 uses
    14000 uses
    14100 uses
    14200 uses
    14300 uses
    14400 uses
    14500 uses
    14600 uses
    14700 uses
    14800 uses
    14900 uses
    15000 uses
    15100 uses
    15200 uses
    15300 uses
    15400 uses
    15500 uses
    15600 uses
    15700 uses
    15800 uses
    15900 uses
    16000 uses
    16100 uses
    16200 uses
    16300 uses
    16400 uses
    16500 uses
    16600 uses
    16700 uses
    16800 uses
    16900 uses
    17000 uses
    17100 uses
    17200 uses
    17300 uses
    17400 uses
    17500 uses
    17600 uses
    17700 uses
    17800 uses
    17900 uses
    18000 uses
    18100 uses
    18200 uses
    18300 uses
    18400 uses
    18500 uses
    18600 uses
    18700 uses
    18800 uses
    18900 uses
    19000 uses
    19100 uses
    19200 uses
    19300 uses
    19400 uses
    19500 uses
    19600 uses
    19700 uses
    19800 uses
    19900 uses
    20000 uses
    20100 uses
    20200 uses
    20300 uses
    20400 uses
    20500 uses
    20600 uses
    20700 uses
    20800 uses
    20900 uses
    21000 uses
    21100 uses
    21200 uses
    21300 uses
    21400 uses
    21500 uses
    21600 uses
    21700 uses
    21800 uses
    21900 uses
    22000 uses
    22100 uses
    22200 uses
    22300 uses
    22400 uses
    22500 uses
    22600 uses
    22700 uses
    22800 uses
    22900 uses
    23000 uses
    23100 uses
    23200 uses
    23300 uses
    23400 uses
    23500 uses
    23600 uses
    23700 uses
    23800 uses
    23900 uses
    24000 uses
    24100 uses
    24200 uses
    24300 uses
    24400 uses
    24500 uses
    24600 uses
    24700 uses
    24800 uses
    24900 uses
    25000 uses
    25100 uses
    25200 uses
    25300 uses
    25400 uses
    25500 uses
    25600 uses
    25700 uses
    25800 uses
    25900 uses
    26000 uses
    26100 uses
    26200 uses
    26300 uses
    26400 uses
    26500 uses
    26600 uses
    26700 uses
    26800 uses
    26900 uses
    27000 uses
    27100 uses
    27200 uses
    27300 uses
    27400 uses
    27500 uses
    27600 uses
    27700 uses
    27800 uses
    27900 uses
    28000 uses
[INFO]: Loading user_proj_example

DRC style is now "drc(full)"
Loading DRC CIF style.
No errors found.
[INFO]: COUNT: 0
[INFO]: Should be divided by 3 or 4
[INFO]: DRC Checking DONE (/project/openlane/user_proj_example/runs/user_proj_example/logs/magic/magic.drc)
[INFO]: Saving mag view with DRC errors(/project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.drc.mag)
[INFO]: Saved
[36m[INFO]: Running LVS...[37m
[36m[INFO]: /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice against /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v[37m
Netgen 1.5.158 compiled on Sat Dec  5 19:50:01 UTC 2020
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Generating JSON file result
Reading netlist file /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice
Reading netlist file /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Creating placeholder cell definition for module sky130_fd_sc_hd__diode_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_12.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_6.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_3.
Creating placeholder cell definition for module sky130_fd_sc_hd__tapvpwrvgnd_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__inv_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__nand2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and3_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2bb2o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a211o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21ai_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a32o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21bo_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__conb_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfxtp_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_16.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_1.
Reading setup file /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/netgen/sky130A_setup.tcl
Comparison output logged to file /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.log
Logging to file "/project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.log" enabled
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfxtp_4'
Circuit sky130_fd_sc_hd__dfxtp_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfxtp_4'
Circuit sky130_fd_sc_hd__dfxtp_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfxtp_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__inv_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__conb_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a211o_4'
Circuit sky130_fd_sc_hd__a211o_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a211o_4'
Circuit sky130_fd_sc_hd__a211o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a211o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3_4'
Circuit sky130_fd_sc_hd__and3_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3_4'
Circuit sky130_fd_sc_hd__and3_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and3_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_4'
Circuit sky130_fd_sc_hd__or2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_4'
Circuit sky130_fd_sc_hd__or2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2o_4'
Circuit sky130_fd_sc_hd__a2bb2o_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2o_4'
Circuit sky130_fd_sc_hd__a2bb2o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2bb2o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_4'
Circuit sky130_fd_sc_hd__nor2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_4'
Circuit sky130_fd_sc_hd__nor2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21bo_4'
Circuit sky130_fd_sc_hd__a21bo_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21bo_4'
Circuit sky130_fd_sc_hd__a21bo_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21bo_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21o_4'
Circuit sky130_fd_sc_hd__a21o_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21o_4'
Circuit sky130_fd_sc_hd__a21o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_4'
Circuit sky130_fd_sc_hd__nand2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_4'
Circuit sky130_fd_sc_hd__nand2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nand2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a32o_4'
Circuit sky130_fd_sc_hd__a32o_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a32o_4'
Circuit sky130_fd_sc_hd__a32o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a32o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ai_4'
Circuit sky130_fd_sc_hd__o21ai_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ai_4'
Circuit sky130_fd_sc_hd__o21ai_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21ai_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22a_4'
Circuit sky130_fd_sc_hd__o22a_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22a_4'
Circuit sky130_fd_sc_hd__o22a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2_4'
Circuit sky130_fd_sc_hd__and2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2_4'
Circuit sky130_fd_sc_hd__and2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_16 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_4'
Circuit sky130_fd_sc_hd__buf_4 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_4'
Circuit sky130_fd_sc_hd__buf_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__diode_2'
Circuit sky130_fd_sc_hd__diode_2 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__diode_2'
Circuit sky130_fd_sc_hd__diode_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__diode_2 contains no devices.
Contents of circuit 1:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 5078 device instances.
  Class: sky130_fd_sc_hd__a21o_4 instances:   7
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   1
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  97
  Class: sky130_fd_sc_hd__or4_4 instances:  25
  Class: sky130_fd_sc_hd__buf_2 instances: 109
  Class: sky130_fd_sc_hd__buf_4 instances:   1
  Class: sky130_fd_sc_hd__a2bb2o_4 instances:  70
  Class: sky130_fd_sc_hd__inv_2 instances:  95
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  14
  Class: sky130_fd_sc_hd__or3_4 instances:   4
  Class: sky130_fd_sc_hd__conb_1 instances: 103
  Class: sky130_fd_sc_hd__a21bo_4 instances:   1
  Class: sky130_fd_sc_hd__and3_4 instances:  16
  Class: sky130_fd_sc_hd__or2_4 instances:  43
  Class: sky130_fd_sc_hd__nand2_4 instances:   5
  Class: sky130_fd_sc_hd__and2_4 instances:  13
  Class: sky130_fd_sc_hd__o22a_4 instances:   3
  Class: sky130_fd_sc_hd__diode_2 instances:   4
  Class: sky130_fd_sc_hd__a211o_4 instances:  14
  Class: sky130_fd_sc_hd__a32o_4 instances:   8
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 4387
  Class: sky130_fd_sc_hd__o21ai_4 instances:   7
  Class: sky130_fd_sc_hd__nor2_4 instances:  51
Circuit contains 869 nets, and 258 disconnected pins.
Contents of circuit 2:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 5078 device instances.
  Class: sky130_fd_sc_hd__a21o_4 instances:   7
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   1
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  97
  Class: sky130_fd_sc_hd__or4_4 instances:  25
  Class: sky130_fd_sc_hd__buf_2 instances: 109
  Class: sky130_fd_sc_hd__buf_4 instances:   1
  Class: sky130_fd_sc_hd__a2bb2o_4 instances:  70
  Class: sky130_fd_sc_hd__inv_2 instances:  95
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  14
  Class: sky130_fd_sc_hd__or3_4 instances:   4
  Class: sky130_fd_sc_hd__conb_1 instances: 103
  Class: sky130_fd_sc_hd__a21bo_4 instances:   1
  Class: sky130_fd_sc_hd__and3_4 instances:  16
  Class: sky130_fd_sc_hd__or2_4 instances:  43
  Class: sky130_fd_sc_hd__nand2_4 instances:   5
  Class: sky130_fd_sc_hd__and2_4 instances:  13
  Class: sky130_fd_sc_hd__o22a_4 instances:   3
  Class: sky130_fd_sc_hd__diode_2 instances:   4
  Class: sky130_fd_sc_hd__a211o_4 instances:  14
  Class: sky130_fd_sc_hd__a32o_4 instances:   8
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 4387
  Class: sky130_fd_sc_hd__o21ai_4 instances:   7
  Class: sky130_fd_sc_hd__nor2_4 instances:  51
Circuit contains 766 nets, and 258 disconnected pins.

Circuit 1 contains 5078 devices, Circuit 2 contains 5078 devices.
Circuit 1 contains 766 nets,    Circuit 2 contains 766 nets.

Circuits match with 5 symmetries.
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match with 1 symmetry.
Circuits match correctly.
Result: Circuits match uniquely.
Logging to file "/project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.log" disabled
LVS Done.
LVS reports no net, device, pin, or property mismatches.

Total errors = 0
[36m[INFO]: Running Antenna Checks...[37m
[36m[INFO]: Running OpenROAD Antenna Rule Checker...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 28019 components and 105327 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1022 nets and 1922 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
Notice 0: Split top of 195 T shapes.
Number of pins violated: 8
Number of nets violated: 4
Total number of nets: 1022
[36m[INFO]: Generating Final Summary Report...[37m
[32m[SUCCESS]: Flow Completed Without Fatal Errors.[37m
