<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="34" />
   <export preferredWidth="193" />
   <inputclock preferredWidth="219" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="323" />
   <clocksource preferredWidth="322" />
   <frequency preferredWidth="306" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1382" height="744" x="-8" y="-8" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
