#Build: Fabric Compiler 2023.2-SP1, Build 147282, Jun 03 13:26 2024
#Install: D:\Pango\PDS_2023.2-SP1\bin
#Application name: pds_shell.exe
#OS: Windows 11 10.0.22631
#Hostname: WORK_BOIKOV
Generated by Fabric Compiler (version 2023.2-SP1 build 147282) at Thu Jun 13 16:56:12 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
place strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 4)] Port sfp_1_tx_dis has been placed at location V19, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 5)] Port txd has been placed at location P22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 12)] Port rxd has been placed at location P21, whose type is share pin.
C: ConstraintEditor-2001: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 13)] Object 'sfp_1_loss' is dangling, which has no connection. it will be ignored.
C: ConstraintEditor-2012: The U_HSSTHP_COMMON of HSSTHP_664_918 have a top priority when you constraints HSSTHP. Please check your constraint file.
W: ConstraintEditor-4019: Port 'sfp_1_rx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_p' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_p' unspecified I/O constraint.
Found 0 error(s), 2 critical warning(s), 7 warning(s), out of 13 constraint(s)
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
Elaborate the liberty model.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Write file layers.txt end
Placement Logic Optimization "Enable".
LUT6D Packing Strategy "3".
Collected 4020 lut, soft packing 1984.
Mapping instance GRS_INST/grs_ccs to CCS_87_622.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_618.
Phase 1.1 Base clock placement started.
Mapping instance LinkMain/CLKBUFX_u1/clkbufc_inst to HCKB_357_2016.
Mapping instance LinkMain/CLKBUFX_u0/clkbufc_inst to HCKB_357_2017.
Mapping instance LinkMain/CLKBUFG_u/gopclkbufg to USCM_359_930.
Mapping instance Debug/u_gpll/gpll_inst to GPLL_7_769.
Mapping instance clkbufg_3/gopclkbufg to USCM_359_882.
Mapping instance Pll_50mhz/u_gpll/gpll_inst to GPLL_7_463.
Mapping instance clkbufg_4/gopclkbufg to USCM_359_885.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_618 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_359_888.
Base clock placement takes 0.00 sec.

Design Utilization : 3%.
Phase 1.2 1st GP placement started.
[GP] Placement Decongestion Mode 1.
[GP] Recovery Analysis in GP "Disable".
Init coarse delay table.
Read place coarse delay table takes 0.08 sec.
Build SRB system takes 1.11 sec.
[GP] Init timing API takes 10.27 sec.
[GP] Init GP graph takes 10.96 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 439.30553341 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 1393540.40, average node move: 189.83
[GP] SA handle 1 clusters.
[GP] SA init_cost=887914.107143 final_cost=807194.642857 final_cost/init_cost=0.909091 occupied region_num=1
[GP] SA Optimize take time: 0.001000 sec.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 64866, net size: 10797
[GP] Design graph total memory: 231.72285748 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.255 secs: WL=20814.29 OF=0.910939
[GP] MarginTNS=-6237, TNS=-1539, WNS=-1065
[GP] Step 1 take 1.074 secs: WL=21509.49 OF=0.837515
[GP] MarginTNS=-5413, TNS=-1277, WNS=-821
[GP] Step 2 take 1.054 secs: WL=21722.69 OF=0.793271
[GP] MarginTNS=-4942, TNS=-1180, WNS=-774
[GP] Step 3 take 1.068 secs: WL=21855.72 OF=0.773997
[GP] MarginTNS=-4259, TNS=-885, WNS=-638
[GP] Step 4 take 1.074 secs: WL=22540.03 OF=0.740306
[GP] MarginTNS=-3689, TNS=-689, WNS=-528
[GP] Step 5 take 1.080 secs: WL=23520.73 OF=0.694975
[GP] MarginTNS=-3721, TNS=-721, WNS=-480
[GP] Step 6 take 1.083 secs: WL=24870.96 OF=0.652977
[GP] MarginTNS=-3712, TNS=-712, WNS=-428
[GP] Step 7 take 1.078 secs: WL=26360.91 OF=0.597628
[GP] MarginTNS=-3720, TNS=-720, WNS=-396
[GP] Step 8 take 1.074 secs: WL=27769.46 OF=0.536898
[GP] MarginTNS=-3692, TNS=-692, WNS=-378
[GP] Step 9 take 1.079 secs: WL=29314.76 OF=0.475136
[GP] MarginTNS=-3164, TNS=-296, WNS=-168
[GP] Step 10 take 1.083 secs: WL=30686.33 OF=0.406028
[GP] MarginTNS=-895, TNS=0, WNS=0
[GP] Step 11 take 1.069 secs: WL=31949.20 OF=0.340816
[GP] MarginTNS=-473466, TNS=0, WNS=0
[GP] Step 12 take 1.115 secs: WL=33047.79 OF=0.285753
[GP] MarginTNS=-392, TNS=0, WNS=0
[GP] Step 13 take 1.066 secs: WL=34160.75 OF=0.232074
[GP] MarginTNS=-2463, TNS=-89, WNS=-89
[GP] Step 14 take 1.072 secs: WL=33668.63 OF=0.171087
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 15 take 1.082 secs: WL=34664.99 OF=0.132816
[GP] MarginTNS=-4380, TNS=-1380, WNS=-572
[GP] MarginTNS=-4573, TNS=-1573, WNS=-680
[GP] Step 16 take 1.215 secs: WL=35981.36 OF=0.096601
[GP] MarginTNS=-1540, TNS=0, WNS=0
[GP] Step 17 take 0.881 secs: WL=36247.39 OF=0.080226
[GP] Best WL=35996.889917 OF=0.073638, take 18.802000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 325252.79, average node move: 44.31
[GP] Placer use memory: 49.73843765 MB
[GP] GP graph memory: 452.50479889 MB
Wirelength after clock region global placement is 35693 and checksum is 5CA4942637965BFC.
1st GP placement takes 7.94 sec.

Wirelength after Pre Global Placement is 35693 and checksum is 5CA4942637965BFC.
Pre global placement takes 7.98 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Debug/u_buf1/opit_2 on IOLHR_16_1692.
Placed fixed group with base inst LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadp on SPAD_663_1837.
Placed fixed group with base inst fan_obuf/opit_1 on IOLHR_16_6.
Placed fixed group with base inst fpga_rst_n_ibuf/opit_1 on IOLHR_16_786.
Placed fixed group with base inst i_clk_50_ibuf/opit_1 on IOLHR_16_774.
Placed fixed group with base inst rxd_ibuf/opit_1 on IOLHR_16_954.
Placed fixed group with base inst sfp_1_tx_dis_obuf/opit_1 on IOLHR_16_684.
Placed fixed group with base inst txd_obuf/opit_1 on IOLHR_16_948.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane on HSSTHP_664_1836.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL/gatehsst_hpll on HSSTHP_664_1836.
Placed fixed instance Debug/u_gpll/gpll_inst on GPLL_7_769.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_622.
Placed fixed instance LinkMain/CLKBUFG_u/gopclkbufg on USCM_359_930.
Placed fixed instance LinkMain/CLKBUFX_u0/clkbufc_inst on HCKB_357_2017.
Placed fixed instance LinkMain/CLKBUFX_u1/clkbufc_inst on HCKB_357_2016.
Placed fixed instance Pll_50mhz/u_gpll/gpll_inst on GPLL_7_463.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_359_882.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_359_885.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_359_888.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_618.
Placed fixed instance BKCL_auto_0 on BKCL_1_1564.
Placed fixed instance BKCL_auto_1 on BKCL_1_952.
Placed fixed instance BKCL_auto_2 on BKCL_1_646.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
DRC Placement Start.
DRC final successful.
DRC Placement Process takes 0.00 sec.
DRC Placement End.
DRCP end, takes 0.004 secs.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
The average distance in IO place is 0.000000.
IO placement takes 0.00 sec.

Phase 2.4 Post Process placement started.
Post Process placement takes 0.00 sec.

Planning Before Place "Enable".
PBM start.
First map gop timing takes 0.00 sec
PBM of GP end, takes 0.06 sec.
Design Utilization : 3%.
Phase 2.5 2nd GP placement started.
Wirelength before global placement is 35693 and checksum is F2F45079AEDE36BC.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.42 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 447.18728638 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 295981.11, average node move: 40.32
[GP] MarginTNS=-754, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 64866, net size: 10797
[GP] Design graph total memory: 239.60461044 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.266 secs: WL=14125.14 OF=0.926043
[GP] MarginTNS=-5270, TNS=-1220, WNS=-841
[GP] Step 1 take 1.076 secs: WL=22749.49 OF=0.797897
[GP] MarginTNS=-4550, TNS=-978, WNS=-726
[GP] Step 2 take 1.087 secs: WL=23104.77 OF=0.763059
[GP] MarginTNS=-3966, TNS=-794, WNS=-621
[GP] Step 3 take 1.052 secs: WL=23355.05 OF=0.731791
[GP] MarginTNS=-3533, TNS=-546, WNS=-437
[GP] Step 4 take 1.073 secs: WL=24043.20 OF=0.700285
[GP] MarginTNS=-3381, TNS=-453, WNS=-366
[GP] Step 5 take 1.064 secs: WL=24895.18 OF=0.652946
[GP] MarginTNS=-3407, TNS=-420, WNS=-365
[GP] Step 6 take 1.047 secs: WL=26007.51 OF=0.602851
[GP] MarginTNS=-3269, TNS=-291, WNS=-291
[GP] Step 7 take 1.059 secs: WL=27275.16 OF=0.543962
[GP] MarginTNS=-2961, TNS=-161, WNS=-161
[GP] Step 8 take 1.067 secs: WL=28858.17 OF=0.479887
[GP] MarginTNS=-1816, TNS=0, WNS=0
[GP] Step 9 take 1.054 secs: WL=30324.01 OF=0.414120
[GP] MarginTNS=-1101, TNS=0, WNS=0
[GP] Step 10 take 1.087 secs: WL=31655.16 OF=0.344331
[GP] MarginTNS=-30653, TNS=0, WNS=0
[GP] Step 11 take 1.094 secs: WL=32287.81 OF=0.284869
[GP] MarginTNS=-6155, TNS=0, WNS=0
[GP] Step 12 take 1.071 secs: WL=33337.54 OF=0.230392
[GP] MarginTNS=-446, TNS=0, WNS=0
[GP] Step 13 take 1.067 secs: WL=33770.94 OF=0.171798
[GP] MarginTNS=-331, TNS=0, WNS=0
[GP] Step 14 take 1.091 secs: WL=34286.13 OF=0.126759
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 15 take 1.073 secs: WL=35405.47 OF=0.097797
[GP] MarginTNS=-4684, TNS=-1684, WNS=-912
[GP] MarginTNS=-4788, TNS=-1788, WNS=-936
[GP] Step 16 take 1.202 secs: WL=36608.82 OF=0.074400
[GP] Best WL=36608.819222 OF=0.074400, take 17.329000 secs.
[GP] MarginTNS=-4949, TNS=-1949, WNS=-971
[GP] Total node move: 56565.93, average node move: 7.71
[GP] Placer use memory: 51.42282486 MB
[GP] GP graph memory: 452.88637352 MB
2nd GP placement takes 4.16 sec.

Wirelength after global placement is 35864 and checksum is F0A38589A4727678.
Global placement takes 4.33 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Early Place Macro "Global".
Auto Dispose Macro Object "Enable".
Wirelength after macro cell placement is 35864 and checksum is 6BD67D55AF7FA483.
Macro cell placement takes 0.00 sec.

PBM start.
PBM of PostGP end, takes 0.00 sec.
Design Utilization : 3%.
Phase 3.2 3rd GP placement started.
Wirelength before post global placement is 35864 and checksum is 6BD67D55AF7FA483.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.43 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 446.69581413 MB
[GP] Read position from netlist take 0 msec
[GP] Place thread size: 4
[GP] Node size: 64844, net size: 10796
[GP] Design graph total memory: 239.22757912 MB
[GP] MarginTNS=-4949, TNS=-1949, WNS=-971
[GP] Step 0 take 0.378 secs: WL=37015.83 OF=0.075082
[GP] MarginTNS=-292, TNS=0, WNS=0
[GP] Step 1 take 0.876 secs: WL=34963.11 OF=0.108945
[GP] MarginTNS=-614, TNS=0, WNS=0
[GP] Step 2 take 0.878 secs: WL=35147.31 OF=0.086889
[GP] Best WL=35121.156964 OF=0.089017, take 2.246000 secs.
[GP] MarginTNS=-541, TNS=0, WNS=0
[GP] Total node move: 6416.24, average node move: 0.88
[GP] Placer use memory: 46.46554947 MB
[GP] GP graph memory: 452.57438278 MB
3rd GP placement takes 0.78 sec.

Wirelength after post global placement is 34857 and checksum is F741290115C985B9.
I: Soft packing 2010 LUT6D, real packing 2002(99.60%) LUT6D.
The total number of packing LUT6D is 2002.
Worst slack after packing LUT6D is 513.
Wirelength after packing LUT6D is 34862 and checksum is 7BDFC2EC3D8695C9.
Packing LUT6D takes 0.09 sec.
Post global placement takes 0.89 sec.

Optimize timing started.
Start lp timing optimize, WNS: 513, TNS: 0.
  Timing opt iter 0, WNS: 513, TNS: 0.
  Timing opt iter 1, WNS: 513, TNS: 0.
  Timing opt iter 2, WNS: 513, TNS: 0.
End lp timing optimize, WNS: 513, TNS: 0.
Timing driven place optimize takes 0.02 sec.
Wirelength after timing drive place optimize is 34862 and checksum is 7BDFC2EC3D8695C9.
Phase 4 Legalization started.
The average distance in LP is 0.304411.
Wirelength after legalization is 39127 and checksum is EEA43DDCD925E3C2.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Design Cells Duplication "Enable".
Recovery Analysis in RP "Disable".
Worst slack before Replication Place is 528, TNS before Replication Place is 0. 
Replication placement takes 0.05 sec.

Wirelength after replication placement is 39127 and checksum is EEA43DDCD925E3C2.
Recovery Analysis in DP "Disable".
RefinePlacement Mode "Swap".
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 528, TNS before detailed placement is 0. 
RefinePlacement Iteration "20".
    Cost at Swap iteration  0:    wslk    568,    tns          0,    takes    0.00 sec.
    Cost at DP   iteration  0:    wslk   1001,    tns          0,    takes    0.00 sec.
Worst slack after detailed placement is 1001, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 39138 and checksum is 515C307D342B3E3E.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 1001, TNS after placement is 0.

Congestion analysis started.
Congestion analysis takes 0.00 sec.



Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 840           | 0                  
| Use of BKCL                 | 4        | 7             | 58                 
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 1489     | 42050         | 4                  
|   FF                        | 6419     | 336400        | 2                  
|   LUT                       | 3496     | 168200        | 3                  
|   LUT-FF pairs              | 2115     | 168200        | 2                  
|   LUT-CONST                 | 0        | 168200        | 0                  
| Use of CLMS                 | 616      | 18850         | 4                  
|   FF                        | 2672     | 150800        | 2                  
|   LUT                       | 1511     | 75400         | 3                  
|   LUT-FF pairs              | 989      | 75400         | 2                  
|   LUT-CONST                 | 0        | 75400         | 0                  
|   Distributed RAM           | 16       | 75400         | 1                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 7        | 480           | 2                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 2        | 10            | 20                 
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 0        | 36600         | 0                  
| Use of HCKB                 | 2        | 168           | 2                  
|  HCKB dataused              | 1        | 168           | 1                  
|  HCKB-BYPASS                | 0        | 168           | 0                  
| Use of HSSTHP               | 1        | 4             | 25                 
|   HSST_LANE                 | 1        | 16            | 7                  
|   HSST_PLL                  | 1        | 4             | 25                 
| Use of HSSTHP_BUFDS         | 1        | 8             | 13                 
| Use of IO                   | 8        | 500           | 2                  
|   IOBD                      | 5        | 168           | 3                  
|   IOBDHP                    | 0        | 72            | 0                  
|   IOBS                      | 3        | 182           | 2                  
|   IOBSHP                    | 0        | 78            | 0                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOLHP                | 0        | 150           | 0                  
| Use of IOLHP_FIFO           | 0        | 12            | 0                  
|  IOLHP_FIFO-BYPASS          | 0        | 12            | 0                  
| Use of IOLHR                | 7        | 350           | 2                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
|  RCKB-BYPASS                | 0        | 40            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SPAD                 | 2        | 16            | 13                 
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 4        | 32            | 13                 
|  USCM dataused              | 0        | 32            | 0                  
|  USCM-BYPASS                | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Action place: Export DB successfully.
Placement done.
Total placement takes 13.36 sec.
Finished placement.
Design 'Main' has been placed successfully.
Action place: Real time elapsed is 0h:1m:18s
Action place: CPU time elapsed is 0h:0m:15s
Action place: Process CPU time elapsed is 0h:0m:40s
Action place: Peak memory pool usage is 3,213 MB

Current time: Thu Jun 13 16:57:28 2024
