

================================================================
== Vivado HLS Report for 'matrix_multiply_top'
================================================================
* Date:           Mon Jul 12 19:45:31 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_matrix_multiply
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.808 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      119|      119| 0.572 us | 0.572 us |  119|  119|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matrix_multiply_alt2_fu_204  |matrix_multiply_alt2  |       43|       43| 0.207 us | 0.207 us |   43|   43|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- a_row_loop   |       24|       24|         8|          -|          -|     3|    no    |
        | + a_col_loop  |        6|        6|         2|          -|          -|     3|    no    |
        |- b_row_loop   |       24|       24|         8|          -|          -|     3|    no    |
        | + b_col_loop  |        6|        6|         2|          -|          -|     3|    no    |
        |- c_row_loop   |       24|       24|         8|          -|          -|     3|    no    |
        | + c_col_loop  |        6|        6|         2|          -|          -|     3|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     198|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      3|    1068|    1098|    0|
|Memory           |        0|      -|     192|      15|    0|
|Multiplexer      |        -|      -|       -|     206|    -|
|Register         |        -|      -|     243|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      3|    1503|    1517|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_matrix_multiply_alt2_fu_204  |matrix_multiply_alt2  |        2|      3|  1068|  1098|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                            |                      |        2|      3|  1068|  1098|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |a_i_U       |matrix_multiply_teOg  |        0|  64|   5|    0|     9|   32|     1|          288|
    |b_i_U       |matrix_multiply_teOg  |        0|  64|   5|    0|     9|   32|     1|          288|
    |C_assign_U  |matrix_multiply_teOg  |        0|  64|   5|    0|     9|   32|     1|          288|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                      |        0| 192|  15|    0|    27|   96|     3|          864|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln16_fu_261_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln21_fu_321_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln31_fu_381_p2   |     +    |      0|  0|  15|           5|           5|
    |c_1_fu_311_p2        |     +    |      0|  0|  10|           2|           1|
    |c_2_fu_371_p2        |     +    |      0|  0|  10|           2|           1|
    |c_fu_251_p2          |     +    |      0|  0|  10|           2|           1|
    |r_1_fu_277_p2        |     +    |      0|  0|  10|           2|           1|
    |r_2_fu_337_p2        |     +    |      0|  0|  10|           2|           1|
    |r_fu_217_p2          |     +    |      0|  0|  10|           2|           1|
    |sub_ln16_fu_239_p2   |     -    |      0|  0|  15|           5|           5|
    |sub_ln21_fu_299_p2   |     -    |      0|  0|  15|           5|           5|
    |sub_ln31_fu_359_p2   |     -    |      0|  0|  15|           5|           5|
    |icmp_ln14_fu_211_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln15_fu_245_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln19_fu_271_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln20_fu_305_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln29_fu_331_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln30_fu_365_p2  |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 198|          54|          48|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |C_assign_address0  |  15|          3|    4|         12|
    |C_assign_ce0       |  15|          3|    1|          3|
    |C_assign_we0       |   9|          2|    1|          2|
    |a_i_address0       |  15|          3|    4|         12|
    |a_i_ce0            |  15|          3|    1|          3|
    |ap_NS_fsm          |  53|         12|    1|         12|
    |b_i_address0       |  15|          3|    4|         12|
    |b_i_ce0            |  15|          3|    1|          3|
    |c2_0_reg_171       |   9|          2|    2|          4|
    |c4_0_reg_193       |   9|          2|    2|          4|
    |c_0_reg_149        |   9|          2|    2|          4|
    |r1_0_reg_160       |   9|          2|    2|          4|
    |r3_0_reg_182       |   9|          2|    2|          4|
    |r_0_reg_138        |   9|          2|    2|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 206|         44|   29|         83|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  11|   0|   11|          0|
    |c2_0_reg_171                                  |   2|   0|    2|          0|
    |c4_0_reg_193                                  |   2|   0|    2|          0|
    |c_0_reg_149                                   |   2|   0|    2|          0|
    |c_1_reg_438                                   |   2|   0|    2|          0|
    |c_2_reg_469                                   |   2|   0|    2|          0|
    |c_reg_407                                     |   2|   0|    2|          0|
    |grp_matrix_multiply_alt2_fu_204_ap_start_reg  |   1|   0|    1|          0|
    |r1_0_reg_160                                  |   2|   0|    2|          0|
    |r3_0_reg_182                                  |   2|   0|    2|          0|
    |r_0_reg_138                                   |   2|   0|    2|          0|
    |r_1_reg_425                                   |   2|   0|    2|          0|
    |r_2_reg_456                                   |   2|   0|    2|          0|
    |r_reg_394                                     |   2|   0|    2|          0|
    |sext_ln16_reg_412                             |  64|   0|   64|          0|
    |sext_ln21_reg_443                             |  64|   0|   64|          0|
    |sext_ln31_reg_474                             |  64|   0|   64|          0|
    |sub_ln16_reg_399                              |   5|   0|    5|          0|
    |sub_ln21_reg_430                              |   5|   0|    5|          0|
    |sub_ln31_reg_461                              |   5|   0|    5|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 243|   0|  243|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------+-----+-----+------------+---------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_start    |  in |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_done     | out |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_idle     | out |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_ready    | out |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|A_address0  | out |    4|  ap_memory |          A          |     array    |
|A_ce0       | out |    1|  ap_memory |          A          |     array    |
|A_q0        |  in |   32|  ap_memory |          A          |     array    |
|B_address0  | out |    4|  ap_memory |          B          |     array    |
|B_ce0       | out |    1|  ap_memory |          B          |     array    |
|B_q0        |  in |   32|  ap_memory |          B          |     array    |
|C_address0  | out |    4|  ap_memory |          C          |     array    |
|C_ce0       | out |    1|  ap_memory |          C          |     array    |
|C_we0       | out |    1|  ap_memory |          C          |     array    |
|C_d0        | out |   32|  ap_memory |          C          |     array    |
+------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 9 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x float]* %A) nounwind, !map !14"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x float]* %B) nounwind, !map !20"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x float]* %C) nounwind, !map !24"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @matrix_multiply_top_s) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%a_i = alloca [9 x float], align 4" [matrix_multiply.cpp:9]   --->   Operation 16 'alloca' 'a_i' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%b_i = alloca [9 x float], align 4" [matrix_multiply.cpp:10]   --->   Operation 17 'alloca' 'b_i' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%C_assign = alloca [9 x float], align 4"   --->   Operation 18 'alloca' 'C_assign' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 19 [1/1] (1.06ns)   --->   "br label %1" [matrix_multiply.cpp:14]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %a_row_loop_end ]"   --->   Operation 20 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.64ns)   --->   "%icmp_ln14 = icmp eq i2 %r_0, -1" [matrix_multiply.cpp:14]   --->   Operation 21 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [matrix_multiply.cpp:14]   --->   Operation 23 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.preheader.preheader, label %a_row_loop_begin" [matrix_multiply.cpp:14]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [matrix_multiply.cpp:14]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [matrix_multiply.cpp:14]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i2 %r_0 to i5" [matrix_multiply.cpp:16]   --->   Operation 27 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r_0, i2 0)" [matrix_multiply.cpp:16]   --->   Operation 28 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i4 %tmp_3 to i5" [matrix_multiply.cpp:16]   --->   Operation 29 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.32ns)   --->   "%sub_ln16 = sub i5 %zext_ln16_1, %zext_ln16" [matrix_multiply.cpp:16]   --->   Operation 30 'sub' 'sub_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.06ns)   --->   "br label %2" [matrix_multiply.cpp:15]   --->   Operation 31 'br' <Predicate = (!icmp_ln14)> <Delay = 1.06>
ST_2 : Operation 32 [1/1] (1.06ns)   --->   "br label %.preheader" [matrix_multiply.cpp:19]   --->   Operation 32 'br' <Predicate = (icmp_ln14)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.76>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %a_row_loop_begin ], [ %c, %3 ]"   --->   Operation 33 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.64ns)   --->   "%icmp_ln15 = icmp eq i2 %c_0, -1" [matrix_multiply.cpp:15]   --->   Operation 34 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 35 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [matrix_multiply.cpp:15]   --->   Operation 36 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %a_row_loop_end, label %3" [matrix_multiply.cpp:15]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i2 %c_0 to i5" [matrix_multiply.cpp:16]   --->   Operation 38 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.33ns)   --->   "%add_ln16 = add i5 %sub_ln16, %zext_ln16_2" [matrix_multiply.cpp:16]   --->   Operation 39 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i5 %add_ln16 to i64" [matrix_multiply.cpp:16]   --->   Operation 40 'sext' 'sext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [9 x float]* %A, i64 0, i64 %sext_ln16" [matrix_multiply.cpp:16]   --->   Operation 41 'getelementptr' 'A_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (1.42ns)   --->   "%A_load = load float* %A_addr, align 4" [matrix_multiply.cpp:16]   --->   Operation 42 'load' 'A_load' <Predicate = (!icmp_ln15)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp) nounwind" [matrix_multiply.cpp:18]   --->   Operation 43 'specregionend' 'empty_4' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [matrix_multiply.cpp:14]   --->   Operation 44 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind" [matrix_multiply.cpp:15]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%a_i_addr = getelementptr [9 x float]* %a_i, i64 0, i64 %sext_ln16" [matrix_multiply.cpp:16]   --->   Operation 46 'getelementptr' 'a_i_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (1.42ns)   --->   "%A_load = load float* %A_addr, align 4" [matrix_multiply.cpp:16]   --->   Operation 47 'load' 'A_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 48 [1/1] (1.42ns)   --->   "store float %A_load, float* %a_i_addr, align 4" [matrix_multiply.cpp:16]   --->   Operation 48 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [matrix_multiply.cpp:15]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.32>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%r1_0 = phi i2 [ %r_1, %b_row_loop_end ], [ 0, %.preheader.preheader ]"   --->   Operation 50 'phi' 'r1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.64ns)   --->   "%icmp_ln19 = icmp eq i2 %r1_0, -1" [matrix_multiply.cpp:19]   --->   Operation 51 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 52 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.00ns)   --->   "%r_1 = add i2 %r1_0, 1" [matrix_multiply.cpp:19]   --->   Operation 53 'add' 'r_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %6, label %b_row_loop_begin" [matrix_multiply.cpp:19]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [matrix_multiply.cpp:19]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2) nounwind" [matrix_multiply.cpp:19]   --->   Operation 56 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %r1_0 to i5" [matrix_multiply.cpp:21]   --->   Operation 57 'zext' 'zext_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r1_0, i2 0)" [matrix_multiply.cpp:21]   --->   Operation 58 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i4 %tmp_4 to i5" [matrix_multiply.cpp:21]   --->   Operation 59 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.32ns)   --->   "%sub_ln21 = sub i5 %zext_ln21_1, %zext_ln21" [matrix_multiply.cpp:21]   --->   Operation 60 'sub' 'sub_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.06ns)   --->   "br label %4" [matrix_multiply.cpp:20]   --->   Operation 61 'br' <Predicate = (!icmp_ln19)> <Delay = 1.06>
ST_5 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @matrix_multiply_alt2([9 x float]* %a_i, [9 x float]* %b_i, [9 x float]* %C_assign) nounwind" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560->matrix_multiply.cpp:26]   --->   Operation 62 'call' <Predicate = (icmp_ln19)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 2.76>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%c2_0 = phi i2 [ 0, %b_row_loop_begin ], [ %c_1, %5 ]"   --->   Operation 63 'phi' 'c2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.64ns)   --->   "%icmp_ln20 = icmp eq i2 %c2_0, -1" [matrix_multiply.cpp:20]   --->   Operation 64 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 65 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.00ns)   --->   "%c_1 = add i2 %c2_0, 1" [matrix_multiply.cpp:20]   --->   Operation 66 'add' 'c_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %b_row_loop_end, label %5" [matrix_multiply.cpp:20]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %c2_0 to i5" [matrix_multiply.cpp:21]   --->   Operation 68 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.33ns)   --->   "%add_ln21 = add i5 %sub_ln21, %zext_ln21_2" [matrix_multiply.cpp:21]   --->   Operation 69 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i5 %add_ln21 to i64" [matrix_multiply.cpp:21]   --->   Operation 70 'sext' 'sext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9 x float]* %B, i64 0, i64 %sext_ln21" [matrix_multiply.cpp:21]   --->   Operation 71 'getelementptr' 'B_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (1.42ns)   --->   "%B_load = load float* %B_addr, align 4" [matrix_multiply.cpp:21]   --->   Operation 72 'load' 'B_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_1) nounwind" [matrix_multiply.cpp:23]   --->   Operation 73 'specregionend' 'empty_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader" [matrix_multiply.cpp:19]   --->   Operation 74 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.85>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [matrix_multiply.cpp:20]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%b_i_addr = getelementptr [9 x float]* %b_i, i64 0, i64 %sext_ln21" [matrix_multiply.cpp:21]   --->   Operation 76 'getelementptr' 'b_i_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (1.42ns)   --->   "%B_load = load float* %B_addr, align 4" [matrix_multiply.cpp:21]   --->   Operation 77 'load' 'B_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 78 [1/1] (1.42ns)   --->   "store float %B_load, float* %b_i_addr, align 4" [matrix_multiply.cpp:21]   --->   Operation 78 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br label %4" [matrix_multiply.cpp:20]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.06>
ST_8 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @matrix_multiply_alt2([9 x float]* %a_i, [9 x float]* %b_i, [9 x float]* %C_assign) nounwind" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560->matrix_multiply.cpp:26]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 81 [1/1] (1.06ns)   --->   "br label %7" [matrix_multiply.cpp:29]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.06>

State 9 <SV = 4> <Delay = 1.32>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%r3_0 = phi i2 [ 0, %6 ], [ %r_2, %c_row_loop_end ]"   --->   Operation 82 'phi' 'r3_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.64ns)   --->   "%icmp_ln29 = icmp eq i2 %r3_0, -1" [matrix_multiply.cpp:29]   --->   Operation 83 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.00ns)   --->   "%r_2 = add i2 %r3_0, 1" [matrix_multiply.cpp:29]   --->   Operation 85 'add' 'r_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %10, label %c_row_loop_begin" [matrix_multiply.cpp:29]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [matrix_multiply.cpp:29]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [matrix_multiply.cpp:29]   --->   Operation 88 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i2 %r3_0 to i5" [matrix_multiply.cpp:31]   --->   Operation 89 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r3_0, i2 0)" [matrix_multiply.cpp:31]   --->   Operation 90 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i4 %tmp_5 to i5" [matrix_multiply.cpp:31]   --->   Operation 91 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.32ns)   --->   "%sub_ln31 = sub i5 %zext_ln31_1, %zext_ln31" [matrix_multiply.cpp:31]   --->   Operation 92 'sub' 'sub_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (1.06ns)   --->   "br label %8" [matrix_multiply.cpp:30]   --->   Operation 93 'br' <Predicate = (!icmp_ln29)> <Delay = 1.06>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [matrix_multiply.cpp:35]   --->   Operation 94 'ret' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.76>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%c4_0 = phi i2 [ 0, %c_row_loop_begin ], [ %c_2, %9 ]"   --->   Operation 95 'phi' 'c4_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.64ns)   --->   "%icmp_ln30 = icmp eq i2 %c4_0, -1" [matrix_multiply.cpp:30]   --->   Operation 96 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 97 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.00ns)   --->   "%c_2 = add i2 %c4_0, 1" [matrix_multiply.cpp:30]   --->   Operation 98 'add' 'c_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %c_row_loop_end, label %9" [matrix_multiply.cpp:30]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i2 %c4_0 to i5" [matrix_multiply.cpp:31]   --->   Operation 100 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.33ns)   --->   "%add_ln31 = add i5 %sub_ln31, %zext_ln31_2" [matrix_multiply.cpp:31]   --->   Operation 101 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i5 %add_ln31 to i64" [matrix_multiply.cpp:31]   --->   Operation 102 'sext' 'sext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%C_assign_addr = getelementptr [9 x float]* %C_assign, i64 0, i64 %sext_ln31" [matrix_multiply.cpp:31]   --->   Operation 103 'getelementptr' 'C_assign_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 104 [2/2] (1.42ns)   --->   "%C_assign_load = load float* %C_assign_addr, align 4" [matrix_multiply.cpp:31]   --->   Operation 104 'load' 'C_assign_load' <Predicate = (!icmp_ln30)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_2) nounwind" [matrix_multiply.cpp:33]   --->   Operation 105 'specregionend' 'empty_10' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "br label %7" [matrix_multiply.cpp:29]   --->   Operation 106 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.85>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [matrix_multiply.cpp:30]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9 x float]* %C, i64 0, i64 %sext_ln31" [matrix_multiply.cpp:31]   --->   Operation 108 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/2] (1.42ns)   --->   "%C_assign_load = load float* %C_assign_addr, align 4" [matrix_multiply.cpp:31]   --->   Operation 109 'load' 'C_assign_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 110 [1/1] (1.42ns)   --->   "store float %C_assign_load, float* %C_addr, align 4" [matrix_multiply.cpp:31]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "br label %8" [matrix_multiply.cpp:30]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000]
a_i               (alloca           ) [ 001111111000]
b_i               (alloca           ) [ 001111111000]
C_assign          (alloca           ) [ 001111111111]
br_ln14           (br               ) [ 011110000000]
r_0               (phi              ) [ 001000000000]
icmp_ln14         (icmp             ) [ 001110000000]
empty             (speclooptripcount) [ 000000000000]
r                 (add              ) [ 011110000000]
br_ln14           (br               ) [ 000000000000]
specloopname_ln14 (specloopname     ) [ 000000000000]
tmp               (specregionbegin  ) [ 000110000000]
zext_ln16         (zext             ) [ 000000000000]
tmp_3             (bitconcatenate   ) [ 000000000000]
zext_ln16_1       (zext             ) [ 000000000000]
sub_ln16          (sub              ) [ 000110000000]
br_ln15           (br               ) [ 001110000000]
br_ln19           (br               ) [ 001111110000]
c_0               (phi              ) [ 000100000000]
icmp_ln15         (icmp             ) [ 001110000000]
empty_3           (speclooptripcount) [ 000000000000]
c                 (add              ) [ 001110000000]
br_ln15           (br               ) [ 000000000000]
zext_ln16_2       (zext             ) [ 000000000000]
add_ln16          (add              ) [ 000000000000]
sext_ln16         (sext             ) [ 000010000000]
A_addr            (getelementptr    ) [ 000010000000]
empty_4           (specregionend    ) [ 000000000000]
br_ln14           (br               ) [ 011110000000]
specloopname_ln15 (specloopname     ) [ 000000000000]
a_i_addr          (getelementptr    ) [ 000000000000]
A_load            (load             ) [ 000000000000]
store_ln16        (store            ) [ 000000000000]
br_ln15           (br               ) [ 001110000000]
r1_0              (phi              ) [ 000001000000]
icmp_ln19         (icmp             ) [ 000001110000]
empty_5           (speclooptripcount) [ 000000000000]
r_1               (add              ) [ 001001110000]
br_ln19           (br               ) [ 000000000000]
specloopname_ln19 (specloopname     ) [ 000000000000]
tmp_1             (specregionbegin  ) [ 000000110000]
zext_ln21         (zext             ) [ 000000000000]
tmp_4             (bitconcatenate   ) [ 000000000000]
zext_ln21_1       (zext             ) [ 000000000000]
sub_ln21          (sub              ) [ 000000110000]
br_ln20           (br               ) [ 000001110000]
c2_0              (phi              ) [ 000000100000]
icmp_ln20         (icmp             ) [ 000001110000]
empty_6           (speclooptripcount) [ 000000000000]
c_1               (add              ) [ 000001110000]
br_ln20           (br               ) [ 000000000000]
zext_ln21_2       (zext             ) [ 000000000000]
add_ln21          (add              ) [ 000000000000]
sext_ln21         (sext             ) [ 000000010000]
B_addr            (getelementptr    ) [ 000000010000]
empty_7           (specregionend    ) [ 000000000000]
br_ln19           (br               ) [ 001001110000]
specloopname_ln20 (specloopname     ) [ 000000000000]
b_i_addr          (getelementptr    ) [ 000000000000]
B_load            (load             ) [ 000000000000]
store_ln21        (store            ) [ 000000000000]
br_ln20           (br               ) [ 000001110000]
call_ln511        (call             ) [ 000000000000]
br_ln29           (br               ) [ 000000001111]
r3_0              (phi              ) [ 000000000100]
icmp_ln29         (icmp             ) [ 000000000111]
empty_8           (speclooptripcount) [ 000000000000]
r_2               (add              ) [ 000000001111]
br_ln29           (br               ) [ 000000000000]
specloopname_ln29 (specloopname     ) [ 000000000000]
tmp_2             (specregionbegin  ) [ 000000000011]
zext_ln31         (zext             ) [ 000000000000]
tmp_5             (bitconcatenate   ) [ 000000000000]
zext_ln31_1       (zext             ) [ 000000000000]
sub_ln31          (sub              ) [ 000000000011]
br_ln30           (br               ) [ 000000000111]
ret_ln35          (ret              ) [ 000000000000]
c4_0              (phi              ) [ 000000000010]
icmp_ln30         (icmp             ) [ 000000000111]
empty_9           (speclooptripcount) [ 000000000000]
c_2               (add              ) [ 000000000111]
br_ln30           (br               ) [ 000000000000]
zext_ln31_2       (zext             ) [ 000000000000]
add_ln31          (add              ) [ 000000000000]
sext_ln31         (sext             ) [ 000000000001]
C_assign_addr     (getelementptr    ) [ 000000000001]
empty_10          (specregionend    ) [ 000000000000]
br_ln29           (br               ) [ 000000001111]
specloopname_ln30 (specloopname     ) [ 000000000000]
C_addr            (getelementptr    ) [ 000000000000]
C_assign_load     (load             ) [ 000000000000]
store_ln31        (store            ) [ 000000000000]
br_ln30           (br               ) [ 000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_multiply_top_s"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_multiply_alt2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="a_i_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="b_i_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="C_assign_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_assign/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="A_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="a_i_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="1"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_i_addr/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln16_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="B_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="b_i_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="1"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_i_addr/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln21_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="C_assign_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_assign_addr/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_assign_load/10 "/>
</bind>
</comp>

<comp id="124" class="1004" name="C_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="1"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln31_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/11 "/>
</bind>
</comp>

<comp id="138" class="1005" name="r_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="r_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="2" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="c_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="1"/>
<pin id="151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="c_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="r1_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r1_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="r1_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r1_0/5 "/>
</bind>
</comp>

<comp id="171" class="1005" name="c2_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="1"/>
<pin id="173" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c2_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="c2_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_0/6 "/>
</bind>
</comp>

<comp id="182" class="1005" name="r3_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="1"/>
<pin id="184" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r3_0 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="r3_0_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="2" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r3_0/9 "/>
</bind>
</comp>

<comp id="193" class="1005" name="c4_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="1"/>
<pin id="195" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c4_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="c4_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="2" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_0/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_matrix_multiply_alt2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln511/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln14_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="2" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="r_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln16_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln16_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub_ln16_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln15_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="c_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln16_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln16_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln16_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln19_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="r_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln21_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln21_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln21_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln20_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="0"/>
<pin id="307" dir="0" index="1" bw="2" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="c_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln21_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln21_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="0" index="1" bw="2" slack="0"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln21_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln29_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="2" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="r_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln31_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln31_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sub_ln31_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln30_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="0" index="1" bw="2" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/10 "/>
</bind>
</comp>

<comp id="371" class="1004" name="c_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/10 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln31_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln31_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="1"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/10 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln31_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/10 "/>
</bind>
</comp>

<comp id="394" class="1005" name="r_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="399" class="1005" name="sub_ln16_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="1"/>
<pin id="401" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16 "/>
</bind>
</comp>

<comp id="407" class="1005" name="c_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="412" class="1005" name="sext_ln16_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="1"/>
<pin id="414" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="417" class="1005" name="A_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="1"/>
<pin id="419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="r_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="sub_ln21_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="1"/>
<pin id="432" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln21 "/>
</bind>
</comp>

<comp id="438" class="1005" name="c_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="sext_ln21_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="448" class="1005" name="B_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="1"/>
<pin id="450" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="r_2_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="sub_ln31_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="1"/>
<pin id="463" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln31 "/>
</bind>
</comp>

<comp id="469" class="1005" name="c_2_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="0"/>
<pin id="471" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="sext_ln31_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="1"/>
<pin id="476" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31 "/>
</bind>
</comp>

<comp id="479" class="1005" name="C_assign_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_assign_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="67" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="93" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="118" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="142" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="142" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="142" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="142" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="223" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="153" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="153" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="153" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="275"><net_src comp="164" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="164" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="164" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="164" pin="4"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="283" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="175" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="175" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="22" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="175" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="335"><net_src comp="186" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="186" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="186" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="30" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="186" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="14" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="343" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="197" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="16" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="197" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="197" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="397"><net_src comp="217" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="402"><net_src comp="239" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="410"><net_src comp="251" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="415"><net_src comp="266" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="420"><net_src comp="60" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="428"><net_src comp="277" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="433"><net_src comp="299" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="441"><net_src comp="311" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="446"><net_src comp="326" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="451"><net_src comp="86" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="459"><net_src comp="337" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="464"><net_src comp="359" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="472"><net_src comp="371" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="477"><net_src comp="386" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="482"><net_src comp="112" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {11 }
 - Input state : 
	Port: matrix_multiply_top : A | {3 4 }
	Port: matrix_multiply_top : B | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln14 : 1
		r : 1
		br_ln14 : 2
		zext_ln16 : 1
		tmp_3 : 1
		zext_ln16_1 : 2
		sub_ln16 : 3
	State 3
		icmp_ln15 : 1
		c : 1
		br_ln15 : 2
		zext_ln16_2 : 1
		add_ln16 : 2
		sext_ln16 : 3
		A_addr : 4
		A_load : 5
	State 4
		store_ln16 : 1
	State 5
		icmp_ln19 : 1
		r_1 : 1
		br_ln19 : 2
		zext_ln21 : 1
		tmp_4 : 1
		zext_ln21_1 : 2
		sub_ln21 : 3
	State 6
		icmp_ln20 : 1
		c_1 : 1
		br_ln20 : 2
		zext_ln21_2 : 1
		add_ln21 : 2
		sext_ln21 : 3
		B_addr : 4
		B_load : 5
	State 7
		store_ln21 : 1
	State 8
	State 9
		icmp_ln29 : 1
		r_2 : 1
		br_ln29 : 2
		zext_ln31 : 1
		tmp_5 : 1
		zext_ln31_1 : 2
		sub_ln31 : 3
	State 10
		icmp_ln30 : 1
		c_2 : 1
		br_ln30 : 2
		zext_ln31_2 : 1
		add_ln31 : 2
		sext_ln31 : 3
		C_assign_addr : 4
		C_assign_load : 5
	State 11
		store_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_matrix_multiply_alt2_fu_204 |    2    |    3    |  5.305  |   684   |   801   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |             r_fu_217            |    0    |    0    |    0    |    0    |    10   |    0    |
|          |             c_fu_251            |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         add_ln16_fu_261         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            r_1_fu_277           |    0    |    0    |    0    |    0    |    10   |    0    |
|    add   |            c_1_fu_311           |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         add_ln21_fu_321         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            r_2_fu_337           |    0    |    0    |    0    |    0    |    10   |    0    |
|          |            c_2_fu_371           |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         add_ln31_fu_381         |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln14_fu_211        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |         icmp_ln15_fu_245        |    0    |    0    |    0    |    0    |    8    |    0    |
|   icmp   |         icmp_ln19_fu_271        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |         icmp_ln20_fu_305        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |         icmp_ln29_fu_331        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |         icmp_ln30_fu_365        |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         sub_ln16_fu_239         |    0    |    0    |    0    |    0    |    13   |    0    |
|    sub   |         sub_ln21_fu_299         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |         sub_ln31_fu_359         |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         zext_ln16_fu_223        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln16_1_fu_235       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln16_2_fu_257       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln21_fu_283        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln21_1_fu_295       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln21_2_fu_317       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln31_fu_343        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln31_1_fu_355       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln31_2_fu_377       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |           tmp_3_fu_227          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_4_fu_287          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_5_fu_347          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         sext_ln16_fu_266        |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |         sext_ln21_fu_326        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         sext_ln31_fu_386        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    2    |    3    |  5.305  |   684   |   993   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|C_assign|    0   |   64   |    5   |    0   |
|   a_i  |    0   |   64   |    5   |    0   |
|   b_i  |    0   |   64   |    5   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   192  |   15   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    A_addr_reg_417   |    4   |
|    B_addr_reg_448   |    4   |
|C_assign_addr_reg_479|    4   |
|     c2_0_reg_171    |    2   |
|     c4_0_reg_193    |    2   |
|     c_0_reg_149     |    2   |
|     c_1_reg_438     |    2   |
|     c_2_reg_469     |    2   |
|      c_reg_407      |    2   |
|     r1_0_reg_160    |    2   |
|     r3_0_reg_182    |    2   |
|     r_0_reg_138     |    2   |
|     r_1_reg_425     |    2   |
|     r_2_reg_456     |    2   |
|      r_reg_394      |    2   |
|  sext_ln16_reg_412  |   64   |
|  sext_ln21_reg_443  |   64   |
|  sext_ln31_reg_474  |   64   |
|   sub_ln16_reg_399  |    5   |
|   sub_ln21_reg_430  |    5   |
|   sub_ln31_reg_461  |    5   |
+---------------------+--------+
|        Total        |   243  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_67 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_93 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  3.183  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |    3   |    5   |   684  |   993  |    0   |
|   Memory  |    0   |    -   |    -   |   192  |   15   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   243  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    8   |  1119  |  1035  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
