


[![Typing SVG](https://readme-typing-svg.demolab.com?font=Fira+Code&duration=1500&pause=1000&color=84F7D7&center=true&vCenter=true&multiline=true&width=1000&height=130&lines=Karthikeya+Kollu;+Aspiring+VLSI+Design+Verification+Engineer+%7C+AI+Enthusiast+;Quantum+Computing+Enthusiast)](https://git.io/typing-svg)
<p align="center"><a href="https://www.linkedin.com/in/kollukarthikeya/">
    <img src="https://img.shields.io/badge/-Linkedin-blue?style=flat-square&logo=linkedin">
</a>

<a href="mailto:imkarthikeyakollu@gmail.com">
    <img src="https://img.shields.io/badge/-Email-red?style=flat-square&logo=gmail&logoColor=white">
</a>

âœ¨ Little Bit About me âœ¨

- ðŸ”­  Always student of Curiosity
- ðŸŒ± Iâ€™m currently learning about VLSI
- ðŸ‘¯ Iâ€™m looking to collaborate on OpenSource ASIC Design flows.
- ðŸ’¬ Ask me about VLSI

<details open>
<summary><h3>ðŸ“˜Design Verification Projects</h3></summary>





[![Readme Card](https://github-readme-stats.vercel.app/api/pin/?username=alpha-karthik&repo=RISCV&theme=radical&bg_color=1F222E&title_color=F85D7F&text_color=FFFFFF&icon_color=F8D866)](https://github.com/alpha-karthik/RISCV)
[![Readme Card](https://github-readme-stats.vercel.app/api/pin/?username=alpha-karthik&repo=UART&theme=radical&bg_color=1F222E&title_color=F85D7F&text_color=FFFFFF&icon_color=F8D866)](https://github.com/alpha-karthik/UART)
[![Readme Card](https://github-readme-stats.vercel.app/api/pin/?username=alpha-karthik&repo=AHB-APB-Bridge&theme=radical&bg_color=1F222E&title_color=F85D7F&text_color=FFFFFF&icon_color=F8D866)](https://github.com/alpha-karthik/AHB-APB-Bridge)
