# WorkLoad Optimize SOC (WLOS) Baseline

### Simulation 
```sh
cd ~/soclab/lab06/intergrate_test/testbench/uart
source run_clean
source run_sim
```

## Verification with Vivado
### Synthesis and Generate bitstream
```sh
cd ~/soclab/lab06/intergrate_test/vivado
source run_vivado
```


