## Instruction Classess for Processor Implementation:
![Instruction classes](https://github.com/eceelango/RISC-V_HDP/assets/65966247/6e4ae5e1-e1de-4f28-b155-5375daef5c45)
## RISC V Instructions
![Instructions in RISCV](https://github.com/eceelango/RISC-V_HDP/assets/65966247/6f030050-f4e4-41b3-971f-14c27bc6a66d)
## Instruction Classess for Processor Implementation:
+ Program counter cointains the address of the current instruction
+ Every Instructions read one or two registers
![PC](https://github.com/eceelango/RISC-V_HDP/assets/65966247/1847e283-5f61-4ba2-ba0c-e724fb630bde)
## Processor Implementation:
How Instructions are converted as architecture
![Processor Implementation](https://github.com/eceelango/RISC-V_HDP/assets/65966247/0218890d-ae91-4cb2-92c6-8d225cd551c3)
+ Complete Architecture
  ![Complete Architecture](https://github.com/eceelango/RISC-V_HDP/assets/65966247/c523ad7a-c033-4e6c-963b-45b65dc65007)
