\hypertarget{structrte__port__ethdev__writer__params}{}\section{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params Struct Reference}
\label{structrte__port__ethdev__writer__params}\index{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params}}


{\ttfamily \#include $<$rte\+\_\+port\+\_\+ethdev.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{structrte__port__ethdev__writer__params_aae6814cc8987b1899b9d94cb621857c3}{port\+\_\+id}
\item 
uint16\+\_\+t \hyperlink{structrte__port__ethdev__writer__params_ad36dd41501a26e3cc7590d1d9a62cdb9}{queue\+\_\+id}
\item 
uint32\+\_\+t \hyperlink{structrte__port__ethdev__writer__params_a9ed7dbe6241b97c9b68a9491e77c84d0}{tx\+\_\+burst\+\_\+sz}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
ethdev\+\_\+writer port parameters 

\subsection{Field Documentation}
\hypertarget{structrte__port__ethdev__writer__params_aae6814cc8987b1899b9d94cb621857c3}{}\index{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params}!port\+\_\+id@{port\+\_\+id}}
\index{port\+\_\+id@{port\+\_\+id}!rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params}}
\subsubsection[{port\+\_\+id}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t port\+\_\+id}\label{structrte__port__ethdev__writer__params_aae6814cc8987b1899b9d94cb621857c3}
N\+I\+C R\+X port I\+D \hypertarget{structrte__port__ethdev__writer__params_ad36dd41501a26e3cc7590d1d9a62cdb9}{}\index{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params}!queue\+\_\+id@{queue\+\_\+id}}
\index{queue\+\_\+id@{queue\+\_\+id}!rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params}}
\subsubsection[{queue\+\_\+id}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t queue\+\_\+id}\label{structrte__port__ethdev__writer__params_ad36dd41501a26e3cc7590d1d9a62cdb9}
N\+I\+C R\+X queue I\+D \hypertarget{structrte__port__ethdev__writer__params_a9ed7dbe6241b97c9b68a9491e77c84d0}{}\index{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params}!tx\+\_\+burst\+\_\+sz@{tx\+\_\+burst\+\_\+sz}}
\index{tx\+\_\+burst\+\_\+sz@{tx\+\_\+burst\+\_\+sz}!rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params}}
\subsubsection[{tx\+\_\+burst\+\_\+sz}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t tx\+\_\+burst\+\_\+sz}\label{structrte__port__ethdev__writer__params_a9ed7dbe6241b97c9b68a9491e77c84d0}
Recommended burst size to N\+I\+C T\+X queue. The actual burst size can be bigger or smaller than this value. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
lib/librte\+\_\+port/\hyperlink{rte__port__ethdev_8h}{rte\+\_\+port\+\_\+ethdev.\+h}\end{DoxyCompactItemize}
