Model {
  Name			  "bitsel"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.15"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "user"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Thu Jun 08 14:30:49 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mdexter"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Sep 26 16:40:10 2006"
  ModelVersionFormat	  "1.%<AutoIncrement:15>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "bitsel"
    Location		    [697, 391, 1480, 928]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [23, 13, 76, 66]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp40"
      speed		      "-6"
      package		      "ff1152"
      synthesis_tool	      "XST"
      directory		      "./bitsel_core"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      Position		      [35, 123, 50, 137]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [35, 248, 50, 262]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [35, 163, 50, 177]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      Ports		      [1, 1]
      Position		      [275, 232, 320, 278]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "5"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[1 1 0 1 0 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Resource Estimator"
      Tag		      "resEstTag"
      Ports		      []
      Position		      [93, 13, 146, 66]
      ShowName		      off
      AttributesFormatString  "Resource\\nEstimator"
      FontName		      "Arial"
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Resource Estimator"
      SourceType	      "Xilinx Resource Estimator Block"
      ShowPortLabels	      on
      xl_estimator_area	      "[571 289 0 961 52 0 0]"
      xl_use_estimator_area   off
      simulink_period	      "1"
      mrp_directory	      "./bitsel_core"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      Position		      [530, 145, 540, 155]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      Position		      [530, 250, 540, 260]
      ShowName		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "complex_bitsel_16way"
      Ports		      [2, 1]
      Position		      [255, 111, 335, 189]
      AttributesFormatString  "latency = 5"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"complex_bitsel_16way"
	Location		[310, 209, 1346, 984]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [35, 383, 65, 397]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sel"
	  Position		  [35, 43, 65, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [17, 1]
	  Position		  [410, 12, 495, 728]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "16"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[36 8 0 72 0 0 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scale_convert"
	  Ports			  [1, 16]
	  Position		  [200, 71, 275, 709]
	  AttributesFormatString  "latency = 4"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scale_convert"
	    Location		    [301, 134, 1292, 595]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [40, 25, 70, 39]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [105, 55, 125, 90]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      FontSize		      10
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[19 38 0 0 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [285, 55, 305, 90]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      FontSize		      10
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[19 38 0 0 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [455, 55, 475, 90]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      FontSize		      10
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[19 38 0 0 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [625, 55, 645, 90]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      FontSize		      10
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[19 38 0 0 0 0 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert0"
	      Ports		      [1, 1]
	      Position		      [155, 110, 200, 130]
	      ShowName		      off
	      AttributesFormatString  "19_18 ==> 4_3\nround even, wrap\nlatenc"
"y = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag1"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|18|4|3|Round  (unbiased: Even Values"
")|Wrap"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert0"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_18 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag2"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|18"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "18"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "18"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[10 4 0 14 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[10 4 0 14 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag3"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert1"
	      Ports		      [1, 1]
	      Position		      [155, 180, 200, 200]
	      ShowName		      off
	      AttributesFormatString  "19_17 ==> 4_3\nround even, saturate\nla"
"tency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag4"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|17|4|3|Round  (unbiased: Even Values"
")|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert1"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag5"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|17"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "17"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "17"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[12 4 0 23 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[12 4 0 23 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag6"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert10"
	      Ports		      [1, 1]
	      Position		      [495, 250, 540, 270]
	      ShowName		      off
	      AttributesFormatString  "19_8 ==> 4_3\nround even, saturate\nlat"
"ency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|8|4|3|Round  (unbiased: Even Values)"
"|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert10"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_8 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag8"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|8"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "8"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "8"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[16 4 0 32 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[16 4 0 32 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag9"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert11"
	      Ports		      [1, 1]
	      Position		      [495, 320, 540, 340]
	      ShowName		      off
	      AttributesFormatString  "19_7 ==> 4_3\nround even, saturate\nlat"
"ency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|7|4|3|Round  (unbiased: Even Values)"
"|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert11"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag11"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "7"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "7"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[17 4 0 33 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[17 4 0 33 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag12"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert12"
	      Ports		      [1, 1]
	      Position		      [665, 110, 710, 130]
	      ShowName		      off
	      AttributesFormatString  "19_6 ==> 4_3\nround even, saturate\nlat"
"ency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|6|4|3|Round  (unbiased: Even Values)"
"|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert12"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_6 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag14"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|6"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "6"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "6"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[18 4 0 35 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[18 4 0 35 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag15"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert13"
	      Ports		      [1, 1]
	      Position		      [665, 180, 710, 200]
	      ShowName		      off
	      AttributesFormatString  "19_5 ==> 4_3\nround even, saturate\nlat"
"ency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag16"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|5|4|3|Round  (unbiased: Even Values)"
"|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert13"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_5 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag17"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|5"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "5"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "5"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[18 4 0 35 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[18 4 0 35 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag18"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert14"
	      Ports		      [1, 1]
	      Position		      [665, 250, 710, 270]
	      ShowName		      off
	      AttributesFormatString  "19_4 ==> 4_3\nround even, saturate\nlat"
"ency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag19"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|4|4|3|Round  (unbiased: Even Values)"
"|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert14"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_4 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag20"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|4"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "4"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "4"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[18 4 0 36 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[18 4 0 36 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag21"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert15"
	      Ports		      [1, 1]
	      Position		      [665, 320, 710, 340]
	      ShowName		      off
	      AttributesFormatString  "19_3 ==> 4_3\ntruncate, saturate\nlaten"
"cy = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|3|4|3|Truncate|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert15"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_3 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag23"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|3"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[7 4 0 13 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[7 4 0 13 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag24"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert2"
	      Ports		      [1, 1]
	      Position		      [155, 250, 200, 270]
	      ShowName		      off
	      AttributesFormatString  "19_16 ==> 4_3\nround even, saturate\nla"
"tency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag25"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|16|4|3|Round  (unbiased: Even Values"
")|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert2"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_16 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag26"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|16"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "16"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "16"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[12 4 0 24 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[12 4 0 24 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag27"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert3"
	      Ports		      [1, 1]
	      Position		      [155, 320, 200, 340]
	      ShowName		      off
	      AttributesFormatString  "19_15 ==> 4_3\nround even, saturate\nla"
"tency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag28"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|15|4|3|Round  (unbiased: Even Values"
")|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert3"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_15 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag29"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|15"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "15"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "15"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[13 4 0 26 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[13 4 0 26 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag30"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert4"
	      Ports		      [1, 1]
	      Position		      [325, 110, 370, 130]
	      ShowName		      off
	      AttributesFormatString  "19_14 ==> 4_3\nround even, saturate\nla"
"tency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag31"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|14|4|3|Round  (unbiased: Even Values"
")|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert4"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_14 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag32"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|14"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "14"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[13 4 0 26 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[13 4 0 26 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag33"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert5"
	      Ports		      [1, 1]
	      Position		      [325, 180, 370, 200]
	      ShowName		      off
	      AttributesFormatString  "19_13 ==> 4_3\nround even, saturate\nla"
"tency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag34"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|13|4|3|Round  (unbiased: Even Values"
")|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert5"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_13 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag35"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|13"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "13"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "13"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[14 4 0 27 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[14 4 0 27 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag36"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert6"
	      Ports		      [1, 1]
	      Position		      [325, 250, 370, 270]
	      ShowName		      off
	      AttributesFormatString  "19_12 ==> 4_3\nround even, saturate\nla"
"tency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag37"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|12|4|3|Round  (unbiased: Even Values"
")|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert6"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_12 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag38"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|12"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "12"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "12"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[15 4 0 29 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[15 4 0 29 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag39"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert7"
	      Ports		      [1, 1]
	      Position		      [325, 320, 370, 340]
	      ShowName		      off
	      AttributesFormatString  "19_11 ==> 4_3\nround even, saturate\nla"
"tency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag40"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|11|4|3|Round  (unbiased: Even Values"
")|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert7"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_11 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag41"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|11"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "11"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "11"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[15 4 0 29 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[15 4 0 29 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag42"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert8"
	      Ports		      [1, 1]
	      Position		      [495, 110, 540, 130]
	      ShowName		      off
	      AttributesFormatString  "19_10 ==> 4_3\nround even, saturate\nla"
"tency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag43"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|10|4|3|Round  (unbiased: Even Values"
")|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert8"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_10 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag44"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|10"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "10"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "10"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[15 4 0 30 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[15 4 0 30 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag45"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "complex_convert9"
	      Ports		      [1, 1]
	      Position		      [495, 180, 540, 200]
	      ShowName		      off
	      AttributesFormatString  "19_9 ==> 4_3\nround even, saturate\nlat"
"ency = 3"
	      UserDataPersistent      on
	      UserData		      "DataTag46"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Convert (cast)"
	      MaskDescription	      "Convert real and imaginary components o"
"f a complex input to the specified bit width and precision."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs (comple"
"x) converted version of the (complex) input.\n\nLatency is 0 if quantization "
"is set to \"Truncate\" and overflow is set to \"Wrap\".\nOtherwise, latency i"
"s 3.\n\nMask Parameters::\n\nBit Width In (n_bits_in): Specifies the width of"
" the real/imaginary input components.\nAssumed equal for both components.\n\n"
"Binary Point In (bin_pt_in): Specifies the binary point location in the real/"
"imag input components.\nAssumed equal for both components.\n\nBit Width Out ("
"n_bits_out): Specifies the width of the real/imaginary output components.\nAs"
"sumed equal for both components.\n\nBinary Point Out (bin_pt_out): Specifies "
"the binary point location in the real/imag output components.\nAssumed equal "
"for both components.\n\nQuantization (quantization): Specifies quantization h"
"andling.\n\nOverflow (overflow): Specifies overflow handling.\n</pre>"
	      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width "
"Out|Binary Point Out|Quantization|Overflow"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Truncate|Roun"
"d  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Er"
"ror)"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3"
";bin_pt_out=@4;quantization=@5;overflow=@6;"
	      MaskInitialization      "complex_convert_init(gcb, ...\n    n_bi"
"ts_in,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization, overf"
"low);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "19|9|4|3|Round  (unbiased: Even Values)"
"|Saturate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"complex_convert9"
		Location		[824, 498, 1376, 706]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [95, 49, 135, 91]
		  AttributesFormatString  "19_9 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag47"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19|9"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "9"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "9"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "19"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [190, 72, 235, 88]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[16 4 0 32 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [190, 52, 235, 68]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "4"
		  bin_pt		  "3"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Saturate"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[16 4 0 32 0 0 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [285, 49, 325, 91]
		  UserDataPersistent	  on
		  UserData		  "DataTag48"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [375, 63, 405, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [250, 115, 280, 129]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [250, 183, 280, 197]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [250, 253, 280, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      Position		      [250, 323, 280, 337]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out4"
	      Position		      [420, 113, 450, 127]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out5"
	      Position		      [420, 183, 450, 197]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out6"
	      Position		      [420, 253, 450, 267]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out7"
	      Position		      [420, 323, 450, 337]
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out8"
	      Position		      [590, 113, 620, 127]
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out9"
	      Position		      [590, 183, 620, 197]
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out10"
	      Position		      [590, 253, 620, 267]
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out11"
	      Position		      [590, 323, 620, 337]
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out12"
	      Position		      [760, 113, 790, 127]
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out13"
	      Position		      [760, 183, 790, 197]
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out14"
	      Position		      [760, 253, 790, 267]
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out15"
	      Position		      [760, 323, 790, 337]
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "complex_convert0"
	      SrcPort		      1
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert1"
	      SrcPort		      1
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert2"
	      SrcPort		      1
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert3"
	      SrcPort		      1
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert9"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert10"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert11"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert12"
	      SrcPort		      1
	      DstBlock		      "out12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert13"
	      SrcPort		      1
	      DstBlock		      "out13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert14"
	      SrcPort		      1
	      DstBlock		      "out14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "complex_convert15"
	      SrcPort		      1
	      DstBlock		      "out15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[180, 0]
		Branch {
		  Points		  [170, 0]
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [170, 0]
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 25]
	      Branch {
		DstBlock		"complex_convert0"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		Branch {
		  DstBlock		  "complex_convert1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 70]
		  Branch {
		    DstBlock		    "complex_convert2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "complex_convert3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 25]
	      Branch {
		DstBlock		"complex_convert4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		Branch {
		  DstBlock		  "complex_convert5"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 70]
		  Branch {
		    DstBlock		    "complex_convert6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "complex_convert7"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 25]
	      Branch {
		DstBlock		"complex_convert8"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		Branch {
		  DstBlock		  "complex_convert9"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 70]
		  Branch {
		    DstBlock		    "complex_convert10"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "complex_convert11"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 25]
	      Branch {
		Points			[0, 70]
		Branch {
		  Points		  [0, 70]
		  Branch {
		    DstBlock		    "complex_convert14"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "complex_convert15"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "complex_convert13"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"complex_convert12"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [590, 363, 620, 377]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  Points		  [115, 0]
	  DstBlock		  "scale_convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sel"
	  SrcPort		  1
	  Points		  [325, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  1
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  2
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  3
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  4
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  5
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  6
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  7
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  8
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  9
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  10
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  11
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  12
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  13
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  14
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  15
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "scale_convert"
	  SrcPort		  16
	  Points		  [115, 0]
	  DstBlock		  "Mux"
	  DstPort		  17
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "din"
      Ports		      [1, 1]
      Position		      [90, 119, 145, 141]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Unsigned"
      n_bits		      "38"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0 0 0 0 38 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "dout"
      Ports		      [1, 1]
      Position		      [445, 139, 500, 161]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0 0 0 0 8 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sel"
      Ports		      [1, 1]
      Position		      [90, 159, 145, 181]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Unsigned"
      n_bits		      "4"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0 0 0 0 4 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sync_in"
      Ports		      [1, 1]
      Position		      [90, 244, 145, 266]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Boolean"
      n_bits		      "36"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sync_out"
      Ports		      [1, 1]
      Position		      [445, 244, 500, 266]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      xl_use_area	      off
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "din"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "sel"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dout"
      SrcPort		      1
      Points		      [10, 0]
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "sync_in"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_out"
      SrcPort		      1
      Points		      [10, 0]
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_in"
      SrcPort		      1
      DstBlock		      "Delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay"
      SrcPort		      1
      DstBlock		      "sync_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "din"
      SrcPort		      1
      Points		      [90, 0]
      DstBlock		      "complex_bitsel_16way"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sel"
      SrcPort		      1
      Points		      [90, 0]
      DstBlock		      "complex_bitsel_16way"
      DstPort		      2
    }
    Line {
      SrcBlock		      "complex_bitsel_16way"
      SrcPort		      1
      DstBlock		      "dout"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  49
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            B0 "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \")"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"         00 X    X    !@    @    &          4    (     0    $    !          D"
"    (            \"$ .    .     8    (    !@         %    \"     $    !     0"
"         )    \"             A #@   #@    &    \"     8         !0    @    ! "
"    0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            D0 "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"1"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"         00 X    X    !@    @    &          4    (     0    $    !          D"
"    (            \"$ .    .     8    (    !@         %    \"     $    !     0"
"         )    \"             A #@   #@    &    \"     8         !0    @    ! "
"    0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            F0 "
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"9"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"         00 X    X    !@    @    &          4    (     0    $    !          D"
"    (            \"$ .    .     8    (    !@         %    \"     $    !     0"
"         )    \"             A #@   #@    &    \"     8         !0    @    ! "
"    0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            H0 "
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"A"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"         00 X    X    !@    @    &          4    (     0    $    !          D"
"    (            \"$ .    .     8    (    !@         %    \"     $    !     0"
"         )    \"             A #@   #@    &    \"     8         !0    @    ! "
"    0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            J0 "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"I"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"         00 X    X    !@    @    &          4    (     0    $    !          D"
"    (            \"$ .    .     8    (    !@         %    \"     $    !     0"
"         )    \"             A #@   #@    &    \"     8         !0    @    ! "
"    0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            L0 "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"Q"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"         00 X    X    !@    @    &          4    (     0    $    !          D"
"    (            \"$ .    .     8    (    !@         %    \"     $    !     0"
"         )    \"             A #@   #@    &    \"     8         !0    @    ! "
"    0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            N0 "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"Y"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"         00 X    X    !@    @    &          4    (     0    $    !          D"
"    (            \"$ .    .     8    (    !@         %    \"     $    !     0"
"         )    \"             A #@   #@    &    \"     8         !0    @    ! "
"    0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            P0 "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            #! "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        00 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             A #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            (0 "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"             A "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        00 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"            / _#@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            00 "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            !! "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        00 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             A #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            40 "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            !1 "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        00 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             A #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            80 "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            !A "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        00 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             A #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            !Q "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        00 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             A #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"         00 X    X    !@    @    &          4    (     0    $    !          D"
"    (            \"$ .    .     8    (    !@         %    \"     $    !     0"
"         )    \"             A #@   #@    &    \"     8         !0    @    ! "
"    0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            Q0 "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            #% "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        00 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             A #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #- #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            R0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ^ $   8    (     0         %    "
"\"     $    '     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,T .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            #) "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        00 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             A #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    >!X   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    0"
"#P  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"H\"@  !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   $@$   &    \"     (         !0    @    !     0    $         !0 $ !,  "
"  !    ]P   'AI;&EN>&9A;6EL>0        !P87)T                    <W!E960       "
"           '!A8VMA9V4               !S>6YT:&5S:7-?=&]O;       9&ER96-T;W)Y   "
"          '1E<W1B96YC:             !S>7-C;&M?<&5R:6]D        8V]R95]G96YE<F%T"
":6]N     ')U;E]C;W)E9V5N          !E=F%L7V9I96QD            8VQO8VM?;&]C     "
"        '-Y;G1H97-I<U]L86YG=6%G90  #@   #@    &    \"     0         !0    @  "
"  !    !P    $         $     <   !6:7)T97@R  X    X    !@    @    $          "
"4    (     0    @    !         !     (    >&,R=C$P,# .    ,     8    (    !  "
"        %    \"     $    \"     0         0  ( +30   X    X    !@    @    $  "
"        4    (     0    4    !         !     %    8F<U-S4    .    ,     8    "
"(    !          %    \"     $    #     0         0  , 6%-4  X   !     !@    @"
"    $          4    (     0    D    !         !     )    +B]N971L:7-T        "
"  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #"
"@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  . "
"   2     8    (    !          %    \"     $    8     0         0    &    $%C8"
"V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0   "
" ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     "
"0    $         $  ! #     .    ,     8    (    !          %    \"            "
"    0         0          X    P    !@    @    $          4    (     0    0   "
" !         !  ! !62$1,#@    @&   &    \"     (         !0    @    !     0    "
"$         !0 $ !,    !    , $  'AI;&EN>&9A;6EL>0        !P87)T               "
"     <W!E960                  '!A8VMA9V4               !S>6YT:&5S:7-?=&]O;   "
"    9&ER96-T;W)Y             '1E<W1B96YC:             !S>7-C;&M?<&5R:6]D     "
"   8V]R95]G96YE<F%T:6]N     ')U;E]C;W)E9V5N          !E=F%L7V9I96QD          "
"  8VQO8VM?;&]C             '-Y;G1H97-I<U]L86YG=6%G90!P;W-T9V5N97)A=&EO;E]F8VX"
" <V5T=&EN9W-?9F-N         &YG8U]C;VYF:6<            .    .     8    (    !   "
"       %    \"     $    (     0         0    \"    %9I<G1E>#)0#@   #@    &   "
" \"     0         !0    @    !    !P    $         $     <   !X8S)V<#0P  X    "
"P    !@    @    $          4    (     0    (    !         !   @ M-@  #@   #@ "
"   &    \"     0         !0    @    !    !@    $         $     8   !F9C$Q-3( "
"  X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #"
"@   $     &    \"     0         !0    @    !    #0    $         $     T    N+"
"V)I='-E;%]C;W)E    #@   #     &    \"     0         !0    @    !     P    $  "
"       $  # &]F9@ .    ,     8    (    !          %    \"     $    #     0   "
"      0  , ,3 P  X   !(    !@    @    $          4    (     0   !@    !      "
"   !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0       "
"  !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          "
"%    \"     $    !     0         0  $ ,     X    P    !@    @    $          4"
"    (               !         !          #@   #     &    \"     0         !0 "
"   @    !    !     $         $  $ %9(1$P.    2     8    (    !          %    "
"\"     $    3     0         0    $P   'AL3D=#4&]S=$=E;F5R871I;VX       X   ! "
"    !@    @    $          4    (     0    T    !         !     -    >&QN9V-S9"
"71T:6YG<P    X   #H    !@    @    \"          4    (     0    $    !         "
" 4 !  5     0   \"H   !I;F-L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61E7V-F             "
"          .    .     8    (    !@         %    \"     $    !     0         ) "
"   \"               #@   #@    &    \"     8         !0    @    !     0    $ "
"        \"0    @           #P/PX    0#P  !@    @    \"          4    (     0 "
"   $    !          4 !  ,     0   !@   !S:&%R960       !C;VUP:6QA=&EO;@ .    "
"\" 0   8    (     @         %    \"     $    !     0         %  0 $P    $   "
"\"%    8V]M<&EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V"
"0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',           !D8FQ?;W9R9          "
"     9&5P<F5C871E9%]C;VYT<F]L      X    X    !@    @    $          4    (    "
" 0    <    !         !     '    =&%R9V5T,@ .    N $   8    (     @         % "
"   \"     $    !     0         %  0 !P    $    .    :V5Y<P   '9A;'5E<P    X  "
" \"X    !@    @    !          4    (     0    (    !          X   !     !@   "
" @    $          4    (     0    L    !         !     +    2$1,($YE=&QI<W0   "
"    X   !     !@    @    $          4    (     0    L    !         !     +   "
" 3D=#($YE=&QI<W0       X   \"H    !@    @    !          4    (     0    (    "
"!          X    X    !@    @    $          4    (     0    <    !         !  "
"   '    =&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0  "
"       0    !P   '1A<F=E=#( #@   #     &    \"     0         !0    @    !    "
" 0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #"
"     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<  "
"  !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"    "
" 0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8"
"VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0 "
" , ;V9F  X   \"H\"@  !@    @    \"          4    (     0    $    !          4"
" !  (     0   !    !T87)G970Q '1A<F=E=#( #@   $@$   &    \"     (         !0 "
"   @    !     0    $         !0 $ !,    !    ]P   'AI;&EN>&9A;6EL>0        !P"
"87)T                    <W!E960                  '!A8VMA9V4               !S>"
"6YT:&5S:7-?=&]O;       9&ER96-T;W)Y             '1E<W1B96YC:             !S>7"
"-C;&M?<&5R:6]D        8V]R95]G96YE<F%T:6]N     ')U;E]C;W)E9V5N          !E=F%"
"L7V9I96QD            8VQO8VM?;&]C             '-Y;G1H97-I<U]L86YG=6%G90  #@  "
" #@    &    \"     0         !0    @    !    !P    $         $     <   !6:7)T"
"97@R  X    X    !@    @    $          4    (     0    @    !         !     ( "
"   >&,R=C$P,# .    ,     8    (    !          %    \"     $    \"     0      "
"   0  ( +30   X    X    !@    @    $          4    (     0    4    !         "
"!     %    8F<U-S4    .    ,     8    (    !          %    \"     $    #     "
"0         0  , 6%-4  X   !     !@    @    $          4    (     0    D    !  "
"       !     )    +B]N971L:7-T          X    P    !@    @    $          4    "
"(     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @"
"    !     P    $         $  # #$P,  .    2     8    (    !          %    \"  "
"   $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P   "
" !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &"
"    \"     0         !0    @    !     0    $         $  ! #     .    ,     8 "
"   (    !          %    \"                0         0          X    P    !@  "
"  @    $          4    (     0    0    !         !  ! !62$1,#@    @&   &    "
"\"     (         !0    @    !     0    $         !0 $ !,    !    , $  'AI;&EN"
">&9A;6EL>0        !P87)T                    <W!E960                  '!A8VMA9"
"V4               !S>6YT:&5S:7-?=&]O;       9&ER96-T;W)Y             '1E<W1B96"
"YC:             !S>7-C;&M?<&5R:6]D        8V]R95]G96YE<F%T:6]N     ')U;E]C;W)"
"E9V5N          !E=F%L7V9I96QD            8VQO8VM?;&]C             '-Y;G1H97-I"
"<U]L86YG=6%G90!P;W-T9V5N97)A=&EO;E]F8VX <V5T=&EN9W-?9F-N         &YG8U]C;VYF:"
"6<            .    .     8    (    !          %    \"     $    (     0       "
"  0    \"    %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P  "
"  $         $     <   !X8S)V<#0P  X    P    !@    @    $          4    (     "
"0    (    !         !   @ M-@  #@   #@    &    \"     0         !0    @    ! "
"   !@    $         $     8   !F9C$Q-3(   X    P    !@    @    $          4   "
" (     0    ,    !         !   P!84U0 #@   $     &    \"     0         !0    "
"@    !    #0    $         $     T    N+V)I='-E;%]C;W)E    #@   #     &    \" "
"    0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (   "
" !          %    \"     $    #     0         0  , ,3 P  X   !(    !@    @    "
"$          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K"
"($UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  #"
" &]F9@ .    ,     8    (    !          %    \"     $    !     0         0  $ "
",     X    P    !@    @    $          4    (               !         !       "
"   #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1"
"$P.    2     8    (    !          %    \"     $    3     0         0    $P   "
"'AL3D=#4&]S=$=E;F5R871I;VX       X   !     !@    @    $          4    (     0"
"    T    !         !     -    >&QN9V-S971T:6YG<P    X   #H    !@    @    \"  "
"        4    (     0    $    !          4 !  5     0   \"H   !I;F-L=61E7V-L;V"
"-K=W)A<'!E<@!I;F-L=61E7V-F                       .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"               #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @           #P/P"
  }
}
