$date
	Sun Oct 23 07:33:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#255303
b1010 !
1"
#255306
b1010 &
b1010 %
1$
#255307
0"
#255310
b101 &
b101 %
#255314
b10000 &
b10000 %
#255318
b1000 &
b1000 %
#255322
b100 &
b100 %
#255326
b10 &
b10 %
#255330
b1 &
b1 %
1#
#255334
b0 &
0#
b0 %
0$
#1195395
b10110 !
1"
#1195398
b10110 &
b10110 %
1$
#1195399
0"
#1195402
b1011 &
b1011 %
#1195406
b100010 &
b100010 %
#1195410
b10001 &
b10001 %
#1195414
b110100 &
b110100 %
#1195418
b11010 &
b11010 %
#1195422
b1101 &
b1101 %
#1195426
b101000 &
b101000 %
#1195430
b10100 &
b10100 %
#1195434
b1010 &
b1010 %
#1195438
b101 &
b101 %
#1195442
b10000 &
b10000 %
#1195446
b1000 &
b1000 %
#1195450
b100 &
b100 %
#1195454
b10 &
b10 %
#1195458
b1 &
b1 %
1#
#1195462
b0 &
0#
b0 %
0$
#2181871
b10100 !
1"
#2181874
b10100 &
b10100 %
1$
#2181875
0"
#2181878
b1010 &
b1010 %
#2181882
b101 &
b101 %
#2181886
b10000 &
b10000 %
#2181890
b1000 &
b1000 %
#2181894
b100 &
b100 %
#2181898
b10 &
b10 %
#2181902
b1 &
1#
b1 %
#2181906
b0 &
b0 %
0#
0$
#4500012
