

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_k_0_k4_l_j12'
================================================================
* Date:           Sat Sep  2 22:24:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2359309|  2359309|  23.593 ms|  23.593 ms|  2359309|  2359309|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- l_S_k_0_k4_l_j12  |  2359307|  2359307|        13|          1|          1|  2359296|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    165|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     414|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     414|    283|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln338_1_fu_251_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln338_2_fu_151_p2     |         +|   0|  0|  29|          22|           1|
    |add_ln338_fu_163_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln339_fu_227_p2       |         +|   0|  0|  12|          12|           1|
    |add_ln342_fu_221_p2       |         +|   0|  0|  22|          22|          22|
    |sub_ln342_fu_215_p2       |         -|   0|  0|  22|          22|          22|
    |icmp_ln338_fu_145_p2      |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln339_fu_169_p2      |      icmp|   0|  0|  12|          12|          12|
    |select_ln338_1_fu_183_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln338_fu_175_p3    |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 165|         139|         108|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten29_fu_66   |   9|          2|   22|         44|
    |j12_fu_58                |   9|          2|   12|         24|
    |k4_fu_62                 |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   47|         94|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln342_reg_313                  |  22|   0|   22|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten29_fu_66             |  22|   0|   22|          0|
    |j12_fu_58                          |  12|   0|   12|          0|
    |k4_fu_62                           |  10|   0|   10|          0|
    |select_ln338_1_reg_308             |  10|   0|   10|          0|
    |select_ln338_reg_303               |  12|   0|   12|          0|
    |v170_addr_reg_343                  |  12|   0|   12|          0|
    |v176_reg_349                       |  32|   0|   32|          0|
    |v177_reg_354                       |  32|   0|   32|          0|
    |v178_reg_359                       |  32|   0|   32|          0|
    |v229_load_reg_333                  |  32|   0|   32|          0|
    |v244_load_reg_328                  |  32|   0|   32|          0|
    |select_ln338_reg_303               |  64|  32|   12|          0|
    |v170_addr_reg_343                  |  64|  32|   12|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 414|  64|  310|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|grp_fu_690_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|grp_fu_690_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|grp_fu_690_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|grp_fu_690_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|grp_fu_690_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|grp_fu_694_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|grp_fu_694_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|grp_fu_694_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|grp_fu_694_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k4_l_j12|  return value|
|empty                |   in|   14|     ap_none|                                 empty|        scalar|
|v244_address0        |  out|   14|   ap_memory|                                  v244|         array|
|v244_ce0             |  out|    1|   ap_memory|                                  v244|         array|
|v244_q0              |   in|   32|   ap_memory|                                  v244|         array|
|v229_address0        |  out|   22|   ap_memory|                                  v229|         array|
|v229_ce0             |  out|    1|   ap_memory|                                  v229|         array|
|v229_q0              |   in|   32|   ap_memory|                                  v229|         array|
|v170_address0        |  out|   12|   ap_memory|                                  v170|         array|
|v170_ce0             |  out|    1|   ap_memory|                                  v170|         array|
|v170_we0             |  out|    1|   ap_memory|                                  v170|         array|
|v170_d0              |  out|   32|   ap_memory|                                  v170|         array|
|v170_address1        |  out|   12|   ap_memory|                                  v170|         array|
|v170_ce1             |  out|    1|   ap_memory|                                  v170|         array|
|v170_q1              |   in|   32|   ap_memory|                                  v170|         array|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j12 = alloca i32 1"   --->   Operation 16 'alloca' 'j12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k4 = alloca i32 1"   --->   Operation 17 'alloca' 'k4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v229, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten29"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k4"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j12"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43.i32"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i22 %indvar_flatten29" [kernel.cpp:338]   --->   Operation 25 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.44ns)   --->   "%icmp_ln338 = icmp_eq  i22 %indvar_flatten29_load, i22 2359296" [kernel.cpp:338]   --->   Operation 26 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.25ns)   --->   "%add_ln338_2 = add i22 %indvar_flatten29_load, i22 1" [kernel.cpp:338]   --->   Operation 27 'add' 'add_ln338_2' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln338 = br i1 %icmp_ln338, void %for.inc46.i35, void %for.inc59.i41.preheader.exitStub" [kernel.cpp:338]   --->   Operation 28 'br' 'br_ln338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j12_load = load i12 %j12" [kernel.cpp:339]   --->   Operation 29 'load' 'j12_load' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%k4_load = load i10 %k4" [kernel.cpp:338]   --->   Operation 30 'load' 'k4_load' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln338 = add i10 %k4_load, i10 1" [kernel.cpp:338]   --->   Operation 31 'add' 'add_ln338' <Predicate = (!icmp_ln338)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.99ns)   --->   "%icmp_ln339 = icmp_eq  i12 %j12_load, i12 3072" [kernel.cpp:339]   --->   Operation 32 'icmp' 'icmp_ln339' <Predicate = (!icmp_ln338)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.69ns)   --->   "%select_ln338 = select i1 %icmp_ln339, i12 0, i12 %j12_load" [kernel.cpp:338]   --->   Operation 33 'select' 'select_ln338' <Predicate = (!icmp_ln338)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.68ns)   --->   "%select_ln338_1 = select i1 %icmp_ln339, i10 %add_ln338, i10 %k4_load" [kernel.cpp:338]   --->   Operation 34 'select' 'select_ln338_1' <Predicate = (!icmp_ln338)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i10 %select_ln338_1" [kernel.cpp:338]   --->   Operation 35 'zext' 'zext_ln338' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln338, i10 0" [kernel.cpp:342]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln338, i8 0" [kernel.cpp:342]   --->   Operation 37 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i20 %tmp_38" [kernel.cpp:342]   --->   Operation 38 'zext' 'zext_ln342' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln342 = sub i22 %tmp_s, i22 %zext_ln342" [kernel.cpp:342]   --->   Operation 39 'sub' 'sub_ln342' <Predicate = (!icmp_ln338)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln342 = add i22 %sub_ln342, i22 %zext_ln338" [kernel.cpp:342]   --->   Operation 40 'add' 'add_ln342' <Predicate = (!icmp_ln338)> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln339 = add i12 %select_ln338, i12 1" [kernel.cpp:339]   --->   Operation 41 'add' 'add_ln339' <Predicate = (!icmp_ln338)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln339 = store i22 %add_ln338_2, i22 %indvar_flatten29" [kernel.cpp:339]   --->   Operation 42 'store' 'store_ln339' <Predicate = (!icmp_ln338)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln339 = store i10 %select_ln338_1, i10 %k4" [kernel.cpp:339]   --->   Operation 43 'store' 'store_ln339' <Predicate = (!icmp_ln338)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln339 = store i12 %add_ln339, i12 %j12" [kernel.cpp:339]   --->   Operation 44 'store' 'store_ln339' <Predicate = (!icmp_ln338)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln338_1 = zext i10 %select_ln338_1" [kernel.cpp:338]   --->   Operation 45 'zext' 'zext_ln338_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.81ns)   --->   "%add_ln338_1 = add i14 %tmp, i14 %zext_ln338_1" [kernel.cpp:338]   --->   Operation 46 'add' 'add_ln338_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln338_1_cast = zext i14 %add_ln338_1" [kernel.cpp:338]   --->   Operation 47 'zext' 'add_ln338_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%v244_addr = getelementptr i32 %v244, i64 0, i64 %add_ln338_1_cast" [kernel.cpp:338]   --->   Operation 48 'getelementptr' 'v244_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%v244_load = load i14 %v244_addr" [kernel.cpp:338]   --->   Operation 49 'load' 'v244_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i22 %add_ln342" [kernel.cpp:342]   --->   Operation 50 'zext' 'zext_ln342_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%v229_addr = getelementptr i32 %v229, i64 0, i64 %zext_ln342_1" [kernel.cpp:342]   --->   Operation 51 'getelementptr' 'v229_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%v229_load = load i22 %v229_addr" [kernel.cpp:342]   --->   Operation 52 'load' 'v229_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2359296> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%v244_load = load i14 %v244_addr" [kernel.cpp:338]   --->   Operation 53 'load' 'v244_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%v229_load = load i22 %v229_addr" [kernel.cpp:342]   --->   Operation 54 'load' 'v229_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2359296> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%v175 = bitcast i32 %v229_load" [kernel.cpp:342]   --->   Operation 55 'bitcast' 'v175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [4/4] (5.70ns)   --->   "%v176 = fmul i32 %v244_load, i32 %v175" [kernel.cpp:343]   --->   Operation 56 'fmul' 'v176' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 57 [3/4] (5.70ns)   --->   "%v176 = fmul i32 %v244_load, i32 %v175" [kernel.cpp:343]   --->   Operation 57 'fmul' 'v176' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i12 %select_ln338" [kernel.cpp:339]   --->   Operation 58 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [2/4] (5.70ns)   --->   "%v176 = fmul i32 %v244_load, i32 %v175" [kernel.cpp:343]   --->   Operation 59 'fmul' 'v176' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%v170_addr = getelementptr i32 %v170, i64 0, i64 %zext_ln339" [kernel.cpp:344]   --->   Operation 60 'getelementptr' 'v170_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%v177 = load i12 %v170_addr" [kernel.cpp:344]   --->   Operation 61 'load' 'v177' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 62 [1/4] (5.70ns)   --->   "%v176 = fmul i32 %v244_load, i32 %v175" [kernel.cpp:343]   --->   Operation 62 'fmul' 'v176' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/2] (3.25ns)   --->   "%v177 = load i12 %v170_addr" [kernel.cpp:344]   --->   Operation 63 'load' 'v177' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 64 [5/5] (7.25ns)   --->   "%v178 = fadd i32 %v177, i32 %v176" [kernel.cpp:345]   --->   Operation 64 'fadd' 'v178' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 65 [4/5] (7.25ns)   --->   "%v178 = fadd i32 %v177, i32 %v176" [kernel.cpp:345]   --->   Operation 65 'fadd' 'v178' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 66 [3/5] (7.25ns)   --->   "%v178 = fadd i32 %v177, i32 %v176" [kernel.cpp:345]   --->   Operation 66 'fadd' 'v178' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 67 [2/5] (7.25ns)   --->   "%v178 = fadd i32 %v177, i32 %v176" [kernel.cpp:345]   --->   Operation 67 'fadd' 'v178' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 68 [1/5] (7.25ns)   --->   "%v178 = fadd i32 %v177, i32 %v176" [kernel.cpp:345]   --->   Operation 68 'fadd' 'v178' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln338)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k4_l_j12_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%empty_384 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2359296, i64 2359296, i64 2359296"   --->   Operation 70 'speclooptripcount' 'empty_384' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln340 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:340]   --->   Operation 71 'specpipeline' 'specpipeline_ln340' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln339 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [kernel.cpp:339]   --->   Operation 72 'specloopname' 'specloopname_ln339' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln346 = store i32 %v178, i12 %v170_addr" [kernel.cpp:346]   --->   Operation 73 'store' 'store_ln346' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln339 = br void %for.inc43.i32" [kernel.cpp:339]   --->   Operation 74 'br' 'br_ln339' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v244]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v229]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v170]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j12                   (alloca           ) [ 011000000000000]
k4                    (alloca           ) [ 011000000000000]
indvar_flatten29      (alloca           ) [ 011000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
tmp                   (read             ) [ 011100000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
indvar_flatten29_load (load             ) [ 000000000000000]
icmp_ln338            (icmp             ) [ 011111111111110]
add_ln338_2           (add              ) [ 000000000000000]
br_ln338              (br               ) [ 000000000000000]
j12_load              (load             ) [ 000000000000000]
k4_load               (load             ) [ 000000000000000]
add_ln338             (add              ) [ 000000000000000]
icmp_ln339            (icmp             ) [ 000000000000000]
select_ln338          (select           ) [ 010111110000000]
select_ln338_1        (select           ) [ 010100000000000]
zext_ln338            (zext             ) [ 000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000]
tmp_38                (bitconcatenate   ) [ 000000000000000]
zext_ln342            (zext             ) [ 000000000000000]
sub_ln342             (sub              ) [ 000000000000000]
add_ln342             (add              ) [ 010100000000000]
add_ln339             (add              ) [ 000000000000000]
store_ln339           (store            ) [ 000000000000000]
store_ln339           (store            ) [ 000000000000000]
store_ln339           (store            ) [ 000000000000000]
zext_ln338_1          (zext             ) [ 000000000000000]
add_ln338_1           (add              ) [ 000000000000000]
add_ln338_1_cast      (zext             ) [ 000000000000000]
v244_addr             (getelementptr    ) [ 010010000000000]
zext_ln342_1          (zext             ) [ 000000000000000]
v229_addr             (getelementptr    ) [ 010010000000000]
v244_load             (load             ) [ 010001111000000]
v229_load             (load             ) [ 010001000000000]
v175                  (bitcast          ) [ 010000111000000]
zext_ln339            (zext             ) [ 000000000000000]
v170_addr             (getelementptr    ) [ 010000001111111]
v176                  (fmul             ) [ 010000000111110]
v177                  (load             ) [ 010000000111110]
v178                  (fadd             ) [ 010000000000001]
specloopname_ln0      (specloopname     ) [ 000000000000000]
empty_384             (speclooptripcount) [ 000000000000000]
specpipeline_ln340    (specpipeline     ) [ 000000000000000]
specloopname_ln339    (specloopname     ) [ 000000000000000]
store_ln346           (store            ) [ 000000000000000]
br_ln339              (br               ) [ 000000000000000]
ret_ln0               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v244">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v244"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v229">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v229"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v170">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v170"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_0_k4_l_j12_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j12_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j12/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="k4_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten29_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten29/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="14" slack="0"/>
<pin id="73" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v244_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="14" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v244_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v244_load/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="v229_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="22" slack="0"/>
<pin id="93" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v229_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="22" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v229_load/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v170_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v170_addr/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="7"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="117" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v177/7 store_ln346/14 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v178/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v176/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="22" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="12" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten29_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="22" slack="1"/>
<pin id="144" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten29_load/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln338_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="22" slack="0"/>
<pin id="147" dir="0" index="1" bw="22" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln338_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="22" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln338_2/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="j12_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="1"/>
<pin id="159" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j12_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="k4_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="1"/>
<pin id="162" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k4_load/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln338_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln338/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln339_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="12" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln339/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln338_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="12" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln338/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln338_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="10" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln338_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln338_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln338/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="22" slack="0"/>
<pin id="197" dir="0" index="1" bw="12" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_38_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="20" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln342_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="20" slack="0"/>
<pin id="213" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sub_ln342_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="22" slack="0"/>
<pin id="217" dir="0" index="1" bw="20" slack="0"/>
<pin id="218" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln342/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln342_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="22" slack="0"/>
<pin id="223" dir="0" index="1" bw="10" slack="0"/>
<pin id="224" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln342/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln339_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln339_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="22" slack="0"/>
<pin id="235" dir="0" index="1" bw="22" slack="1"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln339/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln339_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="1"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln339/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln339_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="0" index="1" bw="12" slack="1"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln339/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln338_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln338_1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln338_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="14" slack="2"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln338_1/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln338_1_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln338_1_cast/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln342_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="22" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342_1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="v175_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v175/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln339_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="5"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/7 "/>
</bind>
</comp>

<comp id="273" class="1005" name="j12_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j12 "/>
</bind>
</comp>

<comp id="280" class="1005" name="k4_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k4 "/>
</bind>
</comp>

<comp id="287" class="1005" name="indvar_flatten29_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="22" slack="0"/>
<pin id="289" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten29 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="2"/>
<pin id="296" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="299" class="1005" name="icmp_ln338_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="11"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="303" class="1005" name="select_ln338_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="5"/>
<pin id="305" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="select_ln338 "/>
</bind>
</comp>

<comp id="308" class="1005" name="select_ln338_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="1"/>
<pin id="310" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln338_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="add_ln342_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="22" slack="1"/>
<pin id="315" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln342 "/>
</bind>
</comp>

<comp id="318" class="1005" name="v244_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="1"/>
<pin id="320" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v244_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="v229_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="22" slack="1"/>
<pin id="325" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="v229_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="v244_load_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v244_load "/>
</bind>
</comp>

<comp id="333" class="1005" name="v229_load_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v229_load "/>
</bind>
</comp>

<comp id="338" class="1005" name="v175_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v175 "/>
</bind>
</comp>

<comp id="343" class="1005" name="v170_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="1"/>
<pin id="345" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v170_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="v176_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v176 "/>
</bind>
</comp>

<comp id="354" class="1005" name="v177_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v177 "/>
</bind>
</comp>

<comp id="359" class="1005" name="v178_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v178 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="157" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="157" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="169" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="163" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="160" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="175" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="175" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="195" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="191" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="175" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="151" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="183" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="227" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="276"><net_src comp="58" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="283"><net_src comp="62" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="290"><net_src comp="66" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="297"><net_src comp="70" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="302"><net_src comp="145" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="175" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="311"><net_src comp="183" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="316"><net_src comp="221" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="321"><net_src comp="76" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="326"><net_src comp="89" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="331"><net_src comp="83" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="336"><net_src comp="96" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="341"><net_src comp="265" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="346"><net_src comp="102" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="352"><net_src comp="123" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="357"><net_src comp="109" pin="7"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="362"><net_src comp="119" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="109" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v229 | {}
	Port: v170 | {14 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_S_k_0_k4_l_j12 : empty | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k4_l_j12 : v244 | {3 4 }
	Port: Bert_layer_Pipeline_l_S_k_0_k4_l_j12 : v229 | {3 4 }
	Port: Bert_layer_Pipeline_l_S_k_0_k4_l_j12 : v170 | {7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln338 : 1
		add_ln338_2 : 1
		br_ln338 : 2
		add_ln338 : 1
		icmp_ln339 : 1
		select_ln338 : 2
		select_ln338_1 : 2
		zext_ln338 : 3
		tmp_s : 3
		tmp_38 : 3
		zext_ln342 : 4
		sub_ln342 : 5
		add_ln342 : 6
		add_ln339 : 3
		store_ln339 : 2
		store_ln339 : 3
		store_ln339 : 4
	State 3
		add_ln338_1 : 1
		add_ln338_1_cast : 2
		v244_addr : 3
		v244_load : 4
		v229_addr : 1
		v229_load : 2
	State 4
	State 5
		v176 : 1
	State 6
	State 7
		v170_addr : 1
		v177 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_119       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_123       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln338_2_fu_151   |    0    |    0    |    29   |
|          |     add_ln338_fu_163    |    0    |    0    |    13   |
|    add   |     add_ln342_fu_221    |    0    |    0    |    22   |
|          |     add_ln339_fu_227    |    0    |    0    |    12   |
|          |    add_ln338_1_fu_251   |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln338_fu_145    |    0    |    0    |    14   |
|          |    icmp_ln339_fu_169    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|  select  |   select_ln338_fu_175   |    0    |    0    |    12   |
|          |  select_ln338_1_fu_183  |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln342_fu_215    |    0    |    0    |    22   |
|----------|-------------------------|---------|---------|---------|
|   read   |      tmp_read_fu_70     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln338_fu_191    |    0    |    0    |    0    |
|          |    zext_ln342_fu_211    |    0    |    0    |    0    |
|   zext   |   zext_ln338_1_fu_248   |    0    |    0    |    0    |
|          | add_ln338_1_cast_fu_256 |    0    |    0    |    0    |
|          |   zext_ln342_1_fu_261   |    0    |    0    |    0    |
|          |    zext_ln339_fu_269    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_195      |    0    |    0    |    0    |
|          |      tmp_38_fu_203      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   348   |   874   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln342_reg_313   |   22   |
|   icmp_ln338_reg_299   |    1   |
|indvar_flatten29_reg_287|   22   |
|       j12_reg_273      |   12   |
|       k4_reg_280       |   10   |
| select_ln338_1_reg_308 |   10   |
|  select_ln338_reg_303  |   12   |
|       tmp_reg_294      |   14   |
|    v170_addr_reg_343   |   12   |
|      v175_reg_338      |   32   |
|      v176_reg_349      |   32   |
|      v177_reg_354      |   32   |
|      v178_reg_359      |   32   |
|    v229_addr_reg_323   |   22   |
|    v229_load_reg_333   |   32   |
|    v244_addr_reg_318   |   14   |
|    v244_load_reg_328   |   32   |
+------------------------+--------+
|          Total         |   343  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_109 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_123    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   136  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   874  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   343  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   691  |   910  |
+-----------+--------+--------+--------+--------+
