# Nour Elawadly â€” Digital IC Design & Verification

Iâ€™m a Communications & Electronics engineering student focused on **RTL design** (Verilog/SystemVerilog & VHDL) and **verification** (UVM, cocotb). This profile collects my learning projects, notes, and demos.

## Tech Stack
- **RTL:** Verilog, SystemVerilog, VHDL  
- **Verification:** UVM (basics), SystemVerilog Assertions, cocotb  
- **Open-source tools:** Questasim, Vivado, Questalint, Modelsim 
- **Buses/Blocks:** APB, UART, SPI, FIFOs, FSMs

## Projects
- ðŸ”¸ ALU 8-bit (Verilog) â€” self-checking testbench & CI (link after creating)
- ðŸ”¸ Sync FIFO (Verilog) â€” full/empty/overflow protection (link after creating)
- ðŸ”¸ Vending Machine FSM (VHDL) â€” Moore FSM + TB (link after creating)
- ðŸ”¸ Intro to Formal (SVA + SymbiYosys) â€” small examples (link after creating)

## Notes & Mini-Articles
- RTL coding style & lint checklist
- Basic UVM components map (sequencer, driver, monitor)
- How to read a timing diagram

## Contact
- **Email:** nourramziielawadlii@gmail.com  
- **LinkedIn:** [https://www.linkedin.com/in/your-link-here](https://www.linkedin.com/in/nour-elawadly/)
