
avProj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc94  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  0800ce34  0800ce34  0001ce34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cefc  0800cefc  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  0800cefc  0800cefc  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cefc  0800cefc  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cefc  0800cefc  0001cefc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cf00  0800cf00  0001cf00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800cf04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          0000176c  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200017d4  200017d4  00020068  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020092  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001d29b  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000043f8  00000000  00000000  0003d370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001a98  00000000  00000000  00041768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001466  00000000  00000000  00043200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000254c5  00000000  00000000  00044666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002d6e6  00000000  00000000  00069b2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d91b9  00000000  00000000  00097211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007190  00000000  00000000  001703cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0017755c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ce1c 	.word	0x0800ce1c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	0800ce1c 	.word	0x0800ce1c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2uiz>:
 8000a2c:	004a      	lsls	r2, r1, #1
 8000a2e:	d211      	bcs.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d211      	bcs.n	8000a5a <__aeabi_d2uiz+0x2e>
 8000a36:	d50d      	bpl.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d40e      	bmi.n	8000a60 <__aeabi_d2uiz+0x34>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_d2uiz+0x3a>
 8000a60:	f04f 30ff 	mov.w	r0, #4294967295
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_frsub>:
 8000a6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a70:	e002      	b.n	8000a78 <__addsf3>
 8000a72:	bf00      	nop

08000a74 <__aeabi_fsub>:
 8000a74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a78 <__addsf3>:
 8000a78:	0042      	lsls	r2, r0, #1
 8000a7a:	bf1f      	itttt	ne
 8000a7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a80:	ea92 0f03 	teqne	r2, r3
 8000a84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8c:	d06a      	beq.n	8000b64 <__addsf3+0xec>
 8000a8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a96:	bfc1      	itttt	gt
 8000a98:	18d2      	addgt	r2, r2, r3
 8000a9a:	4041      	eorgt	r1, r0
 8000a9c:	4048      	eorgt	r0, r1
 8000a9e:	4041      	eorgt	r1, r0
 8000aa0:	bfb8      	it	lt
 8000aa2:	425b      	neglt	r3, r3
 8000aa4:	2b19      	cmp	r3, #25
 8000aa6:	bf88      	it	hi
 8000aa8:	4770      	bxhi	lr
 8000aaa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4240      	negne	r0, r0
 8000aba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000abe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ac2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4249      	negne	r1, r1
 8000aca:	ea92 0f03 	teq	r2, r3
 8000ace:	d03f      	beq.n	8000b50 <__addsf3+0xd8>
 8000ad0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ad4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ad8:	eb10 000c 	adds.w	r0, r0, ip
 8000adc:	f1c3 0320 	rsb	r3, r3, #32
 8000ae0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ae4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae8:	d502      	bpl.n	8000af0 <__addsf3+0x78>
 8000aea:	4249      	negs	r1, r1
 8000aec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000af0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000af4:	d313      	bcc.n	8000b1e <__addsf3+0xa6>
 8000af6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000afa:	d306      	bcc.n	8000b0a <__addsf3+0x92>
 8000afc:	0840      	lsrs	r0, r0, #1
 8000afe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b02:	f102 0201 	add.w	r2, r2, #1
 8000b06:	2afe      	cmp	r2, #254	; 0xfe
 8000b08:	d251      	bcs.n	8000bae <__addsf3+0x136>
 8000b0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b12:	bf08      	it	eq
 8000b14:	f020 0001 	biceq.w	r0, r0, #1
 8000b18:	ea40 0003 	orr.w	r0, r0, r3
 8000b1c:	4770      	bx	lr
 8000b1e:	0049      	lsls	r1, r1, #1
 8000b20:	eb40 0000 	adc.w	r0, r0, r0
 8000b24:	3a01      	subs	r2, #1
 8000b26:	bf28      	it	cs
 8000b28:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b2c:	d2ed      	bcs.n	8000b0a <__addsf3+0x92>
 8000b2e:	fab0 fc80 	clz	ip, r0
 8000b32:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b36:	ebb2 020c 	subs.w	r2, r2, ip
 8000b3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b3e:	bfaa      	itet	ge
 8000b40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b44:	4252      	neglt	r2, r2
 8000b46:	4318      	orrge	r0, r3
 8000b48:	bfbc      	itt	lt
 8000b4a:	40d0      	lsrlt	r0, r2
 8000b4c:	4318      	orrlt	r0, r3
 8000b4e:	4770      	bx	lr
 8000b50:	f092 0f00 	teq	r2, #0
 8000b54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b58:	bf06      	itte	eq
 8000b5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b5e:	3201      	addeq	r2, #1
 8000b60:	3b01      	subne	r3, #1
 8000b62:	e7b5      	b.n	8000ad0 <__addsf3+0x58>
 8000b64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b6c:	bf18      	it	ne
 8000b6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b72:	d021      	beq.n	8000bb8 <__addsf3+0x140>
 8000b74:	ea92 0f03 	teq	r2, r3
 8000b78:	d004      	beq.n	8000b84 <__addsf3+0x10c>
 8000b7a:	f092 0f00 	teq	r2, #0
 8000b7e:	bf08      	it	eq
 8000b80:	4608      	moveq	r0, r1
 8000b82:	4770      	bx	lr
 8000b84:	ea90 0f01 	teq	r0, r1
 8000b88:	bf1c      	itt	ne
 8000b8a:	2000      	movne	r0, #0
 8000b8c:	4770      	bxne	lr
 8000b8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b92:	d104      	bne.n	8000b9e <__addsf3+0x126>
 8000b94:	0040      	lsls	r0, r0, #1
 8000b96:	bf28      	it	cs
 8000b98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b9c:	4770      	bx	lr
 8000b9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ba2:	bf3c      	itt	cc
 8000ba4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ba8:	4770      	bxcc	lr
 8000baa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bb2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb6:	4770      	bx	lr
 8000bb8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bbc:	bf16      	itet	ne
 8000bbe:	4608      	movne	r0, r1
 8000bc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bc4:	4601      	movne	r1, r0
 8000bc6:	0242      	lsls	r2, r0, #9
 8000bc8:	bf06      	itte	eq
 8000bca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bce:	ea90 0f01 	teqeq	r0, r1
 8000bd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_ui2f>:
 8000bd8:	f04f 0300 	mov.w	r3, #0
 8000bdc:	e004      	b.n	8000be8 <__aeabi_i2f+0x8>
 8000bde:	bf00      	nop

08000be0 <__aeabi_i2f>:
 8000be0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	bf48      	it	mi
 8000be6:	4240      	negmi	r0, r0
 8000be8:	ea5f 0c00 	movs.w	ip, r0
 8000bec:	bf08      	it	eq
 8000bee:	4770      	bxeq	lr
 8000bf0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bf4:	4601      	mov	r1, r0
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	e01c      	b.n	8000c36 <__aeabi_l2f+0x2a>

08000bfc <__aeabi_ul2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f04f 0300 	mov.w	r3, #0
 8000c08:	e00a      	b.n	8000c20 <__aeabi_l2f+0x14>
 8000c0a:	bf00      	nop

08000c0c <__aeabi_l2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c18:	d502      	bpl.n	8000c20 <__aeabi_l2f+0x14>
 8000c1a:	4240      	negs	r0, r0
 8000c1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c20:	ea5f 0c01 	movs.w	ip, r1
 8000c24:	bf02      	ittt	eq
 8000c26:	4684      	moveq	ip, r0
 8000c28:	4601      	moveq	r1, r0
 8000c2a:	2000      	moveq	r0, #0
 8000c2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c30:	bf08      	it	eq
 8000c32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c3a:	fabc f28c 	clz	r2, ip
 8000c3e:	3a08      	subs	r2, #8
 8000c40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c44:	db10      	blt.n	8000c68 <__aeabi_l2f+0x5c>
 8000c46:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c50:	f1c2 0220 	rsb	r2, r2, #32
 8000c54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c58:	fa20 f202 	lsr.w	r2, r0, r2
 8000c5c:	eb43 0002 	adc.w	r0, r3, r2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f102 0220 	add.w	r2, r2, #32
 8000c6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c70:	f1c2 0220 	rsb	r2, r2, #32
 8000c74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c78:	fa21 f202 	lsr.w	r2, r1, r2
 8000c7c:	eb43 0002 	adc.w	r0, r3, r2
 8000c80:	bf08      	it	eq
 8000c82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_fmul>:
 8000c88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c90:	bf1e      	ittt	ne
 8000c92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c96:	ea92 0f0c 	teqne	r2, ip
 8000c9a:	ea93 0f0c 	teqne	r3, ip
 8000c9e:	d06f      	beq.n	8000d80 <__aeabi_fmul+0xf8>
 8000ca0:	441a      	add	r2, r3
 8000ca2:	ea80 0c01 	eor.w	ip, r0, r1
 8000ca6:	0240      	lsls	r0, r0, #9
 8000ca8:	bf18      	it	ne
 8000caa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cae:	d01e      	beq.n	8000cee <__aeabi_fmul+0x66>
 8000cb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cb4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cb8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cbc:	fba0 3101 	umull	r3, r1, r0, r1
 8000cc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cc8:	bf3e      	ittt	cc
 8000cca:	0049      	lslcc	r1, r1, #1
 8000ccc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cd0:	005b      	lslcc	r3, r3, #1
 8000cd2:	ea40 0001 	orr.w	r0, r0, r1
 8000cd6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cda:	2afd      	cmp	r2, #253	; 0xfd
 8000cdc:	d81d      	bhi.n	8000d1a <__aeabi_fmul+0x92>
 8000cde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	4770      	bx	lr
 8000cee:	f090 0f00 	teq	r0, #0
 8000cf2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cf6:	bf08      	it	eq
 8000cf8:	0249      	lsleq	r1, r1, #9
 8000cfa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cfe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d02:	3a7f      	subs	r2, #127	; 0x7f
 8000d04:	bfc2      	ittt	gt
 8000d06:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d0a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d0e:	4770      	bxgt	lr
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	3a01      	subs	r2, #1
 8000d1a:	dc5d      	bgt.n	8000dd8 <__aeabi_fmul+0x150>
 8000d1c:	f112 0f19 	cmn.w	r2, #25
 8000d20:	bfdc      	itt	le
 8000d22:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d26:	4770      	bxle	lr
 8000d28:	f1c2 0200 	rsb	r2, r2, #0
 8000d2c:	0041      	lsls	r1, r0, #1
 8000d2e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d32:	f1c2 0220 	rsb	r2, r2, #32
 8000d36:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d3e:	f140 0000 	adc.w	r0, r0, #0
 8000d42:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d46:	bf08      	it	eq
 8000d48:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d4c:	4770      	bx	lr
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d56:	bf02      	ittt	eq
 8000d58:	0040      	lsleq	r0, r0, #1
 8000d5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d5e:	3a01      	subeq	r2, #1
 8000d60:	d0f9      	beq.n	8000d56 <__aeabi_fmul+0xce>
 8000d62:	ea40 000c 	orr.w	r0, r0, ip
 8000d66:	f093 0f00 	teq	r3, #0
 8000d6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d6e:	bf02      	ittt	eq
 8000d70:	0049      	lsleq	r1, r1, #1
 8000d72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d76:	3b01      	subeq	r3, #1
 8000d78:	d0f9      	beq.n	8000d6e <__aeabi_fmul+0xe6>
 8000d7a:	ea41 010c 	orr.w	r1, r1, ip
 8000d7e:	e78f      	b.n	8000ca0 <__aeabi_fmul+0x18>
 8000d80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d84:	ea92 0f0c 	teq	r2, ip
 8000d88:	bf18      	it	ne
 8000d8a:	ea93 0f0c 	teqne	r3, ip
 8000d8e:	d00a      	beq.n	8000da6 <__aeabi_fmul+0x11e>
 8000d90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d94:	bf18      	it	ne
 8000d96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d9a:	d1d8      	bne.n	8000d4e <__aeabi_fmul+0xc6>
 8000d9c:	ea80 0001 	eor.w	r0, r0, r1
 8000da0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000da4:	4770      	bx	lr
 8000da6:	f090 0f00 	teq	r0, #0
 8000daa:	bf17      	itett	ne
 8000dac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000db0:	4608      	moveq	r0, r1
 8000db2:	f091 0f00 	teqne	r1, #0
 8000db6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dba:	d014      	beq.n	8000de6 <__aeabi_fmul+0x15e>
 8000dbc:	ea92 0f0c 	teq	r2, ip
 8000dc0:	d101      	bne.n	8000dc6 <__aeabi_fmul+0x13e>
 8000dc2:	0242      	lsls	r2, r0, #9
 8000dc4:	d10f      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dc6:	ea93 0f0c 	teq	r3, ip
 8000dca:	d103      	bne.n	8000dd4 <__aeabi_fmul+0x14c>
 8000dcc:	024b      	lsls	r3, r1, #9
 8000dce:	bf18      	it	ne
 8000dd0:	4608      	movne	r0, r1
 8000dd2:	d108      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dd4:	ea80 0001 	eor.w	r0, r0, r1
 8000dd8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ddc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de4:	4770      	bx	lr
 8000de6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dee:	4770      	bx	lr

08000df0 <__aeabi_fdiv>:
 8000df0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000df4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000df8:	bf1e      	ittt	ne
 8000dfa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dfe:	ea92 0f0c 	teqne	r2, ip
 8000e02:	ea93 0f0c 	teqne	r3, ip
 8000e06:	d069      	beq.n	8000edc <__aeabi_fdiv+0xec>
 8000e08:	eba2 0203 	sub.w	r2, r2, r3
 8000e0c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e10:	0249      	lsls	r1, r1, #9
 8000e12:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e16:	d037      	beq.n	8000e88 <__aeabi_fdiv+0x98>
 8000e18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e1c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e20:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e24:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	bf38      	it	cc
 8000e2c:	005b      	lslcc	r3, r3, #1
 8000e2e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e32:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e36:	428b      	cmp	r3, r1
 8000e38:	bf24      	itt	cs
 8000e3a:	1a5b      	subcs	r3, r3, r1
 8000e3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e40:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e44:	bf24      	itt	cs
 8000e46:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e4a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e4e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e52:	bf24      	itt	cs
 8000e54:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e5c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e66:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e6a:	011b      	lsls	r3, r3, #4
 8000e6c:	bf18      	it	ne
 8000e6e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e72:	d1e0      	bne.n	8000e36 <__aeabi_fdiv+0x46>
 8000e74:	2afd      	cmp	r2, #253	; 0xfd
 8000e76:	f63f af50 	bhi.w	8000d1a <__aeabi_fmul+0x92>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e80:	bf08      	it	eq
 8000e82:	f020 0001 	biceq.w	r0, r0, #1
 8000e86:	4770      	bx	lr
 8000e88:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e90:	327f      	adds	r2, #127	; 0x7f
 8000e92:	bfc2      	ittt	gt
 8000e94:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e98:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e9c:	4770      	bxgt	lr
 8000e9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea2:	f04f 0300 	mov.w	r3, #0
 8000ea6:	3a01      	subs	r2, #1
 8000ea8:	e737      	b.n	8000d1a <__aeabi_fmul+0x92>
 8000eaa:	f092 0f00 	teq	r2, #0
 8000eae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eb2:	bf02      	ittt	eq
 8000eb4:	0040      	lsleq	r0, r0, #1
 8000eb6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eba:	3a01      	subeq	r2, #1
 8000ebc:	d0f9      	beq.n	8000eb2 <__aeabi_fdiv+0xc2>
 8000ebe:	ea40 000c 	orr.w	r0, r0, ip
 8000ec2:	f093 0f00 	teq	r3, #0
 8000ec6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eca:	bf02      	ittt	eq
 8000ecc:	0049      	lsleq	r1, r1, #1
 8000ece:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ed2:	3b01      	subeq	r3, #1
 8000ed4:	d0f9      	beq.n	8000eca <__aeabi_fdiv+0xda>
 8000ed6:	ea41 010c 	orr.w	r1, r1, ip
 8000eda:	e795      	b.n	8000e08 <__aeabi_fdiv+0x18>
 8000edc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ee0:	ea92 0f0c 	teq	r2, ip
 8000ee4:	d108      	bne.n	8000ef8 <__aeabi_fdiv+0x108>
 8000ee6:	0242      	lsls	r2, r0, #9
 8000ee8:	f47f af7d 	bne.w	8000de6 <__aeabi_fmul+0x15e>
 8000eec:	ea93 0f0c 	teq	r3, ip
 8000ef0:	f47f af70 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	e776      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000ef8:	ea93 0f0c 	teq	r3, ip
 8000efc:	d104      	bne.n	8000f08 <__aeabi_fdiv+0x118>
 8000efe:	024b      	lsls	r3, r1, #9
 8000f00:	f43f af4c 	beq.w	8000d9c <__aeabi_fmul+0x114>
 8000f04:	4608      	mov	r0, r1
 8000f06:	e76e      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f08:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f0c:	bf18      	it	ne
 8000f0e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f12:	d1ca      	bne.n	8000eaa <__aeabi_fdiv+0xba>
 8000f14:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f18:	f47f af5c 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000f1c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f20:	f47f af3c 	bne.w	8000d9c <__aeabi_fmul+0x114>
 8000f24:	e75f      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f26:	bf00      	nop

08000f28 <__gesf2>:
 8000f28:	f04f 3cff 	mov.w	ip, #4294967295
 8000f2c:	e006      	b.n	8000f3c <__cmpsf2+0x4>
 8000f2e:	bf00      	nop

08000f30 <__lesf2>:
 8000f30:	f04f 0c01 	mov.w	ip, #1
 8000f34:	e002      	b.n	8000f3c <__cmpsf2+0x4>
 8000f36:	bf00      	nop

08000f38 <__cmpsf2>:
 8000f38:	f04f 0c01 	mov.w	ip, #1
 8000f3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f4c:	bf18      	it	ne
 8000f4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f52:	d011      	beq.n	8000f78 <__cmpsf2+0x40>
 8000f54:	b001      	add	sp, #4
 8000f56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f5a:	bf18      	it	ne
 8000f5c:	ea90 0f01 	teqne	r0, r1
 8000f60:	bf58      	it	pl
 8000f62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f66:	bf88      	it	hi
 8000f68:	17c8      	asrhi	r0, r1, #31
 8000f6a:	bf38      	it	cc
 8000f6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f70:	bf18      	it	ne
 8000f72:	f040 0001 	orrne.w	r0, r0, #1
 8000f76:	4770      	bx	lr
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	d102      	bne.n	8000f84 <__cmpsf2+0x4c>
 8000f7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f82:	d105      	bne.n	8000f90 <__cmpsf2+0x58>
 8000f84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f88:	d1e4      	bne.n	8000f54 <__cmpsf2+0x1c>
 8000f8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f8e:	d0e1      	beq.n	8000f54 <__cmpsf2+0x1c>
 8000f90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <__aeabi_cfrcmple>:
 8000f98:	4684      	mov	ip, r0
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	4661      	mov	r1, ip
 8000f9e:	e7ff      	b.n	8000fa0 <__aeabi_cfcmpeq>

08000fa0 <__aeabi_cfcmpeq>:
 8000fa0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fa2:	f7ff ffc9 	bl	8000f38 <__cmpsf2>
 8000fa6:	2800      	cmp	r0, #0
 8000fa8:	bf48      	it	mi
 8000faa:	f110 0f00 	cmnmi.w	r0, #0
 8000fae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fb0 <__aeabi_fcmpeq>:
 8000fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb4:	f7ff fff4 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fb8:	bf0c      	ite	eq
 8000fba:	2001      	moveq	r0, #1
 8000fbc:	2000      	movne	r0, #0
 8000fbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_fcmplt>:
 8000fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc8:	f7ff ffea 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fcc:	bf34      	ite	cc
 8000fce:	2001      	movcc	r0, #1
 8000fd0:	2000      	movcs	r0, #0
 8000fd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fd6:	bf00      	nop

08000fd8 <__aeabi_fcmple>:
 8000fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fdc:	f7ff ffe0 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fe0:	bf94      	ite	ls
 8000fe2:	2001      	movls	r0, #1
 8000fe4:	2000      	movhi	r0, #0
 8000fe6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fea:	bf00      	nop

08000fec <__aeabi_fcmpge>:
 8000fec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff0:	f7ff ffd2 	bl	8000f98 <__aeabi_cfrcmple>
 8000ff4:	bf94      	ite	ls
 8000ff6:	2001      	movls	r0, #1
 8000ff8:	2000      	movhi	r0, #0
 8000ffa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ffe:	bf00      	nop

08001000 <__aeabi_fcmpgt>:
 8001000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001004:	f7ff ffc8 	bl	8000f98 <__aeabi_cfrcmple>
 8001008:	bf34      	ite	cc
 800100a:	2001      	movcc	r0, #1
 800100c:	2000      	movcs	r0, #0
 800100e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001012:	bf00      	nop

08001014 <__aeabi_f2uiz>:
 8001014:	0042      	lsls	r2, r0, #1
 8001016:	d20e      	bcs.n	8001036 <__aeabi_f2uiz+0x22>
 8001018:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800101c:	d30b      	bcc.n	8001036 <__aeabi_f2uiz+0x22>
 800101e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001022:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001026:	d409      	bmi.n	800103c <__aeabi_f2uiz+0x28>
 8001028:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800102c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001030:	fa23 f002 	lsr.w	r0, r3, r2
 8001034:	4770      	bx	lr
 8001036:	f04f 0000 	mov.w	r0, #0
 800103a:	4770      	bx	lr
 800103c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001040:	d101      	bne.n	8001046 <__aeabi_f2uiz+0x32>
 8001042:	0242      	lsls	r2, r0, #9
 8001044:	d102      	bne.n	800104c <__aeabi_f2uiz+0x38>
 8001046:	f04f 30ff 	mov.w	r0, #4294967295
 800104a:	4770      	bx	lr
 800104c:	f04f 0000 	mov.w	r0, #0
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <Access_Init>:
/**
  * @brief	Access module initialization function
  * @return	None
  */
void Access_Init(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Access_InitDone_b = TRUE;
 8001058:	4b03      	ldr	r3, [pc, #12]	; (8001068 <Access_Init+0x14>)
 800105a:	2201      	movs	r2, #1
 800105c:	701a      	strb	r2, [r3, #0]
}
 800105e:	bf00      	nop
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	20000084 	.word	0x20000084

0800106c <Access_MainFunction>:
/**
  * @brief	Access module main function (runs in task)
  * @return	None
  */
void Access_MainFunction(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Access_InitDone_b)
	{

	}
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr

08001078 <Brakes_OnAutobrakesEnabled>:
/**
  * @brief	Triggers the actions for Autobrakes enabled state
  * @return	None
  */
static void Brakes_OnAutobrakesEnabled(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
	/* Check critical distance */
	if((g_Brakes_Ultrasonic_Distance_cm_f32 < BRAKES_CRITICAL_DISTANCE_CM_F32) && (g_Brakes_Autobrakes_Enable_Cnt_u8 >= BRAKES_AUTOBRAKES_STATE_CNT_U8))
 800107c:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <Brakes_OnAutobrakesEnabled+0x60>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4916      	ldr	r1, [pc, #88]	; (80010dc <Brakes_OnAutobrakesEnabled+0x64>)
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff ff9e 	bl	8000fc4 <__aeabi_fcmplt>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d00f      	beq.n	80010ae <Brakes_OnAutobrakesEnabled+0x36>
 800108e:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <Brakes_OnAutobrakesEnabled+0x68>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b09      	cmp	r3, #9
 8001094:	d90b      	bls.n	80010ae <Brakes_OnAutobrakesEnabled+0x36>
	{
		/* Set Autobrakes flag */
		g_Brakes_Autobrakes_Status_b = TRUE;
 8001096:	4b13      	ldr	r3, [pc, #76]	; (80010e4 <Brakes_OnAutobrakesEnabled+0x6c>)
 8001098:	2201      	movs	r2, #1
 800109a:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes enable counter */
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 800109c:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <Brakes_OnAutobrakesEnabled+0x68>)
 800109e:	2200      	movs	r2, #0
 80010a0:	701a      	strb	r2, [r3, #0]
		/* Set Autobrakes */
		Rte_Write_Autobrakes_State_b(g_Brakes_Autobrakes_Status_b);
 80010a2:	4b10      	ldr	r3, [pc, #64]	; (80010e4 <Brakes_OnAutobrakesEnabled+0x6c>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f00b f8c4 	bl	800c234 <Rte_Write_DIO_Autobrakes_State_b>
	else
	{
		/* Reset Autobrakes enable counter */
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
	}
}
 80010ac:	e012      	b.n	80010d4 <Brakes_OnAutobrakesEnabled+0x5c>
	else if (g_Brakes_Ultrasonic_Distance_cm_f32 < BRAKES_CRITICAL_DISTANCE_CM_F32)
 80010ae:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <Brakes_OnAutobrakesEnabled+0x60>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	490a      	ldr	r1, [pc, #40]	; (80010dc <Brakes_OnAutobrakesEnabled+0x64>)
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff85 	bl	8000fc4 <__aeabi_fcmplt>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d006      	beq.n	80010ce <Brakes_OnAutobrakesEnabled+0x56>
		g_Brakes_Autobrakes_Enable_Cnt_u8++;
 80010c0:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <Brakes_OnAutobrakesEnabled+0x68>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	3301      	adds	r3, #1
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <Brakes_OnAutobrakesEnabled+0x68>)
 80010ca:	701a      	strb	r2, [r3, #0]
}
 80010cc:	e002      	b.n	80010d4 <Brakes_OnAutobrakesEnabled+0x5c>
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 80010ce:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <Brakes_OnAutobrakesEnabled+0x68>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	2000008c 	.word	0x2000008c
 80010dc:	41f00000 	.word	0x41f00000
 80010e0:	20000094 	.word	0x20000094
 80010e4:	20000092 	.word	0x20000092

080010e8 <Brakes_OnAutobrakesDisabled>:
/**
  * @brief	Triggers the actions for Autobrakes disabled state
  * @return	None
  */
static void Brakes_OnAutobrakesDisabled(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
	/* Check Autobrakes disable distance */
	if((g_Brakes_Ultrasonic_Distance_cm_f32 > BRAKES_AUTOBRAKES_DISABLE_DISTANCE_CM_F32) && (g_Brakes_Autobrakes_Disable_Cnt_u8 >= BRAKES_AUTOBRAKES_STATE_CNT_U8))
 80010ec:	4b16      	ldr	r3, [pc, #88]	; (8001148 <Brakes_OnAutobrakesDisabled+0x60>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4916      	ldr	r1, [pc, #88]	; (800114c <Brakes_OnAutobrakesDisabled+0x64>)
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff ff84 	bl	8001000 <__aeabi_fcmpgt>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d00f      	beq.n	800111e <Brakes_OnAutobrakesDisabled+0x36>
 80010fe:	4b14      	ldr	r3, [pc, #80]	; (8001150 <Brakes_OnAutobrakesDisabled+0x68>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	2b09      	cmp	r3, #9
 8001104:	d90b      	bls.n	800111e <Brakes_OnAutobrakesDisabled+0x36>
	{
		/* Reset Autobrakes flag */
		g_Brakes_Autobrakes_Status_b = FALSE;
 8001106:	4b13      	ldr	r3, [pc, #76]	; (8001154 <Brakes_OnAutobrakesDisabled+0x6c>)
 8001108:	2200      	movs	r2, #0
 800110a:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes disable counter */
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 800110c:	4b10      	ldr	r3, [pc, #64]	; (8001150 <Brakes_OnAutobrakesDisabled+0x68>)
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes */
		Rte_Write_Autobrakes_State_b(g_Brakes_Autobrakes_Status_b);
 8001112:	4b10      	ldr	r3, [pc, #64]	; (8001154 <Brakes_OnAutobrakesDisabled+0x6c>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	4618      	mov	r0, r3
 8001118:	f00b f88c 	bl	800c234 <Rte_Write_DIO_Autobrakes_State_b>
	else
	{
		/* Reset Autobrakes disable counter */
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
	}
}
 800111c:	e012      	b.n	8001144 <Brakes_OnAutobrakesDisabled+0x5c>
	else if(g_Brakes_Ultrasonic_Distance_cm_f32 > BRAKES_AUTOBRAKES_DISABLE_DISTANCE_CM_F32)
 800111e:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <Brakes_OnAutobrakesDisabled+0x60>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	490a      	ldr	r1, [pc, #40]	; (800114c <Brakes_OnAutobrakesDisabled+0x64>)
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff ff6b 	bl	8001000 <__aeabi_fcmpgt>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d006      	beq.n	800113e <Brakes_OnAutobrakesDisabled+0x56>
		g_Brakes_Autobrakes_Disable_Cnt_u8++;
 8001130:	4b07      	ldr	r3, [pc, #28]	; (8001150 <Brakes_OnAutobrakesDisabled+0x68>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	3301      	adds	r3, #1
 8001136:	b2da      	uxtb	r2, r3
 8001138:	4b05      	ldr	r3, [pc, #20]	; (8001150 <Brakes_OnAutobrakesDisabled+0x68>)
 800113a:	701a      	strb	r2, [r3, #0]
}
 800113c:	e002      	b.n	8001144 <Brakes_OnAutobrakesDisabled+0x5c>
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 800113e:	4b04      	ldr	r3, [pc, #16]	; (8001150 <Brakes_OnAutobrakesDisabled+0x68>)
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	2000008c 	.word	0x2000008c
 800114c:	428c0000 	.word	0x428c0000
 8001150:	20000093 	.word	0x20000093
 8001154:	20000092 	.word	0x20000092

08001158 <Brakes_OnDistance>:

static uint8 Brakes_OnDistance(float32 distance)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
	if(distance <= BRAKES_CRITICAL_DISTANCE_CM_F32 && g_Informative_Dist_Status_Cnt_u8 < BRAKES_LED_STATE_CNT_U8)
 8001160:	4942      	ldr	r1, [pc, #264]	; (800126c <Brakes_OnDistance+0x114>)
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f7ff ff38 	bl	8000fd8 <__aeabi_fcmple>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d00b      	beq.n	8001186 <Brakes_OnDistance+0x2e>
 800116e:	4b40      	ldr	r3, [pc, #256]	; (8001270 <Brakes_OnDistance+0x118>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b09      	cmp	r3, #9
 8001174:	d807      	bhi.n	8001186 <Brakes_OnDistance+0x2e>
	{
		g_Informative_Dist_Status_Cnt_u8++;
 8001176:	4b3e      	ldr	r3, [pc, #248]	; (8001270 <Brakes_OnDistance+0x118>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	3301      	adds	r3, #1
 800117c:	b2da      	uxtb	r2, r3
 800117e:	4b3c      	ldr	r3, [pc, #240]	; (8001270 <Brakes_OnDistance+0x118>)
 8001180:	701a      	strb	r2, [r3, #0]
		return 3;
 8001182:	2303      	movs	r3, #3
 8001184:	e06d      	b.n	8001262 <Brakes_OnDistance+0x10a>
	}
	else if(distance <= BRAKES_CRITICAL_DISTANCE_CM_F32 && g_Informative_Dist_Status_Cnt_u8 >= BRAKES_LED_STATE_CNT_U8)
 8001186:	4939      	ldr	r1, [pc, #228]	; (800126c <Brakes_OnDistance+0x114>)
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff ff25 	bl	8000fd8 <__aeabi_fcmple>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d00b      	beq.n	80011ac <Brakes_OnDistance+0x54>
 8001194:	4b36      	ldr	r3, [pc, #216]	; (8001270 <Brakes_OnDistance+0x118>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b09      	cmp	r3, #9
 800119a:	d907      	bls.n	80011ac <Brakes_OnDistance+0x54>
	{
		g_Warning_Dist_Status_Cnt_u8 = 0u;
 800119c:	4b35      	ldr	r3, [pc, #212]	; (8001274 <Brakes_OnDistance+0x11c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	701a      	strb	r2, [r3, #0]
		g_Critical_Dist_Status_Cnt_u8 = 0u;
 80011a2:	4b35      	ldr	r3, [pc, #212]	; (8001278 <Brakes_OnDistance+0x120>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
		return 2;
 80011a8:	2302      	movs	r3, #2
 80011aa:	e05a      	b.n	8001262 <Brakes_OnDistance+0x10a>
	}
	else if((BRAKES_CRITICAL_DISTANCE_CM_F32 < distance) && (distance <= BRAKES_WARNING_DISTANCE_CM_F32) && g_Warning_Dist_Status_Cnt_u8 < BRAKES_LED_STATE_CNT_U8)
 80011ac:	492f      	ldr	r1, [pc, #188]	; (800126c <Brakes_OnDistance+0x114>)
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff ff26 	bl	8001000 <__aeabi_fcmpgt>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d012      	beq.n	80011e0 <Brakes_OnDistance+0x88>
 80011ba:	4930      	ldr	r1, [pc, #192]	; (800127c <Brakes_OnDistance+0x124>)
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff ff0b 	bl	8000fd8 <__aeabi_fcmple>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d00b      	beq.n	80011e0 <Brakes_OnDistance+0x88>
 80011c8:	4b2a      	ldr	r3, [pc, #168]	; (8001274 <Brakes_OnDistance+0x11c>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b09      	cmp	r3, #9
 80011ce:	d807      	bhi.n	80011e0 <Brakes_OnDistance+0x88>
	{
		g_Warning_Dist_Status_Cnt_u8++;
 80011d0:	4b28      	ldr	r3, [pc, #160]	; (8001274 <Brakes_OnDistance+0x11c>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	3301      	adds	r3, #1
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	4b26      	ldr	r3, [pc, #152]	; (8001274 <Brakes_OnDistance+0x11c>)
 80011da:	701a      	strb	r2, [r3, #0]
		return 3;
 80011dc:	2303      	movs	r3, #3
 80011de:	e040      	b.n	8001262 <Brakes_OnDistance+0x10a>
	}
	else if((BRAKES_CRITICAL_DISTANCE_CM_F32 < distance) && (distance <= BRAKES_WARNING_DISTANCE_CM_F32) && g_Warning_Dist_Status_Cnt_u8 >= BRAKES_LED_STATE_CNT_U8)
 80011e0:	4922      	ldr	r1, [pc, #136]	; (800126c <Brakes_OnDistance+0x114>)
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff ff0c 	bl	8001000 <__aeabi_fcmpgt>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d012      	beq.n	8001214 <Brakes_OnDistance+0xbc>
 80011ee:	4923      	ldr	r1, [pc, #140]	; (800127c <Brakes_OnDistance+0x124>)
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff fef1 	bl	8000fd8 <__aeabi_fcmple>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d00b      	beq.n	8001214 <Brakes_OnDistance+0xbc>
 80011fc:	4b1d      	ldr	r3, [pc, #116]	; (8001274 <Brakes_OnDistance+0x11c>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b09      	cmp	r3, #9
 8001202:	d907      	bls.n	8001214 <Brakes_OnDistance+0xbc>
	{
		g_Informative_Dist_Status_Cnt_u8 = 0u;
 8001204:	4b1a      	ldr	r3, [pc, #104]	; (8001270 <Brakes_OnDistance+0x118>)
 8001206:	2200      	movs	r2, #0
 8001208:	701a      	strb	r2, [r3, #0]
		g_Critical_Dist_Status_Cnt_u8 = 0u;
 800120a:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <Brakes_OnDistance+0x120>)
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
		return 1;
 8001210:	2301      	movs	r3, #1
 8001212:	e026      	b.n	8001262 <Brakes_OnDistance+0x10a>
	}
	else if(BRAKES_WARNING_DISTANCE_CM_F32 < distance && g_Critical_Dist_Status_Cnt_u8 < BRAKES_LED_STATE_CNT_U8)
 8001214:	4919      	ldr	r1, [pc, #100]	; (800127c <Brakes_OnDistance+0x124>)
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff fef2 	bl	8001000 <__aeabi_fcmpgt>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d00b      	beq.n	800123a <Brakes_OnDistance+0xe2>
 8001222:	4b15      	ldr	r3, [pc, #84]	; (8001278 <Brakes_OnDistance+0x120>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b09      	cmp	r3, #9
 8001228:	d807      	bhi.n	800123a <Brakes_OnDistance+0xe2>
	{
		g_Critical_Dist_Status_Cnt_u8++;
 800122a:	4b13      	ldr	r3, [pc, #76]	; (8001278 <Brakes_OnDistance+0x120>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	3301      	adds	r3, #1
 8001230:	b2da      	uxtb	r2, r3
 8001232:	4b11      	ldr	r3, [pc, #68]	; (8001278 <Brakes_OnDistance+0x120>)
 8001234:	701a      	strb	r2, [r3, #0]
		return 3;
 8001236:	2303      	movs	r3, #3
 8001238:	e013      	b.n	8001262 <Brakes_OnDistance+0x10a>
	}
	else if(BRAKES_WARNING_DISTANCE_CM_F32 < distance && g_Critical_Dist_Status_Cnt_u8 >= BRAKES_LED_STATE_CNT_U8)
 800123a:	4910      	ldr	r1, [pc, #64]	; (800127c <Brakes_OnDistance+0x124>)
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f7ff fedf 	bl	8001000 <__aeabi_fcmpgt>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d00b      	beq.n	8001260 <Brakes_OnDistance+0x108>
 8001248:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <Brakes_OnDistance+0x120>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b09      	cmp	r3, #9
 800124e:	d907      	bls.n	8001260 <Brakes_OnDistance+0x108>
	{
		g_Informative_Dist_Status_Cnt_u8 = 0u;
 8001250:	4b07      	ldr	r3, [pc, #28]	; (8001270 <Brakes_OnDistance+0x118>)
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]
		g_Warning_Dist_Status_Cnt_u8 = 0u;
 8001256:	4b07      	ldr	r3, [pc, #28]	; (8001274 <Brakes_OnDistance+0x11c>)
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
		return 0;
 800125c:	2300      	movs	r3, #0
 800125e:	e000      	b.n	8001262 <Brakes_OnDistance+0x10a>
	}
	else
	{
		return 3;
 8001260:	2303      	movs	r3, #3
	}
}
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	41f00000 	.word	0x41f00000
 8001270:	200000b9 	.word	0x200000b9
 8001274:	200000ba 	.word	0x200000ba
 8001278:	200000bb 	.word	0x200000bb
 800127c:	42700000 	.word	0x42700000

08001280 <Brakes_Init>:
/**
  * @brief	Brakes module initialization function
  * @return	None
  */
void Brakes_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
	/* Initialize variables */
	g_Brakes_AN0_Voltage_mV_u16 = 0u;
 8001284:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <Brakes_Init+0x44>)
 8001286:	2200      	movs	r2, #0
 8001288:	801a      	strh	r2, [r3, #0]
	g_Brakes_AN2_Voltage_mV_u16 = 0u;
 800128a:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <Brakes_Init+0x48>)
 800128c:	2200      	movs	r2, #0
 800128e:	801a      	strh	r2, [r3, #0]
	g_Brakes_SW_u8 = 0u;
 8001290:	4b0e      	ldr	r3, [pc, #56]	; (80012cc <Brakes_Init+0x4c>)
 8001292:	2200      	movs	r2, #0
 8001294:	701a      	strb	r2, [r3, #0]
	g_Brakes_Ultrasonic_Distance_cm_f32 = 0.0f;
 8001296:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <Brakes_Init+0x50>)
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
	g_Brakes_Autobrakes_Status_b = FALSE;
 800129e:	4b0d      	ldr	r3, [pc, #52]	; (80012d4 <Brakes_Init+0x54>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	701a      	strb	r2, [r3, #0]
	g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <Brakes_Init+0x58>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
	g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 80012aa:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <Brakes_Init+0x5c>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	701a      	strb	r2, [r3, #0]
	//initilalizare cu 0 a noi var
	/* Read Brakes NvM block */
	Rte_Read_NvM_Brakes_Block(g_Brakes_NvMBlock_a);
 80012b0:	490b      	ldr	r1, [pc, #44]	; (80012e0 <Brakes_Init+0x60>)
 80012b2:	2001      	movs	r0, #1
 80012b4:	f00a ffdc 	bl	800c270 <Rte_Read_NvM_Block>
	/* Set initialization flag to done */
	g_Brakes_InitDone_b = TRUE;
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <Brakes_Init+0x64>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	701a      	strb	r2, [r3, #0]
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000086 	.word	0x20000086
 80012c8:	20000088 	.word	0x20000088
 80012cc:	2000008a 	.word	0x2000008a
 80012d0:	2000008c 	.word	0x2000008c
 80012d4:	20000092 	.word	0x20000092
 80012d8:	20000093 	.word	0x20000093
 80012dc:	20000094 	.word	0x20000094
 80012e0:	20000098 	.word	0x20000098
 80012e4:	20000085 	.word	0x20000085

080012e8 <Brakes_MainFunction>:
/**
  * @brief	Brakes module main function (runs in task)
  * @return	None
  */
void Brakes_MainFunction(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_Brakes_InitDone_b)
 80012ec:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <Brakes_MainFunction+0x70>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d02f      	beq.n	8001354 <Brakes_MainFunction+0x6c>
	{
		/* Read AN0 analog voltage (mV) */
		Rte_Read_ADC_AN0_Voltage_u16(&g_Brakes_AN0_Voltage_mV_u16);
 80012f4:	4819      	ldr	r0, [pc, #100]	; (800135c <Brakes_MainFunction+0x74>)
 80012f6:	f00a fff5 	bl	800c2e4 <Rte_Read_AN0_Voltage_u16>
		/* Read AN2 analog voltage (mV) */
		Rte_Read_ADC_AN2_Voltage_u16(&g_Brakes_AN2_Voltage_mV_u16);
 80012fa:	4819      	ldr	r0, [pc, #100]	; (8001360 <Brakes_MainFunction+0x78>)
 80012fc:	f00b f816 	bl	800c32c <Rte_Read_AN2_Voltage_u16>
		/* Read SWITCH analog voltage (mV) */
		Rte_Switch_Joystick(&g_Brakes_SW_u8);
 8001300:	4818      	ldr	r0, [pc, #96]	; (8001364 <Brakes_MainFunction+0x7c>)
 8001302:	f00a ff21 	bl	800c148 <Rte_Read_PC6_Pin_State>
		/* Read distance from ultrasonic sensor */
		Rte_Read_Ultrasonic_Distance_f32(&g_Brakes_Ultrasonic_Distance_cm_f32);
 8001306:	4818      	ldr	r0, [pc, #96]	; (8001368 <Brakes_MainFunction+0x80>)
 8001308:	f00a fef0 	bl	800c0ec <Rte_Read_Cdd_Ultrasonic_Distance_f32>
		/* Check Autobrakes condition */
		if(FALSE == g_Brakes_Autobrakes_Status_b)
 800130c:	4b17      	ldr	r3, [pc, #92]	; (800136c <Brakes_MainFunction+0x84>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d102      	bne.n	800131a <Brakes_MainFunction+0x32>
		{
			/* Autobrakes enabled actions */
			Brakes_OnAutobrakesEnabled();
 8001314:	f7ff feb0 	bl	8001078 <Brakes_OnAutobrakesEnabled>
 8001318:	e001      	b.n	800131e <Brakes_MainFunction+0x36>
		}
		else
		{
			/* Autobrakes disabled actions */
			Brakes_OnAutobrakesDisabled();
 800131a:	f7ff fee5 	bl	80010e8 <Brakes_OnAutobrakesDisabled>
		}
		/* rte write */
		g_Brakes_Ultrasonic_Distance_cm_u16 = (uint16) g_Brakes_Ultrasonic_Distance_cm_f32;
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <Brakes_MainFunction+0x80>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff fe76 	bl	8001014 <__aeabi_f2uiz>
 8001328:	4603      	mov	r3, r0
 800132a:	b29a      	uxth	r2, r3
 800132c:	4b10      	ldr	r3, [pc, #64]	; (8001370 <Brakes_MainFunction+0x88>)
 800132e:	801a      	strh	r2, [r3, #0]
		g_Brakes_CollisionWarning_Status_u8 = Brakes_OnDistance(g_Brakes_Ultrasonic_Distance_cm_u16);
 8001330:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <Brakes_MainFunction+0x88>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fc4f 	bl	8000bd8 <__aeabi_ui2f>
 800133a:	4603      	mov	r3, r0
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff ff0b 	bl	8001158 <Brakes_OnDistance>
 8001342:	4603      	mov	r3, r0
 8001344:	461a      	mov	r2, r3
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <Brakes_MainFunction+0x8c>)
 8001348:	701a      	strb	r2, [r3, #0]
		Rte_Write_Brakes_Collission_Status(g_Brakes_CollisionWarning_Status_u8);
 800134a:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <Brakes_MainFunction+0x8c>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	4618      	mov	r0, r3
 8001350:	f00a ff1c 	bl	800c18c <Rte_Write_g_CollisionWarning_Status>
	}
}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000085 	.word	0x20000085
 800135c:	20000086 	.word	0x20000086
 8001360:	20000088 	.word	0x20000088
 8001364:	2000008a 	.word	0x2000008a
 8001368:	2000008c 	.word	0x2000008c
 800136c:	20000092 	.word	0x20000092
 8001370:	20000090 	.word	0x20000090
 8001374:	200000b8 	.word	0x200000b8

08001378 <Brakes_Shutdown>:
/**
  * @brief  Shutdown the Brakes module
  * @return None
  */
void Brakes_Shutdown(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	/* Write Brakes NvM block */
	Rte_Write_NvM_Brakes_Block(g_Brakes_NvMBlock_a);
 800137c:	4904      	ldr	r1, [pc, #16]	; (8001390 <Brakes_Shutdown+0x18>)
 800137e:	2001      	movs	r0, #1
 8001380:	f00a ff90 	bl	800c2a4 <Rte_Write_NvM_Block>
	/* Reset initialization flag */
	g_Brakes_InitDone_b = FALSE;
 8001384:	4b03      	ldr	r3, [pc, #12]	; (8001394 <Brakes_Shutdown+0x1c>)
 8001386:	2200      	movs	r2, #0
 8001388:	701a      	strb	r2, [r3, #0]
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000098 	.word	0x20000098
 8001394:	20000085 	.word	0x20000085

08001398 <Engine_Init>:
/**
  * @brief	Engine module initialization function
  * @return	None
  */
void Engine_Init(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Engine_InitDone_b = TRUE;
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <Engine_Init+0x14>)
 800139e:	2201      	movs	r2, #1
 80013a0:	701a      	strb	r2, [r3, #0]
}
 80013a2:	bf00      	nop
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	200000bc 	.word	0x200000bc

080013b0 <Engine_MainFunction>:
/**
  * @brief	Engine module main function (runs in task)
  * @return	None
  */
void Engine_MainFunction(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Engine_InitDone_b)
 80013b4:	4b47      	ldr	r3, [pc, #284]	; (80014d4 <Engine_MainFunction+0x124>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	f040 8089 	bne.w	80014d0 <Engine_MainFunction+0x120>
	{
		/* Read adc */
		Rte_Read_Remote_Channel0(&g_Remote_Control_Status_D0_u8);
 80013be:	4846      	ldr	r0, [pc, #280]	; (80014d8 <Engine_MainFunction+0x128>)
 80013c0:	f00a ffc8 	bl	800c354 <Rte_Read_Remote_D0>
		Rte_Read_Remote_Channel1(&g_Remote_Control_Status_D1_u8);
 80013c4:	4845      	ldr	r0, [pc, #276]	; (80014dc <Engine_MainFunction+0x12c>)
 80013c6:	f00a ffd7 	bl	800c378 <Rte_Read_Remote_D1>
		Rte_Read_Remote_Channel2(&g_Remote_Control_Status_D2_u8);
 80013ca:	4845      	ldr	r0, [pc, #276]	; (80014e0 <Engine_MainFunction+0x130>)
 80013cc:	f00a ffe6 	bl	800c39c <Rte_Read_Remote_D2>
		Rte_Read_Remote_Channel3(&g_Remote_Control_Status_D3_u8);
 80013d0:	4844      	ldr	r0, [pc, #272]	; (80014e4 <Engine_MainFunction+0x134>)
 80013d2:	f00a fff7 	bl	800c3c4 <Rte_Read_Remote_D3>

		//Rte_Start_DCMotor();
		if(g_Remote_Control_Status_D2_u8 == 1 && g_Remote_Control_Previous_Status_D2_u8 == 0)
 80013d6:	4b42      	ldr	r3, [pc, #264]	; (80014e0 <Engine_MainFunction+0x130>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d115      	bne.n	800140a <Engine_MainFunction+0x5a>
 80013de:	4b42      	ldr	r3, [pc, #264]	; (80014e8 <Engine_MainFunction+0x138>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d111      	bne.n	800140a <Engine_MainFunction+0x5a>
		{
			if(g_Speed_s8 < 100)
 80013e6:	4b41      	ldr	r3, [pc, #260]	; (80014ec <Engine_MainFunction+0x13c>)
 80013e8:	f993 3000 	ldrsb.w	r3, [r3]
 80013ec:	2b63      	cmp	r3, #99	; 0x63
 80013ee:	dc08      	bgt.n	8001402 <Engine_MainFunction+0x52>
			{
				g_Speed_s8 = g_Speed_s8 + INCREMENT_SPEED;
 80013f0:	4b3e      	ldr	r3, [pc, #248]	; (80014ec <Engine_MainFunction+0x13c>)
 80013f2:	f993 3000 	ldrsb.w	r3, [r3]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	330a      	adds	r3, #10
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	b25a      	sxtb	r2, r3
 80013fe:	4b3b      	ldr	r3, [pc, #236]	; (80014ec <Engine_MainFunction+0x13c>)
 8001400:	701a      	strb	r2, [r3, #0]
			}
			else
			{

			}
			g_Remote_Control_Previous_Status_D2_u8 = 1;
 8001402:	4b39      	ldr	r3, [pc, #228]	; (80014e8 <Engine_MainFunction+0x138>)
 8001404:	2201      	movs	r2, #1
 8001406:	701a      	strb	r2, [r3, #0]
 8001408:	e00a      	b.n	8001420 <Engine_MainFunction+0x70>
		}
		else if(g_Remote_Control_Status_D2_u8 == 0 && g_Remote_Control_Previous_Status_D2_u8 == 1)
 800140a:	4b35      	ldr	r3, [pc, #212]	; (80014e0 <Engine_MainFunction+0x130>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d106      	bne.n	8001420 <Engine_MainFunction+0x70>
 8001412:	4b35      	ldr	r3, [pc, #212]	; (80014e8 <Engine_MainFunction+0x138>)
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d102      	bne.n	8001420 <Engine_MainFunction+0x70>
		{
			g_Remote_Control_Previous_Status_D2_u8 = 0;
 800141a:	4b33      	ldr	r3, [pc, #204]	; (80014e8 <Engine_MainFunction+0x138>)
 800141c:	2200      	movs	r2, #0
 800141e:	701a      	strb	r2, [r3, #0]
		else
		{

		}

		if(g_Remote_Control_Status_D1_u8 == 1 && g_Remote_Control_Previous_Status_D1_u8 == 0)
 8001420:	4b2e      	ldr	r3, [pc, #184]	; (80014dc <Engine_MainFunction+0x12c>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d116      	bne.n	8001456 <Engine_MainFunction+0xa6>
 8001428:	4b31      	ldr	r3, [pc, #196]	; (80014f0 <Engine_MainFunction+0x140>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d112      	bne.n	8001456 <Engine_MainFunction+0xa6>
		{
			if(g_Speed_s8 >= -90)
 8001430:	4b2e      	ldr	r3, [pc, #184]	; (80014ec <Engine_MainFunction+0x13c>)
 8001432:	f993 3000 	ldrsb.w	r3, [r3]
 8001436:	f113 0f5a 	cmn.w	r3, #90	; 0x5a
 800143a:	db08      	blt.n	800144e <Engine_MainFunction+0x9e>
			{
				g_Speed_s8 = g_Speed_s8 - DECREMENT_SPEED;
 800143c:	4b2b      	ldr	r3, [pc, #172]	; (80014ec <Engine_MainFunction+0x13c>)
 800143e:	f993 3000 	ldrsb.w	r3, [r3]
 8001442:	b2db      	uxtb	r3, r3
 8001444:	3b0a      	subs	r3, #10
 8001446:	b2db      	uxtb	r3, r3
 8001448:	b25a      	sxtb	r2, r3
 800144a:	4b28      	ldr	r3, [pc, #160]	; (80014ec <Engine_MainFunction+0x13c>)
 800144c:	701a      	strb	r2, [r3, #0]
			}
			else
			{

			}
			g_Remote_Control_Previous_Status_D1_u8 = 1;
 800144e:	4b28      	ldr	r3, [pc, #160]	; (80014f0 <Engine_MainFunction+0x140>)
 8001450:	2201      	movs	r2, #1
 8001452:	701a      	strb	r2, [r3, #0]
 8001454:	e00a      	b.n	800146c <Engine_MainFunction+0xbc>
		}
		else if(g_Remote_Control_Status_D1_u8 == 0 && g_Remote_Control_Previous_Status_D1_u8 == 1)
 8001456:	4b21      	ldr	r3, [pc, #132]	; (80014dc <Engine_MainFunction+0x12c>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d106      	bne.n	800146c <Engine_MainFunction+0xbc>
 800145e:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <Engine_MainFunction+0x140>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d102      	bne.n	800146c <Engine_MainFunction+0xbc>
		{
			g_Remote_Control_Previous_Status_D1_u8 = 0;
 8001466:	4b22      	ldr	r3, [pc, #136]	; (80014f0 <Engine_MainFunction+0x140>)
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
		else
		{

		}

		if(g_Speed_s8 >= 0)
 800146c:	4b1f      	ldr	r3, [pc, #124]	; (80014ec <Engine_MainFunction+0x13c>)
 800146e:	f993 3000 	ldrsb.w	r3, [r3]
 8001472:	2b00      	cmp	r3, #0
 8001474:	db09      	blt.n	800148a <Engine_MainFunction+0xda>
		{
			g_Speed_u8 = g_Speed_s8;
 8001476:	4b1d      	ldr	r3, [pc, #116]	; (80014ec <Engine_MainFunction+0x13c>)
 8001478:	f993 3000 	ldrsb.w	r3, [r3]
 800147c:	b2da      	uxtb	r2, r3
 800147e:	4b1d      	ldr	r3, [pc, #116]	; (80014f4 <Engine_MainFunction+0x144>)
 8001480:	701a      	strb	r2, [r3, #0]
			g_Direction_u8 = DC_MOTOR_DIR_CW;
 8001482:	4b1d      	ldr	r3, [pc, #116]	; (80014f8 <Engine_MainFunction+0x148>)
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
 8001488:	e00a      	b.n	80014a0 <Engine_MainFunction+0xf0>
		}
		else
		{
			g_Speed_u8 = -g_Speed_s8;
 800148a:	4b18      	ldr	r3, [pc, #96]	; (80014ec <Engine_MainFunction+0x13c>)
 800148c:	f993 3000 	ldrsb.w	r3, [r3]
 8001490:	b2db      	uxtb	r3, r3
 8001492:	425b      	negs	r3, r3
 8001494:	b2da      	uxtb	r2, r3
 8001496:	4b17      	ldr	r3, [pc, #92]	; (80014f4 <Engine_MainFunction+0x144>)
 8001498:	701a      	strb	r2, [r3, #0]
			g_Direction_u8 = DC_MOTOR_DIR_CCW;
 800149a:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <Engine_MainFunction+0x148>)
 800149c:	2201      	movs	r2, #1
 800149e:	701a      	strb	r2, [r3, #0]
		}
		Rte_Speed_DCMotor(DC_MOTOR_ID_0, g_Speed_u8);
 80014a0:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <Engine_MainFunction+0x144>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	2000      	movs	r0, #0
 80014a8:	f00a fff2 	bl	800c490 <Rte_Call_DCMotor_Set_Speed>
		Rte_Speed_DCMotor(DC_MOTOR_ID_1, g_Speed_u8);
 80014ac:	4b11      	ldr	r3, [pc, #68]	; (80014f4 <Engine_MainFunction+0x144>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	4619      	mov	r1, r3
 80014b2:	2001      	movs	r0, #1
 80014b4:	f00a ffec 	bl	800c490 <Rte_Call_DCMotor_Set_Speed>
		Rte_Direction_DCMotor(DC_MOTOR_ID_0, g_Direction_u8);
 80014b8:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <Engine_MainFunction+0x148>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	4619      	mov	r1, r3
 80014be:	2000      	movs	r0, #0
 80014c0:	f00a fff8 	bl	800c4b4 <Rte_Call_DCMotor_Set_Dir>
		Rte_Direction_DCMotor(DC_MOTOR_ID_1, g_Direction_u8);
 80014c4:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <Engine_MainFunction+0x148>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	4619      	mov	r1, r3
 80014ca:	2001      	movs	r0, #1
 80014cc:	f00a fff2 	bl	800c4b4 <Rte_Call_DCMotor_Set_Dir>
		//Rte_Stop_DCMotor();
		/* Write on DC motor */

	}
}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	200000bc 	.word	0x200000bc
 80014d8:	200000bd 	.word	0x200000bd
 80014dc:	200000be 	.word	0x200000be
 80014e0:	200000bf 	.word	0x200000bf
 80014e4:	200000c0 	.word	0x200000c0
 80014e8:	200000c2 	.word	0x200000c2
 80014ec:	200000c4 	.word	0x200000c4
 80014f0:	200000c1 	.word	0x200000c1
 80014f4:	200000c3 	.word	0x200000c3
 80014f8:	200000c5 	.word	0x200000c5

080014fc <LED_UpdatePulseDirection>:
/**
  * @brief  Updates the PWM pulse direction
  * @return None
  */
static void LED_UpdatePulseDirection(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
	/* Check is pulse value reached the maximum allowed value */
	if(g_LED_Pulse_u16 >= LED_FADE_MAX_PULSE_U16)
 8001500:	4b0a      	ldr	r3, [pc, #40]	; (800152c <LED_UpdatePulseDirection+0x30>)
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001508:	d302      	bcc.n	8001510 <LED_UpdatePulseDirection+0x14>
	{
		/* Switch pulse direction to downward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_DOWN_U8;
 800150a:	4b09      	ldr	r3, [pc, #36]	; (8001530 <LED_UpdatePulseDirection+0x34>)
 800150c:	2201      	movs	r2, #1
 800150e:	701a      	strb	r2, [r3, #0]
	}
	/* Check is pulse value reached the minimum allowed value */
	if(g_LED_Pulse_u16 <= LED_FADE_MIN_PULSE_U16)
 8001510:	4b06      	ldr	r3, [pc, #24]	; (800152c <LED_UpdatePulseDirection+0x30>)
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001518:	4293      	cmp	r3, r2
 800151a:	d802      	bhi.n	8001522 <LED_UpdatePulseDirection+0x26>
	{
		/* Switch pulse direction to upward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_UP_U8;
 800151c:	4b04      	ldr	r3, [pc, #16]	; (8001530 <LED_UpdatePulseDirection+0x34>)
 800151e:	2200      	movs	r2, #0
 8001520:	701a      	strb	r2, [r3, #0]
	}
}
 8001522:	bf00      	nop
 8001524:	46bd      	mov	sp, r7
 8001526:	bc80      	pop	{r7}
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	200000c8 	.word	0x200000c8
 8001530:	200000ca 	.word	0x200000ca

08001534 <LED_UpdatePulseWidth>:
/**
  * @brief  Updates the PWM pulse step
  * @return None
  */
static void LED_UpdatePulseWidth(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	/* Check if pulse direction is upward */
	if(LED_PULSE_DIRECTION_UP_U8 == g_LED_Pulse_Direction_u8)
 8001538:	4b10      	ldr	r3, [pc, #64]	; (800157c <LED_UpdatePulseWidth+0x48>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d10c      	bne.n	800155a <LED_UpdatePulseWidth+0x26>
	{
		if(g_LED_Pulse_u16 <= LED_FADE_MAX_PULSE_U16)
 8001540:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <LED_UpdatePulseWidth+0x4c>)
 8001542:	881b      	ldrh	r3, [r3, #0]
 8001544:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001548:	d813      	bhi.n	8001572 <LED_UpdatePulseWidth+0x3e>
		{
			/* Increment the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16 + LED_FADE_PULSE_STEP_U16;
 800154a:	4b0d      	ldr	r3, [pc, #52]	; (8001580 <LED_UpdatePulseWidth+0x4c>)
 800154c:	881b      	ldrh	r3, [r3, #0]
 800154e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001552:	b29a      	uxth	r2, r3
 8001554:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <LED_UpdatePulseWidth+0x4c>)
 8001556:	801a      	strh	r2, [r3, #0]
 8001558:	e00b      	b.n	8001572 <LED_UpdatePulseWidth+0x3e>
		}
	}
	else
	{
		if(g_LED_Pulse_u16 >= LED_FADE_PULSE_STEP_U16)
 800155a:	4b09      	ldr	r3, [pc, #36]	; (8001580 <LED_UpdatePulseWidth+0x4c>)
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001562:	d306      	bcc.n	8001572 <LED_UpdatePulseWidth+0x3e>
		{
			/* Decrement the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16 - LED_FADE_PULSE_STEP_U16;
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <LED_UpdatePulseWidth+0x4c>)
 8001566:	881b      	ldrh	r3, [r3, #0]
 8001568:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800156c:	b29a      	uxth	r2, r3
 800156e:	4b04      	ldr	r3, [pc, #16]	; (8001580 <LED_UpdatePulseWidth+0x4c>)
 8001570:	801a      	strh	r2, [r3, #0]
		}
	}
	/* Update pulse direction */
	LED_UpdatePulseDirection();
 8001572:	f7ff ffc3 	bl	80014fc <LED_UpdatePulseDirection>
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	200000ca 	.word	0x200000ca
 8001580:	200000c8 	.word	0x200000c8

08001584 <LED_Init>:
/**
  * @brief  Initializes the LED module
  * @return None
  */
void LED_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
	g_LED_ButtonState_b = FALSE;
 8001588:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <LED_Init+0x34>)
 800158a:	2200      	movs	r2, #0
 800158c:	701a      	strb	r2, [r3, #0]
	g_LED_Pulse_u16 = 0u;
 800158e:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <LED_Init+0x38>)
 8001590:	2200      	movs	r2, #0
 8001592:	801a      	strh	r2, [r3, #0]
	g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_UP_U8;
 8001594:	4b0a      	ldr	r3, [pc, #40]	; (80015c0 <LED_Init+0x3c>)
 8001596:	2200      	movs	r2, #0
 8001598:	701a      	strb	r2, [r3, #0]
	/* Set servo initial position */
	Rte_Write_Servo_RawPulseWidth_u16(g_LED_Pulse_u16);
 800159a:	4b08      	ldr	r3, [pc, #32]	; (80015bc <LED_Init+0x38>)
 800159c:	881b      	ldrh	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f00a fe58 	bl	800c254 <Rte_Cdd_Servo_RawMove>
	/* Read LED NvM block */
	Rte_Read_NvM_LED_Block(g_LED_NvMBlock_a);
 80015a4:	4907      	ldr	r1, [pc, #28]	; (80015c4 <LED_Init+0x40>)
 80015a6:	2000      	movs	r0, #0
 80015a8:	f00a fe62 	bl	800c270 <Rte_Read_NvM_Block>
	/* Set initialization flag to done */
	g_LED_InitDone_b = TRUE;
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <LED_Init+0x44>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	701a      	strb	r2, [r3, #0]
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	200000c7 	.word	0x200000c7
 80015bc:	200000c8 	.word	0x200000c8
 80015c0:	200000ca 	.word	0x200000ca
 80015c4:	200000cc 	.word	0x200000cc
 80015c8:	200000c6 	.word	0x200000c6

080015cc <LED_MainFunction>:
/**
  * @brief  LED Main function (runs in periodic task)
  * @return None
  */
void LED_MainFunction(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_LED_InitDone_b)
 80015d0:	4b28      	ldr	r3, [pc, #160]	; (8001674 <LED_MainFunction+0xa8>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d04b      	beq.n	8001670 <LED_MainFunction+0xa4>
	{
		/* Rte read the global variable */
		Rte_Read_LED_Collision_Status(&g_LED_CollisionWarning_Status);
 80015d8:	4827      	ldr	r0, [pc, #156]	; (8001678 <LED_MainFunction+0xac>)
 80015da:	f00a fdc7 	bl	800c16c <Rte_Read_g_CollisionWarning_Status>
		switch(g_LED_CollisionWarning_Status)
 80015de:	4b26      	ldr	r3, [pc, #152]	; (8001678 <LED_MainFunction+0xac>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d01a      	beq.n	800161c <LED_MainFunction+0x50>
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	dc22      	bgt.n	8001630 <LED_MainFunction+0x64>
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d002      	beq.n	80015f4 <LED_MainFunction+0x28>
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d00a      	beq.n	8001608 <LED_MainFunction+0x3c>
 80015f2:	e01d      	b.n	8001630 <LED_MainFunction+0x64>
		{
			case 0:
			{
				Rte_Write_Green_LED_Status(TRUE);                                  /* Green LED  */
 80015f4:	2001      	movs	r0, #1
 80015f6:	f00a fef7 	bl	800c3e8 <Rte_Write_PB_13>
				Rte_Write_Yellow_LED_Status(FALSE);                                /* Yellow LED */
 80015fa:	2000      	movs	r0, #0
 80015fc:	f00a ff10 	bl	800c420 <Rte_Write_PB_14>
				Rte_Write_Red_LED_Status(FALSE);                                   /* Red LED    */
 8001600:	2000      	movs	r0, #0
 8001602:	f00a ff29 	bl	800c458 <Rte_Write_PB_15>
			}break;
 8001606:	e01d      	b.n	8001644 <LED_MainFunction+0x78>
			case 1:
			{
				Rte_Write_Green_LED_Status(FALSE);                                 /* Green LED  */
 8001608:	2000      	movs	r0, #0
 800160a:	f00a feed 	bl	800c3e8 <Rte_Write_PB_13>
				Rte_Write_Yellow_LED_Status(TRUE);                                 /* Yellow LED */
 800160e:	2001      	movs	r0, #1
 8001610:	f00a ff06 	bl	800c420 <Rte_Write_PB_14>
				Rte_Write_Red_LED_Status(FALSE);                                   /* Red LED    */
 8001614:	2000      	movs	r0, #0
 8001616:	f00a ff1f 	bl	800c458 <Rte_Write_PB_15>
			}break;
 800161a:	e013      	b.n	8001644 <LED_MainFunction+0x78>
			case 2:
			{
				Rte_Write_Green_LED_Status(FALSE);                                 /* Green LED  */
 800161c:	2000      	movs	r0, #0
 800161e:	f00a fee3 	bl	800c3e8 <Rte_Write_PB_13>
				Rte_Write_Yellow_LED_Status(FALSE);                                /* Yellow LED */
 8001622:	2000      	movs	r0, #0
 8001624:	f00a fefc 	bl	800c420 <Rte_Write_PB_14>
				Rte_Write_Red_LED_Status(TRUE);                                    /* Red LED    */
 8001628:	2001      	movs	r0, #1
 800162a:	f00a ff15 	bl	800c458 <Rte_Write_PB_15>
			}break;
 800162e:	e009      	b.n	8001644 <LED_MainFunction+0x78>
			default:
			{
				Rte_Write_Green_LED_Status(FALSE);                                 /* Green LED  */
 8001630:	2000      	movs	r0, #0
 8001632:	f00a fed9 	bl	800c3e8 <Rte_Write_PB_13>
				Rte_Write_Yellow_LED_Status(FALSE);                                /* Yellow LED */
 8001636:	2000      	movs	r0, #0
 8001638:	f00a fef2 	bl	800c420 <Rte_Write_PB_14>
				Rte_Write_Red_LED_Status(FALSE);                                   /* Red LED    */
 800163c:	2000      	movs	r0, #0
 800163e:	f00a ff0b 	bl	800c458 <Rte_Write_PB_15>
			}break;
 8001642:	bf00      	nop
		}
		/* Read the blue button state */
		Rte_Read_Button_State(&g_LED_ButtonState_b);
 8001644:	480d      	ldr	r0, [pc, #52]	; (800167c <LED_MainFunction+0xb0>)
 8001646:	f00a fd5f 	bl	800c108 <Rte_Read_PC13_Pin_State>
		/* Check if the button is released */
		if(FALSE != g_LED_ButtonState_b)
 800164a:	4b0c      	ldr	r3, [pc, #48]	; (800167c <LED_MainFunction+0xb0>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d007      	beq.n	8001662 <LED_MainFunction+0x96>
		{
			/* Update PWM pulse width */
			LED_UpdatePulseWidth();
 8001652:	f7ff ff6f 	bl	8001534 <LED_UpdatePulseWidth>
			/* Call the Servo interface with the new pulse width */
			Rte_Write_Servo_RawPulseWidth_u16(g_LED_Pulse_u16);
 8001656:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <LED_MainFunction+0xb4>)
 8001658:	881b      	ldrh	r3, [r3, #0]
 800165a:	4618      	mov	r0, r3
 800165c:	f00a fdfa 	bl	800c254 <Rte_Cdd_Servo_RawMove>
			Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
			/* Stop fading */
		}

	}
}
 8001660:	e006      	b.n	8001670 <LED_MainFunction+0xa4>
			g_LED_NvMBlock_a[0] = 1u;
 8001662:	4b08      	ldr	r3, [pc, #32]	; (8001684 <LED_MainFunction+0xb8>)
 8001664:	2201      	movs	r2, #1
 8001666:	701a      	strb	r2, [r3, #0]
			Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
 8001668:	4906      	ldr	r1, [pc, #24]	; (8001684 <LED_MainFunction+0xb8>)
 800166a:	2000      	movs	r0, #0
 800166c:	f00a fe1a 	bl	800c2a4 <Rte_Write_NvM_Block>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	200000c6 	.word	0x200000c6
 8001678:	200000ec 	.word	0x200000ec
 800167c:	200000c7 	.word	0x200000c7
 8001680:	200000c8 	.word	0x200000c8
 8001684:	200000cc 	.word	0x200000cc

08001688 <LED_Shutdown>:
/**
  * @brief  Shutdown the LED module
  * @return None
  */
void LED_Shutdown(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	/* Write LED NvM block */
	Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
 800168c:	4904      	ldr	r1, [pc, #16]	; (80016a0 <LED_Shutdown+0x18>)
 800168e:	2000      	movs	r0, #0
 8001690:	f00a fe08 	bl	800c2a4 <Rte_Write_NvM_Block>
	/* Reset initialization flag */
	g_LED_InitDone_b = FALSE;
 8001694:	4b03      	ldr	r3, [pc, #12]	; (80016a4 <LED_Shutdown+0x1c>)
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200000cc 	.word	0x200000cc
 80016a4:	200000c6 	.word	0x200000c6

080016a8 <Blinker_Init>:
/**
  * @brief	Blinker module initialization function
  * @return	None
  */
void Blinker_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
	g_Left_Blinker_Status_b = FALSE;
 80016ac:	4b0a      	ldr	r3, [pc, #40]	; (80016d8 <Blinker_Init+0x30>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	701a      	strb	r2, [r3, #0]
	g_Right_Blinker_Status_b = FALSE;
 80016b2:	4b0a      	ldr	r3, [pc, #40]	; (80016dc <Blinker_Init+0x34>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	701a      	strb	r2, [r3, #0]
	Rte_Write_Left_Blinker_Autobrakes_Status(g_Left_Blinker_Status_b);
 80016b8:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <Blinker_Init+0x30>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	f00a fd85 	bl	800c1cc <Rte_Write_PC_2>
	Rte_Write_Right_Blinker_Autobrakes_Status(g_Right_Blinker_Status_b);
 80016c2:	4b06      	ldr	r3, [pc, #24]	; (80016dc <Blinker_Init+0x34>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f00a fd9a 	bl	800c200 <Rte_Write_PC_3>
	/* Set initialization flag to done */
	g_Blinker_InitDone_b = TRUE;
 80016cc:	4b04      	ldr	r3, [pc, #16]	; (80016e0 <Blinker_Init+0x38>)
 80016ce:	2201      	movs	r2, #1
 80016d0:	701a      	strb	r2, [r3, #0]
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	200000f2 	.word	0x200000f2
 80016dc:	200000f3 	.word	0x200000f3
 80016e0:	200000ed 	.word	0x200000ed

080016e4 <Blinker_MainFunction>:
/**
  * @brief	Blinker module main function (runs in task)
  * @return	None
  */
void Blinker_MainFunction(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0

	/* Check if initialization is done */
	if(TRUE == g_Blinker_InitDone_b)
 80016e8:	4b36      	ldr	r3, [pc, #216]	; (80017c4 <Blinker_MainFunction+0xe0>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d167      	bne.n	80017c0 <Blinker_MainFunction+0xdc>
	{
		Rte_Read_Blinker_Autobrakes_Status(&g_Bliker_Autobrakes_Status);
 80016f0:	4835      	ldr	r0, [pc, #212]	; (80017c8 <Blinker_MainFunction+0xe4>)
 80016f2:	f00a fd5b 	bl	800c1ac <Rte_Read_DIO_Autobrakes_State_b>

		if(TRUE == g_Bliker_Autobrakes_Status && FALSE == g_Bliker_Autobrakes_Previous_Status)
 80016f6:	4b34      	ldr	r3, [pc, #208]	; (80017c8 <Blinker_MainFunction+0xe4>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d10d      	bne.n	800171a <Blinker_MainFunction+0x36>
 80016fe:	4b33      	ldr	r3, [pc, #204]	; (80017cc <Blinker_MainFunction+0xe8>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d109      	bne.n	800171a <Blinker_MainFunction+0x36>
		{
			g_Left_Blinker_Status_b = TRUE;
 8001706:	4b32      	ldr	r3, [pc, #200]	; (80017d0 <Blinker_MainFunction+0xec>)
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
			g_Right_Blinker_Status_b = TRUE;
 800170c:	4b31      	ldr	r3, [pc, #196]	; (80017d4 <Blinker_MainFunction+0xf0>)
 800170e:	2201      	movs	r2, #1
 8001710:	701a      	strb	r2, [r3, #0]
			g_Bliker_Autobrakes_Previous_Status = TRUE;
 8001712:	4b2e      	ldr	r3, [pc, #184]	; (80017cc <Blinker_MainFunction+0xe8>)
 8001714:	2201      	movs	r2, #1
 8001716:	701a      	strb	r2, [r3, #0]
 8001718:	e048      	b.n	80017ac <Blinker_MainFunction+0xc8>
		}
		else if(TRUE == g_Bliker_Autobrakes_Status && TRUE == g_Bliker_Autobrakes_Previous_Status)
 800171a:	4b2b      	ldr	r3, [pc, #172]	; (80017c8 <Blinker_MainFunction+0xe4>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d136      	bne.n	8001790 <Blinker_MainFunction+0xac>
 8001722:	4b2a      	ldr	r3, [pc, #168]	; (80017cc <Blinker_MainFunction+0xe8>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d132      	bne.n	8001790 <Blinker_MainFunction+0xac>
		{
			if(g_Blinker_Counter_u16 < 45)
 800172a:	4b2b      	ldr	r3, [pc, #172]	; (80017d8 <Blinker_MainFunction+0xf4>)
 800172c:	881b      	ldrh	r3, [r3, #0]
 800172e:	2b2c      	cmp	r3, #44	; 0x2c
 8001730:	d827      	bhi.n	8001782 <Blinker_MainFunction+0x9e>
			{
				g_Blinker_Counter_u16++;
 8001732:	4b29      	ldr	r3, [pc, #164]	; (80017d8 <Blinker_MainFunction+0xf4>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	3301      	adds	r3, #1
 8001738:	b29a      	uxth	r2, r3
 800173a:	4b27      	ldr	r3, [pc, #156]	; (80017d8 <Blinker_MainFunction+0xf4>)
 800173c:	801a      	strh	r2, [r3, #0]
				if(0 == g_Blinker_Counter_u16 % 5)
 800173e:	4b26      	ldr	r3, [pc, #152]	; (80017d8 <Blinker_MainFunction+0xf4>)
 8001740:	881a      	ldrh	r2, [r3, #0]
 8001742:	4b26      	ldr	r3, [pc, #152]	; (80017dc <Blinker_MainFunction+0xf8>)
 8001744:	fba3 1302 	umull	r1, r3, r3, r2
 8001748:	0899      	lsrs	r1, r3, #2
 800174a:	460b      	mov	r3, r1
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	440b      	add	r3, r1
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	b29b      	uxth	r3, r3
 8001754:	2b00      	cmp	r3, #0
 8001756:	d128      	bne.n	80017aa <Blinker_MainFunction+0xc6>
				{
					g_Left_Blinker_Status_b = !g_Left_Blinker_Status_b;
 8001758:	4b1d      	ldr	r3, [pc, #116]	; (80017d0 <Blinker_MainFunction+0xec>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	bf0c      	ite	eq
 8001760:	2301      	moveq	r3, #1
 8001762:	2300      	movne	r3, #0
 8001764:	b2db      	uxtb	r3, r3
 8001766:	461a      	mov	r2, r3
 8001768:	4b19      	ldr	r3, [pc, #100]	; (80017d0 <Blinker_MainFunction+0xec>)
 800176a:	701a      	strb	r2, [r3, #0]
					g_Right_Blinker_Status_b = !g_Right_Blinker_Status_b;
 800176c:	4b19      	ldr	r3, [pc, #100]	; (80017d4 <Blinker_MainFunction+0xf0>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	bf0c      	ite	eq
 8001774:	2301      	moveq	r3, #1
 8001776:	2300      	movne	r3, #0
 8001778:	b2db      	uxtb	r3, r3
 800177a:	461a      	mov	r2, r3
 800177c:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <Blinker_MainFunction+0xf0>)
 800177e:	701a      	strb	r2, [r3, #0]
			if(g_Blinker_Counter_u16 < 45)
 8001780:	e013      	b.n	80017aa <Blinker_MainFunction+0xc6>
				}

			}
			else
			{
				g_Left_Blinker_Status_b = FALSE;
 8001782:	4b13      	ldr	r3, [pc, #76]	; (80017d0 <Blinker_MainFunction+0xec>)
 8001784:	2200      	movs	r2, #0
 8001786:	701a      	strb	r2, [r3, #0]
				g_Right_Blinker_Status_b = FALSE;
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <Blinker_MainFunction+0xf0>)
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
			if(g_Blinker_Counter_u16 < 45)
 800178e:	e00c      	b.n	80017aa <Blinker_MainFunction+0xc6>
			}
		}
		else
		{
			g_Bliker_Autobrakes_Previous_Status = FALSE;
 8001790:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <Blinker_MainFunction+0xe8>)
 8001792:	2200      	movs	r2, #0
 8001794:	701a      	strb	r2, [r3, #0]
			g_Blinker_Counter_u16 = 0;
 8001796:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <Blinker_MainFunction+0xf4>)
 8001798:	2200      	movs	r2, #0
 800179a:	801a      	strh	r2, [r3, #0]
			g_Left_Blinker_Status_b = FALSE;
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <Blinker_MainFunction+0xec>)
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]
			g_Right_Blinker_Status_b = FALSE;
 80017a2:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <Blinker_MainFunction+0xf0>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	701a      	strb	r2, [r3, #0]
 80017a8:	e000      	b.n	80017ac <Blinker_MainFunction+0xc8>
			if(g_Blinker_Counter_u16 < 45)
 80017aa:	bf00      	nop
		}

		Rte_Write_Left_Blinker_Autobrakes_Status(g_Left_Blinker_Status_b);
 80017ac:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <Blinker_MainFunction+0xec>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f00a fd0b 	bl	800c1cc <Rte_Write_PC_2>
		Rte_Write_Right_Blinker_Autobrakes_Status(g_Right_Blinker_Status_b);
 80017b6:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <Blinker_MainFunction+0xf0>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f00a fd20 	bl	800c200 <Rte_Write_PC_3>
	}
}
 80017c0:	bf00      	nop
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	200000ed 	.word	0x200000ed
 80017c8:	200000ee 	.word	0x200000ee
 80017cc:	200000ef 	.word	0x200000ef
 80017d0:	200000f2 	.word	0x200000f2
 80017d4:	200000f3 	.word	0x200000f3
 80017d8:	200000f0 	.word	0x200000f0
 80017dc:	cccccccd 	.word	0xcccccccd

080017e0 <FrontLights_Init>:
/**
  * @brief	FrontLights module initialization function
  * @return	None
  */
void FrontLights_Init(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_FrontLights_InitDone_b = TRUE;
 80017e4:	4b03      	ldr	r3, [pc, #12]	; (80017f4 <FrontLights_Init+0x14>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	701a      	strb	r2, [r3, #0]
}
 80017ea:	bf00      	nop
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bc80      	pop	{r7}
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	200000f4 	.word	0x200000f4

080017f8 <FrontLights_MainFunction>:
/**
  * @brief	FrontLights module main function (runs in task)
  * @return	None
  */
void FrontLights_MainFunction(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_FrontLights_InitDone_b)
	{

	}
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr

08001804 <InteriorLights_Init>:
/**
  * @brief	InteriorLights module initialization function
  * @return	None
  */
void InteriorLights_Init(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_InteriorLights_InitDone_b = TRUE;
 8001808:	4b03      	ldr	r3, [pc, #12]	; (8001818 <InteriorLights_Init+0x14>)
 800180a:	2201      	movs	r2, #1
 800180c:	701a      	strb	r2, [r3, #0]
}
 800180e:	bf00      	nop
 8001810:	46bd      	mov	sp, r7
 8001812:	bc80      	pop	{r7}
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	200000f5 	.word	0x200000f5

0800181c <InteriorLights_MainFunction>:
/**
  * @brief	InteriorLights module main function (runs in task)
  * @return	None
  */
void InteriorLights_MainFunction(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_InteriorLights_InitDone_b)
	{

	}
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr

08001828 <RearLights_Init>:
/**
  * @brief	RearLights module initialization function
  * @return	None
  */
void RearLights_Init(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_RearLights_InitDone_b = TRUE;
 800182c:	4b03      	ldr	r3, [pc, #12]	; (800183c <RearLights_Init+0x14>)
 800182e:	2201      	movs	r2, #1
 8001830:	701a      	strb	r2, [r3, #0]
}
 8001832:	bf00      	nop
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	200000f6 	.word	0x200000f6

08001840 <RearLights_MainFunction>:
/**
  * @brief	RearLights module main function (runs in task)
  * @return	None
  */
void RearLights_MainFunction(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_RearLights_InitDone_b)
	{

	}
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr

0800184c <Steering_Init>:
/**
  * @brief	Steering module initialization function
  * @return	None
  */
void Steering_Init(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Steering_InitDone_b = TRUE;
 8001850:	4b03      	ldr	r3, [pc, #12]	; (8001860 <Steering_Init+0x14>)
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]
}
 8001856:	bf00      	nop
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	200000f7 	.word	0x200000f7

08001864 <Steering_MainFunction>:
/**
  * @brief	Steering module main function (runs in task)
  * @return	None
  */
void Steering_MainFunction(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Steering_InitDone_b)
	{

	}
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <Cdd_DCMotor_ConvertSpeedToARR>:
  * @brief	Cdd_DCMotor_ConvertSpeedToARR speed conversion function
  * @param	ub_Speed DC Motor speed in percents
  * @return	ARR speed value
  */
static uint16 Cdd_DCMotor_ConvertSpeedToARR(uint8 ub_Speed)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
	uint16 Speed_u16;
	if(ub_Speed < 100u)
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	2b63      	cmp	r3, #99	; 0x63
 800187e:	d80b      	bhi.n	8001898 <Cdd_DCMotor_ConvertSpeedToARR+0x28>
	{
		Speed_u16 = (uint16)(ub_Speed * 599);
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	b29b      	uxth	r3, r3
 8001884:	461a      	mov	r2, r3
 8001886:	0092      	lsls	r2, r2, #2
 8001888:	441a      	add	r2, r3
 800188a:	4611      	mov	r1, r2
 800188c:	0109      	lsls	r1, r1, #4
 800188e:	1a8a      	subs	r2, r1, r2
 8001890:	00d2      	lsls	r2, r2, #3
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	81fb      	strh	r3, [r7, #14]
 8001896:	e002      	b.n	800189e <Cdd_DCMotor_ConvertSpeedToARR+0x2e>
	}
	else
	{
		Speed_u16 = 59999;
 8001898:	f64e 235f 	movw	r3, #59999	; 0xea5f
 800189c:	81fb      	strh	r3, [r7, #14]
	}

	return Speed_u16;
 800189e:	89fb      	ldrh	r3, [r7, #14]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr

080018aa <Cdd_DCMotor_Driver_Init>:
/**
  * @brief	Cdd_DCMotor module initialization function
  * @return	None
  */
void Cdd_DCMotor_Driver_Init(void)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	af00      	add	r7, sp, #0
    DC_MOTOR_Init(DC_MOTOR_ID_0);
 80018ae:	2000      	movs	r0, #0
 80018b0:	f000 f81a 	bl	80018e8 <DC_MOTOR_Init>
    DC_MOTOR_Init(DC_MOTOR_ID_1);
 80018b4:	2001      	movs	r0, #1
 80018b6:	f000 f817 	bl	80018e8 <DC_MOTOR_Init>
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
	...

080018c0 <Cdd_DCMotor_Init>:
/**
  * @brief	Cdd_DCMotor module initialization function
  * @return	None
  */
void Cdd_DCMotor_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
    DC_MOTOR_Start(DC_MOTOR_ID_0, DC_MOTOR_DIR_CW, 0);
 80018c4:	2200      	movs	r2, #0
 80018c6:	2100      	movs	r1, #0
 80018c8:	2000      	movs	r0, #0
 80018ca:	f000 f9d1 	bl	8001c70 <DC_MOTOR_Start>
    DC_MOTOR_Start(DC_MOTOR_ID_1, DC_MOTOR_DIR_CW, 0);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2100      	movs	r1, #0
 80018d2:	2001      	movs	r0, #1
 80018d4:	f000 f9cc 	bl	8001c70 <DC_MOTOR_Start>
	/* Set initialization flag to done */
	g_Cdd_DCMotor_InitDone_b = TRUE;
 80018d8:	4b02      	ldr	r3, [pc, #8]	; (80018e4 <Cdd_DCMotor_Init+0x24>)
 80018da:	2201      	movs	r2, #1
 80018dc:	701a      	strb	r2, [r3, #0]
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200000f8 	.word	0x200000f8

080018e8 <DC_MOTOR_Init>:

uint32 arr_val = 0;
void DC_MOTOR_Init(uint8 au8_MOTOR_Instance)
{
 80018e8:	b5b0      	push	{r4, r5, r7, lr}
 80018ea:	b0b0      	sub	sp, #192	; 0xc0
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	609a      	str	r2, [r3, #8]
 80018fe:	60da      	str	r2, [r3, #12]
 8001900:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001902:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001910:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 800191c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	605a      	str	r2, [r3, #4]
 8001926:	609a      	str	r2, [r3, #8]
 8001928:	60da      	str	r2, [r3, #12]
 800192a:	611a      	str	r2, [r3, #16]
 800192c:	615a      	str	r2, [r3, #20]
 800192e:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32 PSC_Value = 0;
 8001930:	2300      	movs	r3, #0
 8001932:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    uint32 ARR_Value = 0;
 8001936:	2300      	movs	r3, #0
 8001938:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

	/*--------[ Configure The 2 Direction Control GPIO Pins ]-------*/

    if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOA || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOA)
 800193c:	79fb      	ldrb	r3, [r7, #7]
 800193e:	4a3b      	ldr	r2, [pc, #236]	; (8001a2c <DC_MOTOR_Init+0x144>)
 8001940:	015b      	lsls	r3, r3, #5
 8001942:	4413      	add	r3, r2
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800194a:	d008      	beq.n	800195e <DC_MOTOR_Init+0x76>
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	4a37      	ldr	r2, [pc, #220]	; (8001a2c <DC_MOTOR_Init+0x144>)
 8001950:	015b      	lsls	r3, r3, #5
 8001952:	4413      	add	r3, r2
 8001954:	3304      	adds	r3, #4
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800195c:	d10c      	bne.n	8001978 <DC_MOTOR_Init+0x90>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	4b34      	ldr	r3, [pc, #208]	; (8001a30 <DC_MOTOR_Init+0x148>)
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	4a33      	ldr	r2, [pc, #204]	; (8001a30 <DC_MOTOR_Init+0x148>)
 8001964:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001968:	6153      	str	r3, [r2, #20]
 800196a:	4b31      	ldr	r3, [pc, #196]	; (8001a30 <DC_MOTOR_Init+0x148>)
 800196c:	695b      	ldr	r3, [r3, #20]
 800196e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001972:	61fb      	str	r3, [r7, #28]
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	e080      	b.n	8001a7a <DC_MOTOR_Init+0x192>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOB || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOB)
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	4a2c      	ldr	r2, [pc, #176]	; (8001a2c <DC_MOTOR_Init+0x144>)
 800197c:	015b      	lsls	r3, r3, #5
 800197e:	4413      	add	r3, r2
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a2c      	ldr	r2, [pc, #176]	; (8001a34 <DC_MOTOR_Init+0x14c>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d008      	beq.n	800199a <DC_MOTOR_Init+0xb2>
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	4a28      	ldr	r2, [pc, #160]	; (8001a2c <DC_MOTOR_Init+0x144>)
 800198c:	015b      	lsls	r3, r3, #5
 800198e:	4413      	add	r3, r2
 8001990:	3304      	adds	r3, #4
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a27      	ldr	r2, [pc, #156]	; (8001a34 <DC_MOTOR_Init+0x14c>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d10c      	bne.n	80019b4 <DC_MOTOR_Init+0xcc>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 800199a:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <DC_MOTOR_Init+0x148>)
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	4a24      	ldr	r2, [pc, #144]	; (8001a30 <DC_MOTOR_Init+0x148>)
 80019a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019a4:	6153      	str	r3, [r2, #20]
 80019a6:	4b22      	ldr	r3, [pc, #136]	; (8001a30 <DC_MOTOR_Init+0x148>)
 80019a8:	695b      	ldr	r3, [r3, #20]
 80019aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019ae:	61bb      	str	r3, [r7, #24]
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	e062      	b.n	8001a7a <DC_MOTOR_Init+0x192>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOC || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOC)
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	4a1d      	ldr	r2, [pc, #116]	; (8001a2c <DC_MOTOR_Init+0x144>)
 80019b8:	015b      	lsls	r3, r3, #5
 80019ba:	4413      	add	r3, r2
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a1e      	ldr	r2, [pc, #120]	; (8001a38 <DC_MOTOR_Init+0x150>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d008      	beq.n	80019d6 <DC_MOTOR_Init+0xee>
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	4a19      	ldr	r2, [pc, #100]	; (8001a2c <DC_MOTOR_Init+0x144>)
 80019c8:	015b      	lsls	r3, r3, #5
 80019ca:	4413      	add	r3, r2
 80019cc:	3304      	adds	r3, #4
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a19      	ldr	r2, [pc, #100]	; (8001a38 <DC_MOTOR_Init+0x150>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d10c      	bne.n	80019f0 <DC_MOTOR_Init+0x108>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 80019d6:	4b16      	ldr	r3, [pc, #88]	; (8001a30 <DC_MOTOR_Init+0x148>)
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	4a15      	ldr	r2, [pc, #84]	; (8001a30 <DC_MOTOR_Init+0x148>)
 80019dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80019e0:	6153      	str	r3, [r2, #20]
 80019e2:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <DC_MOTOR_Init+0x148>)
 80019e4:	695b      	ldr	r3, [r3, #20]
 80019e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80019ea:	617b      	str	r3, [r7, #20]
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	e044      	b.n	8001a7a <DC_MOTOR_Init+0x192>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOD || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOD)
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	4a0e      	ldr	r2, [pc, #56]	; (8001a2c <DC_MOTOR_Init+0x144>)
 80019f4:	015b      	lsls	r3, r3, #5
 80019f6:	4413      	add	r3, r2
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a10      	ldr	r2, [pc, #64]	; (8001a3c <DC_MOTOR_Init+0x154>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d008      	beq.n	8001a12 <DC_MOTOR_Init+0x12a>
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	4a0a      	ldr	r2, [pc, #40]	; (8001a2c <DC_MOTOR_Init+0x144>)
 8001a04:	015b      	lsls	r3, r3, #5
 8001a06:	4413      	add	r3, r2
 8001a08:	3304      	adds	r3, #4
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a0b      	ldr	r2, [pc, #44]	; (8001a3c <DC_MOTOR_Init+0x154>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d116      	bne.n	8001a40 <DC_MOTOR_Init+0x158>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a12:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <DC_MOTOR_Init+0x148>)
 8001a14:	695b      	ldr	r3, [r3, #20]
 8001a16:	4a06      	ldr	r2, [pc, #24]	; (8001a30 <DC_MOTOR_Init+0x148>)
 8001a18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001a1c:	6153      	str	r3, [r2, #20]
 8001a1e:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <DC_MOTOR_Init+0x148>)
 8001a20:	695b      	ldr	r3, [r3, #20]
 8001a22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a26:	613b      	str	r3, [r7, #16]
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	e026      	b.n	8001a7a <DC_MOTOR_Init+0x192>
 8001a2c:	0800ce3c 	.word	0x0800ce3c
 8001a30:	40021000 	.word	0x40021000
 8001a34:	48000400 	.word	0x48000400
 8001a38:	48000800 	.word	0x48000800
 8001a3c:	48000c00 	.word	0x48000c00
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOE || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOE)
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	4a85      	ldr	r2, [pc, #532]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001a44:	015b      	lsls	r3, r3, #5
 8001a46:	4413      	add	r3, r2
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a84      	ldr	r2, [pc, #528]	; (8001c5c <DC_MOTOR_Init+0x374>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d008      	beq.n	8001a62 <DC_MOTOR_Init+0x17a>
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	4a81      	ldr	r2, [pc, #516]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001a54:	015b      	lsls	r3, r3, #5
 8001a56:	4413      	add	r3, r2
 8001a58:	3304      	adds	r3, #4
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a7f      	ldr	r2, [pc, #508]	; (8001c5c <DC_MOTOR_Init+0x374>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d10b      	bne.n	8001a7a <DC_MOTOR_Init+0x192>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a62:	4b7f      	ldr	r3, [pc, #508]	; (8001c60 <DC_MOTOR_Init+0x378>)
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	4a7e      	ldr	r2, [pc, #504]	; (8001c60 <DC_MOTOR_Init+0x378>)
 8001a68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a6c:	6153      	str	r3, [r2, #20]
 8001a6e:	4b7c      	ldr	r3, [pc, #496]	; (8001c60 <DC_MOTOR_Init+0x378>)
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
    }
	GPIO_InitStruct.Pin = DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN;
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	4a76      	ldr	r2, [pc, #472]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001a7e:	015b      	lsls	r3, r3, #5
 8001a80:	4413      	add	r3, r2
 8001a82:	3308      	adds	r3, #8
 8001a84:	881b      	ldrh	r3, [r3, #0]
 8001a86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a90:	2300      	movs	r3, #0
 8001a92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	HAL_GPIO_Init(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, &GPIO_InitStruct);
 8001a96:	79fb      	ldrb	r3, [r7, #7]
 8001a98:	4a6f      	ldr	r2, [pc, #444]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001a9a:	015b      	lsls	r3, r3, #5
 8001a9c:	4413      	add	r3, r2
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001aa4:	4611      	mov	r1, r2
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f001 fee0 	bl	800386c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN;
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	4a6a      	ldr	r2, [pc, #424]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001ab0:	015b      	lsls	r3, r3, #5
 8001ab2:	4413      	add	r3, r2
 8001ab4:	330a      	adds	r3, #10
 8001ab6:	881b      	ldrh	r3, [r3, #0]
 8001ab8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001abc:	2301      	movs	r3, #1
 8001abe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	HAL_GPIO_Init(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, &GPIO_InitStruct);
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
 8001aca:	4a63      	ldr	r2, [pc, #396]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001acc:	015b      	lsls	r3, r3, #5
 8001ace:	4413      	add	r3, r2
 8001ad0:	3304      	adds	r3, #4
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001ad8:	4611      	mov	r1, r2
 8001ada:	4618      	mov	r0, r3
 8001adc:	f001 fec6 	bl	800386c <HAL_GPIO_Init>

	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	4a5d      	ldr	r2, [pc, #372]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001ae4:	015b      	lsls	r3, r3, #5
 8001ae6:	4413      	add	r3, r2
 8001ae8:	6818      	ldr	r0, [r3, #0]
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	4a5a      	ldr	r2, [pc, #360]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001aee:	015b      	lsls	r3, r3, #5
 8001af0:	4413      	add	r3, r2
 8001af2:	3308      	adds	r3, #8
 8001af4:	881b      	ldrh	r3, [r3, #0]
 8001af6:	2200      	movs	r2, #0
 8001af8:	4619      	mov	r1, r3
 8001afa:	f002 f858 	bl	8003bae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 8001afe:	79fb      	ldrb	r3, [r7, #7]
 8001b00:	4a55      	ldr	r2, [pc, #340]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001b02:	015b      	lsls	r3, r3, #5
 8001b04:	4413      	add	r3, r2
 8001b06:	3304      	adds	r3, #4
 8001b08:	6818      	ldr	r0, [r3, #0]
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	4a52      	ldr	r2, [pc, #328]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001b0e:	015b      	lsls	r3, r3, #5
 8001b10:	4413      	add	r3, r2
 8001b12:	330a      	adds	r3, #10
 8001b14:	881b      	ldrh	r3, [r3, #0]
 8001b16:	2200      	movs	r2, #0
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f002 f848 	bl	8003bae <HAL_GPIO_WritePin>
	}
	PSC_Value = (uint32_t) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz*1000000) / (ARR_Value*DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_FREQ_Hz));
	PSC_Value--;
	ARR_Value -= 2;
*/
	PSC_Value = 23;//(uint32) (DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz / 3600000.0);
 8001b1e:	2317      	movs	r3, #23
 8001b20:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	ARR_Value = (uint32) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz / (50*(PSC_Value+1.0)))-1.0);
 8001b24:	79fb      	ldrb	r3, [r7, #7]
 8001b26:	4a4c      	ldr	r2, [pc, #304]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001b28:	015b      	lsls	r3, r3, #5
 8001b2a:	4413      	add	r3, r2
 8001b2c:	3314      	adds	r3, #20
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fcef 	bl	8000514 <__aeabi_ui2d>
 8001b36:	4604      	mov	r4, r0
 8001b38:	460d      	mov	r5, r1
 8001b3a:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8001b3e:	f7fe fce9 	bl	8000514 <__aeabi_ui2d>
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	4b47      	ldr	r3, [pc, #284]	; (8001c64 <DC_MOTOR_Init+0x37c>)
 8001b48:	f7fe fba8 	bl	800029c <__adddf3>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	f04f 0200 	mov.w	r2, #0
 8001b58:	4b43      	ldr	r3, [pc, #268]	; (8001c68 <DC_MOTOR_Init+0x380>)
 8001b5a:	f7fe fd55 	bl	8000608 <__aeabi_dmul>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	4620      	mov	r0, r4
 8001b64:	4629      	mov	r1, r5
 8001b66:	f7fe fe79 	bl	800085c <__aeabi_ddiv>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	4610      	mov	r0, r2
 8001b70:	4619      	mov	r1, r3
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	4b3b      	ldr	r3, [pc, #236]	; (8001c64 <DC_MOTOR_Init+0x37c>)
 8001b78:	f7fe fb8e 	bl	8000298 <__aeabi_dsub>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4610      	mov	r0, r2
 8001b82:	4619      	mov	r1, r3
 8001b84:	f7fe ff52 	bl	8000a2c <__aeabi_d2uiz>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

	arr_val = ARR_Value;
 8001b8e:	4a37      	ldr	r2, [pc, #220]	; (8001c6c <DC_MOTOR_Init+0x384>)
 8001b90:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001b94:	6013      	str	r3, [r2, #0]
	/*--------[ Configure The DC Motor PWM Timer Channel ]-------*/

	htim.Instance = DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance;
 8001b96:	79fb      	ldrb	r3, [r7, #7]
 8001b98:	4a2f      	ldr	r2, [pc, #188]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001b9a:	015b      	lsls	r3, r3, #5
 8001b9c:	4413      	add	r3, r2
 8001b9e:	330c      	adds	r3, #12
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	623b      	str	r3, [r7, #32]
	htim.Init.Prescaler = PSC_Value;
 8001ba4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001ba8:	627b      	str	r3, [r7, #36]	; 0x24
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001baa:	2300      	movs	r3, #0
 8001bac:	62bb      	str	r3, [r7, #40]	; 0x28
	htim.Init.Period = ARR_Value;
 8001bae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	633b      	str	r3, [r7, #48]	; 0x30
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bb8:	2380      	movs	r3, #128	; 0x80
 8001bba:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_TIM_Base_Init(&htim);
 8001bbc:	f107 0320 	add.w	r3, r7, #32
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f002 fa61 	bl	8004088 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 8001bce:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8001bd2:	f107 0320 	add.w	r3, r7, #32
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f003 f8fb 	bl	8004dd4 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 8001bde:	f107 0320 	add.w	r3, r7, #32
 8001be2:	4618      	mov	r0, r3
 8001be4:	f002 fb18 	bl	8004218 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be8:	2300      	movs	r3, #0
 8001bea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8001bf4:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001bf8:	f107 0320 	add.w	r3, r7, #32
 8001bfc:	4611      	mov	r1, r2
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f003 ff88 	bl	8005b14 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c04:	2360      	movs	r3, #96	; 0x60
 8001c06:	66fb      	str	r3, [r7, #108]	; 0x6c
	sConfigOC.Pulse = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	673b      	str	r3, [r7, #112]	; 0x70
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	677b      	str	r3, [r7, #116]	; 0x74
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c10:	2300      	movs	r3, #0
 8001c12:	67fb      	str	r3, [r7, #124]	; 0x7c
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	4a10      	ldr	r2, [pc, #64]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001c18:	015b      	lsls	r3, r3, #5
 8001c1a:	4413      	add	r3, r2
 8001c1c:	3310      	adds	r3, #16
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8001c24:	f107 0320 	add.w	r3, r7, #32
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f002 ffbf 	bl	8004bac <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim);
 8001c2e:	f107 0320 	add.w	r3, r7, #32
 8001c32:	4618      	mov	r0, r3
 8001c34:	f006 fa40 	bl	80080b8 <HAL_TIM_MspPostInit>

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8001c38:	79fb      	ldrb	r3, [r7, #7]
 8001c3a:	4a07      	ldr	r2, [pc, #28]	; (8001c58 <DC_MOTOR_Init+0x370>)
 8001c3c:	015b      	lsls	r3, r3, #5
 8001c3e:	4413      	add	r3, r2
 8001c40:	3310      	adds	r3, #16
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	f107 0320 	add.w	r3, r7, #32
 8001c48:	4611      	mov	r1, r2
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f002 fb3c 	bl	80042c8 <HAL_TIM_PWM_Start>
}
 8001c50:	bf00      	nop
 8001c52:	37c0      	adds	r7, #192	; 0xc0
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bdb0      	pop	{r4, r5, r7, pc}
 8001c58:	0800ce3c 	.word	0x0800ce3c
 8001c5c:	48001000 	.word	0x48001000
 8001c60:	40021000 	.word	0x40021000
 8001c64:	3ff00000 	.word	0x3ff00000
 8001c68:	40490000 	.word	0x40490000
 8001c6c:	200000fc 	.word	0x200000fc

08001c70 <DC_MOTOR_Start>:

void DC_MOTOR_Start(uint8 au8_MOTOR_Instance, uint8 au8_DIR, uint8 au8_SPEED)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	71fb      	strb	r3, [r7, #7]
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	71bb      	strb	r3, [r7, #6]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	717b      	strb	r3, [r7, #5]
	uint16 au16_SPEED = Cdd_DCMotor_ConvertSpeedToARR(au8_SPEED);
 8001c82:	797b      	ldrb	r3, [r7, #5]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff fdf3 	bl	8001870 <Cdd_DCMotor_ConvertSpeedToARR>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	81fb      	strh	r3, [r7, #14]
	/* Write To The 2 Direction Control Pins */
	if(au8_DIR == DC_MOTOR_DIR_CW)
 8001c8e:	79bb      	ldrb	r3, [r7, #6]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d11f      	bne.n	8001cd4 <DC_MOTOR_Start+0x64>
	{
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 1);
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	4a40      	ldr	r2, [pc, #256]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001c98:	015b      	lsls	r3, r3, #5
 8001c9a:	4413      	add	r3, r2
 8001c9c:	6818      	ldr	r0, [r3, #0]
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	4a3d      	ldr	r2, [pc, #244]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001ca2:	015b      	lsls	r3, r3, #5
 8001ca4:	4413      	add	r3, r2
 8001ca6:	3308      	adds	r3, #8
 8001ca8:	881b      	ldrh	r3, [r3, #0]
 8001caa:	2201      	movs	r2, #1
 8001cac:	4619      	mov	r1, r3
 8001cae:	f001 ff7e 	bl	8003bae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	4a38      	ldr	r2, [pc, #224]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001cb6:	015b      	lsls	r3, r3, #5
 8001cb8:	4413      	add	r3, r2
 8001cba:	3304      	adds	r3, #4
 8001cbc:	6818      	ldr	r0, [r3, #0]
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	4a35      	ldr	r2, [pc, #212]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001cc2:	015b      	lsls	r3, r3, #5
 8001cc4:	4413      	add	r3, r2
 8001cc6:	330a      	adds	r3, #10
 8001cc8:	881b      	ldrh	r3, [r3, #0]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f001 ff6e 	bl	8003bae <HAL_GPIO_WritePin>
 8001cd2:	e021      	b.n	8001d18 <DC_MOTOR_Start+0xa8>
	}
	else if(au8_DIR == DC_MOTOR_DIR_CCW)
 8001cd4:	79bb      	ldrb	r3, [r7, #6]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d11e      	bne.n	8001d18 <DC_MOTOR_Start+0xa8>
	{
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	4a2e      	ldr	r2, [pc, #184]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001cde:	015b      	lsls	r3, r3, #5
 8001ce0:	4413      	add	r3, r2
 8001ce2:	6818      	ldr	r0, [r3, #0]
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	4a2c      	ldr	r2, [pc, #176]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001ce8:	015b      	lsls	r3, r3, #5
 8001cea:	4413      	add	r3, r2
 8001cec:	3308      	adds	r3, #8
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	f001 ff5b 	bl	8003bae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 1);
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	4a27      	ldr	r2, [pc, #156]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001cfc:	015b      	lsls	r3, r3, #5
 8001cfe:	4413      	add	r3, r2
 8001d00:	3304      	adds	r3, #4
 8001d02:	6818      	ldr	r0, [r3, #0]
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	4a24      	ldr	r2, [pc, #144]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001d08:	015b      	lsls	r3, r3, #5
 8001d0a:	4413      	add	r3, r2
 8001d0c:	330a      	adds	r3, #10
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	2201      	movs	r2, #1
 8001d12:	4619      	mov	r1, r3
 8001d14:	f001 ff4b 	bl	8003bae <HAL_GPIO_WritePin>
	}

	/* Write The Speed Value To The PWM CH DutyCycle Register */
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	4a1f      	ldr	r2, [pc, #124]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001d1c:	015b      	lsls	r3, r3, #5
 8001d1e:	4413      	add	r3, r2
 8001d20:	3310      	adds	r3, #16
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d108      	bne.n	8001d3a <DC_MOTOR_Start+0xca>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	4a1b      	ldr	r2, [pc, #108]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001d2c:	015b      	lsls	r3, r3, #5
 8001d2e:	4413      	add	r3, r2
 8001d30:	330c      	adds	r3, #12
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	89fa      	ldrh	r2, [r7, #14]
 8001d36:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8001d38:	e029      	b.n	8001d8e <DC_MOTOR_Start+0x11e>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	4a16      	ldr	r2, [pc, #88]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001d3e:	015b      	lsls	r3, r3, #5
 8001d40:	4413      	add	r3, r2
 8001d42:	3310      	adds	r3, #16
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d108      	bne.n	8001d5c <DC_MOTOR_Start+0xec>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	4a12      	ldr	r2, [pc, #72]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001d4e:	015b      	lsls	r3, r3, #5
 8001d50:	4413      	add	r3, r2
 8001d52:	330c      	adds	r3, #12
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	89fa      	ldrh	r2, [r7, #14]
 8001d58:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001d5a:	e018      	b.n	8001d8e <DC_MOTOR_Start+0x11e>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	4a0e      	ldr	r2, [pc, #56]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001d60:	015b      	lsls	r3, r3, #5
 8001d62:	4413      	add	r3, r2
 8001d64:	3310      	adds	r3, #16
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b08      	cmp	r3, #8
 8001d6a:	d108      	bne.n	8001d7e <DC_MOTOR_Start+0x10e>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	4a0a      	ldr	r2, [pc, #40]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001d70:	015b      	lsls	r3, r3, #5
 8001d72:	4413      	add	r3, r2
 8001d74:	330c      	adds	r3, #12
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	89fa      	ldrh	r2, [r7, #14]
 8001d7a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001d7c:	e007      	b.n	8001d8e <DC_MOTOR_Start+0x11e>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	4a05      	ldr	r2, [pc, #20]	; (8001d98 <DC_MOTOR_Start+0x128>)
 8001d82:	015b      	lsls	r3, r3, #5
 8001d84:	4413      	add	r3, r2
 8001d86:	330c      	adds	r3, #12
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	89fa      	ldrh	r2, [r7, #14]
 8001d8c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001d8e:	bf00      	nop
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	0800ce3c 	.word	0x0800ce3c

08001d9c <DC_MOTOR_Set_Speed>:

void DC_MOTOR_Set_Speed(uint8 au8_MOTOR_Instance, uint8 au8_SPEED)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	460a      	mov	r2, r1
 8001da6:	71fb      	strb	r3, [r7, #7]
 8001da8:	4613      	mov	r3, r2
 8001daa:	71bb      	strb	r3, [r7, #6]
	uint16 au16_SPEED = Cdd_DCMotor_ConvertSpeedToARR(au8_SPEED);
 8001dac:	79bb      	ldrb	r3, [r7, #6]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff fd5e 	bl	8001870 <Cdd_DCMotor_ConvertSpeedToARR>
 8001db4:	4603      	mov	r3, r0
 8001db6:	81fb      	strh	r3, [r7, #14]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	4a1f      	ldr	r2, [pc, #124]	; (8001e38 <DC_MOTOR_Set_Speed+0x9c>)
 8001dbc:	015b      	lsls	r3, r3, #5
 8001dbe:	4413      	add	r3, r2
 8001dc0:	3310      	adds	r3, #16
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d108      	bne.n	8001dda <DC_MOTOR_Set_Speed+0x3e>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	4a1b      	ldr	r2, [pc, #108]	; (8001e38 <DC_MOTOR_Set_Speed+0x9c>)
 8001dcc:	015b      	lsls	r3, r3, #5
 8001dce:	4413      	add	r3, r2
 8001dd0:	330c      	adds	r3, #12
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	89fa      	ldrh	r2, [r7, #14]
 8001dd6:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8001dd8:	e029      	b.n	8001e2e <DC_MOTOR_Set_Speed+0x92>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	4a16      	ldr	r2, [pc, #88]	; (8001e38 <DC_MOTOR_Set_Speed+0x9c>)
 8001dde:	015b      	lsls	r3, r3, #5
 8001de0:	4413      	add	r3, r2
 8001de2:	3310      	adds	r3, #16
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	d108      	bne.n	8001dfc <DC_MOTOR_Set_Speed+0x60>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	4a12      	ldr	r2, [pc, #72]	; (8001e38 <DC_MOTOR_Set_Speed+0x9c>)
 8001dee:	015b      	lsls	r3, r3, #5
 8001df0:	4413      	add	r3, r2
 8001df2:	330c      	adds	r3, #12
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	89fa      	ldrh	r2, [r7, #14]
 8001df8:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001dfa:	e018      	b.n	8001e2e <DC_MOTOR_Set_Speed+0x92>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	4a0e      	ldr	r2, [pc, #56]	; (8001e38 <DC_MOTOR_Set_Speed+0x9c>)
 8001e00:	015b      	lsls	r3, r3, #5
 8001e02:	4413      	add	r3, r2
 8001e04:	3310      	adds	r3, #16
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b08      	cmp	r3, #8
 8001e0a:	d108      	bne.n	8001e1e <DC_MOTOR_Set_Speed+0x82>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8001e0c:	79fb      	ldrb	r3, [r7, #7]
 8001e0e:	4a0a      	ldr	r2, [pc, #40]	; (8001e38 <DC_MOTOR_Set_Speed+0x9c>)
 8001e10:	015b      	lsls	r3, r3, #5
 8001e12:	4413      	add	r3, r2
 8001e14:	330c      	adds	r3, #12
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	89fa      	ldrh	r2, [r7, #14]
 8001e1a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001e1c:	e007      	b.n	8001e2e <DC_MOTOR_Set_Speed+0x92>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	4a05      	ldr	r2, [pc, #20]	; (8001e38 <DC_MOTOR_Set_Speed+0x9c>)
 8001e22:	015b      	lsls	r3, r3, #5
 8001e24:	4413      	add	r3, r2
 8001e26:	330c      	adds	r3, #12
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	89fa      	ldrh	r2, [r7, #14]
 8001e2c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001e2e:	bf00      	nop
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	0800ce3c 	.word	0x0800ce3c

08001e3c <DC_MOTOR_Set_Dir>:

void DC_MOTOR_Set_Dir(uint8 au8_MOTOR_Instance, uint8 au8_DIR)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	460a      	mov	r2, r1
 8001e46:	71fb      	strb	r3, [r7, #7]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	71bb      	strb	r3, [r7, #6]
	/* Write To The 2 Direction Control Pins */
	if(au8_DIR == DC_MOTOR_DIR_CW)
 8001e4c:	79bb      	ldrb	r3, [r7, #6]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d11f      	bne.n	8001e92 <DC_MOTOR_Set_Dir+0x56>
	{
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 1);
 8001e52:	79fb      	ldrb	r3, [r7, #7]
 8001e54:	4a22      	ldr	r2, [pc, #136]	; (8001ee0 <DC_MOTOR_Set_Dir+0xa4>)
 8001e56:	015b      	lsls	r3, r3, #5
 8001e58:	4413      	add	r3, r2
 8001e5a:	6818      	ldr	r0, [r3, #0]
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	4a20      	ldr	r2, [pc, #128]	; (8001ee0 <DC_MOTOR_Set_Dir+0xa4>)
 8001e60:	015b      	lsls	r3, r3, #5
 8001e62:	4413      	add	r3, r2
 8001e64:	3308      	adds	r3, #8
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	f001 fe9f 	bl	8003bae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 8001e70:	79fb      	ldrb	r3, [r7, #7]
 8001e72:	4a1b      	ldr	r2, [pc, #108]	; (8001ee0 <DC_MOTOR_Set_Dir+0xa4>)
 8001e74:	015b      	lsls	r3, r3, #5
 8001e76:	4413      	add	r3, r2
 8001e78:	3304      	adds	r3, #4
 8001e7a:	6818      	ldr	r0, [r3, #0]
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	4a18      	ldr	r2, [pc, #96]	; (8001ee0 <DC_MOTOR_Set_Dir+0xa4>)
 8001e80:	015b      	lsls	r3, r3, #5
 8001e82:	4413      	add	r3, r2
 8001e84:	330a      	adds	r3, #10
 8001e86:	881b      	ldrh	r3, [r3, #0]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	f001 fe8f 	bl	8003bae <HAL_GPIO_WritePin>
	}
	else
	{

	}
}
 8001e90:	e021      	b.n	8001ed6 <DC_MOTOR_Set_Dir+0x9a>
	else if(au8_DIR == DC_MOTOR_DIR_CCW)
 8001e92:	79bb      	ldrb	r3, [r7, #6]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d11e      	bne.n	8001ed6 <DC_MOTOR_Set_Dir+0x9a>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 8001e98:	79fb      	ldrb	r3, [r7, #7]
 8001e9a:	4a11      	ldr	r2, [pc, #68]	; (8001ee0 <DC_MOTOR_Set_Dir+0xa4>)
 8001e9c:	015b      	lsls	r3, r3, #5
 8001e9e:	4413      	add	r3, r2
 8001ea0:	6818      	ldr	r0, [r3, #0]
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	4a0e      	ldr	r2, [pc, #56]	; (8001ee0 <DC_MOTOR_Set_Dir+0xa4>)
 8001ea6:	015b      	lsls	r3, r3, #5
 8001ea8:	4413      	add	r3, r2
 8001eaa:	3308      	adds	r3, #8
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	f001 fe7c 	bl	8003bae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 1);
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	4a09      	ldr	r2, [pc, #36]	; (8001ee0 <DC_MOTOR_Set_Dir+0xa4>)
 8001eba:	015b      	lsls	r3, r3, #5
 8001ebc:	4413      	add	r3, r2
 8001ebe:	3304      	adds	r3, #4
 8001ec0:	6818      	ldr	r0, [r3, #0]
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	4a06      	ldr	r2, [pc, #24]	; (8001ee0 <DC_MOTOR_Set_Dir+0xa4>)
 8001ec6:	015b      	lsls	r3, r3, #5
 8001ec8:	4413      	add	r3, r2
 8001eca:	330a      	adds	r3, #10
 8001ecc:	881b      	ldrh	r3, [r3, #0]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f001 fe6c 	bl	8003bae <HAL_GPIO_WritePin>
}
 8001ed6:	bf00      	nop
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	0800ce3c 	.word	0x0800ce3c

08001ee4 <Cdd_DCMotor_MainFunction>:
  */
int inc = 0;
uint32 freq = 0;
uint8 dir = 0;
void Cdd_DCMotor_MainFunction(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0

		DC_MOTOR_Set_Speed(DC_MOTOR_ID_0, inc);
		DC_MOTOR_Set_Speed(DC_MOTOR_ID_1, inc);*/

	}
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bc80      	pop	{r7}
 8001eee:	4770      	bx	lr

08001ef0 <Cdd_Servo_Driver_Init>:
	0.0,
	20.0
};

void Cdd_Servo_Driver_Init(void)
{
 8001ef0:	b5b0      	push	{r4, r5, r7, lr}
 8001ef2:	b09e      	sub	sp, #120	; 0x78
 8001ef4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef l_GPIO_InitStruct_s = {0};
 8001ef6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	605a      	str	r2, [r3, #4]
 8001f00:	609a      	str	r2, [r3, #8]
 8001f02:	60da      	str	r2, [r3, #12]
 8001f04:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef l_ClockSourceConfig_s = {0};
 8001f06:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef l_MasterConfig_s = {0};
 8001f14:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef l_ConfigOC_s = {0};
 8001f20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]
 8001f2e:	611a      	str	r2, [r3, #16]
 8001f30:	615a      	str	r2, [r3, #20]
 8001f32:	619a      	str	r2, [r3, #24]
    uint32 l_PSC_Value_u32 = 0UL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	677b      	str	r3, [r7, #116]	; 0x74
    uint32 l_ARR_Value_u32 = 0UL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	673b      	str	r3, [r7, #112]	; 0x70
    //DWT_Delay_Init();

	/*--------[ Configure The Servo PWM GPIO Pin ]-------*/

    if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOA)
 8001f3c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001f40:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f44:	d10c      	bne.n	8001f60 <Cdd_Servo_Driver_Init+0x70>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f46:	4b6c      	ldr	r3, [pc, #432]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	4a6b      	ldr	r2, [pc, #428]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001f4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f50:	6153      	str	r3, [r2, #20]
 8001f52:	4b69      	ldr	r3, [pc, #420]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001f54:	695b      	ldr	r3, [r3, #20]
 8001f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f5a:	623b      	str	r3, [r7, #32]
 8001f5c:	6a3b      	ldr	r3, [r7, #32]
 8001f5e:	e046      	b.n	8001fee <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOB)
 8001f60:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001f64:	4b65      	ldr	r3, [pc, #404]	; (80020fc <Cdd_Servo_Driver_Init+0x20c>)
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d10c      	bne.n	8001f84 <Cdd_Servo_Driver_Init+0x94>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6a:	4b63      	ldr	r3, [pc, #396]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	4a62      	ldr	r2, [pc, #392]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001f70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f74:	6153      	str	r3, [r2, #20]
 8001f76:	4b60      	ldr	r3, [pc, #384]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001f78:	695b      	ldr	r3, [r3, #20]
 8001f7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f7e:	61fb      	str	r3, [r7, #28]
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	e034      	b.n	8001fee <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOC)
 8001f84:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001f88:	4b5d      	ldr	r3, [pc, #372]	; (8002100 <Cdd_Servo_Driver_Init+0x210>)
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d10c      	bne.n	8001fa8 <Cdd_Servo_Driver_Init+0xb8>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f8e:	4b5a      	ldr	r3, [pc, #360]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	4a59      	ldr	r2, [pc, #356]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001f94:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001f98:	6153      	str	r3, [r2, #20]
 8001f9a:	4b57      	ldr	r3, [pc, #348]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fa2:	61bb      	str	r3, [r7, #24]
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	e022      	b.n	8001fee <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOD)
 8001fa8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001fac:	4b55      	ldr	r3, [pc, #340]	; (8002104 <Cdd_Servo_Driver_Init+0x214>)
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d10c      	bne.n	8001fcc <Cdd_Servo_Driver_Init+0xdc>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fb2:	4b51      	ldr	r3, [pc, #324]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	4a50      	ldr	r2, [pc, #320]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001fb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001fbc:	6153      	str	r3, [r2, #20]
 8001fbe:	4b4e      	ldr	r3, [pc, #312]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001fc0:	695b      	ldr	r3, [r3, #20]
 8001fc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	e010      	b.n	8001fee <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOE)
 8001fcc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001fd0:	4b4d      	ldr	r3, [pc, #308]	; (8002108 <Cdd_Servo_Driver_Init+0x218>)
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d10b      	bne.n	8001fee <Cdd_Servo_Driver_Init+0xfe>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fd6:	4b48      	ldr	r3, [pc, #288]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001fd8:	695b      	ldr	r3, [r3, #20]
 8001fda:	4a47      	ldr	r2, [pc, #284]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001fdc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fe0:	6153      	str	r3, [r2, #20]
 8001fe2:	4b45      	ldr	r3, [pc, #276]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693b      	ldr	r3, [r7, #16]
    }
	l_GPIO_InitStruct_s.Pin = c_SERVO_CfgParam_s.SERVO_PIN;
 8001fee:	2320      	movs	r3, #32
 8001ff0:	65fb      	str	r3, [r7, #92]	; 0x5c
	l_GPIO_InitStruct_s.Mode = GPIO_MODE_AF_PP;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	663b      	str	r3, [r7, #96]	; 0x60
	l_GPIO_InitStruct_s.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	66bb      	str	r3, [r7, #104]	; 0x68
	l_GPIO_InitStruct_s.Alternate = GPIO_AF1_TIM2;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	66fb      	str	r3, [r7, #108]	; 0x6c
	HAL_GPIO_Init(c_SERVO_CfgParam_s.SERVO_GPIO, &l_GPIO_InitStruct_s);
 8001ffe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002002:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002006:	4619      	mov	r1, r3
 8002008:	4610      	mov	r0, r2
 800200a:	f001 fc2f 	bl	800386c <HAL_GPIO_Init>

	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	l_PSC_Value_u32 = (uint32) (c_SERVO_CfgParam_s.TIM_CLK / 3276800.0);
 800200e:	4b3f      	ldr	r3, [pc, #252]	; (800210c <Cdd_Servo_Driver_Init+0x21c>)
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe fa7f 	bl	8000514 <__aeabi_ui2d>
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	4b3d      	ldr	r3, [pc, #244]	; (8002110 <Cdd_Servo_Driver_Init+0x220>)
 800201c:	f7fe fc1e 	bl	800085c <__aeabi_ddiv>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	f7fe fd00 	bl	8000a2c <__aeabi_d2uiz>
 800202c:	4603      	mov	r3, r0
 800202e:	677b      	str	r3, [r7, #116]	; 0x74
	l_ARR_Value_u32 = (uint32) ((c_SERVO_CfgParam_s.TIM_CLK / (50.0*(l_PSC_Value_u32+1.0)))-1.0);
 8002030:	4b36      	ldr	r3, [pc, #216]	; (800210c <Cdd_Servo_Driver_Init+0x21c>)
 8002032:	4618      	mov	r0, r3
 8002034:	f7fe fa6e 	bl	8000514 <__aeabi_ui2d>
 8002038:	4604      	mov	r4, r0
 800203a:	460d      	mov	r5, r1
 800203c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800203e:	f7fe fa69 	bl	8000514 <__aeabi_ui2d>
 8002042:	f04f 0200 	mov.w	r2, #0
 8002046:	4b33      	ldr	r3, [pc, #204]	; (8002114 <Cdd_Servo_Driver_Init+0x224>)
 8002048:	f7fe f928 	bl	800029c <__adddf3>
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4610      	mov	r0, r2
 8002052:	4619      	mov	r1, r3
 8002054:	f04f 0200 	mov.w	r2, #0
 8002058:	4b2f      	ldr	r3, [pc, #188]	; (8002118 <Cdd_Servo_Driver_Init+0x228>)
 800205a:	f7fe fad5 	bl	8000608 <__aeabi_dmul>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4620      	mov	r0, r4
 8002064:	4629      	mov	r1, r5
 8002066:	f7fe fbf9 	bl	800085c <__aeabi_ddiv>
 800206a:	4602      	mov	r2, r0
 800206c:	460b      	mov	r3, r1
 800206e:	4610      	mov	r0, r2
 8002070:	4619      	mov	r1, r3
 8002072:	f04f 0200 	mov.w	r2, #0
 8002076:	4b27      	ldr	r3, [pc, #156]	; (8002114 <Cdd_Servo_Driver_Init+0x224>)
 8002078:	f7fe f90e 	bl	8000298 <__aeabi_dsub>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4610      	mov	r0, r2
 8002082:	4619      	mov	r1, r3
 8002084:	f7fe fcd2 	bl	8000a2c <__aeabi_d2uiz>
 8002088:	4603      	mov	r3, r0
 800208a:	673b      	str	r3, [r7, #112]	; 0x70

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(c_SERVO_CfgParam_s.TIM_Instance == TIM1)
 800208c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002090:	4b22      	ldr	r3, [pc, #136]	; (800211c <Cdd_Servo_Driver_Init+0x22c>)
 8002092:	429a      	cmp	r2, r3
 8002094:	d10c      	bne.n	80020b0 <Cdd_Servo_Driver_Init+0x1c0>
	{
		__HAL_RCC_TIM1_CLK_ENABLE();
 8002096:	4b18      	ldr	r3, [pc, #96]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 8002098:	699b      	ldr	r3, [r3, #24]
 800209a:	4a17      	ldr	r2, [pc, #92]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 800209c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020a0:	6193      	str	r3, [r2, #24]
 80020a2:	4b15      	ldr	r3, [pc, #84]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 80020a4:	699b      	ldr	r3, [r3, #24]
 80020a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	e04a      	b.n	8002146 <Cdd_Servo_Driver_Init+0x256>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM2)
 80020b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020b8:	d10c      	bne.n	80020d4 <Cdd_Servo_Driver_Init+0x1e4>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 80020ba:	4b0f      	ldr	r3, [pc, #60]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	4a0e      	ldr	r2, [pc, #56]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	61d3      	str	r3, [r2, #28]
 80020c6:	4b0c      	ldr	r3, [pc, #48]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	e038      	b.n	8002146 <Cdd_Servo_Driver_Init+0x256>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM3)
 80020d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <Cdd_Servo_Driver_Init+0x230>)
 80020da:	429a      	cmp	r2, r3
 80020dc:	d122      	bne.n	8002124 <Cdd_Servo_Driver_Init+0x234>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 80020de:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	4a05      	ldr	r2, [pc, #20]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 80020e4:	f043 0302 	orr.w	r3, r3, #2
 80020e8:	61d3      	str	r3, [r2, #28]
 80020ea:	4b03      	ldr	r3, [pc, #12]	; (80020f8 <Cdd_Servo_Driver_Init+0x208>)
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	607b      	str	r3, [r7, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	e026      	b.n	8002146 <Cdd_Servo_Driver_Init+0x256>
 80020f8:	40021000 	.word	0x40021000
 80020fc:	48000400 	.word	0x48000400
 8002100:	48000800 	.word	0x48000800
 8002104:	48000c00 	.word	0x48000c00
 8002108:	48001000 	.word	0x48001000
 800210c:	044aa200 	.word	0x044aa200
 8002110:	41490000 	.word	0x41490000
 8002114:	3ff00000 	.word	0x3ff00000
 8002118:	40490000 	.word	0x40490000
 800211c:	40012c00 	.word	0x40012c00
 8002120:	40000400 	.word	0x40000400
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM4)
 8002124:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002128:	4b45      	ldr	r3, [pc, #276]	; (8002240 <Cdd_Servo_Driver_Init+0x350>)
 800212a:	429a      	cmp	r2, r3
 800212c:	d10b      	bne.n	8002146 <Cdd_Servo_Driver_Init+0x256>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 800212e:	4b45      	ldr	r3, [pc, #276]	; (8002244 <Cdd_Servo_Driver_Init+0x354>)
 8002130:	69db      	ldr	r3, [r3, #28]
 8002132:	4a44      	ldr	r2, [pc, #272]	; (8002244 <Cdd_Servo_Driver_Init+0x354>)
 8002134:	f043 0304 	orr.w	r3, r3, #4
 8002138:	61d3      	str	r3, [r2, #28]
 800213a:	4b42      	ldr	r3, [pc, #264]	; (8002244 <Cdd_Servo_Driver_Init+0x354>)
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	f003 0304 	and.w	r3, r3, #4
 8002142:	603b      	str	r3, [r7, #0]
 8002144:	683b      	ldr	r3, [r7, #0]
	}

	g_TimerHandler_s.Instance = c_SERVO_CfgParam_s.TIM_Instance;
 8002146:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800214a:	4b3f      	ldr	r3, [pc, #252]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 800214c:	601a      	str	r2, [r3, #0]
	g_TimerHandler_s.Init.Prescaler = l_PSC_Value_u32;
 800214e:	4a3e      	ldr	r2, [pc, #248]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 8002150:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002152:	6053      	str	r3, [r2, #4]
	g_TimerHandler_s.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002154:	4b3c      	ldr	r3, [pc, #240]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 8002156:	2200      	movs	r2, #0
 8002158:	609a      	str	r2, [r3, #8]
	g_TimerHandler_s.Init.Period = l_ARR_Value_u32;
 800215a:	4a3b      	ldr	r2, [pc, #236]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 800215c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800215e:	60d3      	str	r3, [r2, #12]
	g_TimerHandler_s.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002160:	4b39      	ldr	r3, [pc, #228]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 8002162:	2200      	movs	r2, #0
 8002164:	611a      	str	r2, [r3, #16]
	g_TimerHandler_s.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002166:	4b38      	ldr	r3, [pc, #224]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 8002168:	2280      	movs	r2, #128	; 0x80
 800216a:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&g_TimerHandler_s);
 800216c:	4836      	ldr	r0, [pc, #216]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 800216e:	f001 ff8b 	bl	8004088 <HAL_TIM_Base_Init>
	l_ClockSourceConfig_s.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002172:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002176:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_TIM_ConfigClockSource(&g_TimerHandler_s, &l_ClockSourceConfig_s);
 8002178:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800217c:	4619      	mov	r1, r3
 800217e:	4832      	ldr	r0, [pc, #200]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 8002180:	f002 fe28 	bl	8004dd4 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&g_TimerHandler_s);
 8002184:	4830      	ldr	r0, [pc, #192]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 8002186:	f002 f847 	bl	8004218 <HAL_TIM_PWM_Init>
	l_MasterConfig_s.MasterOutputTrigger = TIM_TRGO_RESET;
 800218a:	2300      	movs	r3, #0
 800218c:	643b      	str	r3, [r7, #64]	; 0x40
	l_MasterConfig_s.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800218e:	2300      	movs	r3, #0
 8002190:	64bb      	str	r3, [r7, #72]	; 0x48
	HAL_TIMEx_MasterConfigSynchronization(&g_TimerHandler_s, &l_MasterConfig_s);
 8002192:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002196:	4619      	mov	r1, r3
 8002198:	482b      	ldr	r0, [pc, #172]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 800219a:	f003 fcbb 	bl	8005b14 <HAL_TIMEx_MasterConfigSynchronization>
	l_ConfigOC_s.OCMode = TIM_OCMODE_PWM1;
 800219e:	2360      	movs	r3, #96	; 0x60
 80021a0:	627b      	str	r3, [r7, #36]	; 0x24
	l_ConfigOC_s.Pulse = 0;
 80021a2:	2300      	movs	r3, #0
 80021a4:	62bb      	str	r3, [r7, #40]	; 0x28
	l_ConfigOC_s.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021a6:	2300      	movs	r3, #0
 80021a8:	62fb      	str	r3, [r7, #44]	; 0x2c
	l_ConfigOC_s.OCFastMode = TIM_OCFAST_DISABLE;
 80021aa:	2300      	movs	r3, #0
 80021ac:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_PWM_ConfigChannel(&g_TimerHandler_s, &l_ConfigOC_s, c_SERVO_CfgParam_s.PWM_TIM_CH);
 80021ae:	2200      	movs	r2, #0
 80021b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021b4:	4619      	mov	r1, r3
 80021b6:	4824      	ldr	r0, [pc, #144]	; (8002248 <Cdd_Servo_Driver_Init+0x358>)
 80021b8:	f002 fcf8 	bl	8004bac <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	g_SERVO_info_s.Period_Min_u16 = (uint16) (l_ARR_Value_u32 * (c_SERVO_CfgParam_s.MinPulse/20.0));
 80021bc:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80021be:	f7fe f9a9 	bl	8000514 <__aeabi_ui2d>
 80021c2:	4604      	mov	r4, r0
 80021c4:	460d      	mov	r5, r1
 80021c6:	f04f 0300 	mov.w	r3, #0
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7fe f9c4 	bl	8000558 <__aeabi_f2d>
 80021d0:	f04f 0200 	mov.w	r2, #0
 80021d4:	4b1d      	ldr	r3, [pc, #116]	; (800224c <Cdd_Servo_Driver_Init+0x35c>)
 80021d6:	f7fe fb41 	bl	800085c <__aeabi_ddiv>
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4620      	mov	r0, r4
 80021e0:	4629      	mov	r1, r5
 80021e2:	f7fe fa11 	bl	8000608 <__aeabi_dmul>
 80021e6:	4602      	mov	r2, r0
 80021e8:	460b      	mov	r3, r1
 80021ea:	4610      	mov	r0, r2
 80021ec:	4619      	mov	r1, r3
 80021ee:	f7fe fc1d 	bl	8000a2c <__aeabi_d2uiz>
 80021f2:	4603      	mov	r3, r0
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	4b16      	ldr	r3, [pc, #88]	; (8002250 <Cdd_Servo_Driver_Init+0x360>)
 80021f8:	801a      	strh	r2, [r3, #0]
	g_SERVO_info_s.Period_Max_u16 = (uint16) (l_ARR_Value_u32 * (c_SERVO_CfgParam_s.MaxPulse/20.0));
 80021fa:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80021fc:	f7fe f98a 	bl	8000514 <__aeabi_ui2d>
 8002200:	4604      	mov	r4, r0
 8002202:	460d      	mov	r5, r1
 8002204:	4b13      	ldr	r3, [pc, #76]	; (8002254 <Cdd_Servo_Driver_Init+0x364>)
 8002206:	4618      	mov	r0, r3
 8002208:	f7fe f9a6 	bl	8000558 <__aeabi_f2d>
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	4b0e      	ldr	r3, [pc, #56]	; (800224c <Cdd_Servo_Driver_Init+0x35c>)
 8002212:	f7fe fb23 	bl	800085c <__aeabi_ddiv>
 8002216:	4602      	mov	r2, r0
 8002218:	460b      	mov	r3, r1
 800221a:	4620      	mov	r0, r4
 800221c:	4629      	mov	r1, r5
 800221e:	f7fe f9f3 	bl	8000608 <__aeabi_dmul>
 8002222:	4602      	mov	r2, r0
 8002224:	460b      	mov	r3, r1
 8002226:	4610      	mov	r0, r2
 8002228:	4619      	mov	r1, r3
 800222a:	f7fe fbff 	bl	8000a2c <__aeabi_d2uiz>
 800222e:	4603      	mov	r3, r0
 8002230:	b29a      	uxth	r2, r3
 8002232:	4b07      	ldr	r3, [pc, #28]	; (8002250 <Cdd_Servo_Driver_Init+0x360>)
 8002234:	805a      	strh	r2, [r3, #2]
}
 8002236:	bf00      	nop
 8002238:	3778      	adds	r7, #120	; 0x78
 800223a:	46bd      	mov	sp, r7
 800223c:	bdb0      	pop	{r4, r5, r7, pc}
 800223e:	bf00      	nop
 8002240:	40000800 	.word	0x40000800
 8002244:	40021000 	.word	0x40021000
 8002248:	20000100 	.word	0x20000100
 800224c:	40340000 	.word	0x40340000
 8002250:	2000014c 	.word	0x2000014c
 8002254:	41a00000 	.word	0x41a00000

08002258 <Cdd_Servo_Init>:

void Cdd_Servo_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
	/*--------[ Start The PWM Channel ]-------*/
	HAL_TIM_PWM_Start(&g_TimerHandler_s, c_SERVO_CfgParam_s.PWM_TIM_CH);
 800225c:	2300      	movs	r3, #0
 800225e:	4619      	mov	r1, r3
 8002260:	4802      	ldr	r0, [pc, #8]	; (800226c <Cdd_Servo_Init+0x14>)
 8002262:	f002 f831 	bl	80042c8 <HAL_TIM_PWM_Start>
}
 8002266:	bf00      	nop
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	20000100 	.word	0x20000100

08002270 <Cdd_Servo_RawMove>:
	*(c_SERVO_CfgParam_s.TIM_CCRx) = l_Pulse_u16;
}

/* Moves A Specific Motor With A Raw Pulse Width Value */
void Cdd_Servo_RawMove(uint16 Pulse)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	80fb      	strh	r3, [r7, #6]
	if(Pulse <= g_SERVO_info_s.Period_Max_u16 && Pulse >= g_SERVO_info_s.Period_Min_u16)
 800227a:	4b09      	ldr	r3, [pc, #36]	; (80022a0 <Cdd_Servo_RawMove+0x30>)
 800227c:	885b      	ldrh	r3, [r3, #2]
 800227e:	88fa      	ldrh	r2, [r7, #6]
 8002280:	429a      	cmp	r2, r3
 8002282:	d807      	bhi.n	8002294 <Cdd_Servo_RawMove+0x24>
 8002284:	4b06      	ldr	r3, [pc, #24]	; (80022a0 <Cdd_Servo_RawMove+0x30>)
 8002286:	881b      	ldrh	r3, [r3, #0]
 8002288:	88fa      	ldrh	r2, [r7, #6]
 800228a:	429a      	cmp	r2, r3
 800228c:	d302      	bcc.n	8002294 <Cdd_Servo_RawMove+0x24>
	{
		*(c_SERVO_CfgParam_s.TIM_CCRx) = Pulse;
 800228e:	4a05      	ldr	r2, [pc, #20]	; (80022a4 <Cdd_Servo_RawMove+0x34>)
 8002290:	88fb      	ldrh	r3, [r7, #6]
 8002292:	6013      	str	r3, [r2, #0]
	}
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	2000014c 	.word	0x2000014c
 80022a4:	40000034 	.word	0x40000034

080022a8 <Cdd_Servo_MainFunction>:
		Cdd_Servo_MoveTo(l_Angle_u8--);
	}
}

void Cdd_Servo_MainFunction(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0

}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <Cdd_Ultrasonic_Trigger>:
/**
  * @brief	Cdd_Ultrasonic module trigger measurement function
  * @return	None
  */
static void Cdd_Ultrasonic_Trigger(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	Rte_Call_TriggerUltrasonicMeasurement();
 80022b8:	f009 fefc 	bl	800c0b4 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement>
}
 80022bc:	bf00      	nop
 80022be:	bd80      	pop	{r7, pc}

080022c0 <Cdd_Ultrasonic_ISR_CaptureCallback>:
  * @brief	Cdd_Ultrasonic capture callback function
  * @return	None
  * @attention	Runs in ISR
  */
static void Cdd_Ultrasonic_ISR_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022c0:	b590      	push	{r4, r7, lr}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
	uint32 l_PS_u32 = 0UL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	60fb      	str	r3, [r7, #12]

	if((htim->Instance == c_Cdd_Ultrasonic_CfgType_s.TIM_Instance) && (htim->Channel == g_Cdd_Ultrasonic_Info_s.ACTIV_CH))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a89      	ldr	r2, [pc, #548]	; (80024f8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	f040 810b 	bne.w	80024ee <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	7f1a      	ldrb	r2, [r3, #28]
 80022dc:	4b87      	ldr	r3, [pc, #540]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80022de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	f040 8103 	bne.w	80024ee <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
	{
		if (g_Cdd_Ultrasonic_Info_s.EDGE_STATE == 0u)
 80022e8:	4b84      	ldr	r3, [pc, #528]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d166      	bne.n	80023be <Cdd_Ultrasonic_ISR_CaptureCallback+0xfe>
		{
			/* Capture T1 & Reverse The ICU Edge Polarity */
			g_Cdd_Ultrasonic_Info_s.T1 = HAL_TIM_ReadCapturedValue(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 80022f0:	2300      	movs	r3, #0
 80022f2:	4619      	mov	r1, r3
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f002 fe37 	bl	8004f68 <HAL_TIM_ReadCapturedValue>
 80022fa:	4603      	mov	r3, r0
 80022fc:	4a7f      	ldr	r2, [pc, #508]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80022fe:	60d3      	str	r3, [r2, #12]
			g_Cdd_Ultrasonic_Info_s.EDGE_STATE = 1u;
 8002300:	4b7e      	ldr	r3, [pc, #504]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8002302:	2201      	movs	r2, #1
 8002304:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002306:	2300      	movs	r3, #0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d108      	bne.n	800231e <Cdd_Ultrasonic_ISR_CaptureCallback+0x5e>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6a1a      	ldr	r2, [r3, #32]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 020a 	bic.w	r2, r2, #10
 800231a:	621a      	str	r2, [r3, #32]
 800231c:	e01f      	b.n	800235e <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 800231e:	2300      	movs	r3, #0
 8002320:	2b04      	cmp	r3, #4
 8002322:	d108      	bne.n	8002336 <Cdd_Ultrasonic_ISR_CaptureCallback+0x76>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6812      	ldr	r2, [r2, #0]
 800232e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002332:	6213      	str	r3, [r2, #32]
 8002334:	e013      	b.n	800235e <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 8002336:	2300      	movs	r3, #0
 8002338:	2b08      	cmp	r3, #8
 800233a:	d108      	bne.n	800234e <Cdd_Ultrasonic_ISR_CaptureCallback+0x8e>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	6812      	ldr	r2, [r2, #0]
 8002346:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800234a:	6213      	str	r3, [r2, #32]
 800234c:	e007      	b.n	800235e <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6a1b      	ldr	r3, [r3, #32]
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	6812      	ldr	r2, [r2, #0]
 8002358:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800235c:	6213      	str	r3, [r2, #32]
 800235e:	2300      	movs	r3, #0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d108      	bne.n	8002376 <Cdd_Ultrasonic_ISR_CaptureCallback+0xb6>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6a1a      	ldr	r2, [r3, #32]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 0202 	orr.w	r2, r2, #2
 8002372:	621a      	str	r2, [r3, #32]
 8002374:	e01f      	b.n	80023b6 <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 8002376:	2300      	movs	r3, #0
 8002378:	2b04      	cmp	r3, #4
 800237a:	d108      	bne.n	800238e <Cdd_Ultrasonic_ISR_CaptureCallback+0xce>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6a1b      	ldr	r3, [r3, #32]
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	6812      	ldr	r2, [r2, #0]
 8002386:	f043 0320 	orr.w	r3, r3, #32
 800238a:	6213      	str	r3, [r2, #32]
 800238c:	e013      	b.n	80023b6 <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 800238e:	2300      	movs	r3, #0
 8002390:	2b08      	cmp	r3, #8
 8002392:	d108      	bne.n	80023a6 <Cdd_Ultrasonic_ISR_CaptureCallback+0xe6>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	6812      	ldr	r2, [r2, #0]
 800239e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023a2:	6213      	str	r3, [r2, #32]
 80023a4:	e007      	b.n	80023b6 <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6a1b      	ldr	r3, [r3, #32]
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	6812      	ldr	r2, [r2, #0]
 80023b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80023b4:	6213      	str	r3, [r2, #32]
			g_Cdd_Ultrasonic_Info_s.TMR_OVC = 0u;
 80023b6:	4b51      	ldr	r3, [pc, #324]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	805a      	strh	r2, [r3, #2]
		else
		{
			/* Nothing to do */
		}
	}
}
 80023bc:	e097      	b.n	80024ee <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
		else if (g_Cdd_Ultrasonic_Info_s.EDGE_STATE == 1u)
 80023be:	4b4f      	ldr	r3, [pc, #316]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	f040 8093 	bne.w	80024ee <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			l_PS_u32 = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->PSC;
 80023c8:	4b4b      	ldr	r3, [pc, #300]	; (80024f8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80023ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023cc:	60fb      	str	r3, [r7, #12]
			g_Cdd_Ultrasonic_Info_s.TMR_ARR = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->ARR;
 80023ce:	4b4a      	ldr	r3, [pc, #296]	; (80024f8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80023d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d2:	4a4a      	ldr	r2, [pc, #296]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80023d4:	6093      	str	r3, [r2, #8]
			g_Cdd_Ultrasonic_Info_s.T2 = HAL_TIM_ReadCapturedValue(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 80023d6:	2300      	movs	r3, #0
 80023d8:	4619      	mov	r1, r3
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f002 fdc4 	bl	8004f68 <HAL_TIM_ReadCapturedValue>
 80023e0:	4603      	mov	r3, r0
 80023e2:	4a46      	ldr	r2, [pc, #280]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80023e4:	6113      	str	r3, [r2, #16]
			g_Cdd_Ultrasonic_Info_s.T2 += (g_Cdd_Ultrasonic_Info_s.TMR_OVC * (g_Cdd_Ultrasonic_Info_s.TMR_ARR+1u));
 80023e6:	4b45      	ldr	r3, [pc, #276]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80023e8:	691a      	ldr	r2, [r3, #16]
 80023ea:	4b44      	ldr	r3, [pc, #272]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80023ec:	885b      	ldrh	r3, [r3, #2]
 80023ee:	4619      	mov	r1, r3
 80023f0:	4b42      	ldr	r3, [pc, #264]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	3301      	adds	r3, #1
 80023f6:	fb01 f303 	mul.w	r3, r1, r3
 80023fa:	4413      	add	r3, r2
 80023fc:	4a3f      	ldr	r2, [pc, #252]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80023fe:	6113      	str	r3, [r2, #16]
			g_Cdd_Ultrasonic_Info_s.DIFF = g_Cdd_Ultrasonic_Info_s.T2 - g_Cdd_Ultrasonic_Info_s.T1;
 8002400:	4b3e      	ldr	r3, [pc, #248]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8002402:	691a      	ldr	r2, [r3, #16]
 8002404:	4b3d      	ldr	r3, [pc, #244]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	4a3c      	ldr	r2, [pc, #240]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800240c:	6153      	str	r3, [r2, #20]
			g_Cdd_Ultrasonic_Info_s.DISTANCE = (g_Cdd_Ultrasonic_Info_s.DIFF * CDD_ULTRASONIC_DISTANCE_SCALE_FACTOR_F32)/(c_Cdd_Ultrasonic_CfgType_s.TIM_CLK_MHz/(l_PS_u32+1u));
 800240e:	4b3b      	ldr	r3, [pc, #236]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe fbe0 	bl	8000bd8 <__aeabi_ui2f>
 8002418:	4603      	mov	r3, r0
 800241a:	4939      	ldr	r1, [pc, #228]	; (8002500 <Cdd_Ultrasonic_ISR_CaptureCallback+0x240>)
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe fc33 	bl	8000c88 <__aeabi_fmul>
 8002422:	4603      	mov	r3, r0
 8002424:	461c      	mov	r4, r3
 8002426:	2248      	movs	r2, #72	; 0x48
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	3301      	adds	r3, #1
 800242c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002430:	4618      	mov	r0, r3
 8002432:	f7fe fbd1 	bl	8000bd8 <__aeabi_ui2f>
 8002436:	4603      	mov	r3, r0
 8002438:	4619      	mov	r1, r3
 800243a:	4620      	mov	r0, r4
 800243c:	f7fe fcd8 	bl	8000df0 <__aeabi_fdiv>
 8002440:	4603      	mov	r3, r0
 8002442:	461a      	mov	r2, r3
 8002444:	4b2d      	ldr	r3, [pc, #180]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8002446:	619a      	str	r2, [r3, #24]
			g_Cdd_Ultrasonic_Info_s.EDGE_STATE = 0u;
 8002448:	4b2c      	ldr	r3, [pc, #176]	; (80024fc <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800244a:	2200      	movs	r2, #0
 800244c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 800244e:	2300      	movs	r3, #0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d108      	bne.n	8002466 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1a6>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6a1a      	ldr	r2, [r3, #32]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f022 020a 	bic.w	r2, r2, #10
 8002462:	621a      	str	r2, [r3, #32]
 8002464:	e01f      	b.n	80024a6 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 8002466:	2300      	movs	r3, #0
 8002468:	2b04      	cmp	r3, #4
 800246a:	d108      	bne.n	800247e <Cdd_Ultrasonic_ISR_CaptureCallback+0x1be>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	6a1b      	ldr	r3, [r3, #32]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	6812      	ldr	r2, [r2, #0]
 8002476:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800247a:	6213      	str	r3, [r2, #32]
 800247c:	e013      	b.n	80024a6 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 800247e:	2300      	movs	r3, #0
 8002480:	2b08      	cmp	r3, #8
 8002482:	d108      	bne.n	8002496 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1d6>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	6812      	ldr	r2, [r2, #0]
 800248e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8002492:	6213      	str	r3, [r2, #32]
 8002494:	e007      	b.n	80024a6 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6a1b      	ldr	r3, [r3, #32]
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	6812      	ldr	r2, [r2, #0]
 80024a0:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80024a4:	6213      	str	r3, [r2, #32]
 80024a6:	2300      	movs	r3, #0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d106      	bne.n	80024ba <Cdd_Ultrasonic_ISR_CaptureCallback+0x1fa>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	6a12      	ldr	r2, [r2, #32]
 80024b6:	621a      	str	r2, [r3, #32]
}
 80024b8:	e019      	b.n	80024ee <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80024ba:	2300      	movs	r3, #0
 80024bc:	2b04      	cmp	r3, #4
 80024be:	d106      	bne.n	80024ce <Cdd_Ultrasonic_ISR_CaptureCallback+0x20e>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	6812      	ldr	r2, [r2, #0]
 80024c8:	6a1b      	ldr	r3, [r3, #32]
 80024ca:	6213      	str	r3, [r2, #32]
}
 80024cc:	e00f      	b.n	80024ee <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80024ce:	2300      	movs	r3, #0
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	d106      	bne.n	80024e2 <Cdd_Ultrasonic_ISR_CaptureCallback+0x222>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	6812      	ldr	r2, [r2, #0]
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	6213      	str	r3, [r2, #32]
}
 80024e0:	e005      	b.n	80024ee <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	6812      	ldr	r2, [r2, #0]
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	6213      	str	r3, [r2, #32]
}
 80024ee:	bf00      	nop
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd90      	pop	{r4, r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40000400 	.word	0x40000400
 80024fc:	2000019c 	.word	0x2000019c
 8002500:	3c8b4396 	.word	0x3c8b4396

08002504 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback>:
  * @brief	Cdd_Ultrasonic period elapsed callback function
  * @return	None
  * @attention	Runs in ISR
  */
static void Cdd_Ultrasonic_ISR_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == c_Cdd_Ultrasonic_CfgType_s.TIM_Instance)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a06      	ldr	r2, [pc, #24]	; (800252c <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x28>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d105      	bne.n	8002522 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x1e>
	{
		g_Cdd_Ultrasonic_Info_s.TMR_OVC++;
 8002516:	4b06      	ldr	r3, [pc, #24]	; (8002530 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x2c>)
 8002518:	885b      	ldrh	r3, [r3, #2]
 800251a:	3301      	adds	r3, #1
 800251c:	b29a      	uxth	r2, r3
 800251e:	4b04      	ldr	r3, [pc, #16]	; (8002530 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x2c>)
 8002520:	805a      	strh	r2, [r3, #2]
	}
}
 8002522:	bf00      	nop
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	bc80      	pop	{r7}
 800252a:	4770      	bx	lr
 800252c:	40000400 	.word	0x40000400
 8002530:	2000019c 	.word	0x2000019c

08002534 <Cdd_Ultrasonic_Init>:
/**
  * @brief	Cdd_Ultrasonic module initialization function
  * @return	None
  */
void Cdd_Ultrasonic_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
	if(TRUE == g_Cdd_Ultrasonic_DriverInitDone_b)
 8002538:	4b08      	ldr	r3, [pc, #32]	; (800255c <Cdd_Ultrasonic_Init+0x28>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d10a      	bne.n	8002556 <Cdd_Ultrasonic_Init+0x22>
	{
		/*--------[ Start The ICU Channel ]-------*/
		HAL_TIM_Base_Start_IT(&htim3);
 8002540:	4807      	ldr	r0, [pc, #28]	; (8002560 <Cdd_Ultrasonic_Init+0x2c>)
 8002542:	f001 fdf9 	bl	8004138 <HAL_TIM_Base_Start_IT>
		HAL_TIM_IC_Start_IT(&htim3, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 8002546:	2300      	movs	r3, #0
 8002548:	4619      	mov	r1, r3
 800254a:	4805      	ldr	r0, [pc, #20]	; (8002560 <Cdd_Ultrasonic_Init+0x2c>)
 800254c:	f002 f828 	bl	80045a0 <HAL_TIM_IC_Start_IT>
		/* Set initialization flag to done */
		g_Cdd_Ultrasonic_InitDone_b = TRUE;
 8002550:	4b04      	ldr	r3, [pc, #16]	; (8002564 <Cdd_Ultrasonic_Init+0x30>)
 8002552:	2201      	movs	r2, #1
 8002554:	701a      	strb	r2, [r3, #0]
	}
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	200001c1 	.word	0x200001c1
 8002560:	20000150 	.word	0x20000150
 8002564:	200001c0 	.word	0x200001c0

08002568 <Cdd_Ultrasonic_Driver_Init>:
/**
  * @brief	Cdd_Ultrasonic module driver initialization function
  * @return	None
  */
void Cdd_Ultrasonic_Driver_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b096      	sub	sp, #88	; 0x58
 800256c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef TRIG_GPIO_InitStruct = {0};
 800256e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002572:	2200      	movs	r2, #0
 8002574:	601a      	str	r2, [r3, #0]
 8002576:	605a      	str	r2, [r3, #4]
 8002578:	609a      	str	r2, [r3, #8]
 800257a:	60da      	str	r2, [r3, #12]
 800257c:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800257e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	605a      	str	r2, [r3, #4]
 8002588:	609a      	str	r2, [r3, #8]
 800258a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800258c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	605a      	str	r2, [r3, #4]
 8002596:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = {0};
 8002598:	f107 0318 	add.w	r3, r7, #24
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	605a      	str	r2, [r3, #4]
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	60da      	str	r2, [r3, #12]

    /*--------[ Configure The HCSR04 TRIGGER GPIO Pin ]-------*/

    if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOA)
 80025a6:	4b6e      	ldr	r3, [pc, #440]	; (8002760 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 80025a8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80025ac:	d10c      	bne.n	80025c8 <Cdd_Ultrasonic_Driver_Init+0x60>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 80025ae:	4b6d      	ldr	r3, [pc, #436]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	4a6c      	ldr	r2, [pc, #432]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 80025b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025b8:	6153      	str	r3, [r2, #20]
 80025ba:	4b6a      	ldr	r3, [pc, #424]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	e042      	b.n	800264e <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOB)
 80025c8:	4a65      	ldr	r2, [pc, #404]	; (8002760 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 80025ca:	4b65      	ldr	r3, [pc, #404]	; (8002760 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d10c      	bne.n	80025ea <Cdd_Ultrasonic_Driver_Init+0x82>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 80025d0:	4b64      	ldr	r3, [pc, #400]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 80025d2:	695b      	ldr	r3, [r3, #20]
 80025d4:	4a63      	ldr	r2, [pc, #396]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 80025d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025da:	6153      	str	r3, [r2, #20]
 80025dc:	4b61      	ldr	r3, [pc, #388]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	e031      	b.n	800264e <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOC)
 80025ea:	4a5d      	ldr	r2, [pc, #372]	; (8002760 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 80025ec:	4b5e      	ldr	r3, [pc, #376]	; (8002768 <Cdd_Ultrasonic_Driver_Init+0x200>)
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d10c      	bne.n	800260c <Cdd_Ultrasonic_Driver_Init+0xa4>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 80025f2:	4b5c      	ldr	r3, [pc, #368]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	4a5b      	ldr	r2, [pc, #364]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 80025f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80025fc:	6153      	str	r3, [r2, #20]
 80025fe:	4b59      	ldr	r3, [pc, #356]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	e020      	b.n	800264e <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOD)
 800260c:	4a54      	ldr	r2, [pc, #336]	; (8002760 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 800260e:	4b57      	ldr	r3, [pc, #348]	; (800276c <Cdd_Ultrasonic_Driver_Init+0x204>)
 8002610:	429a      	cmp	r2, r3
 8002612:	d10c      	bne.n	800262e <Cdd_Ultrasonic_Driver_Init+0xc6>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8002614:	4b53      	ldr	r3, [pc, #332]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	4a52      	ldr	r2, [pc, #328]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 800261a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800261e:	6153      	str	r3, [r2, #20]
 8002620:	4b50      	ldr	r3, [pc, #320]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002622:	695b      	ldr	r3, [r3, #20]
 8002624:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002628:	60bb      	str	r3, [r7, #8]
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	e00f      	b.n	800264e <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOE)
 800262e:	4a4c      	ldr	r2, [pc, #304]	; (8002760 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8002630:	4b4f      	ldr	r3, [pc, #316]	; (8002770 <Cdd_Ultrasonic_Driver_Init+0x208>)
 8002632:	429a      	cmp	r2, r3
 8002634:	d10b      	bne.n	800264e <Cdd_Ultrasonic_Driver_Init+0xe6>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 8002636:	4b4b      	ldr	r3, [pc, #300]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	4a4a      	ldr	r2, [pc, #296]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 800263c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002640:	6153      	str	r3, [r2, #20]
 8002642:	4b48      	ldr	r3, [pc, #288]	; (8002764 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002644:	695b      	ldr	r3, [r3, #20]
 8002646:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800264a:	607b      	str	r3, [r7, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
    }
    TRIG_GPIO_InitStruct.Pin = c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN;
 800264e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002652:	647b      	str	r3, [r7, #68]	; 0x44
    TRIG_GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002654:	2301      	movs	r3, #1
 8002656:	64bb      	str	r3, [r7, #72]	; 0x48
    TRIG_GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002658:	2300      	movs	r3, #0
 800265a:	64fb      	str	r3, [r7, #76]	; 0x4c
    TRIG_GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265c:	2300      	movs	r3, #0
 800265e:	653b      	str	r3, [r7, #80]	; 0x50
	HAL_GPIO_Init(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, &TRIG_GPIO_InitStruct);
 8002660:	4a3f      	ldr	r2, [pc, #252]	; (8002760 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8002662:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002666:	4619      	mov	r1, r3
 8002668:	4610      	mov	r0, r2
 800266a:	f001 f8ff 	bl	800386c <HAL_GPIO_Init>

	/*--------[ Initialize The HCSR04 Static Global Info ]-------*/

	g_Cdd_Ultrasonic_Info_s.TMR_PSC = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->PSC;
 800266e:	4b41      	ldr	r3, [pc, #260]	; (8002774 <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8002670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002672:	4a41      	ldr	r2, [pc, #260]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002674:	6053      	str	r3, [r2, #4]
	g_Cdd_Ultrasonic_Info_s.TMR_ARR = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->ARR;
 8002676:	4b3f      	ldr	r3, [pc, #252]	; (8002774 <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8002678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267a:	4a3f      	ldr	r2, [pc, #252]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 800267c:	6093      	str	r3, [r2, #8]
	g_Cdd_Ultrasonic_Info_s.TMR_OVC = 0u;
 800267e:	4b3e      	ldr	r3, [pc, #248]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002680:	2200      	movs	r2, #0
 8002682:	805a      	strh	r2, [r3, #2]
	g_Cdd_Ultrasonic_Info_s.HTIM = &htim3;
 8002684:	4b3c      	ldr	r3, [pc, #240]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002686:	4a3d      	ldr	r2, [pc, #244]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002688:	61da      	str	r2, [r3, #28]
	if(g_Cdd_Ultrasonic_Info_s.TMR_ARR == 0u)
 800268a:	4b3b      	ldr	r3, [pc, #236]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d103      	bne.n	800269a <Cdd_Ultrasonic_Driver_Init+0x132>
	{
		g_Cdd_Ultrasonic_Info_s.TMR_ARR = 65535u;
 8002692:	4b39      	ldr	r3, [pc, #228]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002694:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002698:	609a      	str	r2, [r3, #8]
	}
	if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_1)
 800269a:	2300      	movs	r3, #0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d104      	bne.n	80026aa <Cdd_Ultrasonic_Driver_Init+0x142>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_1;
 80026a0:	4b35      	ldr	r3, [pc, #212]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2020 	strb.w	r2, [r3, #32]
 80026a8:	e016      	b.n	80026d8 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_2)
 80026aa:	2300      	movs	r3, #0
 80026ac:	2b04      	cmp	r3, #4
 80026ae:	d104      	bne.n	80026ba <Cdd_Ultrasonic_Driver_Init+0x152>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_2;
 80026b0:	4b31      	ldr	r3, [pc, #196]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80026b2:	2202      	movs	r2, #2
 80026b4:	f883 2020 	strb.w	r2, [r3, #32]
 80026b8:	e00e      	b.n	80026d8 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_3)
 80026ba:	2300      	movs	r3, #0
 80026bc:	2b08      	cmp	r3, #8
 80026be:	d104      	bne.n	80026ca <Cdd_Ultrasonic_Driver_Init+0x162>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_3;
 80026c0:	4b2d      	ldr	r3, [pc, #180]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80026c2:	2204      	movs	r2, #4
 80026c4:	f883 2020 	strb.w	r2, [r3, #32]
 80026c8:	e006      	b.n	80026d8 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_4)
 80026ca:	2300      	movs	r3, #0
 80026cc:	2b0c      	cmp	r3, #12
 80026ce:	d103      	bne.n	80026d8 <Cdd_Ultrasonic_Driver_Init+0x170>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_4;
 80026d0:	4b29      	ldr	r3, [pc, #164]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80026d2:	2208      	movs	r2, #8
 80026d4:	f883 2020 	strb.w	r2, [r3, #32]
	}

	/*--------[ Configure The HCSR04 IC Timer Channel ]-------*/
	htim3.Instance = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance;
 80026d8:	4a26      	ldr	r2, [pc, #152]	; (8002774 <Cdd_Ultrasonic_Driver_Init+0x20c>)
 80026da:	4b28      	ldr	r3, [pc, #160]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 80026dc:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = g_Cdd_Ultrasonic_Info_s.TMR_PSC;
 80026de:	4b26      	ldr	r3, [pc, #152]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	4a26      	ldr	r2, [pc, #152]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 80026e4:	6053      	str	r3, [r2, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e6:	4b25      	ldr	r3, [pc, #148]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = g_Cdd_Ultrasonic_Info_s.TMR_ARR;
 80026ec:	4b22      	ldr	r3, [pc, #136]	; (8002778 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	4a22      	ldr	r2, [pc, #136]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 80026f2:	60d3      	str	r3, [r2, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026f4:	4b21      	ldr	r3, [pc, #132]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80026fa:	4b20      	ldr	r3, [pc, #128]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 80026fc:	2280      	movs	r2, #128	; 0x80
 80026fe:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim3);
 8002700:	481e      	ldr	r0, [pc, #120]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002702:	f001 fcc1 	bl	8004088 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002706:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800270a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 800270c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002710:	4619      	mov	r1, r3
 8002712:	481a      	ldr	r0, [pc, #104]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002714:	f002 fb5e 	bl	8004dd4 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim3);
 8002718:	4818      	ldr	r0, [pc, #96]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 800271a:	f001 fee1 	bl	80044e0 <HAL_TIM_IC_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800271e:	2300      	movs	r3, #0
 8002720:	62bb      	str	r3, [r7, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002722:	2300      	movs	r3, #0
 8002724:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 8002726:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800272a:	4619      	mov	r1, r3
 800272c:	4813      	ldr	r0, [pc, #76]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 800272e:	f003 f9f1 	bl	8005b14 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002732:	2300      	movs	r3, #0
 8002734:	61bb      	str	r3, [r7, #24]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002736:	2301      	movs	r3, #1
 8002738:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800273a:	2300      	movs	r3, #0
 800273c:	623b      	str	r3, [r7, #32]
	sConfigIC.ICFilter = 0u;
 800273e:	2300      	movs	r3, #0
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 8002742:	2200      	movs	r2, #0
 8002744:	f107 0318 	add.w	r3, r7, #24
 8002748:	4619      	mov	r1, r3
 800274a:	480c      	ldr	r0, [pc, #48]	; (800277c <Cdd_Ultrasonic_Driver_Init+0x214>)
 800274c:	f002 f991 	bl	8004a72 <HAL_TIM_IC_ConfigChannel>
	/* Set driver initialization flag to done */
	g_Cdd_Ultrasonic_DriverInitDone_b = TRUE;
 8002750:	4b0b      	ldr	r3, [pc, #44]	; (8002780 <Cdd_Ultrasonic_Driver_Init+0x218>)
 8002752:	2201      	movs	r2, #1
 8002754:	701a      	strb	r2, [r3, #0]
}
 8002756:	bf00      	nop
 8002758:	3758      	adds	r7, #88	; 0x58
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	48000400 	.word	0x48000400
 8002764:	40021000 	.word	0x40021000
 8002768:	48000800 	.word	0x48000800
 800276c:	48000c00 	.word	0x48000c00
 8002770:	48001000 	.word	0x48001000
 8002774:	40000400 	.word	0x40000400
 8002778:	2000019c 	.word	0x2000019c
 800277c:	20000150 	.word	0x20000150
 8002780:	200001c1 	.word	0x200001c1

08002784 <Cdd_Ultrasonic_MainFunction>:
/**
  * @brief	Cdd_Ultrasonic module main function (runs in task)
  * @return	None
  */
void Cdd_Ultrasonic_MainFunction(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Cdd_Ultrasonic_InitDone_b)
 8002788:	4b09      	ldr	r3, [pc, #36]	; (80027b0 <Cdd_Ultrasonic_MainFunction+0x2c>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d10c      	bne.n	80027aa <Cdd_Ultrasonic_MainFunction+0x26>
	{
		/* Trigger measurement every 2nd cycle ( 20ms = 2 * task cycle ) */
		if(FALSE == g_Cdd_Ultrasonic_TriggerFlag_b)
 8002790:	4b08      	ldr	r3, [pc, #32]	; (80027b4 <Cdd_Ultrasonic_MainFunction+0x30>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d103      	bne.n	80027a0 <Cdd_Ultrasonic_MainFunction+0x1c>
		{
			/* Trigger measurement next cycle */
			g_Cdd_Ultrasonic_TriggerFlag_b = TRUE;
 8002798:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <Cdd_Ultrasonic_MainFunction+0x30>)
 800279a:	2201      	movs	r2, #1
 800279c:	701a      	strb	r2, [r3, #0]
			g_Cdd_Ultrasonic_TriggerFlag_b = FALSE;
			/* Call trigger function */
			Cdd_Ultrasonic_Trigger();
		}
	}
}
 800279e:	e004      	b.n	80027aa <Cdd_Ultrasonic_MainFunction+0x26>
			g_Cdd_Ultrasonic_TriggerFlag_b = FALSE;
 80027a0:	4b04      	ldr	r3, [pc, #16]	; (80027b4 <Cdd_Ultrasonic_MainFunction+0x30>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	701a      	strb	r2, [r3, #0]
			Cdd_Ultrasonic_Trigger();
 80027a6:	f7ff fd85 	bl	80022b4 <Cdd_Ultrasonic_Trigger>
}
 80027aa:	bf00      	nop
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	200001c0 	.word	0x200001c0
 80027b4:	200001c2 	.word	0x200001c2

080027b8 <Cdd_Ultrasonic_ReadDistance>:
/**
  * @brief	Cdd_Ultrasonic module read distance function
  * @return	Last measured distance in centimeters
  */
float32 Cdd_Ultrasonic_ReadDistance(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
	float32 l_Distance_f32 = 0.0f;
 80027be:	f04f 0300 	mov.w	r3, #0
 80027c2:	607b      	str	r3, [r7, #4]
	l_Distance_f32 = g_Cdd_Ultrasonic_Info_s.DISTANCE;
 80027c4:	4b04      	ldr	r3, [pc, #16]	; (80027d8 <Cdd_Ultrasonic_ReadDistance+0x20>)
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	607b      	str	r3, [r7, #4]
	return l_Distance_f32;
 80027ca:	687b      	ldr	r3, [r7, #4]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bc80      	pop	{r7}
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	2000019c 	.word	0x2000019c

080027dc <HAL_TIM_IC_CaptureCallback>:
  * @brief	Cdd_Ultrasonic external capture callback function
  * @return	None
  * @attention	Runs in ISR
  */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
	Cdd_Ultrasonic_ISR_CaptureCallback(htim);
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f7ff fd6b 	bl	80022c0 <Cdd_Ultrasonic_ISR_CaptureCallback>
}
 80027ea:	bf00      	nop
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief	Cdd_Ultrasonic external period elapsed callback function
  * @return	None
  * @attention	Runs in ISR
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
	Cdd_Ultrasonic_ISR_PeriodElapsedCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7ff fe82 	bl	8002504 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback>
}
 8002800:	bf00      	nop
 8002802:	3708      	adds	r7, #8
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002810:	bf00      	nop
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	bc80      	pop	{r7}
 8002818:	4770      	bx	lr

0800281a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr

0800282c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b09a      	sub	sp, #104	; 0x68
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002834:	2300      	movs	r3, #0
 8002836:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800283e:	2300      	movs	r3, #0
 8002840:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e1e3      	b.n	8002c14 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002856:	f003 0310 	and.w	r3, r3, #16
 800285a:	2b00      	cmp	r3, #0
 800285c:	d176      	bne.n	800294c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	2b00      	cmp	r3, #0
 8002864:	d152      	bne.n	800290c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f005 f9db 	bl	8007c3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d13b      	bne.n	800290c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 ff83 	bl	80037a0 <ADC_Disable>
 800289a:	4603      	mov	r3, r0
 800289c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a4:	f003 0310 	and.w	r3, r3, #16
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d12f      	bne.n	800290c <HAL_ADC_Init+0xe0>
 80028ac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d12b      	bne.n	800290c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80028bc:	f023 0302 	bic.w	r3, r3, #2
 80028c0:	f043 0202 	orr.w	r2, r3, #2
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	689a      	ldr	r2, [r3, #8]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028d6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80028e6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028e8:	4b92      	ldr	r3, [pc, #584]	; (8002b34 <HAL_ADC_Init+0x308>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a92      	ldr	r2, [pc, #584]	; (8002b38 <HAL_ADC_Init+0x30c>)
 80028ee:	fba2 2303 	umull	r2, r3, r2, r3
 80028f2:	0c9a      	lsrs	r2, r3, #18
 80028f4:	4613      	mov	r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	4413      	add	r3, r2
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028fe:	e002      	b.n	8002906 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	3b01      	subs	r3, #1
 8002904:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1f9      	bne.n	8002900 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d007      	beq.n	800292a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002924:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002928:	d110      	bne.n	800294c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f023 0312 	bic.w	r3, r3, #18
 8002932:	f043 0210 	orr.w	r2, r3, #16
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293e:	f043 0201 	orr.w	r2, r3, #1
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002950:	f003 0310 	and.w	r3, r3, #16
 8002954:	2b00      	cmp	r3, #0
 8002956:	f040 8150 	bne.w	8002bfa <HAL_ADC_Init+0x3ce>
 800295a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800295e:	2b00      	cmp	r3, #0
 8002960:	f040 814b 	bne.w	8002bfa <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800296e:	2b00      	cmp	r3, #0
 8002970:	f040 8143 	bne.w	8002bfa <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800297c:	f043 0202 	orr.w	r2, r3, #2
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800298c:	d004      	beq.n	8002998 <HAL_ADC_Init+0x16c>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a6a      	ldr	r2, [pc, #424]	; (8002b3c <HAL_ADC_Init+0x310>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d101      	bne.n	800299c <HAL_ADC_Init+0x170>
 8002998:	4b69      	ldr	r3, [pc, #420]	; (8002b40 <HAL_ADC_Init+0x314>)
 800299a:	e000      	b.n	800299e <HAL_ADC_Init+0x172>
 800299c:	4b69      	ldr	r3, [pc, #420]	; (8002b44 <HAL_ADC_Init+0x318>)
 800299e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029a8:	d102      	bne.n	80029b0 <HAL_ADC_Init+0x184>
 80029aa:	4b64      	ldr	r3, [pc, #400]	; (8002b3c <HAL_ADC_Init+0x310>)
 80029ac:	60fb      	str	r3, [r7, #12]
 80029ae:	e01a      	b.n	80029e6 <HAL_ADC_Init+0x1ba>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a61      	ldr	r2, [pc, #388]	; (8002b3c <HAL_ADC_Init+0x310>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d103      	bne.n	80029c2 <HAL_ADC_Init+0x196>
 80029ba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	e011      	b.n	80029e6 <HAL_ADC_Init+0x1ba>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a60      	ldr	r2, [pc, #384]	; (8002b48 <HAL_ADC_Init+0x31c>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d102      	bne.n	80029d2 <HAL_ADC_Init+0x1a6>
 80029cc:	4b5f      	ldr	r3, [pc, #380]	; (8002b4c <HAL_ADC_Init+0x320>)
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	e009      	b.n	80029e6 <HAL_ADC_Init+0x1ba>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a5d      	ldr	r2, [pc, #372]	; (8002b4c <HAL_ADC_Init+0x320>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d102      	bne.n	80029e2 <HAL_ADC_Init+0x1b6>
 80029dc:	4b5a      	ldr	r3, [pc, #360]	; (8002b48 <HAL_ADC_Init+0x31c>)
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	e001      	b.n	80029e6 <HAL_ADC_Init+0x1ba>
 80029e2:	2300      	movs	r3, #0
 80029e4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f003 0303 	and.w	r3, r3, #3
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d108      	bne.n	8002a06 <HAL_ADC_Init+0x1da>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d101      	bne.n	8002a06 <HAL_ADC_Init+0x1da>
 8002a02:	2301      	movs	r3, #1
 8002a04:	e000      	b.n	8002a08 <HAL_ADC_Init+0x1dc>
 8002a06:	2300      	movs	r3, #0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d11c      	bne.n	8002a46 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002a0c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d010      	beq.n	8002a34 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 0303 	and.w	r3, r3, #3
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d107      	bne.n	8002a2e <HAL_ADC_Init+0x202>
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d101      	bne.n	8002a2e <HAL_ADC_Init+0x202>
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e000      	b.n	8002a30 <HAL_ADC_Init+0x204>
 8002a2e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d108      	bne.n	8002a46 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002a34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	431a      	orrs	r2, r3
 8002a42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a44:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	7e5b      	ldrb	r3, [r3, #25]
 8002a4a:	035b      	lsls	r3, r3, #13
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a50:	2a01      	cmp	r2, #1
 8002a52:	d002      	beq.n	8002a5a <HAL_ADC_Init+0x22e>
 8002a54:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a58:	e000      	b.n	8002a5c <HAL_ADC_Init+0x230>
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	431a      	orrs	r2, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d11b      	bne.n	8002ab2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	7e5b      	ldrb	r3, [r3, #25]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d109      	bne.n	8002a96 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a86:	3b01      	subs	r3, #1
 8002a88:	045a      	lsls	r2, r3, #17
 8002a8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a92:	663b      	str	r3, [r7, #96]	; 0x60
 8002a94:	e00d      	b.n	8002ab2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002a9e:	f043 0220 	orr.w	r2, r3, #32
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	f043 0201 	orr.w	r2, r3, #1
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d054      	beq.n	8002b64 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a22      	ldr	r2, [pc, #136]	; (8002b48 <HAL_ADC_Init+0x31c>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d004      	beq.n	8002ace <HAL_ADC_Init+0x2a2>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a20      	ldr	r2, [pc, #128]	; (8002b4c <HAL_ADC_Init+0x320>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d140      	bne.n	8002b50 <HAL_ADC_Init+0x324>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad2:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002ad6:	d02a      	beq.n	8002b2e <HAL_ADC_Init+0x302>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002adc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ae0:	d022      	beq.n	8002b28 <HAL_ADC_Init+0x2fc>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae6:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002aea:	d01a      	beq.n	8002b22 <HAL_ADC_Init+0x2f6>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002af0:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002af4:	d012      	beq.n	8002b1c <HAL_ADC_Init+0x2f0>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002afa:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8002afe:	d00a      	beq.n	8002b16 <HAL_ADC_Init+0x2ea>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b04:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8002b08:	d002      	beq.n	8002b10 <HAL_ADC_Init+0x2e4>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0e:	e023      	b.n	8002b58 <HAL_ADC_Init+0x32c>
 8002b10:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002b14:	e020      	b.n	8002b58 <HAL_ADC_Init+0x32c>
 8002b16:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002b1a:	e01d      	b.n	8002b58 <HAL_ADC_Init+0x32c>
 8002b1c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002b20:	e01a      	b.n	8002b58 <HAL_ADC_Init+0x32c>
 8002b22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b26:	e017      	b.n	8002b58 <HAL_ADC_Init+0x32c>
 8002b28:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002b2c:	e014      	b.n	8002b58 <HAL_ADC_Init+0x32c>
 8002b2e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002b32:	e011      	b.n	8002b58 <HAL_ADC_Init+0x32c>
 8002b34:	20000000 	.word	0x20000000
 8002b38:	431bde83 	.word	0x431bde83
 8002b3c:	50000100 	.word	0x50000100
 8002b40:	50000300 	.word	0x50000300
 8002b44:	50000700 	.word	0x50000700
 8002b48:	50000400 	.word	0x50000400
 8002b4c:	50000500 	.word	0x50000500
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b60:	4313      	orrs	r3, r2
 8002b62:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f003 030c 	and.w	r3, r3, #12
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d114      	bne.n	8002b9c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	6812      	ldr	r2, [r2, #0]
 8002b7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002b80:	f023 0302 	bic.w	r3, r3, #2
 8002b84:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	7e1b      	ldrb	r3, [r3, #24]
 8002b8a:	039a      	lsls	r2, r3, #14
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	4313      	orrs	r3, r2
 8002b96:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68da      	ldr	r2, [r3, #12]
 8002ba2:	4b1e      	ldr	r3, [pc, #120]	; (8002c1c <HAL_ADC_Init+0x3f0>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	6812      	ldr	r2, [r2, #0]
 8002baa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002bac:	430b      	orrs	r3, r1
 8002bae:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d10c      	bne.n	8002bd2 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	f023 010f 	bic.w	r1, r3, #15
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	1e5a      	subs	r2, r3, #1
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	631a      	str	r2, [r3, #48]	; 0x30
 8002bd0:	e007      	b.n	8002be2 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f022 020f 	bic.w	r2, r2, #15
 8002be0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bec:	f023 0303 	bic.w	r3, r3, #3
 8002bf0:	f043 0201 	orr.w	r2, r3, #1
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	641a      	str	r2, [r3, #64]	; 0x40
 8002bf8:	e00a      	b.n	8002c10 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfe:	f023 0312 	bic.w	r3, r3, #18
 8002c02:	f043 0210 	orr.w	r2, r3, #16
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002c10:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3768      	adds	r7, #104	; 0x68
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	fff0c007 	.word	0xfff0c007

08002c20 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f003 0304 	and.w	r3, r3, #4
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f040 80f7 	bne.w	8002e2e <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d101      	bne.n	8002c4e <HAL_ADC_Start_DMA+0x2e>
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	e0f2      	b.n	8002e34 <HAL_ADC_Start_DMA+0x214>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c5e:	d004      	beq.n	8002c6a <HAL_ADC_Start_DMA+0x4a>
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a75      	ldr	r2, [pc, #468]	; (8002e3c <HAL_ADC_Start_DMA+0x21c>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d109      	bne.n	8002c7e <HAL_ADC_Start_DMA+0x5e>
 8002c6a:	4b75      	ldr	r3, [pc, #468]	; (8002e40 <HAL_ADC_Start_DMA+0x220>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 031f 	and.w	r3, r3, #31
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	bf0c      	ite	eq
 8002c76:	2301      	moveq	r3, #1
 8002c78:	2300      	movne	r3, #0
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	e008      	b.n	8002c90 <HAL_ADC_Start_DMA+0x70>
 8002c7e:	4b71      	ldr	r3, [pc, #452]	; (8002e44 <HAL_ADC_Start_DMA+0x224>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 031f 	and.w	r3, r3, #31
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	bf0c      	ite	eq
 8002c8a:	2301      	moveq	r3, #1
 8002c8c:	2300      	movne	r3, #0
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	f000 80c5 	beq.w	8002e20 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002c96:	68f8      	ldr	r0, [r7, #12]
 8002c98:	f000 fd1e 	bl	80036d8 <ADC_Enable>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002ca0:	7dfb      	ldrb	r3, [r7, #23]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f040 80b7 	bne.w	8002e16 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002cb0:	f023 0301 	bic.w	r3, r3, #1
 8002cb4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cc4:	d004      	beq.n	8002cd0 <HAL_ADC_Start_DMA+0xb0>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a5c      	ldr	r2, [pc, #368]	; (8002e3c <HAL_ADC_Start_DMA+0x21c>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d106      	bne.n	8002cde <HAL_ADC_Start_DMA+0xbe>
 8002cd0:	4b5b      	ldr	r3, [pc, #364]	; (8002e40 <HAL_ADC_Start_DMA+0x220>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f003 031f 	and.w	r3, r3, #31
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d010      	beq.n	8002cfe <HAL_ADC_Start_DMA+0xde>
 8002cdc:	e005      	b.n	8002cea <HAL_ADC_Start_DMA+0xca>
 8002cde:	4b59      	ldr	r3, [pc, #356]	; (8002e44 <HAL_ADC_Start_DMA+0x224>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 031f 	and.w	r3, r3, #31
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d009      	beq.n	8002cfe <HAL_ADC_Start_DMA+0xde>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cf2:	d004      	beq.n	8002cfe <HAL_ADC_Start_DMA+0xde>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a53      	ldr	r2, [pc, #332]	; (8002e48 <HAL_ADC_Start_DMA+0x228>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d115      	bne.n	8002d2a <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d036      	beq.n	8002d86 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d20:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002d28:	e02d      	b.n	8002d86 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d3e:	d004      	beq.n	8002d4a <HAL_ADC_Start_DMA+0x12a>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a3d      	ldr	r2, [pc, #244]	; (8002e3c <HAL_ADC_Start_DMA+0x21c>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d10a      	bne.n	8002d60 <HAL_ADC_Start_DMA+0x140>
 8002d4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	bf14      	ite	ne
 8002d58:	2301      	movne	r3, #1
 8002d5a:	2300      	moveq	r3, #0
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	e008      	b.n	8002d72 <HAL_ADC_Start_DMA+0x152>
 8002d60:	4b39      	ldr	r3, [pc, #228]	; (8002e48 <HAL_ADC_Start_DMA+0x228>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	bf14      	ite	ne
 8002d6c:	2301      	movne	r3, #1
 8002d6e:	2300      	moveq	r3, #0
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d007      	beq.n	8002d86 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d7e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d92:	d106      	bne.n	8002da2 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d98:	f023 0206 	bic.w	r2, r3, #6
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	645a      	str	r2, [r3, #68]	; 0x44
 8002da0:	e002      	b.n	8002da8 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db4:	4a25      	ldr	r2, [pc, #148]	; (8002e4c <HAL_ADC_Start_DMA+0x22c>)
 8002db6:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dbc:	4a24      	ldr	r2, [pc, #144]	; (8002e50 <HAL_ADC_Start_DMA+0x230>)
 8002dbe:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc4:	4a23      	ldr	r2, [pc, #140]	; (8002e54 <HAL_ADC_Start_DMA+0x234>)
 8002dc6:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	221c      	movs	r2, #28
 8002dce:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	685a      	ldr	r2, [r3, #4]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f042 0210 	orr.w	r2, r2, #16
 8002dde:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68da      	ldr	r2, [r3, #12]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f042 0201 	orr.w	r2, r2, #1
 8002dee:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	3340      	adds	r3, #64	; 0x40
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	68ba      	ldr	r2, [r7, #8]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f000 ff4b 	bl	8003c9a <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689a      	ldr	r2, [r3, #8]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f042 0204 	orr.w	r2, r2, #4
 8002e12:	609a      	str	r2, [r3, #8]
 8002e14:	e00d      	b.n	8002e32 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002e1e:	e008      	b.n	8002e32 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002e2c:	e001      	b.n	8002e32 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002e2e:	2302      	movs	r3, #2
 8002e30:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3718      	adds	r7, #24
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	50000100 	.word	0x50000100
 8002e40:	50000300 	.word	0x50000300
 8002e44:	50000700 	.word	0x50000700
 8002e48:	50000400 	.word	0x50000400
 8002e4c:	0800360d 	.word	0x0800360d
 8002e50:	08003687 	.word	0x08003687
 8002e54:	080036a3 	.word	0x080036a3

08002e58 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b09b      	sub	sp, #108	; 0x6c
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e62:	2300      	movs	r3, #0
 8002e64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d101      	bne.n	8002e7a <HAL_ADC_ConfigChannel+0x22>
 8002e76:	2302      	movs	r3, #2
 8002e78:	e2c8      	b.n	800340c <HAL_ADC_ConfigChannel+0x5b4>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f003 0304 	and.w	r3, r3, #4
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f040 82ac 	bne.w	80033ea <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	2b04      	cmp	r3, #4
 8002e98:	d81c      	bhi.n	8002ed4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	4413      	add	r3, r2
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	461a      	mov	r2, r3
 8002eae:	231f      	movs	r3, #31
 8002eb0:	4093      	lsls	r3, r2
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	4019      	ands	r1, r3
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	6818      	ldr	r0, [r3, #0]
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	4413      	add	r3, r2
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	fa00 f203 	lsl.w	r2, r0, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	631a      	str	r2, [r3, #48]	; 0x30
 8002ed2:	e063      	b.n	8002f9c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	2b09      	cmp	r3, #9
 8002eda:	d81e      	bhi.n	8002f1a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685a      	ldr	r2, [r3, #4]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	4413      	add	r3, r2
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	3b1e      	subs	r3, #30
 8002ef0:	221f      	movs	r2, #31
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	4019      	ands	r1, r3
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	6818      	ldr	r0, [r3, #0]
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	4613      	mov	r3, r2
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	4413      	add	r3, r2
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	3b1e      	subs	r3, #30
 8002f0c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	635a      	str	r2, [r3, #52]	; 0x34
 8002f18:	e040      	b.n	8002f9c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b0e      	cmp	r3, #14
 8002f20:	d81e      	bhi.n	8002f60 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	4413      	add	r3, r2
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	3b3c      	subs	r3, #60	; 0x3c
 8002f36:	221f      	movs	r2, #31
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	4019      	ands	r1, r3
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	6818      	ldr	r0, [r3, #0]
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	005b      	lsls	r3, r3, #1
 8002f4c:	4413      	add	r3, r2
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	3b3c      	subs	r3, #60	; 0x3c
 8002f52:	fa00 f203 	lsl.w	r2, r0, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	639a      	str	r2, [r3, #56]	; 0x38
 8002f5e:	e01d      	b.n	8002f9c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685a      	ldr	r2, [r3, #4]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	4413      	add	r3, r2
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	3b5a      	subs	r3, #90	; 0x5a
 8002f74:	221f      	movs	r2, #31
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	4019      	ands	r1, r3
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	6818      	ldr	r0, [r3, #0]
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685a      	ldr	r2, [r3, #4]
 8002f86:	4613      	mov	r3, r2
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	4413      	add	r3, r2
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	3b5a      	subs	r3, #90	; 0x5a
 8002f90:	fa00 f203 	lsl.w	r2, r0, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 030c 	and.w	r3, r3, #12
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f040 80e5 	bne.w	8003176 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2b09      	cmp	r3, #9
 8002fb2:	d91c      	bls.n	8002fee <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6999      	ldr	r1, [r3, #24]
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	4413      	add	r3, r2
 8002fc4:	3b1e      	subs	r3, #30
 8002fc6:	2207      	movs	r2, #7
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	4019      	ands	r1, r3
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	6898      	ldr	r0, [r3, #8]
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	4413      	add	r3, r2
 8002fde:	3b1e      	subs	r3, #30
 8002fe0:	fa00 f203 	lsl.w	r2, r0, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	619a      	str	r2, [r3, #24]
 8002fec:	e019      	b.n	8003022 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6959      	ldr	r1, [r3, #20]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	4413      	add	r3, r2
 8002ffe:	2207      	movs	r2, #7
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	43db      	mvns	r3, r3
 8003006:	4019      	ands	r1, r3
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	6898      	ldr	r0, [r3, #8]
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	4613      	mov	r3, r2
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	4413      	add	r3, r2
 8003016:	fa00 f203 	lsl.w	r2, r0, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	695a      	ldr	r2, [r3, #20]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	08db      	lsrs	r3, r3, #3
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	3b01      	subs	r3, #1
 8003040:	2b03      	cmp	r3, #3
 8003042:	d84f      	bhi.n	80030e4 <HAL_ADC_ConfigChannel+0x28c>
 8003044:	a201      	add	r2, pc, #4	; (adr r2, 800304c <HAL_ADC_ConfigChannel+0x1f4>)
 8003046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800304a:	bf00      	nop
 800304c:	0800305d 	.word	0x0800305d
 8003050:	0800307f 	.word	0x0800307f
 8003054:	080030a1 	.word	0x080030a1
 8003058:	080030c3 	.word	0x080030c3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003062:	4b99      	ldr	r3, [pc, #612]	; (80032c8 <HAL_ADC_ConfigChannel+0x470>)
 8003064:	4013      	ands	r3, r2
 8003066:	683a      	ldr	r2, [r7, #0]
 8003068:	6812      	ldr	r2, [r2, #0]
 800306a:	0691      	lsls	r1, r2, #26
 800306c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800306e:	430a      	orrs	r2, r1
 8003070:	431a      	orrs	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800307a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800307c:	e07b      	b.n	8003176 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003084:	4b90      	ldr	r3, [pc, #576]	; (80032c8 <HAL_ADC_ConfigChannel+0x470>)
 8003086:	4013      	ands	r3, r2
 8003088:	683a      	ldr	r2, [r7, #0]
 800308a:	6812      	ldr	r2, [r2, #0]
 800308c:	0691      	lsls	r1, r2, #26
 800308e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003090:	430a      	orrs	r2, r1
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800309c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800309e:	e06a      	b.n	8003176 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80030a6:	4b88      	ldr	r3, [pc, #544]	; (80032c8 <HAL_ADC_ConfigChannel+0x470>)
 80030a8:	4013      	ands	r3, r2
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	6812      	ldr	r2, [r2, #0]
 80030ae:	0691      	lsls	r1, r2, #26
 80030b0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80030b2:	430a      	orrs	r2, r1
 80030b4:	431a      	orrs	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80030be:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80030c0:	e059      	b.n	8003176 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80030c8:	4b7f      	ldr	r3, [pc, #508]	; (80032c8 <HAL_ADC_ConfigChannel+0x470>)
 80030ca:	4013      	ands	r3, r2
 80030cc:	683a      	ldr	r2, [r7, #0]
 80030ce:	6812      	ldr	r2, [r2, #0]
 80030d0:	0691      	lsls	r1, r2, #26
 80030d2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80030d4:	430a      	orrs	r2, r1
 80030d6:	431a      	orrs	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80030e0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80030e2:	e048      	b.n	8003176 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	069b      	lsls	r3, r3, #26
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d107      	bne.n	8003108 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003106:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800310e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	069b      	lsls	r3, r3, #26
 8003118:	429a      	cmp	r2, r3
 800311a:	d107      	bne.n	800312c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800312a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003132:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	069b      	lsls	r3, r3, #26
 800313c:	429a      	cmp	r2, r3
 800313e:	d107      	bne.n	8003150 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800314e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003156:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	069b      	lsls	r3, r3, #26
 8003160:	429a      	cmp	r2, r3
 8003162:	d107      	bne.n	8003174 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003172:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003174:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 0303 	and.w	r3, r3, #3
 8003180:	2b01      	cmp	r3, #1
 8003182:	d108      	bne.n	8003196 <HAL_ADC_ConfigChannel+0x33e>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b01      	cmp	r3, #1
 8003190:	d101      	bne.n	8003196 <HAL_ADC_ConfigChannel+0x33e>
 8003192:	2301      	movs	r3, #1
 8003194:	e000      	b.n	8003198 <HAL_ADC_ConfigChannel+0x340>
 8003196:	2300      	movs	r3, #0
 8003198:	2b00      	cmp	r3, #0
 800319a:	f040 8131 	bne.w	8003400 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d00f      	beq.n	80031c6 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2201      	movs	r2, #1
 80031b4:	fa02 f303 	lsl.w	r3, r2, r3
 80031b8:	43da      	mvns	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	400a      	ands	r2, r1
 80031c0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80031c4:	e049      	b.n	800325a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2201      	movs	r2, #1
 80031d4:	409a      	lsls	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	430a      	orrs	r2, r1
 80031dc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2b09      	cmp	r3, #9
 80031e6:	d91c      	bls.n	8003222 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	6999      	ldr	r1, [r3, #24]
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	4613      	mov	r3, r2
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	4413      	add	r3, r2
 80031f8:	3b1b      	subs	r3, #27
 80031fa:	2207      	movs	r2, #7
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	43db      	mvns	r3, r3
 8003202:	4019      	ands	r1, r3
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	6898      	ldr	r0, [r3, #8]
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	4613      	mov	r3, r2
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	4413      	add	r3, r2
 8003212:	3b1b      	subs	r3, #27
 8003214:	fa00 f203 	lsl.w	r2, r0, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	430a      	orrs	r2, r1
 800321e:	619a      	str	r2, [r3, #24]
 8003220:	e01b      	b.n	800325a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6959      	ldr	r1, [r3, #20]
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	1c5a      	adds	r2, r3, #1
 800322e:	4613      	mov	r3, r2
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	4413      	add	r3, r2
 8003234:	2207      	movs	r2, #7
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	43db      	mvns	r3, r3
 800323c:	4019      	ands	r1, r3
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	6898      	ldr	r0, [r3, #8]
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	1c5a      	adds	r2, r3, #1
 8003248:	4613      	mov	r3, r2
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	4413      	add	r3, r2
 800324e:	fa00 f203 	lsl.w	r2, r0, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	430a      	orrs	r2, r1
 8003258:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003262:	d004      	beq.n	800326e <HAL_ADC_ConfigChannel+0x416>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a18      	ldr	r2, [pc, #96]	; (80032cc <HAL_ADC_ConfigChannel+0x474>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d101      	bne.n	8003272 <HAL_ADC_ConfigChannel+0x41a>
 800326e:	4b18      	ldr	r3, [pc, #96]	; (80032d0 <HAL_ADC_ConfigChannel+0x478>)
 8003270:	e000      	b.n	8003274 <HAL_ADC_ConfigChannel+0x41c>
 8003272:	4b18      	ldr	r3, [pc, #96]	; (80032d4 <HAL_ADC_ConfigChannel+0x47c>)
 8003274:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2b10      	cmp	r3, #16
 800327c:	d105      	bne.n	800328a <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800327e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003286:	2b00      	cmp	r3, #0
 8003288:	d015      	beq.n	80032b6 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800328e:	2b11      	cmp	r3, #17
 8003290:	d105      	bne.n	800329e <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003292:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00b      	beq.n	80032b6 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80032a2:	2b12      	cmp	r3, #18
 80032a4:	f040 80ac 	bne.w	8003400 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80032a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f040 80a5 	bne.w	8003400 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032be:	d10b      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x480>
 80032c0:	4b02      	ldr	r3, [pc, #8]	; (80032cc <HAL_ADC_ConfigChannel+0x474>)
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	e023      	b.n	800330e <HAL_ADC_ConfigChannel+0x4b6>
 80032c6:	bf00      	nop
 80032c8:	83fff000 	.word	0x83fff000
 80032cc:	50000100 	.word	0x50000100
 80032d0:	50000300 	.word	0x50000300
 80032d4:	50000700 	.word	0x50000700
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a4e      	ldr	r2, [pc, #312]	; (8003418 <HAL_ADC_ConfigChannel+0x5c0>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d103      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x492>
 80032e2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	e011      	b.n	800330e <HAL_ADC_ConfigChannel+0x4b6>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a4b      	ldr	r2, [pc, #300]	; (800341c <HAL_ADC_ConfigChannel+0x5c4>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d102      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x4a2>
 80032f4:	4b4a      	ldr	r3, [pc, #296]	; (8003420 <HAL_ADC_ConfigChannel+0x5c8>)
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	e009      	b.n	800330e <HAL_ADC_ConfigChannel+0x4b6>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a48      	ldr	r2, [pc, #288]	; (8003420 <HAL_ADC_ConfigChannel+0x5c8>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d102      	bne.n	800330a <HAL_ADC_ConfigChannel+0x4b2>
 8003304:	4b45      	ldr	r3, [pc, #276]	; (800341c <HAL_ADC_ConfigChannel+0x5c4>)
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	e001      	b.n	800330e <HAL_ADC_ConfigChannel+0x4b6>
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f003 0303 	and.w	r3, r3, #3
 8003318:	2b01      	cmp	r3, #1
 800331a:	d108      	bne.n	800332e <HAL_ADC_ConfigChannel+0x4d6>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b01      	cmp	r3, #1
 8003328:	d101      	bne.n	800332e <HAL_ADC_ConfigChannel+0x4d6>
 800332a:	2301      	movs	r3, #1
 800332c:	e000      	b.n	8003330 <HAL_ADC_ConfigChannel+0x4d8>
 800332e:	2300      	movs	r3, #0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d150      	bne.n	80033d6 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003334:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003336:	2b00      	cmp	r3, #0
 8003338:	d010      	beq.n	800335c <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 0303 	and.w	r3, r3, #3
 8003342:	2b01      	cmp	r3, #1
 8003344:	d107      	bne.n	8003356 <HAL_ADC_ConfigChannel+0x4fe>
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_ADC_ConfigChannel+0x4fe>
 8003352:	2301      	movs	r3, #1
 8003354:	e000      	b.n	8003358 <HAL_ADC_ConfigChannel+0x500>
 8003356:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003358:	2b00      	cmp	r3, #0
 800335a:	d13c      	bne.n	80033d6 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2b10      	cmp	r3, #16
 8003362:	d11d      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x548>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800336c:	d118      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800336e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003376:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003378:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800337a:	4b2a      	ldr	r3, [pc, #168]	; (8003424 <HAL_ADC_ConfigChannel+0x5cc>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a2a      	ldr	r2, [pc, #168]	; (8003428 <HAL_ADC_ConfigChannel+0x5d0>)
 8003380:	fba2 2303 	umull	r2, r3, r2, r3
 8003384:	0c9a      	lsrs	r2, r3, #18
 8003386:	4613      	mov	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4413      	add	r3, r2
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003390:	e002      	b.n	8003398 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	3b01      	subs	r3, #1
 8003396:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f9      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800339e:	e02e      	b.n	80033fe <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2b11      	cmp	r3, #17
 80033a6:	d10b      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x568>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033b0:	d106      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80033b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80033ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033bc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80033be:	e01e      	b.n	80033fe <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2b12      	cmp	r3, #18
 80033c6:	d11a      	bne.n	80033fe <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80033c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80033d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033d2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80033d4:	e013      	b.n	80033fe <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	f043 0220 	orr.w	r2, r3, #32
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80033e8:	e00a      	b.n	8003400 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	f043 0220 	orr.w	r2, r3, #32
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80033fc:	e000      	b.n	8003400 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80033fe:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003408:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800340c:	4618      	mov	r0, r3
 800340e:	376c      	adds	r7, #108	; 0x6c
 8003410:	46bd      	mov	sp, r7
 8003412:	bc80      	pop	{r7}
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	50000100 	.word	0x50000100
 800341c:	50000400 	.word	0x50000400
 8003420:	50000500 	.word	0x50000500
 8003424:	20000000 	.word	0x20000000
 8003428:	431bde83 	.word	0x431bde83

0800342c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800342c:	b480      	push	{r7}
 800342e:	b099      	sub	sp, #100	; 0x64
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003436:	2300      	movs	r3, #0
 8003438:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003444:	d102      	bne.n	800344c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003446:	4b6c      	ldr	r3, [pc, #432]	; (80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8003448:	60bb      	str	r3, [r7, #8]
 800344a:	e01a      	b.n	8003482 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a69      	ldr	r2, [pc, #420]	; (80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d103      	bne.n	800345e <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8003456:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800345a:	60bb      	str	r3, [r7, #8]
 800345c:	e011      	b.n	8003482 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a66      	ldr	r2, [pc, #408]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d102      	bne.n	800346e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003468:	4b65      	ldr	r3, [pc, #404]	; (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800346a:	60bb      	str	r3, [r7, #8]
 800346c:	e009      	b.n	8003482 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a63      	ldr	r2, [pc, #396]	; (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d102      	bne.n	800347e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003478:	4b60      	ldr	r3, [pc, #384]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800347a:	60bb      	str	r3, [r7, #8]
 800347c:	e001      	b.n	8003482 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800347e:	2300      	movs	r3, #0
 8003480:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e0b0      	b.n	80035ee <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003492:	2b01      	cmp	r3, #1
 8003494:	d101      	bne.n	800349a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003496:	2302      	movs	r3, #2
 8003498:	e0a9      	b.n	80035ee <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2201      	movs	r2, #1
 800349e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f003 0304 	and.w	r3, r3, #4
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f040 808d 	bne.w	80035cc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 0304 	and.w	r3, r3, #4
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	f040 8086 	bne.w	80035cc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034c8:	d004      	beq.n	80034d4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a4a      	ldr	r2, [pc, #296]	; (80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d101      	bne.n	80034d8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80034d4:	4b4b      	ldr	r3, [pc, #300]	; (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80034d6:	e000      	b.n	80034da <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80034d8:	4b4b      	ldr	r3, [pc, #300]	; (8003608 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80034da:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d040      	beq.n	8003566 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80034e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	6859      	ldr	r1, [r3, #4]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80034f6:	035b      	lsls	r3, r3, #13
 80034f8:	430b      	orrs	r3, r1
 80034fa:	431a      	orrs	r2, r3
 80034fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034fe:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f003 0303 	and.w	r3, r3, #3
 800350a:	2b01      	cmp	r3, #1
 800350c:	d108      	bne.n	8003520 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b01      	cmp	r3, #1
 800351a:	d101      	bne.n	8003520 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800351c:	2301      	movs	r3, #1
 800351e:	e000      	b.n	8003522 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003520:	2300      	movs	r3, #0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d15c      	bne.n	80035e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	2b01      	cmp	r3, #1
 8003530:	d107      	bne.n	8003542 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b01      	cmp	r3, #1
 800353c:	d101      	bne.n	8003542 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8003542:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003544:	2b00      	cmp	r3, #0
 8003546:	d14b      	bne.n	80035e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003548:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003550:	f023 030f 	bic.w	r3, r3, #15
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	6811      	ldr	r1, [r2, #0]
 8003558:	683a      	ldr	r2, [r7, #0]
 800355a:	6892      	ldr	r2, [r2, #8]
 800355c:	430a      	orrs	r2, r1
 800355e:	431a      	orrs	r2, r3
 8003560:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003562:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003564:	e03c      	b.n	80035e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003566:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800356e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003570:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f003 0303 	and.w	r3, r3, #3
 800357c:	2b01      	cmp	r3, #1
 800357e:	d108      	bne.n	8003592 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b01      	cmp	r3, #1
 800358c:	d101      	bne.n	8003592 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003592:	2300      	movs	r3, #0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d123      	bne.n	80035e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f003 0303 	and.w	r3, r3, #3
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d107      	bne.n	80035b4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d101      	bne.n	80035b4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80035b0:	2301      	movs	r3, #1
 80035b2:	e000      	b.n	80035b6 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80035b4:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d112      	bne.n	80035e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80035ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80035c2:	f023 030f 	bic.w	r3, r3, #15
 80035c6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035c8:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80035ca:	e009      	b.n	80035e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d0:	f043 0220 	orr.w	r2, r3, #32
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80035de:	e000      	b.n	80035e2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80035e0:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80035ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80035ee:	4618      	mov	r0, r3
 80035f0:	3764      	adds	r7, #100	; 0x64
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr
 80035f8:	50000100 	.word	0x50000100
 80035fc:	50000400 	.word	0x50000400
 8003600:	50000500 	.word	0x50000500
 8003604:	50000300 	.word	0x50000300
 8003608:	50000700 	.word	0x50000700

0800360c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003618:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003622:	2b00      	cmp	r3, #0
 8003624:	d126      	bne.n	8003674 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800363c:	2b00      	cmp	r3, #0
 800363e:	d115      	bne.n	800366c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003644:	2b00      	cmp	r3, #0
 8003646:	d111      	bne.n	800366c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003658:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d105      	bne.n	800366c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	f043 0201 	orr.w	r2, r3, #1
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f007 fe57 	bl	800b320 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003672:	e004      	b.n	800367e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	4798      	blx	r3
}
 800367e:	bf00      	nop
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003686:	b580      	push	{r7, lr}
 8003688:	b084      	sub	sp, #16
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003692:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f7ff f8b7 	bl	8002808 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800369a:	bf00      	nop
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80036a2:	b580      	push	{r7, lr}
 80036a4:	b084      	sub	sp, #16
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ae:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c0:	f043 0204 	orr.w	r2, r3, #4
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f7ff f8a6 	bl	800281a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036ce:	bf00      	nop
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
	...

080036d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036e0:	2300      	movs	r3, #0
 80036e2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 0303 	and.w	r3, r3, #3
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d108      	bne.n	8003704 <ADC_Enable+0x2c>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0301 	and.w	r3, r3, #1
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d101      	bne.n	8003704 <ADC_Enable+0x2c>
 8003700:	2301      	movs	r3, #1
 8003702:	e000      	b.n	8003706 <ADC_Enable+0x2e>
 8003704:	2300      	movs	r3, #0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d143      	bne.n	8003792 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	4b22      	ldr	r3, [pc, #136]	; (800379c <ADC_Enable+0xc4>)
 8003712:	4013      	ands	r3, r2
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00d      	beq.n	8003734 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371c:	f043 0210 	orr.w	r2, r3, #16
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003728:	f043 0201 	orr.w	r2, r3, #1
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e02f      	b.n	8003794 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689a      	ldr	r2, [r3, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0201 	orr.w	r2, r2, #1
 8003742:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003744:	f004 f940 	bl	80079c8 <HAL_GetTick>
 8003748:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800374a:	e01b      	b.n	8003784 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800374c:	f004 f93c 	bl	80079c8 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d914      	bls.n	8003784 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0301 	and.w	r3, r3, #1
 8003764:	2b01      	cmp	r3, #1
 8003766:	d00d      	beq.n	8003784 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376c:	f043 0210 	orr.w	r2, r3, #16
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003778:	f043 0201 	orr.w	r2, r3, #1
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e007      	b.n	8003794 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b01      	cmp	r3, #1
 8003790:	d1dc      	bne.n	800374c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	8000003f 	.word	0x8000003f

080037a0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037a8:	2300      	movs	r3, #0
 80037aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 0303 	and.w	r3, r3, #3
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d108      	bne.n	80037cc <ADC_Disable+0x2c>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d101      	bne.n	80037cc <ADC_Disable+0x2c>
 80037c8:	2301      	movs	r3, #1
 80037ca:	e000      	b.n	80037ce <ADC_Disable+0x2e>
 80037cc:	2300      	movs	r3, #0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d047      	beq.n	8003862 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f003 030d 	and.w	r3, r3, #13
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d10f      	bne.n	8003800 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689a      	ldr	r2, [r3, #8]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f042 0202 	orr.w	r2, r2, #2
 80037ee:	609a      	str	r2, [r3, #8]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2203      	movs	r2, #3
 80037f6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80037f8:	f004 f8e6 	bl	80079c8 <HAL_GetTick>
 80037fc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80037fe:	e029      	b.n	8003854 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003804:	f043 0210 	orr.w	r2, r3, #16
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003810:	f043 0201 	orr.w	r2, r3, #1
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e023      	b.n	8003864 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800381c:	f004 f8d4 	bl	80079c8 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b02      	cmp	r3, #2
 8003828:	d914      	bls.n	8003854 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b01      	cmp	r3, #1
 8003836:	d10d      	bne.n	8003854 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383c:	f043 0210 	orr.w	r2, r3, #16
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003848:	f043 0201 	orr.w	r2, r3, #1
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e007      	b.n	8003864 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b01      	cmp	r3, #1
 8003860:	d0dc      	beq.n	800381c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800386c:	b480      	push	{r7}
 800386e:	b087      	sub	sp, #28
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003876:	2300      	movs	r3, #0
 8003878:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800387a:	e160      	b.n	8003b3e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	2101      	movs	r1, #1
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	fa01 f303 	lsl.w	r3, r1, r3
 8003888:	4013      	ands	r3, r2
 800388a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2b00      	cmp	r3, #0
 8003890:	f000 8152 	beq.w	8003b38 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 0303 	and.w	r3, r3, #3
 800389c:	2b01      	cmp	r3, #1
 800389e:	d005      	beq.n	80038ac <HAL_GPIO_Init+0x40>
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 0303 	and.w	r3, r3, #3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d130      	bne.n	800390e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	2203      	movs	r2, #3
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	43db      	mvns	r3, r3
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	4013      	ands	r3, r2
 80038c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	693a      	ldr	r2, [r7, #16]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038e2:	2201      	movs	r2, #1
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4013      	ands	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	091b      	lsrs	r3, r3, #4
 80038f8:	f003 0201 	and.w	r2, r3, #1
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4313      	orrs	r3, r2
 8003906:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	2b03      	cmp	r3, #3
 8003918:	d017      	beq.n	800394a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	2203      	movs	r2, #3
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43db      	mvns	r3, r3
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	4013      	ands	r3, r2
 8003930:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	4313      	orrs	r3, r2
 8003942:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d123      	bne.n	800399e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	08da      	lsrs	r2, r3, #3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	3208      	adds	r2, #8
 800395e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003962:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f003 0307 	and.w	r3, r3, #7
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	220f      	movs	r2, #15
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	43db      	mvns	r3, r3
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	4013      	ands	r3, r2
 8003978:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	691a      	ldr	r2, [r3, #16]
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	4313      	orrs	r3, r2
 800398e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	08da      	lsrs	r2, r3, #3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3208      	adds	r2, #8
 8003998:	6939      	ldr	r1, [r7, #16]
 800399a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	2203      	movs	r2, #3
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	43db      	mvns	r3, r3
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4013      	ands	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f003 0203 	and.w	r2, r3, #3
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	005b      	lsls	r3, r3, #1
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	f000 80ac 	beq.w	8003b38 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039e0:	4b5e      	ldr	r3, [pc, #376]	; (8003b5c <HAL_GPIO_Init+0x2f0>)
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	4a5d      	ldr	r2, [pc, #372]	; (8003b5c <HAL_GPIO_Init+0x2f0>)
 80039e6:	f043 0301 	orr.w	r3, r3, #1
 80039ea:	6193      	str	r3, [r2, #24]
 80039ec:	4b5b      	ldr	r3, [pc, #364]	; (8003b5c <HAL_GPIO_Init+0x2f0>)
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	60bb      	str	r3, [r7, #8]
 80039f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80039f8:	4a59      	ldr	r2, [pc, #356]	; (8003b60 <HAL_GPIO_Init+0x2f4>)
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	089b      	lsrs	r3, r3, #2
 80039fe:	3302      	adds	r3, #2
 8003a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	f003 0303 	and.w	r3, r3, #3
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	220f      	movs	r2, #15
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	43db      	mvns	r3, r3
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	4013      	ands	r3, r2
 8003a1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003a22:	d025      	beq.n	8003a70 <HAL_GPIO_Init+0x204>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a4f      	ldr	r2, [pc, #316]	; (8003b64 <HAL_GPIO_Init+0x2f8>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d01f      	beq.n	8003a6c <HAL_GPIO_Init+0x200>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a4e      	ldr	r2, [pc, #312]	; (8003b68 <HAL_GPIO_Init+0x2fc>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d019      	beq.n	8003a68 <HAL_GPIO_Init+0x1fc>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a4d      	ldr	r2, [pc, #308]	; (8003b6c <HAL_GPIO_Init+0x300>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d013      	beq.n	8003a64 <HAL_GPIO_Init+0x1f8>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a4c      	ldr	r2, [pc, #304]	; (8003b70 <HAL_GPIO_Init+0x304>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d00d      	beq.n	8003a60 <HAL_GPIO_Init+0x1f4>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a4b      	ldr	r2, [pc, #300]	; (8003b74 <HAL_GPIO_Init+0x308>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d007      	beq.n	8003a5c <HAL_GPIO_Init+0x1f0>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a4a      	ldr	r2, [pc, #296]	; (8003b78 <HAL_GPIO_Init+0x30c>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d101      	bne.n	8003a58 <HAL_GPIO_Init+0x1ec>
 8003a54:	2306      	movs	r3, #6
 8003a56:	e00c      	b.n	8003a72 <HAL_GPIO_Init+0x206>
 8003a58:	2307      	movs	r3, #7
 8003a5a:	e00a      	b.n	8003a72 <HAL_GPIO_Init+0x206>
 8003a5c:	2305      	movs	r3, #5
 8003a5e:	e008      	b.n	8003a72 <HAL_GPIO_Init+0x206>
 8003a60:	2304      	movs	r3, #4
 8003a62:	e006      	b.n	8003a72 <HAL_GPIO_Init+0x206>
 8003a64:	2303      	movs	r3, #3
 8003a66:	e004      	b.n	8003a72 <HAL_GPIO_Init+0x206>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e002      	b.n	8003a72 <HAL_GPIO_Init+0x206>
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e000      	b.n	8003a72 <HAL_GPIO_Init+0x206>
 8003a70:	2300      	movs	r3, #0
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	f002 0203 	and.w	r2, r2, #3
 8003a78:	0092      	lsls	r2, r2, #2
 8003a7a:	4093      	lsls	r3, r2
 8003a7c:	693a      	ldr	r2, [r7, #16]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a82:	4937      	ldr	r1, [pc, #220]	; (8003b60 <HAL_GPIO_Init+0x2f4>)
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	089b      	lsrs	r3, r3, #2
 8003a88:	3302      	adds	r3, #2
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a90:	4b3a      	ldr	r3, [pc, #232]	; (8003b7c <HAL_GPIO_Init+0x310>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	43db      	mvns	r3, r3
 8003a9a:	693a      	ldr	r2, [r7, #16]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d003      	beq.n	8003ab4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003ab4:	4a31      	ldr	r2, [pc, #196]	; (8003b7c <HAL_GPIO_Init+0x310>)
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003aba:	4b30      	ldr	r3, [pc, #192]	; (8003b7c <HAL_GPIO_Init+0x310>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	693a      	ldr	r2, [r7, #16]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003ade:	4a27      	ldr	r2, [pc, #156]	; (8003b7c <HAL_GPIO_Init+0x310>)
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ae4:	4b25      	ldr	r3, [pc, #148]	; (8003b7c <HAL_GPIO_Init+0x310>)
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	43db      	mvns	r3, r3
 8003aee:	693a      	ldr	r2, [r7, #16]
 8003af0:	4013      	ands	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d003      	beq.n	8003b08 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003b08:	4a1c      	ldr	r2, [pc, #112]	; (8003b7c <HAL_GPIO_Init+0x310>)
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b0e:	4b1b      	ldr	r3, [pc, #108]	; (8003b7c <HAL_GPIO_Init+0x310>)
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	43db      	mvns	r3, r3
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8003b2a:	693a      	ldr	r2, [r7, #16]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003b32:	4a12      	ldr	r2, [pc, #72]	; (8003b7c <HAL_GPIO_Init+0x310>)
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	fa22 f303 	lsr.w	r3, r2, r3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f47f ae97 	bne.w	800387c <HAL_GPIO_Init+0x10>
  }
}
 8003b4e:	bf00      	nop
 8003b50:	bf00      	nop
 8003b52:	371c      	adds	r7, #28
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bc80      	pop	{r7}
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	40021000 	.word	0x40021000
 8003b60:	40010000 	.word	0x40010000
 8003b64:	48000400 	.word	0x48000400
 8003b68:	48000800 	.word	0x48000800
 8003b6c:	48000c00 	.word	0x48000c00
 8003b70:	48001000 	.word	0x48001000
 8003b74:	48001400 	.word	0x48001400
 8003b78:	48001800 	.word	0x48001800
 8003b7c:	40010400 	.word	0x40010400

08003b80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	460b      	mov	r3, r1
 8003b8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	691a      	ldr	r2, [r3, #16]
 8003b90:	887b      	ldrh	r3, [r7, #2]
 8003b92:	4013      	ands	r3, r2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d002      	beq.n	8003b9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	73fb      	strb	r3, [r7, #15]
 8003b9c:	e001      	b.n	8003ba2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3714      	adds	r7, #20
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bc80      	pop	{r7}
 8003bac:	4770      	bx	lr

08003bae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b083      	sub	sp, #12
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	807b      	strh	r3, [r7, #2]
 8003bba:	4613      	mov	r3, r2
 8003bbc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bbe:	787b      	ldrb	r3, [r7, #1]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d003      	beq.n	8003bcc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bc4:	887a      	ldrh	r2, [r7, #2]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bca:	e002      	b.n	8003bd2 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bcc:	887a      	ldrh	r2, [r7, #2]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bd2:	bf00      	nop
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bc80      	pop	{r7}
 8003bda:	4770      	bx	lr

08003bdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003be6:	4b08      	ldr	r3, [pc, #32]	; (8003c08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003be8:	695a      	ldr	r2, [r3, #20]
 8003bea:	88fb      	ldrh	r3, [r7, #6]
 8003bec:	4013      	ands	r3, r2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d006      	beq.n	8003c00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003bf2:	4a05      	ldr	r2, [pc, #20]	; (8003c08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bf4:	88fb      	ldrh	r3, [r7, #6]
 8003bf6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003bf8:	88fb      	ldrh	r3, [r7, #6]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f003 fe62 	bl	80078c4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c00:	bf00      	nop
 8003c02:	3708      	adds	r7, #8
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40010400 	.word	0x40010400

08003c0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e037      	b.n	8003c92 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2202      	movs	r2, #2
 8003c26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003c38:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003c3c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003c46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	695b      	ldr	r3, [r3, #20]
 8003c58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	69db      	ldr	r3, [r3, #28]
 8003c64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f9c1 	bl	8003ffc <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003c90:	2300      	movs	r3, #0
}  
 8003c92:	4618      	mov	r0, r3
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b086      	sub	sp, #24
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	60f8      	str	r0, [r7, #12]
 8003ca2:	60b9      	str	r1, [r7, #8]
 8003ca4:	607a      	str	r2, [r7, #4]
 8003ca6:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d101      	bne.n	8003cba <HAL_DMA_Start_IT+0x20>
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	e04a      	b.n	8003d50 <HAL_DMA_Start_IT+0xb6>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d13a      	bne.n	8003d42 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f022 0201 	bic.w	r2, r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	68b9      	ldr	r1, [r7, #8]
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	f000 f956 	bl	8003fa2 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d008      	beq.n	8003d10 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f042 020e 	orr.w	r2, r2, #14
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	e00f      	b.n	8003d30 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f042 020a 	orr.w	r2, r2, #10
 8003d1e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f022 0204 	bic.w	r2, r2, #4
 8003d2e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f042 0201 	orr.w	r2, r2, #1
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	e005      	b.n	8003d4e <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003d4a:	2302      	movs	r3, #2
 8003d4c:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003d4e:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003d50:	4618      	mov	r0, r3
 8003d52:	3718      	adds	r7, #24
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d008      	beq.n	8003d7c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2204      	movs	r2, #4
 8003d6e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e020      	b.n	8003dbe <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 020e 	bic.w	r2, r2, #14
 8003d8a:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0201 	bic.w	r2, r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003da4:	2101      	movs	r1, #1
 8003da6:	fa01 f202 	lsl.w	r2, r1, r2
 8003daa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bc80      	pop	{r7}
 8003dc6:	4770      	bx	lr

08003dc8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d005      	beq.n	8003dea <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2204      	movs	r2, #4
 8003de2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	73fb      	strb	r3, [r7, #15]
 8003de8:	e027      	b.n	8003e3a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 020e 	bic.w	r2, r2, #14
 8003df8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f022 0201 	bic.w	r2, r2, #1
 8003e08:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e12:	2101      	movs	r1, #1
 8003e14:	fa01 f202 	lsl.w	r2, r1, r2
 8003e18:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	4798      	blx	r3
    } 
  }
  return status;
 8003e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3710      	adds	r7, #16
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e60:	2204      	movs	r2, #4
 8003e62:	409a      	lsls	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	4013      	ands	r3, r2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d024      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x72>
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d01f      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0320 	and.w	r3, r3, #32
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d107      	bne.n	8003e94 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 0204 	bic.w	r2, r2, #4
 8003e92:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9c:	2104      	movs	r1, #4
 8003e9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003ea2:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d06a      	beq.n	8003f82 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003eb4:	e065      	b.n	8003f82 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eba:	2202      	movs	r2, #2
 8003ebc:	409a      	lsls	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d02c      	beq.n	8003f20 <HAL_DMA_IRQHandler+0xdc>
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d027      	beq.n	8003f20 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0320 	and.w	r3, r3, #32
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10b      	bne.n	8003ef6 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f022 020a 	bic.w	r2, r2, #10
 8003eec:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003efe:	2102      	movs	r1, #2
 8003f00:	fa01 f202 	lsl.w	r2, r1, r2
 8003f04:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d035      	beq.n	8003f82 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003f1e:	e030      	b.n	8003f82 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f24:	2208      	movs	r2, #8
 8003f26:	409a      	lsls	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d028      	beq.n	8003f82 <HAL_DMA_IRQHandler+0x13e>
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	f003 0308 	and.w	r3, r3, #8
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d023      	beq.n	8003f82 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 020e 	bic.w	r2, r2, #14
 8003f48:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f52:	2101      	movs	r1, #1
 8003f54:	fa01 f202 	lsl.w	r2, r1, r2
 8003f58:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d004      	beq.n	8003f82 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	4798      	blx	r3
    }
  }
}  
 8003f80:	e7ff      	b.n	8003f82 <HAL_DMA_IRQHandler+0x13e>
 8003f82:	bf00      	nop
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003f8a:	b480      	push	{r7}
 8003f8c:	b083      	sub	sp, #12
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bc80      	pop	{r7}
 8003fa0:	4770      	bx	lr

08003fa2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	b085      	sub	sp, #20
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	60f8      	str	r0, [r7, #12]
 8003faa:	60b9      	str	r1, [r7, #8]
 8003fac:	607a      	str	r2, [r7, #4]
 8003fae:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb8:	2101      	movs	r1, #1
 8003fba:	fa01 f202 	lsl.w	r2, r1, r2
 8003fbe:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	683a      	ldr	r2, [r7, #0]
 8003fc6:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	2b10      	cmp	r3, #16
 8003fce:	d108      	bne.n	8003fe2 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68ba      	ldr	r2, [r7, #8]
 8003fde:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003fe0:	e007      	b.n	8003ff2 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	60da      	str	r2, [r3, #12]
}
 8003ff2:	bf00      	nop
 8003ff4:	3714      	adds	r7, #20
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bc80      	pop	{r7}
 8003ffa:	4770      	bx	lr

08003ffc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	461a      	mov	r2, r3
 800400a:	4b13      	ldr	r3, [pc, #76]	; (8004058 <DMA_CalcBaseAndBitshift+0x5c>)
 800400c:	429a      	cmp	r2, r3
 800400e:	d80f      	bhi.n	8004030 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	461a      	mov	r2, r3
 8004016:	4b11      	ldr	r3, [pc, #68]	; (800405c <DMA_CalcBaseAndBitshift+0x60>)
 8004018:	4413      	add	r3, r2
 800401a:	4a11      	ldr	r2, [pc, #68]	; (8004060 <DMA_CalcBaseAndBitshift+0x64>)
 800401c:	fba2 2303 	umull	r2, r3, r2, r3
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	009a      	lsls	r2, r3, #2
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a0e      	ldr	r2, [pc, #56]	; (8004064 <DMA_CalcBaseAndBitshift+0x68>)
 800402c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800402e:	e00e      	b.n	800404e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	461a      	mov	r2, r3
 8004036:	4b0c      	ldr	r3, [pc, #48]	; (8004068 <DMA_CalcBaseAndBitshift+0x6c>)
 8004038:	4413      	add	r3, r2
 800403a:	4a09      	ldr	r2, [pc, #36]	; (8004060 <DMA_CalcBaseAndBitshift+0x64>)
 800403c:	fba2 2303 	umull	r2, r3, r2, r3
 8004040:	091b      	lsrs	r3, r3, #4
 8004042:	009a      	lsls	r2, r3, #2
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a08      	ldr	r2, [pc, #32]	; (800406c <DMA_CalcBaseAndBitshift+0x70>)
 800404c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800404e:	bf00      	nop
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	bc80      	pop	{r7}
 8004056:	4770      	bx	lr
 8004058:	40020407 	.word	0x40020407
 800405c:	bffdfff8 	.word	0xbffdfff8
 8004060:	cccccccd 	.word	0xcccccccd
 8004064:	40020000 	.word	0x40020000
 8004068:	bffdfbf8 	.word	0xbffdfbf8
 800406c:	40020400 	.word	0x40020400

08004070 <Gpt_Init>:
#include "Gpt.h"

static boolean g_Gpt_InitDone_b = FALSE;

void Gpt_Init(void)
{
 8004070:	b480      	push	{r7}
 8004072:	af00      	add	r7, sp, #0
	g_Gpt_InitDone_b = TRUE;
 8004074:	4b03      	ldr	r3, [pc, #12]	; (8004084 <Gpt_Init+0x14>)
 8004076:	2201      	movs	r2, #1
 8004078:	701a      	strb	r2, [r3, #0]
}
 800407a:	bf00      	nop
 800407c:	46bd      	mov	sp, r7
 800407e:	bc80      	pop	{r7}
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	200001c3 	.word	0x200001c3

08004088 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e049      	b.n	800412e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d106      	bne.n	80040b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f003 ff86 	bl	8007fc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2202      	movs	r2, #2
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4619      	mov	r1, r3
 80040c6:	4610      	mov	r0, r2
 80040c8:	f000 ffae 	bl	8005028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
	...

08004138 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004138:	b480      	push	{r7}
 800413a:	b085      	sub	sp, #20
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b01      	cmp	r3, #1
 800414a:	d001      	beq.n	8004150 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e04f      	b.n	80041f0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2202      	movs	r2, #2
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68da      	ldr	r2, [r3, #12]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f042 0201 	orr.w	r2, r2, #1
 8004166:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a23      	ldr	r2, [pc, #140]	; (80041fc <HAL_TIM_Base_Start_IT+0xc4>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d01d      	beq.n	80041ae <HAL_TIM_Base_Start_IT+0x76>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800417a:	d018      	beq.n	80041ae <HAL_TIM_Base_Start_IT+0x76>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a1f      	ldr	r2, [pc, #124]	; (8004200 <HAL_TIM_Base_Start_IT+0xc8>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d013      	beq.n	80041ae <HAL_TIM_Base_Start_IT+0x76>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a1e      	ldr	r2, [pc, #120]	; (8004204 <HAL_TIM_Base_Start_IT+0xcc>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d00e      	beq.n	80041ae <HAL_TIM_Base_Start_IT+0x76>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a1c      	ldr	r2, [pc, #112]	; (8004208 <HAL_TIM_Base_Start_IT+0xd0>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d009      	beq.n	80041ae <HAL_TIM_Base_Start_IT+0x76>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a1b      	ldr	r2, [pc, #108]	; (800420c <HAL_TIM_Base_Start_IT+0xd4>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d004      	beq.n	80041ae <HAL_TIM_Base_Start_IT+0x76>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a19      	ldr	r2, [pc, #100]	; (8004210 <HAL_TIM_Base_Start_IT+0xd8>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d115      	bne.n	80041da <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	689a      	ldr	r2, [r3, #8]
 80041b4:	4b17      	ldr	r3, [pc, #92]	; (8004214 <HAL_TIM_Base_Start_IT+0xdc>)
 80041b6:	4013      	ands	r3, r2
 80041b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2b06      	cmp	r3, #6
 80041be:	d015      	beq.n	80041ec <HAL_TIM_Base_Start_IT+0xb4>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041c6:	d011      	beq.n	80041ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f042 0201 	orr.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041d8:	e008      	b.n	80041ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f042 0201 	orr.w	r2, r2, #1
 80041e8:	601a      	str	r2, [r3, #0]
 80041ea:	e000      	b.n	80041ee <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80041ee:	2300      	movs	r3, #0
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3714      	adds	r7, #20
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bc80      	pop	{r7}
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	40012c00 	.word	0x40012c00
 8004200:	40000400 	.word	0x40000400
 8004204:	40000800 	.word	0x40000800
 8004208:	40013400 	.word	0x40013400
 800420c:	40014000 	.word	0x40014000
 8004210:	40015000 	.word	0x40015000
 8004214:	00010007 	.word	0x00010007

08004218 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b082      	sub	sp, #8
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d101      	bne.n	800422a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e049      	b.n	80042be <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d106      	bne.n	8004244 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f003 ff1c 	bl	800807c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2202      	movs	r2, #2
 8004248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	3304      	adds	r3, #4
 8004254:	4619      	mov	r1, r3
 8004256:	4610      	mov	r0, r2
 8004258:	f000 fee6 	bl	8005028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042bc:	2300      	movs	r3, #0
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3708      	adds	r7, #8
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
	...

080042c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d109      	bne.n	80042ec <HAL_TIM_PWM_Start+0x24>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	bf14      	ite	ne
 80042e4:	2301      	movne	r3, #1
 80042e6:	2300      	moveq	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	e03c      	b.n	8004366 <HAL_TIM_PWM_Start+0x9e>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	2b04      	cmp	r3, #4
 80042f0:	d109      	bne.n	8004306 <HAL_TIM_PWM_Start+0x3e>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	bf14      	ite	ne
 80042fe:	2301      	movne	r3, #1
 8004300:	2300      	moveq	r3, #0
 8004302:	b2db      	uxtb	r3, r3
 8004304:	e02f      	b.n	8004366 <HAL_TIM_PWM_Start+0x9e>
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	2b08      	cmp	r3, #8
 800430a:	d109      	bne.n	8004320 <HAL_TIM_PWM_Start+0x58>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b01      	cmp	r3, #1
 8004316:	bf14      	ite	ne
 8004318:	2301      	movne	r3, #1
 800431a:	2300      	moveq	r3, #0
 800431c:	b2db      	uxtb	r3, r3
 800431e:	e022      	b.n	8004366 <HAL_TIM_PWM_Start+0x9e>
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	2b0c      	cmp	r3, #12
 8004324:	d109      	bne.n	800433a <HAL_TIM_PWM_Start+0x72>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b01      	cmp	r3, #1
 8004330:	bf14      	ite	ne
 8004332:	2301      	movne	r3, #1
 8004334:	2300      	moveq	r3, #0
 8004336:	b2db      	uxtb	r3, r3
 8004338:	e015      	b.n	8004366 <HAL_TIM_PWM_Start+0x9e>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	2b10      	cmp	r3, #16
 800433e:	d109      	bne.n	8004354 <HAL_TIM_PWM_Start+0x8c>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b01      	cmp	r3, #1
 800434a:	bf14      	ite	ne
 800434c:	2301      	movne	r3, #1
 800434e:	2300      	moveq	r3, #0
 8004350:	b2db      	uxtb	r3, r3
 8004352:	e008      	b.n	8004366 <HAL_TIM_PWM_Start+0x9e>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2b01      	cmp	r3, #1
 800435e:	bf14      	ite	ne
 8004360:	2301      	movne	r3, #1
 8004362:	2300      	moveq	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e0a1      	b.n	80044b2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d104      	bne.n	800437e <HAL_TIM_PWM_Start+0xb6>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800437c:	e023      	b.n	80043c6 <HAL_TIM_PWM_Start+0xfe>
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b04      	cmp	r3, #4
 8004382:	d104      	bne.n	800438e <HAL_TIM_PWM_Start+0xc6>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2202      	movs	r2, #2
 8004388:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800438c:	e01b      	b.n	80043c6 <HAL_TIM_PWM_Start+0xfe>
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	2b08      	cmp	r3, #8
 8004392:	d104      	bne.n	800439e <HAL_TIM_PWM_Start+0xd6>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800439c:	e013      	b.n	80043c6 <HAL_TIM_PWM_Start+0xfe>
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	2b0c      	cmp	r3, #12
 80043a2:	d104      	bne.n	80043ae <HAL_TIM_PWM_Start+0xe6>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2202      	movs	r2, #2
 80043a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80043ac:	e00b      	b.n	80043c6 <HAL_TIM_PWM_Start+0xfe>
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	2b10      	cmp	r3, #16
 80043b2:	d104      	bne.n	80043be <HAL_TIM_PWM_Start+0xf6>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2202      	movs	r2, #2
 80043b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043bc:	e003      	b.n	80043c6 <HAL_TIM_PWM_Start+0xfe>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2202      	movs	r2, #2
 80043c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2201      	movs	r2, #1
 80043cc:	6839      	ldr	r1, [r7, #0]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f001 fb7b 	bl	8005aca <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a38      	ldr	r2, [pc, #224]	; (80044bc <HAL_TIM_PWM_Start+0x1f4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d018      	beq.n	8004410 <HAL_TIM_PWM_Start+0x148>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a37      	ldr	r2, [pc, #220]	; (80044c0 <HAL_TIM_PWM_Start+0x1f8>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d013      	beq.n	8004410 <HAL_TIM_PWM_Start+0x148>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a35      	ldr	r2, [pc, #212]	; (80044c4 <HAL_TIM_PWM_Start+0x1fc>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d00e      	beq.n	8004410 <HAL_TIM_PWM_Start+0x148>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a34      	ldr	r2, [pc, #208]	; (80044c8 <HAL_TIM_PWM_Start+0x200>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d009      	beq.n	8004410 <HAL_TIM_PWM_Start+0x148>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a32      	ldr	r2, [pc, #200]	; (80044cc <HAL_TIM_PWM_Start+0x204>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d004      	beq.n	8004410 <HAL_TIM_PWM_Start+0x148>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a31      	ldr	r2, [pc, #196]	; (80044d0 <HAL_TIM_PWM_Start+0x208>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d101      	bne.n	8004414 <HAL_TIM_PWM_Start+0x14c>
 8004410:	2301      	movs	r3, #1
 8004412:	e000      	b.n	8004416 <HAL_TIM_PWM_Start+0x14e>
 8004414:	2300      	movs	r3, #0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d007      	beq.n	800442a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004428:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a23      	ldr	r2, [pc, #140]	; (80044bc <HAL_TIM_PWM_Start+0x1f4>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d01d      	beq.n	8004470 <HAL_TIM_PWM_Start+0x1a8>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800443c:	d018      	beq.n	8004470 <HAL_TIM_PWM_Start+0x1a8>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a24      	ldr	r2, [pc, #144]	; (80044d4 <HAL_TIM_PWM_Start+0x20c>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d013      	beq.n	8004470 <HAL_TIM_PWM_Start+0x1a8>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a22      	ldr	r2, [pc, #136]	; (80044d8 <HAL_TIM_PWM_Start+0x210>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d00e      	beq.n	8004470 <HAL_TIM_PWM_Start+0x1a8>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a1a      	ldr	r2, [pc, #104]	; (80044c0 <HAL_TIM_PWM_Start+0x1f8>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d009      	beq.n	8004470 <HAL_TIM_PWM_Start+0x1a8>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a18      	ldr	r2, [pc, #96]	; (80044c4 <HAL_TIM_PWM_Start+0x1fc>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d004      	beq.n	8004470 <HAL_TIM_PWM_Start+0x1a8>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a19      	ldr	r2, [pc, #100]	; (80044d0 <HAL_TIM_PWM_Start+0x208>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d115      	bne.n	800449c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689a      	ldr	r2, [r3, #8]
 8004476:	4b19      	ldr	r3, [pc, #100]	; (80044dc <HAL_TIM_PWM_Start+0x214>)
 8004478:	4013      	ands	r3, r2
 800447a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2b06      	cmp	r3, #6
 8004480:	d015      	beq.n	80044ae <HAL_TIM_PWM_Start+0x1e6>
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004488:	d011      	beq.n	80044ae <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f042 0201 	orr.w	r2, r2, #1
 8004498:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800449a:	e008      	b.n	80044ae <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f042 0201 	orr.w	r2, r2, #1
 80044aa:	601a      	str	r2, [r3, #0]
 80044ac:	e000      	b.n	80044b0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	40012c00 	.word	0x40012c00
 80044c0:	40013400 	.word	0x40013400
 80044c4:	40014000 	.word	0x40014000
 80044c8:	40014400 	.word	0x40014400
 80044cc:	40014800 	.word	0x40014800
 80044d0:	40015000 	.word	0x40015000
 80044d4:	40000400 	.word	0x40000400
 80044d8:	40000800 	.word	0x40000800
 80044dc:	00010007 	.word	0x00010007

080044e0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e049      	b.n	8004586 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d106      	bne.n	800450c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 f841 	bl	800458e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2202      	movs	r2, #2
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	3304      	adds	r3, #4
 800451c:	4619      	mov	r1, r3
 800451e:	4610      	mov	r0, r2
 8004520:	f000 fd82 	bl	8005028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3708      	adds	r7, #8
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800458e:	b480      	push	{r7}
 8004590:	b083      	sub	sp, #12
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004596:	bf00      	nop
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	bc80      	pop	{r7}
 800459e:	4770      	bx	lr

080045a0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045aa:	2300      	movs	r3, #0
 80045ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d104      	bne.n	80045be <HAL_TIM_IC_Start_IT+0x1e>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	e023      	b.n	8004606 <HAL_TIM_IC_Start_IT+0x66>
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2b04      	cmp	r3, #4
 80045c2:	d104      	bne.n	80045ce <HAL_TIM_IC_Start_IT+0x2e>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	e01b      	b.n	8004606 <HAL_TIM_IC_Start_IT+0x66>
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	2b08      	cmp	r3, #8
 80045d2:	d104      	bne.n	80045de <HAL_TIM_IC_Start_IT+0x3e>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	e013      	b.n	8004606 <HAL_TIM_IC_Start_IT+0x66>
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	2b0c      	cmp	r3, #12
 80045e2:	d104      	bne.n	80045ee <HAL_TIM_IC_Start_IT+0x4e>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	e00b      	b.n	8004606 <HAL_TIM_IC_Start_IT+0x66>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2b10      	cmp	r3, #16
 80045f2:	d104      	bne.n	80045fe <HAL_TIM_IC_Start_IT+0x5e>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	e003      	b.n	8004606 <HAL_TIM_IC_Start_IT+0x66>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004604:	b2db      	uxtb	r3, r3
 8004606:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d104      	bne.n	8004618 <HAL_TIM_IC_Start_IT+0x78>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004614:	b2db      	uxtb	r3, r3
 8004616:	e013      	b.n	8004640 <HAL_TIM_IC_Start_IT+0xa0>
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	2b04      	cmp	r3, #4
 800461c:	d104      	bne.n	8004628 <HAL_TIM_IC_Start_IT+0x88>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004624:	b2db      	uxtb	r3, r3
 8004626:	e00b      	b.n	8004640 <HAL_TIM_IC_Start_IT+0xa0>
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	2b08      	cmp	r3, #8
 800462c:	d104      	bne.n	8004638 <HAL_TIM_IC_Start_IT+0x98>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004634:	b2db      	uxtb	r3, r3
 8004636:	e003      	b.n	8004640 <HAL_TIM_IC_Start_IT+0xa0>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800463e:	b2db      	uxtb	r3, r3
 8004640:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004642:	7bbb      	ldrb	r3, [r7, #14]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d102      	bne.n	800464e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004648:	7b7b      	ldrb	r3, [r7, #13]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d001      	beq.n	8004652 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e0dd      	b.n	800480e <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d104      	bne.n	8004662 <HAL_TIM_IC_Start_IT+0xc2>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2202      	movs	r2, #2
 800465c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004660:	e023      	b.n	80046aa <HAL_TIM_IC_Start_IT+0x10a>
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	2b04      	cmp	r3, #4
 8004666:	d104      	bne.n	8004672 <HAL_TIM_IC_Start_IT+0xd2>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2202      	movs	r2, #2
 800466c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004670:	e01b      	b.n	80046aa <HAL_TIM_IC_Start_IT+0x10a>
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	2b08      	cmp	r3, #8
 8004676:	d104      	bne.n	8004682 <HAL_TIM_IC_Start_IT+0xe2>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2202      	movs	r2, #2
 800467c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004680:	e013      	b.n	80046aa <HAL_TIM_IC_Start_IT+0x10a>
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2b0c      	cmp	r3, #12
 8004686:	d104      	bne.n	8004692 <HAL_TIM_IC_Start_IT+0xf2>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2202      	movs	r2, #2
 800468c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004690:	e00b      	b.n	80046aa <HAL_TIM_IC_Start_IT+0x10a>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b10      	cmp	r3, #16
 8004696:	d104      	bne.n	80046a2 <HAL_TIM_IC_Start_IT+0x102>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2202      	movs	r2, #2
 800469c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046a0:	e003      	b.n	80046aa <HAL_TIM_IC_Start_IT+0x10a>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2202      	movs	r2, #2
 80046a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d104      	bne.n	80046ba <HAL_TIM_IC_Start_IT+0x11a>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2202      	movs	r2, #2
 80046b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046b8:	e013      	b.n	80046e2 <HAL_TIM_IC_Start_IT+0x142>
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d104      	bne.n	80046ca <HAL_TIM_IC_Start_IT+0x12a>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2202      	movs	r2, #2
 80046c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046c8:	e00b      	b.n	80046e2 <HAL_TIM_IC_Start_IT+0x142>
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	2b08      	cmp	r3, #8
 80046ce:	d104      	bne.n	80046da <HAL_TIM_IC_Start_IT+0x13a>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2202      	movs	r2, #2
 80046d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80046d8:	e003      	b.n	80046e2 <HAL_TIM_IC_Start_IT+0x142>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2202      	movs	r2, #2
 80046de:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	2b0c      	cmp	r3, #12
 80046e6:	d841      	bhi.n	800476c <HAL_TIM_IC_Start_IT+0x1cc>
 80046e8:	a201      	add	r2, pc, #4	; (adr r2, 80046f0 <HAL_TIM_IC_Start_IT+0x150>)
 80046ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ee:	bf00      	nop
 80046f0:	08004725 	.word	0x08004725
 80046f4:	0800476d 	.word	0x0800476d
 80046f8:	0800476d 	.word	0x0800476d
 80046fc:	0800476d 	.word	0x0800476d
 8004700:	08004737 	.word	0x08004737
 8004704:	0800476d 	.word	0x0800476d
 8004708:	0800476d 	.word	0x0800476d
 800470c:	0800476d 	.word	0x0800476d
 8004710:	08004749 	.word	0x08004749
 8004714:	0800476d 	.word	0x0800476d
 8004718:	0800476d 	.word	0x0800476d
 800471c:	0800476d 	.word	0x0800476d
 8004720:	0800475b 	.word	0x0800475b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68da      	ldr	r2, [r3, #12]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f042 0202 	orr.w	r2, r2, #2
 8004732:	60da      	str	r2, [r3, #12]
      break;
 8004734:	e01d      	b.n	8004772 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68da      	ldr	r2, [r3, #12]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f042 0204 	orr.w	r2, r2, #4
 8004744:	60da      	str	r2, [r3, #12]
      break;
 8004746:	e014      	b.n	8004772 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0208 	orr.w	r2, r2, #8
 8004756:	60da      	str	r2, [r3, #12]
      break;
 8004758:	e00b      	b.n	8004772 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68da      	ldr	r2, [r3, #12]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f042 0210 	orr.w	r2, r2, #16
 8004768:	60da      	str	r2, [r3, #12]
      break;
 800476a:	e002      	b.n	8004772 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	73fb      	strb	r3, [r7, #15]
      break;
 8004770:	bf00      	nop
  }

  if (status == HAL_OK)
 8004772:	7bfb      	ldrb	r3, [r7, #15]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d149      	bne.n	800480c <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2201      	movs	r2, #1
 800477e:	6839      	ldr	r1, [r7, #0]
 8004780:	4618      	mov	r0, r3
 8004782:	f001 f9a2 	bl	8005aca <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a23      	ldr	r2, [pc, #140]	; (8004818 <HAL_TIM_IC_Start_IT+0x278>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d01d      	beq.n	80047cc <HAL_TIM_IC_Start_IT+0x22c>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004798:	d018      	beq.n	80047cc <HAL_TIM_IC_Start_IT+0x22c>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a1f      	ldr	r2, [pc, #124]	; (800481c <HAL_TIM_IC_Start_IT+0x27c>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d013      	beq.n	80047cc <HAL_TIM_IC_Start_IT+0x22c>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a1d      	ldr	r2, [pc, #116]	; (8004820 <HAL_TIM_IC_Start_IT+0x280>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d00e      	beq.n	80047cc <HAL_TIM_IC_Start_IT+0x22c>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a1c      	ldr	r2, [pc, #112]	; (8004824 <HAL_TIM_IC_Start_IT+0x284>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d009      	beq.n	80047cc <HAL_TIM_IC_Start_IT+0x22c>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a1a      	ldr	r2, [pc, #104]	; (8004828 <HAL_TIM_IC_Start_IT+0x288>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d004      	beq.n	80047cc <HAL_TIM_IC_Start_IT+0x22c>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a19      	ldr	r2, [pc, #100]	; (800482c <HAL_TIM_IC_Start_IT+0x28c>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d115      	bne.n	80047f8 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	4b17      	ldr	r3, [pc, #92]	; (8004830 <HAL_TIM_IC_Start_IT+0x290>)
 80047d4:	4013      	ands	r3, r2
 80047d6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	2b06      	cmp	r3, #6
 80047dc:	d015      	beq.n	800480a <HAL_TIM_IC_Start_IT+0x26a>
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047e4:	d011      	beq.n	800480a <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f042 0201 	orr.w	r2, r2, #1
 80047f4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047f6:	e008      	b.n	800480a <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f042 0201 	orr.w	r2, r2, #1
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	e000      	b.n	800480c <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800480a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800480c:	7bfb      	ldrb	r3, [r7, #15]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3710      	adds	r7, #16
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	40012c00 	.word	0x40012c00
 800481c:	40000400 	.word	0x40000400
 8004820:	40000800 	.word	0x40000800
 8004824:	40013400 	.word	0x40013400
 8004828:	40014000 	.word	0x40014000
 800482c:	40015000 	.word	0x40015000
 8004830:	00010007 	.word	0x00010007

08004834 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b02      	cmp	r3, #2
 8004848:	d122      	bne.n	8004890 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b02      	cmp	r3, #2
 8004856:	d11b      	bne.n	8004890 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f06f 0202 	mvn.w	r2, #2
 8004860:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	f003 0303 	and.w	r3, r3, #3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7fd ffb0 	bl	80027dc <HAL_TIM_IC_CaptureCallback>
 800487c:	e005      	b.n	800488a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 fbb6 	bl	8004ff0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 fbbc 	bl	8005002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	f003 0304 	and.w	r3, r3, #4
 800489a:	2b04      	cmp	r3, #4
 800489c:	d122      	bne.n	80048e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	f003 0304 	and.w	r3, r3, #4
 80048a8:	2b04      	cmp	r3, #4
 80048aa:	d11b      	bne.n	80048e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f06f 0204 	mvn.w	r2, #4
 80048b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2202      	movs	r2, #2
 80048ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	699b      	ldr	r3, [r3, #24]
 80048c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d003      	beq.n	80048d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f7fd ff86 	bl	80027dc <HAL_TIM_IC_CaptureCallback>
 80048d0:	e005      	b.n	80048de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fb8c 	bl	8004ff0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 fb92 	bl	8005002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	f003 0308 	and.w	r3, r3, #8
 80048ee:	2b08      	cmp	r3, #8
 80048f0:	d122      	bne.n	8004938 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	f003 0308 	and.w	r3, r3, #8
 80048fc:	2b08      	cmp	r3, #8
 80048fe:	d11b      	bne.n	8004938 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f06f 0208 	mvn.w	r2, #8
 8004908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2204      	movs	r2, #4
 800490e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	69db      	ldr	r3, [r3, #28]
 8004916:	f003 0303 	and.w	r3, r3, #3
 800491a:	2b00      	cmp	r3, #0
 800491c:	d003      	beq.n	8004926 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f7fd ff5c 	bl	80027dc <HAL_TIM_IC_CaptureCallback>
 8004924:	e005      	b.n	8004932 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 fb62 	bl	8004ff0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 fb68 	bl	8005002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	f003 0310 	and.w	r3, r3, #16
 8004942:	2b10      	cmp	r3, #16
 8004944:	d122      	bne.n	800498c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	f003 0310 	and.w	r3, r3, #16
 8004950:	2b10      	cmp	r3, #16
 8004952:	d11b      	bne.n	800498c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f06f 0210 	mvn.w	r2, #16
 800495c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2208      	movs	r2, #8
 8004962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	69db      	ldr	r3, [r3, #28]
 800496a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800496e:	2b00      	cmp	r3, #0
 8004970:	d003      	beq.n	800497a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f7fd ff32 	bl	80027dc <HAL_TIM_IC_CaptureCallback>
 8004978:	e005      	b.n	8004986 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 fb38 	bl	8004ff0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 fb3e 	bl	8005002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	f003 0301 	and.w	r3, r3, #1
 8004996:	2b01      	cmp	r3, #1
 8004998:	d10e      	bne.n	80049b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	f003 0301 	and.w	r3, r3, #1
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d107      	bne.n	80049b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f06f 0201 	mvn.w	r2, #1
 80049b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f7fd ff1d 	bl	80027f2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049c2:	2b80      	cmp	r3, #128	; 0x80
 80049c4:	d10e      	bne.n	80049e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049d0:	2b80      	cmp	r3, #128	; 0x80
 80049d2:	d107      	bne.n	80049e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f001 f92d 	bl	8005c3e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049f2:	d10e      	bne.n	8004a12 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049fe:	2b80      	cmp	r3, #128	; 0x80
 8004a00:	d107      	bne.n	8004a12 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f001 f91f 	bl	8005c50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a1c:	2b40      	cmp	r3, #64	; 0x40
 8004a1e:	d10e      	bne.n	8004a3e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a2a:	2b40      	cmp	r3, #64	; 0x40
 8004a2c:	d107      	bne.n	8004a3e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 faeb 	bl	8005014 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	f003 0320 	and.w	r3, r3, #32
 8004a48:	2b20      	cmp	r3, #32
 8004a4a:	d10e      	bne.n	8004a6a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	f003 0320 	and.w	r3, r3, #32
 8004a56:	2b20      	cmp	r3, #32
 8004a58:	d107      	bne.n	8004a6a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f06f 0220 	mvn.w	r2, #32
 8004a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f001 f8e1 	bl	8005c2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a6a:	bf00      	nop
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b086      	sub	sp, #24
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	60f8      	str	r0, [r7, #12]
 8004a7a:	60b9      	str	r1, [r7, #8]
 8004a7c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d101      	bne.n	8004a90 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	e088      	b.n	8004ba2 <HAL_TIM_IC_ConfigChannel+0x130>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d11b      	bne.n	8004ad6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6818      	ldr	r0, [r3, #0]
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	6819      	ldr	r1, [r3, #0]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	685a      	ldr	r2, [r3, #4]
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	f000 fe57 	bl	8005760 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	699a      	ldr	r2, [r3, #24]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f022 020c 	bic.w	r2, r2, #12
 8004ac0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	6999      	ldr	r1, [r3, #24]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	689a      	ldr	r2, [r3, #8]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	619a      	str	r2, [r3, #24]
 8004ad4:	e060      	b.n	8004b98 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2b04      	cmp	r3, #4
 8004ada:	d11c      	bne.n	8004b16 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6818      	ldr	r0, [r3, #0]
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	6819      	ldr	r1, [r3, #0]
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	f000 fed2 	bl	8005894 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	699a      	ldr	r2, [r3, #24]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004afe:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6999      	ldr	r1, [r3, #24]
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	021a      	lsls	r2, r3, #8
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	430a      	orrs	r2, r1
 8004b12:	619a      	str	r2, [r3, #24]
 8004b14:	e040      	b.n	8004b98 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d11b      	bne.n	8004b54 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6818      	ldr	r0, [r3, #0]
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	6819      	ldr	r1, [r3, #0]
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	f000 ff1d 	bl	800596a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	69da      	ldr	r2, [r3, #28]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 020c 	bic.w	r2, r2, #12
 8004b3e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	69d9      	ldr	r1, [r3, #28]
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	689a      	ldr	r2, [r3, #8]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	61da      	str	r2, [r3, #28]
 8004b52:	e021      	b.n	8004b98 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b0c      	cmp	r3, #12
 8004b58:	d11c      	bne.n	8004b94 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6818      	ldr	r0, [r3, #0]
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	6819      	ldr	r1, [r3, #0]
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	685a      	ldr	r2, [r3, #4]
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	f000 ff39 	bl	80059e0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	69da      	ldr	r2, [r3, #28]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004b7c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	69d9      	ldr	r1, [r3, #28]
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	021a      	lsls	r2, r3, #8
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	61da      	str	r2, [r3, #28]
 8004b92:	e001      	b.n	8004b98 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
	...

08004bac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d101      	bne.n	8004bca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004bc6:	2302      	movs	r3, #2
 8004bc8:	e0ff      	b.n	8004dca <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2b14      	cmp	r3, #20
 8004bd6:	f200 80f0 	bhi.w	8004dba <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004bda:	a201      	add	r2, pc, #4	; (adr r2, 8004be0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be0:	08004c35 	.word	0x08004c35
 8004be4:	08004dbb 	.word	0x08004dbb
 8004be8:	08004dbb 	.word	0x08004dbb
 8004bec:	08004dbb 	.word	0x08004dbb
 8004bf0:	08004c75 	.word	0x08004c75
 8004bf4:	08004dbb 	.word	0x08004dbb
 8004bf8:	08004dbb 	.word	0x08004dbb
 8004bfc:	08004dbb 	.word	0x08004dbb
 8004c00:	08004cb7 	.word	0x08004cb7
 8004c04:	08004dbb 	.word	0x08004dbb
 8004c08:	08004dbb 	.word	0x08004dbb
 8004c0c:	08004dbb 	.word	0x08004dbb
 8004c10:	08004cf7 	.word	0x08004cf7
 8004c14:	08004dbb 	.word	0x08004dbb
 8004c18:	08004dbb 	.word	0x08004dbb
 8004c1c:	08004dbb 	.word	0x08004dbb
 8004c20:	08004d39 	.word	0x08004d39
 8004c24:	08004dbb 	.word	0x08004dbb
 8004c28:	08004dbb 	.word	0x08004dbb
 8004c2c:	08004dbb 	.word	0x08004dbb
 8004c30:	08004d79 	.word	0x08004d79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68b9      	ldr	r1, [r7, #8]
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 fa90 	bl	8005160 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	699a      	ldr	r2, [r3, #24]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f042 0208 	orr.w	r2, r2, #8
 8004c4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699a      	ldr	r2, [r3, #24]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 0204 	bic.w	r2, r2, #4
 8004c5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6999      	ldr	r1, [r3, #24]
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	691a      	ldr	r2, [r3, #16]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	619a      	str	r2, [r3, #24]
      break;
 8004c72:	e0a5      	b.n	8004dc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68b9      	ldr	r1, [r7, #8]
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 fb0a 	bl	8005294 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	699a      	ldr	r2, [r3, #24]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	699a      	ldr	r2, [r3, #24]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	6999      	ldr	r1, [r3, #24]
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	021a      	lsls	r2, r3, #8
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	619a      	str	r2, [r3, #24]
      break;
 8004cb4:	e084      	b.n	8004dc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68b9      	ldr	r1, [r7, #8]
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f000 fb7b 	bl	80053b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	69da      	ldr	r2, [r3, #28]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f042 0208 	orr.w	r2, r2, #8
 8004cd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	69da      	ldr	r2, [r3, #28]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 0204 	bic.w	r2, r2, #4
 8004ce0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	69d9      	ldr	r1, [r3, #28]
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	691a      	ldr	r2, [r3, #16]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	61da      	str	r2, [r3, #28]
      break;
 8004cf4:	e064      	b.n	8004dc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68b9      	ldr	r1, [r7, #8]
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f000 fbed 	bl	80054dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	69da      	ldr	r2, [r3, #28]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	69da      	ldr	r2, [r3, #28]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	69d9      	ldr	r1, [r3, #28]
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	021a      	lsls	r2, r3, #8
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	61da      	str	r2, [r3, #28]
      break;
 8004d36:	e043      	b.n	8004dc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68b9      	ldr	r1, [r7, #8]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 fc3a 	bl	80055b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f042 0208 	orr.w	r2, r2, #8
 8004d52:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 0204 	bic.w	r2, r2, #4
 8004d62:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	691a      	ldr	r2, [r3, #16]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004d76:	e023      	b.n	8004dc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68b9      	ldr	r1, [r7, #8]
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 fc84 	bl	800568c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d92:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004da2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	021a      	lsls	r2, r3, #8
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	430a      	orrs	r2, r1
 8004db6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004db8:	e002      	b.n	8004dc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	75fb      	strb	r3, [r7, #23]
      break;
 8004dbe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3718      	adds	r7, #24
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop

08004dd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dde:	2300      	movs	r3, #0
 8004de0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d101      	bne.n	8004df0 <HAL_TIM_ConfigClockSource+0x1c>
 8004dec:	2302      	movs	r3, #2
 8004dee:	e0b6      	b.n	8004f5e <HAL_TIM_ConfigClockSource+0x18a>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2202      	movs	r2, #2
 8004dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e2c:	d03e      	beq.n	8004eac <HAL_TIM_ConfigClockSource+0xd8>
 8004e2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e32:	f200 8087 	bhi.w	8004f44 <HAL_TIM_ConfigClockSource+0x170>
 8004e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e3a:	f000 8086 	beq.w	8004f4a <HAL_TIM_ConfigClockSource+0x176>
 8004e3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e42:	d87f      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x170>
 8004e44:	2b70      	cmp	r3, #112	; 0x70
 8004e46:	d01a      	beq.n	8004e7e <HAL_TIM_ConfigClockSource+0xaa>
 8004e48:	2b70      	cmp	r3, #112	; 0x70
 8004e4a:	d87b      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x170>
 8004e4c:	2b60      	cmp	r3, #96	; 0x60
 8004e4e:	d050      	beq.n	8004ef2 <HAL_TIM_ConfigClockSource+0x11e>
 8004e50:	2b60      	cmp	r3, #96	; 0x60
 8004e52:	d877      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x170>
 8004e54:	2b50      	cmp	r3, #80	; 0x50
 8004e56:	d03c      	beq.n	8004ed2 <HAL_TIM_ConfigClockSource+0xfe>
 8004e58:	2b50      	cmp	r3, #80	; 0x50
 8004e5a:	d873      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x170>
 8004e5c:	2b40      	cmp	r3, #64	; 0x40
 8004e5e:	d058      	beq.n	8004f12 <HAL_TIM_ConfigClockSource+0x13e>
 8004e60:	2b40      	cmp	r3, #64	; 0x40
 8004e62:	d86f      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x170>
 8004e64:	2b30      	cmp	r3, #48	; 0x30
 8004e66:	d064      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0x15e>
 8004e68:	2b30      	cmp	r3, #48	; 0x30
 8004e6a:	d86b      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x170>
 8004e6c:	2b20      	cmp	r3, #32
 8004e6e:	d060      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0x15e>
 8004e70:	2b20      	cmp	r3, #32
 8004e72:	d867      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x170>
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d05c      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0x15e>
 8004e78:	2b10      	cmp	r3, #16
 8004e7a:	d05a      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0x15e>
 8004e7c:	e062      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6818      	ldr	r0, [r3, #0]
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	6899      	ldr	r1, [r3, #8]
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685a      	ldr	r2, [r3, #4]
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	f000 fdfd 	bl	8005a8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ea0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68ba      	ldr	r2, [r7, #8]
 8004ea8:	609a      	str	r2, [r3, #8]
      break;
 8004eaa:	e04f      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6818      	ldr	r0, [r3, #0]
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	6899      	ldr	r1, [r3, #8]
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	f000 fde6 	bl	8005a8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689a      	ldr	r2, [r3, #8]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ece:	609a      	str	r2, [r3, #8]
      break;
 8004ed0:	e03c      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6818      	ldr	r0, [r3, #0]
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	6859      	ldr	r1, [r3, #4]
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	68db      	ldr	r3, [r3, #12]
 8004ede:	461a      	mov	r2, r3
 8004ee0:	f000 fcaa 	bl	8005838 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2150      	movs	r1, #80	; 0x50
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 fdb4 	bl	8005a58 <TIM_ITRx_SetConfig>
      break;
 8004ef0:	e02c      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6818      	ldr	r0, [r3, #0]
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	6859      	ldr	r1, [r3, #4]
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	461a      	mov	r2, r3
 8004f00:	f000 fd04 	bl	800590c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2160      	movs	r1, #96	; 0x60
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f000 fda4 	bl	8005a58 <TIM_ITRx_SetConfig>
      break;
 8004f10:	e01c      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6818      	ldr	r0, [r3, #0]
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	6859      	ldr	r1, [r3, #4]
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	461a      	mov	r2, r3
 8004f20:	f000 fc8a 	bl	8005838 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2140      	movs	r1, #64	; 0x40
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 fd94 	bl	8005a58 <TIM_ITRx_SetConfig>
      break;
 8004f30:	e00c      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	4610      	mov	r0, r2
 8004f3e:	f000 fd8b 	bl	8005a58 <TIM_ITRx_SetConfig>
      break;
 8004f42:	e003      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	73fb      	strb	r3, [r7, #15]
      break;
 8004f48:	e000      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004f4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004f72:	2300      	movs	r3, #0
 8004f74:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b0c      	cmp	r3, #12
 8004f7a:	d831      	bhi.n	8004fe0 <HAL_TIM_ReadCapturedValue+0x78>
 8004f7c:	a201      	add	r2, pc, #4	; (adr r2, 8004f84 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f82:	bf00      	nop
 8004f84:	08004fb9 	.word	0x08004fb9
 8004f88:	08004fe1 	.word	0x08004fe1
 8004f8c:	08004fe1 	.word	0x08004fe1
 8004f90:	08004fe1 	.word	0x08004fe1
 8004f94:	08004fc3 	.word	0x08004fc3
 8004f98:	08004fe1 	.word	0x08004fe1
 8004f9c:	08004fe1 	.word	0x08004fe1
 8004fa0:	08004fe1 	.word	0x08004fe1
 8004fa4:	08004fcd 	.word	0x08004fcd
 8004fa8:	08004fe1 	.word	0x08004fe1
 8004fac:	08004fe1 	.word	0x08004fe1
 8004fb0:	08004fe1 	.word	0x08004fe1
 8004fb4:	08004fd7 	.word	0x08004fd7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fbe:	60fb      	str	r3, [r7, #12]

      break;
 8004fc0:	e00f      	b.n	8004fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc8:	60fb      	str	r3, [r7, #12]

      break;
 8004fca:	e00a      	b.n	8004fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd2:	60fb      	str	r3, [r7, #12]

      break;
 8004fd4:	e005      	b.n	8004fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fdc:	60fb      	str	r3, [r7, #12]

      break;
 8004fde:	e000      	b.n	8004fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004fe0:	bf00      	nop
  }

  return tmpreg;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3714      	adds	r7, #20
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bc80      	pop	{r7}
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop

08004ff0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ff8:	bf00      	nop
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bc80      	pop	{r7}
 8005000:	4770      	bx	lr

08005002 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005002:	b480      	push	{r7}
 8005004:	b083      	sub	sp, #12
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800500a:	bf00      	nop
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	bc80      	pop	{r7}
 8005012:	4770      	bx	lr

08005014 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800501c:	bf00      	nop
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	bc80      	pop	{r7}
 8005024:	4770      	bx	lr
	...

08005028 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a41      	ldr	r2, [pc, #260]	; (8005140 <TIM_Base_SetConfig+0x118>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d013      	beq.n	8005068 <TIM_Base_SetConfig+0x40>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005046:	d00f      	beq.n	8005068 <TIM_Base_SetConfig+0x40>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a3e      	ldr	r2, [pc, #248]	; (8005144 <TIM_Base_SetConfig+0x11c>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d00b      	beq.n	8005068 <TIM_Base_SetConfig+0x40>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4a3d      	ldr	r2, [pc, #244]	; (8005148 <TIM_Base_SetConfig+0x120>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d007      	beq.n	8005068 <TIM_Base_SetConfig+0x40>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a3c      	ldr	r2, [pc, #240]	; (800514c <TIM_Base_SetConfig+0x124>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d003      	beq.n	8005068 <TIM_Base_SetConfig+0x40>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a3b      	ldr	r2, [pc, #236]	; (8005150 <TIM_Base_SetConfig+0x128>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d108      	bne.n	800507a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800506e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a30      	ldr	r2, [pc, #192]	; (8005140 <TIM_Base_SetConfig+0x118>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d01f      	beq.n	80050c2 <TIM_Base_SetConfig+0x9a>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005088:	d01b      	beq.n	80050c2 <TIM_Base_SetConfig+0x9a>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a2d      	ldr	r2, [pc, #180]	; (8005144 <TIM_Base_SetConfig+0x11c>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d017      	beq.n	80050c2 <TIM_Base_SetConfig+0x9a>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a2c      	ldr	r2, [pc, #176]	; (8005148 <TIM_Base_SetConfig+0x120>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d013      	beq.n	80050c2 <TIM_Base_SetConfig+0x9a>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a2b      	ldr	r2, [pc, #172]	; (800514c <TIM_Base_SetConfig+0x124>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d00f      	beq.n	80050c2 <TIM_Base_SetConfig+0x9a>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a2b      	ldr	r2, [pc, #172]	; (8005154 <TIM_Base_SetConfig+0x12c>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d00b      	beq.n	80050c2 <TIM_Base_SetConfig+0x9a>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a2a      	ldr	r2, [pc, #168]	; (8005158 <TIM_Base_SetConfig+0x130>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d007      	beq.n	80050c2 <TIM_Base_SetConfig+0x9a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a29      	ldr	r2, [pc, #164]	; (800515c <TIM_Base_SetConfig+0x134>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d003      	beq.n	80050c2 <TIM_Base_SetConfig+0x9a>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a24      	ldr	r2, [pc, #144]	; (8005150 <TIM_Base_SetConfig+0x128>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d108      	bne.n	80050d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	4313      	orrs	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	68fa      	ldr	r2, [r7, #12]
 80050e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	689a      	ldr	r2, [r3, #8]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a11      	ldr	r2, [pc, #68]	; (8005140 <TIM_Base_SetConfig+0x118>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d013      	beq.n	8005128 <TIM_Base_SetConfig+0x100>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a12      	ldr	r2, [pc, #72]	; (800514c <TIM_Base_SetConfig+0x124>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d00f      	beq.n	8005128 <TIM_Base_SetConfig+0x100>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a12      	ldr	r2, [pc, #72]	; (8005154 <TIM_Base_SetConfig+0x12c>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d00b      	beq.n	8005128 <TIM_Base_SetConfig+0x100>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a11      	ldr	r2, [pc, #68]	; (8005158 <TIM_Base_SetConfig+0x130>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d007      	beq.n	8005128 <TIM_Base_SetConfig+0x100>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4a10      	ldr	r2, [pc, #64]	; (800515c <TIM_Base_SetConfig+0x134>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d003      	beq.n	8005128 <TIM_Base_SetConfig+0x100>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a0b      	ldr	r2, [pc, #44]	; (8005150 <TIM_Base_SetConfig+0x128>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d103      	bne.n	8005130 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	691a      	ldr	r2, [r3, #16]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	615a      	str	r2, [r3, #20]
}
 8005136:	bf00      	nop
 8005138:	3714      	adds	r7, #20
 800513a:	46bd      	mov	sp, r7
 800513c:	bc80      	pop	{r7}
 800513e:	4770      	bx	lr
 8005140:	40012c00 	.word	0x40012c00
 8005144:	40000400 	.word	0x40000400
 8005148:	40000800 	.word	0x40000800
 800514c:	40013400 	.word	0x40013400
 8005150:	40015000 	.word	0x40015000
 8005154:	40014000 	.word	0x40014000
 8005158:	40014400 	.word	0x40014400
 800515c:	40014800 	.word	0x40014800

08005160 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005160:	b480      	push	{r7}
 8005162:	b087      	sub	sp, #28
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a1b      	ldr	r3, [r3, #32]
 800516e:	f023 0201 	bic.w	r2, r3, #1
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800518e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005192:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0303 	bic.w	r3, r3, #3
 800519a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f023 0302 	bic.w	r3, r3, #2
 80051ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a30      	ldr	r2, [pc, #192]	; (800527c <TIM_OC1_SetConfig+0x11c>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d013      	beq.n	80051e8 <TIM_OC1_SetConfig+0x88>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a2f      	ldr	r2, [pc, #188]	; (8005280 <TIM_OC1_SetConfig+0x120>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d00f      	beq.n	80051e8 <TIM_OC1_SetConfig+0x88>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a2e      	ldr	r2, [pc, #184]	; (8005284 <TIM_OC1_SetConfig+0x124>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d00b      	beq.n	80051e8 <TIM_OC1_SetConfig+0x88>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a2d      	ldr	r2, [pc, #180]	; (8005288 <TIM_OC1_SetConfig+0x128>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d007      	beq.n	80051e8 <TIM_OC1_SetConfig+0x88>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a2c      	ldr	r2, [pc, #176]	; (800528c <TIM_OC1_SetConfig+0x12c>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d003      	beq.n	80051e8 <TIM_OC1_SetConfig+0x88>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a2b      	ldr	r2, [pc, #172]	; (8005290 <TIM_OC1_SetConfig+0x130>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d10c      	bne.n	8005202 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	f023 0308 	bic.w	r3, r3, #8
 80051ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	f023 0304 	bic.w	r3, r3, #4
 8005200:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a1d      	ldr	r2, [pc, #116]	; (800527c <TIM_OC1_SetConfig+0x11c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d013      	beq.n	8005232 <TIM_OC1_SetConfig+0xd2>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a1c      	ldr	r2, [pc, #112]	; (8005280 <TIM_OC1_SetConfig+0x120>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d00f      	beq.n	8005232 <TIM_OC1_SetConfig+0xd2>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a1b      	ldr	r2, [pc, #108]	; (8005284 <TIM_OC1_SetConfig+0x124>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d00b      	beq.n	8005232 <TIM_OC1_SetConfig+0xd2>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a1a      	ldr	r2, [pc, #104]	; (8005288 <TIM_OC1_SetConfig+0x128>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d007      	beq.n	8005232 <TIM_OC1_SetConfig+0xd2>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a19      	ldr	r2, [pc, #100]	; (800528c <TIM_OC1_SetConfig+0x12c>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d003      	beq.n	8005232 <TIM_OC1_SetConfig+0xd2>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a18      	ldr	r2, [pc, #96]	; (8005290 <TIM_OC1_SetConfig+0x130>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d111      	bne.n	8005256 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005238:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005240:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	4313      	orrs	r3, r2
 800524a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	693a      	ldr	r2, [r7, #16]
 8005252:	4313      	orrs	r3, r2
 8005254:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	693a      	ldr	r2, [r7, #16]
 800525a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	697a      	ldr	r2, [r7, #20]
 800526e:	621a      	str	r2, [r3, #32]
}
 8005270:	bf00      	nop
 8005272:	371c      	adds	r7, #28
 8005274:	46bd      	mov	sp, r7
 8005276:	bc80      	pop	{r7}
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop
 800527c:	40012c00 	.word	0x40012c00
 8005280:	40013400 	.word	0x40013400
 8005284:	40014000 	.word	0x40014000
 8005288:	40014400 	.word	0x40014400
 800528c:	40014800 	.word	0x40014800
 8005290:	40015000 	.word	0x40015000

08005294 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005294:	b480      	push	{r7}
 8005296:	b087      	sub	sp, #28
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a1b      	ldr	r3, [r3, #32]
 80052a2:	f023 0210 	bic.w	r2, r3, #16
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a1b      	ldr	r3, [r3, #32]
 80052ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80052c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	021b      	lsls	r3, r3, #8
 80052d6:	68fa      	ldr	r2, [r7, #12]
 80052d8:	4313      	orrs	r3, r2
 80052da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	f023 0320 	bic.w	r3, r3, #32
 80052e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	011b      	lsls	r3, r3, #4
 80052ea:	697a      	ldr	r2, [r7, #20]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a2b      	ldr	r2, [pc, #172]	; (80053a0 <TIM_OC2_SetConfig+0x10c>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d007      	beq.n	8005308 <TIM_OC2_SetConfig+0x74>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a2a      	ldr	r2, [pc, #168]	; (80053a4 <TIM_OC2_SetConfig+0x110>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d003      	beq.n	8005308 <TIM_OC2_SetConfig+0x74>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a29      	ldr	r2, [pc, #164]	; (80053a8 <TIM_OC2_SetConfig+0x114>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d10d      	bne.n	8005324 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800530e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	011b      	lsls	r3, r3, #4
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	4313      	orrs	r3, r2
 800531a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005322:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4a1e      	ldr	r2, [pc, #120]	; (80053a0 <TIM_OC2_SetConfig+0x10c>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d013      	beq.n	8005354 <TIM_OC2_SetConfig+0xc0>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a1d      	ldr	r2, [pc, #116]	; (80053a4 <TIM_OC2_SetConfig+0x110>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d00f      	beq.n	8005354 <TIM_OC2_SetConfig+0xc0>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a1d      	ldr	r2, [pc, #116]	; (80053ac <TIM_OC2_SetConfig+0x118>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d00b      	beq.n	8005354 <TIM_OC2_SetConfig+0xc0>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a1c      	ldr	r2, [pc, #112]	; (80053b0 <TIM_OC2_SetConfig+0x11c>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d007      	beq.n	8005354 <TIM_OC2_SetConfig+0xc0>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a1b      	ldr	r2, [pc, #108]	; (80053b4 <TIM_OC2_SetConfig+0x120>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d003      	beq.n	8005354 <TIM_OC2_SetConfig+0xc0>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	4a16      	ldr	r2, [pc, #88]	; (80053a8 <TIM_OC2_SetConfig+0x114>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d113      	bne.n	800537c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800535a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005362:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	4313      	orrs	r3, r2
 800536e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	4313      	orrs	r3, r2
 800537a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	693a      	ldr	r2, [r7, #16]
 8005380:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	621a      	str	r2, [r3, #32]
}
 8005396:	bf00      	nop
 8005398:	371c      	adds	r7, #28
 800539a:	46bd      	mov	sp, r7
 800539c:	bc80      	pop	{r7}
 800539e:	4770      	bx	lr
 80053a0:	40012c00 	.word	0x40012c00
 80053a4:	40013400 	.word	0x40013400
 80053a8:	40015000 	.word	0x40015000
 80053ac:	40014000 	.word	0x40014000
 80053b0:	40014400 	.word	0x40014400
 80053b4:	40014800 	.word	0x40014800

080053b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b087      	sub	sp, #28
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a1b      	ldr	r3, [r3, #32]
 80053d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	69db      	ldr	r3, [r3, #28]
 80053de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f023 0303 	bic.w	r3, r3, #3
 80053f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005404:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	021b      	lsls	r3, r3, #8
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	4313      	orrs	r3, r2
 8005410:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a2b      	ldr	r2, [pc, #172]	; (80054c4 <TIM_OC3_SetConfig+0x10c>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d007      	beq.n	800542a <TIM_OC3_SetConfig+0x72>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a2a      	ldr	r2, [pc, #168]	; (80054c8 <TIM_OC3_SetConfig+0x110>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d003      	beq.n	800542a <TIM_OC3_SetConfig+0x72>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a29      	ldr	r2, [pc, #164]	; (80054cc <TIM_OC3_SetConfig+0x114>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d10d      	bne.n	8005446 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005430:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	021b      	lsls	r3, r3, #8
 8005438:	697a      	ldr	r2, [r7, #20]
 800543a:	4313      	orrs	r3, r2
 800543c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005444:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a1e      	ldr	r2, [pc, #120]	; (80054c4 <TIM_OC3_SetConfig+0x10c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d013      	beq.n	8005476 <TIM_OC3_SetConfig+0xbe>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a1d      	ldr	r2, [pc, #116]	; (80054c8 <TIM_OC3_SetConfig+0x110>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d00f      	beq.n	8005476 <TIM_OC3_SetConfig+0xbe>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a1d      	ldr	r2, [pc, #116]	; (80054d0 <TIM_OC3_SetConfig+0x118>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d00b      	beq.n	8005476 <TIM_OC3_SetConfig+0xbe>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a1c      	ldr	r2, [pc, #112]	; (80054d4 <TIM_OC3_SetConfig+0x11c>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d007      	beq.n	8005476 <TIM_OC3_SetConfig+0xbe>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a1b      	ldr	r2, [pc, #108]	; (80054d8 <TIM_OC3_SetConfig+0x120>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d003      	beq.n	8005476 <TIM_OC3_SetConfig+0xbe>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a16      	ldr	r2, [pc, #88]	; (80054cc <TIM_OC3_SetConfig+0x114>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d113      	bne.n	800549e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800547c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005484:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	011b      	lsls	r3, r3, #4
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	4313      	orrs	r3, r2
 8005490:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	699b      	ldr	r3, [r3, #24]
 8005496:	011b      	lsls	r3, r3, #4
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	4313      	orrs	r3, r2
 800549c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	621a      	str	r2, [r3, #32]
}
 80054b8:	bf00      	nop
 80054ba:	371c      	adds	r7, #28
 80054bc:	46bd      	mov	sp, r7
 80054be:	bc80      	pop	{r7}
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	40012c00 	.word	0x40012c00
 80054c8:	40013400 	.word	0x40013400
 80054cc:	40015000 	.word	0x40015000
 80054d0:	40014000 	.word	0x40014000
 80054d4:	40014400 	.word	0x40014400
 80054d8:	40014800 	.word	0x40014800

080054dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054dc:	b480      	push	{r7}
 80054de:	b087      	sub	sp, #28
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a1b      	ldr	r3, [r3, #32]
 80054ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a1b      	ldr	r3, [r3, #32]
 80054f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800550a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800550e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005516:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	021b      	lsls	r3, r3, #8
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	4313      	orrs	r3, r2
 8005522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800552a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	031b      	lsls	r3, r3, #12
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	4313      	orrs	r3, r2
 8005536:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a19      	ldr	r2, [pc, #100]	; (80055a0 <TIM_OC4_SetConfig+0xc4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d013      	beq.n	8005568 <TIM_OC4_SetConfig+0x8c>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a18      	ldr	r2, [pc, #96]	; (80055a4 <TIM_OC4_SetConfig+0xc8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d00f      	beq.n	8005568 <TIM_OC4_SetConfig+0x8c>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a17      	ldr	r2, [pc, #92]	; (80055a8 <TIM_OC4_SetConfig+0xcc>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d00b      	beq.n	8005568 <TIM_OC4_SetConfig+0x8c>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a16      	ldr	r2, [pc, #88]	; (80055ac <TIM_OC4_SetConfig+0xd0>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d007      	beq.n	8005568 <TIM_OC4_SetConfig+0x8c>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a15      	ldr	r2, [pc, #84]	; (80055b0 <TIM_OC4_SetConfig+0xd4>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d003      	beq.n	8005568 <TIM_OC4_SetConfig+0x8c>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a14      	ldr	r2, [pc, #80]	; (80055b4 <TIM_OC4_SetConfig+0xd8>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d109      	bne.n	800557c <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800556e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	695b      	ldr	r3, [r3, #20]
 8005574:	019b      	lsls	r3, r3, #6
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	4313      	orrs	r3, r2
 800557a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	693a      	ldr	r2, [r7, #16]
 8005594:	621a      	str	r2, [r3, #32]
}
 8005596:	bf00      	nop
 8005598:	371c      	adds	r7, #28
 800559a:	46bd      	mov	sp, r7
 800559c:	bc80      	pop	{r7}
 800559e:	4770      	bx	lr
 80055a0:	40012c00 	.word	0x40012c00
 80055a4:	40013400 	.word	0x40013400
 80055a8:	40014000 	.word	0x40014000
 80055ac:	40014400 	.word	0x40014400
 80055b0:	40014800 	.word	0x40014800
 80055b4:	40015000 	.word	0x40015000

080055b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80055fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	041b      	lsls	r3, r3, #16
 8005604:	693a      	ldr	r2, [r7, #16]
 8005606:	4313      	orrs	r3, r2
 8005608:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a19      	ldr	r2, [pc, #100]	; (8005674 <TIM_OC5_SetConfig+0xbc>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d013      	beq.n	800563a <TIM_OC5_SetConfig+0x82>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a18      	ldr	r2, [pc, #96]	; (8005678 <TIM_OC5_SetConfig+0xc0>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d00f      	beq.n	800563a <TIM_OC5_SetConfig+0x82>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a17      	ldr	r2, [pc, #92]	; (800567c <TIM_OC5_SetConfig+0xc4>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d00b      	beq.n	800563a <TIM_OC5_SetConfig+0x82>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a16      	ldr	r2, [pc, #88]	; (8005680 <TIM_OC5_SetConfig+0xc8>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d007      	beq.n	800563a <TIM_OC5_SetConfig+0x82>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a15      	ldr	r2, [pc, #84]	; (8005684 <TIM_OC5_SetConfig+0xcc>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d003      	beq.n	800563a <TIM_OC5_SetConfig+0x82>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a14      	ldr	r2, [pc, #80]	; (8005688 <TIM_OC5_SetConfig+0xd0>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d109      	bne.n	800564e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005640:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	021b      	lsls	r3, r3, #8
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	4313      	orrs	r3, r2
 800564c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	697a      	ldr	r2, [r7, #20]
 8005652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	621a      	str	r2, [r3, #32]
}
 8005668:	bf00      	nop
 800566a:	371c      	adds	r7, #28
 800566c:	46bd      	mov	sp, r7
 800566e:	bc80      	pop	{r7}
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	40012c00 	.word	0x40012c00
 8005678:	40013400 	.word	0x40013400
 800567c:	40014000 	.word	0x40014000
 8005680:	40014400 	.word	0x40014400
 8005684:	40014800 	.word	0x40014800
 8005688:	40015000 	.word	0x40015000

0800568c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800568c:	b480      	push	{r7}
 800568e:	b087      	sub	sp, #28
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a1b      	ldr	r3, [r3, #32]
 800569a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	021b      	lsls	r3, r3, #8
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80056d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	051b      	lsls	r3, r3, #20
 80056da:	693a      	ldr	r2, [r7, #16]
 80056dc:	4313      	orrs	r3, r2
 80056de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a19      	ldr	r2, [pc, #100]	; (8005748 <TIM_OC6_SetConfig+0xbc>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d013      	beq.n	8005710 <TIM_OC6_SetConfig+0x84>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a18      	ldr	r2, [pc, #96]	; (800574c <TIM_OC6_SetConfig+0xc0>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d00f      	beq.n	8005710 <TIM_OC6_SetConfig+0x84>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a17      	ldr	r2, [pc, #92]	; (8005750 <TIM_OC6_SetConfig+0xc4>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d00b      	beq.n	8005710 <TIM_OC6_SetConfig+0x84>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a16      	ldr	r2, [pc, #88]	; (8005754 <TIM_OC6_SetConfig+0xc8>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d007      	beq.n	8005710 <TIM_OC6_SetConfig+0x84>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a15      	ldr	r2, [pc, #84]	; (8005758 <TIM_OC6_SetConfig+0xcc>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d003      	beq.n	8005710 <TIM_OC6_SetConfig+0x84>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a14      	ldr	r2, [pc, #80]	; (800575c <TIM_OC6_SetConfig+0xd0>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d109      	bne.n	8005724 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005716:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	695b      	ldr	r3, [r3, #20]
 800571c:	029b      	lsls	r3, r3, #10
 800571e:	697a      	ldr	r2, [r7, #20]
 8005720:	4313      	orrs	r3, r2
 8005722:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	621a      	str	r2, [r3, #32]
}
 800573e:	bf00      	nop
 8005740:	371c      	adds	r7, #28
 8005742:	46bd      	mov	sp, r7
 8005744:	bc80      	pop	{r7}
 8005746:	4770      	bx	lr
 8005748:	40012c00 	.word	0x40012c00
 800574c:	40013400 	.word	0x40013400
 8005750:	40014000 	.word	0x40014000
 8005754:	40014400 	.word	0x40014400
 8005758:	40014800 	.word	0x40014800
 800575c:	40015000 	.word	0x40015000

08005760 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005760:	b480      	push	{r7}
 8005762:	b087      	sub	sp, #28
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
 800576c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	f023 0201 	bic.w	r2, r3, #1
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	4a25      	ldr	r2, [pc, #148]	; (8005820 <TIM_TI1_SetConfig+0xc0>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d017      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005794:	d013      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	4a22      	ldr	r2, [pc, #136]	; (8005824 <TIM_TI1_SetConfig+0xc4>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d00f      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	4a21      	ldr	r2, [pc, #132]	; (8005828 <TIM_TI1_SetConfig+0xc8>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d00b      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	4a20      	ldr	r2, [pc, #128]	; (800582c <TIM_TI1_SetConfig+0xcc>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d007      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	4a1f      	ldr	r2, [pc, #124]	; (8005830 <TIM_TI1_SetConfig+0xd0>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d003      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	4a1e      	ldr	r2, [pc, #120]	; (8005834 <TIM_TI1_SetConfig+0xd4>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d101      	bne.n	80057c2 <TIM_TI1_SetConfig+0x62>
 80057be:	2301      	movs	r3, #1
 80057c0:	e000      	b.n	80057c4 <TIM_TI1_SetConfig+0x64>
 80057c2:	2300      	movs	r3, #0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d008      	beq.n	80057da <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	f023 0303 	bic.w	r3, r3, #3
 80057ce:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80057d0:	697a      	ldr	r2, [r7, #20]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	617b      	str	r3, [r7, #20]
 80057d8:	e003      	b.n	80057e2 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	f043 0301 	orr.w	r3, r3, #1
 80057e0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	011b      	lsls	r3, r3, #4
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f023 030a 	bic.w	r3, r3, #10
 80057fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	f003 030a 	and.w	r3, r3, #10
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	4313      	orrs	r3, r2
 8005808:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	621a      	str	r2, [r3, #32]
}
 8005816:	bf00      	nop
 8005818:	371c      	adds	r7, #28
 800581a:	46bd      	mov	sp, r7
 800581c:	bc80      	pop	{r7}
 800581e:	4770      	bx	lr
 8005820:	40012c00 	.word	0x40012c00
 8005824:	40000400 	.word	0x40000400
 8005828:	40000800 	.word	0x40000800
 800582c:	40013400 	.word	0x40013400
 8005830:	40014000 	.word	0x40014000
 8005834:	40015000 	.word	0x40015000

08005838 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005838:	b480      	push	{r7}
 800583a:	b087      	sub	sp, #28
 800583c:	af00      	add	r7, sp, #0
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6a1b      	ldr	r3, [r3, #32]
 8005848:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	f023 0201 	bic.w	r2, r3, #1
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	699b      	ldr	r3, [r3, #24]
 800585a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005862:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	011b      	lsls	r3, r3, #4
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	4313      	orrs	r3, r2
 800586c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	f023 030a 	bic.w	r3, r3, #10
 8005874:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005876:	697a      	ldr	r2, [r7, #20]
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	4313      	orrs	r3, r2
 800587c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	697a      	ldr	r2, [r7, #20]
 8005888:	621a      	str	r2, [r3, #32]
}
 800588a:	bf00      	nop
 800588c:	371c      	adds	r7, #28
 800588e:	46bd      	mov	sp, r7
 8005890:	bc80      	pop	{r7}
 8005892:	4770      	bx	lr

08005894 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005894:	b480      	push	{r7}
 8005896:	b087      	sub	sp, #28
 8005898:	af00      	add	r7, sp, #0
 800589a:	60f8      	str	r0, [r7, #12]
 800589c:	60b9      	str	r1, [r7, #8]
 800589e:	607a      	str	r2, [r7, #4]
 80058a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6a1b      	ldr	r3, [r3, #32]
 80058a6:	f023 0210 	bic.w	r2, r3, #16
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	699b      	ldr	r3, [r3, #24]
 80058b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6a1b      	ldr	r3, [r3, #32]
 80058b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	021b      	lsls	r3, r3, #8
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058d2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	031b      	lsls	r3, r3, #12
 80058d8:	b29b      	uxth	r3, r3
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	4313      	orrs	r3, r2
 80058de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80058e6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	011b      	lsls	r3, r3, #4
 80058ec:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80058f0:	693a      	ldr	r2, [r7, #16]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	621a      	str	r2, [r3, #32]
}
 8005902:	bf00      	nop
 8005904:	371c      	adds	r7, #28
 8005906:	46bd      	mov	sp, r7
 8005908:	bc80      	pop	{r7}
 800590a:	4770      	bx	lr

0800590c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800590c:	b480      	push	{r7}
 800590e:	b087      	sub	sp, #28
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6a1b      	ldr	r3, [r3, #32]
 800591c:	f023 0210 	bic.w	r2, r3, #16
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	699b      	ldr	r3, [r3, #24]
 8005928:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005936:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	031b      	lsls	r3, r3, #12
 800593c:	697a      	ldr	r2, [r7, #20]
 800593e:	4313      	orrs	r3, r2
 8005940:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005948:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	011b      	lsls	r3, r3, #4
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	693a      	ldr	r2, [r7, #16]
 800595e:	621a      	str	r2, [r3, #32]
}
 8005960:	bf00      	nop
 8005962:	371c      	adds	r7, #28
 8005964:	46bd      	mov	sp, r7
 8005966:	bc80      	pop	{r7}
 8005968:	4770      	bx	lr

0800596a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800596a:	b480      	push	{r7}
 800596c:	b087      	sub	sp, #28
 800596e:	af00      	add	r7, sp, #0
 8005970:	60f8      	str	r0, [r7, #12]
 8005972:	60b9      	str	r1, [r7, #8]
 8005974:	607a      	str	r2, [r7, #4]
 8005976:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6a1b      	ldr	r3, [r3, #32]
 800597c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	f023 0303 	bic.w	r3, r3, #3
 8005996:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005998:	697a      	ldr	r2, [r7, #20]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4313      	orrs	r3, r2
 800599e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059a6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	011b      	lsls	r3, r3, #4
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80059ba:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	021b      	lsls	r3, r3, #8
 80059c0:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80059c4:	693a      	ldr	r2, [r7, #16]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	693a      	ldr	r2, [r7, #16]
 80059d4:	621a      	str	r2, [r3, #32]
}
 80059d6:	bf00      	nop
 80059d8:	371c      	adds	r7, #28
 80059da:	46bd      	mov	sp, r7
 80059dc:	bc80      	pop	{r7}
 80059de:	4770      	bx	lr

080059e0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b087      	sub	sp, #28
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	60b9      	str	r1, [r7, #8]
 80059ea:	607a      	str	r2, [r7, #4]
 80059ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	69db      	ldr	r3, [r3, #28]
 80059fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6a1b      	ldr	r3, [r3, #32]
 8005a04:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a0c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	021b      	lsls	r3, r3, #8
 8005a12:	697a      	ldr	r2, [r7, #20]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a1e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	031b      	lsls	r3, r3, #12
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005a32:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	031b      	lsls	r3, r3, #12
 8005a38:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	697a      	ldr	r2, [r7, #20]
 8005a46:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	621a      	str	r2, [r3, #32]
}
 8005a4e:	bf00      	nop
 8005a50:	371c      	adds	r7, #28
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bc80      	pop	{r7}
 8005a56:	4770      	bx	lr

08005a58 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b085      	sub	sp, #20
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a6e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a70:	683a      	ldr	r2, [r7, #0]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	f043 0307 	orr.w	r3, r3, #7
 8005a7a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	609a      	str	r2, [r3, #8]
}
 8005a82:	bf00      	nop
 8005a84:	3714      	adds	r7, #20
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bc80      	pop	{r7}
 8005a8a:	4770      	bx	lr

08005a8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b087      	sub	sp, #28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
 8005a98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005aa6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	021a      	lsls	r2, r3, #8
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	697a      	ldr	r2, [r7, #20]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	697a      	ldr	r2, [r7, #20]
 8005abe:	609a      	str	r2, [r3, #8]
}
 8005ac0:	bf00      	nop
 8005ac2:	371c      	adds	r7, #28
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bc80      	pop	{r7}
 8005ac8:	4770      	bx	lr

08005aca <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005aca:	b480      	push	{r7}
 8005acc:	b087      	sub	sp, #28
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	60f8      	str	r0, [r7, #12]
 8005ad2:	60b9      	str	r1, [r7, #8]
 8005ad4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	f003 031f 	and.w	r3, r3, #31
 8005adc:	2201      	movs	r2, #1
 8005ade:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6a1a      	ldr	r2, [r3, #32]
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	43db      	mvns	r3, r3
 8005aec:	401a      	ands	r2, r3
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6a1a      	ldr	r2, [r3, #32]
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	f003 031f 	and.w	r3, r3, #31
 8005afc:	6879      	ldr	r1, [r7, #4]
 8005afe:	fa01 f303 	lsl.w	r3, r1, r3
 8005b02:	431a      	orrs	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	621a      	str	r2, [r3, #32]
}
 8005b08:	bf00      	nop
 8005b0a:	371c      	adds	r7, #28
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bc80      	pop	{r7}
 8005b10:	4770      	bx	lr
	...

08005b14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b085      	sub	sp, #20
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d101      	bne.n	8005b2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b28:	2302      	movs	r3, #2
 8005b2a:	e06d      	b.n	8005c08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2202      	movs	r2, #2
 8005b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a30      	ldr	r2, [pc, #192]	; (8005c14 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d009      	beq.n	8005b6a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a2f      	ldr	r2, [pc, #188]	; (8005c18 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d004      	beq.n	8005b6a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a2d      	ldr	r2, [pc, #180]	; (8005c1c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d108      	bne.n	8005b7c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b70:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a1e      	ldr	r2, [pc, #120]	; (8005c14 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d01d      	beq.n	8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ba8:	d018      	beq.n	8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a1c      	ldr	r2, [pc, #112]	; (8005c20 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d013      	beq.n	8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a1a      	ldr	r2, [pc, #104]	; (8005c24 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d00e      	beq.n	8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a15      	ldr	r2, [pc, #84]	; (8005c18 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d009      	beq.n	8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a16      	ldr	r2, [pc, #88]	; (8005c28 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d004      	beq.n	8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a11      	ldr	r2, [pc, #68]	; (8005c1c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d10c      	bne.n	8005bf6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005be2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	68ba      	ldr	r2, [r7, #8]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68ba      	ldr	r2, [r7, #8]
 8005bf4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3714      	adds	r7, #20
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bc80      	pop	{r7}
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	40012c00 	.word	0x40012c00
 8005c18:	40013400 	.word	0x40013400
 8005c1c:	40015000 	.word	0x40015000
 8005c20:	40000400 	.word	0x40000400
 8005c24:	40000800 	.word	0x40000800
 8005c28:	40014000 	.word	0x40014000

08005c2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c34:	bf00      	nop
 8005c36:	370c      	adds	r7, #12
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bc80      	pop	{r7}
 8005c3c:	4770      	bx	lr

08005c3e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c3e:	b480      	push	{r7}
 8005c40:	b083      	sub	sp, #12
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c46:	bf00      	nop
 8005c48:	370c      	adds	r7, #12
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bc80      	pop	{r7}
 8005c4e:	4770      	bx	lr

08005c50 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c58:	bf00      	nop
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bc80      	pop	{r7}
 8005c60:	4770      	bx	lr
	...

08005c64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d101      	bne.n	8005c76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e0a7      	b.n	8005dc6 <HAL_I2C_Init+0x162>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d12c      	bne.n	8005cdc <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a50      	ldr	r2, [pc, #320]	; (8005dd0 <HAL_I2C_Init+0x16c>)
 8005c8e:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a50      	ldr	r2, [pc, #320]	; (8005dd4 <HAL_I2C_Init+0x170>)
 8005c94:	651a      	str	r2, [r3, #80]	; 0x50
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a4f      	ldr	r2, [pc, #316]	; (8005dd8 <HAL_I2C_Init+0x174>)
 8005c9a:	655a      	str	r2, [r3, #84]	; 0x54
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a4f      	ldr	r2, [pc, #316]	; (8005ddc <HAL_I2C_Init+0x178>)
 8005ca0:	659a      	str	r2, [r3, #88]	; 0x58
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a4e      	ldr	r2, [pc, #312]	; (8005de0 <HAL_I2C_Init+0x17c>)
 8005ca6:	65da      	str	r2, [r3, #92]	; 0x5c
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a4e      	ldr	r2, [pc, #312]	; (8005de4 <HAL_I2C_Init+0x180>)
 8005cac:	661a      	str	r2, [r3, #96]	; 0x60
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a4d      	ldr	r2, [pc, #308]	; (8005de8 <HAL_I2C_Init+0x184>)
 8005cb2:	665a      	str	r2, [r3, #100]	; 0x64
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a4d      	ldr	r2, [pc, #308]	; (8005dec <HAL_I2C_Init+0x188>)
 8005cb8:	669a      	str	r2, [r3, #104]	; 0x68
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a4c      	ldr	r2, [pc, #304]	; (8005df0 <HAL_I2C_Init+0x18c>)
 8005cbe:	66da      	str	r2, [r3, #108]	; 0x6c
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a4c      	ldr	r2, [pc, #304]	; (8005df4 <HAL_I2C_Init+0x190>)
 8005cc4:	671a      	str	r2, [r3, #112]	; 0x70

    if (hi2c->MspInitCallback == NULL)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d102      	bne.n	8005cd4 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a49      	ldr	r2, [pc, #292]	; (8005df8 <HAL_I2C_Init+0x194>)
 8005cd2:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2224      	movs	r2, #36	; 0x24
 8005ce0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f022 0201 	bic.w	r2, r2, #1
 8005cf2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685a      	ldr	r2, [r3, #4]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005d00:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d10:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d107      	bne.n	8005d2a <HAL_I2C_Init+0xc6>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	689a      	ldr	r2, [r3, #8]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d26:	609a      	str	r2, [r3, #8]
 8005d28:	e006      	b.n	8005d38 <HAL_I2C_Init+0xd4>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	689a      	ldr	r2, [r3, #8]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005d36:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d104      	bne.n	8005d4a <HAL_I2C_Init+0xe6>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d48:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005d58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d5c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	68da      	ldr	r2, [r3, #12]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d6c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	691a      	ldr	r2, [r3, #16]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	695b      	ldr	r3, [r3, #20]
 8005d76:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	430a      	orrs	r2, r1
 8005d86:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	69d9      	ldr	r1, [r3, #28]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a1a      	ldr	r2, [r3, #32]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	430a      	orrs	r2, r1
 8005d96:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f042 0201 	orr.w	r2, r2, #1
 8005da6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2220      	movs	r2, #32
 8005db2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3708      	adds	r7, #8
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	0800620d 	.word	0x0800620d
 8005dd4:	0800621f 	.word	0x0800621f
 8005dd8:	08006231 	.word	0x08006231
 8005ddc:	08006243 	.word	0x08006243
 8005de0:	0800626f 	.word	0x0800626f
 8005de4:	0800b3c1 	.word	0x0800b3c1
 8005de8:	0800b3e1 	.word	0x0800b3e1
 8005dec:	0800b401 	.word	0x0800b401
 8005df0:	08006281 	.word	0x08006281
 8005df4:	08006255 	.word	0x08006255
 8005df8:	08007de9 	.word	0x08007de9

08005dfc <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b08a      	sub	sp, #40	; 0x28
 8005e00:	af02      	add	r7, sp, #8
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	4608      	mov	r0, r1
 8005e06:	4611      	mov	r1, r2
 8005e08:	461a      	mov	r2, r3
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	817b      	strh	r3, [r7, #10]
 8005e0e:	460b      	mov	r3, r1
 8005e10:	813b      	strh	r3, [r7, #8]
 8005e12:	4613      	mov	r3, r2
 8005e14:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b20      	cmp	r3, #32
 8005e20:	f040 80d5 	bne.w	8005fce <HAL_I2C_Mem_Write_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d002      	beq.n	8005e30 <HAL_I2C_Mem_Write_DMA+0x34>
 8005e2a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d105      	bne.n	8005e3c <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e36:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e0c9      	b.n	8005fd0 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e4a:	d101      	bne.n	8005e50 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	e0bf      	b.n	8005fd0 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d101      	bne.n	8005e5e <HAL_I2C_Mem_Write_DMA+0x62>
 8005e5a:	2302      	movs	r3, #2
 8005e5c:	e0b8      	b.n	8005fd0 <HAL_I2C_Mem_Write_DMA+0x1d4>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005e66:	f001 fdaf 	bl	80079c8 <HAL_GetTick>
 8005e6a:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2221      	movs	r2, #33	; 0x21
 8005e70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2240      	movs	r2, #64	; 0x40
 8005e78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005e8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	4a51      	ldr	r2, [pc, #324]	; (8005fd8 <HAL_I2C_Mem_Write_DMA+0x1dc>)
 8005e92:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4a51      	ldr	r2, [pc, #324]	; (8005fdc <HAL_I2C_Mem_Write_DMA+0x1e0>)
 8005e98:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	2bff      	cmp	r3, #255	; 0xff
 8005ea2:	d906      	bls.n	8005eb2 <HAL_I2C_Mem_Write_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	22ff      	movs	r2, #255	; 0xff
 8005ea8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8005eaa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005eae:	61fb      	str	r3, [r7, #28]
 8005eb0:	e007      	b.n	8005ec2 <HAL_I2C_Mem_Write_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eb6:	b29a      	uxth	r2, r3
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005ebc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005ec0:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart)
 8005ec2:	88f8      	ldrh	r0, [r7, #6]
 8005ec4:	893a      	ldrh	r2, [r7, #8]
 8005ec6:	8979      	ldrh	r1, [r7, #10]
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	9301      	str	r3, [sp, #4]
 8005ecc:	2319      	movs	r3, #25
 8005ece:	9300      	str	r3, [sp, #0]
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	f000 fca2 	bl	800681c <I2C_RequestMemoryWrite>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d005      	beq.n	8005eea <HAL_I2C_Mem_Write_DMA+0xee>
        != HAL_OK)
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e072      	b.n	8005fd0 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }


    if (hi2c->hdmatx != NULL)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d020      	beq.n	8005f34 <HAL_I2C_Mem_Write_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ef6:	4a3a      	ldr	r2, [pc, #232]	; (8005fe0 <HAL_I2C_Mem_Write_DMA+0x1e4>)
 8005ef8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efe:	4a39      	ldr	r2, [pc, #228]	; (8005fe4 <HAL_I2C_Mem_Write_DMA+0x1e8>)
 8005f00:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f06:	2200      	movs	r2, #0
 8005f08:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmatx->XferAbortCallback = NULL;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0e:	2200      	movs	r2, #0
 8005f10:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005f16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	3328      	adds	r3, #40	; 0x28
 8005f1e:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8005f24:	f7fd feb9 	bl	8003c9a <HAL_DMA_Start_IT>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8005f2c:	7dfb      	ldrb	r3, [r7, #23]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d139      	bne.n	8005fa6 <HAL_I2C_Mem_Write_DMA+0x1aa>
 8005f32:	e013      	b.n	8005f5c <HAL_I2C_Mem_Write_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2220      	movs	r2, #32
 8005f38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f48:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e039      	b.n	8005fd0 <HAL_I2C_Mem_Write_DMA+0x1d4>
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f60:	b2da      	uxtb	r2, r3
 8005f62:	8979      	ldrh	r1, [r7, #10]
 8005f64:	2300      	movs	r3, #0
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f001 fb2a 	bl	80075c4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f7a:	1ad3      	subs	r3, r2, r3
 8005f7c:	b29a      	uxth	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005f8a:	2110      	movs	r1, #16
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f001 fb45 	bl	800761c <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005fa0:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	e014      	b.n	8005fd0 <HAL_I2C_Mem_Write_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2220      	movs	r2, #32
 8005faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fba:	f043 0210 	orr.w	r2, r3, #16
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e000      	b.n	8005fd0 <HAL_I2C_Mem_Write_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 8005fce:	2302      	movs	r3, #2
  }
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3720      	adds	r7, #32
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}
 8005fd8:	ffff0000 	.word	0xffff0000
 8005fdc:	08006499 	.word	0x08006499
 8005fe0:	08007241 	.word	0x08007241
 8005fe4:	0800736d 	.word	0x0800736d

08005fe8 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b08a      	sub	sp, #40	; 0x28
 8005fec:	af02      	add	r7, sp, #8
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	4608      	mov	r0, r1
 8005ff2:	4611      	mov	r1, r2
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	817b      	strh	r3, [r7, #10]
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	813b      	strh	r3, [r7, #8]
 8005ffe:	4613      	mov	r3, r2
 8006000:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b20      	cmp	r3, #32
 800600c:	f040 80d5 	bne.w	80061ba <HAL_I2C_Mem_Read_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8006010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006012:	2b00      	cmp	r3, #0
 8006014:	d002      	beq.n	800601c <HAL_I2C_Mem_Read_DMA+0x34>
 8006016:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006018:	2b00      	cmp	r3, #0
 800601a:	d105      	bne.n	8006028 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006022:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e0c9      	b.n	80061bc <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006032:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006036:	d101      	bne.n	800603c <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8006038:	2302      	movs	r3, #2
 800603a:	e0bf      	b.n	80061bc <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006042:	2b01      	cmp	r3, #1
 8006044:	d101      	bne.n	800604a <HAL_I2C_Mem_Read_DMA+0x62>
 8006046:	2302      	movs	r3, #2
 8006048:	e0b8      	b.n	80061bc <HAL_I2C_Mem_Read_DMA+0x1d4>
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2201      	movs	r2, #1
 800604e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006052:	f001 fcb9 	bl	80079c8 <HAL_GetTick>
 8006056:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2222      	movs	r2, #34	; 0x22
 800605c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2240      	movs	r2, #64	; 0x40
 8006064:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006072:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8006078:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	4a51      	ldr	r2, [pc, #324]	; (80061c4 <HAL_I2C_Mem_Read_DMA+0x1dc>)
 800607e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	4a51      	ldr	r2, [pc, #324]	; (80061c8 <HAL_I2C_Mem_Read_DMA+0x1e0>)
 8006084:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800608a:	b29b      	uxth	r3, r3
 800608c:	2bff      	cmp	r3, #255	; 0xff
 800608e:	d906      	bls.n	800609e <HAL_I2C_Mem_Read_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	22ff      	movs	r2, #255	; 0xff
 8006094:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8006096:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800609a:	61fb      	str	r3, [r7, #28]
 800609c:	e007      	b.n	80060ae <HAL_I2C_Mem_Read_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a2:	b29a      	uxth	r2, r3
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80060a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060ac:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80060ae:	88f8      	ldrh	r0, [r7, #6]
 80060b0:	893a      	ldrh	r2, [r7, #8]
 80060b2:	8979      	ldrh	r1, [r7, #10]
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	9301      	str	r3, [sp, #4]
 80060b8:	2319      	movs	r3, #25
 80060ba:	9300      	str	r3, [sp, #0]
 80060bc:	4603      	mov	r3, r0
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f000 fc00 	bl	80068c4 <I2C_RequestMemoryRead>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d005      	beq.n	80060d6 <HAL_I2C_Mem_Read_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e072      	b.n	80061bc <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (hi2c->hdmarx != NULL)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d020      	beq.n	8006120 <HAL_I2C_Mem_Read_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e2:	4a3a      	ldr	r2, [pc, #232]	; (80061cc <HAL_I2C_Mem_Read_DMA+0x1e4>)
 80060e4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ea:	4a39      	ldr	r2, [pc, #228]	; (80061d0 <HAL_I2C_Mem_Read_DMA+0x1e8>)
 80060ec:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060f2:	2200      	movs	r2, #0
 80060f4:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmarx->XferAbortCallback = NULL;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060fa:	2200      	movs	r2, #0
 80060fc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	3324      	adds	r3, #36	; 0x24
 8006108:	4619      	mov	r1, r3
 800610a:	6aba      	ldr	r2, [r7, #40]	; 0x28
                                       hi2c->XferSize);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8006110:	f7fd fdc3 	bl	8003c9a <HAL_DMA_Start_IT>
 8006114:	4603      	mov	r3, r0
 8006116:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8006118:	7dfb      	ldrb	r3, [r7, #23]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d139      	bne.n	8006192 <HAL_I2C_Mem_Read_DMA+0x1aa>
 800611e:	e013      	b.n	8006148 <HAL_I2C_Mem_Read_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2220      	movs	r2, #32
 8006124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006134:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e039      	b.n	80061bc <HAL_I2C_Mem_Read_DMA+0x1d4>
    {
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800614c:	b2da      	uxtb	r2, r3
 800614e:	8979      	ldrh	r1, [r7, #10]
 8006150:	4b20      	ldr	r3, [pc, #128]	; (80061d4 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	68f8      	ldr	r0, [r7, #12]
 8006158:	f001 fa34 	bl	80075c4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006160:	b29a      	uxth	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	b29a      	uxth	r2, r3
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006176:	2110      	movs	r1, #16
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	f001 fa4f 	bl	800761c <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800618c:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800618e:	2300      	movs	r3, #0
 8006190:	e014      	b.n	80061bc <HAL_I2C_Mem_Read_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2220      	movs	r2, #32
 8006196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061a6:	f043 0210 	orr.w	r2, r3, #16
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e000      	b.n	80061bc <HAL_I2C_Mem_Read_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 80061ba:	2302      	movs	r3, #2
  }
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3720      	adds	r7, #32
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	ffff0000 	.word	0xffff0000
 80061c8:	08006499 	.word	0x08006499
 80061cc:	080072d7 	.word	0x080072d7
 80061d0:	0800736d 	.word	0x0800736d
 80061d4:	80002400 	.word	0x80002400

080061d8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d005      	beq.n	8006204 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061fc:	68ba      	ldr	r2, [r7, #8]
 80061fe:	68f9      	ldr	r1, [r7, #12]
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	4798      	blx	r3
  }
}
 8006204:	bf00      	nop
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	bc80      	pop	{r7}
 800621c:	4770      	bx	lr

0800621e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800621e:	b480      	push	{r7}
 8006220:	b083      	sub	sp, #12
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006226:	bf00      	nop
 8006228:	370c      	adds	r7, #12
 800622a:	46bd      	mov	sp, r7
 800622c:	bc80      	pop	{r7}
 800622e:	4770      	bx	lr

08006230 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	bc80      	pop	{r7}
 8006240:	4770      	bx	lr

08006242 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006242:	b480      	push	{r7}
 8006244:	b083      	sub	sp, #12
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	bc80      	pop	{r7}
 8006252:	4770      	bx	lr

08006254 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	460b      	mov	r3, r1
 800625e:	70fb      	strb	r3, [r7, #3]
 8006260:	4613      	mov	r3, r2
 8006262:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	bc80      	pop	{r7}
 800626c:	4770      	bx	lr

0800626e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800626e:	b480      	push	{r7}
 8006270:	b083      	sub	sp, #12
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006276:	bf00      	nop
 8006278:	370c      	adds	r7, #12
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr

08006280 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	bc80      	pop	{r7}
 8006290:	4770      	bx	lr

08006292 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8006292:	b480      	push	{r7}
 8006294:	b083      	sub	sp, #12
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800629e:	4618      	mov	r0, r3
 80062a0:	370c      	adds	r7, #12
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bc80      	pop	{r7}
 80062a6:	4770      	bx	lr

080062a8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b086      	sub	sp, #24
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d101      	bne.n	80062cc <I2C_Slave_ISR_IT+0x24>
 80062c8:	2302      	movs	r3, #2
 80062ca:	e0e1      	b.n	8006490 <I2C_Slave_ISR_IT+0x1e8>
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	f003 0320 	and.w	r3, r3, #32
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d008      	beq.n	80062f0 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d003      	beq.n	80062f0 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80062e8:	6939      	ldr	r1, [r7, #16]
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f000 fd2c 	bl	8006d48 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	f003 0310 	and.w	r3, r3, #16
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d04b      	beq.n	8006392 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006300:	2b00      	cmp	r3, #0
 8006302:	d046      	beq.n	8006392 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006308:	b29b      	uxth	r3, r3
 800630a:	2b00      	cmp	r3, #0
 800630c:	d128      	bne.n	8006360 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b28      	cmp	r3, #40	; 0x28
 8006318:	d108      	bne.n	800632c <I2C_Slave_ISR_IT+0x84>
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006320:	d104      	bne.n	800632c <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006322:	6939      	ldr	r1, [r7, #16]
 8006324:	68f8      	ldr	r0, [r7, #12]
 8006326:	f000 fe19 	bl	8006f5c <I2C_ITListenCplt>
 800632a:	e031      	b.n	8006390 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b29      	cmp	r3, #41	; 0x29
 8006336:	d10e      	bne.n	8006356 <I2C_Slave_ISR_IT+0xae>
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800633e:	d00a      	beq.n	8006356 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	2210      	movs	r2, #16
 8006346:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006348:	68f8      	ldr	r0, [r7, #12]
 800634a:	f000 ff56 	bl	80071fa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800634e:	68f8      	ldr	r0, [r7, #12]
 8006350:	f000 fbcf 	bl	8006af2 <I2C_ITSlaveSeqCplt>
 8006354:	e01c      	b.n	8006390 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	2210      	movs	r2, #16
 800635c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800635e:	e08f      	b.n	8006480 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2210      	movs	r2, #16
 8006366:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800636c:	f043 0204 	orr.w	r2, r3, #4
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <I2C_Slave_ISR_IT+0xda>
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006380:	d17e      	bne.n	8006480 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006386:	4619      	mov	r1, r3
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f000 fe3d 	bl	8007008 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800638e:	e077      	b.n	8006480 <I2C_Slave_ISR_IT+0x1d8>
 8006390:	e076      	b.n	8006480 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	2b00      	cmp	r3, #0
 800639a:	d02f      	beq.n	80063fc <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d02a      	beq.n	80063fc <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d018      	beq.n	80063e2 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ba:	b2d2      	uxtb	r2, r2
 80063bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c2:	1c5a      	adds	r2, r3, #1
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063cc:	3b01      	subs	r3, #1
 80063ce:	b29a      	uxth	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d8:	b29b      	uxth	r3, r3
 80063da:	3b01      	subs	r3, #1
 80063dc:	b29a      	uxth	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d14b      	bne.n	8006484 <I2C_Slave_ISR_IT+0x1dc>
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80063f2:	d047      	beq.n	8006484 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80063f4:	68f8      	ldr	r0, [r7, #12]
 80063f6:	f000 fb7c 	bl	8006af2 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80063fa:	e043      	b.n	8006484 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	f003 0308 	and.w	r3, r3, #8
 8006402:	2b00      	cmp	r3, #0
 8006404:	d009      	beq.n	800641a <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800640c:	2b00      	cmp	r3, #0
 800640e:	d004      	beq.n	800641a <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006410:	6939      	ldr	r1, [r7, #16]
 8006412:	68f8      	ldr	r0, [r7, #12]
 8006414:	f000 faaa 	bl	800696c <I2C_ITAddrCplt>
 8006418:	e035      	b.n	8006486 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	f003 0302 	and.w	r3, r3, #2
 8006420:	2b00      	cmp	r3, #0
 8006422:	d030      	beq.n	8006486 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800642a:	2b00      	cmp	r3, #0
 800642c:	d02b      	beq.n	8006486 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006432:	b29b      	uxth	r3, r3
 8006434:	2b00      	cmp	r3, #0
 8006436:	d018      	beq.n	800646a <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643c:	781a      	ldrb	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006448:	1c5a      	adds	r2, r3, #1
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006452:	b29b      	uxth	r3, r3
 8006454:	3b01      	subs	r3, #1
 8006456:	b29a      	uxth	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006460:	3b01      	subs	r3, #1
 8006462:	b29a      	uxth	r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	851a      	strh	r2, [r3, #40]	; 0x28
 8006468:	e00d      	b.n	8006486 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006470:	d002      	beq.n	8006478 <I2C_Slave_ISR_IT+0x1d0>
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d106      	bne.n	8006486 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 fb3a 	bl	8006af2 <I2C_ITSlaveSeqCplt>
 800647e:	e002      	b.n	8006486 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8006480:	bf00      	nop
 8006482:	e000      	b.n	8006486 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8006484:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800648e:	2300      	movs	r3, #0
}
 8006490:	4618      	mov	r0, r3
 8006492:	3718      	adds	r7, #24
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b088      	sub	sp, #32
 800649c:	af02      	add	r7, sp, #8
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d101      	bne.n	80064b2 <I2C_Master_ISR_DMA+0x1a>
 80064ae:	2302      	movs	r3, #2
 80064b0:	e0d9      	b.n	8006666 <I2C_Master_ISR_DMA+0x1ce>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2201      	movs	r2, #1
 80064b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	f003 0310 	and.w	r3, r3, #16
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d016      	beq.n	80064f2 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d011      	beq.n	80064f2 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2210      	movs	r2, #16
 80064d4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064da:	f043 0204 	orr.w	r2, r3, #4
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80064e2:	2120      	movs	r1, #32
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f001 f899 	bl	800761c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80064ea:	68f8      	ldr	r0, [r7, #12]
 80064ec:	f000 fe85 	bl	80071fa <I2C_Flush_TXDR>
 80064f0:	e0b4      	b.n	800665c <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d071      	beq.n	80065e0 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006502:	2b00      	cmp	r3, #0
 8006504:	d06c      	beq.n	80065e0 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006514:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800651a:	b29b      	uxth	r3, r3
 800651c:	2b00      	cmp	r3, #0
 800651e:	d04e      	beq.n	80065be <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	b29b      	uxth	r3, r3
 8006528:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800652c:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006532:	b29b      	uxth	r3, r3
 8006534:	2bff      	cmp	r3, #255	; 0xff
 8006536:	d906      	bls.n	8006546 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	22ff      	movs	r2, #255	; 0xff
 800653c:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800653e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	e010      	b.n	8006568 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800654a:	b29a      	uxth	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006554:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006558:	d003      	beq.n	8006562 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800655e:	617b      	str	r3, [r7, #20]
 8006560:	e002      	b.n	8006568 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8006562:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006566:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800656c:	b2da      	uxtb	r2, r3
 800656e:	8a79      	ldrh	r1, [r7, #18]
 8006570:	2300      	movs	r3, #0
 8006572:	9300      	str	r3, [sp, #0]
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f001 f824 	bl	80075c4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006580:	b29a      	uxth	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006586:	1ad3      	subs	r3, r2, r3
 8006588:	b29a      	uxth	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006594:	b2db      	uxtb	r3, r3
 8006596:	2b22      	cmp	r3, #34	; 0x22
 8006598:	d108      	bne.n	80065ac <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065a8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80065aa:	e057      	b.n	800665c <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80065ba:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80065bc:	e04e      	b.n	800665c <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80065cc:	d003      	beq.n	80065d6 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80065ce:	68f8      	ldr	r0, [r7, #12]
 80065d0:	f000 fa50 	bl	8006a74 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80065d4:	e042      	b.n	800665c <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80065d6:	2140      	movs	r1, #64	; 0x40
 80065d8:	68f8      	ldr	r0, [r7, #12]
 80065da:	f000 fd15 	bl	8007008 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80065de:	e03d      	b.n	800665c <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d028      	beq.n	800663c <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d023      	beq.n	800663c <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d119      	bne.n	8006632 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006608:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800660c:	d025      	beq.n	800665a <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006612:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006616:	d108      	bne.n	800662a <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	685a      	ldr	r2, [r3, #4]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006626:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8006628:	e017      	b.n	800665a <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	f000 fa22 	bl	8006a74 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8006630:	e013      	b.n	800665a <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006632:	2140      	movs	r1, #64	; 0x40
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f000 fce7 	bl	8007008 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800663a:	e00e      	b.n	800665a <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	f003 0320 	and.w	r3, r3, #32
 8006642:	2b00      	cmp	r3, #0
 8006644:	d00a      	beq.n	800665c <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800664c:	2b00      	cmp	r3, #0
 800664e:	d005      	beq.n	800665c <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006650:	68b9      	ldr	r1, [r7, #8]
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 faac 	bl	8006bb0 <I2C_ITMasterCplt>
 8006658:	e000      	b.n	800665c <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 800665a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	3718      	adds	r7, #24
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}

0800666e <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800666e:	b580      	push	{r7, lr}
 8006670:	b088      	sub	sp, #32
 8006672:	af00      	add	r7, sp, #0
 8006674:	60f8      	str	r0, [r7, #12]
 8006676:	60b9      	str	r1, [r7, #8]
 8006678:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800667e:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8006680:	2300      	movs	r3, #0
 8006682:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800668a:	2b01      	cmp	r3, #1
 800668c:	d101      	bne.n	8006692 <I2C_Slave_ISR_DMA+0x24>
 800668e:	2302      	movs	r3, #2
 8006690:	e0bf      	b.n	8006812 <I2C_Slave_ISR_DMA+0x1a4>
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2201      	movs	r2, #1
 8006696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	f003 0320 	and.w	r3, r3, #32
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d008      	beq.n	80066b6 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d003      	beq.n	80066b6 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80066ae:	68b9      	ldr	r1, [r7, #8]
 80066b0:	68f8      	ldr	r0, [r7, #12]
 80066b2:	f000 fb49 	bl	8006d48 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	f003 0310 	and.w	r3, r3, #16
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f000 8095 	beq.w	80067ec <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 808f 	beq.w	80067ec <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d104      	bne.n	80066e2 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d07d      	beq.n	80067de <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00c      	beq.n	8006704 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d007      	beq.n	8006704 <I2C_Slave_ISR_DMA+0x96>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d101      	bne.n	8006704 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8006700:	2301      	movs	r3, #1
 8006702:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00c      	beq.n	8006726 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d007      	beq.n	8006726 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d101      	bne.n	8006726 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8006722:	2301      	movs	r3, #1
 8006724:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	2b01      	cmp	r3, #1
 800672a:	d128      	bne.n	800677e <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b28      	cmp	r3, #40	; 0x28
 8006736:	d108      	bne.n	800674a <I2C_Slave_ISR_DMA+0xdc>
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800673e:	d104      	bne.n	800674a <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8006740:	68b9      	ldr	r1, [r7, #8]
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f000 fc0a 	bl	8006f5c <I2C_ITListenCplt>
 8006748:	e048      	b.n	80067dc <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006750:	b2db      	uxtb	r3, r3
 8006752:	2b29      	cmp	r3, #41	; 0x29
 8006754:	d10e      	bne.n	8006774 <I2C_Slave_ISR_DMA+0x106>
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800675c:	d00a      	beq.n	8006774 <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2210      	movs	r2, #16
 8006764:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	f000 fd47 	bl	80071fa <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	f000 f9c0 	bl	8006af2 <I2C_ITSlaveSeqCplt>
 8006772:	e033      	b.n	80067dc <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	2210      	movs	r2, #16
 800677a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800677c:	e034      	b.n	80067e8 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2210      	movs	r2, #16
 8006784:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800678a:	f043 0204 	orr.w	r2, r3, #4
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006798:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d003      	beq.n	80067a8 <I2C_Slave_ISR_DMA+0x13a>
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80067a6:	d11f      	bne.n	80067e8 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80067a8:	7dfb      	ldrb	r3, [r7, #23]
 80067aa:	2b21      	cmp	r3, #33	; 0x21
 80067ac:	d002      	beq.n	80067b4 <I2C_Slave_ISR_DMA+0x146>
 80067ae:	7dfb      	ldrb	r3, [r7, #23]
 80067b0:	2b29      	cmp	r3, #41	; 0x29
 80067b2:	d103      	bne.n	80067bc <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2221      	movs	r2, #33	; 0x21
 80067b8:	631a      	str	r2, [r3, #48]	; 0x30
 80067ba:	e008      	b.n	80067ce <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80067bc:	7dfb      	ldrb	r3, [r7, #23]
 80067be:	2b22      	cmp	r3, #34	; 0x22
 80067c0:	d002      	beq.n	80067c8 <I2C_Slave_ISR_DMA+0x15a>
 80067c2:	7dfb      	ldrb	r3, [r7, #23]
 80067c4:	2b2a      	cmp	r3, #42	; 0x2a
 80067c6:	d102      	bne.n	80067ce <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2222      	movs	r2, #34	; 0x22
 80067cc:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067d2:	4619      	mov	r1, r3
 80067d4:	68f8      	ldr	r0, [r7, #12]
 80067d6:	f000 fc17 	bl	8007008 <I2C_ITError>
      if (treatdmanack == 1U)
 80067da:	e005      	b.n	80067e8 <I2C_Slave_ISR_DMA+0x17a>
 80067dc:	e004      	b.n	80067e8 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2210      	movs	r2, #16
 80067e4:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80067e6:	e00f      	b.n	8006808 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 80067e8:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80067ea:	e00d      	b.n	8006808 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	f003 0308 	and.w	r3, r3, #8
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d008      	beq.n	8006808 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d003      	beq.n	8006808 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8006800:	68b9      	ldr	r1, [r7, #8]
 8006802:	68f8      	ldr	r0, [r7, #12]
 8006804:	f000 f8b2 	bl	800696c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2200      	movs	r2, #0
 800680c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3720      	adds	r7, #32
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
	...

0800681c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b086      	sub	sp, #24
 8006820:	af02      	add	r7, sp, #8
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	4608      	mov	r0, r1
 8006826:	4611      	mov	r1, r2
 8006828:	461a      	mov	r2, r3
 800682a:	4603      	mov	r3, r0
 800682c:	817b      	strh	r3, [r7, #10]
 800682e:	460b      	mov	r3, r1
 8006830:	813b      	strh	r3, [r7, #8]
 8006832:	4613      	mov	r3, r2
 8006834:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006836:	88fb      	ldrh	r3, [r7, #6]
 8006838:	b2da      	uxtb	r2, r3
 800683a:	8979      	ldrh	r1, [r7, #10]
 800683c:	4b20      	ldr	r3, [pc, #128]	; (80068c0 <I2C_RequestMemoryWrite+0xa4>)
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f000 febd 	bl	80075c4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800684a:	69fa      	ldr	r2, [r7, #28]
 800684c:	69b9      	ldr	r1, [r7, #24]
 800684e:	68f8      	ldr	r0, [r7, #12]
 8006850:	f000 fe01 	bl	8007456 <I2C_WaitOnTXISFlagUntilTimeout>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d001      	beq.n	800685e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e02c      	b.n	80068b8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800685e:	88fb      	ldrh	r3, [r7, #6]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d105      	bne.n	8006870 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006864:	893b      	ldrh	r3, [r7, #8]
 8006866:	b2da      	uxtb	r2, r3
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	629a      	str	r2, [r3, #40]	; 0x28
 800686e:	e015      	b.n	800689c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006870:	893b      	ldrh	r3, [r7, #8]
 8006872:	0a1b      	lsrs	r3, r3, #8
 8006874:	b29b      	uxth	r3, r3
 8006876:	b2da      	uxtb	r2, r3
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800687e:	69fa      	ldr	r2, [r7, #28]
 8006880:	69b9      	ldr	r1, [r7, #24]
 8006882:	68f8      	ldr	r0, [r7, #12]
 8006884:	f000 fde7 	bl	8007456 <I2C_WaitOnTXISFlagUntilTimeout>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d001      	beq.n	8006892 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	e012      	b.n	80068b8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006892:	893b      	ldrh	r3, [r7, #8]
 8006894:	b2da      	uxtb	r2, r3
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	2200      	movs	r2, #0
 80068a4:	2180      	movs	r1, #128	; 0x80
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f000 fd95 	bl	80073d6 <I2C_WaitOnFlagUntilTimeout>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d001      	beq.n	80068b6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e000      	b.n	80068b8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80068b6:	2300      	movs	r3, #0
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}
 80068c0:	80002000 	.word	0x80002000

080068c4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b086      	sub	sp, #24
 80068c8:	af02      	add	r7, sp, #8
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	4608      	mov	r0, r1
 80068ce:	4611      	mov	r1, r2
 80068d0:	461a      	mov	r2, r3
 80068d2:	4603      	mov	r3, r0
 80068d4:	817b      	strh	r3, [r7, #10]
 80068d6:	460b      	mov	r3, r1
 80068d8:	813b      	strh	r3, [r7, #8]
 80068da:	4613      	mov	r3, r2
 80068dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80068de:	88fb      	ldrh	r3, [r7, #6]
 80068e0:	b2da      	uxtb	r2, r3
 80068e2:	8979      	ldrh	r1, [r7, #10]
 80068e4:	4b20      	ldr	r3, [pc, #128]	; (8006968 <I2C_RequestMemoryRead+0xa4>)
 80068e6:	9300      	str	r3, [sp, #0]
 80068e8:	2300      	movs	r3, #0
 80068ea:	68f8      	ldr	r0, [r7, #12]
 80068ec:	f000 fe6a 	bl	80075c4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068f0:	69fa      	ldr	r2, [r7, #28]
 80068f2:	69b9      	ldr	r1, [r7, #24]
 80068f4:	68f8      	ldr	r0, [r7, #12]
 80068f6:	f000 fdae 	bl	8007456 <I2C_WaitOnTXISFlagUntilTimeout>
 80068fa:	4603      	mov	r3, r0
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d001      	beq.n	8006904 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e02c      	b.n	800695e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006904:	88fb      	ldrh	r3, [r7, #6]
 8006906:	2b01      	cmp	r3, #1
 8006908:	d105      	bne.n	8006916 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800690a:	893b      	ldrh	r3, [r7, #8]
 800690c:	b2da      	uxtb	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	629a      	str	r2, [r3, #40]	; 0x28
 8006914:	e015      	b.n	8006942 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006916:	893b      	ldrh	r3, [r7, #8]
 8006918:	0a1b      	lsrs	r3, r3, #8
 800691a:	b29b      	uxth	r3, r3
 800691c:	b2da      	uxtb	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006924:	69fa      	ldr	r2, [r7, #28]
 8006926:	69b9      	ldr	r1, [r7, #24]
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f000 fd94 	bl	8007456 <I2C_WaitOnTXISFlagUntilTimeout>
 800692e:	4603      	mov	r3, r0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d001      	beq.n	8006938 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	e012      	b.n	800695e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006938:	893b      	ldrh	r3, [r7, #8]
 800693a:	b2da      	uxtb	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	9300      	str	r3, [sp, #0]
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	2200      	movs	r2, #0
 800694a:	2140      	movs	r1, #64	; 0x40
 800694c:	68f8      	ldr	r0, [r7, #12]
 800694e:	f000 fd42 	bl	80073d6 <I2C_WaitOnFlagUntilTimeout>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d001      	beq.n	800695c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e000      	b.n	800695e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	3710      	adds	r7, #16
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop
 8006968:	80002000 	.word	0x80002000

0800696c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800697c:	b2db      	uxtb	r3, r3
 800697e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006982:	2b28      	cmp	r3, #40	; 0x28
 8006984:	d16a      	bne.n	8006a5c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	699b      	ldr	r3, [r3, #24]
 800698c:	0c1b      	lsrs	r3, r3, #16
 800698e:	b2db      	uxtb	r3, r3
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	0c1b      	lsrs	r3, r3, #16
 800699e:	b29b      	uxth	r3, r3
 80069a0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80069a4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069b2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80069c0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d138      	bne.n	8006a3c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80069ca:	897b      	ldrh	r3, [r7, #10]
 80069cc:	09db      	lsrs	r3, r3, #7
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	89bb      	ldrh	r3, [r7, #12]
 80069d2:	4053      	eors	r3, r2
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	f003 0306 	and.w	r3, r3, #6
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d11c      	bne.n	8006a18 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80069de:	897b      	ldrh	r3, [r7, #10]
 80069e0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069e6:	1c5a      	adds	r2, r3, #1
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d13b      	bne.n	8006a6c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2208      	movs	r2, #8
 8006a00:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a0e:	89ba      	ldrh	r2, [r7, #12]
 8006a10:	7bf9      	ldrb	r1, [r7, #15]
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006a16:	e029      	b.n	8006a6c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8006a18:	893b      	ldrh	r3, [r7, #8]
 8006a1a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006a1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 fe5d 	bl	80076e0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a32:	89ba      	ldrh	r2, [r7, #12]
 8006a34:	7bf9      	ldrb	r1, [r7, #15]
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	4798      	blx	r3
}
 8006a3a:	e017      	b.n	8006a6c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006a3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 fe4d 	bl	80076e0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a52:	89ba      	ldrh	r2, [r7, #12]
 8006a54:	7bf9      	ldrb	r1, [r7, #15]
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	4798      	blx	r3
}
 8006a5a:	e007      	b.n	8006a6c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2208      	movs	r2, #8
 8006a62:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8006a6c:	bf00      	nop
 8006a6e:	3710      	adds	r7, #16
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b082      	sub	sp, #8
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	2b21      	cmp	r3, #33	; 0x21
 8006a8e:	d116      	bne.n	8006abe <I2C_ITMasterSeqCplt+0x4a>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2220      	movs	r2, #32
 8006a94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2211      	movs	r2, #17
 8006a9c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006aa4:	2101      	movs	r1, #1
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fe1a 	bl	80076e0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	4798      	blx	r3
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006abc:	e015      	b.n	8006aea <I2C_ITMasterSeqCplt+0x76>
    hi2c->State         = HAL_I2C_STATE_READY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2220      	movs	r2, #32
 8006ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2212      	movs	r2, #18
 8006aca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006ad2:	2102      	movs	r1, #2
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f000 fe03 	bl	80076e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->MasterRxCpltCallback(hi2c);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	4798      	blx	r3
}
 8006aea:	bf00      	nop
 8006aec:	3708      	adds	r7, #8
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b084      	sub	sp, #16
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d008      	beq.n	8006b26 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006b22:	601a      	str	r2, [r3, #0]
 8006b24:	e00c      	b.n	8006b40 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d007      	beq.n	8006b40 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b3e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	2b29      	cmp	r3, #41	; 0x29
 8006b4a:	d113      	bne.n	8006b74 <I2C_ITSlaveSeqCplt+0x82>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2228      	movs	r2, #40	; 0x28
 8006b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2221      	movs	r2, #33	; 0x21
 8006b58:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006b5a:	2101      	movs	r1, #1
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 fdbf 	bl	80076e0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 8006b72:	e018      	b.n	8006ba6 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	2b2a      	cmp	r3, #42	; 0x2a
 8006b7e:	d112      	bne.n	8006ba6 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2228      	movs	r2, #40	; 0x28
 8006b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2222      	movs	r2, #34	; 0x22
 8006b8c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006b8e:	2102      	movs	r1, #2
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f000 fda5 	bl	80076e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	4798      	blx	r3
}
 8006ba6:	bf00      	nop
 8006ba8:	3710      	adds	r7, #16
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
	...

08006bb0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b086      	sub	sp, #24
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2220      	movs	r2, #32
 8006bc4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	2b21      	cmp	r3, #33	; 0x21
 8006bd0:	d107      	bne.n	8006be2 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006bd2:	2101      	movs	r1, #1
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 fd83 	bl	80076e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2211      	movs	r2, #17
 8006bde:	631a      	str	r2, [r3, #48]	; 0x30
 8006be0:	e00c      	b.n	8006bfc <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	2b22      	cmp	r3, #34	; 0x22
 8006bec:	d106      	bne.n	8006bfc <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006bee:	2102      	movs	r1, #2
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f000 fd75 	bl	80076e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2212      	movs	r2, #18
 8006bfa:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	6859      	ldr	r1, [r3, #4]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	4b4e      	ldr	r3, [pc, #312]	; (8006d40 <I2C_ITMasterCplt+0x190>)
 8006c08:	400b      	ands	r3, r1
 8006c0a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a4b      	ldr	r2, [pc, #300]	; (8006d44 <I2C_ITMasterCplt+0x194>)
 8006c16:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	f003 0310 	and.w	r3, r3, #16
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d009      	beq.n	8006c36 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2210      	movs	r2, #16
 8006c28:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c2e:	f043 0204 	orr.w	r2, r3, #4
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	2b60      	cmp	r3, #96	; 0x60
 8006c40:	d10a      	bne.n	8006c58 <I2C_ITMasterCplt+0xa8>
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	f003 0304 	and.w	r3, r3, #4
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d005      	beq.n	8006c58 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8006c56:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 face 	bl	80071fa <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c62:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	2b60      	cmp	r3, #96	; 0x60
 8006c6e:	d002      	beq.n	8006c76 <I2C_ITMasterCplt+0xc6>
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d006      	beq.n	8006c84 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 f9c3 	bl	8007008 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006c82:	e058      	b.n	8006d36 <I2C_ITMasterCplt+0x186>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	2b21      	cmp	r3, #33	; 0x21
 8006c8e:	d126      	bne.n	8006cde <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	2b40      	cmp	r3, #64	; 0x40
 8006ca8:	d10c      	bne.n	8006cc4 <I2C_ITMasterCplt+0x114>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemTxCpltCallback(hi2c);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	4798      	blx	r3
}
 8006cc2:	e038      	b.n	8006d36 <I2C_ITMasterCplt+0x186>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterTxCpltCallback(hi2c);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	4798      	blx	r3
}
 8006cdc:	e02b      	b.n	8006d36 <I2C_ITMasterCplt+0x186>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	2b22      	cmp	r3, #34	; 0x22
 8006ce8:	d125      	bne.n	8006d36 <I2C_ITMasterCplt+0x186>
    hi2c->State = HAL_I2C_STATE_READY;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2220      	movs	r2, #32
 8006cee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	2b40      	cmp	r3, #64	; 0x40
 8006d02:	d10c      	bne.n	8006d1e <I2C_ITMasterCplt+0x16e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemRxCpltCallback(hi2c);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	4798      	blx	r3
}
 8006d1c:	e00b      	b.n	8006d36 <I2C_ITMasterCplt+0x186>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterRxCpltCallback(hi2c);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	4798      	blx	r3
}
 8006d36:	bf00      	nop
 8006d38:	3718      	adds	r7, #24
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	fe00e800 	.word	0xfe00e800
 8006d44:	ffff0000 	.word	0xffff0000

08006d48 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b086      	sub	sp, #24
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d64:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2220      	movs	r2, #32
 8006d6c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006d6e:	7bfb      	ldrb	r3, [r7, #15]
 8006d70:	2b21      	cmp	r3, #33	; 0x21
 8006d72:	d002      	beq.n	8006d7a <I2C_ITSlaveCplt+0x32>
 8006d74:	7bfb      	ldrb	r3, [r7, #15]
 8006d76:	2b29      	cmp	r3, #41	; 0x29
 8006d78:	d108      	bne.n	8006d8c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006d7a:	f248 0101 	movw	r1, #32769	; 0x8001
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 fcae 	bl	80076e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2221      	movs	r2, #33	; 0x21
 8006d88:	631a      	str	r2, [r3, #48]	; 0x30
 8006d8a:	e00d      	b.n	8006da8 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006d8c:	7bfb      	ldrb	r3, [r7, #15]
 8006d8e:	2b22      	cmp	r3, #34	; 0x22
 8006d90:	d002      	beq.n	8006d98 <I2C_ITSlaveCplt+0x50>
 8006d92:	7bfb      	ldrb	r3, [r7, #15]
 8006d94:	2b2a      	cmp	r3, #42	; 0x2a
 8006d96:	d107      	bne.n	8006da8 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006d98:	f248 0102 	movw	r1, #32770	; 0x8002
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f000 fc9f 	bl	80076e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2222      	movs	r2, #34	; 0x22
 8006da6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685a      	ldr	r2, [r3, #4]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006db6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	6859      	ldr	r1, [r3, #4]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681a      	ldr	r2, [r3, #0]
 8006dc2:	4b64      	ldr	r3, [pc, #400]	; (8006f54 <I2C_ITSlaveCplt+0x20c>)
 8006dc4:	400b      	ands	r3, r1
 8006dc6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f000 fa16 	bl	80071fa <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d013      	beq.n	8006e00 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006de6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d01f      	beq.n	8006e30 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	b29a      	uxth	r2, r3
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006dfe:	e017      	b.n	8006e30 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d012      	beq.n	8006e30 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006e18:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d006      	beq.n	8006e30 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	b29a      	uxth	r2, r3
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f003 0304 	and.w	r3, r3, #4
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d020      	beq.n	8006e7c <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f023 0304 	bic.w	r3, r3, #4
 8006e40:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e4c:	b2d2      	uxtb	r2, r2
 8006e4e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e54:	1c5a      	adds	r2, r3, #1
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d00c      	beq.n	8006e7c <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e66:	3b01      	subs	r3, #1
 8006e68:	b29a      	uxth	r2, r3
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	3b01      	subs	r3, #1
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d005      	beq.n	8006e92 <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e8a:	f043 0204 	orr.w	r2, r3, #4
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d010      	beq.n	8006eca <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eac:	4619      	mov	r1, r3
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 f8aa 	bl	8007008 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	2b28      	cmp	r3, #40	; 0x28
 8006ebe:	d144      	bne.n	8006f4a <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006ec0:	6979      	ldr	r1, [r7, #20]
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 f84a 	bl	8006f5c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006ec8:	e03f      	b.n	8006f4a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ece:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006ed2:	d015      	beq.n	8006f00 <I2C_ITSlaveCplt+0x1b8>
    I2C_ITSlaveSeqCplt(hi2c);
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f7ff fe0c 	bl	8006af2 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a1e      	ldr	r2, [pc, #120]	; (8006f58 <I2C_ITSlaveCplt+0x210>)
 8006ede:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	4798      	blx	r3
}
 8006efe:	e024      	b.n	8006f4a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	2b22      	cmp	r3, #34	; 0x22
 8006f0a:	d10f      	bne.n	8006f2c <I2C_ITSlaveCplt+0x1e4>
    hi2c->State = HAL_I2C_STATE_READY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2220      	movs	r2, #32
 8006f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	4798      	blx	r3
}
 8006f2a:	e00e      	b.n	8006f4a <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2220      	movs	r2, #32
 8006f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	4798      	blx	r3
}
 8006f4a:	bf00      	nop
 8006f4c:	3718      	adds	r7, #24
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	fe00e800 	.word	0xfe00e800
 8006f58:	ffff0000 	.word	0xffff0000

08006f5c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b082      	sub	sp, #8
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a26      	ldr	r2, [pc, #152]	; (8007004 <I2C_ITListenCplt+0xa8>)
 8006f6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2220      	movs	r2, #32
 8006f76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	f003 0304 	and.w	r3, r3, #4
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d022      	beq.n	8006fd8 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f9c:	b2d2      	uxtb	r2, r2
 8006f9e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa4:	1c5a      	adds	r2, r3, #1
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d012      	beq.n	8006fd8 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	b29a      	uxth	r2, r3
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	3b01      	subs	r3, #1
 8006fc6:	b29a      	uxth	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fd0:	f043 0204 	orr.w	r2, r3, #4
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006fd8:	f248 0103 	movw	r1, #32771	; 0x8003
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 fb7f 	bl	80076e0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2210      	movs	r2, #16
 8006fe8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006ffa:	bf00      	nop
 8006ffc:	3708      	adds	r7, #8
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	ffff0000 	.word	0xffff0000

08007008 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007018:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a5d      	ldr	r2, [pc, #372]	; (800719c <I2C_ITError+0x194>)
 8007026:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	431a      	orrs	r2, r3
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800703a:	7bfb      	ldrb	r3, [r7, #15]
 800703c:	2b28      	cmp	r3, #40	; 0x28
 800703e:	d005      	beq.n	800704c <I2C_ITError+0x44>
 8007040:	7bfb      	ldrb	r3, [r7, #15]
 8007042:	2b29      	cmp	r3, #41	; 0x29
 8007044:	d002      	beq.n	800704c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007046:	7bfb      	ldrb	r3, [r7, #15]
 8007048:	2b2a      	cmp	r3, #42	; 0x2a
 800704a:	d10b      	bne.n	8007064 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800704c:	2103      	movs	r1, #3
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 fb46 	bl	80076e0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2228      	movs	r2, #40	; 0x28
 8007058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a50      	ldr	r2, [pc, #320]	; (80071a0 <I2C_ITError+0x198>)
 8007060:	635a      	str	r2, [r3, #52]	; 0x34
 8007062:	e011      	b.n	8007088 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007064:	f248 0103 	movw	r1, #32771	; 0x8003
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 fb39 	bl	80076e0 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007074:	b2db      	uxtb	r3, r3
 8007076:	2b60      	cmp	r3, #96	; 0x60
 8007078:	d003      	beq.n	8007082 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2220      	movs	r2, #32
 800707e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007092:	2b00      	cmp	r3, #0
 8007094:	d039      	beq.n	800710a <I2C_ITError+0x102>
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	2b11      	cmp	r3, #17
 800709a:	d002      	beq.n	80070a2 <I2C_ITError+0x9a>
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	2b21      	cmp	r3, #33	; 0x21
 80070a0:	d133      	bne.n	800710a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80070b0:	d107      	bne.n	80070c2 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80070c0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7fc ff5f 	bl	8003f8a <HAL_DMA_GetState>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d017      	beq.n	8007102 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070d6:	4a33      	ldr	r2, [pc, #204]	; (80071a4 <I2C_ITError+0x19c>)
 80070d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7fc fe6e 	bl	8003dc8 <HAL_DMA_Abort_IT>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d04d      	beq.n	800718e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80070fc:	4610      	mov	r0, r2
 80070fe:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007100:	e045      	b.n	800718e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 f850 	bl	80071a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007108:	e041      	b.n	800718e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800710e:	2b00      	cmp	r3, #0
 8007110:	d039      	beq.n	8007186 <I2C_ITError+0x17e>
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2b12      	cmp	r3, #18
 8007116:	d002      	beq.n	800711e <I2C_ITError+0x116>
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	2b22      	cmp	r3, #34	; 0x22
 800711c:	d133      	bne.n	8007186 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007128:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800712c:	d107      	bne.n	800713e <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800713c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007142:	4618      	mov	r0, r3
 8007144:	f7fc ff21 	bl	8003f8a <HAL_DMA_GetState>
 8007148:	4603      	mov	r3, r0
 800714a:	2b01      	cmp	r3, #1
 800714c:	d017      	beq.n	800717e <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007152:	4a14      	ldr	r2, [pc, #80]	; (80071a4 <I2C_ITError+0x19c>)
 8007154:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007162:	4618      	mov	r0, r3
 8007164:	f7fc fe30 	bl	8003dc8 <HAL_DMA_Abort_IT>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d011      	beq.n	8007192 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007172:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007178:	4610      	mov	r0, r2
 800717a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800717c:	e009      	b.n	8007192 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 f812 	bl	80071a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007184:	e005      	b.n	8007192 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 f80e 	bl	80071a8 <I2C_TreatErrorCallback>
  }
}
 800718c:	e002      	b.n	8007194 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800718e:	bf00      	nop
 8007190:	e000      	b.n	8007194 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007192:	bf00      	nop
}
 8007194:	bf00      	nop
 8007196:	3710      	adds	r7, #16
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}
 800719c:	ffff0000 	.word	0xffff0000
 80071a0:	080062a9 	.word	0x080062a9
 80071a4:	0800739b 	.word	0x0800739b

080071a8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b082      	sub	sp, #8
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b60      	cmp	r3, #96	; 0x60
 80071ba:	d10f      	bne.n	80071dc <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2220      	movs	r2, #32
 80071c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2200      	movs	r2, #0
 80071c8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80071da:	e00a      	b.n	80071f2 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2200      	movs	r2, #0
 80071e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	4798      	blx	r3
}
 80071f2:	bf00      	nop
 80071f4:	3708      	adds	r7, #8
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80071fa:	b480      	push	{r7}
 80071fc:	b083      	sub	sp, #12
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	699b      	ldr	r3, [r3, #24]
 8007208:	f003 0302 	and.w	r3, r3, #2
 800720c:	2b02      	cmp	r3, #2
 800720e:	d103      	bne.n	8007218 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	2200      	movs	r2, #0
 8007216:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	699b      	ldr	r3, [r3, #24]
 800721e:	f003 0301 	and.w	r3, r3, #1
 8007222:	2b01      	cmp	r3, #1
 8007224:	d007      	beq.n	8007236 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	699a      	ldr	r2, [r3, #24]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f042 0201 	orr.w	r2, r2, #1
 8007234:	619a      	str	r2, [r3, #24]
  }
}
 8007236:	bf00      	nop
 8007238:	370c      	adds	r7, #12
 800723a:	46bd      	mov	sp, r7
 800723c:	bc80      	pop	{r7}
 800723e:	4770      	bx	lr

08007240 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724c:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800725c:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007262:	b29b      	uxth	r3, r3
 8007264:	2b00      	cmp	r3, #0
 8007266:	d104      	bne.n	8007272 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007268:	2120      	movs	r1, #32
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f000 f9d6 	bl	800761c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8007270:	e02d      	b.n	80072ce <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007276:	68fa      	ldr	r2, [r7, #12]
 8007278:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800727a:	441a      	add	r2, r3
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007284:	b29b      	uxth	r3, r3
 8007286:	2bff      	cmp	r3, #255	; 0xff
 8007288:	d903      	bls.n	8007292 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	22ff      	movs	r2, #255	; 0xff
 800728e:	851a      	strh	r2, [r3, #40]	; 0x28
 8007290:	e004      	b.n	800729c <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007296:	b29a      	uxth	r2, r3
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a4:	4619      	mov	r1, r3
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	3328      	adds	r3, #40	; 0x28
 80072ac:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80072b2:	f7fc fcf2 	bl	8003c9a <HAL_DMA_Start_IT>
 80072b6:	4603      	mov	r3, r0
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d004      	beq.n	80072c6 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80072bc:	2110      	movs	r1, #16
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f7ff fea2 	bl	8007008 <I2C_ITError>
}
 80072c4:	e003      	b.n	80072ce <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80072c6:	2140      	movs	r1, #64	; 0x40
 80072c8:	68f8      	ldr	r0, [r7, #12]
 80072ca:	f000 f9a7 	bl	800761c <I2C_Enable_IRQ>
}
 80072ce:	bf00      	nop
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}

080072d6 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80072d6:	b580      	push	{r7, lr}
 80072d8:	b084      	sub	sp, #16
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e2:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80072f2:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d104      	bne.n	8007308 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80072fe:	2120      	movs	r1, #32
 8007300:	68f8      	ldr	r0, [r7, #12]
 8007302:	f000 f98b 	bl	800761c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8007306:	e02d      	b.n	8007364 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8007310:	441a      	add	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800731a:	b29b      	uxth	r3, r3
 800731c:	2bff      	cmp	r3, #255	; 0xff
 800731e:	d903      	bls.n	8007328 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	22ff      	movs	r2, #255	; 0xff
 8007324:	851a      	strh	r2, [r3, #40]	; 0x28
 8007326:	e004      	b.n	8007332 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800732c:	b29a      	uxth	r2, r3
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	3324      	adds	r3, #36	; 0x24
 800733c:	4619      	mov	r1, r3
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007342:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8007348:	f7fc fca7 	bl	8003c9a <HAL_DMA_Start_IT>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d004      	beq.n	800735c <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007352:	2110      	movs	r1, #16
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f7ff fe57 	bl	8007008 <I2C_ITError>
}
 800735a:	e003      	b.n	8007364 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800735c:	2140      	movs	r1, #64	; 0x40
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f000 f95c 	bl	800761c <I2C_Enable_IRQ>
}
 8007364:	bf00      	nop
 8007366:	3710      	adds	r7, #16
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b084      	sub	sp, #16
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007378:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	685a      	ldr	r2, [r3, #4]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007388:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800738a:	2110      	movs	r1, #16
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f7ff fe3b 	bl	8007008 <I2C_ITError>
}
 8007392:	bf00      	nop
 8007394:	3710      	adds	r7, #16
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}

0800739a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800739a:	b580      	push	{r7, lr}
 800739c:	b084      	sub	sp, #16
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d003      	beq.n	80073b8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073b4:	2200      	movs	r2, #0
 80073b6:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d003      	beq.n	80073c8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073c4:	2200      	movs	r2, #0
 80073c6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f7ff feed 	bl	80071a8 <I2C_TreatErrorCallback>
}
 80073ce:	bf00      	nop
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}

080073d6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80073d6:	b580      	push	{r7, lr}
 80073d8:	b084      	sub	sp, #16
 80073da:	af00      	add	r7, sp, #0
 80073dc:	60f8      	str	r0, [r7, #12]
 80073de:	60b9      	str	r1, [r7, #8]
 80073e0:	603b      	str	r3, [r7, #0]
 80073e2:	4613      	mov	r3, r2
 80073e4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073e6:	e022      	b.n	800742e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ee:	d01e      	beq.n	800742e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073f0:	f000 faea 	bl	80079c8 <HAL_GetTick>
 80073f4:	4602      	mov	r2, r0
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	683a      	ldr	r2, [r7, #0]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d302      	bcc.n	8007406 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d113      	bne.n	800742e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800740a:	f043 0220 	orr.w	r2, r3, #32
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2220      	movs	r2, #32
 8007416:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2200      	movs	r2, #0
 800741e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e00f      	b.n	800744e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	699a      	ldr	r2, [r3, #24]
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	4013      	ands	r3, r2
 8007438:	68ba      	ldr	r2, [r7, #8]
 800743a:	429a      	cmp	r2, r3
 800743c:	bf0c      	ite	eq
 800743e:	2301      	moveq	r3, #1
 8007440:	2300      	movne	r3, #0
 8007442:	b2db      	uxtb	r3, r3
 8007444:	461a      	mov	r2, r3
 8007446:	79fb      	ldrb	r3, [r7, #7]
 8007448:	429a      	cmp	r2, r3
 800744a:	d0cd      	beq.n	80073e8 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3710      	adds	r7, #16
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}

08007456 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007456:	b580      	push	{r7, lr}
 8007458:	b084      	sub	sp, #16
 800745a:	af00      	add	r7, sp, #0
 800745c:	60f8      	str	r0, [r7, #12]
 800745e:	60b9      	str	r1, [r7, #8]
 8007460:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007462:	e02c      	b.n	80074be <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	68b9      	ldr	r1, [r7, #8]
 8007468:	68f8      	ldr	r0, [r7, #12]
 800746a:	f000 f835 	bl	80074d8 <I2C_IsAcknowledgeFailed>
 800746e:	4603      	mov	r3, r0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d001      	beq.n	8007478 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	e02a      	b.n	80074ce <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800747e:	d01e      	beq.n	80074be <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007480:	f000 faa2 	bl	80079c8 <HAL_GetTick>
 8007484:	4602      	mov	r2, r0
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	1ad3      	subs	r3, r2, r3
 800748a:	68ba      	ldr	r2, [r7, #8]
 800748c:	429a      	cmp	r2, r3
 800748e:	d302      	bcc.n	8007496 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d113      	bne.n	80074be <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800749a:	f043 0220 	orr.w	r2, r3, #32
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2220      	movs	r2, #32
 80074a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e007      	b.n	80074ce <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	699b      	ldr	r3, [r3, #24]
 80074c4:	f003 0302 	and.w	r3, r3, #2
 80074c8:	2b02      	cmp	r3, #2
 80074ca:	d1cb      	bne.n	8007464 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074cc:	2300      	movs	r3, #0
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
	...

080074d8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	f003 0310 	and.w	r3, r3, #16
 80074ee:	2b10      	cmp	r3, #16
 80074f0:	d161      	bne.n	80075b6 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007500:	d02b      	beq.n	800755a <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	685a      	ldr	r2, [r3, #4]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007510:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007512:	e022      	b.n	800755a <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800751a:	d01e      	beq.n	800755a <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800751c:	f000 fa54 	bl	80079c8 <HAL_GetTick>
 8007520:	4602      	mov	r2, r0
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	429a      	cmp	r2, r3
 800752a:	d302      	bcc.n	8007532 <I2C_IsAcknowledgeFailed+0x5a>
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d113      	bne.n	800755a <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007536:	f043 0220 	orr.w	r2, r3, #32
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2220      	movs	r2, #32
 8007542:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2200      	movs	r2, #0
 8007552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e02e      	b.n	80075b8 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	699b      	ldr	r3, [r3, #24]
 8007560:	f003 0320 	and.w	r3, r3, #32
 8007564:	2b20      	cmp	r3, #32
 8007566:	d1d5      	bne.n	8007514 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2210      	movs	r2, #16
 800756e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2220      	movs	r2, #32
 8007576:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007578:	68f8      	ldr	r0, [r7, #12]
 800757a:	f7ff fe3e 	bl	80071fa <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	6859      	ldr	r1, [r3, #4]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	4b0d      	ldr	r3, [pc, #52]	; (80075c0 <I2C_IsAcknowledgeFailed+0xe8>)
 800758a:	400b      	ands	r3, r1
 800758c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007592:	f043 0204 	orr.w	r2, r3, #4
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2220      	movs	r2, #32
 800759e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e000      	b.n	80075b8 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 80075b6:	2300      	movs	r3, #0
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	fe00e800 	.word	0xfe00e800

080075c4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b085      	sub	sp, #20
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	607b      	str	r3, [r7, #4]
 80075ce:	460b      	mov	r3, r1
 80075d0:	817b      	strh	r3, [r7, #10]
 80075d2:	4613      	mov	r3, r2
 80075d4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	685a      	ldr	r2, [r3, #4]
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	0d5b      	lsrs	r3, r3, #21
 80075e0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80075e4:	4b0c      	ldr	r3, [pc, #48]	; (8007618 <I2C_TransferConfig+0x54>)
 80075e6:	430b      	orrs	r3, r1
 80075e8:	43db      	mvns	r3, r3
 80075ea:	ea02 0103 	and.w	r1, r2, r3
 80075ee:	897b      	ldrh	r3, [r7, #10]
 80075f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80075f4:	7a7b      	ldrb	r3, [r7, #9]
 80075f6:	041b      	lsls	r3, r3, #16
 80075f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80075fc:	431a      	orrs	r2, r3
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	431a      	orrs	r2, r3
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	431a      	orrs	r2, r3
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	430a      	orrs	r2, r1
 800760c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800760e:	bf00      	nop
 8007610:	3714      	adds	r7, #20
 8007612:	46bd      	mov	sp, r7
 8007614:	bc80      	pop	{r7}
 8007616:	4770      	bx	lr
 8007618:	03ff63ff 	.word	0x03ff63ff

0800761c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800761c:	b480      	push	{r7}
 800761e:	b085      	sub	sp, #20
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	460b      	mov	r3, r1
 8007626:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007628:	2300      	movs	r3, #0
 800762a:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007630:	4a29      	ldr	r2, [pc, #164]	; (80076d8 <I2C_Enable_IRQ+0xbc>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d004      	beq.n	8007640 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800763a:	4a28      	ldr	r2, [pc, #160]	; (80076dc <I2C_Enable_IRQ+0xc0>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d11d      	bne.n	800767c <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007640:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007644:	2b00      	cmp	r3, #0
 8007646:	da03      	bge.n	8007650 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800764e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007650:	887b      	ldrh	r3, [r7, #2]
 8007652:	2b10      	cmp	r3, #16
 8007654:	d103      	bne.n	800765e <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800765c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800765e:	887b      	ldrh	r3, [r7, #2]
 8007660:	2b20      	cmp	r3, #32
 8007662:	d103      	bne.n	800766c <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800766a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800766c:	887b      	ldrh	r3, [r7, #2]
 800766e:	2b40      	cmp	r3, #64	; 0x40
 8007670:	d125      	bne.n	80076be <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007678:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800767a:	e020      	b.n	80076be <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800767c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007680:	2b00      	cmp	r3, #0
 8007682:	da03      	bge.n	800768c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800768a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800768c:	887b      	ldrh	r3, [r7, #2]
 800768e:	f003 0301 	and.w	r3, r3, #1
 8007692:	2b00      	cmp	r3, #0
 8007694:	d003      	beq.n	800769e <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800769c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800769e:	887b      	ldrh	r3, [r7, #2]
 80076a0:	f003 0302 	and.w	r3, r3, #2
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d003      	beq.n	80076b0 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 80076ae:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80076b0:	887b      	ldrh	r3, [r7, #2]
 80076b2:	2b20      	cmp	r3, #32
 80076b4:	d103      	bne.n	80076be <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	f043 0320 	orr.w	r3, r3, #32
 80076bc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	6819      	ldr	r1, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	430a      	orrs	r2, r1
 80076cc:	601a      	str	r2, [r3, #0]
}
 80076ce:	bf00      	nop
 80076d0:	3714      	adds	r7, #20
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bc80      	pop	{r7}
 80076d6:	4770      	bx	lr
 80076d8:	08006499 	.word	0x08006499
 80076dc:	0800666f 	.word	0x0800666f

080076e0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	460b      	mov	r3, r1
 80076ea:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80076ec:	2300      	movs	r3, #0
 80076ee:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80076f0:	887b      	ldrh	r3, [r7, #2]
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00f      	beq.n	800771a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8007700:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007708:	b2db      	uxtb	r3, r3
 800770a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800770e:	2b28      	cmp	r3, #40	; 0x28
 8007710:	d003      	beq.n	800771a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8007718:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800771a:	887b      	ldrh	r3, [r7, #2]
 800771c:	f003 0302 	and.w	r3, r3, #2
 8007720:	2b00      	cmp	r3, #0
 8007722:	d00f      	beq.n	8007744 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800772a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007732:	b2db      	uxtb	r3, r3
 8007734:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007738:	2b28      	cmp	r3, #40	; 0x28
 800773a:	d003      	beq.n	8007744 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8007742:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007744:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007748:	2b00      	cmp	r3, #0
 800774a:	da03      	bge.n	8007754 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8007752:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007754:	887b      	ldrh	r3, [r7, #2]
 8007756:	2b10      	cmp	r3, #16
 8007758:	d103      	bne.n	8007762 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8007760:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007762:	887b      	ldrh	r3, [r7, #2]
 8007764:	2b20      	cmp	r3, #32
 8007766:	d103      	bne.n	8007770 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f043 0320 	orr.w	r3, r3, #32
 800776e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007770:	887b      	ldrh	r3, [r7, #2]
 8007772:	2b40      	cmp	r3, #64	; 0x40
 8007774:	d103      	bne.n	800777e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800777c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	6819      	ldr	r1, [r3, #0]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	43da      	mvns	r2, r3
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	400a      	ands	r2, r1
 800778e:	601a      	str	r2, [r3, #0]
}
 8007790:	bf00      	nop
 8007792:	3714      	adds	r7, #20
 8007794:	46bd      	mov	sp, r7
 8007796:	bc80      	pop	{r7}
 8007798:	4770      	bx	lr

0800779a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800779a:	b480      	push	{r7}
 800779c:	b083      	sub	sp, #12
 800779e:	af00      	add	r7, sp, #0
 80077a0:	6078      	str	r0, [r7, #4]
 80077a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	2b20      	cmp	r3, #32
 80077ae:	d138      	bne.n	8007822 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d101      	bne.n	80077be <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80077ba:	2302      	movs	r3, #2
 80077bc:	e032      	b.n	8007824 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2201      	movs	r2, #1
 80077c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2224      	movs	r2, #36	; 0x24
 80077ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f022 0201 	bic.w	r2, r2, #1
 80077dc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80077ec:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	6819      	ldr	r1, [r3, #0]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	683a      	ldr	r2, [r7, #0]
 80077fa:	430a      	orrs	r2, r1
 80077fc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f042 0201 	orr.w	r2, r2, #1
 800780c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2220      	movs	r2, #32
 8007812:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	e000      	b.n	8007824 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007822:	2302      	movs	r3, #2
  }
}
 8007824:	4618      	mov	r0, r3
 8007826:	370c      	adds	r7, #12
 8007828:	46bd      	mov	sp, r7
 800782a:	bc80      	pop	{r7}
 800782c:	4770      	bx	lr

0800782e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800782e:	b480      	push	{r7}
 8007830:	b085      	sub	sp, #20
 8007832:	af00      	add	r7, sp, #0
 8007834:	6078      	str	r0, [r7, #4]
 8007836:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800783e:	b2db      	uxtb	r3, r3
 8007840:	2b20      	cmp	r3, #32
 8007842:	d139      	bne.n	80078b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800784a:	2b01      	cmp	r3, #1
 800784c:	d101      	bne.n	8007852 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800784e:	2302      	movs	r3, #2
 8007850:	e033      	b.n	80078ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2201      	movs	r2, #1
 8007856:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2224      	movs	r2, #36	; 0x24
 800785e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	681a      	ldr	r2, [r3, #0]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f022 0201 	bic.w	r2, r2, #1
 8007870:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007880:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	021b      	lsls	r3, r3, #8
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	4313      	orrs	r3, r2
 800788a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f042 0201 	orr.w	r2, r2, #1
 80078a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2220      	movs	r2, #32
 80078a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80078b4:	2300      	movs	r3, #0
 80078b6:	e000      	b.n	80078ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80078b8:	2302      	movs	r3, #2
  }
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3714      	adds	r7, #20
 80078be:	46bd      	mov	sp, r7
 80078c0:	bc80      	pop	{r7}
 80078c2:	4770      	bx	lr

080078c4 <HAL_GPIO_EXTI_Callback>:
#include "stm32f3xx_hal.h"
#include "avProj_Config.h"


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	4603      	mov	r3, r0
 80078cc:	80fb      	strh	r3, [r7, #6]
	/* Check if interrupt is triggered by PC13 */
	if(GPIO_Pin == BUTTON_Pin)
 80078ce:	88fb      	ldrh	r3, [r7, #6]
 80078d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078d4:	d10e      	bne.n	80078f4 <HAL_GPIO_EXTI_Callback+0x30>
	{
		/* Check Pin state */
        if(GPIO_PIN_SET == HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 80078d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80078da:	4808      	ldr	r0, [pc, #32]	; (80078fc <HAL_GPIO_EXTI_Callback+0x38>)
 80078dc:	f7fc f950 	bl	8003b80 <HAL_GPIO_ReadPin>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d103      	bne.n	80078ee <HAL_GPIO_EXTI_Callback+0x2a>
        {
            Rte_Write_PC13_Pin_State(1u);
 80078e6:	2001      	movs	r0, #1
 80078e8:	f004 fc1e 	bl	800c128 <Rte_Write_PC13_Pin_State>
        else
        {
        	Rte_Write_PC13_Pin_State(0u);
        }
	}
}
 80078ec:	e002      	b.n	80078f4 <HAL_GPIO_EXTI_Callback+0x30>
        	Rte_Write_PC13_Pin_State(0u);
 80078ee:	2000      	movs	r0, #0
 80078f0:	f004 fc1a 	bl	800c128 <Rte_Write_PC13_Pin_State>
}
 80078f4:	bf00      	nop
 80078f6:	3708      	adds	r7, #8
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}
 80078fc:	48000800 	.word	0x48000800

08007900 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007900:	b480      	push	{r7}
 8007902:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007904:	bf00      	nop
 8007906:	46bd      	mov	sp, r7
 8007908:	bc80      	pop	{r7}
 800790a:	4770      	bx	lr

0800790c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007910:	4b08      	ldr	r3, [pc, #32]	; (8007934 <HAL_Init+0x28>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a07      	ldr	r2, [pc, #28]	; (8007934 <HAL_Init+0x28>)
 8007916:	f043 0310 	orr.w	r3, r3, #16
 800791a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800791c:	2003      	movs	r0, #3
 800791e:	f000 f929 	bl	8007b74 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007922:	200f      	movs	r0, #15
 8007924:	f000 f808 	bl	8007938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007928:	f000 f966 	bl	8007bf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	40022000 	.word	0x40022000

08007938 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b082      	sub	sp, #8
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007940:	4b15      	ldr	r3, [pc, #84]	; (8007998 <HAL_InitTick+0x60>)
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	4b15      	ldr	r3, [pc, #84]	; (800799c <HAL_InitTick+0x64>)
 8007946:	781b      	ldrb	r3, [r3, #0]
 8007948:	4619      	mov	r1, r3
 800794a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800794e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007952:	fbb2 f3f3 	udiv	r3, r2, r3
 8007956:	4618      	mov	r0, r3
 8007958:	f000 f941 	bl	8007bde <HAL_SYSTICK_Config>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	d001      	beq.n	8007966 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	e014      	b.n	8007990 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2b0f      	cmp	r3, #15
 800796a:	d810      	bhi.n	800798e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800796c:	2200      	movs	r2, #0
 800796e:	6879      	ldr	r1, [r7, #4]
 8007970:	f04f 30ff 	mov.w	r0, #4294967295
 8007974:	f000 f909 	bl	8007b8a <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007978:	2200      	movs	r2, #0
 800797a:	210f      	movs	r1, #15
 800797c:	f06f 0001 	mvn.w	r0, #1
 8007980:	f000 f903 	bl	8007b8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007984:	4a06      	ldr	r2, [pc, #24]	; (80079a0 <HAL_InitTick+0x68>)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800798a:	2300      	movs	r3, #0
 800798c:	e000      	b.n	8007990 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800798e:	2301      	movs	r3, #1
}
 8007990:	4618      	mov	r0, r3
 8007992:	3708      	adds	r7, #8
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}
 8007998:	20000000 	.word	0x20000000
 800799c:	20000008 	.word	0x20000008
 80079a0:	20000004 	.word	0x20000004

080079a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80079a4:	b480      	push	{r7}
 80079a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80079a8:	4b05      	ldr	r3, [pc, #20]	; (80079c0 <HAL_IncTick+0x1c>)
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	461a      	mov	r2, r3
 80079ae:	4b05      	ldr	r3, [pc, #20]	; (80079c4 <HAL_IncTick+0x20>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4413      	add	r3, r2
 80079b4:	4a03      	ldr	r2, [pc, #12]	; (80079c4 <HAL_IncTick+0x20>)
 80079b6:	6013      	str	r3, [r2, #0]
}
 80079b8:	bf00      	nop
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bc80      	pop	{r7}
 80079be:	4770      	bx	lr
 80079c0:	20000008 	.word	0x20000008
 80079c4:	200001c4 	.word	0x200001c4

080079c8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80079c8:	b480      	push	{r7}
 80079ca:	af00      	add	r7, sp, #0
  return uwTick;  
 80079cc:	4b02      	ldr	r3, [pc, #8]	; (80079d8 <HAL_GetTick+0x10>)
 80079ce:	681b      	ldr	r3, [r3, #0]
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bc80      	pop	{r7}
 80079d6:	4770      	bx	lr
 80079d8:	200001c4 	.word	0x200001c4

080079dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80079dc:	b480      	push	{r7}
 80079de:	b085      	sub	sp, #20
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f003 0307 	and.w	r3, r3, #7
 80079ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80079ec:	4b0c      	ldr	r3, [pc, #48]	; (8007a20 <__NVIC_SetPriorityGrouping+0x44>)
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80079f2:	68ba      	ldr	r2, [r7, #8]
 80079f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80079f8:	4013      	ands	r3, r2
 80079fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007a04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007a08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007a0e:	4a04      	ldr	r2, [pc, #16]	; (8007a20 <__NVIC_SetPriorityGrouping+0x44>)
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	60d3      	str	r3, [r2, #12]
}
 8007a14:	bf00      	nop
 8007a16:	3714      	adds	r7, #20
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bc80      	pop	{r7}
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	e000ed00 	.word	0xe000ed00

08007a24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007a24:	b480      	push	{r7}
 8007a26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007a28:	4b04      	ldr	r3, [pc, #16]	; (8007a3c <__NVIC_GetPriorityGrouping+0x18>)
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	0a1b      	lsrs	r3, r3, #8
 8007a2e:	f003 0307 	and.w	r3, r3, #7
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bc80      	pop	{r7}
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	e000ed00 	.word	0xe000ed00

08007a40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	4603      	mov	r3, r0
 8007a48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	db0b      	blt.n	8007a6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a52:	79fb      	ldrb	r3, [r7, #7]
 8007a54:	f003 021f 	and.w	r2, r3, #31
 8007a58:	4906      	ldr	r1, [pc, #24]	; (8007a74 <__NVIC_EnableIRQ+0x34>)
 8007a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a5e:	095b      	lsrs	r3, r3, #5
 8007a60:	2001      	movs	r0, #1
 8007a62:	fa00 f202 	lsl.w	r2, r0, r2
 8007a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007a6a:	bf00      	nop
 8007a6c:	370c      	adds	r7, #12
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bc80      	pop	{r7}
 8007a72:	4770      	bx	lr
 8007a74:	e000e100 	.word	0xe000e100

08007a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b083      	sub	sp, #12
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	4603      	mov	r3, r0
 8007a80:	6039      	str	r1, [r7, #0]
 8007a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	db0a      	blt.n	8007aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	b2da      	uxtb	r2, r3
 8007a90:	490c      	ldr	r1, [pc, #48]	; (8007ac4 <__NVIC_SetPriority+0x4c>)
 8007a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a96:	0112      	lsls	r2, r2, #4
 8007a98:	b2d2      	uxtb	r2, r2
 8007a9a:	440b      	add	r3, r1
 8007a9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007aa0:	e00a      	b.n	8007ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	b2da      	uxtb	r2, r3
 8007aa6:	4908      	ldr	r1, [pc, #32]	; (8007ac8 <__NVIC_SetPriority+0x50>)
 8007aa8:	79fb      	ldrb	r3, [r7, #7]
 8007aaa:	f003 030f 	and.w	r3, r3, #15
 8007aae:	3b04      	subs	r3, #4
 8007ab0:	0112      	lsls	r2, r2, #4
 8007ab2:	b2d2      	uxtb	r2, r2
 8007ab4:	440b      	add	r3, r1
 8007ab6:	761a      	strb	r2, [r3, #24]
}
 8007ab8:	bf00      	nop
 8007aba:	370c      	adds	r7, #12
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bc80      	pop	{r7}
 8007ac0:	4770      	bx	lr
 8007ac2:	bf00      	nop
 8007ac4:	e000e100 	.word	0xe000e100
 8007ac8:	e000ed00 	.word	0xe000ed00

08007acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b089      	sub	sp, #36	; 0x24
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f003 0307 	and.w	r3, r3, #7
 8007ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	f1c3 0307 	rsb	r3, r3, #7
 8007ae6:	2b04      	cmp	r3, #4
 8007ae8:	bf28      	it	cs
 8007aea:	2304      	movcs	r3, #4
 8007aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	3304      	adds	r3, #4
 8007af2:	2b06      	cmp	r3, #6
 8007af4:	d902      	bls.n	8007afc <NVIC_EncodePriority+0x30>
 8007af6:	69fb      	ldr	r3, [r7, #28]
 8007af8:	3b03      	subs	r3, #3
 8007afa:	e000      	b.n	8007afe <NVIC_EncodePriority+0x32>
 8007afc:	2300      	movs	r3, #0
 8007afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b00:	f04f 32ff 	mov.w	r2, #4294967295
 8007b04:	69bb      	ldr	r3, [r7, #24]
 8007b06:	fa02 f303 	lsl.w	r3, r2, r3
 8007b0a:	43da      	mvns	r2, r3
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	401a      	ands	r2, r3
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007b14:	f04f 31ff 	mov.w	r1, #4294967295
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b1e:	43d9      	mvns	r1, r3
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b24:	4313      	orrs	r3, r2
         );
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3724      	adds	r7, #36	; 0x24
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bc80      	pop	{r7}
 8007b2e:	4770      	bx	lr

08007b30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b082      	sub	sp, #8
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	3b01      	subs	r3, #1
 8007b3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007b40:	d301      	bcc.n	8007b46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007b42:	2301      	movs	r3, #1
 8007b44:	e00f      	b.n	8007b66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007b46:	4a0a      	ldr	r2, [pc, #40]	; (8007b70 <SysTick_Config+0x40>)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007b4e:	210f      	movs	r1, #15
 8007b50:	f04f 30ff 	mov.w	r0, #4294967295
 8007b54:	f7ff ff90 	bl	8007a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007b58:	4b05      	ldr	r3, [pc, #20]	; (8007b70 <SysTick_Config+0x40>)
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007b5e:	4b04      	ldr	r3, [pc, #16]	; (8007b70 <SysTick_Config+0x40>)
 8007b60:	2207      	movs	r2, #7
 8007b62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3708      	adds	r7, #8
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	e000e010 	.word	0xe000e010

08007b74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b082      	sub	sp, #8
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7ff ff2d 	bl	80079dc <__NVIC_SetPriorityGrouping>
}
 8007b82:	bf00      	nop
 8007b84:	3708      	adds	r7, #8
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}

08007b8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b8a:	b580      	push	{r7, lr}
 8007b8c:	b086      	sub	sp, #24
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	4603      	mov	r3, r0
 8007b92:	60b9      	str	r1, [r7, #8]
 8007b94:	607a      	str	r2, [r7, #4]
 8007b96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007b9c:	f7ff ff42 	bl	8007a24 <__NVIC_GetPriorityGrouping>
 8007ba0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007ba2:	687a      	ldr	r2, [r7, #4]
 8007ba4:	68b9      	ldr	r1, [r7, #8]
 8007ba6:	6978      	ldr	r0, [r7, #20]
 8007ba8:	f7ff ff90 	bl	8007acc <NVIC_EncodePriority>
 8007bac:	4602      	mov	r2, r0
 8007bae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bb2:	4611      	mov	r1, r2
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f7ff ff5f 	bl	8007a78 <__NVIC_SetPriority>
}
 8007bba:	bf00      	nop
 8007bbc:	3718      	adds	r7, #24
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}

08007bc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bc2:	b580      	push	{r7, lr}
 8007bc4:	b082      	sub	sp, #8
 8007bc6:	af00      	add	r7, sp, #0
 8007bc8:	4603      	mov	r3, r0
 8007bca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7ff ff35 	bl	8007a40 <__NVIC_EnableIRQ>
}
 8007bd6:	bf00      	nop
 8007bd8:	3708      	adds	r7, #8
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}

08007bde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007bde:	b580      	push	{r7, lr}
 8007be0:	b082      	sub	sp, #8
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f7ff ffa2 	bl	8007b30 <SysTick_Config>
 8007bec:	4603      	mov	r3, r0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3708      	adds	r7, #8
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}
	...

08007bf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007bfe:	4b0e      	ldr	r3, [pc, #56]	; (8007c38 <HAL_MspInit+0x40>)
 8007c00:	699b      	ldr	r3, [r3, #24]
 8007c02:	4a0d      	ldr	r2, [pc, #52]	; (8007c38 <HAL_MspInit+0x40>)
 8007c04:	f043 0301 	orr.w	r3, r3, #1
 8007c08:	6193      	str	r3, [r2, #24]
 8007c0a:	4b0b      	ldr	r3, [pc, #44]	; (8007c38 <HAL_MspInit+0x40>)
 8007c0c:	699b      	ldr	r3, [r3, #24]
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	607b      	str	r3, [r7, #4]
 8007c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007c16:	4b08      	ldr	r3, [pc, #32]	; (8007c38 <HAL_MspInit+0x40>)
 8007c18:	69db      	ldr	r3, [r3, #28]
 8007c1a:	4a07      	ldr	r2, [pc, #28]	; (8007c38 <HAL_MspInit+0x40>)
 8007c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c20:	61d3      	str	r3, [r2, #28]
 8007c22:	4b05      	ldr	r3, [pc, #20]	; (8007c38 <HAL_MspInit+0x40>)
 8007c24:	69db      	ldr	r3, [r3, #28]
 8007c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c2a:	603b      	str	r3, [r7, #0]
 8007c2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007c2e:	bf00      	nop
 8007c30:	370c      	adds	r7, #12
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bc80      	pop	{r7}
 8007c36:	4770      	bx	lr
 8007c38:	40021000 	.word	0x40021000

08007c3c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b08c      	sub	sp, #48	; 0x30
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c44:	f107 031c 	add.w	r3, r7, #28
 8007c48:	2200      	movs	r2, #0
 8007c4a:	601a      	str	r2, [r3, #0]
 8007c4c:	605a      	str	r2, [r3, #4]
 8007c4e:	609a      	str	r2, [r3, #8]
 8007c50:	60da      	str	r2, [r3, #12]
 8007c52:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007c5c:	d156      	bne.n	8007d0c <HAL_ADC_MspInit+0xd0>



  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8007c5e:	4b5b      	ldr	r3, [pc, #364]	; (8007dcc <HAL_ADC_MspInit+0x190>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	3301      	adds	r3, #1
 8007c64:	4a59      	ldr	r2, [pc, #356]	; (8007dcc <HAL_ADC_MspInit+0x190>)
 8007c66:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8007c68:	4b58      	ldr	r3, [pc, #352]	; (8007dcc <HAL_ADC_MspInit+0x190>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d10b      	bne.n	8007c88 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8007c70:	4b57      	ldr	r3, [pc, #348]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007c72:	695b      	ldr	r3, [r3, #20]
 8007c74:	4a56      	ldr	r2, [pc, #344]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007c76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c7a:	6153      	str	r3, [r2, #20]
 8007c7c:	4b54      	ldr	r3, [pc, #336]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c84:	61bb      	str	r3, [r7, #24]
 8007c86:	69bb      	ldr	r3, [r7, #24]
    }



    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c88:	4b51      	ldr	r3, [pc, #324]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007c8a:	695b      	ldr	r3, [r3, #20]
 8007c8c:	4a50      	ldr	r2, [pc, #320]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007c8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c92:	6153      	str	r3, [r2, #20]
 8007c94:	4b4e      	ldr	r3, [pc, #312]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007c96:	695b      	ldr	r3, [r3, #20]
 8007c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c9c:	617b      	str	r3, [r7, #20]
 8007c9e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007ca4:	2303      	movs	r3, #3
 8007ca6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007cac:	f107 031c 	add.w	r3, r7, #28
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007cb6:	f7fb fdd9 	bl	800386c <HAL_GPIO_Init>



    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8007cba:	4b46      	ldr	r3, [pc, #280]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007cbc:	4a46      	ldr	r2, [pc, #280]	; (8007dd8 <HAL_ADC_MspInit+0x19c>)
 8007cbe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007cc0:	4b44      	ldr	r3, [pc, #272]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007cc6:	4b43      	ldr	r3, [pc, #268]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007cc8:	2200      	movs	r2, #0
 8007cca:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8007ccc:	4b41      	ldr	r3, [pc, #260]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007cce:	2280      	movs	r2, #128	; 0x80
 8007cd0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007cd2:	4b40      	ldr	r3, [pc, #256]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007cd4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007cd8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007cda:	4b3e      	ldr	r3, [pc, #248]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007cdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007ce0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8007ce2:	4b3c      	ldr	r3, [pc, #240]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007ce4:	2220      	movs	r2, #32
 8007ce6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8007ce8:	4b3a      	ldr	r3, [pc, #232]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007cea:	2200      	movs	r2, #0
 8007cec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007cee:	4839      	ldr	r0, [pc, #228]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007cf0:	f7fb ff8c 	bl	8003c0c <HAL_DMA_Init>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d001      	beq.n	8007cfe <HAL_ADC_MspInit+0xc2>
    {
      Msp_Error_Handler();
 8007cfa:	f000 fa99 	bl	8008230 <Msp_Error_Handler>
    }



    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	4a34      	ldr	r2, [pc, #208]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007d02:	639a      	str	r2, [r3, #56]	; 0x38
 8007d04:	4a33      	ldr	r2, [pc, #204]	; (8007dd4 <HAL_ADC_MspInit+0x198>)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE END ADC2_MspInit 1 */
  }



}
 8007d0a:	e05a      	b.n	8007dc2 <HAL_ADC_MspInit+0x186>
  else if(hadc->Instance==ADC2)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a32      	ldr	r2, [pc, #200]	; (8007ddc <HAL_ADC_MspInit+0x1a0>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d155      	bne.n	8007dc2 <HAL_ADC_MspInit+0x186>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8007d16:	4b2d      	ldr	r3, [pc, #180]	; (8007dcc <HAL_ADC_MspInit+0x190>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	3301      	adds	r3, #1
 8007d1c:	4a2b      	ldr	r2, [pc, #172]	; (8007dcc <HAL_ADC_MspInit+0x190>)
 8007d1e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8007d20:	4b2a      	ldr	r3, [pc, #168]	; (8007dcc <HAL_ADC_MspInit+0x190>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d10b      	bne.n	8007d40 <HAL_ADC_MspInit+0x104>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8007d28:	4b29      	ldr	r3, [pc, #164]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007d2a:	695b      	ldr	r3, [r3, #20]
 8007d2c:	4a28      	ldr	r2, [pc, #160]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007d2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d32:	6153      	str	r3, [r2, #20]
 8007d34:	4b26      	ldr	r3, [pc, #152]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007d36:	695b      	ldr	r3, [r3, #20]
 8007d38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d3c:	613b      	str	r3, [r7, #16]
 8007d3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d40:	4b23      	ldr	r3, [pc, #140]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007d42:	695b      	ldr	r3, [r3, #20]
 8007d44:	4a22      	ldr	r2, [pc, #136]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007d46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d4a:	6153      	str	r3, [r2, #20]
 8007d4c:	4b20      	ldr	r3, [pc, #128]	; (8007dd0 <HAL_ADC_MspInit+0x194>)
 8007d4e:	695b      	ldr	r3, [r3, #20]
 8007d50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d54:	60fb      	str	r3, [r7, #12]
 8007d56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8007d58:	2310      	movs	r3, #16
 8007d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d60:	2300      	movs	r3, #0
 8007d62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d64:	f107 031c 	add.w	r3, r7, #28
 8007d68:	4619      	mov	r1, r3
 8007d6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007d6e:	f7fb fd7d 	bl	800386c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8007d72:	4b1b      	ldr	r3, [pc, #108]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007d74:	4a1b      	ldr	r2, [pc, #108]	; (8007de4 <HAL_ADC_MspInit+0x1a8>)
 8007d76:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007d78:	4b19      	ldr	r3, [pc, #100]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8007d7e:	4b18      	ldr	r3, [pc, #96]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007d80:	2200      	movs	r2, #0
 8007d82:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8007d84:	4b16      	ldr	r3, [pc, #88]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007d86:	2280      	movs	r2, #128	; 0x80
 8007d88:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007d8a:	4b15      	ldr	r3, [pc, #84]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007d8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d90:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007d92:	4b13      	ldr	r3, [pc, #76]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007d94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d98:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8007d9a:	4b11      	ldr	r3, [pc, #68]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007d9c:	2220      	movs	r2, #32
 8007d9e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8007da0:	4b0f      	ldr	r3, [pc, #60]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007da2:	2200      	movs	r2, #0
 8007da4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8007da6:	480e      	ldr	r0, [pc, #56]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007da8:	f7fb ff30 	bl	8003c0c <HAL_DMA_Init>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d001      	beq.n	8007db6 <HAL_ADC_MspInit+0x17a>
      Msp_Error_Handler();
 8007db2:	f000 fa3d 	bl	8008230 <Msp_Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a09      	ldr	r2, [pc, #36]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007dba:	639a      	str	r2, [r3, #56]	; 0x38
 8007dbc:	4a08      	ldr	r2, [pc, #32]	; (8007de0 <HAL_ADC_MspInit+0x1a4>)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6253      	str	r3, [r2, #36]	; 0x24
}
 8007dc2:	bf00      	nop
 8007dc4:	3730      	adds	r7, #48	; 0x30
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	200001c8 	.word	0x200001c8
 8007dd0:	40021000 	.word	0x40021000
 8007dd4:	20000224 	.word	0x20000224
 8007dd8:	40020008 	.word	0x40020008
 8007ddc:	50000100 	.word	0x50000100
 8007de0:	200002b8 	.word	0x200002b8
 8007de4:	40020408 	.word	0x40020408

08007de8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b08a      	sub	sp, #40	; 0x28
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007df0:	f107 0314 	add.w	r3, r7, #20
 8007df4:	2200      	movs	r2, #0
 8007df6:	601a      	str	r2, [r3, #0]
 8007df8:	605a      	str	r2, [r3, #4]
 8007dfa:	609a      	str	r2, [r3, #8]
 8007dfc:	60da      	str	r2, [r3, #12]
 8007dfe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a41      	ldr	r2, [pc, #260]	; (8007f0c <HAL_I2C_MspInit+0x124>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d17c      	bne.n	8007f04 <HAL_I2C_MspInit+0x11c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007e0a:	4b41      	ldr	r3, [pc, #260]	; (8007f10 <HAL_I2C_MspInit+0x128>)
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	4a40      	ldr	r2, [pc, #256]	; (8007f10 <HAL_I2C_MspInit+0x128>)
 8007e10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007e14:	6153      	str	r3, [r2, #20]
 8007e16:	4b3e      	ldr	r3, [pc, #248]	; (8007f10 <HAL_I2C_MspInit+0x128>)
 8007e18:	695b      	ldr	r3, [r3, #20]
 8007e1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e1e:	613b      	str	r3, [r7, #16]
 8007e20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007e22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007e28:	2312      	movs	r3, #18
 8007e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007e30:	2303      	movs	r3, #3
 8007e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007e34:	2304      	movs	r3, #4
 8007e36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007e38:	f107 0314 	add.w	r3, r7, #20
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4835      	ldr	r0, [pc, #212]	; (8007f14 <HAL_I2C_MspInit+0x12c>)
 8007e40:	f7fb fd14 	bl	800386c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007e44:	4b32      	ldr	r3, [pc, #200]	; (8007f10 <HAL_I2C_MspInit+0x128>)
 8007e46:	69db      	ldr	r3, [r3, #28]
 8007e48:	4a31      	ldr	r2, [pc, #196]	; (8007f10 <HAL_I2C_MspInit+0x128>)
 8007e4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007e4e:	61d3      	str	r3, [r2, #28]
 8007e50:	4b2f      	ldr	r3, [pc, #188]	; (8007f10 <HAL_I2C_MspInit+0x128>)
 8007e52:	69db      	ldr	r3, [r3, #28]
 8007e54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007e58:	60fb      	str	r3, [r7, #12]
 8007e5a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8007e5c:	4b2e      	ldr	r3, [pc, #184]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007e5e:	4a2f      	ldr	r2, [pc, #188]	; (8007f1c <HAL_I2C_MspInit+0x134>)
 8007e60:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007e62:	4b2d      	ldr	r3, [pc, #180]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007e64:	2200      	movs	r2, #0
 8007e66:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007e68:	4b2b      	ldr	r3, [pc, #172]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007e6e:	4b2a      	ldr	r3, [pc, #168]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007e70:	2280      	movs	r2, #128	; 0x80
 8007e72:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007e74:	4b28      	ldr	r3, [pc, #160]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007e76:	2200      	movs	r2, #0
 8007e78:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007e7a:	4b27      	ldr	r3, [pc, #156]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8007e80:	4b25      	ldr	r3, [pc, #148]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007e82:	2200      	movs	r2, #0
 8007e84:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007e86:	4b24      	ldr	r3, [pc, #144]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007e88:	2200      	movs	r2, #0
 8007e8a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8007e8c:	4822      	ldr	r0, [pc, #136]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007e8e:	f7fb febd 	bl	8003c0c <HAL_DMA_Init>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d001      	beq.n	8007e9c <HAL_I2C_MspInit+0xb4>
    {
    	Msp_Error_Handler();
 8007e98:	f000 f9ca 	bl	8008230 <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	4a1e      	ldr	r2, [pc, #120]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007ea0:	63da      	str	r2, [r3, #60]	; 0x3c
 8007ea2:	4a1d      	ldr	r2, [pc, #116]	; (8007f18 <HAL_I2C_MspInit+0x130>)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8007ea8:	4b1d      	ldr	r3, [pc, #116]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007eaa:	4a1e      	ldr	r2, [pc, #120]	; (8007f24 <HAL_I2C_MspInit+0x13c>)
 8007eac:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007eae:	4b1c      	ldr	r3, [pc, #112]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007eb0:	2210      	movs	r2, #16
 8007eb2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007eb4:	4b1a      	ldr	r3, [pc, #104]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007eba:	4b19      	ldr	r3, [pc, #100]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007ebc:	2280      	movs	r2, #128	; 0x80
 8007ebe:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007ec0:	4b17      	ldr	r3, [pc, #92]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007ec6:	4b16      	ldr	r3, [pc, #88]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8007ecc:	4b14      	ldr	r3, [pc, #80]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007ece:	2200      	movs	r2, #0
 8007ed0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007ed2:	4b13      	ldr	r3, [pc, #76]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8007ed8:	4811      	ldr	r0, [pc, #68]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007eda:	f7fb fe97 	bl	8003c0c <HAL_DMA_Init>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d001      	beq.n	8007ee8 <HAL_I2C_MspInit+0x100>
    {
    	Msp_Error_Handler();
 8007ee4:	f000 f9a4 	bl	8008230 <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	4a0d      	ldr	r2, [pc, #52]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007eec:	639a      	str	r2, [r3, #56]	; 0x38
 8007eee:	4a0c      	ldr	r2, [pc, #48]	; (8007f20 <HAL_I2C_MspInit+0x138>)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	2100      	movs	r1, #0
 8007ef8:	201f      	movs	r0, #31
 8007efa:	f7ff fe46 	bl	8007b8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8007efe:	201f      	movs	r0, #31
 8007f00:	f7ff fe5f 	bl	8007bc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8007f04:	bf00      	nop
 8007f06:	3728      	adds	r7, #40	; 0x28
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}
 8007f0c:	40005400 	.word	0x40005400
 8007f10:	40021000 	.word	0x40021000
 8007f14:	48000400 	.word	0x48000400
 8007f18:	20000378 	.word	0x20000378
 8007f1c:	40020080 	.word	0x40020080
 8007f20:	200003bc 	.word	0x200003bc
 8007f24:	4002006c 	.word	0x4002006c

08007f28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b08a      	sub	sp, #40	; 0x28
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f30:	f107 0314 	add.w	r3, r7, #20
 8007f34:	2200      	movs	r2, #0
 8007f36:	601a      	str	r2, [r3, #0]
 8007f38:	605a      	str	r2, [r3, #4]
 8007f3a:	609a      	str	r2, [r3, #8]
 8007f3c:	60da      	str	r2, [r3, #12]
 8007f3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a1b      	ldr	r2, [pc, #108]	; (8007fb4 <HAL_SPI_MspInit+0x8c>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d130      	bne.n	8007fac <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007f4a:	4b1b      	ldr	r3, [pc, #108]	; (8007fb8 <HAL_SPI_MspInit+0x90>)
 8007f4c:	69db      	ldr	r3, [r3, #28]
 8007f4e:	4a1a      	ldr	r2, [pc, #104]	; (8007fb8 <HAL_SPI_MspInit+0x90>)
 8007f50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f54:	61d3      	str	r3, [r2, #28]
 8007f56:	4b18      	ldr	r3, [pc, #96]	; (8007fb8 <HAL_SPI_MspInit+0x90>)
 8007f58:	69db      	ldr	r3, [r3, #28]
 8007f5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f5e:	613b      	str	r3, [r7, #16]
 8007f60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007f62:	4b15      	ldr	r3, [pc, #84]	; (8007fb8 <HAL_SPI_MspInit+0x90>)
 8007f64:	695b      	ldr	r3, [r3, #20]
 8007f66:	4a14      	ldr	r2, [pc, #80]	; (8007fb8 <HAL_SPI_MspInit+0x90>)
 8007f68:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f6c:	6153      	str	r3, [r2, #20]
 8007f6e:	4b12      	ldr	r3, [pc, #72]	; (8007fb8 <HAL_SPI_MspInit+0x90>)
 8007f70:	695b      	ldr	r3, [r3, #20]
 8007f72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007f76:	60fb      	str	r3, [r7, #12]
 8007f78:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8007f7a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007f7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f80:	2302      	movs	r3, #2
 8007f82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f84:	2300      	movs	r3, #0
 8007f86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007f88:	2303      	movs	r3, #3
 8007f8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007f8c:	2306      	movs	r3, #6
 8007f8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f90:	f107 0314 	add.w	r3, r7, #20
 8007f94:	4619      	mov	r1, r3
 8007f96:	4809      	ldr	r0, [pc, #36]	; (8007fbc <HAL_SPI_MspInit+0x94>)
 8007f98:	f7fb fc68 	bl	800386c <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	2100      	movs	r1, #0
 8007fa0:	2033      	movs	r0, #51	; 0x33
 8007fa2:	f7ff fdf2 	bl	8007b8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8007fa6:	2033      	movs	r0, #51	; 0x33
 8007fa8:	f7ff fe0b 	bl	8007bc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8007fac:	bf00      	nop
 8007fae:	3728      	adds	r7, #40	; 0x28
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	40003c00 	.word	0x40003c00
 8007fb8:	40021000 	.word	0x40021000
 8007fbc:	48000800 	.word	0x48000800

08007fc0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b08a      	sub	sp, #40	; 0x28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fc8:	f107 0314 	add.w	r3, r7, #20
 8007fcc:	2200      	movs	r2, #0
 8007fce:	601a      	str	r2, [r3, #0]
 8007fd0:	605a      	str	r2, [r3, #4]
 8007fd2:	609a      	str	r2, [r3, #8]
 8007fd4:	60da      	str	r2, [r3, #12]
 8007fd6:	611a      	str	r2, [r3, #16]
	if(htim_base->Instance==TIM3)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a24      	ldr	r2, [pc, #144]	; (8008070 <HAL_TIM_Base_MspInit+0xb0>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d131      	bne.n	8008046 <HAL_TIM_Base_MspInit+0x86>
	{
		/* USER CODE BEGIN TIM3_MspInit 0 */

		/* USER CODE END TIM3_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 8007fe2:	4b24      	ldr	r3, [pc, #144]	; (8008074 <HAL_TIM_Base_MspInit+0xb4>)
 8007fe4:	69db      	ldr	r3, [r3, #28]
 8007fe6:	4a23      	ldr	r2, [pc, #140]	; (8008074 <HAL_TIM_Base_MspInit+0xb4>)
 8007fe8:	f043 0302 	orr.w	r3, r3, #2
 8007fec:	61d3      	str	r3, [r2, #28]
 8007fee:	4b21      	ldr	r3, [pc, #132]	; (8008074 <HAL_TIM_Base_MspInit+0xb4>)
 8007ff0:	69db      	ldr	r3, [r3, #28]
 8007ff2:	f003 0302 	and.w	r3, r3, #2
 8007ff6:	613b      	str	r3, [r7, #16]
 8007ff8:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8007ffa:	4b1e      	ldr	r3, [pc, #120]	; (8008074 <HAL_TIM_Base_MspInit+0xb4>)
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	4a1d      	ldr	r2, [pc, #116]	; (8008074 <HAL_TIM_Base_MspInit+0xb4>)
 8008000:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008004:	6153      	str	r3, [r2, #20]
 8008006:	4b1b      	ldr	r3, [pc, #108]	; (8008074 <HAL_TIM_Base_MspInit+0xb4>)
 8008008:	695b      	ldr	r3, [r3, #20]
 800800a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800800e:	60fb      	str	r3, [r7, #12]
 8008010:	68fb      	ldr	r3, [r7, #12]
		/**TIM3 GPIO Configuration
		PA6     ------> TIM3_CH1
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_6;
 8008012:	2340      	movs	r3, #64	; 0x40
 8008014:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008016:	2302      	movs	r3, #2
 8008018:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800801a:	2300      	movs	r3, #0
 800801c:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800801e:	2300      	movs	r3, #0
 8008020:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008022:	2302      	movs	r3, #2
 8008024:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008026:	f107 0314 	add.w	r3, r7, #20
 800802a:	4619      	mov	r1, r3
 800802c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008030:	f7fb fc1c 	bl	800386c <HAL_GPIO_Init>

		/* TIM3 interrupt Init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8008034:	2200      	movs	r2, #0
 8008036:	2100      	movs	r1, #0
 8008038:	201d      	movs	r0, #29
 800803a:	f7ff fda6 	bl	8007b8a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800803e:	201d      	movs	r0, #29
 8008040:	f7ff fdbf 	bl	8007bc2 <HAL_NVIC_EnableIRQ>
	  }
	else
	{

	}
}
 8008044:	e010      	b.n	8008068 <HAL_TIM_Base_MspInit+0xa8>
	else if(htim_base->Instance==TIM4)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a0b      	ldr	r2, [pc, #44]	; (8008078 <HAL_TIM_Base_MspInit+0xb8>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d10b      	bne.n	8008068 <HAL_TIM_Base_MspInit+0xa8>
		__HAL_RCC_TIM4_CLK_ENABLE();
 8008050:	4b08      	ldr	r3, [pc, #32]	; (8008074 <HAL_TIM_Base_MspInit+0xb4>)
 8008052:	69db      	ldr	r3, [r3, #28]
 8008054:	4a07      	ldr	r2, [pc, #28]	; (8008074 <HAL_TIM_Base_MspInit+0xb4>)
 8008056:	f043 0304 	orr.w	r3, r3, #4
 800805a:	61d3      	str	r3, [r2, #28]
 800805c:	4b05      	ldr	r3, [pc, #20]	; (8008074 <HAL_TIM_Base_MspInit+0xb4>)
 800805e:	69db      	ldr	r3, [r3, #28]
 8008060:	f003 0304 	and.w	r3, r3, #4
 8008064:	60bb      	str	r3, [r7, #8]
 8008066:	68bb      	ldr	r3, [r7, #8]
}
 8008068:	bf00      	nop
 800806a:	3728      	adds	r7, #40	; 0x28
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}
 8008070:	40000400 	.word	0x40000400
 8008074:	40021000 	.word	0x40021000
 8008078:	40000800 	.word	0x40000800

0800807c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800807c:	b480      	push	{r7}
 800807e:	b085      	sub	sp, #20
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a09      	ldr	r2, [pc, #36]	; (80080b0 <HAL_TIM_PWM_MspInit+0x34>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d10b      	bne.n	80080a6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800808e:	4b09      	ldr	r3, [pc, #36]	; (80080b4 <HAL_TIM_PWM_MspInit+0x38>)
 8008090:	69db      	ldr	r3, [r3, #28]
 8008092:	4a08      	ldr	r2, [pc, #32]	; (80080b4 <HAL_TIM_PWM_MspInit+0x38>)
 8008094:	f043 0304 	orr.w	r3, r3, #4
 8008098:	61d3      	str	r3, [r2, #28]
 800809a:	4b06      	ldr	r3, [pc, #24]	; (80080b4 <HAL_TIM_PWM_MspInit+0x38>)
 800809c:	69db      	ldr	r3, [r3, #28]
 800809e:	f003 0304 	and.w	r3, r3, #4
 80080a2:	60fb      	str	r3, [r7, #12]
 80080a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80080a6:	bf00      	nop
 80080a8:	3714      	adds	r7, #20
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bc80      	pop	{r7}
 80080ae:	4770      	bx	lr
 80080b0:	40000800 	.word	0x40000800
 80080b4:	40021000 	.word	0x40021000

080080b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b088      	sub	sp, #32
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80080c0:	f107 030c 	add.w	r3, r7, #12
 80080c4:	2200      	movs	r2, #0
 80080c6:	601a      	str	r2, [r3, #0]
 80080c8:	605a      	str	r2, [r3, #4]
 80080ca:	609a      	str	r2, [r3, #8]
 80080cc:	60da      	str	r2, [r3, #12]
 80080ce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a11      	ldr	r2, [pc, #68]	; (800811c <HAL_TIM_MspPostInit+0x64>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d11b      	bne.n	8008112 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80080da:	4b11      	ldr	r3, [pc, #68]	; (8008120 <HAL_TIM_MspPostInit+0x68>)
 80080dc:	695b      	ldr	r3, [r3, #20]
 80080de:	4a10      	ldr	r2, [pc, #64]	; (8008120 <HAL_TIM_MspPostInit+0x68>)
 80080e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80080e4:	6153      	str	r3, [r2, #20]
 80080e6:	4b0e      	ldr	r3, [pc, #56]	; (8008120 <HAL_TIM_MspPostInit+0x68>)
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80080ee:	60bb      	str	r3, [r7, #8]
 80080f0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80080f2:	23c0      	movs	r3, #192	; 0xc0
 80080f4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080f6:	2302      	movs	r3, #2
 80080f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080fa:	2300      	movs	r3, #0
 80080fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80080fe:	2300      	movs	r3, #0
 8008100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8008102:	2302      	movs	r3, #2
 8008104:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008106:	f107 030c 	add.w	r3, r7, #12
 800810a:	4619      	mov	r1, r3
 800810c:	4805      	ldr	r0, [pc, #20]	; (8008124 <HAL_TIM_MspPostInit+0x6c>)
 800810e:	f7fb fbad 	bl	800386c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8008112:	bf00      	nop
 8008114:	3720      	adds	r7, #32
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
 800811a:	bf00      	nop
 800811c:	40000800 	.word	0x40000800
 8008120:	40021000 	.word	0x40021000
 8008124:	48000400 	.word	0x48000400

08008128 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b08c      	sub	sp, #48	; 0x30
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008130:	f107 031c 	add.w	r3, r7, #28
 8008134:	2200      	movs	r2, #0
 8008136:	601a      	str	r2, [r3, #0]
 8008138:	605a      	str	r2, [r3, #4]
 800813a:	609a      	str	r2, [r3, #8]
 800813c:	60da      	str	r2, [r3, #12]
 800813e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a36      	ldr	r2, [pc, #216]	; (8008220 <HAL_UART_MspInit+0xf8>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d130      	bne.n	80081ac <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800814a:	4b36      	ldr	r3, [pc, #216]	; (8008224 <HAL_UART_MspInit+0xfc>)
 800814c:	699b      	ldr	r3, [r3, #24]
 800814e:	4a35      	ldr	r2, [pc, #212]	; (8008224 <HAL_UART_MspInit+0xfc>)
 8008150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008154:	6193      	str	r3, [r2, #24]
 8008156:	4b33      	ldr	r3, [pc, #204]	; (8008224 <HAL_UART_MspInit+0xfc>)
 8008158:	699b      	ldr	r3, [r3, #24]
 800815a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800815e:	61bb      	str	r3, [r7, #24]
 8008160:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008162:	4b30      	ldr	r3, [pc, #192]	; (8008224 <HAL_UART_MspInit+0xfc>)
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	4a2f      	ldr	r2, [pc, #188]	; (8008224 <HAL_UART_MspInit+0xfc>)
 8008168:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800816c:	6153      	str	r3, [r2, #20]
 800816e:	4b2d      	ldr	r3, [pc, #180]	; (8008224 <HAL_UART_MspInit+0xfc>)
 8008170:	695b      	ldr	r3, [r3, #20]
 8008172:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008176:	617b      	str	r3, [r7, #20]
 8008178:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800817a:	2330      	movs	r3, #48	; 0x30
 800817c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800817e:	2302      	movs	r3, #2
 8008180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008182:	2300      	movs	r3, #0
 8008184:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008186:	2303      	movs	r3, #3
 8008188:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800818a:	2307      	movs	r3, #7
 800818c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800818e:	f107 031c 	add.w	r3, r7, #28
 8008192:	4619      	mov	r1, r3
 8008194:	4824      	ldr	r0, [pc, #144]	; (8008228 <HAL_UART_MspInit+0x100>)
 8008196:	f7fb fb69 	bl	800386c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800819a:	2200      	movs	r2, #0
 800819c:	2100      	movs	r1, #0
 800819e:	2025      	movs	r0, #37	; 0x25
 80081a0:	f7ff fcf3 	bl	8007b8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80081a4:	2025      	movs	r0, #37	; 0x25
 80081a6:	f7ff fd0c 	bl	8007bc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80081aa:	e035      	b.n	8008218 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a1e      	ldr	r2, [pc, #120]	; (800822c <HAL_UART_MspInit+0x104>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d130      	bne.n	8008218 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80081b6:	4b1b      	ldr	r3, [pc, #108]	; (8008224 <HAL_UART_MspInit+0xfc>)
 80081b8:	69db      	ldr	r3, [r3, #28]
 80081ba:	4a1a      	ldr	r2, [pc, #104]	; (8008224 <HAL_UART_MspInit+0xfc>)
 80081bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081c0:	61d3      	str	r3, [r2, #28]
 80081c2:	4b18      	ldr	r3, [pc, #96]	; (8008224 <HAL_UART_MspInit+0xfc>)
 80081c4:	69db      	ldr	r3, [r3, #28]
 80081c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081ca:	613b      	str	r3, [r7, #16]
 80081cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80081ce:	4b15      	ldr	r3, [pc, #84]	; (8008224 <HAL_UART_MspInit+0xfc>)
 80081d0:	695b      	ldr	r3, [r3, #20]
 80081d2:	4a14      	ldr	r2, [pc, #80]	; (8008224 <HAL_UART_MspInit+0xfc>)
 80081d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081d8:	6153      	str	r3, [r2, #20]
 80081da:	4b12      	ldr	r3, [pc, #72]	; (8008224 <HAL_UART_MspInit+0xfc>)
 80081dc:	695b      	ldr	r3, [r3, #20]
 80081de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081e2:	60fb      	str	r3, [r7, #12]
 80081e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80081e6:	230c      	movs	r3, #12
 80081e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80081ea:	2302      	movs	r3, #2
 80081ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081ee:	2300      	movs	r3, #0
 80081f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80081f2:	2303      	movs	r3, #3
 80081f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80081f6:	2307      	movs	r3, #7
 80081f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80081fa:	f107 031c 	add.w	r3, r7, #28
 80081fe:	4619      	mov	r1, r3
 8008200:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008204:	f7fb fb32 	bl	800386c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8008208:	2200      	movs	r2, #0
 800820a:	2100      	movs	r1, #0
 800820c:	2026      	movs	r0, #38	; 0x26
 800820e:	f7ff fcbc 	bl	8007b8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008212:	2026      	movs	r0, #38	; 0x26
 8008214:	f7ff fcd5 	bl	8007bc2 <HAL_NVIC_EnableIRQ>
}
 8008218:	bf00      	nop
 800821a:	3730      	adds	r7, #48	; 0x30
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}
 8008220:	40013800 	.word	0x40013800
 8008224:	40021000 	.word	0x40021000
 8008228:	48000800 	.word	0x48000800
 800822c:	40004400 	.word	0x40004400

08008230 <Msp_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Msp_Error_Handler(void)
{
 8008230:	b480      	push	{r7}
 8008232:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008234:	b672      	cpsid	i
}
 8008236:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008238:	e7fe      	b.n	8008238 <Msp_Error_Handler+0x8>
	...

0800823c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8008242:	af00      	add	r7, sp, #0
 8008244:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008248:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800824c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800824e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008252:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d102      	bne.n	8008262 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	f001 b83a 	b.w	80092d6 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008262:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008266:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f003 0301 	and.w	r3, r3, #1
 8008272:	2b00      	cmp	r3, #0
 8008274:	f000 816f 	beq.w	8008556 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8008278:	4bb5      	ldr	r3, [pc, #724]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	f003 030c 	and.w	r3, r3, #12
 8008280:	2b04      	cmp	r3, #4
 8008282:	d00c      	beq.n	800829e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008284:	4bb2      	ldr	r3, [pc, #712]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	f003 030c 	and.w	r3, r3, #12
 800828c:	2b08      	cmp	r3, #8
 800828e:	d15c      	bne.n	800834a <HAL_RCC_OscConfig+0x10e>
 8008290:	4baf      	ldr	r3, [pc, #700]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8008298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800829c:	d155      	bne.n	800834a <HAL_RCC_OscConfig+0x10e>
 800829e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80082a2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082a6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80082aa:	fa93 f3a3 	rbit	r3, r3
 80082ae:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80082b2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082b6:	fab3 f383 	clz	r3, r3
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	095b      	lsrs	r3, r3, #5
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	f043 0301 	orr.w	r3, r3, #1
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	d102      	bne.n	80082d0 <HAL_RCC_OscConfig+0x94>
 80082ca:	4ba1      	ldr	r3, [pc, #644]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	e015      	b.n	80082fc <HAL_RCC_OscConfig+0xc0>
 80082d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80082d4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082d8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80082dc:	fa93 f3a3 	rbit	r3, r3
 80082e0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80082e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80082e8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80082ec:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80082f0:	fa93 f3a3 	rbit	r3, r3
 80082f4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80082f8:	4b95      	ldr	r3, [pc, #596]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80082fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008300:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8008304:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8008308:	fa92 f2a2 	rbit	r2, r2
 800830c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8008310:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8008314:	fab2 f282 	clz	r2, r2
 8008318:	b2d2      	uxtb	r2, r2
 800831a:	f042 0220 	orr.w	r2, r2, #32
 800831e:	b2d2      	uxtb	r2, r2
 8008320:	f002 021f 	and.w	r2, r2, #31
 8008324:	2101      	movs	r1, #1
 8008326:	fa01 f202 	lsl.w	r2, r1, r2
 800832a:	4013      	ands	r3, r2
 800832c:	2b00      	cmp	r3, #0
 800832e:	f000 8111 	beq.w	8008554 <HAL_RCC_OscConfig+0x318>
 8008332:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008336:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	2b00      	cmp	r3, #0
 8008340:	f040 8108 	bne.w	8008554 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8008344:	2301      	movs	r3, #1
 8008346:	f000 bfc6 	b.w	80092d6 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800834a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800834e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800835a:	d106      	bne.n	800836a <HAL_RCC_OscConfig+0x12e>
 800835c:	4b7c      	ldr	r3, [pc, #496]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a7b      	ldr	r2, [pc, #492]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 8008362:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008366:	6013      	str	r3, [r2, #0]
 8008368:	e036      	b.n	80083d8 <HAL_RCC_OscConfig+0x19c>
 800836a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800836e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d10c      	bne.n	8008394 <HAL_RCC_OscConfig+0x158>
 800837a:	4b75      	ldr	r3, [pc, #468]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a74      	ldr	r2, [pc, #464]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 8008380:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008384:	6013      	str	r3, [r2, #0]
 8008386:	4b72      	ldr	r3, [pc, #456]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a71      	ldr	r2, [pc, #452]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 800838c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008390:	6013      	str	r3, [r2, #0]
 8008392:	e021      	b.n	80083d8 <HAL_RCC_OscConfig+0x19c>
 8008394:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008398:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80083a4:	d10c      	bne.n	80083c0 <HAL_RCC_OscConfig+0x184>
 80083a6:	4b6a      	ldr	r3, [pc, #424]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a69      	ldr	r2, [pc, #420]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80083ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80083b0:	6013      	str	r3, [r2, #0]
 80083b2:	4b67      	ldr	r3, [pc, #412]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a66      	ldr	r2, [pc, #408]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80083b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083bc:	6013      	str	r3, [r2, #0]
 80083be:	e00b      	b.n	80083d8 <HAL_RCC_OscConfig+0x19c>
 80083c0:	4b63      	ldr	r3, [pc, #396]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a62      	ldr	r2, [pc, #392]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80083c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80083ca:	6013      	str	r3, [r2, #0]
 80083cc:	4b60      	ldr	r3, [pc, #384]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a5f      	ldr	r2, [pc, #380]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80083d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80083d6:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80083d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083dc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d059      	beq.n	800849c <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083e8:	f7ff faee 	bl	80079c8 <HAL_GetTick>
 80083ec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083f0:	e00a      	b.n	8008408 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80083f2:	f7ff fae9 	bl	80079c8 <HAL_GetTick>
 80083f6:	4602      	mov	r2, r0
 80083f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80083fc:	1ad3      	subs	r3, r2, r3
 80083fe:	2b64      	cmp	r3, #100	; 0x64
 8008400:	d902      	bls.n	8008408 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8008402:	2303      	movs	r3, #3
 8008404:	f000 bf67 	b.w	80092d6 <HAL_RCC_OscConfig+0x109a>
 8008408:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800840c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008410:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8008414:	fa93 f3a3 	rbit	r3, r3
 8008418:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800841c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008420:	fab3 f383 	clz	r3, r3
 8008424:	b2db      	uxtb	r3, r3
 8008426:	095b      	lsrs	r3, r3, #5
 8008428:	b2db      	uxtb	r3, r3
 800842a:	f043 0301 	orr.w	r3, r3, #1
 800842e:	b2db      	uxtb	r3, r3
 8008430:	2b01      	cmp	r3, #1
 8008432:	d102      	bne.n	800843a <HAL_RCC_OscConfig+0x1fe>
 8008434:	4b46      	ldr	r3, [pc, #280]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	e015      	b.n	8008466 <HAL_RCC_OscConfig+0x22a>
 800843a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800843e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008442:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8008446:	fa93 f3a3 	rbit	r3, r3
 800844a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800844e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008452:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8008456:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800845a:	fa93 f3a3 	rbit	r3, r3
 800845e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8008462:	4b3b      	ldr	r3, [pc, #236]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 8008464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008466:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800846a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800846e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8008472:	fa92 f2a2 	rbit	r2, r2
 8008476:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800847a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800847e:	fab2 f282 	clz	r2, r2
 8008482:	b2d2      	uxtb	r2, r2
 8008484:	f042 0220 	orr.w	r2, r2, #32
 8008488:	b2d2      	uxtb	r2, r2
 800848a:	f002 021f 	and.w	r2, r2, #31
 800848e:	2101      	movs	r1, #1
 8008490:	fa01 f202 	lsl.w	r2, r1, r2
 8008494:	4013      	ands	r3, r2
 8008496:	2b00      	cmp	r3, #0
 8008498:	d0ab      	beq.n	80083f2 <HAL_RCC_OscConfig+0x1b6>
 800849a:	e05c      	b.n	8008556 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800849c:	f7ff fa94 	bl	80079c8 <HAL_GetTick>
 80084a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084a4:	e00a      	b.n	80084bc <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084a6:	f7ff fa8f 	bl	80079c8 <HAL_GetTick>
 80084aa:	4602      	mov	r2, r0
 80084ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80084b0:	1ad3      	subs	r3, r2, r3
 80084b2:	2b64      	cmp	r3, #100	; 0x64
 80084b4:	d902      	bls.n	80084bc <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80084b6:	2303      	movs	r3, #3
 80084b8:	f000 bf0d 	b.w	80092d6 <HAL_RCC_OscConfig+0x109a>
 80084bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80084c0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80084c8:	fa93 f3a3 	rbit	r3, r3
 80084cc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80084d0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084d4:	fab3 f383 	clz	r3, r3
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	095b      	lsrs	r3, r3, #5
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	f043 0301 	orr.w	r3, r3, #1
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	d102      	bne.n	80084ee <HAL_RCC_OscConfig+0x2b2>
 80084e8:	4b19      	ldr	r3, [pc, #100]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	e015      	b.n	800851a <HAL_RCC_OscConfig+0x2de>
 80084ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80084f2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084f6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80084fa:	fa93 f3a3 	rbit	r3, r3
 80084fe:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8008502:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008506:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800850a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800850e:	fa93 f3a3 	rbit	r3, r3
 8008512:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8008516:	4b0e      	ldr	r3, [pc, #56]	; (8008550 <HAL_RCC_OscConfig+0x314>)
 8008518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800851a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800851e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8008522:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8008526:	fa92 f2a2 	rbit	r2, r2
 800852a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800852e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8008532:	fab2 f282 	clz	r2, r2
 8008536:	b2d2      	uxtb	r2, r2
 8008538:	f042 0220 	orr.w	r2, r2, #32
 800853c:	b2d2      	uxtb	r2, r2
 800853e:	f002 021f 	and.w	r2, r2, #31
 8008542:	2101      	movs	r1, #1
 8008544:	fa01 f202 	lsl.w	r2, r1, r2
 8008548:	4013      	ands	r3, r2
 800854a:	2b00      	cmp	r3, #0
 800854c:	d1ab      	bne.n	80084a6 <HAL_RCC_OscConfig+0x26a>
 800854e:	e002      	b.n	8008556 <HAL_RCC_OscConfig+0x31a>
 8008550:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008554:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008556:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800855a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f003 0302 	and.w	r3, r3, #2
 8008566:	2b00      	cmp	r3, #0
 8008568:	f000 817f 	beq.w	800886a <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800856c:	4ba7      	ldr	r3, [pc, #668]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	f003 030c 	and.w	r3, r3, #12
 8008574:	2b00      	cmp	r3, #0
 8008576:	d00c      	beq.n	8008592 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8008578:	4ba4      	ldr	r3, [pc, #656]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	f003 030c 	and.w	r3, r3, #12
 8008580:	2b08      	cmp	r3, #8
 8008582:	d173      	bne.n	800866c <HAL_RCC_OscConfig+0x430>
 8008584:	4ba1      	ldr	r3, [pc, #644]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800858c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008590:	d16c      	bne.n	800866c <HAL_RCC_OscConfig+0x430>
 8008592:	2302      	movs	r3, #2
 8008594:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008598:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800859c:	fa93 f3a3 	rbit	r3, r3
 80085a0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80085a4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80085a8:	fab3 f383 	clz	r3, r3
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	095b      	lsrs	r3, r3, #5
 80085b0:	b2db      	uxtb	r3, r3
 80085b2:	f043 0301 	orr.w	r3, r3, #1
 80085b6:	b2db      	uxtb	r3, r3
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d102      	bne.n	80085c2 <HAL_RCC_OscConfig+0x386>
 80085bc:	4b93      	ldr	r3, [pc, #588]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	e013      	b.n	80085ea <HAL_RCC_OscConfig+0x3ae>
 80085c2:	2302      	movs	r3, #2
 80085c4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085c8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80085cc:	fa93 f3a3 	rbit	r3, r3
 80085d0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80085d4:	2302      	movs	r3, #2
 80085d6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80085da:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80085de:	fa93 f3a3 	rbit	r3, r3
 80085e2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80085e6:	4b89      	ldr	r3, [pc, #548]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 80085e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ea:	2202      	movs	r2, #2
 80085ec:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80085f0:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80085f4:	fa92 f2a2 	rbit	r2, r2
 80085f8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80085fc:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8008600:	fab2 f282 	clz	r2, r2
 8008604:	b2d2      	uxtb	r2, r2
 8008606:	f042 0220 	orr.w	r2, r2, #32
 800860a:	b2d2      	uxtb	r2, r2
 800860c:	f002 021f 	and.w	r2, r2, #31
 8008610:	2101      	movs	r1, #1
 8008612:	fa01 f202 	lsl.w	r2, r1, r2
 8008616:	4013      	ands	r3, r2
 8008618:	2b00      	cmp	r3, #0
 800861a:	d00a      	beq.n	8008632 <HAL_RCC_OscConfig+0x3f6>
 800861c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008620:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	68db      	ldr	r3, [r3, #12]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d002      	beq.n	8008632 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	f000 be52 	b.w	80092d6 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008632:	4b76      	ldr	r3, [pc, #472]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800863a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800863e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	691b      	ldr	r3, [r3, #16]
 8008646:	21f8      	movs	r1, #248	; 0xf8
 8008648:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800864c:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8008650:	fa91 f1a1 	rbit	r1, r1
 8008654:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8008658:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800865c:	fab1 f181 	clz	r1, r1
 8008660:	b2c9      	uxtb	r1, r1
 8008662:	408b      	lsls	r3, r1
 8008664:	4969      	ldr	r1, [pc, #420]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 8008666:	4313      	orrs	r3, r2
 8008668:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800866a:	e0fe      	b.n	800886a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800866c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008670:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	2b00      	cmp	r3, #0
 800867a:	f000 8088 	beq.w	800878e <HAL_RCC_OscConfig+0x552>
 800867e:	2301      	movs	r3, #1
 8008680:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008684:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8008688:	fa93 f3a3 	rbit	r3, r3
 800868c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8008690:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008694:	fab3 f383 	clz	r3, r3
 8008698:	b2db      	uxtb	r3, r3
 800869a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800869e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	461a      	mov	r2, r3
 80086a6:	2301      	movs	r3, #1
 80086a8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086aa:	f7ff f98d 	bl	80079c8 <HAL_GetTick>
 80086ae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086b2:	e00a      	b.n	80086ca <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80086b4:	f7ff f988 	bl	80079c8 <HAL_GetTick>
 80086b8:	4602      	mov	r2, r0
 80086ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80086be:	1ad3      	subs	r3, r2, r3
 80086c0:	2b02      	cmp	r3, #2
 80086c2:	d902      	bls.n	80086ca <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80086c4:	2303      	movs	r3, #3
 80086c6:	f000 be06 	b.w	80092d6 <HAL_RCC_OscConfig+0x109a>
 80086ca:	2302      	movs	r3, #2
 80086cc:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086d0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80086d4:	fa93 f3a3 	rbit	r3, r3
 80086d8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80086dc:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086e0:	fab3 f383 	clz	r3, r3
 80086e4:	b2db      	uxtb	r3, r3
 80086e6:	095b      	lsrs	r3, r3, #5
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	f043 0301 	orr.w	r3, r3, #1
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d102      	bne.n	80086fa <HAL_RCC_OscConfig+0x4be>
 80086f4:	4b45      	ldr	r3, [pc, #276]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	e013      	b.n	8008722 <HAL_RCC_OscConfig+0x4e6>
 80086fa:	2302      	movs	r3, #2
 80086fc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008700:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8008704:	fa93 f3a3 	rbit	r3, r3
 8008708:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800870c:	2302      	movs	r3, #2
 800870e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8008712:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8008716:	fa93 f3a3 	rbit	r3, r3
 800871a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800871e:	4b3b      	ldr	r3, [pc, #236]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 8008720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008722:	2202      	movs	r2, #2
 8008724:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8008728:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800872c:	fa92 f2a2 	rbit	r2, r2
 8008730:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8008734:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8008738:	fab2 f282 	clz	r2, r2
 800873c:	b2d2      	uxtb	r2, r2
 800873e:	f042 0220 	orr.w	r2, r2, #32
 8008742:	b2d2      	uxtb	r2, r2
 8008744:	f002 021f 	and.w	r2, r2, #31
 8008748:	2101      	movs	r1, #1
 800874a:	fa01 f202 	lsl.w	r2, r1, r2
 800874e:	4013      	ands	r3, r2
 8008750:	2b00      	cmp	r3, #0
 8008752:	d0af      	beq.n	80086b4 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008754:	4b2d      	ldr	r3, [pc, #180]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800875c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008760:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	691b      	ldr	r3, [r3, #16]
 8008768:	21f8      	movs	r1, #248	; 0xf8
 800876a:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800876e:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8008772:	fa91 f1a1 	rbit	r1, r1
 8008776:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 800877a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800877e:	fab1 f181 	clz	r1, r1
 8008782:	b2c9      	uxtb	r1, r1
 8008784:	408b      	lsls	r3, r1
 8008786:	4921      	ldr	r1, [pc, #132]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 8008788:	4313      	orrs	r3, r2
 800878a:	600b      	str	r3, [r1, #0]
 800878c:	e06d      	b.n	800886a <HAL_RCC_OscConfig+0x62e>
 800878e:	2301      	movs	r3, #1
 8008790:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008794:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8008798:	fa93 f3a3 	rbit	r3, r3
 800879c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80087a0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80087a4:	fab3 f383 	clz	r3, r3
 80087a8:	b2db      	uxtb	r3, r3
 80087aa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80087ae:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	461a      	mov	r2, r3
 80087b6:	2300      	movs	r3, #0
 80087b8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087ba:	f7ff f905 	bl	80079c8 <HAL_GetTick>
 80087be:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80087c2:	e00a      	b.n	80087da <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80087c4:	f7ff f900 	bl	80079c8 <HAL_GetTick>
 80087c8:	4602      	mov	r2, r0
 80087ca:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80087ce:	1ad3      	subs	r3, r2, r3
 80087d0:	2b02      	cmp	r3, #2
 80087d2:	d902      	bls.n	80087da <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80087d4:	2303      	movs	r3, #3
 80087d6:	f000 bd7e 	b.w	80092d6 <HAL_RCC_OscConfig+0x109a>
 80087da:	2302      	movs	r3, #2
 80087dc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087e0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80087e4:	fa93 f3a3 	rbit	r3, r3
 80087e8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80087ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80087f0:	fab3 f383 	clz	r3, r3
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	095b      	lsrs	r3, r3, #5
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	f043 0301 	orr.w	r3, r3, #1
 80087fe:	b2db      	uxtb	r3, r3
 8008800:	2b01      	cmp	r3, #1
 8008802:	d105      	bne.n	8008810 <HAL_RCC_OscConfig+0x5d4>
 8008804:	4b01      	ldr	r3, [pc, #4]	; (800880c <HAL_RCC_OscConfig+0x5d0>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	e016      	b.n	8008838 <HAL_RCC_OscConfig+0x5fc>
 800880a:	bf00      	nop
 800880c:	40021000 	.word	0x40021000
 8008810:	2302      	movs	r3, #2
 8008812:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008816:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800881a:	fa93 f3a3 	rbit	r3, r3
 800881e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008822:	2302      	movs	r3, #2
 8008824:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008828:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800882c:	fa93 f3a3 	rbit	r3, r3
 8008830:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8008834:	4bbf      	ldr	r3, [pc, #764]	; (8008b34 <HAL_RCC_OscConfig+0x8f8>)
 8008836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008838:	2202      	movs	r2, #2
 800883a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800883e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8008842:	fa92 f2a2 	rbit	r2, r2
 8008846:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800884a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800884e:	fab2 f282 	clz	r2, r2
 8008852:	b2d2      	uxtb	r2, r2
 8008854:	f042 0220 	orr.w	r2, r2, #32
 8008858:	b2d2      	uxtb	r2, r2
 800885a:	f002 021f 	and.w	r2, r2, #31
 800885e:	2101      	movs	r1, #1
 8008860:	fa01 f202 	lsl.w	r2, r1, r2
 8008864:	4013      	ands	r3, r2
 8008866:	2b00      	cmp	r3, #0
 8008868:	d1ac      	bne.n	80087c4 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800886a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800886e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f003 0308 	and.w	r3, r3, #8
 800887a:	2b00      	cmp	r3, #0
 800887c:	f000 8113 	beq.w	8008aa6 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008880:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008884:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	695b      	ldr	r3, [r3, #20]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d07c      	beq.n	800898a <HAL_RCC_OscConfig+0x74e>
 8008890:	2301      	movs	r3, #1
 8008892:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008896:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800889a:	fa93 f3a3 	rbit	r3, r3
 800889e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80088a2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80088a6:	fab3 f383 	clz	r3, r3
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	461a      	mov	r2, r3
 80088ae:	4ba2      	ldr	r3, [pc, #648]	; (8008b38 <HAL_RCC_OscConfig+0x8fc>)
 80088b0:	4413      	add	r3, r2
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	461a      	mov	r2, r3
 80088b6:	2301      	movs	r3, #1
 80088b8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80088ba:	f7ff f885 	bl	80079c8 <HAL_GetTick>
 80088be:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80088c2:	e00a      	b.n	80088da <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80088c4:	f7ff f880 	bl	80079c8 <HAL_GetTick>
 80088c8:	4602      	mov	r2, r0
 80088ca:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80088ce:	1ad3      	subs	r3, r2, r3
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	d902      	bls.n	80088da <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80088d4:	2303      	movs	r3, #3
 80088d6:	f000 bcfe 	b.w	80092d6 <HAL_RCC_OscConfig+0x109a>
 80088da:	2302      	movs	r3, #2
 80088dc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80088e4:	fa93 f2a3 	rbit	r2, r3
 80088e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80088ec:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80088f0:	601a      	str	r2, [r3, #0]
 80088f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80088f6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80088fa:	2202      	movs	r2, #2
 80088fc:	601a      	str	r2, [r3, #0]
 80088fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008902:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	fa93 f2a3 	rbit	r2, r3
 800890c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008910:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008914:	601a      	str	r2, [r3, #0]
 8008916:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800891a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800891e:	2202      	movs	r2, #2
 8008920:	601a      	str	r2, [r3, #0]
 8008922:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008926:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	fa93 f2a3 	rbit	r2, r3
 8008930:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008934:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008938:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800893a:	4b7e      	ldr	r3, [pc, #504]	; (8008b34 <HAL_RCC_OscConfig+0x8f8>)
 800893c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800893e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008942:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008946:	2102      	movs	r1, #2
 8008948:	6019      	str	r1, [r3, #0]
 800894a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800894e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	fa93 f1a3 	rbit	r1, r3
 8008958:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800895c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008960:	6019      	str	r1, [r3, #0]
  return result;
 8008962:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008966:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	fab3 f383 	clz	r3, r3
 8008970:	b2db      	uxtb	r3, r3
 8008972:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008976:	b2db      	uxtb	r3, r3
 8008978:	f003 031f 	and.w	r3, r3, #31
 800897c:	2101      	movs	r1, #1
 800897e:	fa01 f303 	lsl.w	r3, r1, r3
 8008982:	4013      	ands	r3, r2
 8008984:	2b00      	cmp	r3, #0
 8008986:	d09d      	beq.n	80088c4 <HAL_RCC_OscConfig+0x688>
 8008988:	e08d      	b.n	8008aa6 <HAL_RCC_OscConfig+0x86a>
 800898a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800898e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008992:	2201      	movs	r2, #1
 8008994:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008996:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800899a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	fa93 f2a3 	rbit	r2, r3
 80089a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80089a8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80089ac:	601a      	str	r2, [r3, #0]
  return result;
 80089ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80089b2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80089b6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80089b8:	fab3 f383 	clz	r3, r3
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	461a      	mov	r2, r3
 80089c0:	4b5d      	ldr	r3, [pc, #372]	; (8008b38 <HAL_RCC_OscConfig+0x8fc>)
 80089c2:	4413      	add	r3, r2
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	461a      	mov	r2, r3
 80089c8:	2300      	movs	r3, #0
 80089ca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089cc:	f7fe fffc 	bl	80079c8 <HAL_GetTick>
 80089d0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089d4:	e00a      	b.n	80089ec <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80089d6:	f7fe fff7 	bl	80079c8 <HAL_GetTick>
 80089da:	4602      	mov	r2, r0
 80089dc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80089e0:	1ad3      	subs	r3, r2, r3
 80089e2:	2b02      	cmp	r3, #2
 80089e4:	d902      	bls.n	80089ec <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80089e6:	2303      	movs	r3, #3
 80089e8:	f000 bc75 	b.w	80092d6 <HAL_RCC_OscConfig+0x109a>
 80089ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80089f0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80089f4:	2202      	movs	r2, #2
 80089f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80089fc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	fa93 f2a3 	rbit	r2, r3
 8008a06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a0a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8008a0e:	601a      	str	r2, [r3, #0]
 8008a10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a14:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008a18:	2202      	movs	r2, #2
 8008a1a:	601a      	str	r2, [r3, #0]
 8008a1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a20:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	fa93 f2a3 	rbit	r2, r3
 8008a2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a32:	601a      	str	r2, [r3, #0]
 8008a34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a38:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8008a3c:	2202      	movs	r2, #2
 8008a3e:	601a      	str	r2, [r3, #0]
 8008a40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a44:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	fa93 f2a3 	rbit	r2, r3
 8008a4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a52:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8008a56:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a58:	4b36      	ldr	r3, [pc, #216]	; (8008b34 <HAL_RCC_OscConfig+0x8f8>)
 8008a5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a5c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a60:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8008a64:	2102      	movs	r1, #2
 8008a66:	6019      	str	r1, [r3, #0]
 8008a68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a6c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	fa93 f1a3 	rbit	r1, r3
 8008a76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a7a:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8008a7e:	6019      	str	r1, [r3, #0]
  return result;
 8008a80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a84:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	fab3 f383 	clz	r3, r3
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	f003 031f 	and.w	r3, r3, #31
 8008a9a:	2101      	movs	r1, #1
 8008a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d197      	bne.n	80089d6 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008aa6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008aaa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f003 0304 	and.w	r3, r3, #4
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	f000 81a5 	beq.w	8008e06 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008abc:	2300      	movs	r3, #0
 8008abe:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008ac2:	4b1c      	ldr	r3, [pc, #112]	; (8008b34 <HAL_RCC_OscConfig+0x8f8>)
 8008ac4:	69db      	ldr	r3, [r3, #28]
 8008ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d116      	bne.n	8008afc <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ace:	4b19      	ldr	r3, [pc, #100]	; (8008b34 <HAL_RCC_OscConfig+0x8f8>)
 8008ad0:	69db      	ldr	r3, [r3, #28]
 8008ad2:	4a18      	ldr	r2, [pc, #96]	; (8008b34 <HAL_RCC_OscConfig+0x8f8>)
 8008ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ad8:	61d3      	str	r3, [r2, #28]
 8008ada:	4b16      	ldr	r3, [pc, #88]	; (8008b34 <HAL_RCC_OscConfig+0x8f8>)
 8008adc:	69db      	ldr	r3, [r3, #28]
 8008ade:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8008ae2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ae6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008aea:	601a      	str	r2, [r3, #0]
 8008aec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008af0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008af4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8008af6:	2301      	movs	r3, #1
 8008af8:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008afc:	4b0f      	ldr	r3, [pc, #60]	; (8008b3c <HAL_RCC_OscConfig+0x900>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d121      	bne.n	8008b4c <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b08:	4b0c      	ldr	r3, [pc, #48]	; (8008b3c <HAL_RCC_OscConfig+0x900>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	4a0b      	ldr	r2, [pc, #44]	; (8008b3c <HAL_RCC_OscConfig+0x900>)
 8008b0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b12:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b14:	f7fe ff58 	bl	80079c8 <HAL_GetTick>
 8008b18:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b1c:	e010      	b.n	8008b40 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b1e:	f7fe ff53 	bl	80079c8 <HAL_GetTick>
 8008b22:	4602      	mov	r2, r0
 8008b24:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008b28:	1ad3      	subs	r3, r2, r3
 8008b2a:	2b64      	cmp	r3, #100	; 0x64
 8008b2c:	d908      	bls.n	8008b40 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8008b2e:	2303      	movs	r3, #3
 8008b30:	e3d1      	b.n	80092d6 <HAL_RCC_OscConfig+0x109a>
 8008b32:	bf00      	nop
 8008b34:	40021000 	.word	0x40021000
 8008b38:	10908120 	.word	0x10908120
 8008b3c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b40:	4b8d      	ldr	r3, [pc, #564]	; (8008d78 <HAL_RCC_OscConfig+0xb3c>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d0e8      	beq.n	8008b1e <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008b50:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	d106      	bne.n	8008b6a <HAL_RCC_OscConfig+0x92e>
 8008b5c:	4b87      	ldr	r3, [pc, #540]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008b5e:	6a1b      	ldr	r3, [r3, #32]
 8008b60:	4a86      	ldr	r2, [pc, #536]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008b62:	f043 0301 	orr.w	r3, r3, #1
 8008b66:	6213      	str	r3, [r2, #32]
 8008b68:	e035      	b.n	8008bd6 <HAL_RCC_OscConfig+0x99a>
 8008b6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008b6e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d10c      	bne.n	8008b94 <HAL_RCC_OscConfig+0x958>
 8008b7a:	4b80      	ldr	r3, [pc, #512]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008b7c:	6a1b      	ldr	r3, [r3, #32]
 8008b7e:	4a7f      	ldr	r2, [pc, #508]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008b80:	f023 0301 	bic.w	r3, r3, #1
 8008b84:	6213      	str	r3, [r2, #32]
 8008b86:	4b7d      	ldr	r3, [pc, #500]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008b88:	6a1b      	ldr	r3, [r3, #32]
 8008b8a:	4a7c      	ldr	r2, [pc, #496]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008b8c:	f023 0304 	bic.w	r3, r3, #4
 8008b90:	6213      	str	r3, [r2, #32]
 8008b92:	e020      	b.n	8008bd6 <HAL_RCC_OscConfig+0x99a>
 8008b94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008b98:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	689b      	ldr	r3, [r3, #8]
 8008ba0:	2b05      	cmp	r3, #5
 8008ba2:	d10c      	bne.n	8008bbe <HAL_RCC_OscConfig+0x982>
 8008ba4:	4b75      	ldr	r3, [pc, #468]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008ba6:	6a1b      	ldr	r3, [r3, #32]
 8008ba8:	4a74      	ldr	r2, [pc, #464]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008baa:	f043 0304 	orr.w	r3, r3, #4
 8008bae:	6213      	str	r3, [r2, #32]
 8008bb0:	4b72      	ldr	r3, [pc, #456]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008bb2:	6a1b      	ldr	r3, [r3, #32]
 8008bb4:	4a71      	ldr	r2, [pc, #452]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008bb6:	f043 0301 	orr.w	r3, r3, #1
 8008bba:	6213      	str	r3, [r2, #32]
 8008bbc:	e00b      	b.n	8008bd6 <HAL_RCC_OscConfig+0x99a>
 8008bbe:	4b6f      	ldr	r3, [pc, #444]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008bc0:	6a1b      	ldr	r3, [r3, #32]
 8008bc2:	4a6e      	ldr	r2, [pc, #440]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008bc4:	f023 0301 	bic.w	r3, r3, #1
 8008bc8:	6213      	str	r3, [r2, #32]
 8008bca:	4b6c      	ldr	r3, [pc, #432]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008bcc:	6a1b      	ldr	r3, [r3, #32]
 8008bce:	4a6b      	ldr	r2, [pc, #428]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008bd0:	f023 0304 	bic.w	r3, r3, #4
 8008bd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008bd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008bda:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f000 8081 	beq.w	8008cea <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008be8:	f7fe feee 	bl	80079c8 <HAL_GetTick>
 8008bec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bf0:	e00b      	b.n	8008c0a <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008bf2:	f7fe fee9 	bl	80079c8 <HAL_GetTick>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008bfc:	1ad3      	subs	r3, r2, r3
 8008bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d901      	bls.n	8008c0a <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8008c06:	2303      	movs	r3, #3
 8008c08:	e365      	b.n	80092d6 <HAL_RCC_OscConfig+0x109a>
 8008c0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c0e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8008c12:	2202      	movs	r2, #2
 8008c14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c1a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	fa93 f2a3 	rbit	r2, r3
 8008c24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c28:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8008c2c:	601a      	str	r2, [r3, #0]
 8008c2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c32:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8008c36:	2202      	movs	r2, #2
 8008c38:	601a      	str	r2, [r3, #0]
 8008c3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c3e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	fa93 f2a3 	rbit	r2, r3
 8008c48:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c4c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8008c50:	601a      	str	r2, [r3, #0]
  return result;
 8008c52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c56:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8008c5a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c5c:	fab3 f383 	clz	r3, r3
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	095b      	lsrs	r3, r3, #5
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	f043 0302 	orr.w	r3, r3, #2
 8008c6a:	b2db      	uxtb	r3, r3
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d102      	bne.n	8008c76 <HAL_RCC_OscConfig+0xa3a>
 8008c70:	4b42      	ldr	r3, [pc, #264]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008c72:	6a1b      	ldr	r3, [r3, #32]
 8008c74:	e013      	b.n	8008c9e <HAL_RCC_OscConfig+0xa62>
 8008c76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c7a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8008c7e:	2202      	movs	r2, #2
 8008c80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c86:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	fa93 f2a3 	rbit	r2, r3
 8008c90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c94:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8008c98:	601a      	str	r2, [r3, #0]
 8008c9a:	4b38      	ldr	r3, [pc, #224]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c9e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008ca2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8008ca6:	2102      	movs	r1, #2
 8008ca8:	6011      	str	r1, [r2, #0]
 8008caa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008cae:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8008cb2:	6812      	ldr	r2, [r2, #0]
 8008cb4:	fa92 f1a2 	rbit	r1, r2
 8008cb8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008cbc:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8008cc0:	6011      	str	r1, [r2, #0]
  return result;
 8008cc2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008cc6:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8008cca:	6812      	ldr	r2, [r2, #0]
 8008ccc:	fab2 f282 	clz	r2, r2
 8008cd0:	b2d2      	uxtb	r2, r2
 8008cd2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008cd6:	b2d2      	uxtb	r2, r2
 8008cd8:	f002 021f 	and.w	r2, r2, #31
 8008cdc:	2101      	movs	r1, #1
 8008cde:	fa01 f202 	lsl.w	r2, r1, r2
 8008ce2:	4013      	ands	r3, r2
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d084      	beq.n	8008bf2 <HAL_RCC_OscConfig+0x9b6>
 8008ce8:	e083      	b.n	8008df2 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008cea:	f7fe fe6d 	bl	80079c8 <HAL_GetTick>
 8008cee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008cf2:	e00b      	b.n	8008d0c <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008cf4:	f7fe fe68 	bl	80079c8 <HAL_GetTick>
 8008cf8:	4602      	mov	r2, r0
 8008cfa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008cfe:	1ad3      	subs	r3, r2, r3
 8008d00:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d901      	bls.n	8008d0c <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8008d08:	2303      	movs	r3, #3
 8008d0a:	e2e4      	b.n	80092d6 <HAL_RCC_OscConfig+0x109a>
 8008d0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d10:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8008d14:	2202      	movs	r2, #2
 8008d16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d1c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	fa93 f2a3 	rbit	r2, r3
 8008d26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d2a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8008d2e:	601a      	str	r2, [r3, #0]
 8008d30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d34:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8008d38:	2202      	movs	r2, #2
 8008d3a:	601a      	str	r2, [r3, #0]
 8008d3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d40:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	fa93 f2a3 	rbit	r2, r3
 8008d4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d4e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8008d52:	601a      	str	r2, [r3, #0]
  return result;
 8008d54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d58:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8008d5c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d5e:	fab3 f383 	clz	r3, r3
 8008d62:	b2db      	uxtb	r3, r3
 8008d64:	095b      	lsrs	r3, r3, #5
 8008d66:	b2db      	uxtb	r3, r3
 8008d68:	f043 0302 	orr.w	r3, r3, #2
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	2b02      	cmp	r3, #2
 8008d70:	d106      	bne.n	8008d80 <HAL_RCC_OscConfig+0xb44>
 8008d72:	4b02      	ldr	r3, [pc, #8]	; (8008d7c <HAL_RCC_OscConfig+0xb40>)
 8008d74:	6a1b      	ldr	r3, [r3, #32]
 8008d76:	e017      	b.n	8008da8 <HAL_RCC_OscConfig+0xb6c>
 8008d78:	40007000 	.word	0x40007000
 8008d7c:	40021000 	.word	0x40021000
 8008d80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d84:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8008d88:	2202      	movs	r2, #2
 8008d8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d90:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	fa93 f2a3 	rbit	r2, r3
 8008d9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d9e:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8008da2:	601a      	str	r2, [r3, #0]
 8008da4:	4bb3      	ldr	r3, [pc, #716]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 8008da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008da8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008dac:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8008db0:	2102      	movs	r1, #2
 8008db2:	6011      	str	r1, [r2, #0]
 8008db4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008db8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8008dbc:	6812      	ldr	r2, [r2, #0]
 8008dbe:	fa92 f1a2 	rbit	r1, r2
 8008dc2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008dc6:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8008dca:	6011      	str	r1, [r2, #0]
  return result;
 8008dcc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008dd0:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8008dd4:	6812      	ldr	r2, [r2, #0]
 8008dd6:	fab2 f282 	clz	r2, r2
 8008dda:	b2d2      	uxtb	r2, r2
 8008ddc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008de0:	b2d2      	uxtb	r2, r2
 8008de2:	f002 021f 	and.w	r2, r2, #31
 8008de6:	2101      	movs	r1, #1
 8008de8:	fa01 f202 	lsl.w	r2, r1, r2
 8008dec:	4013      	ands	r3, r2
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d180      	bne.n	8008cf4 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008df2:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d105      	bne.n	8008e06 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008dfa:	4b9e      	ldr	r3, [pc, #632]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 8008dfc:	69db      	ldr	r3, [r3, #28]
 8008dfe:	4a9d      	ldr	r2, [pc, #628]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 8008e00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008e04:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008e06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e0a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	699b      	ldr	r3, [r3, #24]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	f000 825e 	beq.w	80092d4 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e18:	4b96      	ldr	r3, [pc, #600]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	f003 030c 	and.w	r3, r3, #12
 8008e20:	2b08      	cmp	r3, #8
 8008e22:	f000 821f 	beq.w	8009264 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008e26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e2a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	699b      	ldr	r3, [r3, #24]
 8008e32:	2b02      	cmp	r3, #2
 8008e34:	f040 8170 	bne.w	8009118 <HAL_RCC_OscConfig+0xedc>
 8008e38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e3c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8008e40:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008e44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e4a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	fa93 f2a3 	rbit	r2, r3
 8008e54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e58:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8008e5c:	601a      	str	r2, [r3, #0]
  return result;
 8008e5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e62:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8008e66:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e68:	fab3 f383 	clz	r3, r3
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008e72:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008e76:	009b      	lsls	r3, r3, #2
 8008e78:	461a      	mov	r2, r3
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e7e:	f7fe fda3 	bl	80079c8 <HAL_GetTick>
 8008e82:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008e86:	e009      	b.n	8008e9c <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008e88:	f7fe fd9e 	bl	80079c8 <HAL_GetTick>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008e92:	1ad3      	subs	r3, r2, r3
 8008e94:	2b02      	cmp	r3, #2
 8008e96:	d901      	bls.n	8008e9c <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8008e98:	2303      	movs	r3, #3
 8008e9a:	e21c      	b.n	80092d6 <HAL_RCC_OscConfig+0x109a>
 8008e9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ea0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8008ea4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008ea8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008eaa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008eae:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	fa93 f2a3 	rbit	r2, r3
 8008eb8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ebc:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8008ec0:	601a      	str	r2, [r3, #0]
  return result;
 8008ec2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ec6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8008eca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008ecc:	fab3 f383 	clz	r3, r3
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	095b      	lsrs	r3, r3, #5
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	f043 0301 	orr.w	r3, r3, #1
 8008eda:	b2db      	uxtb	r3, r3
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d102      	bne.n	8008ee6 <HAL_RCC_OscConfig+0xcaa>
 8008ee0:	4b64      	ldr	r3, [pc, #400]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	e027      	b.n	8008f36 <HAL_RCC_OscConfig+0xcfa>
 8008ee6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008eea:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8008eee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008ef2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ef4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ef8:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	fa93 f2a3 	rbit	r2, r3
 8008f02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f06:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8008f0a:	601a      	str	r2, [r3, #0]
 8008f0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f10:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8008f14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008f18:	601a      	str	r2, [r3, #0]
 8008f1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f1e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	fa93 f2a3 	rbit	r2, r3
 8008f28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f2c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8008f30:	601a      	str	r2, [r3, #0]
 8008f32:	4b50      	ldr	r3, [pc, #320]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 8008f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f36:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008f3a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8008f3e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8008f42:	6011      	str	r1, [r2, #0]
 8008f44:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008f48:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8008f4c:	6812      	ldr	r2, [r2, #0]
 8008f4e:	fa92 f1a2 	rbit	r1, r2
 8008f52:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008f56:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8008f5a:	6011      	str	r1, [r2, #0]
  return result;
 8008f5c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008f60:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8008f64:	6812      	ldr	r2, [r2, #0]
 8008f66:	fab2 f282 	clz	r2, r2
 8008f6a:	b2d2      	uxtb	r2, r2
 8008f6c:	f042 0220 	orr.w	r2, r2, #32
 8008f70:	b2d2      	uxtb	r2, r2
 8008f72:	f002 021f 	and.w	r2, r2, #31
 8008f76:	2101      	movs	r1, #1
 8008f78:	fa01 f202 	lsl.w	r2, r1, r2
 8008f7c:	4013      	ands	r3, r2
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d182      	bne.n	8008e88 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008f82:	4b3c      	ldr	r3, [pc, #240]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 8008f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f86:	f023 020f 	bic.w	r2, r3, #15
 8008f8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f8e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f96:	4937      	ldr	r1, [pc, #220]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	62cb      	str	r3, [r1, #44]	; 0x2c
 8008f9c:	4b35      	ldr	r3, [pc, #212]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8008fa4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fa8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	6a19      	ldr	r1, [r3, #32]
 8008fb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fb4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	69db      	ldr	r3, [r3, #28]
 8008fbc:	430b      	orrs	r3, r1
 8008fbe:	492d      	ldr	r1, [pc, #180]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	604b      	str	r3, [r1, #4]
 8008fc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fc8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8008fcc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008fd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008fd2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fd6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	fa93 f2a3 	rbit	r2, r3
 8008fe0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fe4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8008fe8:	601a      	str	r2, [r3, #0]
  return result;
 8008fea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fee:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8008ff2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008ff4:	fab3 f383 	clz	r3, r3
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008ffe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	461a      	mov	r2, r3
 8009006:	2301      	movs	r3, #1
 8009008:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800900a:	f7fe fcdd 	bl	80079c8 <HAL_GetTick>
 800900e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009012:	e009      	b.n	8009028 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009014:	f7fe fcd8 	bl	80079c8 <HAL_GetTick>
 8009018:	4602      	mov	r2, r0
 800901a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800901e:	1ad3      	subs	r3, r2, r3
 8009020:	2b02      	cmp	r3, #2
 8009022:	d901      	bls.n	8009028 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8009024:	2303      	movs	r3, #3
 8009026:	e156      	b.n	80092d6 <HAL_RCC_OscConfig+0x109a>
 8009028:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800902c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8009030:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009034:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009036:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800903a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	fa93 f2a3 	rbit	r2, r3
 8009044:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009048:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800904c:	601a      	str	r2, [r3, #0]
  return result;
 800904e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009052:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8009056:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009058:	fab3 f383 	clz	r3, r3
 800905c:	b2db      	uxtb	r3, r3
 800905e:	095b      	lsrs	r3, r3, #5
 8009060:	b2db      	uxtb	r3, r3
 8009062:	f043 0301 	orr.w	r3, r3, #1
 8009066:	b2db      	uxtb	r3, r3
 8009068:	2b01      	cmp	r3, #1
 800906a:	d105      	bne.n	8009078 <HAL_RCC_OscConfig+0xe3c>
 800906c:	4b01      	ldr	r3, [pc, #4]	; (8009074 <HAL_RCC_OscConfig+0xe38>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	e02a      	b.n	80090c8 <HAL_RCC_OscConfig+0xe8c>
 8009072:	bf00      	nop
 8009074:	40021000 	.word	0x40021000
 8009078:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800907c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8009080:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009084:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009086:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800908a:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	fa93 f2a3 	rbit	r2, r3
 8009094:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009098:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800909c:	601a      	str	r2, [r3, #0]
 800909e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090a2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80090a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80090aa:	601a      	str	r2, [r3, #0]
 80090ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090b0:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	fa93 f2a3 	rbit	r2, r3
 80090ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090be:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80090c2:	601a      	str	r2, [r3, #0]
 80090c4:	4b86      	ldr	r3, [pc, #536]	; (80092e0 <HAL_RCC_OscConfig+0x10a4>)
 80090c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090c8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80090cc:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80090d0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80090d4:	6011      	str	r1, [r2, #0]
 80090d6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80090da:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80090de:	6812      	ldr	r2, [r2, #0]
 80090e0:	fa92 f1a2 	rbit	r1, r2
 80090e4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80090e8:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80090ec:	6011      	str	r1, [r2, #0]
  return result;
 80090ee:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80090f2:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80090f6:	6812      	ldr	r2, [r2, #0]
 80090f8:	fab2 f282 	clz	r2, r2
 80090fc:	b2d2      	uxtb	r2, r2
 80090fe:	f042 0220 	orr.w	r2, r2, #32
 8009102:	b2d2      	uxtb	r2, r2
 8009104:	f002 021f 	and.w	r2, r2, #31
 8009108:	2101      	movs	r1, #1
 800910a:	fa01 f202 	lsl.w	r2, r1, r2
 800910e:	4013      	ands	r3, r2
 8009110:	2b00      	cmp	r3, #0
 8009112:	f43f af7f 	beq.w	8009014 <HAL_RCC_OscConfig+0xdd8>
 8009116:	e0dd      	b.n	80092d4 <HAL_RCC_OscConfig+0x1098>
 8009118:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800911c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8009120:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009124:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009126:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800912a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	fa93 f2a3 	rbit	r2, r3
 8009134:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009138:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800913c:	601a      	str	r2, [r3, #0]
  return result;
 800913e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009142:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8009146:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009148:	fab3 f383 	clz	r3, r3
 800914c:	b2db      	uxtb	r3, r3
 800914e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009152:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	461a      	mov	r2, r3
 800915a:	2300      	movs	r3, #0
 800915c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800915e:	f7fe fc33 	bl	80079c8 <HAL_GetTick>
 8009162:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009166:	e009      	b.n	800917c <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009168:	f7fe fc2e 	bl	80079c8 <HAL_GetTick>
 800916c:	4602      	mov	r2, r0
 800916e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8009172:	1ad3      	subs	r3, r2, r3
 8009174:	2b02      	cmp	r3, #2
 8009176:	d901      	bls.n	800917c <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8009178:	2303      	movs	r3, #3
 800917a:	e0ac      	b.n	80092d6 <HAL_RCC_OscConfig+0x109a>
 800917c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009180:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8009184:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009188:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800918a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800918e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	fa93 f2a3 	rbit	r2, r3
 8009198:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800919c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80091a0:	601a      	str	r2, [r3, #0]
  return result;
 80091a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091a6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80091aa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80091ac:	fab3 f383 	clz	r3, r3
 80091b0:	b2db      	uxtb	r3, r3
 80091b2:	095b      	lsrs	r3, r3, #5
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	f043 0301 	orr.w	r3, r3, #1
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d102      	bne.n	80091c6 <HAL_RCC_OscConfig+0xf8a>
 80091c0:	4b47      	ldr	r3, [pc, #284]	; (80092e0 <HAL_RCC_OscConfig+0x10a4>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	e027      	b.n	8009216 <HAL_RCC_OscConfig+0xfda>
 80091c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091ca:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80091ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80091d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091d8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	fa93 f2a3 	rbit	r2, r3
 80091e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091e6:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80091ea:	601a      	str	r2, [r3, #0]
 80091ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091f0:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80091f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80091f8:	601a      	str	r2, [r3, #0]
 80091fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091fe:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	fa93 f2a3 	rbit	r2, r3
 8009208:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800920c:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8009210:	601a      	str	r2, [r3, #0]
 8009212:	4b33      	ldr	r3, [pc, #204]	; (80092e0 <HAL_RCC_OscConfig+0x10a4>)
 8009214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009216:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800921a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800921e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8009222:	6011      	str	r1, [r2, #0]
 8009224:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009228:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800922c:	6812      	ldr	r2, [r2, #0]
 800922e:	fa92 f1a2 	rbit	r1, r2
 8009232:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009236:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800923a:	6011      	str	r1, [r2, #0]
  return result;
 800923c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009240:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8009244:	6812      	ldr	r2, [r2, #0]
 8009246:	fab2 f282 	clz	r2, r2
 800924a:	b2d2      	uxtb	r2, r2
 800924c:	f042 0220 	orr.w	r2, r2, #32
 8009250:	b2d2      	uxtb	r2, r2
 8009252:	f002 021f 	and.w	r2, r2, #31
 8009256:	2101      	movs	r1, #1
 8009258:	fa01 f202 	lsl.w	r2, r1, r2
 800925c:	4013      	ands	r3, r2
 800925e:	2b00      	cmp	r3, #0
 8009260:	d182      	bne.n	8009168 <HAL_RCC_OscConfig+0xf2c>
 8009262:	e037      	b.n	80092d4 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009264:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009268:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	699b      	ldr	r3, [r3, #24]
 8009270:	2b01      	cmp	r3, #1
 8009272:	d101      	bne.n	8009278 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8009274:	2301      	movs	r3, #1
 8009276:	e02e      	b.n	80092d6 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009278:	4b19      	ldr	r3, [pc, #100]	; (80092e0 <HAL_RCC_OscConfig+0x10a4>)
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8009280:	4b17      	ldr	r3, [pc, #92]	; (80092e0 <HAL_RCC_OscConfig+0x10a4>)
 8009282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009284:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8009288:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800928c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8009290:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009294:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	69db      	ldr	r3, [r3, #28]
 800929c:	429a      	cmp	r2, r3
 800929e:	d117      	bne.n	80092d0 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80092a0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80092a4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80092a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80092ac:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80092b4:	429a      	cmp	r2, r3
 80092b6:	d10b      	bne.n	80092d0 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80092b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80092bc:	f003 020f 	and.w	r2, r3, #15
 80092c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80092c4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d001      	beq.n	80092d4 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80092d0:	2301      	movs	r3, #1
 80092d2:	e000      	b.n	80092d6 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80092d4:	2300      	movs	r3, #0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}
 80092e0:	40021000 	.word	0x40021000

080092e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b09e      	sub	sp, #120	; 0x78
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
 80092ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80092ee:	2300      	movs	r3, #0
 80092f0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d101      	bne.n	80092fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80092f8:	2301      	movs	r3, #1
 80092fa:	e162      	b.n	80095c2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80092fc:	4b90      	ldr	r3, [pc, #576]	; (8009540 <HAL_RCC_ClockConfig+0x25c>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f003 0307 	and.w	r3, r3, #7
 8009304:	683a      	ldr	r2, [r7, #0]
 8009306:	429a      	cmp	r2, r3
 8009308:	d910      	bls.n	800932c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800930a:	4b8d      	ldr	r3, [pc, #564]	; (8009540 <HAL_RCC_ClockConfig+0x25c>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f023 0207 	bic.w	r2, r3, #7
 8009312:	498b      	ldr	r1, [pc, #556]	; (8009540 <HAL_RCC_ClockConfig+0x25c>)
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	4313      	orrs	r3, r2
 8009318:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800931a:	4b89      	ldr	r3, [pc, #548]	; (8009540 <HAL_RCC_ClockConfig+0x25c>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f003 0307 	and.w	r3, r3, #7
 8009322:	683a      	ldr	r2, [r7, #0]
 8009324:	429a      	cmp	r2, r3
 8009326:	d001      	beq.n	800932c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009328:	2301      	movs	r3, #1
 800932a:	e14a      	b.n	80095c2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f003 0302 	and.w	r3, r3, #2
 8009334:	2b00      	cmp	r3, #0
 8009336:	d008      	beq.n	800934a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009338:	4b82      	ldr	r3, [pc, #520]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 800933a:	685b      	ldr	r3, [r3, #4]
 800933c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	497f      	ldr	r1, [pc, #508]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 8009346:	4313      	orrs	r3, r2
 8009348:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f003 0301 	and.w	r3, r3, #1
 8009352:	2b00      	cmp	r3, #0
 8009354:	f000 80dc 	beq.w	8009510 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	2b01      	cmp	r3, #1
 800935e:	d13c      	bne.n	80093da <HAL_RCC_ClockConfig+0xf6>
 8009360:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009364:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009366:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009368:	fa93 f3a3 	rbit	r3, r3
 800936c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800936e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009370:	fab3 f383 	clz	r3, r3
 8009374:	b2db      	uxtb	r3, r3
 8009376:	095b      	lsrs	r3, r3, #5
 8009378:	b2db      	uxtb	r3, r3
 800937a:	f043 0301 	orr.w	r3, r3, #1
 800937e:	b2db      	uxtb	r3, r3
 8009380:	2b01      	cmp	r3, #1
 8009382:	d102      	bne.n	800938a <HAL_RCC_ClockConfig+0xa6>
 8009384:	4b6f      	ldr	r3, [pc, #444]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	e00f      	b.n	80093aa <HAL_RCC_ClockConfig+0xc6>
 800938a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800938e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009390:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009392:	fa93 f3a3 	rbit	r3, r3
 8009396:	667b      	str	r3, [r7, #100]	; 0x64
 8009398:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800939c:	663b      	str	r3, [r7, #96]	; 0x60
 800939e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80093a0:	fa93 f3a3 	rbit	r3, r3
 80093a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093a6:	4b67      	ldr	r3, [pc, #412]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 80093a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80093ae:	65ba      	str	r2, [r7, #88]	; 0x58
 80093b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80093b2:	fa92 f2a2 	rbit	r2, r2
 80093b6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80093b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80093ba:	fab2 f282 	clz	r2, r2
 80093be:	b2d2      	uxtb	r2, r2
 80093c0:	f042 0220 	orr.w	r2, r2, #32
 80093c4:	b2d2      	uxtb	r2, r2
 80093c6:	f002 021f 	and.w	r2, r2, #31
 80093ca:	2101      	movs	r1, #1
 80093cc:	fa01 f202 	lsl.w	r2, r1, r2
 80093d0:	4013      	ands	r3, r2
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d17b      	bne.n	80094ce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	e0f3      	b.n	80095c2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	2b02      	cmp	r3, #2
 80093e0:	d13c      	bne.n	800945c <HAL_RCC_ClockConfig+0x178>
 80093e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80093e6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093ea:	fa93 f3a3 	rbit	r3, r3
 80093ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80093f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093f2:	fab3 f383 	clz	r3, r3
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	095b      	lsrs	r3, r3, #5
 80093fa:	b2db      	uxtb	r3, r3
 80093fc:	f043 0301 	orr.w	r3, r3, #1
 8009400:	b2db      	uxtb	r3, r3
 8009402:	2b01      	cmp	r3, #1
 8009404:	d102      	bne.n	800940c <HAL_RCC_ClockConfig+0x128>
 8009406:	4b4f      	ldr	r3, [pc, #316]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	e00f      	b.n	800942c <HAL_RCC_ClockConfig+0x148>
 800940c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009410:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009412:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009414:	fa93 f3a3 	rbit	r3, r3
 8009418:	647b      	str	r3, [r7, #68]	; 0x44
 800941a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800941e:	643b      	str	r3, [r7, #64]	; 0x40
 8009420:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009422:	fa93 f3a3 	rbit	r3, r3
 8009426:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009428:	4b46      	ldr	r3, [pc, #280]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 800942a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800942c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009430:	63ba      	str	r2, [r7, #56]	; 0x38
 8009432:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009434:	fa92 f2a2 	rbit	r2, r2
 8009438:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800943a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800943c:	fab2 f282 	clz	r2, r2
 8009440:	b2d2      	uxtb	r2, r2
 8009442:	f042 0220 	orr.w	r2, r2, #32
 8009446:	b2d2      	uxtb	r2, r2
 8009448:	f002 021f 	and.w	r2, r2, #31
 800944c:	2101      	movs	r1, #1
 800944e:	fa01 f202 	lsl.w	r2, r1, r2
 8009452:	4013      	ands	r3, r2
 8009454:	2b00      	cmp	r3, #0
 8009456:	d13a      	bne.n	80094ce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	e0b2      	b.n	80095c2 <HAL_RCC_ClockConfig+0x2de>
 800945c:	2302      	movs	r3, #2
 800945e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009462:	fa93 f3a3 	rbit	r3, r3
 8009466:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8009468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800946a:	fab3 f383 	clz	r3, r3
 800946e:	b2db      	uxtb	r3, r3
 8009470:	095b      	lsrs	r3, r3, #5
 8009472:	b2db      	uxtb	r3, r3
 8009474:	f043 0301 	orr.w	r3, r3, #1
 8009478:	b2db      	uxtb	r3, r3
 800947a:	2b01      	cmp	r3, #1
 800947c:	d102      	bne.n	8009484 <HAL_RCC_ClockConfig+0x1a0>
 800947e:	4b31      	ldr	r3, [pc, #196]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	e00d      	b.n	80094a0 <HAL_RCC_ClockConfig+0x1bc>
 8009484:	2302      	movs	r3, #2
 8009486:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800948a:	fa93 f3a3 	rbit	r3, r3
 800948e:	627b      	str	r3, [r7, #36]	; 0x24
 8009490:	2302      	movs	r3, #2
 8009492:	623b      	str	r3, [r7, #32]
 8009494:	6a3b      	ldr	r3, [r7, #32]
 8009496:	fa93 f3a3 	rbit	r3, r3
 800949a:	61fb      	str	r3, [r7, #28]
 800949c:	4b29      	ldr	r3, [pc, #164]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 800949e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094a0:	2202      	movs	r2, #2
 80094a2:	61ba      	str	r2, [r7, #24]
 80094a4:	69ba      	ldr	r2, [r7, #24]
 80094a6:	fa92 f2a2 	rbit	r2, r2
 80094aa:	617a      	str	r2, [r7, #20]
  return result;
 80094ac:	697a      	ldr	r2, [r7, #20]
 80094ae:	fab2 f282 	clz	r2, r2
 80094b2:	b2d2      	uxtb	r2, r2
 80094b4:	f042 0220 	orr.w	r2, r2, #32
 80094b8:	b2d2      	uxtb	r2, r2
 80094ba:	f002 021f 	and.w	r2, r2, #31
 80094be:	2101      	movs	r1, #1
 80094c0:	fa01 f202 	lsl.w	r2, r1, r2
 80094c4:	4013      	ands	r3, r2
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d101      	bne.n	80094ce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80094ca:	2301      	movs	r3, #1
 80094cc:	e079      	b.n	80095c2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80094ce:	4b1d      	ldr	r3, [pc, #116]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	f023 0203 	bic.w	r2, r3, #3
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	491a      	ldr	r1, [pc, #104]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 80094dc:	4313      	orrs	r3, r2
 80094de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80094e0:	f7fe fa72 	bl	80079c8 <HAL_GetTick>
 80094e4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094e6:	e00a      	b.n	80094fe <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80094e8:	f7fe fa6e 	bl	80079c8 <HAL_GetTick>
 80094ec:	4602      	mov	r2, r0
 80094ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80094f0:	1ad3      	subs	r3, r2, r3
 80094f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d901      	bls.n	80094fe <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80094fa:	2303      	movs	r3, #3
 80094fc:	e061      	b.n	80095c2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094fe:	4b11      	ldr	r3, [pc, #68]	; (8009544 <HAL_RCC_ClockConfig+0x260>)
 8009500:	685b      	ldr	r3, [r3, #4]
 8009502:	f003 020c 	and.w	r2, r3, #12
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	009b      	lsls	r3, r3, #2
 800950c:	429a      	cmp	r2, r3
 800950e:	d1eb      	bne.n	80094e8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009510:	4b0b      	ldr	r3, [pc, #44]	; (8009540 <HAL_RCC_ClockConfig+0x25c>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f003 0307 	and.w	r3, r3, #7
 8009518:	683a      	ldr	r2, [r7, #0]
 800951a:	429a      	cmp	r2, r3
 800951c:	d214      	bcs.n	8009548 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800951e:	4b08      	ldr	r3, [pc, #32]	; (8009540 <HAL_RCC_ClockConfig+0x25c>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f023 0207 	bic.w	r2, r3, #7
 8009526:	4906      	ldr	r1, [pc, #24]	; (8009540 <HAL_RCC_ClockConfig+0x25c>)
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	4313      	orrs	r3, r2
 800952c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800952e:	4b04      	ldr	r3, [pc, #16]	; (8009540 <HAL_RCC_ClockConfig+0x25c>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f003 0307 	and.w	r3, r3, #7
 8009536:	683a      	ldr	r2, [r7, #0]
 8009538:	429a      	cmp	r2, r3
 800953a:	d005      	beq.n	8009548 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	e040      	b.n	80095c2 <HAL_RCC_ClockConfig+0x2de>
 8009540:	40022000 	.word	0x40022000
 8009544:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f003 0304 	and.w	r3, r3, #4
 8009550:	2b00      	cmp	r3, #0
 8009552:	d008      	beq.n	8009566 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009554:	4b1d      	ldr	r3, [pc, #116]	; (80095cc <HAL_RCC_ClockConfig+0x2e8>)
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	68db      	ldr	r3, [r3, #12]
 8009560:	491a      	ldr	r1, [pc, #104]	; (80095cc <HAL_RCC_ClockConfig+0x2e8>)
 8009562:	4313      	orrs	r3, r2
 8009564:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f003 0308 	and.w	r3, r3, #8
 800956e:	2b00      	cmp	r3, #0
 8009570:	d009      	beq.n	8009586 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009572:	4b16      	ldr	r3, [pc, #88]	; (80095cc <HAL_RCC_ClockConfig+0x2e8>)
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	691b      	ldr	r3, [r3, #16]
 800957e:	00db      	lsls	r3, r3, #3
 8009580:	4912      	ldr	r1, [pc, #72]	; (80095cc <HAL_RCC_ClockConfig+0x2e8>)
 8009582:	4313      	orrs	r3, r2
 8009584:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8009586:	f000 f829 	bl	80095dc <HAL_RCC_GetSysClockFreq>
 800958a:	4601      	mov	r1, r0
 800958c:	4b0f      	ldr	r3, [pc, #60]	; (80095cc <HAL_RCC_ClockConfig+0x2e8>)
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009594:	22f0      	movs	r2, #240	; 0xf0
 8009596:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009598:	693a      	ldr	r2, [r7, #16]
 800959a:	fa92 f2a2 	rbit	r2, r2
 800959e:	60fa      	str	r2, [r7, #12]
  return result;
 80095a0:	68fa      	ldr	r2, [r7, #12]
 80095a2:	fab2 f282 	clz	r2, r2
 80095a6:	b2d2      	uxtb	r2, r2
 80095a8:	40d3      	lsrs	r3, r2
 80095aa:	4a09      	ldr	r2, [pc, #36]	; (80095d0 <HAL_RCC_ClockConfig+0x2ec>)
 80095ac:	5cd3      	ldrb	r3, [r2, r3]
 80095ae:	fa21 f303 	lsr.w	r3, r1, r3
 80095b2:	4a08      	ldr	r2, [pc, #32]	; (80095d4 <HAL_RCC_ClockConfig+0x2f0>)
 80095b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80095b6:	4b08      	ldr	r3, [pc, #32]	; (80095d8 <HAL_RCC_ClockConfig+0x2f4>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fe f9bc 	bl	8007938 <HAL_InitTick>
  
  return HAL_OK;
 80095c0:	2300      	movs	r3, #0
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3778      	adds	r7, #120	; 0x78
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	40021000 	.word	0x40021000
 80095d0:	0800ce90 	.word	0x0800ce90
 80095d4:	20000000 	.word	0x20000000
 80095d8:	20000004 	.word	0x20000004

080095dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80095dc:	b480      	push	{r7}
 80095de:	b08b      	sub	sp, #44	; 0x2c
 80095e0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80095e2:	2300      	movs	r3, #0
 80095e4:	61fb      	str	r3, [r7, #28]
 80095e6:	2300      	movs	r3, #0
 80095e8:	61bb      	str	r3, [r7, #24]
 80095ea:	2300      	movs	r3, #0
 80095ec:	627b      	str	r3, [r7, #36]	; 0x24
 80095ee:	2300      	movs	r3, #0
 80095f0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80095f2:	2300      	movs	r3, #0
 80095f4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80095f6:	4b2a      	ldr	r3, [pc, #168]	; (80096a0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80095fc:	69fb      	ldr	r3, [r7, #28]
 80095fe:	f003 030c 	and.w	r3, r3, #12
 8009602:	2b04      	cmp	r3, #4
 8009604:	d002      	beq.n	800960c <HAL_RCC_GetSysClockFreq+0x30>
 8009606:	2b08      	cmp	r3, #8
 8009608:	d003      	beq.n	8009612 <HAL_RCC_GetSysClockFreq+0x36>
 800960a:	e03f      	b.n	800968c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800960c:	4b25      	ldr	r3, [pc, #148]	; (80096a4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800960e:	623b      	str	r3, [r7, #32]
      break;
 8009610:	e03f      	b.n	8009692 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8009612:	69fb      	ldr	r3, [r7, #28]
 8009614:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8009618:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800961c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	fa92 f2a2 	rbit	r2, r2
 8009624:	607a      	str	r2, [r7, #4]
  return result;
 8009626:	687a      	ldr	r2, [r7, #4]
 8009628:	fab2 f282 	clz	r2, r2
 800962c:	b2d2      	uxtb	r2, r2
 800962e:	40d3      	lsrs	r3, r2
 8009630:	4a1d      	ldr	r2, [pc, #116]	; (80096a8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8009632:	5cd3      	ldrb	r3, [r2, r3]
 8009634:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8009636:	4b1a      	ldr	r3, [pc, #104]	; (80096a0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8009638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800963a:	f003 030f 	and.w	r3, r3, #15
 800963e:	220f      	movs	r2, #15
 8009640:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009642:	693a      	ldr	r2, [r7, #16]
 8009644:	fa92 f2a2 	rbit	r2, r2
 8009648:	60fa      	str	r2, [r7, #12]
  return result;
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	fab2 f282 	clz	r2, r2
 8009650:	b2d2      	uxtb	r2, r2
 8009652:	40d3      	lsrs	r3, r2
 8009654:	4a15      	ldr	r2, [pc, #84]	; (80096ac <HAL_RCC_GetSysClockFreq+0xd0>)
 8009656:	5cd3      	ldrb	r3, [r2, r3]
 8009658:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800965a:	69fb      	ldr	r3, [r7, #28]
 800965c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009660:	2b00      	cmp	r3, #0
 8009662:	d008      	beq.n	8009676 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8009664:	4a0f      	ldr	r2, [pc, #60]	; (80096a4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8009666:	69bb      	ldr	r3, [r7, #24]
 8009668:	fbb2 f2f3 	udiv	r2, r2, r3
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	fb02 f303 	mul.w	r3, r2, r3
 8009672:	627b      	str	r3, [r7, #36]	; 0x24
 8009674:	e007      	b.n	8009686 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8009676:	4a0b      	ldr	r2, [pc, #44]	; (80096a4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8009678:	69bb      	ldr	r3, [r7, #24]
 800967a:	fbb2 f2f3 	udiv	r2, r2, r3
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	fb02 f303 	mul.w	r3, r2, r3
 8009684:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8009686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009688:	623b      	str	r3, [r7, #32]
      break;
 800968a:	e002      	b.n	8009692 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800968c:	4b05      	ldr	r3, [pc, #20]	; (80096a4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800968e:	623b      	str	r3, [r7, #32]
      break;
 8009690:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009692:	6a3b      	ldr	r3, [r7, #32]
}
 8009694:	4618      	mov	r0, r3
 8009696:	372c      	adds	r7, #44	; 0x2c
 8009698:	46bd      	mov	sp, r7
 800969a:	bc80      	pop	{r7}
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop
 80096a0:	40021000 	.word	0x40021000
 80096a4:	007a1200 	.word	0x007a1200
 80096a8:	0800cea8 	.word	0x0800cea8
 80096ac:	0800ceb8 	.word	0x0800ceb8

080096b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80096b0:	b480      	push	{r7}
 80096b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80096b4:	4b02      	ldr	r3, [pc, #8]	; (80096c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80096b6:	681b      	ldr	r3, [r3, #0]
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bc80      	pop	{r7}
 80096be:	4770      	bx	lr
 80096c0:	20000000 	.word	0x20000000

080096c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b082      	sub	sp, #8
 80096c8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80096ca:	f7ff fff1 	bl	80096b0 <HAL_RCC_GetHCLKFreq>
 80096ce:	4601      	mov	r1, r0
 80096d0:	4b0b      	ldr	r3, [pc, #44]	; (8009700 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80096d8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80096dc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096de:	687a      	ldr	r2, [r7, #4]
 80096e0:	fa92 f2a2 	rbit	r2, r2
 80096e4:	603a      	str	r2, [r7, #0]
  return result;
 80096e6:	683a      	ldr	r2, [r7, #0]
 80096e8:	fab2 f282 	clz	r2, r2
 80096ec:	b2d2      	uxtb	r2, r2
 80096ee:	40d3      	lsrs	r3, r2
 80096f0:	4a04      	ldr	r2, [pc, #16]	; (8009704 <HAL_RCC_GetPCLK1Freq+0x40>)
 80096f2:	5cd3      	ldrb	r3, [r2, r3]
 80096f4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80096f8:	4618      	mov	r0, r3
 80096fa:	3708      	adds	r7, #8
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}
 8009700:	40021000 	.word	0x40021000
 8009704:	0800cea0 	.word	0x0800cea0

08009708 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b082      	sub	sp, #8
 800970c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800970e:	f7ff ffcf 	bl	80096b0 <HAL_RCC_GetHCLKFreq>
 8009712:	4601      	mov	r1, r0
 8009714:	4b0b      	ldr	r3, [pc, #44]	; (8009744 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800971c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009720:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	fa92 f2a2 	rbit	r2, r2
 8009728:	603a      	str	r2, [r7, #0]
  return result;
 800972a:	683a      	ldr	r2, [r7, #0]
 800972c:	fab2 f282 	clz	r2, r2
 8009730:	b2d2      	uxtb	r2, r2
 8009732:	40d3      	lsrs	r3, r2
 8009734:	4a04      	ldr	r2, [pc, #16]	; (8009748 <HAL_RCC_GetPCLK2Freq+0x40>)
 8009736:	5cd3      	ldrb	r3, [r2, r3]
 8009738:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800973c:	4618      	mov	r0, r3
 800973e:	3708      	adds	r7, #8
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}
 8009744:	40021000 	.word	0x40021000
 8009748:	0800cea0 	.word	0x0800cea0

0800974c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b092      	sub	sp, #72	; 0x48
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009754:	2300      	movs	r3, #0
 8009756:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8009758:	2300      	movs	r3, #0
 800975a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800975c:	2300      	movs	r3, #0
 800975e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800976a:	2b00      	cmp	r3, #0
 800976c:	f000 80d4 	beq.w	8009918 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009770:	4b4e      	ldr	r3, [pc, #312]	; (80098ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009772:	69db      	ldr	r3, [r3, #28]
 8009774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009778:	2b00      	cmp	r3, #0
 800977a:	d10e      	bne.n	800979a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800977c:	4b4b      	ldr	r3, [pc, #300]	; (80098ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800977e:	69db      	ldr	r3, [r3, #28]
 8009780:	4a4a      	ldr	r2, [pc, #296]	; (80098ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009782:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009786:	61d3      	str	r3, [r2, #28]
 8009788:	4b48      	ldr	r3, [pc, #288]	; (80098ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800978a:	69db      	ldr	r3, [r3, #28]
 800978c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009790:	60bb      	str	r3, [r7, #8]
 8009792:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009794:	2301      	movs	r3, #1
 8009796:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800979a:	4b45      	ldr	r3, [pc, #276]	; (80098b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d118      	bne.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80097a6:	4b42      	ldr	r3, [pc, #264]	; (80098b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	4a41      	ldr	r2, [pc, #260]	; (80098b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80097ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80097b0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80097b2:	f7fe f909 	bl	80079c8 <HAL_GetTick>
 80097b6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80097b8:	e008      	b.n	80097cc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097ba:	f7fe f905 	bl	80079c8 <HAL_GetTick>
 80097be:	4602      	mov	r2, r0
 80097c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097c2:	1ad3      	subs	r3, r2, r3
 80097c4:	2b64      	cmp	r3, #100	; 0x64
 80097c6:	d901      	bls.n	80097cc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80097c8:	2303      	movs	r3, #3
 80097ca:	e1d6      	b.n	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80097cc:	4b38      	ldr	r3, [pc, #224]	; (80098b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d0f0      	beq.n	80097ba <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80097d8:	4b34      	ldr	r3, [pc, #208]	; (80098ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80097da:	6a1b      	ldr	r3, [r3, #32]
 80097dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80097e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80097e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	f000 8084 	beq.w	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80097f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d07c      	beq.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80097f8:	4b2c      	ldr	r3, [pc, #176]	; (80098ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80097fa:	6a1b      	ldr	r3, [r3, #32]
 80097fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009800:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009802:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009806:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800980a:	fa93 f3a3 	rbit	r3, r3
 800980e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8009810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009812:	fab3 f383 	clz	r3, r3
 8009816:	b2db      	uxtb	r3, r3
 8009818:	461a      	mov	r2, r3
 800981a:	4b26      	ldr	r3, [pc, #152]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800981c:	4413      	add	r3, r2
 800981e:	009b      	lsls	r3, r3, #2
 8009820:	461a      	mov	r2, r3
 8009822:	2301      	movs	r3, #1
 8009824:	6013      	str	r3, [r2, #0]
 8009826:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800982a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800982c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800982e:	fa93 f3a3 	rbit	r3, r3
 8009832:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8009834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009836:	fab3 f383 	clz	r3, r3
 800983a:	b2db      	uxtb	r3, r3
 800983c:	461a      	mov	r2, r3
 800983e:	4b1d      	ldr	r3, [pc, #116]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009840:	4413      	add	r3, r2
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	461a      	mov	r2, r3
 8009846:	2300      	movs	r3, #0
 8009848:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800984a:	4a18      	ldr	r2, [pc, #96]	; (80098ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800984c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800984e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009850:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009852:	f003 0301 	and.w	r3, r3, #1
 8009856:	2b00      	cmp	r3, #0
 8009858:	d04b      	beq.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800985a:	f7fe f8b5 	bl	80079c8 <HAL_GetTick>
 800985e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009860:	e00a      	b.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009862:	f7fe f8b1 	bl	80079c8 <HAL_GetTick>
 8009866:	4602      	mov	r2, r0
 8009868:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800986a:	1ad3      	subs	r3, r2, r3
 800986c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009870:	4293      	cmp	r3, r2
 8009872:	d901      	bls.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8009874:	2303      	movs	r3, #3
 8009876:	e180      	b.n	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8009878:	2302      	movs	r3, #2
 800987a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800987c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800987e:	fa93 f3a3 	rbit	r3, r3
 8009882:	627b      	str	r3, [r7, #36]	; 0x24
 8009884:	2302      	movs	r3, #2
 8009886:	623b      	str	r3, [r7, #32]
 8009888:	6a3b      	ldr	r3, [r7, #32]
 800988a:	fa93 f3a3 	rbit	r3, r3
 800988e:	61fb      	str	r3, [r7, #28]
  return result;
 8009890:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009892:	fab3 f383 	clz	r3, r3
 8009896:	b2db      	uxtb	r3, r3
 8009898:	095b      	lsrs	r3, r3, #5
 800989a:	b2db      	uxtb	r3, r3
 800989c:	f043 0302 	orr.w	r3, r3, #2
 80098a0:	b2db      	uxtb	r3, r3
 80098a2:	2b02      	cmp	r3, #2
 80098a4:	d108      	bne.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80098a6:	4b01      	ldr	r3, [pc, #4]	; (80098ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80098a8:	6a1b      	ldr	r3, [r3, #32]
 80098aa:	e00d      	b.n	80098c8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80098ac:	40021000 	.word	0x40021000
 80098b0:	40007000 	.word	0x40007000
 80098b4:	10908100 	.word	0x10908100
 80098b8:	2302      	movs	r3, #2
 80098ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098bc:	69bb      	ldr	r3, [r7, #24]
 80098be:	fa93 f3a3 	rbit	r3, r3
 80098c2:	617b      	str	r3, [r7, #20]
 80098c4:	4b9a      	ldr	r3, [pc, #616]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80098c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c8:	2202      	movs	r2, #2
 80098ca:	613a      	str	r2, [r7, #16]
 80098cc:	693a      	ldr	r2, [r7, #16]
 80098ce:	fa92 f2a2 	rbit	r2, r2
 80098d2:	60fa      	str	r2, [r7, #12]
  return result;
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	fab2 f282 	clz	r2, r2
 80098da:	b2d2      	uxtb	r2, r2
 80098dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098e0:	b2d2      	uxtb	r2, r2
 80098e2:	f002 021f 	and.w	r2, r2, #31
 80098e6:	2101      	movs	r1, #1
 80098e8:	fa01 f202 	lsl.w	r2, r1, r2
 80098ec:	4013      	ands	r3, r2
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d0b7      	beq.n	8009862 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80098f2:	4b8f      	ldr	r3, [pc, #572]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80098f4:	6a1b      	ldr	r3, [r3, #32]
 80098f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	498c      	ldr	r1, [pc, #560]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009900:	4313      	orrs	r3, r2
 8009902:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8009904:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009908:	2b01      	cmp	r3, #1
 800990a:	d105      	bne.n	8009918 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800990c:	4b88      	ldr	r3, [pc, #544]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800990e:	69db      	ldr	r3, [r3, #28]
 8009910:	4a87      	ldr	r2, [pc, #540]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009912:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009916:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f003 0301 	and.w	r3, r3, #1
 8009920:	2b00      	cmp	r3, #0
 8009922:	d008      	beq.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009924:	4b82      	ldr	r3, [pc, #520]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009928:	f023 0203 	bic.w	r2, r3, #3
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	689b      	ldr	r3, [r3, #8]
 8009930:	497f      	ldr	r1, [pc, #508]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009932:	4313      	orrs	r3, r2
 8009934:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f003 0302 	and.w	r3, r3, #2
 800993e:	2b00      	cmp	r3, #0
 8009940:	d008      	beq.n	8009954 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009942:	4b7b      	ldr	r3, [pc, #492]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009946:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	68db      	ldr	r3, [r3, #12]
 800994e:	4978      	ldr	r1, [pc, #480]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009950:	4313      	orrs	r3, r2
 8009952:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f003 0304 	and.w	r3, r3, #4
 800995c:	2b00      	cmp	r3, #0
 800995e:	d008      	beq.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009960:	4b73      	ldr	r3, [pc, #460]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009964:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	691b      	ldr	r3, [r3, #16]
 800996c:	4970      	ldr	r1, [pc, #448]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800996e:	4313      	orrs	r3, r2
 8009970:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f003 0320 	and.w	r3, r3, #32
 800997a:	2b00      	cmp	r3, #0
 800997c:	d008      	beq.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800997e:	4b6c      	ldr	r3, [pc, #432]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009982:	f023 0210 	bic.w	r2, r3, #16
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	69db      	ldr	r3, [r3, #28]
 800998a:	4969      	ldr	r1, [pc, #420]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800998c:	4313      	orrs	r3, r2
 800998e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009998:	2b00      	cmp	r3, #0
 800999a:	d008      	beq.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800999c:	4b64      	ldr	r3, [pc, #400]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099a8:	4961      	ldr	r1, [pc, #388]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099aa:	4313      	orrs	r3, r2
 80099ac:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d008      	beq.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80099ba:	4b5d      	ldr	r3, [pc, #372]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099be:	f023 0220 	bic.w	r2, r3, #32
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6a1b      	ldr	r3, [r3, #32]
 80099c6:	495a      	ldr	r1, [pc, #360]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099c8:	4313      	orrs	r3, r2
 80099ca:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d008      	beq.n	80099ea <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80099d8:	4b55      	ldr	r3, [pc, #340]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099dc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099e4:	4952      	ldr	r1, [pc, #328]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099e6:	4313      	orrs	r3, r2
 80099e8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f003 0308 	and.w	r3, r3, #8
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d008      	beq.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80099f6:	4b4e      	ldr	r3, [pc, #312]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	695b      	ldr	r3, [r3, #20]
 8009a02:	494b      	ldr	r1, [pc, #300]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a04:	4313      	orrs	r3, r2
 8009a06:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f003 0310 	and.w	r3, r3, #16
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d008      	beq.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009a14:	4b46      	ldr	r3, [pc, #280]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a18:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	699b      	ldr	r3, [r3, #24]
 8009a20:	4943      	ldr	r1, [pc, #268]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a22:	4313      	orrs	r3, r2
 8009a24:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d008      	beq.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009a32:	4b3f      	ldr	r3, [pc, #252]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a34:	685b      	ldr	r3, [r3, #4]
 8009a36:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a3e:	493c      	ldr	r1, [pc, #240]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a40:	4313      	orrs	r3, r2
 8009a42:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d008      	beq.n	8009a62 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009a50:	4b37      	ldr	r3, [pc, #220]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a54:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a5c:	4934      	ldr	r1, [pc, #208]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d008      	beq.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8009a6e:	4b30      	ldr	r3, [pc, #192]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a72:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a7a:	492d      	ldr	r1, [pc, #180]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d008      	beq.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8009a8c:	4b28      	ldr	r3, [pc, #160]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a98:	4925      	ldr	r1, [pc, #148]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d008      	beq.n	8009abc <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8009aaa:	4b21      	ldr	r3, [pc, #132]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aae:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ab6:	491e      	ldr	r1, [pc, #120]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ab8:	4313      	orrs	r3, r2
 8009aba:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d008      	beq.n	8009ada <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8009ac8:	4b19      	ldr	r3, [pc, #100]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009acc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ad4:	4916      	ldr	r1, [pc, #88]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d008      	beq.n	8009af8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8009ae6:	4b12      	ldr	r3, [pc, #72]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aea:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009af2:	490f      	ldr	r1, [pc, #60]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009af4:	4313      	orrs	r3, r2
 8009af6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d008      	beq.n	8009b16 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8009b04:	4b0a      	ldr	r3, [pc, #40]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b08:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b10:	4907      	ldr	r1, [pc, #28]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b12:	4313      	orrs	r3, r2
 8009b14:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d00c      	beq.n	8009b3c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8009b22:	4b03      	ldr	r3, [pc, #12]	; (8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b26:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	e002      	b.n	8009b34 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8009b2e:	bf00      	nop
 8009b30:	40021000 	.word	0x40021000
 8009b34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b36:	4913      	ldr	r1, [pc, #76]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d008      	beq.n	8009b5a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8009b48:	4b0e      	ldr	r3, [pc, #56]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b4c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b54:	490b      	ldr	r1, [pc, #44]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009b56:	4313      	orrs	r3, r2
 8009b58:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d008      	beq.n	8009b78 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8009b66:	4b07      	ldr	r3, [pc, #28]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b6a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b72:	4904      	ldr	r1, [pc, #16]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009b74:	4313      	orrs	r3, r2
 8009b76:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8009b78:	2300      	movs	r3, #0
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3748      	adds	r7, #72	; 0x48
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}
 8009b82:	bf00      	nop
 8009b84:	40021000 	.word	0x40021000

08009b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8009b8c:	e7fe      	b.n	8009b8c <NMI_Handler+0x4>

08009b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009b8e:	b480      	push	{r7}
 8009b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009b92:	e7fe      	b.n	8009b92 <HardFault_Handler+0x4>

08009b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009b94:	b480      	push	{r7}
 8009b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009b98:	e7fe      	b.n	8009b98 <MemManage_Handler+0x4>

08009b9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009b9a:	b480      	push	{r7}
 8009b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009b9e:	e7fe      	b.n	8009b9e <BusFault_Handler+0x4>

08009ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009ba4:	e7fe      	b.n	8009ba4 <UsageFault_Handler+0x4>

08009ba6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009ba6:	b480      	push	{r7}
 8009ba8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009baa:	bf00      	nop
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bc80      	pop	{r7}
 8009bb0:	4770      	bx	lr

08009bb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009bb2:	b480      	push	{r7}
 8009bb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009bb6:	bf00      	nop
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bc80      	pop	{r7}
 8009bbc:	4770      	bx	lr
	...

08009bc0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8009bc4:	4802      	ldr	r0, [pc, #8]	; (8009bd0 <DMA1_Channel1_IRQHandler+0x10>)
 8009bc6:	f7fa f93d 	bl	8003e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009bca:	bf00      	nop
 8009bcc:	bd80      	pop	{r7, pc}
 8009bce:	bf00      	nop
 8009bd0:	20000224 	.word	0x20000224

08009bd4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8009bd8:	4802      	ldr	r0, [pc, #8]	; (8009be4 <DMA1_Channel6_IRQHandler+0x10>)
 8009bda:	f7fa f933 	bl	8003e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8009bde:	bf00      	nop
 8009be0:	bd80      	pop	{r7, pc}
 8009be2:	bf00      	nop
 8009be4:	200003bc 	.word	0x200003bc

08009be8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8009bec:	4802      	ldr	r0, [pc, #8]	; (8009bf8 <DMA1_Channel7_IRQHandler+0x10>)
 8009bee:	f7fa f929 	bl	8003e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8009bf2:	bf00      	nop
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	20000378 	.word	0x20000378

08009bfc <DMA2_Channel1_IRQHandler>:

void DMA2_Channel1_IRQHandler(void)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8009c00:	4802      	ldr	r0, [pc, #8]	; (8009c0c <DMA2_Channel1_IRQHandler+0x10>)
 8009c02:	f7fa f91f 	bl	8003e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009c06:	bf00      	nop
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	200002b8 	.word	0x200002b8

08009c10 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8009c14:	4802      	ldr	r0, [pc, #8]	; (8009c20 <TIM3_IRQHandler+0x10>)
 8009c16:	f7fa fe0d 	bl	8004834 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8009c1a:	bf00      	nop
 8009c1c:	bd80      	pop	{r7, pc}
 8009c1e:	bf00      	nop
 8009c20:	20000150 	.word	0x20000150

08009c24 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8009c28:	4802      	ldr	r0, [pc, #8]	; (8009c34 <I2C1_EV_IRQHandler+0x10>)
 8009c2a:	f7fc fad5 	bl	80061d8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8009c2e:	bf00      	nop
 8009c30:	bd80      	pop	{r7, pc}
 8009c32:	bf00      	nop
 8009c34:	200002fc 	.word	0x200002fc

08009c38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8009c3c:	4802      	ldr	r0, [pc, #8]	; (8009c48 <USART1_IRQHandler+0x10>)
 8009c3e:	f000 fb6f 	bl	800a320 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8009c42:	bf00      	nop
 8009c44:	bd80      	pop	{r7, pc}
 8009c46:	bf00      	nop
 8009c48:	2000048c 	.word	0x2000048c

08009c4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8009c50:	4802      	ldr	r0, [pc, #8]	; (8009c5c <USART2_IRQHandler+0x10>)
 8009c52:	f000 fb65 	bl	800a320 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8009c56:	bf00      	nop
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	20000510 	.word	0x20000510

08009c60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8009c64:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8009c68:	f7f9 ffb8 	bl	8003bdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8009c6c:	bf00      	nop
 8009c6e:	bd80      	pop	{r7, pc}

08009c70 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8009c74:	4802      	ldr	r0, [pc, #8]	; (8009c80 <SPI3_IRQHandler+0x10>)
 8009c76:	f000 f91d 	bl	8009eb4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8009c7a:	bf00      	nop
 8009c7c:	bd80      	pop	{r7, pc}
 8009c7e:	bf00      	nop
 8009c80:	20000400 	.word	0x20000400

08009c84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b086      	sub	sp, #24
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009c8c:	4a14      	ldr	r2, [pc, #80]	; (8009ce0 <_sbrk+0x5c>)
 8009c8e:	4b15      	ldr	r3, [pc, #84]	; (8009ce4 <_sbrk+0x60>)
 8009c90:	1ad3      	subs	r3, r2, r3
 8009c92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009c98:	4b13      	ldr	r3, [pc, #76]	; (8009ce8 <_sbrk+0x64>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d102      	bne.n	8009ca6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009ca0:	4b11      	ldr	r3, [pc, #68]	; (8009ce8 <_sbrk+0x64>)
 8009ca2:	4a12      	ldr	r2, [pc, #72]	; (8009cec <_sbrk+0x68>)
 8009ca4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009ca6:	4b10      	ldr	r3, [pc, #64]	; (8009ce8 <_sbrk+0x64>)
 8009ca8:	681a      	ldr	r2, [r3, #0]
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	4413      	add	r3, r2
 8009cae:	693a      	ldr	r2, [r7, #16]
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	d207      	bcs.n	8009cc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009cb4:	f002 fc38 	bl	800c528 <__errno>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	220c      	movs	r2, #12
 8009cbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8009cc2:	e009      	b.n	8009cd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009cc4:	4b08      	ldr	r3, [pc, #32]	; (8009ce8 <_sbrk+0x64>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009cca:	4b07      	ldr	r3, [pc, #28]	; (8009ce8 <_sbrk+0x64>)
 8009ccc:	681a      	ldr	r2, [r3, #0]
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	4413      	add	r3, r2
 8009cd2:	4a05      	ldr	r2, [pc, #20]	; (8009ce8 <_sbrk+0x64>)
 8009cd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3718      	adds	r7, #24
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}
 8009ce0:	20010000 	.word	0x20010000
 8009ce4:	00000400 	.word	0x00000400
 8009ce8:	200001cc 	.word	0x200001cc
 8009cec:	200017d8 	.word	0x200017d8

08009cf0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b084      	sub	sp, #16
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d101      	bne.n	8009d02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009cfe:	2301      	movs	r3, #1
 8009d00:	e0c1      	b.n	8009e86 <HAL_SPI_Init+0x196>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d108      	bne.n	8009d1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	685b      	ldr	r3, [r3, #4]
 8009d0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009d12:	d009      	beq.n	8009d28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2200      	movs	r2, #0
 8009d18:	61da      	str	r2, [r3, #28]
 8009d1a:	e005      	b.n	8009d28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2200      	movs	r2, #0
 8009d26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d12a      	bne.n	8009d90 <HAL_SPI_Init+0xa0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	4a52      	ldr	r2, [pc, #328]	; (8009e90 <HAL_SPI_Init+0x1a0>)
 8009d46:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	4a52      	ldr	r2, [pc, #328]	; (8009e94 <HAL_SPI_Init+0x1a4>)
 8009d4c:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	4a51      	ldr	r2, [pc, #324]	; (8009e98 <HAL_SPI_Init+0x1a8>)
 8009d52:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	4a51      	ldr	r2, [pc, #324]	; (8009e9c <HAL_SPI_Init+0x1ac>)
 8009d58:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	4a50      	ldr	r2, [pc, #320]	; (8009ea0 <HAL_SPI_Init+0x1b0>)
 8009d5e:	675a      	str	r2, [r3, #116]	; 0x74
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	4a50      	ldr	r2, [pc, #320]	; (8009ea4 <HAL_SPI_Init+0x1b4>)
 8009d64:	679a      	str	r2, [r3, #120]	; 0x78
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	4a4f      	ldr	r2, [pc, #316]	; (8009ea8 <HAL_SPI_Init+0x1b8>)
 8009d6a:	67da      	str	r2, [r3, #124]	; 0x7c
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	4a4f      	ldr	r2, [pc, #316]	; (8009eac <HAL_SPI_Init+0x1bc>)
 8009d70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    if (hspi->MspInitCallback == NULL)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d103      	bne.n	8009d86 <HAL_SPI_Init+0x96>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	4a4b      	ldr	r2, [pc, #300]	; (8009eb0 <HAL_SPI_Init+0x1c0>)
 8009d82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2202      	movs	r2, #2
 8009d94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	681a      	ldr	r2, [r3, #0]
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009da6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	68db      	ldr	r3, [r3, #12]
 8009dac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009db0:	d902      	bls.n	8009db8 <HAL_SPI_Init+0xc8>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009db2:	2300      	movs	r3, #0
 8009db4:	60fb      	str	r3, [r7, #12]
 8009db6:	e002      	b.n	8009dbe <HAL_SPI_Init+0xce>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009db8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009dbc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	68db      	ldr	r3, [r3, #12]
 8009dc2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009dc6:	d007      	beq.n	8009dd8 <HAL_SPI_Init+0xe8>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	68db      	ldr	r3, [r3, #12]
 8009dcc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009dd0:	d002      	beq.n	8009dd8 <HAL_SPI_Init+0xe8>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009de8:	431a      	orrs	r2, r3
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	691b      	ldr	r3, [r3, #16]
 8009dee:	f003 0302 	and.w	r3, r3, #2
 8009df2:	431a      	orrs	r2, r3
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	695b      	ldr	r3, [r3, #20]
 8009df8:	f003 0301 	and.w	r3, r3, #1
 8009dfc:	431a      	orrs	r2, r3
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	699b      	ldr	r3, [r3, #24]
 8009e02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009e06:	431a      	orrs	r2, r3
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	69db      	ldr	r3, [r3, #28]
 8009e0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e10:	431a      	orrs	r2, r3
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6a1b      	ldr	r3, [r3, #32]
 8009e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e1a:	ea42 0103 	orr.w	r1, r2, r3
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e22:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	430a      	orrs	r2, r1
 8009e2c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	699b      	ldr	r3, [r3, #24]
 8009e32:	0c1b      	lsrs	r3, r3, #16
 8009e34:	f003 0204 	and.w	r2, r3, #4
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e3c:	f003 0310 	and.w	r3, r3, #16
 8009e40:	431a      	orrs	r2, r3
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e46:	f003 0308 	and.w	r3, r3, #8
 8009e4a:	431a      	orrs	r2, r3
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	68db      	ldr	r3, [r3, #12]
 8009e50:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009e54:	ea42 0103 	orr.w	r1, r2, r3
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	430a      	orrs	r2, r1
 8009e64:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	69da      	ldr	r2, [r3, #28]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009e74:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009e84:	2300      	movs	r3, #0
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3710      	adds	r7, #16
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	0800a0a1 	.word	0x0800a0a1
 8009e94:	0800a0b3 	.word	0x0800a0b3
 8009e98:	0800a0c5 	.word	0x0800a0c5
 8009e9c:	0800a0d7 	.word	0x0800a0d7
 8009ea0:	0800a0e9 	.word	0x0800a0e9
 8009ea4:	0800a0fb 	.word	0x0800a0fb
 8009ea8:	0800a10d 	.word	0x0800a10d
 8009eac:	0800a11f 	.word	0x0800a11f
 8009eb0:	08007f29 	.word	0x08007f29

08009eb4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b088      	sub	sp, #32
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009ecc:	69bb      	ldr	r3, [r7, #24]
 8009ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d10e      	bne.n	8009ef4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009ed6:	69bb      	ldr	r3, [r7, #24]
 8009ed8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d009      	beq.n	8009ef4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009ee0:	69fb      	ldr	r3, [r7, #28]
 8009ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d004      	beq.n	8009ef4 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	4798      	blx	r3
    return;
 8009ef2:	e0cf      	b.n	800a094 <HAL_SPI_IRQHandler+0x1e0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009ef4:	69bb      	ldr	r3, [r7, #24]
 8009ef6:	f003 0302 	and.w	r3, r3, #2
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d009      	beq.n	8009f12 <HAL_SPI_IRQHandler+0x5e>
 8009efe:	69fb      	ldr	r3, [r7, #28]
 8009f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d004      	beq.n	8009f12 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	4798      	blx	r3
    return;
 8009f10:	e0c0      	b.n	800a094 <HAL_SPI_IRQHandler+0x1e0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009f12:	69bb      	ldr	r3, [r7, #24]
 8009f14:	f003 0320 	and.w	r3, r3, #32
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d10a      	bne.n	8009f32 <HAL_SPI_IRQHandler+0x7e>
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d105      	bne.n	8009f32 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009f26:	69bb      	ldr	r3, [r7, #24]
 8009f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	f000 80b1 	beq.w	800a094 <HAL_SPI_IRQHandler+0x1e0>
 8009f32:	69fb      	ldr	r3, [r7, #28]
 8009f34:	f003 0320 	and.w	r3, r3, #32
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	f000 80ab 	beq.w	800a094 <HAL_SPI_IRQHandler+0x1e0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009f3e:	69bb      	ldr	r3, [r7, #24]
 8009f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d023      	beq.n	8009f90 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009f4e:	b2db      	uxtb	r3, r3
 8009f50:	2b03      	cmp	r3, #3
 8009f52:	d011      	beq.n	8009f78 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f58:	f043 0204 	orr.w	r2, r3, #4
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f60:	2300      	movs	r3, #0
 8009f62:	617b      	str	r3, [r7, #20]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	68db      	ldr	r3, [r3, #12]
 8009f6a:	617b      	str	r3, [r7, #20]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	689b      	ldr	r3, [r3, #8]
 8009f72:	617b      	str	r3, [r7, #20]
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	e00b      	b.n	8009f90 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f78:	2300      	movs	r3, #0
 8009f7a:	613b      	str	r3, [r7, #16]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	68db      	ldr	r3, [r3, #12]
 8009f82:	613b      	str	r3, [r7, #16]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	689b      	ldr	r3, [r3, #8]
 8009f8a:	613b      	str	r3, [r7, #16]
 8009f8c:	693b      	ldr	r3, [r7, #16]
        return;
 8009f8e:	e081      	b.n	800a094 <HAL_SPI_IRQHandler+0x1e0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009f90:	69bb      	ldr	r3, [r7, #24]
 8009f92:	f003 0320 	and.w	r3, r3, #32
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d014      	beq.n	8009fc4 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f9e:	f043 0201 	orr.w	r2, r3, #1
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	60fb      	str	r3, [r7, #12]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	689b      	ldr	r3, [r3, #8]
 8009fb0:	60fb      	str	r3, [r7, #12]
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	681a      	ldr	r2, [r3, #0]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009fc0:	601a      	str	r2, [r3, #0]
 8009fc2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009fc4:	69bb      	ldr	r3, [r7, #24]
 8009fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00c      	beq.n	8009fe8 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009fd2:	f043 0208 	orr.w	r2, r3, #8
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009fda:	2300      	movs	r3, #0
 8009fdc:	60bb      	str	r3, [r7, #8]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	689b      	ldr	r3, [r3, #8]
 8009fe4:	60bb      	str	r3, [r7, #8]
 8009fe6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d050      	beq.n	800a092 <HAL_SPI_IRQHandler+0x1de>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	685a      	ldr	r2, [r3, #4]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009ffe:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2201      	movs	r2, #1
 800a004:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a008:	69fb      	ldr	r3, [r7, #28]
 800a00a:	f003 0302 	and.w	r3, r3, #2
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d104      	bne.n	800a01c <HAL_SPI_IRQHandler+0x168>
 800a012:	69fb      	ldr	r3, [r7, #28]
 800a014:	f003 0301 	and.w	r3, r3, #1
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d034      	beq.n	800a086 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	685a      	ldr	r2, [r3, #4]
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f022 0203 	bic.w	r2, r2, #3
 800a02a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a030:	2b00      	cmp	r3, #0
 800a032:	d011      	beq.n	800a058 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a038:	4a18      	ldr	r2, [pc, #96]	; (800a09c <HAL_SPI_IRQHandler+0x1e8>)
 800a03a:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a040:	4618      	mov	r0, r3
 800a042:	f7f9 fec1 	bl	8003dc8 <HAL_DMA_Abort_IT>
 800a046:	4603      	mov	r3, r0
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d005      	beq.n	800a058 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a050:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d017      	beq.n	800a090 <HAL_SPI_IRQHandler+0x1dc>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a064:	4a0d      	ldr	r2, [pc, #52]	; (800a09c <HAL_SPI_IRQHandler+0x1e8>)
 800a066:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a06c:	4618      	mov	r0, r3
 800a06e:	f7f9 feab 	bl	8003dc8 <HAL_DMA_Abort_IT>
 800a072:	4603      	mov	r3, r0
 800a074:	2b00      	cmp	r3, #0
 800a076:	d00b      	beq.n	800a090 <HAL_SPI_IRQHandler+0x1dc>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a07c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800a084:	e004      	b.n	800a090 <HAL_SPI_IRQHandler+0x1dc>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a08e:	e000      	b.n	800a092 <HAL_SPI_IRQHandler+0x1de>
        if (hspi->hdmatx != NULL)
 800a090:	bf00      	nop
    return;
 800a092:	bf00      	nop
  }
}
 800a094:	3720      	adds	r7, #32
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	0800a131 	.word	0x0800a131

0800a0a0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b083      	sub	sp, #12
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800a0a8:	bf00      	nop
 800a0aa:	370c      	adds	r7, #12
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bc80      	pop	{r7}
 800a0b0:	4770      	bx	lr

0800a0b2 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a0b2:	b480      	push	{r7}
 800a0b4:	b083      	sub	sp, #12
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800a0ba:	bf00      	nop
 800a0bc:	370c      	adds	r7, #12
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bc80      	pop	{r7}
 800a0c2:	4770      	bx	lr

0800a0c4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b083      	sub	sp, #12
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800a0cc:	bf00      	nop
 800a0ce:	370c      	adds	r7, #12
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bc80      	pop	{r7}
 800a0d4:	4770      	bx	lr

0800a0d6 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a0d6:	b480      	push	{r7}
 800a0d8:	b083      	sub	sp, #12
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800a0de:	bf00      	nop
 800a0e0:	370c      	adds	r7, #12
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bc80      	pop	{r7}
 800a0e6:	4770      	bx	lr

0800a0e8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b083      	sub	sp, #12
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800a0f0:	bf00      	nop
 800a0f2:	370c      	adds	r7, #12
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bc80      	pop	{r7}
 800a0f8:	4770      	bx	lr

0800a0fa <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a0fa:	b480      	push	{r7}
 800a0fc:	b083      	sub	sp, #12
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800a102:	bf00      	nop
 800a104:	370c      	adds	r7, #12
 800a106:	46bd      	mov	sp, r7
 800a108:	bc80      	pop	{r7}
 800a10a:	4770      	bx	lr

0800a10c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a114:	bf00      	nop
 800a116:	370c      	adds	r7, #12
 800a118:	46bd      	mov	sp, r7
 800a11a:	bc80      	pop	{r7}
 800a11c:	4770      	bx	lr

0800a11e <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a11e:	b480      	push	{r7}
 800a120:	b083      	sub	sp, #12
 800a122:	af00      	add	r7, sp, #0
 800a124:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 800a126:	bf00      	nop
 800a128:	370c      	adds	r7, #12
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bc80      	pop	{r7}
 800a12e:	4770      	bx	lr

0800a130 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b084      	sub	sp, #16
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a13c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	2200      	movs	r2, #0
 800a142:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2200      	movs	r2, #0
 800a14a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a150:	68f8      	ldr	r0, [r7, #12]
 800a152:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a154:	bf00      	nop
 800a156:	3710      	adds	r7, #16
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}

0800a15c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b082      	sub	sp, #8
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d101      	bne.n	800a16e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	e040      	b.n	800a1f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a172:	2b00      	cmp	r3, #0
 800a174:	d106      	bne.n	800a184 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2200      	movs	r2, #0
 800a17a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f7fd ffd2 	bl	8008128 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2224      	movs	r2, #36	; 0x24
 800a188:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	681a      	ldr	r2, [r3, #0]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f022 0201 	bic.w	r2, r2, #1
 800a198:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f000 fbbc 	bl	800a918 <UART_SetConfig>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	2b01      	cmp	r3, #1
 800a1a4:	d101      	bne.n	800a1aa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	e022      	b.n	800a1f0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d002      	beq.n	800a1b8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f000 fd86 	bl	800acc4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	685a      	ldr	r2, [r3, #4]
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a1c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	689a      	ldr	r2, [r3, #8]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a1d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	681a      	ldr	r2, [r3, #0]
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f042 0201 	orr.w	r2, r2, #1
 800a1e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 fe0c 	bl	800ae06 <UART_CheckIdleState>
 800a1ee:	4603      	mov	r3, r0
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3708      	adds	r7, #8
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}

0800a1f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b08a      	sub	sp, #40	; 0x28
 800a1fc:	af02      	add	r7, sp, #8
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	603b      	str	r3, [r7, #0]
 800a204:	4613      	mov	r3, r2
 800a206:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a20c:	2b20      	cmp	r3, #32
 800a20e:	f040 8082 	bne.w	800a316 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d002      	beq.n	800a21e <HAL_UART_Transmit+0x26>
 800a218:	88fb      	ldrh	r3, [r7, #6]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d101      	bne.n	800a222 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a21e:	2301      	movs	r3, #1
 800a220:	e07a      	b.n	800a318 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800a228:	2b01      	cmp	r3, #1
 800a22a:	d101      	bne.n	800a230 <HAL_UART_Transmit+0x38>
 800a22c:	2302      	movs	r3, #2
 800a22e:	e073      	b.n	800a318 <HAL_UART_Transmit+0x120>
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	2201      	movs	r2, #1
 800a234:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	2200      	movs	r2, #0
 800a23c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	2221      	movs	r2, #33	; 0x21
 800a244:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a246:	f7fd fbbf 	bl	80079c8 <HAL_GetTick>
 800a24a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	88fa      	ldrh	r2, [r7, #6]
 800a250:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	88fa      	ldrh	r2, [r7, #6]
 800a258:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	689b      	ldr	r3, [r3, #8]
 800a260:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a264:	d108      	bne.n	800a278 <HAL_UART_Transmit+0x80>
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	691b      	ldr	r3, [r3, #16]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d104      	bne.n	800a278 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800a26e:	2300      	movs	r3, #0
 800a270:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	61bb      	str	r3, [r7, #24]
 800a276:	e003      	b.n	800a280 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a27c:	2300      	movs	r3, #0
 800a27e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	2200      	movs	r2, #0
 800a284:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800a288:	e02d      	b.n	800a2e6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	9300      	str	r3, [sp, #0]
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	2200      	movs	r2, #0
 800a292:	2180      	movs	r1, #128	; 0x80
 800a294:	68f8      	ldr	r0, [r7, #12]
 800a296:	f000 fdff 	bl	800ae98 <UART_WaitOnFlagUntilTimeout>
 800a29a:	4603      	mov	r3, r0
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d001      	beq.n	800a2a4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800a2a0:	2303      	movs	r3, #3
 800a2a2:	e039      	b.n	800a318 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800a2a4:	69fb      	ldr	r3, [r7, #28]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d10b      	bne.n	800a2c2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a2aa:	69bb      	ldr	r3, [r7, #24]
 800a2ac:	881a      	ldrh	r2, [r3, #0]
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a2b6:	b292      	uxth	r2, r2
 800a2b8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a2ba:	69bb      	ldr	r3, [r7, #24]
 800a2bc:	3302      	adds	r3, #2
 800a2be:	61bb      	str	r3, [r7, #24]
 800a2c0:	e008      	b.n	800a2d4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a2c2:	69fb      	ldr	r3, [r7, #28]
 800a2c4:	781a      	ldrb	r2, [r3, #0]
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	b292      	uxth	r2, r2
 800a2cc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a2ce:	69fb      	ldr	r3, [r7, #28]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a2da:	b29b      	uxth	r3, r3
 800a2dc:	3b01      	subs	r3, #1
 800a2de:	b29a      	uxth	r2, r3
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d1cb      	bne.n	800a28a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	9300      	str	r3, [sp, #0]
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	2140      	movs	r1, #64	; 0x40
 800a2fc:	68f8      	ldr	r0, [r7, #12]
 800a2fe:	f000 fdcb 	bl	800ae98 <UART_WaitOnFlagUntilTimeout>
 800a302:	4603      	mov	r3, r0
 800a304:	2b00      	cmp	r3, #0
 800a306:	d001      	beq.n	800a30c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800a308:	2303      	movs	r3, #3
 800a30a:	e005      	b.n	800a318 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	2220      	movs	r2, #32
 800a310:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800a312:	2300      	movs	r3, #0
 800a314:	e000      	b.n	800a318 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800a316:	2302      	movs	r3, #2
  }
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3720      	adds	r7, #32
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}

0800a320 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b0ba      	sub	sp, #232	; 0xe8
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	69db      	ldr	r3, [r3, #28]
 800a32e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	689b      	ldr	r3, [r3, #8]
 800a342:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a346:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800a34a:	f640 030f 	movw	r3, #2063	; 0x80f
 800a34e:	4013      	ands	r3, r2
 800a350:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800a354:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d115      	bne.n	800a388 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a35c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a360:	f003 0320 	and.w	r3, r3, #32
 800a364:	2b00      	cmp	r3, #0
 800a366:	d00f      	beq.n	800a388 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a36c:	f003 0320 	and.w	r3, r3, #32
 800a370:	2b00      	cmp	r3, #0
 800a372:	d009      	beq.n	800a388 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a378:	2b00      	cmp	r3, #0
 800a37a:	f000 82a3 	beq.w	800a8c4 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	4798      	blx	r3
      }
      return;
 800a386:	e29d      	b.n	800a8c4 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a388:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	f000 8117 	beq.w	800a5c0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a392:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a396:	f003 0301 	and.w	r3, r3, #1
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d106      	bne.n	800a3ac <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a39e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a3a2:	4b85      	ldr	r3, [pc, #532]	; (800a5b8 <HAL_UART_IRQHandler+0x298>)
 800a3a4:	4013      	ands	r3, r2
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	f000 810a 	beq.w	800a5c0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a3ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3b0:	f003 0301 	and.w	r3, r3, #1
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d011      	beq.n	800a3dc <HAL_UART_IRQHandler+0xbc>
 800a3b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d00b      	beq.n	800a3dc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	2201      	movs	r2, #1
 800a3ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a3d2:	f043 0201 	orr.w	r2, r3, #1
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3e0:	f003 0302 	and.w	r3, r3, #2
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d011      	beq.n	800a40c <HAL_UART_IRQHandler+0xec>
 800a3e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a3ec:	f003 0301 	and.w	r3, r3, #1
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d00b      	beq.n	800a40c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	2202      	movs	r2, #2
 800a3fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a402:	f043 0204 	orr.w	r2, r3, #4
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a40c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a410:	f003 0304 	and.w	r3, r3, #4
 800a414:	2b00      	cmp	r3, #0
 800a416:	d011      	beq.n	800a43c <HAL_UART_IRQHandler+0x11c>
 800a418:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a41c:	f003 0301 	and.w	r3, r3, #1
 800a420:	2b00      	cmp	r3, #0
 800a422:	d00b      	beq.n	800a43c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	2204      	movs	r2, #4
 800a42a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a432:	f043 0202 	orr.w	r2, r3, #2
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a43c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a440:	f003 0308 	and.w	r3, r3, #8
 800a444:	2b00      	cmp	r3, #0
 800a446:	d017      	beq.n	800a478 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a44c:	f003 0320 	and.w	r3, r3, #32
 800a450:	2b00      	cmp	r3, #0
 800a452:	d105      	bne.n	800a460 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a454:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a458:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d00b      	beq.n	800a478 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	2208      	movs	r2, #8
 800a466:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a46e:	f043 0208 	orr.w	r2, r3, #8
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a47c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a480:	2b00      	cmp	r3, #0
 800a482:	d012      	beq.n	800a4aa <HAL_UART_IRQHandler+0x18a>
 800a484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a488:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d00c      	beq.n	800a4aa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a498:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a4a0:	f043 0220 	orr.w	r2, r3, #32
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	f000 8209 	beq.w	800a8c8 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a4b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4ba:	f003 0320 	and.w	r3, r3, #32
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d00d      	beq.n	800a4de <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a4c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4c6:	f003 0320 	and.w	r3, r3, #32
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d007      	beq.n	800a4de <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d003      	beq.n	800a4de <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a4e4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4f2:	2b40      	cmp	r3, #64	; 0x40
 800a4f4:	d005      	beq.n	800a502 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a4f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a4fa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d04f      	beq.n	800a5a2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a502:	6878      	ldr	r0, [r7, #4]
 800a504:	f000 fd8c 	bl	800b020 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a512:	2b40      	cmp	r3, #64	; 0x40
 800a514:	d141      	bne.n	800a59a <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	3308      	adds	r3, #8
 800a51c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a520:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a524:	e853 3f00 	ldrex	r3, [r3]
 800a528:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a52c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a530:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a534:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	3308      	adds	r3, #8
 800a53e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a542:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a546:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a54a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a54e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a552:	e841 2300 	strex	r3, r2, [r1]
 800a556:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a55a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d1d9      	bne.n	800a516 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a566:	2b00      	cmp	r3, #0
 800a568:	d013      	beq.n	800a592 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a56e:	4a13      	ldr	r2, [pc, #76]	; (800a5bc <HAL_UART_IRQHandler+0x29c>)
 800a570:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a576:	4618      	mov	r0, r3
 800a578:	f7f9 fc26 	bl	8003dc8 <HAL_DMA_Abort_IT>
 800a57c:	4603      	mov	r3, r0
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d017      	beq.n	800a5b2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a588:	687a      	ldr	r2, [r7, #4]
 800a58a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800a58c:	4610      	mov	r0, r2
 800a58e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a590:	e00f      	b.n	800a5b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f000 f9ab 	bl	800a8ee <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a598:	e00b      	b.n	800a5b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f000 f9a7 	bl	800a8ee <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5a0:	e007      	b.n	800a5b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f000 f9a3 	bl	800a8ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800a5b0:	e18a      	b.n	800a8c8 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5b2:	bf00      	nop
    return;
 800a5b4:	e188      	b.n	800a8c8 <HAL_UART_IRQHandler+0x5a8>
 800a5b6:	bf00      	nop
 800a5b8:	04000120 	.word	0x04000120
 800a5bc:	0800b0e5 	.word	0x0800b0e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	f040 8143 	bne.w	800a850 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a5ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5ce:	f003 0310 	and.w	r3, r3, #16
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	f000 813c 	beq.w	800a850 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a5d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5dc:	f003 0310 	and.w	r3, r3, #16
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	f000 8135 	beq.w	800a850 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	2210      	movs	r2, #16
 800a5ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	689b      	ldr	r3, [r3, #8]
 800a5f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5f8:	2b40      	cmp	r3, #64	; 0x40
 800a5fa:	f040 80b1 	bne.w	800a760 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	685b      	ldr	r3, [r3, #4]
 800a606:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a60a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a60e:	2b00      	cmp	r3, #0
 800a610:	f000 815c 	beq.w	800a8cc <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a61a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a61e:	429a      	cmp	r2, r3
 800a620:	f080 8154 	bcs.w	800a8cc <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a62a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a632:	699b      	ldr	r3, [r3, #24]
 800a634:	2b20      	cmp	r3, #32
 800a636:	f000 8085 	beq.w	800a744 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a642:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a646:	e853 3f00 	ldrex	r3, [r3]
 800a64a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a64e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a652:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a656:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	461a      	mov	r2, r3
 800a660:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a664:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a668:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a66c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a670:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a674:	e841 2300 	strex	r3, r2, [r1]
 800a678:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a67c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a680:	2b00      	cmp	r3, #0
 800a682:	d1da      	bne.n	800a63a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	3308      	adds	r3, #8
 800a68a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a68c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a68e:	e853 3f00 	ldrex	r3, [r3]
 800a692:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a694:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a696:	f023 0301 	bic.w	r3, r3, #1
 800a69a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	3308      	adds	r3, #8
 800a6a4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a6a8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a6ac:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ae:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a6b0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a6b4:	e841 2300 	strex	r3, r2, [r1]
 800a6b8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a6ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d1e1      	bne.n	800a684 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	3308      	adds	r3, #8
 800a6c6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a6ca:	e853 3f00 	ldrex	r3, [r3]
 800a6ce:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a6d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a6d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	3308      	adds	r3, #8
 800a6e0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a6e4:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a6e6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6e8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a6ea:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a6ec:	e841 2300 	strex	r3, r2, [r1]
 800a6f0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a6f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d1e3      	bne.n	800a6c0 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2220      	movs	r2, #32
 800a6fc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2200      	movs	r2, #0
 800a702:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a70a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a70c:	e853 3f00 	ldrex	r3, [r3]
 800a710:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a712:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a714:	f023 0310 	bic.w	r3, r3, #16
 800a718:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	461a      	mov	r2, r3
 800a722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a726:	65bb      	str	r3, [r7, #88]	; 0x58
 800a728:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a72a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a72c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a72e:	e841 2300 	strex	r3, r2, [r1]
 800a732:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a734:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a736:	2b00      	cmp	r3, #0
 800a738:	d1e4      	bne.n	800a704 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a73e:	4618      	mov	r0, r3
 800a740:	f7f9 fb0a 	bl	8003d58 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a750:	b29b      	uxth	r3, r3
 800a752:	1ad3      	subs	r3, r2, r3
 800a754:	b29b      	uxth	r3, r3
 800a756:	4619      	mov	r1, r3
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f000 f8d1 	bl	800a900 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a75e:	e0b5      	b.n	800a8cc <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a76c:	b29b      	uxth	r3, r3
 800a76e:	1ad3      	subs	r3, r2, r3
 800a770:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	f000 80a7 	beq.w	800a8d0 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 800a782:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a786:	2b00      	cmp	r3, #0
 800a788:	f000 80a2 	beq.w	800a8d0 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a794:	e853 3f00 	ldrex	r3, [r3]
 800a798:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a79a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a79c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a7a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	461a      	mov	r2, r3
 800a7aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a7ae:	647b      	str	r3, [r7, #68]	; 0x44
 800a7b0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a7b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a7b6:	e841 2300 	strex	r3, r2, [r1]
 800a7ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a7bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d1e4      	bne.n	800a78c <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	3308      	adds	r3, #8
 800a7c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7cc:	e853 3f00 	ldrex	r3, [r3]
 800a7d0:	623b      	str	r3, [r7, #32]
   return(result);
 800a7d2:	6a3b      	ldr	r3, [r7, #32]
 800a7d4:	f023 0301 	bic.w	r3, r3, #1
 800a7d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	3308      	adds	r3, #8
 800a7e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a7e6:	633a      	str	r2, [r7, #48]	; 0x30
 800a7e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a7ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7ee:	e841 2300 	strex	r3, r2, [r1]
 800a7f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a7f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d1e3      	bne.n	800a7c2 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2220      	movs	r2, #32
 800a7fe:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2200      	movs	r2, #0
 800a80a:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	e853 3f00 	ldrex	r3, [r3]
 800a818:	60fb      	str	r3, [r7, #12]
   return(result);
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f023 0310 	bic.w	r3, r3, #16
 800a820:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	461a      	mov	r2, r3
 800a82a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a82e:	61fb      	str	r3, [r7, #28]
 800a830:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a832:	69b9      	ldr	r1, [r7, #24]
 800a834:	69fa      	ldr	r2, [r7, #28]
 800a836:	e841 2300 	strex	r3, r2, [r1]
 800a83a:	617b      	str	r3, [r7, #20]
   return(result);
 800a83c:	697b      	ldr	r3, [r7, #20]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d1e4      	bne.n	800a80c <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a842:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a846:	4619      	mov	r1, r3
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 f859 	bl	800a900 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a84e:	e03f      	b.n	800a8d0 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a854:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d00e      	beq.n	800a87a <HAL_UART_IRQHandler+0x55a>
 800a85c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a860:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a864:	2b00      	cmp	r3, #0
 800a866:	d008      	beq.n	800a87a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a870:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f000 fc76 	bl	800b164 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a878:	e02d      	b.n	800a8d6 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a87a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a87e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a882:	2b00      	cmp	r3, #0
 800a884:	d00e      	beq.n	800a8a4 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a886:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a88a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d008      	beq.n	800a8a4 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a896:	2b00      	cmp	r3, #0
 800a898:	d01c      	beq.n	800a8d4 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	4798      	blx	r3
    }
    return;
 800a8a2:	e017      	b.n	800a8d4 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a8a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a8a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d012      	beq.n	800a8d6 <HAL_UART_IRQHandler+0x5b6>
 800a8b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d00c      	beq.n	800a8d6 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 fc27 	bl	800b110 <UART_EndTransmit_IT>
    return;
 800a8c2:	e008      	b.n	800a8d6 <HAL_UART_IRQHandler+0x5b6>
      return;
 800a8c4:	bf00      	nop
 800a8c6:	e006      	b.n	800a8d6 <HAL_UART_IRQHandler+0x5b6>
    return;
 800a8c8:	bf00      	nop
 800a8ca:	e004      	b.n	800a8d6 <HAL_UART_IRQHandler+0x5b6>
      return;
 800a8cc:	bf00      	nop
 800a8ce:	e002      	b.n	800a8d6 <HAL_UART_IRQHandler+0x5b6>
      return;
 800a8d0:	bf00      	nop
 800a8d2:	e000      	b.n	800a8d6 <HAL_UART_IRQHandler+0x5b6>
    return;
 800a8d4:	bf00      	nop
  }

}
 800a8d6:	37e8      	adds	r7, #232	; 0xe8
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b083      	sub	sp, #12
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a8e4:	bf00      	nop
 800a8e6:	370c      	adds	r7, #12
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bc80      	pop	{r7}
 800a8ec:	4770      	bx	lr

0800a8ee <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a8ee:	b480      	push	{r7}
 800a8f0:	b083      	sub	sp, #12
 800a8f2:	af00      	add	r7, sp, #0
 800a8f4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a8f6:	bf00      	nop
 800a8f8:	370c      	adds	r7, #12
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bc80      	pop	{r7}
 800a8fe:	4770      	bx	lr

0800a900 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a900:	b480      	push	{r7}
 800a902:	b083      	sub	sp, #12
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
 800a908:	460b      	mov	r3, r1
 800a90a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a90c:	bf00      	nop
 800a90e:	370c      	adds	r7, #12
 800a910:	46bd      	mov	sp, r7
 800a912:	bc80      	pop	{r7}
 800a914:	4770      	bx	lr
	...

0800a918 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b088      	sub	sp, #32
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a920:	2300      	movs	r3, #0
 800a922:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	689a      	ldr	r2, [r3, #8]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	691b      	ldr	r3, [r3, #16]
 800a92c:	431a      	orrs	r2, r3
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	695b      	ldr	r3, [r3, #20]
 800a932:	431a      	orrs	r2, r3
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	69db      	ldr	r3, [r3, #28]
 800a938:	4313      	orrs	r3, r2
 800a93a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	681a      	ldr	r2, [r3, #0]
 800a942:	4b92      	ldr	r3, [pc, #584]	; (800ab8c <UART_SetConfig+0x274>)
 800a944:	4013      	ands	r3, r2
 800a946:	687a      	ldr	r2, [r7, #4]
 800a948:	6812      	ldr	r2, [r2, #0]
 800a94a:	6979      	ldr	r1, [r7, #20]
 800a94c:	430b      	orrs	r3, r1
 800a94e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	685b      	ldr	r3, [r3, #4]
 800a956:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	68da      	ldr	r2, [r3, #12]
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	430a      	orrs	r2, r1
 800a964:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	699b      	ldr	r3, [r3, #24]
 800a96a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	6a1b      	ldr	r3, [r3, #32]
 800a970:	697a      	ldr	r2, [r7, #20]
 800a972:	4313      	orrs	r3, r2
 800a974:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	689b      	ldr	r3, [r3, #8]
 800a97c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	697a      	ldr	r2, [r7, #20]
 800a986:	430a      	orrs	r2, r1
 800a988:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	4a80      	ldr	r2, [pc, #512]	; (800ab90 <UART_SetConfig+0x278>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d120      	bne.n	800a9d6 <UART_SetConfig+0xbe>
 800a994:	4b7f      	ldr	r3, [pc, #508]	; (800ab94 <UART_SetConfig+0x27c>)
 800a996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a998:	f003 0303 	and.w	r3, r3, #3
 800a99c:	2b03      	cmp	r3, #3
 800a99e:	d817      	bhi.n	800a9d0 <UART_SetConfig+0xb8>
 800a9a0:	a201      	add	r2, pc, #4	; (adr r2, 800a9a8 <UART_SetConfig+0x90>)
 800a9a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9a6:	bf00      	nop
 800a9a8:	0800a9b9 	.word	0x0800a9b9
 800a9ac:	0800a9c5 	.word	0x0800a9c5
 800a9b0:	0800a9cb 	.word	0x0800a9cb
 800a9b4:	0800a9bf 	.word	0x0800a9bf
 800a9b8:	2301      	movs	r3, #1
 800a9ba:	77fb      	strb	r3, [r7, #31]
 800a9bc:	e0b5      	b.n	800ab2a <UART_SetConfig+0x212>
 800a9be:	2302      	movs	r3, #2
 800a9c0:	77fb      	strb	r3, [r7, #31]
 800a9c2:	e0b2      	b.n	800ab2a <UART_SetConfig+0x212>
 800a9c4:	2304      	movs	r3, #4
 800a9c6:	77fb      	strb	r3, [r7, #31]
 800a9c8:	e0af      	b.n	800ab2a <UART_SetConfig+0x212>
 800a9ca:	2308      	movs	r3, #8
 800a9cc:	77fb      	strb	r3, [r7, #31]
 800a9ce:	e0ac      	b.n	800ab2a <UART_SetConfig+0x212>
 800a9d0:	2310      	movs	r3, #16
 800a9d2:	77fb      	strb	r3, [r7, #31]
 800a9d4:	e0a9      	b.n	800ab2a <UART_SetConfig+0x212>
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4a6f      	ldr	r2, [pc, #444]	; (800ab98 <UART_SetConfig+0x280>)
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d124      	bne.n	800aa2a <UART_SetConfig+0x112>
 800a9e0:	4b6c      	ldr	r3, [pc, #432]	; (800ab94 <UART_SetConfig+0x27c>)
 800a9e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a9e8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a9ec:	d011      	beq.n	800aa12 <UART_SetConfig+0xfa>
 800a9ee:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a9f2:	d817      	bhi.n	800aa24 <UART_SetConfig+0x10c>
 800a9f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a9f8:	d011      	beq.n	800aa1e <UART_SetConfig+0x106>
 800a9fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a9fe:	d811      	bhi.n	800aa24 <UART_SetConfig+0x10c>
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d003      	beq.n	800aa0c <UART_SetConfig+0xf4>
 800aa04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa08:	d006      	beq.n	800aa18 <UART_SetConfig+0x100>
 800aa0a:	e00b      	b.n	800aa24 <UART_SetConfig+0x10c>
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	77fb      	strb	r3, [r7, #31]
 800aa10:	e08b      	b.n	800ab2a <UART_SetConfig+0x212>
 800aa12:	2302      	movs	r3, #2
 800aa14:	77fb      	strb	r3, [r7, #31]
 800aa16:	e088      	b.n	800ab2a <UART_SetConfig+0x212>
 800aa18:	2304      	movs	r3, #4
 800aa1a:	77fb      	strb	r3, [r7, #31]
 800aa1c:	e085      	b.n	800ab2a <UART_SetConfig+0x212>
 800aa1e:	2308      	movs	r3, #8
 800aa20:	77fb      	strb	r3, [r7, #31]
 800aa22:	e082      	b.n	800ab2a <UART_SetConfig+0x212>
 800aa24:	2310      	movs	r3, #16
 800aa26:	77fb      	strb	r3, [r7, #31]
 800aa28:	e07f      	b.n	800ab2a <UART_SetConfig+0x212>
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	4a5b      	ldr	r2, [pc, #364]	; (800ab9c <UART_SetConfig+0x284>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d124      	bne.n	800aa7e <UART_SetConfig+0x166>
 800aa34:	4b57      	ldr	r3, [pc, #348]	; (800ab94 <UART_SetConfig+0x27c>)
 800aa36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa38:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800aa3c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800aa40:	d011      	beq.n	800aa66 <UART_SetConfig+0x14e>
 800aa42:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800aa46:	d817      	bhi.n	800aa78 <UART_SetConfig+0x160>
 800aa48:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800aa4c:	d011      	beq.n	800aa72 <UART_SetConfig+0x15a>
 800aa4e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800aa52:	d811      	bhi.n	800aa78 <UART_SetConfig+0x160>
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d003      	beq.n	800aa60 <UART_SetConfig+0x148>
 800aa58:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800aa5c:	d006      	beq.n	800aa6c <UART_SetConfig+0x154>
 800aa5e:	e00b      	b.n	800aa78 <UART_SetConfig+0x160>
 800aa60:	2300      	movs	r3, #0
 800aa62:	77fb      	strb	r3, [r7, #31]
 800aa64:	e061      	b.n	800ab2a <UART_SetConfig+0x212>
 800aa66:	2302      	movs	r3, #2
 800aa68:	77fb      	strb	r3, [r7, #31]
 800aa6a:	e05e      	b.n	800ab2a <UART_SetConfig+0x212>
 800aa6c:	2304      	movs	r3, #4
 800aa6e:	77fb      	strb	r3, [r7, #31]
 800aa70:	e05b      	b.n	800ab2a <UART_SetConfig+0x212>
 800aa72:	2308      	movs	r3, #8
 800aa74:	77fb      	strb	r3, [r7, #31]
 800aa76:	e058      	b.n	800ab2a <UART_SetConfig+0x212>
 800aa78:	2310      	movs	r3, #16
 800aa7a:	77fb      	strb	r3, [r7, #31]
 800aa7c:	e055      	b.n	800ab2a <UART_SetConfig+0x212>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	4a47      	ldr	r2, [pc, #284]	; (800aba0 <UART_SetConfig+0x288>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d124      	bne.n	800aad2 <UART_SetConfig+0x1ba>
 800aa88:	4b42      	ldr	r3, [pc, #264]	; (800ab94 <UART_SetConfig+0x27c>)
 800aa8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa8c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800aa90:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800aa94:	d011      	beq.n	800aaba <UART_SetConfig+0x1a2>
 800aa96:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800aa9a:	d817      	bhi.n	800aacc <UART_SetConfig+0x1b4>
 800aa9c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aaa0:	d011      	beq.n	800aac6 <UART_SetConfig+0x1ae>
 800aaa2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aaa6:	d811      	bhi.n	800aacc <UART_SetConfig+0x1b4>
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d003      	beq.n	800aab4 <UART_SetConfig+0x19c>
 800aaac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aab0:	d006      	beq.n	800aac0 <UART_SetConfig+0x1a8>
 800aab2:	e00b      	b.n	800aacc <UART_SetConfig+0x1b4>
 800aab4:	2300      	movs	r3, #0
 800aab6:	77fb      	strb	r3, [r7, #31]
 800aab8:	e037      	b.n	800ab2a <UART_SetConfig+0x212>
 800aaba:	2302      	movs	r3, #2
 800aabc:	77fb      	strb	r3, [r7, #31]
 800aabe:	e034      	b.n	800ab2a <UART_SetConfig+0x212>
 800aac0:	2304      	movs	r3, #4
 800aac2:	77fb      	strb	r3, [r7, #31]
 800aac4:	e031      	b.n	800ab2a <UART_SetConfig+0x212>
 800aac6:	2308      	movs	r3, #8
 800aac8:	77fb      	strb	r3, [r7, #31]
 800aaca:	e02e      	b.n	800ab2a <UART_SetConfig+0x212>
 800aacc:	2310      	movs	r3, #16
 800aace:	77fb      	strb	r3, [r7, #31]
 800aad0:	e02b      	b.n	800ab2a <UART_SetConfig+0x212>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	4a33      	ldr	r2, [pc, #204]	; (800aba4 <UART_SetConfig+0x28c>)
 800aad8:	4293      	cmp	r3, r2
 800aada:	d124      	bne.n	800ab26 <UART_SetConfig+0x20e>
 800aadc:	4b2d      	ldr	r3, [pc, #180]	; (800ab94 <UART_SetConfig+0x27c>)
 800aade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aae0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800aae4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800aae8:	d011      	beq.n	800ab0e <UART_SetConfig+0x1f6>
 800aaea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800aaee:	d817      	bhi.n	800ab20 <UART_SetConfig+0x208>
 800aaf0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aaf4:	d011      	beq.n	800ab1a <UART_SetConfig+0x202>
 800aaf6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aafa:	d811      	bhi.n	800ab20 <UART_SetConfig+0x208>
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d003      	beq.n	800ab08 <UART_SetConfig+0x1f0>
 800ab00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ab04:	d006      	beq.n	800ab14 <UART_SetConfig+0x1fc>
 800ab06:	e00b      	b.n	800ab20 <UART_SetConfig+0x208>
 800ab08:	2300      	movs	r3, #0
 800ab0a:	77fb      	strb	r3, [r7, #31]
 800ab0c:	e00d      	b.n	800ab2a <UART_SetConfig+0x212>
 800ab0e:	2302      	movs	r3, #2
 800ab10:	77fb      	strb	r3, [r7, #31]
 800ab12:	e00a      	b.n	800ab2a <UART_SetConfig+0x212>
 800ab14:	2304      	movs	r3, #4
 800ab16:	77fb      	strb	r3, [r7, #31]
 800ab18:	e007      	b.n	800ab2a <UART_SetConfig+0x212>
 800ab1a:	2308      	movs	r3, #8
 800ab1c:	77fb      	strb	r3, [r7, #31]
 800ab1e:	e004      	b.n	800ab2a <UART_SetConfig+0x212>
 800ab20:	2310      	movs	r3, #16
 800ab22:	77fb      	strb	r3, [r7, #31]
 800ab24:	e001      	b.n	800ab2a <UART_SetConfig+0x212>
 800ab26:	2310      	movs	r3, #16
 800ab28:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	69db      	ldr	r3, [r3, #28]
 800ab2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab32:	d16c      	bne.n	800ac0e <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 800ab34:	7ffb      	ldrb	r3, [r7, #31]
 800ab36:	2b08      	cmp	r3, #8
 800ab38:	d838      	bhi.n	800abac <UART_SetConfig+0x294>
 800ab3a:	a201      	add	r2, pc, #4	; (adr r2, 800ab40 <UART_SetConfig+0x228>)
 800ab3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab40:	0800ab65 	.word	0x0800ab65
 800ab44:	0800ab6d 	.word	0x0800ab6d
 800ab48:	0800ab75 	.word	0x0800ab75
 800ab4c:	0800abad 	.word	0x0800abad
 800ab50:	0800ab7b 	.word	0x0800ab7b
 800ab54:	0800abad 	.word	0x0800abad
 800ab58:	0800abad 	.word	0x0800abad
 800ab5c:	0800abad 	.word	0x0800abad
 800ab60:	0800ab83 	.word	0x0800ab83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ab64:	f7fe fdae 	bl	80096c4 <HAL_RCC_GetPCLK1Freq>
 800ab68:	61b8      	str	r0, [r7, #24]
        break;
 800ab6a:	e024      	b.n	800abb6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ab6c:	f7fe fdcc 	bl	8009708 <HAL_RCC_GetPCLK2Freq>
 800ab70:	61b8      	str	r0, [r7, #24]
        break;
 800ab72:	e020      	b.n	800abb6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ab74:	4b0c      	ldr	r3, [pc, #48]	; (800aba8 <UART_SetConfig+0x290>)
 800ab76:	61bb      	str	r3, [r7, #24]
        break;
 800ab78:	e01d      	b.n	800abb6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ab7a:	f7fe fd2f 	bl	80095dc <HAL_RCC_GetSysClockFreq>
 800ab7e:	61b8      	str	r0, [r7, #24]
        break;
 800ab80:	e019      	b.n	800abb6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ab82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ab86:	61bb      	str	r3, [r7, #24]
        break;
 800ab88:	e015      	b.n	800abb6 <UART_SetConfig+0x29e>
 800ab8a:	bf00      	nop
 800ab8c:	efff69f3 	.word	0xefff69f3
 800ab90:	40013800 	.word	0x40013800
 800ab94:	40021000 	.word	0x40021000
 800ab98:	40004400 	.word	0x40004400
 800ab9c:	40004800 	.word	0x40004800
 800aba0:	40004c00 	.word	0x40004c00
 800aba4:	40005000 	.word	0x40005000
 800aba8:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800abac:	2300      	movs	r3, #0
 800abae:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800abb0:	2301      	movs	r3, #1
 800abb2:	77bb      	strb	r3, [r7, #30]
        break;
 800abb4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800abb6:	69bb      	ldr	r3, [r7, #24]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d075      	beq.n	800aca8 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800abbc:	69bb      	ldr	r3, [r7, #24]
 800abbe:	005a      	lsls	r2, r3, #1
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	085b      	lsrs	r3, r3, #1
 800abc6:	441a      	add	r2, r3
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	685b      	ldr	r3, [r3, #4]
 800abcc:	fbb2 f3f3 	udiv	r3, r2, r3
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800abd4:	693b      	ldr	r3, [r7, #16]
 800abd6:	2b0f      	cmp	r3, #15
 800abd8:	d916      	bls.n	800ac08 <UART_SetConfig+0x2f0>
 800abda:	693b      	ldr	r3, [r7, #16]
 800abdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800abe0:	d212      	bcs.n	800ac08 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	b29b      	uxth	r3, r3
 800abe6:	f023 030f 	bic.w	r3, r3, #15
 800abea:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	085b      	lsrs	r3, r3, #1
 800abf0:	b29b      	uxth	r3, r3
 800abf2:	f003 0307 	and.w	r3, r3, #7
 800abf6:	b29a      	uxth	r2, r3
 800abf8:	89fb      	ldrh	r3, [r7, #14]
 800abfa:	4313      	orrs	r3, r2
 800abfc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	89fa      	ldrh	r2, [r7, #14]
 800ac04:	60da      	str	r2, [r3, #12]
 800ac06:	e04f      	b.n	800aca8 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800ac08:	2301      	movs	r3, #1
 800ac0a:	77bb      	strb	r3, [r7, #30]
 800ac0c:	e04c      	b.n	800aca8 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ac0e:	7ffb      	ldrb	r3, [r7, #31]
 800ac10:	2b08      	cmp	r3, #8
 800ac12:	d828      	bhi.n	800ac66 <UART_SetConfig+0x34e>
 800ac14:	a201      	add	r2, pc, #4	; (adr r2, 800ac1c <UART_SetConfig+0x304>)
 800ac16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac1a:	bf00      	nop
 800ac1c:	0800ac41 	.word	0x0800ac41
 800ac20:	0800ac49 	.word	0x0800ac49
 800ac24:	0800ac51 	.word	0x0800ac51
 800ac28:	0800ac67 	.word	0x0800ac67
 800ac2c:	0800ac57 	.word	0x0800ac57
 800ac30:	0800ac67 	.word	0x0800ac67
 800ac34:	0800ac67 	.word	0x0800ac67
 800ac38:	0800ac67 	.word	0x0800ac67
 800ac3c:	0800ac5f 	.word	0x0800ac5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac40:	f7fe fd40 	bl	80096c4 <HAL_RCC_GetPCLK1Freq>
 800ac44:	61b8      	str	r0, [r7, #24]
        break;
 800ac46:	e013      	b.n	800ac70 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ac48:	f7fe fd5e 	bl	8009708 <HAL_RCC_GetPCLK2Freq>
 800ac4c:	61b8      	str	r0, [r7, #24]
        break;
 800ac4e:	e00f      	b.n	800ac70 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ac50:	4b1b      	ldr	r3, [pc, #108]	; (800acc0 <UART_SetConfig+0x3a8>)
 800ac52:	61bb      	str	r3, [r7, #24]
        break;
 800ac54:	e00c      	b.n	800ac70 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac56:	f7fe fcc1 	bl	80095dc <HAL_RCC_GetSysClockFreq>
 800ac5a:	61b8      	str	r0, [r7, #24]
        break;
 800ac5c:	e008      	b.n	800ac70 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ac62:	61bb      	str	r3, [r7, #24]
        break;
 800ac64:	e004      	b.n	800ac70 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 800ac66:	2300      	movs	r3, #0
 800ac68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	77bb      	strb	r3, [r7, #30]
        break;
 800ac6e:	bf00      	nop
    }

    if (pclk != 0U)
 800ac70:	69bb      	ldr	r3, [r7, #24]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d018      	beq.n	800aca8 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	085a      	lsrs	r2, r3, #1
 800ac7c:	69bb      	ldr	r3, [r7, #24]
 800ac7e:	441a      	add	r2, r3
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	685b      	ldr	r3, [r3, #4]
 800ac84:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac88:	b29b      	uxth	r3, r3
 800ac8a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac8c:	693b      	ldr	r3, [r7, #16]
 800ac8e:	2b0f      	cmp	r3, #15
 800ac90:	d908      	bls.n	800aca4 <UART_SetConfig+0x38c>
 800ac92:	693b      	ldr	r3, [r7, #16]
 800ac94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ac98:	d204      	bcs.n	800aca4 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	693a      	ldr	r2, [r7, #16]
 800aca0:	60da      	str	r2, [r3, #12]
 800aca2:	e001      	b.n	800aca8 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800aca4:	2301      	movs	r3, #1
 800aca6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2200      	movs	r2, #0
 800acac:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2200      	movs	r2, #0
 800acb2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800acb4:	7fbb      	ldrb	r3, [r7, #30]
}
 800acb6:	4618      	mov	r0, r3
 800acb8:	3720      	adds	r7, #32
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}
 800acbe:	bf00      	nop
 800acc0:	007a1200 	.word	0x007a1200

0800acc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b083      	sub	sp, #12
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acd0:	f003 0301 	and.w	r3, r3, #1
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d00a      	beq.n	800acee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	685b      	ldr	r3, [r3, #4]
 800acde:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	430a      	orrs	r2, r1
 800acec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acf2:	f003 0302 	and.w	r3, r3, #2
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d00a      	beq.n	800ad10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	685b      	ldr	r3, [r3, #4]
 800ad00:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	430a      	orrs	r2, r1
 800ad0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad14:	f003 0304 	and.w	r3, r3, #4
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d00a      	beq.n	800ad32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	430a      	orrs	r2, r1
 800ad30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad36:	f003 0308 	and.w	r3, r3, #8
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d00a      	beq.n	800ad54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	430a      	orrs	r2, r1
 800ad52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad58:	f003 0310 	and.w	r3, r3, #16
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d00a      	beq.n	800ad76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	689b      	ldr	r3, [r3, #8]
 800ad66:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	430a      	orrs	r2, r1
 800ad74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad7a:	f003 0320 	and.w	r3, r3, #32
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d00a      	beq.n	800ad98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	689b      	ldr	r3, [r3, #8]
 800ad88:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	430a      	orrs	r2, r1
 800ad96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d01a      	beq.n	800adda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	685b      	ldr	r3, [r3, #4]
 800adaa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	430a      	orrs	r2, r1
 800adb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800adc2:	d10a      	bne.n	800adda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	685b      	ldr	r3, [r3, #4]
 800adca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	430a      	orrs	r2, r1
 800add8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d00a      	beq.n	800adfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	430a      	orrs	r2, r1
 800adfa:	605a      	str	r2, [r3, #4]
  }
}
 800adfc:	bf00      	nop
 800adfe:	370c      	adds	r7, #12
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bc80      	pop	{r7}
 800ae04:	4770      	bx	lr

0800ae06 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ae06:	b580      	push	{r7, lr}
 800ae08:	b086      	sub	sp, #24
 800ae0a:	af02      	add	r7, sp, #8
 800ae0c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2200      	movs	r2, #0
 800ae12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ae16:	f7fc fdd7 	bl	80079c8 <HAL_GetTick>
 800ae1a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f003 0308 	and.w	r3, r3, #8
 800ae26:	2b08      	cmp	r3, #8
 800ae28:	d10e      	bne.n	800ae48 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae2a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ae2e:	9300      	str	r3, [sp, #0]
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	2200      	movs	r2, #0
 800ae34:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f000 f82d 	bl	800ae98 <UART_WaitOnFlagUntilTimeout>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d001      	beq.n	800ae48 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ae44:	2303      	movs	r3, #3
 800ae46:	e023      	b.n	800ae90 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f003 0304 	and.w	r3, r3, #4
 800ae52:	2b04      	cmp	r3, #4
 800ae54:	d10e      	bne.n	800ae74 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae56:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ae5a:	9300      	str	r3, [sp, #0]
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	2200      	movs	r2, #0
 800ae60:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f000 f817 	bl	800ae98 <UART_WaitOnFlagUntilTimeout>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d001      	beq.n	800ae74 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ae70:	2303      	movs	r3, #3
 800ae72:	e00d      	b.n	800ae90 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2220      	movs	r2, #32
 800ae78:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2220      	movs	r2, #32
 800ae7e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2200      	movs	r2, #0
 800ae84:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800ae8e:	2300      	movs	r3, #0
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3710      	adds	r7, #16
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}

0800ae98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b09c      	sub	sp, #112	; 0x70
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	60f8      	str	r0, [r7, #12]
 800aea0:	60b9      	str	r1, [r7, #8]
 800aea2:	603b      	str	r3, [r7, #0]
 800aea4:	4613      	mov	r3, r2
 800aea6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aea8:	e0a5      	b.n	800aff6 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aeaa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aeac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeb0:	f000 80a1 	beq.w	800aff6 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aeb4:	f7fc fd88 	bl	80079c8 <HAL_GetTick>
 800aeb8:	4602      	mov	r2, r0
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	1ad3      	subs	r3, r2, r3
 800aebe:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800aec0:	429a      	cmp	r2, r3
 800aec2:	d302      	bcc.n	800aeca <UART_WaitOnFlagUntilTimeout+0x32>
 800aec4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d13e      	bne.n	800af48 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aed0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aed2:	e853 3f00 	ldrex	r3, [r3]
 800aed6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800aed8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aeda:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800aede:	667b      	str	r3, [r7, #100]	; 0x64
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	461a      	mov	r2, r3
 800aee6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aee8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aeea:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aeee:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800aef0:	e841 2300 	strex	r3, r2, [r1]
 800aef4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800aef6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d1e6      	bne.n	800aeca <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	3308      	adds	r3, #8
 800af02:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af06:	e853 3f00 	ldrex	r3, [r3]
 800af0a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800af0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af0e:	f023 0301 	bic.w	r3, r3, #1
 800af12:	663b      	str	r3, [r7, #96]	; 0x60
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	3308      	adds	r3, #8
 800af1a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800af1c:	64ba      	str	r2, [r7, #72]	; 0x48
 800af1e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af20:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800af22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800af24:	e841 2300 	strex	r3, r2, [r1]
 800af28:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800af2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d1e5      	bne.n	800aefc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	2220      	movs	r2, #32
 800af34:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	2220      	movs	r2, #32
 800af3a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	2200      	movs	r2, #0
 800af40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800af44:	2303      	movs	r3, #3
 800af46:	e067      	b.n	800b018 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f003 0304 	and.w	r3, r3, #4
 800af52:	2b00      	cmp	r3, #0
 800af54:	d04f      	beq.n	800aff6 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	69db      	ldr	r3, [r3, #28]
 800af5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800af60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800af64:	d147      	bne.n	800aff6 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800af6e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af78:	e853 3f00 	ldrex	r3, [r3]
 800af7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800af7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af80:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800af84:	66fb      	str	r3, [r7, #108]	; 0x6c
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	461a      	mov	r2, r3
 800af8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af8e:	637b      	str	r3, [r7, #52]	; 0x34
 800af90:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800af94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af96:	e841 2300 	strex	r3, r2, [r1]
 800af9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800af9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d1e6      	bne.n	800af70 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	3308      	adds	r3, #8
 800afa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afaa:	697b      	ldr	r3, [r7, #20]
 800afac:	e853 3f00 	ldrex	r3, [r3]
 800afb0:	613b      	str	r3, [r7, #16]
   return(result);
 800afb2:	693b      	ldr	r3, [r7, #16]
 800afb4:	f023 0301 	bic.w	r3, r3, #1
 800afb8:	66bb      	str	r3, [r7, #104]	; 0x68
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	3308      	adds	r3, #8
 800afc0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800afc2:	623a      	str	r2, [r7, #32]
 800afc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afc6:	69f9      	ldr	r1, [r7, #28]
 800afc8:	6a3a      	ldr	r2, [r7, #32]
 800afca:	e841 2300 	strex	r3, r2, [r1]
 800afce:	61bb      	str	r3, [r7, #24]
   return(result);
 800afd0:	69bb      	ldr	r3, [r7, #24]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d1e5      	bne.n	800afa2 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	2220      	movs	r2, #32
 800afda:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2220      	movs	r2, #32
 800afe0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	2220      	movs	r2, #32
 800afe6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	2200      	movs	r2, #0
 800afee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800aff2:	2303      	movs	r3, #3
 800aff4:	e010      	b.n	800b018 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	69da      	ldr	r2, [r3, #28]
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	4013      	ands	r3, r2
 800b000:	68ba      	ldr	r2, [r7, #8]
 800b002:	429a      	cmp	r2, r3
 800b004:	bf0c      	ite	eq
 800b006:	2301      	moveq	r3, #1
 800b008:	2300      	movne	r3, #0
 800b00a:	b2db      	uxtb	r3, r3
 800b00c:	461a      	mov	r2, r3
 800b00e:	79fb      	ldrb	r3, [r7, #7]
 800b010:	429a      	cmp	r2, r3
 800b012:	f43f af4a 	beq.w	800aeaa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b016:	2300      	movs	r3, #0
}
 800b018:	4618      	mov	r0, r3
 800b01a:	3770      	adds	r7, #112	; 0x70
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}

0800b020 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b020:	b480      	push	{r7}
 800b022:	b095      	sub	sp, #84	; 0x54
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b02e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b030:	e853 3f00 	ldrex	r3, [r3]
 800b034:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b038:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b03c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	461a      	mov	r2, r3
 800b044:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b046:	643b      	str	r3, [r7, #64]	; 0x40
 800b048:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b04a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b04c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b04e:	e841 2300 	strex	r3, r2, [r1]
 800b052:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b056:	2b00      	cmp	r3, #0
 800b058:	d1e6      	bne.n	800b028 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	3308      	adds	r3, #8
 800b060:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b062:	6a3b      	ldr	r3, [r7, #32]
 800b064:	e853 3f00 	ldrex	r3, [r3]
 800b068:	61fb      	str	r3, [r7, #28]
   return(result);
 800b06a:	69fb      	ldr	r3, [r7, #28]
 800b06c:	f023 0301 	bic.w	r3, r3, #1
 800b070:	64bb      	str	r3, [r7, #72]	; 0x48
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	3308      	adds	r3, #8
 800b078:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b07a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b07c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b07e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b080:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b082:	e841 2300 	strex	r3, r2, [r1]
 800b086:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d1e5      	bne.n	800b05a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b092:	2b01      	cmp	r3, #1
 800b094:	d118      	bne.n	800b0c8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	e853 3f00 	ldrex	r3, [r3]
 800b0a2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	f023 0310 	bic.w	r3, r3, #16
 800b0aa:	647b      	str	r3, [r7, #68]	; 0x44
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	461a      	mov	r2, r3
 800b0b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0b4:	61bb      	str	r3, [r7, #24]
 800b0b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0b8:	6979      	ldr	r1, [r7, #20]
 800b0ba:	69ba      	ldr	r2, [r7, #24]
 800b0bc:	e841 2300 	strex	r3, r2, [r1]
 800b0c0:	613b      	str	r3, [r7, #16]
   return(result);
 800b0c2:	693b      	ldr	r3, [r7, #16]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d1e6      	bne.n	800b096 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2220      	movs	r2, #32
 800b0cc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	665a      	str	r2, [r3, #100]	; 0x64
}
 800b0da:	bf00      	nop
 800b0dc:	3754      	adds	r7, #84	; 0x54
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bc80      	pop	{r7}
 800b0e2:	4770      	bx	lr

0800b0e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b084      	sub	sp, #16
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b102:	68f8      	ldr	r0, [r7, #12]
 800b104:	f7ff fbf3 	bl	800a8ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b108:	bf00      	nop
 800b10a:	3710      	adds	r7, #16
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}

0800b110 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b088      	sub	sp, #32
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	e853 3f00 	ldrex	r3, [r3]
 800b124:	60bb      	str	r3, [r7, #8]
   return(result);
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b12c:	61fb      	str	r3, [r7, #28]
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	461a      	mov	r2, r3
 800b134:	69fb      	ldr	r3, [r7, #28]
 800b136:	61bb      	str	r3, [r7, #24]
 800b138:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b13a:	6979      	ldr	r1, [r7, #20]
 800b13c:	69ba      	ldr	r2, [r7, #24]
 800b13e:	e841 2300 	strex	r3, r2, [r1]
 800b142:	613b      	str	r3, [r7, #16]
   return(result);
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d1e6      	bne.n	800b118 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2220      	movs	r2, #32
 800b14e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2200      	movs	r2, #0
 800b154:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f7ff fbc0 	bl	800a8dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b15c:	bf00      	nop
 800b15e:	3720      	adds	r7, #32
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}

0800b164 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b164:	b480      	push	{r7}
 800b166:	b083      	sub	sp, #12
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b16c:	bf00      	nop
 800b16e:	370c      	adds	r7, #12
 800b170:	46bd      	mov	sp, r7
 800b172:	bc80      	pop	{r7}
 800b174:	4770      	bx	lr
	...

0800b178 <Ea_Init>:
/**
  * @brief	Ea module initialization function
  * @return	None
  */
void Ea_Init(void)
{
 800b178:	b480      	push	{r7}
 800b17a:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Ea_InitDone_b = TRUE;
 800b17c:	4b03      	ldr	r3, [pc, #12]	; (800b18c <Ea_Init+0x14>)
 800b17e:	2201      	movs	r2, #1
 800b180:	701a      	strb	r2, [r3, #0]
}
 800b182:	bf00      	nop
 800b184:	46bd      	mov	sp, r7
 800b186:	bc80      	pop	{r7}
 800b188:	4770      	bx	lr
 800b18a:	bf00      	nop
 800b18c:	200001d0 	.word	0x200001d0

0800b190 <Ea_Read>:
  * @param	BlockId		ID of the block to be read
  * @param  data		Pointer to the buffer where read data is stored
  * @return	None
  */
void Ea_Read(uint16 Block_Id, uint8 *data)
{
 800b190:	b580      	push	{r7, lr}
 800b192:	b084      	sub	sp, #16
 800b194:	af02      	add	r7, sp, #8
 800b196:	4603      	mov	r3, r0
 800b198:	6039      	str	r1, [r7, #0]
 800b19a:	80fb      	strh	r3, [r7, #6]
	if(Block_Id < EA_FRAM_MAX_BLOCKS)
 800b19c:	88fb      	ldrh	r3, [r7, #6]
 800b19e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b1a2:	d20b      	bcs.n	800b1bc <Ea_Read+0x2c>
	{
		HAL_I2C_Mem_Read_DMA(&hi2c1, (uint16_t)EA_FRAM_HW_ADDR, EA_FRAM_ADDRESS_OFFSET(Block_Id), I2C_MEMADD_SIZE_16BIT, data, EA_FRAM_BLOCK_SIZE);
 800b1a4:	88fb      	ldrh	r3, [r7, #6]
 800b1a6:	015b      	lsls	r3, r3, #5
 800b1a8:	b29a      	uxth	r2, r3
 800b1aa:	2320      	movs	r3, #32
 800b1ac:	9301      	str	r3, [sp, #4]
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	9300      	str	r3, [sp, #0]
 800b1b2:	2302      	movs	r3, #2
 800b1b4:	21a0      	movs	r1, #160	; 0xa0
 800b1b6:	4803      	ldr	r0, [pc, #12]	; (800b1c4 <Ea_Read+0x34>)
 800b1b8:	f7fa ff16 	bl	8005fe8 <HAL_I2C_Mem_Read_DMA>
	}
}
 800b1bc:	bf00      	nop
 800b1be:	3708      	adds	r7, #8
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}
 800b1c4:	200002fc 	.word	0x200002fc

0800b1c8 <Ea_Write>:
  * @param	BlockId		ID of the block to be written
  * @param  data		Pointer to the data to be written
  * @return	None
  */
void Ea_Write(uint16 Block_Id, uint8 *data)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b084      	sub	sp, #16
 800b1cc:	af02      	add	r7, sp, #8
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	6039      	str	r1, [r7, #0]
 800b1d2:	80fb      	strh	r3, [r7, #6]
	if(Block_Id < EA_FRAM_MAX_BLOCKS)
 800b1d4:	88fb      	ldrh	r3, [r7, #6]
 800b1d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b1da:	d20b      	bcs.n	800b1f4 <Ea_Write+0x2c>
	{
		HAL_I2C_Mem_Write_DMA(&hi2c1, (uint16_t)EA_FRAM_HW_ADDR, EA_FRAM_ADDRESS_OFFSET(Block_Id), I2C_MEMADD_SIZE_16BIT, data, EA_FRAM_BLOCK_SIZE);
 800b1dc:	88fb      	ldrh	r3, [r7, #6]
 800b1de:	015b      	lsls	r3, r3, #5
 800b1e0:	b29a      	uxth	r2, r3
 800b1e2:	2320      	movs	r3, #32
 800b1e4:	9301      	str	r3, [sp, #4]
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	9300      	str	r3, [sp, #0]
 800b1ea:	2302      	movs	r3, #2
 800b1ec:	21a0      	movs	r1, #160	; 0xa0
 800b1ee:	4803      	ldr	r0, [pc, #12]	; (800b1fc <Ea_Write+0x34>)
 800b1f0:	f7fa fe04 	bl	8005dfc <HAL_I2C_Mem_Write_DMA>
	}
}
 800b1f4:	bf00      	nop
 800b1f6:	3708      	adds	r7, #8
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}
 800b1fc:	200002fc 	.word	0x200002fc

0800b200 <NvM_Init>:
/**
  * @brief	NvM module initialization function
  * @return	None
  */
void NvM_Init(void)
{
 800b200:	b480      	push	{r7}
 800b202:	af00      	add	r7, sp, #0
	g_NvM_State_e = NVM_STATE_INIT;
 800b204:	4b04      	ldr	r3, [pc, #16]	; (800b218 <NvM_Init+0x18>)
 800b206:	2200      	movs	r2, #0
 800b208:	701a      	strb	r2, [r3, #0]
	/* Set initialization flag to done */
	g_NvM_InitDone_b = TRUE;
 800b20a:	4b04      	ldr	r3, [pc, #16]	; (800b21c <NvM_Init+0x1c>)
 800b20c:	2201      	movs	r2, #1
 800b20e:	701a      	strb	r2, [r3, #0]
}
 800b210:	bf00      	nop
 800b212:	46bd      	mov	sp, r7
 800b214:	bc80      	pop	{r7}
 800b216:	4770      	bx	lr
 800b218:	200001d2 	.word	0x200001d2
 800b21c:	200001d1 	.word	0x200001d1

0800b220 <NvM_MainFunction>:
/**
  * @brief	NvM module main function (runs in task)
  * @return	None
  */
void NvM_MainFunction(void)
{
 800b220:	b480      	push	{r7}
 800b222:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_NvM_InitDone_b)
 800b224:	4b0e      	ldr	r3, [pc, #56]	; (800b260 <NvM_MainFunction+0x40>)
 800b226:	781b      	ldrb	r3, [r3, #0]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d015      	beq.n	800b258 <NvM_MainFunction+0x38>
	{
		switch(g_NvM_State_e)
 800b22c:	4b0d      	ldr	r3, [pc, #52]	; (800b264 <NvM_MainFunction+0x44>)
 800b22e:	781b      	ldrb	r3, [r3, #0]
 800b230:	2b04      	cmp	r3, #4
 800b232:	dc0e      	bgt.n	800b252 <NvM_MainFunction+0x32>
 800b234:	2b02      	cmp	r3, #2
 800b236:	da08      	bge.n	800b24a <NvM_MainFunction+0x2a>
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d002      	beq.n	800b242 <NvM_MainFunction+0x22>
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	d00a      	beq.n	800b256 <NvM_MainFunction+0x36>
			case NVM_STATE_SHUTDOWN:
			case NVM_STATE_ERROR:
			default:
			{

			}break;
 800b240:	e007      	b.n	800b252 <NvM_MainFunction+0x32>
				g_NvM_State_e = NVM_STATE_READALL;
 800b242:	4b08      	ldr	r3, [pc, #32]	; (800b264 <NvM_MainFunction+0x44>)
 800b244:	2204      	movs	r2, #4
 800b246:	701a      	strb	r2, [r3, #0]
			}break;
 800b248:	e006      	b.n	800b258 <NvM_MainFunction+0x38>
				g_NvM_State_e = NVM_STATE_READY;
 800b24a:	4b06      	ldr	r3, [pc, #24]	; (800b264 <NvM_MainFunction+0x44>)
 800b24c:	2201      	movs	r2, #1
 800b24e:	701a      	strb	r2, [r3, #0]
			}break;
 800b250:	e002      	b.n	800b258 <NvM_MainFunction+0x38>
			}break;
 800b252:	bf00      	nop
 800b254:	e000      	b.n	800b258 <NvM_MainFunction+0x38>
			}break;
 800b256:	bf00      	nop
		}
	}
}
 800b258:	bf00      	nop
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bc80      	pop	{r7}
 800b25e:	4770      	bx	lr
 800b260:	200001d1 	.word	0x200001d1
 800b264:	200001d2 	.word	0x200001d2

0800b268 <NvM_WriteBlock>:
  * @param	BlockId		ID of the block to be written
  * @param  NvM_SrcPtr	Pointer to the data to be written
  * @return	None
  */
void NvM_WriteBlock(uint16 BlockId, uint8 *NvM_SrcPtr)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b082      	sub	sp, #8
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	4603      	mov	r3, r0
 800b270:	6039      	str	r1, [r7, #0]
 800b272:	80fb      	strh	r3, [r7, #6]
	/* Call FRAM block write function */
	Ea_Write(BlockId, NvM_SrcPtr);
 800b274:	88fb      	ldrh	r3, [r7, #6]
 800b276:	6839      	ldr	r1, [r7, #0]
 800b278:	4618      	mov	r0, r3
 800b27a:	f7ff ffa5 	bl	800b1c8 <Ea_Write>
}
 800b27e:	bf00      	nop
 800b280:	3708      	adds	r7, #8
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}

0800b286 <NvM_ReadBlock>:
  * @param	BlockId		ID of the block to be read
  * @param  NvM_SrcPtr	Pointer to the data to be read
  * @return	None
  */
void NvM_ReadBlock(uint16 BlockId, uint8 *NvM_SrcPtr)
{
 800b286:	b580      	push	{r7, lr}
 800b288:	b082      	sub	sp, #8
 800b28a:	af00      	add	r7, sp, #0
 800b28c:	4603      	mov	r3, r0
 800b28e:	6039      	str	r1, [r7, #0]
 800b290:	80fb      	strh	r3, [r7, #6]
	/* Call FRAM block read function */
	Ea_Read(BlockId, NvM_SrcPtr);
 800b292:	88fb      	ldrh	r3, [r7, #6]
 800b294:	6839      	ldr	r1, [r7, #0]
 800b296:	4618      	mov	r0, r3
 800b298:	f7ff ff7a 	bl	800b190 <Ea_Read>
}
 800b29c:	bf00      	nop
 800b29e:	3708      	adds	r7, #8
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}

0800b2a4 <BswM_Init>:
static void MX_SPI3_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART2_UART_Init(void);

void BswM_Init(void)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	af00      	add	r7, sp, #0
	/* Init MCal drivers */
	SystemClock_Config();
 800b2a8:	f000 f8ba 	bl	800b420 <SystemClock_Config>
	MX_DMA_Init();
 800b2ac:	f000 f91e 	bl	800b4ec <MX_DMA_Init>
	MX_GPIO_Init();
 800b2b0:	f000 fb1e 	bl	800b8f0 <MX_GPIO_Init>
	MX_ADC1_Init();
 800b2b4:	f000 f95c 	bl	800b570 <MX_ADC1_Init>
	MX_ADC2_Init();
 800b2b8:	f000 f9ca 	bl	800b650 <MX_ADC2_Init>
	MX_I2C1_Init();
 800b2bc:	f000 fa3a 	bl	800b734 <MX_I2C1_Init>
	MX_SPI3_Init();
 800b2c0:	f000 fa78 	bl	800b7b4 <MX_SPI3_Init>
	MX_USART1_UART_Init();
 800b2c4:	f000 fab4 	bl	800b830 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800b2c8:	f000 fae2 	bl	800b890 <MX_USART2_UART_Init>
	Gpt_Init();
 800b2cc:	f7f8 fed0 	bl	8004070 <Gpt_Init>

	/* Init Cdd drivers */
	Cdd_Servo_Driver_Init();
 800b2d0:	f7f6 fe0e 	bl	8001ef0 <Cdd_Servo_Driver_Init>
	Cdd_Ultrasonic_Driver_Init();
 800b2d4:	f7f7 f948 	bl	8002568 <Cdd_Ultrasonic_Driver_Init>
	Cdd_DCMotor_Driver_Init();
 800b2d8:	f7f6 fae7 	bl	80018aa <Cdd_DCMotor_Driver_Init>
	/* Init system services */
	Tm_Init();
 800b2dc:	f000 fe10 	bl	800bf00 <Tm_Init>

}
 800b2e0:	bf00      	nop
 800b2e2:	bd80      	pop	{r7, pc}

0800b2e4 <BswM_MainFunction>:

void BswM_MainFunction(void)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	af00      	add	r7, sp, #0
	/* Start ADC AN1 conversion */
	HAL_ADC_Start_DMA(&hadc1, (uint32 *)adc1_val, adc1_len);
 800b2e8:	4b07      	ldr	r3, [pc, #28]	; (800b308 <BswM_MainFunction+0x24>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	4907      	ldr	r1, [pc, #28]	; (800b30c <BswM_MainFunction+0x28>)
 800b2f0:	4807      	ldr	r0, [pc, #28]	; (800b310 <BswM_MainFunction+0x2c>)
 800b2f2:	f7f7 fc95 	bl	8002c20 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32 *)adc2_val, adc2_len);
 800b2f6:	4b07      	ldr	r3, [pc, #28]	; (800b314 <BswM_MainFunction+0x30>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	4906      	ldr	r1, [pc, #24]	; (800b318 <BswM_MainFunction+0x34>)
 800b2fe:	4807      	ldr	r0, [pc, #28]	; (800b31c <BswM_MainFunction+0x38>)
 800b300:	f7f7 fc8e 	bl	8002c20 <HAL_ADC_Start_DMA>

}
 800b304:	bf00      	nop
 800b306:	bd80      	pop	{r7, pc}
 800b308:	2000000c 	.word	0x2000000c
 800b30c:	20000594 	.word	0x20000594
 800b310:	200001d4 	.word	0x200001d4
 800b314:	20000010 	.word	0x20000010
 800b318:	20000598 	.word	0x20000598
 800b31c:	20000268 	.word	0x20000268

0800b320 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b082      	sub	sp, #8
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
	/* Convert ADC value to Voltage (mV) */
	if(hadc == &hadc1)
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	4a1e      	ldr	r2, [pc, #120]	; (800b3a4 <HAL_ADC_ConvCpltCallback+0x84>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	d118      	bne.n	800b362 <HAL_ADC_ConvCpltCallback+0x42>
	{
		ADC_AN0_Voltage = (uint16)((adc1_val[0]*3300u)/4095u);
 800b330:	4b1d      	ldr	r3, [pc, #116]	; (800b3a8 <HAL_ADC_ConvCpltCallback+0x88>)
 800b332:	881b      	ldrh	r3, [r3, #0]
 800b334:	b29b      	uxth	r3, r3
 800b336:	461a      	mov	r2, r3
 800b338:	f640 43e4 	movw	r3, #3300	; 0xce4
 800b33c:	fb03 f202 	mul.w	r2, r3, r2
 800b340:	4b1a      	ldr	r3, [pc, #104]	; (800b3ac <HAL_ADC_ConvCpltCallback+0x8c>)
 800b342:	fba3 1302 	umull	r1, r3, r3, r2
 800b346:	1ad2      	subs	r2, r2, r3
 800b348:	0852      	lsrs	r2, r2, #1
 800b34a:	4413      	add	r3, r2
 800b34c:	0adb      	lsrs	r3, r3, #11
 800b34e:	b29a      	uxth	r2, r3
 800b350:	4b17      	ldr	r3, [pc, #92]	; (800b3b0 <HAL_ADC_ConvCpltCallback+0x90>)
 800b352:	801a      	strh	r2, [r3, #0]
		Rte_Write_ADC_AN0_Voltage_u16(ADC_AN0_Voltage);
 800b354:	4b16      	ldr	r3, [pc, #88]	; (800b3b0 <HAL_ADC_ConvCpltCallback+0x90>)
 800b356:	881b      	ldrh	r3, [r3, #0]
 800b358:	b29b      	uxth	r3, r3
 800b35a:	4618      	mov	r0, r3
 800b35c:	f000 ffb2 	bl	800c2c4 <Rte_Write_AN0_Voltage_u16>
	}
	else
	{

	}
}
 800b360:	e01b      	b.n	800b39a <HAL_ADC_ConvCpltCallback+0x7a>
	else if(hadc == &hadc2)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	4a13      	ldr	r2, [pc, #76]	; (800b3b4 <HAL_ADC_ConvCpltCallback+0x94>)
 800b366:	4293      	cmp	r3, r2
 800b368:	d117      	bne.n	800b39a <HAL_ADC_ConvCpltCallback+0x7a>
		ADC_AN2_Voltage = (uint16)((adc2_val[0]*3300u)/4095u);
 800b36a:	4b13      	ldr	r3, [pc, #76]	; (800b3b8 <HAL_ADC_ConvCpltCallback+0x98>)
 800b36c:	881b      	ldrh	r3, [r3, #0]
 800b36e:	b29b      	uxth	r3, r3
 800b370:	461a      	mov	r2, r3
 800b372:	f640 43e4 	movw	r3, #3300	; 0xce4
 800b376:	fb03 f202 	mul.w	r2, r3, r2
 800b37a:	4b0c      	ldr	r3, [pc, #48]	; (800b3ac <HAL_ADC_ConvCpltCallback+0x8c>)
 800b37c:	fba3 1302 	umull	r1, r3, r3, r2
 800b380:	1ad2      	subs	r2, r2, r3
 800b382:	0852      	lsrs	r2, r2, #1
 800b384:	4413      	add	r3, r2
 800b386:	0adb      	lsrs	r3, r3, #11
 800b388:	b29a      	uxth	r2, r3
 800b38a:	4b0c      	ldr	r3, [pc, #48]	; (800b3bc <HAL_ADC_ConvCpltCallback+0x9c>)
 800b38c:	801a      	strh	r2, [r3, #0]
		Rte_Write_ADC_AN2_Voltage_u16(ADC_AN2_Voltage);
 800b38e:	4b0b      	ldr	r3, [pc, #44]	; (800b3bc <HAL_ADC_ConvCpltCallback+0x9c>)
 800b390:	881b      	ldrh	r3, [r3, #0]
 800b392:	b29b      	uxth	r3, r3
 800b394:	4618      	mov	r0, r3
 800b396:	f000 ffb9 	bl	800c30c <Rte_Write_AN2_Voltage_u16>
}
 800b39a:	bf00      	nop
 800b39c:	3708      	adds	r7, #8
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}
 800b3a2:	bf00      	nop
 800b3a4:	200001d4 	.word	0x200001d4
 800b3a8:	20000594 	.word	0x20000594
 800b3ac:	00100101 	.word	0x00100101
 800b3b0:	20000596 	.word	0x20000596
 800b3b4:	20000268 	.word	0x20000268
 800b3b8:	20000598 	.word	0x20000598
 800b3bc:	2000059a 	.word	0x2000059a

0800b3c0 <HAL_I2C_MemTxCpltCallback>:


/* USER CODE BEGIN 4 */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800b3c0:	b480      	push	{r7}
 800b3c2:	b083      	sub	sp, #12
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
	I2cTxCnt++;
 800b3c8:	4b04      	ldr	r3, [pc, #16]	; (800b3dc <HAL_I2C_MemTxCpltCallback+0x1c>)
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	4a03      	ldr	r2, [pc, #12]	; (800b3dc <HAL_I2C_MemTxCpltCallback+0x1c>)
 800b3d0:	6013      	str	r3, [r2, #0]
}
 800b3d2:	bf00      	nop
 800b3d4:	370c      	adds	r7, #12
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	bc80      	pop	{r7}
 800b3da:	4770      	bx	lr
 800b3dc:	200005a0 	.word	0x200005a0

0800b3e0 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800b3e0:	b480      	push	{r7}
 800b3e2:	b083      	sub	sp, #12
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
	I2cRxCnt++;
 800b3e8:	4b04      	ldr	r3, [pc, #16]	; (800b3fc <HAL_I2C_MemRxCpltCallback+0x1c>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	3301      	adds	r3, #1
 800b3ee:	4a03      	ldr	r2, [pc, #12]	; (800b3fc <HAL_I2C_MemRxCpltCallback+0x1c>)
 800b3f0:	6013      	str	r3, [r2, #0]
}
 800b3f2:	bf00      	nop
 800b3f4:	370c      	adds	r7, #12
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bc80      	pop	{r7}
 800b3fa:	4770      	bx	lr
 800b3fc:	2000059c 	.word	0x2000059c

0800b400 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b082      	sub	sp, #8
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  /** Error_Handler() function is called when error occurs.
    * 1- When Slave don't acknowledge it's address, Master restarts communication.
    * 2- When Master don't acknowledge the last data transferred, Slave don't care in this example.
    */
  if (HAL_I2C_GetError(I2cHandle) != HAL_I2C_ERROR_AF)
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f7fa ff42 	bl	8006292 <HAL_I2C_GetError>
 800b40e:	4603      	mov	r3, r0
 800b410:	2b04      	cmp	r3, #4
 800b412:	d001      	beq.n	800b418 <HAL_I2C_ErrorCallback+0x18>
  {
    Error_Handler();
 800b414:	f000 fb04 	bl	800ba20 <Error_Handler>
  }
}
 800b418:	bf00      	nop
 800b41a:	3708      	adds	r7, #8
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}

0800b420 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b0a6      	sub	sp, #152	; 0x98
 800b424:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b426:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800b42a:	2228      	movs	r2, #40	; 0x28
 800b42c:	2100      	movs	r1, #0
 800b42e:	4618      	mov	r0, r3
 800b430:	f001 f872 	bl	800c518 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b434:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800b438:	2200      	movs	r2, #0
 800b43a:	601a      	str	r2, [r3, #0]
 800b43c:	605a      	str	r2, [r3, #4]
 800b43e:	609a      	str	r2, [r3, #8]
 800b440:	60da      	str	r2, [r3, #12]
 800b442:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b444:	1d3b      	adds	r3, r7, #4
 800b446:	2258      	movs	r2, #88	; 0x58
 800b448:	2100      	movs	r1, #0
 800b44a:	4618      	mov	r0, r3
 800b44c:	f001 f864 	bl	800c518 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800b450:	2302      	movs	r3, #2
 800b452:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800b454:	2301      	movs	r3, #1
 800b456:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800b458:	2310      	movs	r3, #16
 800b45a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b45e:	2302      	movs	r3, #2
 800b460:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800b464:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b468:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800b46c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800b470:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800b474:	2300      	movs	r3, #0
 800b476:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b47a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800b47e:	4618      	mov	r0, r3
 800b480:	f7fc fedc 	bl	800823c <HAL_RCC_OscConfig>
 800b484:	4603      	mov	r3, r0
 800b486:	2b00      	cmp	r3, #0
 800b488:	d001      	beq.n	800b48e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800b48a:	f000 fac9 	bl	800ba20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b48e:	230f      	movs	r3, #15
 800b490:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b492:	2302      	movs	r3, #2
 800b494:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b496:	2300      	movs	r3, #0
 800b498:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800b49a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b49e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800b4a4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800b4a8:	2102      	movs	r1, #2
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f7fd ff1a 	bl	80092e4 <HAL_RCC_ClockConfig>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d001      	beq.n	800b4ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800b4b6:	f000 fab3 	bl	800ba20 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800b4ba:	23a3      	movs	r3, #163	; 0xa3
 800b4bc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800b4c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b4ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800b4cc:	2310      	movs	r3, #16
 800b4ce:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b4d0:	1d3b      	adds	r3, r7, #4
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f7fe f93a 	bl	800974c <HAL_RCCEx_PeriphCLKConfig>
 800b4d8:	4603      	mov	r3, r0
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d001      	beq.n	800b4e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800b4de:	f000 fa9f 	bl	800ba20 <Error_Handler>
  }
}
 800b4e2:	bf00      	nop
 800b4e4:	3798      	adds	r7, #152	; 0x98
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}
	...

0800b4ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b082      	sub	sp, #8
 800b4f0:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	  __HAL_RCC_DMA1_CLK_ENABLE();
 800b4f2:	4b1e      	ldr	r3, [pc, #120]	; (800b56c <MX_DMA_Init+0x80>)
 800b4f4:	695b      	ldr	r3, [r3, #20]
 800b4f6:	4a1d      	ldr	r2, [pc, #116]	; (800b56c <MX_DMA_Init+0x80>)
 800b4f8:	f043 0301 	orr.w	r3, r3, #1
 800b4fc:	6153      	str	r3, [r2, #20]
 800b4fe:	4b1b      	ldr	r3, [pc, #108]	; (800b56c <MX_DMA_Init+0x80>)
 800b500:	695b      	ldr	r3, [r3, #20]
 800b502:	f003 0301 	and.w	r3, r3, #1
 800b506:	607b      	str	r3, [r7, #4]
 800b508:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_DMA2_CLK_ENABLE();
 800b50a:	4b18      	ldr	r3, [pc, #96]	; (800b56c <MX_DMA_Init+0x80>)
 800b50c:	695b      	ldr	r3, [r3, #20]
 800b50e:	4a17      	ldr	r2, [pc, #92]	; (800b56c <MX_DMA_Init+0x80>)
 800b510:	f043 0302 	orr.w	r3, r3, #2
 800b514:	6153      	str	r3, [r2, #20]
 800b516:	4b15      	ldr	r3, [pc, #84]	; (800b56c <MX_DMA_Init+0x80>)
 800b518:	695b      	ldr	r3, [r3, #20]
 800b51a:	f003 0302 	and.w	r3, r3, #2
 800b51e:	603b      	str	r3, [r7, #0]
 800b520:	683b      	ldr	r3, [r7, #0]
	  /* DMA interrupt init */
	  /* DMA1_Channel1_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800b522:	2200      	movs	r2, #0
 800b524:	2100      	movs	r1, #0
 800b526:	200b      	movs	r0, #11
 800b528:	f7fc fb2f 	bl	8007b8a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800b52c:	200b      	movs	r0, #11
 800b52e:	f7fc fb48 	bl	8007bc2 <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800b532:	2200      	movs	r2, #0
 800b534:	2100      	movs	r1, #0
 800b536:	2010      	movs	r0, #16
 800b538:	f7fc fb27 	bl	8007b8a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800b53c:	2010      	movs	r0, #16
 800b53e:	f7fc fb40 	bl	8007bc2 <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel7_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800b542:	2200      	movs	r2, #0
 800b544:	2100      	movs	r1, #0
 800b546:	2011      	movs	r0, #17
 800b548:	f7fc fb1f 	bl	8007b8a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800b54c:	2011      	movs	r0, #17
 800b54e:	f7fc fb38 	bl	8007bc2 <HAL_NVIC_EnableIRQ>
	  /* DMA2_Channel1_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800b552:	2200      	movs	r2, #0
 800b554:	2100      	movs	r1, #0
 800b556:	2038      	movs	r0, #56	; 0x38
 800b558:	f7fc fb17 	bl	8007b8a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 800b55c:	2038      	movs	r0, #56	; 0x38
 800b55e:	f7fc fb30 	bl	8007bc2 <HAL_NVIC_EnableIRQ>
}
 800b562:	bf00      	nop
 800b564:	3708      	adds	r7, #8
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
 800b56a:	bf00      	nop
 800b56c:	40021000 	.word	0x40021000

0800b570 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b08a      	sub	sp, #40	; 0x28
 800b574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800b576:	f107 031c 	add.w	r3, r7, #28
 800b57a:	2200      	movs	r2, #0
 800b57c:	601a      	str	r2, [r3, #0]
 800b57e:	605a      	str	r2, [r3, #4]
 800b580:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800b582:	1d3b      	adds	r3, r7, #4
 800b584:	2200      	movs	r2, #0
 800b586:	601a      	str	r2, [r3, #0]
 800b588:	605a      	str	r2, [r3, #4]
 800b58a:	609a      	str	r2, [r3, #8]
 800b58c:	60da      	str	r2, [r3, #12]
 800b58e:	611a      	str	r2, [r3, #16]
 800b590:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800b592:	4b2e      	ldr	r3, [pc, #184]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b594:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b598:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b59a:	4b2c      	ldr	r3, [pc, #176]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b59c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b5a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800b5a2:	4b2a      	ldr	r3, [pc, #168]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b5a8:	4b28      	ldr	r3, [pc, #160]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800b5ae:	4b27      	ldr	r3, [pc, #156]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b5b4:	4b25      	ldr	r3, [pc, #148]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b5bc:	4b23      	ldr	r3, [pc, #140]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5be:	2200      	movs	r2, #0
 800b5c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b5c2:	4b22      	ldr	r3, [pc, #136]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5c4:	2201      	movs	r2, #1
 800b5c6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b5c8:	4b20      	ldr	r3, [pc, #128]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800b5ce:	4b1f      	ldr	r3, [pc, #124]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5d0:	2201      	movs	r2, #1
 800b5d2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800b5d4:	4b1d      	ldr	r3, [pc, #116]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800b5dc:	4b1b      	ldr	r3, [pc, #108]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5de:	2204      	movs	r2, #4
 800b5e0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800b5e2:	4b1a      	ldr	r3, [pc, #104]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800b5e8:	4b18      	ldr	r3, [pc, #96]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800b5ee:	4817      	ldr	r0, [pc, #92]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b5f0:	f7f7 f91c 	bl	800282c <HAL_ADC_Init>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d001      	beq.n	800b5fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800b5fa:	f000 fa11 	bl	800ba20 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800b5fe:	2300      	movs	r3, #0
 800b600:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800b602:	f107 031c 	add.w	r3, r7, #28
 800b606:	4619      	mov	r1, r3
 800b608:	4810      	ldr	r0, [pc, #64]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b60a:	f7f7 ff0f 	bl	800342c <HAL_ADCEx_MultiModeConfigChannel>
 800b60e:	4603      	mov	r3, r0
 800b610:	2b00      	cmp	r3, #0
 800b612:	d001      	beq.n	800b618 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 800b614:	f000 fa04 	bl	800ba20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800b618:	2301      	movs	r3, #1
 800b61a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800b61c:	2301      	movs	r3, #1
 800b61e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800b620:	2300      	movs	r3, #0
 800b622:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800b624:	2300      	movs	r3, #0
 800b626:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b628:	2300      	movs	r3, #0
 800b62a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800b62c:	2300      	movs	r3, #0
 800b62e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b630:	1d3b      	adds	r3, r7, #4
 800b632:	4619      	mov	r1, r3
 800b634:	4805      	ldr	r0, [pc, #20]	; (800b64c <MX_ADC1_Init+0xdc>)
 800b636:	f7f7 fc0f 	bl	8002e58 <HAL_ADC_ConfigChannel>
 800b63a:	4603      	mov	r3, r0
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d001      	beq.n	800b644 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 800b640:	f000 f9ee 	bl	800ba20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800b644:	bf00      	nop
 800b646:	3728      	adds	r7, #40	; 0x28
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}
 800b64c:	200001d4 	.word	0x200001d4

0800b650 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b08a      	sub	sp, #40	; 0x28
 800b654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800b656:	f107 031c 	add.w	r3, r7, #28
 800b65a:	2200      	movs	r2, #0
 800b65c:	601a      	str	r2, [r3, #0]
 800b65e:	605a      	str	r2, [r3, #4]
 800b660:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800b662:	1d3b      	adds	r3, r7, #4
 800b664:	2200      	movs	r2, #0
 800b666:	601a      	str	r2, [r3, #0]
 800b668:	605a      	str	r2, [r3, #4]
 800b66a:	609a      	str	r2, [r3, #8]
 800b66c:	60da      	str	r2, [r3, #12]
 800b66e:	611a      	str	r2, [r3, #16]
 800b670:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800b672:	4b2e      	ldr	r3, [pc, #184]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b674:	4a2e      	ldr	r2, [pc, #184]	; (800b730 <MX_ADC2_Init+0xe0>)
 800b676:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b678:	4b2c      	ldr	r3, [pc, #176]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b67a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b67e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800b680:	4b2a      	ldr	r3, [pc, #168]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b682:	2200      	movs	r2, #0
 800b684:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b686:	4b29      	ldr	r3, [pc, #164]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b688:	2200      	movs	r2, #0
 800b68a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b68c:	4b27      	ldr	r3, [pc, #156]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b68e:	2200      	movs	r2, #0
 800b690:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b692:	4b26      	ldr	r3, [pc, #152]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b694:	2200      	movs	r2, #0
 800b696:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b69a:	4b24      	ldr	r3, [pc, #144]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b69c:	2200      	movs	r2, #0
 800b69e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b6a0:	4b22      	ldr	r3, [pc, #136]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b6a6:	4b21      	ldr	r3, [pc, #132]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800b6ac:	4b1f      	ldr	r3, [pc, #124]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800b6b2:	4b1e      	ldr	r3, [pc, #120]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b6b4:	2201      	movs	r2, #1
 800b6b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800b6ba:	4b1c      	ldr	r3, [pc, #112]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b6bc:	2204      	movs	r2, #4
 800b6be:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800b6c0:	4b1a      	ldr	r3, [pc, #104]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800b6c6:	4b19      	ldr	r3, [pc, #100]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800b6cc:	4817      	ldr	r0, [pc, #92]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b6ce:	f7f7 f8ad 	bl	800282c <HAL_ADC_Init>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d001      	beq.n	800b6dc <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 800b6d8:	f000 f9a2 	bl	800ba20 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc2, &multimode) != HAL_OK)
 800b6e0:	f107 031c 	add.w	r3, r7, #28
 800b6e4:	4619      	mov	r1, r3
 800b6e6:	4811      	ldr	r0, [pc, #68]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b6e8:	f7f7 fea0 	bl	800342c <HAL_ADCEx_MultiModeConfigChannel>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d001      	beq.n	800b6f6 <MX_ADC2_Init+0xa6>
  {
    Error_Handler();
 800b6f2:	f000 f995 	bl	800ba20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800b6fe:	2300      	movs	r3, #0
 800b700:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800b702:	2300      	movs	r3, #0
 800b704:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b706:	2300      	movs	r3, #0
 800b708:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800b70a:	2300      	movs	r3, #0
 800b70c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800b70e:	1d3b      	adds	r3, r7, #4
 800b710:	4619      	mov	r1, r3
 800b712:	4806      	ldr	r0, [pc, #24]	; (800b72c <MX_ADC2_Init+0xdc>)
 800b714:	f7f7 fba0 	bl	8002e58 <HAL_ADC_ConfigChannel>
 800b718:	4603      	mov	r3, r0
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d001      	beq.n	800b722 <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 800b71e:	f000 f97f 	bl	800ba20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800b722:	bf00      	nop
 800b724:	3728      	adds	r7, #40	; 0x28
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}
 800b72a:	bf00      	nop
 800b72c:	20000268 	.word	0x20000268
 800b730:	50000100 	.word	0x50000100

0800b734 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C1_Init 0 */

	  /* USER CODE BEGIN I2C1_Init 1 */

	  /* USER CODE END I2C1_Init 1 */
	  hi2c1.Instance = I2C1;
 800b738:	4b1b      	ldr	r3, [pc, #108]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b73a:	4a1c      	ldr	r2, [pc, #112]	; (800b7ac <MX_I2C1_Init+0x78>)
 800b73c:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0x00702681;
 800b73e:	4b1a      	ldr	r3, [pc, #104]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b740:	4a1b      	ldr	r2, [pc, #108]	; (800b7b0 <MX_I2C1_Init+0x7c>)
 800b742:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 800b744:	4b18      	ldr	r3, [pc, #96]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b746:	2200      	movs	r2, #0
 800b748:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b74a:	4b17      	ldr	r3, [pc, #92]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b74c:	2201      	movs	r2, #1
 800b74e:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b750:	4b15      	ldr	r3, [pc, #84]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b752:	2200      	movs	r2, #0
 800b754:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 800b756:	4b14      	ldr	r3, [pc, #80]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b758:	2200      	movs	r2, #0
 800b75a:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800b75c:	4b12      	ldr	r3, [pc, #72]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b75e:	2200      	movs	r2, #0
 800b760:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b762:	4b11      	ldr	r3, [pc, #68]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b764:	2200      	movs	r2, #0
 800b766:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b768:	4b0f      	ldr	r3, [pc, #60]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b76a:	2200      	movs	r2, #0
 800b76c:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800b76e:	480e      	ldr	r0, [pc, #56]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b770:	f7fa fa78 	bl	8005c64 <HAL_I2C_Init>
 800b774:	4603      	mov	r3, r0
 800b776:	2b00      	cmp	r3, #0
 800b778:	d001      	beq.n	800b77e <MX_I2C1_Init+0x4a>
	  {
	    Error_Handler();
 800b77a:	f000 f951 	bl	800ba20 <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800b77e:	2100      	movs	r1, #0
 800b780:	4809      	ldr	r0, [pc, #36]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b782:	f7fc f80a 	bl	800779a <HAL_I2CEx_ConfigAnalogFilter>
 800b786:	4603      	mov	r3, r0
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d001      	beq.n	800b790 <MX_I2C1_Init+0x5c>
	  {
	    Error_Handler();
 800b78c:	f000 f948 	bl	800ba20 <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800b790:	2100      	movs	r1, #0
 800b792:	4805      	ldr	r0, [pc, #20]	; (800b7a8 <MX_I2C1_Init+0x74>)
 800b794:	f7fc f84b 	bl	800782e <HAL_I2CEx_ConfigDigitalFilter>
 800b798:	4603      	mov	r3, r0
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d001      	beq.n	800b7a2 <MX_I2C1_Init+0x6e>
	  {
	    Error_Handler();
 800b79e:	f000 f93f 	bl	800ba20 <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C1_Init 2 */

	  /* USER CODE END I2C1_Init 2 */
}
 800b7a2:	bf00      	nop
 800b7a4:	bd80      	pop	{r7, pc}
 800b7a6:	bf00      	nop
 800b7a8:	200002fc 	.word	0x200002fc
 800b7ac:	40005400 	.word	0x40005400
 800b7b0:	00702681 	.word	0x00702681

0800b7b4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800b7b8:	4b1b      	ldr	r3, [pc, #108]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7ba:	4a1c      	ldr	r2, [pc, #112]	; (800b82c <MX_SPI3_Init+0x78>)
 800b7bc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800b7be:	4b1a      	ldr	r3, [pc, #104]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b7c4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800b7c6:	4b18      	ldr	r3, [pc, #96]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800b7cc:	4b16      	ldr	r3, [pc, #88]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7ce:	f44f 7240 	mov.w	r2, #768	; 0x300
 800b7d2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b7d4:	4b14      	ldr	r3, [pc, #80]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b7da:	4b13      	ldr	r3, [pc, #76]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7dc:	2200      	movs	r2, #0
 800b7de:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800b7e0:	4b11      	ldr	r3, [pc, #68]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b7e6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b7e8:	4b0f      	ldr	r3, [pc, #60]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b7ee:	4b0e      	ldr	r3, [pc, #56]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800b7f4:	4b0c      	ldr	r3, [pc, #48]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b7fa:	4b0b      	ldr	r3, [pc, #44]	; (800b828 <MX_SPI3_Init+0x74>)
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800b800:	4b09      	ldr	r3, [pc, #36]	; (800b828 <MX_SPI3_Init+0x74>)
 800b802:	2207      	movs	r2, #7
 800b804:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800b806:	4b08      	ldr	r3, [pc, #32]	; (800b828 <MX_SPI3_Init+0x74>)
 800b808:	2200      	movs	r2, #0
 800b80a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800b80c:	4b06      	ldr	r3, [pc, #24]	; (800b828 <MX_SPI3_Init+0x74>)
 800b80e:	2208      	movs	r2, #8
 800b810:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800b812:	4805      	ldr	r0, [pc, #20]	; (800b828 <MX_SPI3_Init+0x74>)
 800b814:	f7fe fa6c 	bl	8009cf0 <HAL_SPI_Init>
 800b818:	4603      	mov	r3, r0
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d001      	beq.n	800b822 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800b81e:	f000 f8ff 	bl	800ba20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800b822:	bf00      	nop
 800b824:	bd80      	pop	{r7, pc}
 800b826:	bf00      	nop
 800b828:	20000400 	.word	0x20000400
 800b82c:	40003c00 	.word	0x40003c00

0800b830 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800b834:	4b14      	ldr	r3, [pc, #80]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b836:	4a15      	ldr	r2, [pc, #84]	; (800b88c <MX_USART1_UART_Init+0x5c>)
 800b838:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800b83a:	4b13      	ldr	r3, [pc, #76]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b83c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800b840:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800b842:	4b11      	ldr	r3, [pc, #68]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b844:	2200      	movs	r2, #0
 800b846:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800b848:	4b0f      	ldr	r3, [pc, #60]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b84a:	2200      	movs	r2, #0
 800b84c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800b84e:	4b0e      	ldr	r3, [pc, #56]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b850:	2200      	movs	r2, #0
 800b852:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800b854:	4b0c      	ldr	r3, [pc, #48]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b856:	220c      	movs	r2, #12
 800b858:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b85a:	4b0b      	ldr	r3, [pc, #44]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b85c:	2200      	movs	r2, #0
 800b85e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800b860:	4b09      	ldr	r3, [pc, #36]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b862:	2200      	movs	r2, #0
 800b864:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800b866:	4b08      	ldr	r3, [pc, #32]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b868:	2200      	movs	r2, #0
 800b86a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800b86c:	4b06      	ldr	r3, [pc, #24]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b86e:	2200      	movs	r2, #0
 800b870:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800b872:	4805      	ldr	r0, [pc, #20]	; (800b888 <MX_USART1_UART_Init+0x58>)
 800b874:	f7fe fc72 	bl	800a15c <HAL_UART_Init>
 800b878:	4603      	mov	r3, r0
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d001      	beq.n	800b882 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800b87e:	f000 f8cf 	bl	800ba20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800b882:	bf00      	nop
 800b884:	bd80      	pop	{r7, pc}
 800b886:	bf00      	nop
 800b888:	2000048c 	.word	0x2000048c
 800b88c:	40013800 	.word	0x40013800

0800b890 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800b894:	4b14      	ldr	r3, [pc, #80]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b896:	4a15      	ldr	r2, [pc, #84]	; (800b8ec <MX_USART2_UART_Init+0x5c>)
 800b898:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800b89a:	4b13      	ldr	r3, [pc, #76]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b89c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b8a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800b8a2:	4b11      	ldr	r3, [pc, #68]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800b8a8:	4b0f      	ldr	r3, [pc, #60]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800b8ae:	4b0e      	ldr	r3, [pc, #56]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800b8b4:	4b0c      	ldr	r3, [pc, #48]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b8b6:	220c      	movs	r2, #12
 800b8b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b8ba:	4b0b      	ldr	r3, [pc, #44]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b8bc:	2200      	movs	r2, #0
 800b8be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800b8c0:	4b09      	ldr	r3, [pc, #36]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800b8c6:	4b08      	ldr	r3, [pc, #32]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800b8cc:	4b06      	ldr	r3, [pc, #24]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800b8d2:	4805      	ldr	r0, [pc, #20]	; (800b8e8 <MX_USART2_UART_Init+0x58>)
 800b8d4:	f7fe fc42 	bl	800a15c <HAL_UART_Init>
 800b8d8:	4603      	mov	r3, r0
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d001      	beq.n	800b8e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800b8de:	f000 f89f 	bl	800ba20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800b8e2:	bf00      	nop
 800b8e4:	bd80      	pop	{r7, pc}
 800b8e6:	bf00      	nop
 800b8e8:	20000510 	.word	0x20000510
 800b8ec:	40004400 	.word	0x40004400

0800b8f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b088      	sub	sp, #32
 800b8f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b8f6:	f107 030c 	add.w	r3, r7, #12
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	601a      	str	r2, [r3, #0]
 800b8fe:	605a      	str	r2, [r3, #4]
 800b900:	609a      	str	r2, [r3, #8]
 800b902:	60da      	str	r2, [r3, #12]
 800b904:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b906:	4b43      	ldr	r3, [pc, #268]	; (800ba14 <MX_GPIO_Init+0x124>)
 800b908:	695b      	ldr	r3, [r3, #20]
 800b90a:	4a42      	ldr	r2, [pc, #264]	; (800ba14 <MX_GPIO_Init+0x124>)
 800b90c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b910:	6153      	str	r3, [r2, #20]
 800b912:	4b40      	ldr	r3, [pc, #256]	; (800ba14 <MX_GPIO_Init+0x124>)
 800b914:	695b      	ldr	r3, [r3, #20]
 800b916:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b91a:	60bb      	str	r3, [r7, #8]
 800b91c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b91e:	4b3d      	ldr	r3, [pc, #244]	; (800ba14 <MX_GPIO_Init+0x124>)
 800b920:	695b      	ldr	r3, [r3, #20]
 800b922:	4a3c      	ldr	r2, [pc, #240]	; (800ba14 <MX_GPIO_Init+0x124>)
 800b924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b928:	6153      	str	r3, [r2, #20]
 800b92a:	4b3a      	ldr	r3, [pc, #232]	; (800ba14 <MX_GPIO_Init+0x124>)
 800b92c:	695b      	ldr	r3, [r3, #20]
 800b92e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b932:	607b      	str	r3, [r7, #4]
 800b934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b936:	4b37      	ldr	r3, [pc, #220]	; (800ba14 <MX_GPIO_Init+0x124>)
 800b938:	695b      	ldr	r3, [r3, #20]
 800b93a:	4a36      	ldr	r2, [pc, #216]	; (800ba14 <MX_GPIO_Init+0x124>)
 800b93c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b940:	6153      	str	r3, [r2, #20]
 800b942:	4b34      	ldr	r3, [pc, #208]	; (800ba14 <MX_GPIO_Init+0x124>)
 800b944:	695b      	ldr	r3, [r3, #20]
 800b946:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b94a:	603b      	str	r3, [r7, #0]
 800b94c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800b94e:	2200      	movs	r2, #0
 800b950:	2120      	movs	r1, #32
 800b952:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b956:	f7f8 f92a 	bl	8003bae <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800b95a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b95e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800b960:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800b964:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b966:	2300      	movs	r3, #0
 800b968:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800b96a:	f107 030c 	add.w	r3, r7, #12
 800b96e:	4619      	mov	r1, r3
 800b970:	4829      	ldr	r0, [pc, #164]	; (800ba18 <MX_GPIO_Init+0x128>)
 800b972:	f7f7 ff7b 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800b976:	2340      	movs	r3, #64	; 0x40
 800b978:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b97a:	2300      	movs	r3, #0
 800b97c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b97e:	2300      	movs	r3, #0
 800b980:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b982:	f107 030c 	add.w	r3, r7, #12
 800b986:	4619      	mov	r1, r3
 800b988:	4823      	ldr	r0, [pc, #140]	; (800ba18 <MX_GPIO_Init+0x128>)
 800b98a:	f7f7 ff6f 	bl	800386c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800b98e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800b992:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b994:	2301      	movs	r3, #1
 800b996:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b998:	2300      	movs	r3, #0
 800b99a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b99c:	2300      	movs	r3, #0
 800b99e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b9a0:	f107 030c 	add.w	r3, r7, #12
 800b9a4:	4619      	mov	r1, r3
 800b9a6:	481d      	ldr	r0, [pc, #116]	; (800ba1c <MX_GPIO_Init+0x12c>)
 800b9a8:	f7f7 ff60 	bl	800386c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3| GPIO_PIN_4;
 800b9ac:	2318      	movs	r3, #24
 800b9ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b9b8:	f107 030c 	add.w	r3, r7, #12
 800b9bc:	4619      	mov	r1, r3
 800b9be:	4817      	ldr	r0, [pc, #92]	; (800ba1c <MX_GPIO_Init+0x12c>)
 800b9c0:	f7f7 ff54 	bl	800386c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7| GPIO_PIN_9;
 800b9c4:	f44f 7320 	mov.w	r3, #640	; 0x280
 800b9c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b9d2:	f107 030c 	add.w	r3, r7, #12
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	480f      	ldr	r0, [pc, #60]	; (800ba18 <MX_GPIO_Init+0x128>)
 800b9da:	f7f7 ff47 	bl	800386c <HAL_GPIO_Init>
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PC6 PC8 */
  GPIO_InitStruct.Pin =  GPIO_PIN_2|GPIO_PIN_3;
 800b9de:	230c      	movs	r3, #12
 800b9e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b9ee:	f107 030c 	add.w	r3, r7, #12
 800b9f2:	4619      	mov	r1, r3
 800b9f4:	4808      	ldr	r0, [pc, #32]	; (800ba18 <MX_GPIO_Init+0x128>)
 800b9f6:	f7f7 ff39 	bl	800386c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	2100      	movs	r1, #0
 800b9fe:	2028      	movs	r0, #40	; 0x28
 800ba00:	f7fc f8c3 	bl	8007b8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800ba04:	2028      	movs	r0, #40	; 0x28
 800ba06:	f7fc f8dc 	bl	8007bc2 <HAL_NVIC_EnableIRQ>

}
 800ba0a:	bf00      	nop
 800ba0c:	3720      	adds	r7, #32
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	bd80      	pop	{r7, pc}
 800ba12:	bf00      	nop
 800ba14:	40021000 	.word	0x40021000
 800ba18:	48000800 	.word	0x48000800
 800ba1c:	48000400 	.word	0x48000400

0800ba20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Error_Handler(void)
{
 800ba20:	b480      	push	{r7}
 800ba22:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800ba24:	b672      	cpsid	i
}
 800ba26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ba28:	e7fe      	b.n	800ba28 <Error_Handler+0x8>

0800ba2a <EcuM_StartUp_One>:
#include "EcuM.h"
#include "Os_task.h"
#include "BswM.h"

void EcuM_StartUp_One()
{
 800ba2a:	b580      	push	{r7, lr}
 800ba2c:	af00      	add	r7, sp, #0
	(void)HAL_Init();
 800ba2e:	f7fb ff6d 	bl	800790c <HAL_Init>
	BswM_Init();
 800ba32:	f7ff fc37 	bl	800b2a4 <BswM_Init>
}
 800ba36:	bf00      	nop
 800ba38:	bd80      	pop	{r7, pc}

0800ba3a <EcuM_StartUp_Two>:

void EcuM_StartUp_Two()
{
 800ba3a:	b480      	push	{r7}
 800ba3c:	af00      	add	r7, sp, #0

}
 800ba3e:	bf00      	nop
 800ba40:	46bd      	mov	sp, r7
 800ba42:	bc80      	pop	{r7}
 800ba44:	4770      	bx	lr

0800ba46 <EcuM_Init>:

int EcuM_Init(void)
{
 800ba46:	b580      	push	{r7, lr}
 800ba48:	af00      	add	r7, sp, #0
	EcuM_StartUp_One();
 800ba4a:	f7ff ffee 	bl	800ba2a <EcuM_StartUp_One>
	/* Start Scheduler */
	Os_Start();
 800ba4e:	f000 f803 	bl	800ba58 <Os_Start>

	return 0;
 800ba52:	2300      	movs	r3, #0
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	bd80      	pop	{r7, pc}

0800ba58 <Os_Start>:

#include "Os.h"
#include "Os_scheduler.h"

void Os_Start()
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	af00      	add	r7, sp, #0
	Os_Scheduler_Init();
 800ba5c:	f000 f8ba 	bl	800bbd4 <Os_Scheduler_Init>
	Os_Scheduler_Start();
 800ba60:	f000 f930 	bl	800bcc4 <Os_Scheduler_Start>

	while(1)
 800ba64:	e7fe      	b.n	800ba64 <Os_Start+0xc>
	...

0800ba68 <SysTick_Handler>:
/**
  * @brief  SysTick IRQ Handler
  * @return None
  */
void SysTick_Handler(void)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	af00      	add	r7, sp, #0
	/* Increment general counter */
	HAL_IncTick();
 800ba6c:	f7fb ff9a 	bl	80079a4 <HAL_IncTick>
	/* Reset counters if base counter reached maximum value */
	if(g_Os_BaseTimerISR_count_u32 == OS_BASETIMER_COUNT_MAX)
 800ba70:	4b40      	ldr	r3, [pc, #256]	; (800bb74 <SysTick_Handler+0x10c>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f242 720f 	movw	r2, #9999	; 0x270f
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	d112      	bne.n	800baa2 <SysTick_Handler+0x3a>
	{
		g_Os_BaseTimerISR_count_u32 = 0u;
 800ba7c:	4b3d      	ldr	r3, [pc, #244]	; (800bb74 <SysTick_Handler+0x10c>)
 800ba7e:	2200      	movs	r2, #0
 800ba80:	601a      	str	r2, [r3, #0]
		g_Os_5msTimerISR_count_u32 = 0u;
 800ba82:	4b3d      	ldr	r3, [pc, #244]	; (800bb78 <SysTick_Handler+0x110>)
 800ba84:	2200      	movs	r2, #0
 800ba86:	601a      	str	r2, [r3, #0]
		g_Os_10msTimerISR_count_u32 = 0u;
 800ba88:	4b3c      	ldr	r3, [pc, #240]	; (800bb7c <SysTick_Handler+0x114>)
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	601a      	str	r2, [r3, #0]
		g_Os_50msTimerISR_count_u32 = 0u;
 800ba8e:	4b3c      	ldr	r3, [pc, #240]	; (800bb80 <SysTick_Handler+0x118>)
 800ba90:	2200      	movs	r2, #0
 800ba92:	601a      	str	r2, [r3, #0]
		g_Os_100msTimerISR_count_u32 = 0u;
 800ba94:	4b3b      	ldr	r3, [pc, #236]	; (800bb84 <SysTick_Handler+0x11c>)
 800ba96:	2200      	movs	r2, #0
 800ba98:	601a      	str	r2, [r3, #0]
		g_Os_500msTimerISR_count_u32 = 0u;
 800ba9a:	4b3b      	ldr	r3, [pc, #236]	; (800bb88 <SysTick_Handler+0x120>)
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	601a      	str	r2, [r3, #0]
 800baa0:	e004      	b.n	800baac <SysTick_Handler+0x44>
	}
	else
	{
		/* Increment base counter */
		g_Os_BaseTimerISR_count_u32++;
 800baa2:	4b34      	ldr	r3, [pc, #208]	; (800bb74 <SysTick_Handler+0x10c>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	3301      	adds	r3, #1
 800baa8:	4a32      	ldr	r2, [pc, #200]	; (800bb74 <SysTick_Handler+0x10c>)
 800baaa:	6013      	str	r3, [r2, #0]
	}

	/* Check for 5ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 5) == 0u)
 800baac:	4b31      	ldr	r3, [pc, #196]	; (800bb74 <SysTick_Handler+0x10c>)
 800baae:	6819      	ldr	r1, [r3, #0]
 800bab0:	4b36      	ldr	r3, [pc, #216]	; (800bb8c <SysTick_Handler+0x124>)
 800bab2:	fba3 2301 	umull	r2, r3, r3, r1
 800bab6:	089a      	lsrs	r2, r3, #2
 800bab8:	4613      	mov	r3, r2
 800baba:	009b      	lsls	r3, r3, #2
 800babc:	4413      	add	r3, r2
 800babe:	1aca      	subs	r2, r1, r3
 800bac0:	2a00      	cmp	r2, #0
 800bac2:	d104      	bne.n	800bace <SysTick_Handler+0x66>
	{
		/* Increment 5ms counter */
		g_Os_5msTimerISR_count_u32++;
 800bac4:	4b2c      	ldr	r3, [pc, #176]	; (800bb78 <SysTick_Handler+0x110>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	3301      	adds	r3, #1
 800baca:	4a2b      	ldr	r2, [pc, #172]	; (800bb78 <SysTick_Handler+0x110>)
 800bacc:	6013      	str	r3, [r2, #0]
	}

	/* Check for 10ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 10) == 0u)
 800bace:	4b29      	ldr	r3, [pc, #164]	; (800bb74 <SysTick_Handler+0x10c>)
 800bad0:	6819      	ldr	r1, [r3, #0]
 800bad2:	4b2e      	ldr	r3, [pc, #184]	; (800bb8c <SysTick_Handler+0x124>)
 800bad4:	fba3 2301 	umull	r2, r3, r3, r1
 800bad8:	08da      	lsrs	r2, r3, #3
 800bada:	4613      	mov	r3, r2
 800badc:	009b      	lsls	r3, r3, #2
 800bade:	4413      	add	r3, r2
 800bae0:	005b      	lsls	r3, r3, #1
 800bae2:	1aca      	subs	r2, r1, r3
 800bae4:	2a00      	cmp	r2, #0
 800bae6:	d104      	bne.n	800baf2 <SysTick_Handler+0x8a>
	{
		/* Increment 10ms counter */
		g_Os_10msTimerISR_count_u32++;
 800bae8:	4b24      	ldr	r3, [pc, #144]	; (800bb7c <SysTick_Handler+0x114>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	3301      	adds	r3, #1
 800baee:	4a23      	ldr	r2, [pc, #140]	; (800bb7c <SysTick_Handler+0x114>)
 800baf0:	6013      	str	r3, [r2, #0]
	}

	/* Check for 50ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 50) == 0u)
 800baf2:	4b20      	ldr	r3, [pc, #128]	; (800bb74 <SysTick_Handler+0x10c>)
 800baf4:	681a      	ldr	r2, [r3, #0]
 800baf6:	4b26      	ldr	r3, [pc, #152]	; (800bb90 <SysTick_Handler+0x128>)
 800baf8:	fba3 1302 	umull	r1, r3, r3, r2
 800bafc:	091b      	lsrs	r3, r3, #4
 800bafe:	2132      	movs	r1, #50	; 0x32
 800bb00:	fb01 f303 	mul.w	r3, r1, r3
 800bb04:	1ad3      	subs	r3, r2, r3
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d104      	bne.n	800bb14 <SysTick_Handler+0xac>
	{
		/* Increment 50ms counter */
		g_Os_50msTimerISR_count_u32++;
 800bb0a:	4b1d      	ldr	r3, [pc, #116]	; (800bb80 <SysTick_Handler+0x118>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	3301      	adds	r3, #1
 800bb10:	4a1b      	ldr	r2, [pc, #108]	; (800bb80 <SysTick_Handler+0x118>)
 800bb12:	6013      	str	r3, [r2, #0]
	}

	/* Check for 100ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 100) == 0u)
 800bb14:	4b17      	ldr	r3, [pc, #92]	; (800bb74 <SysTick_Handler+0x10c>)
 800bb16:	681a      	ldr	r2, [r3, #0]
 800bb18:	4b1d      	ldr	r3, [pc, #116]	; (800bb90 <SysTick_Handler+0x128>)
 800bb1a:	fba3 1302 	umull	r1, r3, r3, r2
 800bb1e:	095b      	lsrs	r3, r3, #5
 800bb20:	2164      	movs	r1, #100	; 0x64
 800bb22:	fb01 f303 	mul.w	r3, r1, r3
 800bb26:	1ad3      	subs	r3, r2, r3
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d104      	bne.n	800bb36 <SysTick_Handler+0xce>
	{
		/* Increment 100ms counter */
		g_Os_100msTimerISR_count_u32++;
 800bb2c:	4b15      	ldr	r3, [pc, #84]	; (800bb84 <SysTick_Handler+0x11c>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	3301      	adds	r3, #1
 800bb32:	4a14      	ldr	r2, [pc, #80]	; (800bb84 <SysTick_Handler+0x11c>)
 800bb34:	6013      	str	r3, [r2, #0]
	}

	/* Check for 500ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 500) == 0u)
 800bb36:	4b0f      	ldr	r3, [pc, #60]	; (800bb74 <SysTick_Handler+0x10c>)
 800bb38:	681a      	ldr	r2, [r3, #0]
 800bb3a:	4b16      	ldr	r3, [pc, #88]	; (800bb94 <SysTick_Handler+0x12c>)
 800bb3c:	fba3 1302 	umull	r1, r3, r3, r2
 800bb40:	095b      	lsrs	r3, r3, #5
 800bb42:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800bb46:	fb01 f303 	mul.w	r3, r1, r3
 800bb4a:	1ad3      	subs	r3, r2, r3
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d104      	bne.n	800bb5a <SysTick_Handler+0xf2>
	{
		/* Increment 500ms counter */
		g_Os_500msTimerISR_count_u32++;
 800bb50:	4b0d      	ldr	r3, [pc, #52]	; (800bb88 <SysTick_Handler+0x120>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	3301      	adds	r3, #1
 800bb56:	4a0c      	ldr	r2, [pc, #48]	; (800bb88 <SysTick_Handler+0x120>)
 800bb58:	6013      	str	r3, [r2, #0]
	}

	/* Call PendSV_Handler for context switch */
	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800bb5a:	4b0f      	ldr	r3, [pc, #60]	; (800bb98 <SysTick_Handler+0x130>)
 800bb5c:	781b      	ldrb	r3, [r3, #0]
 800bb5e:	b2db      	uxtb	r3, r3
 800bb60:	2b03      	cmp	r3, #3
 800bb62:	d105      	bne.n	800bb70 <SysTick_Handler+0x108>
	{
		SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800bb64:	4b0d      	ldr	r3, [pc, #52]	; (800bb9c <SysTick_Handler+0x134>)
 800bb66:	685b      	ldr	r3, [r3, #4]
 800bb68:	4a0c      	ldr	r2, [pc, #48]	; (800bb9c <SysTick_Handler+0x134>)
 800bb6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bb6e:	6053      	str	r3, [r2, #4]
	}
}
 800bb70:	bf00      	nop
 800bb72:	bd80      	pop	{r7, pc}
 800bb74:	20001570 	.word	0x20001570
 800bb78:	20001574 	.word	0x20001574
 800bb7c:	20001578 	.word	0x20001578
 800bb80:	2000157c 	.word	0x2000157c
 800bb84:	20001580 	.word	0x20001580
 800bb88:	20001584 	.word	0x20001584
 800bb8c:	cccccccd 	.word	0xcccccccd
 800bb90:	51eb851f 	.word	0x51eb851f
 800bb94:	10624dd3 	.word	0x10624dd3
 800bb98:	200015b0 	.word	0x200015b0
 800bb9c:	e000ed00 	.word	0xe000ed00

0800bba0 <PendSV_Handler>:

	/// At this point the processor has already pushed PSR, PC, LR, R12, R3, R2, R1 and R0
	/// onto the stack. We need to push the rest(i.e R4, R5, R6, R7, R8, R9, R10 & R11) to save the
	/// context of the current task.
	/// Disable interrupts
    __asm("CPSID   I");
 800bba0:	b672      	cpsid	i
    /// Push registers R4 to R7
    __asm("PUSH    {R4-R7}");
 800bba2:	b4f0      	push	{r4, r5, r6, r7}
    /// Push registers R8-R11
    __asm("MOV     R4, R8");
 800bba4:	4644      	mov	r4, r8
    __asm("MOV     R5, R9");
 800bba6:	464d      	mov	r5, r9
    __asm("MOV     R6, R10");
 800bba8:	4656      	mov	r6, sl
    __asm("MOV     R7, R11");
 800bbaa:	465f      	mov	r7, fp
    __asm("PUSH    {R4-R7}");
 800bbac:	b4f0      	push	{r4, r5, r6, r7}
    /// Load R0 with the address of pCurntTcb
    __asm("LDR     R0, =g_Os_CurrentTaskBlock_ps");
 800bbae:	4808      	ldr	r0, [pc, #32]	; (800bbd0 <PendSV_Handler+0x30>)
    /// Load R1 with the content of pCurntTcb(i.e post this, R1 will contain the address of current TCB).
    __asm("LDR     R1, [R0]");
 800bbb0:	6801      	ldr	r1, [r0, #0]
    /// Move the SP value to R4
    __asm("MOV     R4, SP");
 800bbb2:	466c      	mov	r4, sp
    /// Store the value of the stack pointer(copied in R4) to the current tasks "stackPt" element in its TCB.
    /// This marks an end to saving the context of the current task.
    __asm("STR     R4, [R1]");
 800bbb4:	600c      	str	r4, [r1, #0]


    /// STEP 2: LOAD THE NEW TASK CONTEXT FROM ITS STACK TO THE CPU REGISTERS, UPDATE pCurntTcb.

    /// Load the address of the next task TCB onto the R1.
    __asm("LDR     R1, [R1,#4]");
 800bbb6:	6849      	ldr	r1, [r1, #4]
    /// Load the contents of the next tasks stack pointer to pCurntTcb, equivalent to pointing pCurntTcb to
    /// the newer tasks TCB. Remember R1 contains the address of pCurntTcb.
    __asm("STR     R1, [R0]");
 800bbb8:	6001      	str	r1, [r0, #0]
    /// Load the newer tasks TCB to the SP using R4.
    __asm("LDR     R4, [R1]");
 800bbba:	680c      	ldr	r4, [r1, #0]
    __asm("MOV     SP, R4");
 800bbbc:	46a5      	mov	sp, r4
    /// Pop registers R8-R11
    __asm("POP     {R4-R7}");
 800bbbe:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 800bbc0:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 800bbc2:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 800bbc4:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 800bbc6:	46bb      	mov	fp, r7
    /// Pop registers R4-R7
    __asm("POP     {R4-R7}");
 800bbc8:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("CPSIE   I ");
 800bbca:	b662      	cpsie	i
    __asm("BX      LR");
 800bbcc:	4770      	bx	lr

}
 800bbce:	bf00      	nop
 800bbd0:	200005cc 	.word	0x200005cc

0800bbd4 <Os_Scheduler_Init>:
/**
  * @brief  OS Scheduler initialization function
  * @return None
  */
void Os_Scheduler_Init()
{
 800bbd4:	b480      	push	{r7}
 800bbd6:	af00      	add	r7, sp, #0
	/* Enter critical section: Disable interrupts */
	__asm("CPSID   I");
 800bbd8:	b672      	cpsid	i
	/* Make the Task Control Block linked list circular */
	g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8];
 800bbda:	4b29      	ldr	r3, [pc, #164]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bbdc:	4a29      	ldr	r2, [pc, #164]	; (800bc84 <Os_Scheduler_Init+0xb0>)
 800bbde:	605a      	str	r2, [r3, #4]
	g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8];
 800bbe0:	4b27      	ldr	r3, [pc, #156]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bbe2:	4a29      	ldr	r2, [pc, #164]	; (800bc88 <Os_Scheduler_Init+0xb4>)
 800bbe4:	60da      	str	r2, [r3, #12]
	g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8];
 800bbe6:	4b26      	ldr	r3, [pc, #152]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bbe8:	4a28      	ldr	r2, [pc, #160]	; (800bc8c <Os_Scheduler_Init+0xb8>)
 800bbea:	615a      	str	r2, [r3, #20]
	g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8];
 800bbec:	4b24      	ldr	r3, [pc, #144]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bbee:	4a28      	ldr	r2, [pc, #160]	; (800bc90 <Os_Scheduler_Init+0xbc>)
 800bbf0:	61da      	str	r2, [r3, #28]
	g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8];
 800bbf2:	4b23      	ldr	r3, [pc, #140]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bbf4:	4a22      	ldr	r2, [pc, #136]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bbf6:	625a      	str	r2, [r3, #36]	; 0x24
	/* Setup stack for initialization (master) task */
	g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-16];
 800bbf8:	4b21      	ldr	r3, [pc, #132]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bbfa:	4a26      	ldr	r2, [pc, #152]	; (800bc94 <Os_Scheduler_Init+0xc0>)
 800bbfc:	601a      	str	r2, [r3, #0]
	g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800bbfe:	4b26      	ldr	r3, [pc, #152]	; (800bc98 <Os_Scheduler_Init+0xc4>)
 800bc00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bc04:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
	g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_TaskMaster_0);
 800bc08:	4a24      	ldr	r2, [pc, #144]	; (800bc9c <Os_Scheduler_Init+0xc8>)
 800bc0a:	4b23      	ldr	r3, [pc, #140]	; (800bc98 <Os_Scheduler_Init+0xc4>)
 800bc0c:	f8c3 2318 	str.w	r2, [r3, #792]	; 0x318
	/* Setup stack for 10ms task */
    g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-16];
 800bc10:	4b1b      	ldr	r3, [pc, #108]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bc12:	4a23      	ldr	r2, [pc, #140]	; (800bca0 <Os_Scheduler_Init+0xcc>)
 800bc14:	609a      	str	r2, [r3, #8]
    g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800bc16:	4b20      	ldr	r3, [pc, #128]	; (800bc98 <Os_Scheduler_Init+0xc4>)
 800bc18:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bc1c:	f8c3 263c 	str.w	r2, [r3, #1596]	; 0x63c
    g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task10ms_0);
 800bc20:	4a20      	ldr	r2, [pc, #128]	; (800bca4 <Os_Scheduler_Init+0xd0>)
 800bc22:	4b1d      	ldr	r3, [pc, #116]	; (800bc98 <Os_Scheduler_Init+0xc4>)
 800bc24:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
	/* Setup stack for 50ms task */
    g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-16];
 800bc28:	4b15      	ldr	r3, [pc, #84]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bc2a:	4a1f      	ldr	r2, [pc, #124]	; (800bca8 <Os_Scheduler_Init+0xd4>)
 800bc2c:	611a      	str	r2, [r3, #16]
    g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800bc2e:	4b1a      	ldr	r3, [pc, #104]	; (800bc98 <Os_Scheduler_Init+0xc4>)
 800bc30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bc34:	f8c3 295c 	str.w	r2, [r3, #2396]	; 0x95c
    g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task50ms_0);
 800bc38:	4a1c      	ldr	r2, [pc, #112]	; (800bcac <Os_Scheduler_Init+0xd8>)
 800bc3a:	4b17      	ldr	r3, [pc, #92]	; (800bc98 <Os_Scheduler_Init+0xc4>)
 800bc3c:	f8c3 2958 	str.w	r2, [r3, #2392]	; 0x958
	/* Setup stack for 100ms task */
    g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-16];
 800bc40:	4b0f      	ldr	r3, [pc, #60]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bc42:	4a1b      	ldr	r2, [pc, #108]	; (800bcb0 <Os_Scheduler_Init+0xdc>)
 800bc44:	619a      	str	r2, [r3, #24]
    g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800bc46:	4b14      	ldr	r3, [pc, #80]	; (800bc98 <Os_Scheduler_Init+0xc4>)
 800bc48:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bc4c:	f8c3 2c7c 	str.w	r2, [r3, #3196]	; 0xc7c
    g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task100ms_0);
 800bc50:	4a18      	ldr	r2, [pc, #96]	; (800bcb4 <Os_Scheduler_Init+0xe0>)
 800bc52:	4b11      	ldr	r3, [pc, #68]	; (800bc98 <Os_Scheduler_Init+0xc4>)
 800bc54:	f8c3 2c78 	str.w	r2, [r3, #3192]	; 0xc78
	/* Setup stack for 500ms task */
    g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-16];
 800bc58:	4b09      	ldr	r3, [pc, #36]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bc5a:	4a17      	ldr	r2, [pc, #92]	; (800bcb8 <Os_Scheduler_Init+0xe4>)
 800bc5c:	621a      	str	r2, [r3, #32]
    g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800bc5e:	4b0e      	ldr	r3, [pc, #56]	; (800bc98 <Os_Scheduler_Init+0xc4>)
 800bc60:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bc64:	f8c3 2f9c 	str.w	r2, [r3, #3996]	; 0xf9c
    g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task500ms_0);
 800bc68:	4a14      	ldr	r2, [pc, #80]	; (800bcbc <Os_Scheduler_Init+0xe8>)
 800bc6a:	4b0b      	ldr	r3, [pc, #44]	; (800bc98 <Os_Scheduler_Init+0xc4>)
 800bc6c:	f8c3 2f98 	str.w	r2, [r3, #3992]	; 0xf98
    /* Set the current task control block to point to init task */
    g_Os_CurrentTaskBlock_ps = &g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8];
 800bc70:	4b13      	ldr	r3, [pc, #76]	; (800bcc0 <Os_Scheduler_Init+0xec>)
 800bc72:	4a03      	ldr	r2, [pc, #12]	; (800bc80 <Os_Scheduler_Init+0xac>)
 800bc74:	601a      	str	r2, [r3, #0]
    /* Leave critical section: Enable interrupts */
    __asm("CPSIE   I ");
 800bc76:	b662      	cpsie	i
}
 800bc78:	bf00      	nop
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	bc80      	pop	{r7}
 800bc7e:	4770      	bx	lr
 800bc80:	200005a4 	.word	0x200005a4
 800bc84:	200005ac 	.word	0x200005ac
 800bc88:	200005b4 	.word	0x200005b4
 800bc8c:	200005bc 	.word	0x200005bc
 800bc90:	200005c4 	.word	0x200005c4
 800bc94:	200008b0 	.word	0x200008b0
 800bc98:	200005d0 	.word	0x200005d0
 800bc9c:	0800bcf1 	.word	0x0800bcf1
 800bca0:	20000bd0 	.word	0x20000bd0
 800bca4:	0800bd79 	.word	0x0800bd79
 800bca8:	20000ef0 	.word	0x20000ef0
 800bcac:	0800bdc9 	.word	0x0800bdc9
 800bcb0:	20001210 	.word	0x20001210
 800bcb4:	0800be19 	.word	0x0800be19
 800bcb8:	20001530 	.word	0x20001530
 800bcbc:	0800be69 	.word	0x0800be69
 800bcc0:	200005cc 	.word	0x200005cc

0800bcc4 <Os_Scheduler_Start>:
  * @return None
  */
__attribute__((naked)) void Os_Scheduler_Start(void)
{
    /// R0 contains the address of currentPt
    __asm("LDR     R0, =g_Os_CurrentTaskBlock_ps");
 800bcc4:	4809      	ldr	r0, [pc, #36]	; (800bcec <Os_Scheduler_Start+0x28>)
    /// R2 contains the address in currentPt(value of currentPt)
    __asm("LDR     R2, [R0]");
 800bcc6:	6802      	ldr	r2, [r0, #0]
    /// Load the SP reg with the stacked SP value
    __asm("LDR     R4, [R2]");
 800bcc8:	6814      	ldr	r4, [r2, #0]
    __asm("MOV     SP, R4");
 800bcca:	46a5      	mov	sp, r4
    /// Pop registers R8-R11(user saved context)
    __asm("POP     {R4-R7}");
 800bccc:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 800bcce:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 800bcd0:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 800bcd2:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 800bcd4:	46bb      	mov	fp, r7
    /// Pop registers R4-R7(user saved context)
    __asm("POP     {R4-R7}");
 800bcd6:	bcf0      	pop	{r4, r5, r6, r7}
    ///  Start poping the stacked exception frame.
    __asm("POP     {R0-R3}");
 800bcd8:	bc0f      	pop	{r0, r1, r2, r3}
    __asm("POP     {R4}");
 800bcda:	bc10      	pop	{r4}
    __asm("MOV     R12, R4");
 800bcdc:	46a4      	mov	ip, r4
    /// Skip the saved LR
    __asm("ADD     SP,SP,#4");
 800bcde:	b001      	add	sp, #4
    /// POP the saved PC into LR via R4, We do this to jump into the
    /// first task when we execute the branch instruction to exit this routine.
    __asm("POP     {R4}");
 800bce0:	bc10      	pop	{r4}
    __asm("MOV     LR, R4");
 800bce2:	46a6      	mov	lr, r4
    __asm("ADD     SP,SP,#4");
 800bce4:	b001      	add	sp, #4
    /// Enable interrupts
    __asm("CPSIE   I ");
 800bce6:	b662      	cpsie	i
    __asm("BX      LR");
 800bce8:	4770      	bx	lr
}
 800bcea:	bf00      	nop
 800bcec:	200005cc 	.word	0x200005cc

0800bcf0 <Os_Scheduler_TaskMaster_0>:
/**
  * @brief  Initialization task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_TaskMaster_0(void)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	af00      	add	r7, sp, #0
    while(1)
    {
    	/* Wait for context switch of master task */
    	while(g_Os_Task5ms_count_u32 == g_Os_5msTimerISR_count_u32)
 800bcf4:	bf00      	nop
 800bcf6:	4b1c      	ldr	r3, [pc, #112]	; (800bd68 <Os_Scheduler_TaskMaster_0+0x78>)
 800bcf8:	681a      	ldr	r2, [r3, #0]
 800bcfa:	4b1c      	ldr	r3, [pc, #112]	; (800bd6c <Os_Scheduler_TaskMaster_0+0x7c>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d0f9      	beq.n	800bcf6 <Os_Scheduler_TaskMaster_0+0x6>
    	{
    	}
    	Os_Task5ms_0_cnt++;
 800bd02:	4b1b      	ldr	r3, [pc, #108]	; (800bd70 <Os_Scheduler_TaskMaster_0+0x80>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	3301      	adds	r3, #1
 800bd08:	4a19      	ldr	r2, [pc, #100]	; (800bd70 <Os_Scheduler_TaskMaster_0+0x80>)
 800bd0a:	6013      	str	r3, [r2, #0]
    	g_Os_Task5ms_count_u32 = g_Os_5msTimerISR_count_u32;
 800bd0c:	4b17      	ldr	r3, [pc, #92]	; (800bd6c <Os_Scheduler_TaskMaster_0+0x7c>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	4a15      	ldr	r2, [pc, #84]	; (800bd68 <Os_Scheduler_TaskMaster_0+0x78>)
 800bd12:	6013      	str	r3, [r2, #0]

    	/* Check Os state */
    	switch (g_OS_State_e)
 800bd14:	4b17      	ldr	r3, [pc, #92]	; (800bd74 <Os_Scheduler_TaskMaster_0+0x84>)
 800bd16:	781b      	ldrb	r3, [r3, #0]
 800bd18:	b2db      	uxtb	r3, r3
 800bd1a:	2b05      	cmp	r3, #5
 800bd1c:	d822      	bhi.n	800bd64 <Os_Scheduler_TaskMaster_0+0x74>
 800bd1e:	a201      	add	r2, pc, #4	; (adr r2, 800bd24 <Os_Scheduler_TaskMaster_0+0x34>)
 800bd20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd24:	0800bd3d 	.word	0x0800bd3d
 800bd28:	0800bd45 	.word	0x0800bd45
 800bd2c:	0800bd51 	.word	0x0800bd51
 800bd30:	0800bd51 	.word	0x0800bd51
 800bd34:	0800bd59 	.word	0x0800bd59
 800bd38:	0800bd65 	.word	0x0800bd65
    	{
    		case OS_STATE_RESET_E:
    		{
    			g_OS_State_e = OS_STATE_INIT_E;
 800bd3c:	4b0d      	ldr	r3, [pc, #52]	; (800bd74 <Os_Scheduler_TaskMaster_0+0x84>)
 800bd3e:	2201      	movs	r2, #1
 800bd40:	701a      	strb	r2, [r3, #0]
    		} break;
 800bd42:	e010      	b.n	800bd66 <Os_Scheduler_TaskMaster_0+0x76>
    		case OS_STATE_INIT_E:
    		{
    			OS_TASK_CALL(Os_Task_Master(), g_Os_dwt_Master_f32);
 800bd44:	f000 f8b8 	bl	800beb8 <Os_Task_Master>
    			g_OS_State_e = OS_STATE_NVMREAD_E;
 800bd48:	4b0a      	ldr	r3, [pc, #40]	; (800bd74 <Os_Scheduler_TaskMaster_0+0x84>)
 800bd4a:	2202      	movs	r2, #2
 800bd4c:	701a      	strb	r2, [r3, #0]
    		} break;
 800bd4e:	e00a      	b.n	800bd66 <Os_Scheduler_TaskMaster_0+0x76>
    			//g_OS_State_e = OS_STATE_RUNNING_E;
    		}
    		case OS_STATE_RUNNING_E:
    		{
    			/* TODO: add task activate/suspend here */
    			g_OS_State_e = OS_STATE_RUNNING_E;
 800bd50:	4b08      	ldr	r3, [pc, #32]	; (800bd74 <Os_Scheduler_TaskMaster_0+0x84>)
 800bd52:	2203      	movs	r2, #3
 800bd54:	701a      	strb	r2, [r3, #0]
    		} break;
 800bd56:	e006      	b.n	800bd66 <Os_Scheduler_TaskMaster_0+0x76>
    		case OS_STATE_SHUTDOWN_E:
    		{
    			/* TODO: Addc condition to get here */
    			OS_TASK_CALL(Os_Task_Shutdown(), g_Os_dwt_Shutdown_f32);
 800bd58:	f000 f8cc 	bl	800bef4 <Os_Task_Shutdown>
    			/* TODO: move to reset state */
    			g_OS_State_e = OS_STATE_NVMREAD_E;
 800bd5c:	4b05      	ldr	r3, [pc, #20]	; (800bd74 <Os_Scheduler_TaskMaster_0+0x84>)
 800bd5e:	2202      	movs	r2, #2
 800bd60:	701a      	strb	r2, [r3, #0]
    		} break;
 800bd62:	e000      	b.n	800bd66 <Os_Scheduler_TaskMaster_0+0x76>
    			/* NvM write all, write error */
    		} break;
    		default:
    		{

    		} break;
 800bd64:	bf00      	nop
    	while(g_Os_Task5ms_count_u32 == g_Os_5msTimerISR_count_u32)
 800bd66:	e7c5      	b.n	800bcf4 <Os_Scheduler_TaskMaster_0+0x4>
 800bd68:	2000158c 	.word	0x2000158c
 800bd6c:	20001574 	.word	0x20001574
 800bd70:	20001588 	.word	0x20001588
 800bd74:	200015b0 	.word	0x200015b0

0800bd78 <Os_Scheduler_Task10ms_0>:
/**
  * @brief  Periodic 10ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task10ms_0(void)
{
 800bd78:	b580      	push	{r7, lr}
 800bd7a:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800bd7c:	4b0e      	ldr	r3, [pc, #56]	; (800bdb8 <Os_Scheduler_Task10ms_0+0x40>)
 800bd7e:	781b      	ldrb	r3, [r3, #0]
 800bd80:	b2db      	uxtb	r3, r3
 800bd82:	2b03      	cmp	r3, #3
 800bd84:	d112      	bne.n	800bdac <Os_Scheduler_Task10ms_0+0x34>
    	{
			while(g_Os_Task10ms_count_u32 == g_Os_10msTimerISR_count_u32)
 800bd86:	bf00      	nop
 800bd88:	4b0c      	ldr	r3, [pc, #48]	; (800bdbc <Os_Scheduler_Task10ms_0+0x44>)
 800bd8a:	681a      	ldr	r2, [r3, #0]
 800bd8c:	4b0c      	ldr	r3, [pc, #48]	; (800bdc0 <Os_Scheduler_Task10ms_0+0x48>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	429a      	cmp	r2, r3
 800bd92:	d0f9      	beq.n	800bd88 <Os_Scheduler_Task10ms_0+0x10>
			{

			}
			Os_Task10ms_0_cnt++;
 800bd94:	4b0b      	ldr	r3, [pc, #44]	; (800bdc4 <Os_Scheduler_Task10ms_0+0x4c>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	3301      	adds	r3, #1
 800bd9a:	4a0a      	ldr	r2, [pc, #40]	; (800bdc4 <Os_Scheduler_Task10ms_0+0x4c>)
 800bd9c:	6013      	str	r3, [r2, #0]
			g_Os_Task10ms_count_u32 = g_Os_10msTimerISR_count_u32;
 800bd9e:	4b08      	ldr	r3, [pc, #32]	; (800bdc0 <Os_Scheduler_Task10ms_0+0x48>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	4a06      	ldr	r2, [pc, #24]	; (800bdbc <Os_Scheduler_Task10ms_0+0x44>)
 800bda4:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_10ms(), g_Os_dwt_10ms_f32);
 800bda6:	f000 f88d 	bl	800bec4 <Os_Task_10ms>
 800bdaa:	e7e7      	b.n	800bd7c <Os_Scheduler_Task10ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task10ms_count_u32 = g_Os_10msTimerISR_count_u32;
 800bdac:	4b04      	ldr	r3, [pc, #16]	; (800bdc0 <Os_Scheduler_Task10ms_0+0x48>)
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	4a02      	ldr	r2, [pc, #8]	; (800bdbc <Os_Scheduler_Task10ms_0+0x44>)
 800bdb2:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800bdb4:	e7e2      	b.n	800bd7c <Os_Scheduler_Task10ms_0+0x4>
 800bdb6:	bf00      	nop
 800bdb8:	200015b0 	.word	0x200015b0
 800bdbc:	20001594 	.word	0x20001594
 800bdc0:	20001578 	.word	0x20001578
 800bdc4:	20001590 	.word	0x20001590

0800bdc8 <Os_Scheduler_Task50ms_0>:
/**
  * @brief  Periodic 50ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task50ms_0(void)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800bdcc:	4b0e      	ldr	r3, [pc, #56]	; (800be08 <Os_Scheduler_Task50ms_0+0x40>)
 800bdce:	781b      	ldrb	r3, [r3, #0]
 800bdd0:	b2db      	uxtb	r3, r3
 800bdd2:	2b03      	cmp	r3, #3
 800bdd4:	d112      	bne.n	800bdfc <Os_Scheduler_Task50ms_0+0x34>
    	{
			while(g_Os_Task50ms_count_u32 == g_Os_50msTimerISR_count_u32)
 800bdd6:	bf00      	nop
 800bdd8:	4b0c      	ldr	r3, [pc, #48]	; (800be0c <Os_Scheduler_Task50ms_0+0x44>)
 800bdda:	681a      	ldr	r2, [r3, #0]
 800bddc:	4b0c      	ldr	r3, [pc, #48]	; (800be10 <Os_Scheduler_Task50ms_0+0x48>)
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d0f9      	beq.n	800bdd8 <Os_Scheduler_Task50ms_0+0x10>
			{

			}
			Os_Task50ms_0_cnt++;
 800bde4:	4b0b      	ldr	r3, [pc, #44]	; (800be14 <Os_Scheduler_Task50ms_0+0x4c>)
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	3301      	adds	r3, #1
 800bdea:	4a0a      	ldr	r2, [pc, #40]	; (800be14 <Os_Scheduler_Task50ms_0+0x4c>)
 800bdec:	6013      	str	r3, [r2, #0]
			g_Os_Task50ms_count_u32 = g_Os_50msTimerISR_count_u32;
 800bdee:	4b08      	ldr	r3, [pc, #32]	; (800be10 <Os_Scheduler_Task50ms_0+0x48>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	4a06      	ldr	r2, [pc, #24]	; (800be0c <Os_Scheduler_Task50ms_0+0x44>)
 800bdf4:	6013      	str	r3, [r2, #0]
			OS_TASK_CALL(Os_Task_50ms(), g_Os_dwt_50ms_f32);
 800bdf6:	f000 f86b 	bl	800bed0 <Os_Task_50ms>
 800bdfa:	e7e7      	b.n	800bdcc <Os_Scheduler_Task50ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task50ms_count_u32 = g_Os_50msTimerISR_count_u32;
 800bdfc:	4b04      	ldr	r3, [pc, #16]	; (800be10 <Os_Scheduler_Task50ms_0+0x48>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	4a02      	ldr	r2, [pc, #8]	; (800be0c <Os_Scheduler_Task50ms_0+0x44>)
 800be02:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800be04:	e7e2      	b.n	800bdcc <Os_Scheduler_Task50ms_0+0x4>
 800be06:	bf00      	nop
 800be08:	200015b0 	.word	0x200015b0
 800be0c:	2000159c 	.word	0x2000159c
 800be10:	2000157c 	.word	0x2000157c
 800be14:	20001598 	.word	0x20001598

0800be18 <Os_Scheduler_Task100ms_0>:
/**
  * @brief  Periodic 100ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task100ms_0(void)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800be1c:	4b0e      	ldr	r3, [pc, #56]	; (800be58 <Os_Scheduler_Task100ms_0+0x40>)
 800be1e:	781b      	ldrb	r3, [r3, #0]
 800be20:	b2db      	uxtb	r3, r3
 800be22:	2b03      	cmp	r3, #3
 800be24:	d112      	bne.n	800be4c <Os_Scheduler_Task100ms_0+0x34>
    	{
			while(g_Os_Task100ms_count_u32 == g_Os_100msTimerISR_count_u32)
 800be26:	bf00      	nop
 800be28:	4b0c      	ldr	r3, [pc, #48]	; (800be5c <Os_Scheduler_Task100ms_0+0x44>)
 800be2a:	681a      	ldr	r2, [r3, #0]
 800be2c:	4b0c      	ldr	r3, [pc, #48]	; (800be60 <Os_Scheduler_Task100ms_0+0x48>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	429a      	cmp	r2, r3
 800be32:	d0f9      	beq.n	800be28 <Os_Scheduler_Task100ms_0+0x10>
			{

			}
			Os_Task100ms_0_cnt++;
 800be34:	4b0b      	ldr	r3, [pc, #44]	; (800be64 <Os_Scheduler_Task100ms_0+0x4c>)
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	3301      	adds	r3, #1
 800be3a:	4a0a      	ldr	r2, [pc, #40]	; (800be64 <Os_Scheduler_Task100ms_0+0x4c>)
 800be3c:	6013      	str	r3, [r2, #0]
			g_Os_Task100ms_count_u32 = g_Os_100msTimerISR_count_u32;
 800be3e:	4b08      	ldr	r3, [pc, #32]	; (800be60 <Os_Scheduler_Task100ms_0+0x48>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	4a06      	ldr	r2, [pc, #24]	; (800be5c <Os_Scheduler_Task100ms_0+0x44>)
 800be44:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_100ms(), g_Os_dwt_100ms_f32);
 800be46:	f000 f849 	bl	800bedc <Os_Task_100ms>
 800be4a:	e7e7      	b.n	800be1c <Os_Scheduler_Task100ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task100ms_count_u32 = g_Os_100msTimerISR_count_u32;
 800be4c:	4b04      	ldr	r3, [pc, #16]	; (800be60 <Os_Scheduler_Task100ms_0+0x48>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	4a02      	ldr	r2, [pc, #8]	; (800be5c <Os_Scheduler_Task100ms_0+0x44>)
 800be52:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800be54:	e7e2      	b.n	800be1c <Os_Scheduler_Task100ms_0+0x4>
 800be56:	bf00      	nop
 800be58:	200015b0 	.word	0x200015b0
 800be5c:	200015a4 	.word	0x200015a4
 800be60:	20001580 	.word	0x20001580
 800be64:	200015a0 	.word	0x200015a0

0800be68 <Os_Scheduler_Task500ms_0>:
/**
  * @brief  Periodic 500ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task500ms_0(void)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800be6c:	4b0e      	ldr	r3, [pc, #56]	; (800bea8 <Os_Scheduler_Task500ms_0+0x40>)
 800be6e:	781b      	ldrb	r3, [r3, #0]
 800be70:	b2db      	uxtb	r3, r3
 800be72:	2b03      	cmp	r3, #3
 800be74:	d112      	bne.n	800be9c <Os_Scheduler_Task500ms_0+0x34>
    	{
			while(g_Os_Task500ms_count_u32 == g_Os_500msTimerISR_count_u32)
 800be76:	bf00      	nop
 800be78:	4b0c      	ldr	r3, [pc, #48]	; (800beac <Os_Scheduler_Task500ms_0+0x44>)
 800be7a:	681a      	ldr	r2, [r3, #0]
 800be7c:	4b0c      	ldr	r3, [pc, #48]	; (800beb0 <Os_Scheduler_Task500ms_0+0x48>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	429a      	cmp	r2, r3
 800be82:	d0f9      	beq.n	800be78 <Os_Scheduler_Task500ms_0+0x10>
			{

			}
			Os_Task500ms_0_cnt++;
 800be84:	4b0b      	ldr	r3, [pc, #44]	; (800beb4 <Os_Scheduler_Task500ms_0+0x4c>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	3301      	adds	r3, #1
 800be8a:	4a0a      	ldr	r2, [pc, #40]	; (800beb4 <Os_Scheduler_Task500ms_0+0x4c>)
 800be8c:	6013      	str	r3, [r2, #0]
			g_Os_Task500ms_count_u32 = g_Os_500msTimerISR_count_u32;
 800be8e:	4b08      	ldr	r3, [pc, #32]	; (800beb0 <Os_Scheduler_Task500ms_0+0x48>)
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	4a06      	ldr	r2, [pc, #24]	; (800beac <Os_Scheduler_Task500ms_0+0x44>)
 800be94:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_500ms(), g_Os_dwt_500ms_f32);
 800be96:	f000 f827 	bl	800bee8 <Os_Task_500ms>
 800be9a:	e7e7      	b.n	800be6c <Os_Scheduler_Task500ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task500ms_count_u32 = g_Os_500msTimerISR_count_u32;
 800be9c:	4b04      	ldr	r3, [pc, #16]	; (800beb0 <Os_Scheduler_Task500ms_0+0x48>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	4a02      	ldr	r2, [pc, #8]	; (800beac <Os_Scheduler_Task500ms_0+0x44>)
 800bea2:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800bea4:	e7e2      	b.n	800be6c <Os_Scheduler_Task500ms_0+0x4>
 800bea6:	bf00      	nop
 800bea8:	200015b0 	.word	0x200015b0
 800beac:	200015ac 	.word	0x200015ac
 800beb0:	20001584 	.word	0x20001584
 800beb4:	200015a8 	.word	0x200015a8

0800beb8 <Os_Task_Master>:

#include "Os_task.h"
#include "Rte_Os.h"

TASK(Master)()
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	af00      	add	r7, sp, #0
	Rte_Os_Task_Master();
 800bebc:	f000 f872 	bl	800bfa4 <Rte_Task_Master>
}
 800bec0:	bf00      	nop
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <Os_Task_10ms>:

TASK(10ms)()
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	af00      	add	r7, sp, #0
	Rte_Os_Task_10ms();
 800bec8:	f000 f890 	bl	800bfec <Rte_Task_10ms>
}
 800becc:	bf00      	nop
 800bece:	bd80      	pop	{r7, pc}

0800bed0 <Os_Task_50ms>:

TASK(50ms)()
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	af00      	add	r7, sp, #0
	Rte_Os_Task_50ms();
 800bed4:	f000 f89e 	bl	800c014 <Rte_Task_50ms>
}
 800bed8:	bf00      	nop
 800beda:	bd80      	pop	{r7, pc}

0800bedc <Os_Task_100ms>:

TASK(100ms)()
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	af00      	add	r7, sp, #0
	Rte_Os_Task_100ms();
 800bee0:	f000 f8a0 	bl	800c024 <Rte_Task_100ms>
}
 800bee4:	bf00      	nop
 800bee6:	bd80      	pop	{r7, pc}

0800bee8 <Os_Task_500ms>:

TASK(500ms)()
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	af00      	add	r7, sp, #0
	Rte_Os_Task_500ms();
 800beec:	f000 f8a6 	bl	800c03c <Rte_Task_500ms>
}
 800bef0:	bf00      	nop
 800bef2:	bd80      	pop	{r7, pc}

0800bef4 <Os_Task_Shutdown>:

TASK(Shutdown)()
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	af00      	add	r7, sp, #0
	Rte_Os_Task_Shutdown();
 800bef8:	f000 f8d4 	bl	800c0a4 <Rte_Task_Shutdown>
}
 800befc:	bf00      	nop
 800befe:	bd80      	pop	{r7, pc}

0800bf00 <Tm_Init>:

#include "Tm.h"
#include "Gpt.h"

void Tm_Init(void)
{
 800bf00:	b480      	push	{r7}
 800bf02:	af00      	add	r7, sp, #0

}
 800bf04:	bf00      	nop
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bc80      	pop	{r7}
 800bf0a:	4770      	bx	lr

0800bf0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800bf0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800bf44 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800bf10:	480d      	ldr	r0, [pc, #52]	; (800bf48 <LoopForever+0x6>)
  ldr r1, =_edata
 800bf12:	490e      	ldr	r1, [pc, #56]	; (800bf4c <LoopForever+0xa>)
  ldr r2, =_sidata
 800bf14:	4a0e      	ldr	r2, [pc, #56]	; (800bf50 <LoopForever+0xe>)
  movs r3, #0
 800bf16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800bf18:	e002      	b.n	800bf20 <LoopCopyDataInit>

0800bf1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800bf1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800bf1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800bf1e:	3304      	adds	r3, #4

0800bf20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800bf20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800bf22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800bf24:	d3f9      	bcc.n	800bf1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800bf26:	4a0b      	ldr	r2, [pc, #44]	; (800bf54 <LoopForever+0x12>)
  ldr r4, =_ebss
 800bf28:	4c0b      	ldr	r4, [pc, #44]	; (800bf58 <LoopForever+0x16>)
  movs r3, #0
 800bf2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800bf2c:	e001      	b.n	800bf32 <LoopFillZerobss>

0800bf2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800bf2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800bf30:	3204      	adds	r2, #4

0800bf32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800bf32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800bf34:	d3fb      	bcc.n	800bf2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800bf36:	f7fb fce3 	bl	8007900 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800bf3a:	f000 fafb 	bl	800c534 <__libc_init_array>
/* Call the application's entry point.*/
	bl	EcuM_Init
 800bf3e:	f7ff fd82 	bl	800ba46 <EcuM_Init>

0800bf42 <LoopForever>:

LoopForever:
    b LoopForever
 800bf42:	e7fe      	b.n	800bf42 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800bf44:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800bf48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800bf4c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800bf50:	0800cf04 	.word	0x0800cf04
  ldr r2, =_sbss
 800bf54:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800bf58:	200017d4 	.word	0x200017d4

0800bf5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800bf5c:	e7fe      	b.n	800bf5c <ADC1_2_IRQHandler>

0800bf5e <Rte_Call_EnterProtectedSection>:

static inline void Rte_Call_EnterProtectedSection(void);
static inline void Rte_Call_LeaveProtectedSection(void);

static inline void Rte_Call_EnterProtectedSection(void)
{
 800bf5e:	b480      	push	{r7}
 800bf60:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800bf62:	b672      	cpsid	i
}
 800bf64:	bf00      	nop
	__disable_irq();
}
 800bf66:	bf00      	nop
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bc80      	pop	{r7}
 800bf6c:	4770      	bx	lr

0800bf6e <Rte_Call_LeaveProtectedSection>:

static inline void Rte_Call_LeaveProtectedSection(void)
{
 800bf6e:	b480      	push	{r7}
 800bf70:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 800bf72:	b662      	cpsie	i
}
 800bf74:	bf00      	nop
	__enable_irq();
}
 800bf76:	bf00      	nop
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bc80      	pop	{r7}
 800bf7c:	4770      	bx	lr
	...

0800bf80 <Rte_Init>:

void Rte_Init(void)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	af00      	add	r7, sp, #0
	Int_ButtonState = (uint8)HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800bf84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bf88:	4804      	ldr	r0, [pc, #16]	; (800bf9c <Rte_Init+0x1c>)
 800bf8a:	f7f7 fdf9 	bl	8003b80 <HAL_GPIO_ReadPin>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	461a      	mov	r2, r3
 800bf92:	4b03      	ldr	r3, [pc, #12]	; (800bfa0 <Rte_Init+0x20>)
 800bf94:	701a      	strb	r2, [r3, #0]
}
 800bf96:	bf00      	nop
 800bf98:	bd80      	pop	{r7, pc}
 800bf9a:	bf00      	nop
 800bf9c:	48000800 	.word	0x48000800
 800bfa0:	200015b1 	.word	0x200015b1

0800bfa4 <Rte_Task_Master>:

/* Os Tasks*/
/* Init task */
void Rte_Task_Master(void)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	af00      	add	r7, sp, #0
	/* EcuM startup two: MCal drivers init, BswM init */
	EcuM_StartUp_Two();
 800bfa8:	f7ff fd47 	bl	800ba3a <EcuM_StartUp_Two>

	/* Bsw stacks init */
	NvM_Init();
 800bfac:	f7ff f928 	bl	800b200 <NvM_Init>
	Ea_Init();
 800bfb0:	f7ff f8e2 	bl	800b178 <Ea_Init>
	/* Rte init */
	Rte_Init();
 800bfb4:	f7ff ffe4 	bl	800bf80 <Rte_Init>
	/* Cdd init */
	Cdd_Servo_Init();
 800bfb8:	f7f6 f94e 	bl	8002258 <Cdd_Servo_Init>
	Cdd_Ultrasonic_Init();
 800bfbc:	f7f6 faba 	bl	8002534 <Cdd_Ultrasonic_Init>
	Cdd_DCMotor_Init();
 800bfc0:	f7f5 fc7e 	bl	80018c0 <Cdd_DCMotor_Init>
	/* Asw init */
	Access_Init();
 800bfc4:	f7f5 f846 	bl	8001054 <Access_Init>
	Engine_Init();
 800bfc8:	f7f5 f9e6 	bl	8001398 <Engine_Init>
	Brakes_Init();
 800bfcc:	f7f5 f958 	bl	8001280 <Brakes_Init>
	Steering_Init();
 800bfd0:	f7f5 fc3c 	bl	800184c <Steering_Init>
	Blinker_Init();
 800bfd4:	f7f5 fb68 	bl	80016a8 <Blinker_Init>
	FrontLights_Init();
 800bfd8:	f7f5 fc02 	bl	80017e0 <FrontLights_Init>
	InteriorLights_Init();
 800bfdc:	f7f5 fc12 	bl	8001804 <InteriorLights_Init>
	RearLights_Init();
 800bfe0:	f7f5 fc22 	bl	8001828 <RearLights_Init>
	/* Init function of ASW module used for testing purposes. TODO: remove after tests */
	LED_Init();
 800bfe4:	f7f5 face 	bl	8001584 <LED_Init>

	/* Add new ASW init functions here */
}
 800bfe8:	bf00      	nop
 800bfea:	bd80      	pop	{r7, pc}

0800bfec <Rte_Task_10ms>:

void Rte_Task_10ms(void)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	af00      	add	r7, sp, #0
	/* BSW */
	BswM_MainFunction();
 800bff0:	f7ff f978 	bl	800b2e4 <BswM_MainFunction>
	NvM_MainFunction();
 800bff4:	f7ff f914 	bl	800b220 <NvM_MainFunction>
	/* CDD */
	Cdd_Servo_MainFunction();
 800bff8:	f7f6 f956 	bl	80022a8 <Cdd_Servo_MainFunction>
	Cdd_Ultrasonic_MainFunction();
 800bffc:	f7f6 fbc2 	bl	8002784 <Cdd_Ultrasonic_MainFunction>
	/* ASW */
	Access_MainFunction();
 800c000:	f7f5 f834 	bl	800106c <Access_MainFunction>
	Engine_MainFunction();
 800c004:	f7f5 f9d4 	bl	80013b0 <Engine_MainFunction>
	Brakes_MainFunction();
 800c008:	f7f5 f96e 	bl	80012e8 <Brakes_MainFunction>
	Steering_MainFunction();
 800c00c:	f7f5 fc2a 	bl	8001864 <Steering_MainFunction>

}
 800c010:	bf00      	nop
 800c012:	bd80      	pop	{r7, pc}

0800c014 <Rte_Task_50ms>:

void Rte_Task_50ms(void)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	af00      	add	r7, sp, #0
	/* MainFunction of ASW module used for testing purposes. TODO: remove after tests */
	LED_MainFunction();
 800c018:	f7f5 fad8 	bl	80015cc <LED_MainFunction>
	Cdd_DCMotor_MainFunction();
 800c01c:	f7f5 ff62 	bl	8001ee4 <Cdd_DCMotor_MainFunction>
}
 800c020:	bf00      	nop
 800c022:	bd80      	pop	{r7, pc}

0800c024 <Rte_Task_100ms>:

void Rte_Task_100ms(void)
{
 800c024:	b580      	push	{r7, lr}
 800c026:	af00      	add	r7, sp, #0
	Blinker_MainFunction();
 800c028:	f7f5 fb5c 	bl	80016e4 <Blinker_MainFunction>
	FrontLights_MainFunction();
 800c02c:	f7f5 fbe4 	bl	80017f8 <FrontLights_MainFunction>
	InteriorLights_MainFunction();
 800c030:	f7f5 fbf4 	bl	800181c <InteriorLights_MainFunction>
	RearLights_MainFunction();
 800c034:	f7f5 fc04 	bl	8001840 <RearLights_MainFunction>
}
 800c038:	bf00      	nop
 800c03a:	bd80      	pop	{r7, pc}

0800c03c <Rte_Task_500ms>:

void Rte_Task_500ms(void)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	af00      	add	r7, sp, #0

	/* UART test section. TODO: remove */
	sprintf(databuf, "%4d X", count);
 800c040:	4b13      	ldr	r3, [pc, #76]	; (800c090 <Rte_Task_500ms+0x54>)
 800c042:	881b      	ldrh	r3, [r3, #0]
 800c044:	461a      	mov	r2, r3
 800c046:	4913      	ldr	r1, [pc, #76]	; (800c094 <Rte_Task_500ms+0x58>)
 800c048:	4813      	ldr	r0, [pc, #76]	; (800c098 <Rte_Task_500ms+0x5c>)
 800c04a:	f000 fa45 	bl	800c4d8 <siprintf>
	databuf[strlen(databuf)] = 0;
 800c04e:	4812      	ldr	r0, [pc, #72]	; (800c098 <Rte_Task_500ms+0x5c>)
 800c050:	f7f4 f8c6 	bl	80001e0 <strlen>
 800c054:	4603      	mov	r3, r0
 800c056:	4a10      	ldr	r2, [pc, #64]	; (800c098 <Rte_Task_500ms+0x5c>)
 800c058:	2100      	movs	r1, #0
 800c05a:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Transmit(&huart2, (uint8 *)databuf, strlen(databuf), 1000);
 800c05c:	480e      	ldr	r0, [pc, #56]	; (800c098 <Rte_Task_500ms+0x5c>)
 800c05e:	f7f4 f8bf 	bl	80001e0 <strlen>
 800c062:	4603      	mov	r3, r0
 800c064:	b29a      	uxth	r2, r3
 800c066:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c06a:	490b      	ldr	r1, [pc, #44]	; (800c098 <Rte_Task_500ms+0x5c>)
 800c06c:	480b      	ldr	r0, [pc, #44]	; (800c09c <Rte_Task_500ms+0x60>)
 800c06e:	f7fe f8c3 	bl	800a1f8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, crlf, 1, 1000);
 800c072:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c076:	2201      	movs	r2, #1
 800c078:	4909      	ldr	r1, [pc, #36]	; (800c0a0 <Rte_Task_500ms+0x64>)
 800c07a:	4808      	ldr	r0, [pc, #32]	; (800c09c <Rte_Task_500ms+0x60>)
 800c07c:	f7fe f8bc 	bl	800a1f8 <HAL_UART_Transmit>

	count++;
 800c080:	4b03      	ldr	r3, [pc, #12]	; (800c090 <Rte_Task_500ms+0x54>)
 800c082:	881b      	ldrh	r3, [r3, #0]
 800c084:	3301      	adds	r3, #1
 800c086:	b29a      	uxth	r2, r3
 800c088:	4b01      	ldr	r3, [pc, #4]	; (800c090 <Rte_Task_500ms+0x54>)
 800c08a:	801a      	strh	r2, [r3, #0]
}
 800c08c:	bf00      	nop
 800c08e:	bd80      	pop	{r7, pc}
 800c090:	200015c8 	.word	0x200015c8
 800c094:	0800ce34 	.word	0x0800ce34
 800c098:	200015b8 	.word	0x200015b8
 800c09c:	20000510 	.word	0x20000510
 800c0a0:	20000014 	.word	0x20000014

0800c0a4 <Rte_Task_Shutdown>:

void Rte_Task_Shutdown(void)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	af00      	add	r7, sp, #0
	/* ASW Shutdown callbacks */
	LED_Shutdown();
 800c0a8:	f7f5 faee 	bl	8001688 <LED_Shutdown>
	Brakes_Shutdown();
 800c0ac:	f7f5 f964 	bl	8001378 <Brakes_Shutdown>

	/* BSW Shutdown callbacks */
}
 800c0b0:	bf00      	nop
 800c0b2:	bd80      	pop	{r7, pc}

0800c0b4 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement>:
/* CDD interfaces: Ultrasonic */
/* Cdd_Ultrasonic: Trigger measurement */
void Rte_Call_Cdd_Ultrasonic_TriggerMeasurement(void)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN, (GPIO_PinState)GPIO_PIN_SET);
 800c0b8:	4b0b      	ldr	r3, [pc, #44]	; (800c0e8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	4a0a      	ldr	r2, [pc, #40]	; (800c0e8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800c0be:	8891      	ldrh	r1, [r2, #4]
 800c0c0:	2201      	movs	r2, #1
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	f7f7 fd73 	bl	8003bae <HAL_GPIO_WritePin>
	__asm("NOP");
 800c0c8:	bf00      	nop
	__asm("NOP");
 800c0ca:	bf00      	nop
	__asm("NOP");
 800c0cc:	bf00      	nop
	__asm("NOP");
 800c0ce:	bf00      	nop
	__asm("NOP");
 800c0d0:	bf00      	nop
	HAL_GPIO_WritePin(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN, (GPIO_PinState)GPIO_PIN_RESET);
 800c0d2:	4b05      	ldr	r3, [pc, #20]	; (800c0e8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	4a04      	ldr	r2, [pc, #16]	; (800c0e8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800c0d8:	8891      	ldrh	r1, [r2, #4]
 800c0da:	2200      	movs	r2, #0
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f7f7 fd66 	bl	8003bae <HAL_GPIO_WritePin>
}
 800c0e2:	bf00      	nop
 800c0e4:	bd80      	pop	{r7, pc}
 800c0e6:	bf00      	nop
 800c0e8:	0800ce7c 	.word	0x0800ce7c

0800c0ec <Rte_Read_Cdd_Ultrasonic_Distance_f32>:

/* Cdd_Ultrasonic: Read distance */
void Rte_Read_Cdd_Ultrasonic_Distance_f32(float32 *distance)
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b082      	sub	sp, #8
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
	*distance = Cdd_Ultrasonic_ReadDistance();
 800c0f4:	f7f6 fb60 	bl	80027b8 <Cdd_Ultrasonic_ReadDistance>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	601a      	str	r2, [r3, #0]
}
 800c0fe:	bf00      	nop
 800c100:	3708      	adds	r7, #8
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}
	...

0800c108 <Rte_Read_PC13_Pin_State>:
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
}

/* Read PC13 pin state - button state */
void Rte_Read_PC13_Pin_State(uint8 *state)
{
 800c108:	b480      	push	{r7}
 800c10a:	b083      	sub	sp, #12
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
	*state = Int_ButtonState;
 800c110:	4b04      	ldr	r3, [pc, #16]	; (800c124 <Rte_Read_PC13_Pin_State+0x1c>)
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	b2da      	uxtb	r2, r3
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	701a      	strb	r2, [r3, #0]
}
 800c11a:	bf00      	nop
 800c11c:	370c      	adds	r7, #12
 800c11e:	46bd      	mov	sp, r7
 800c120:	bc80      	pop	{r7}
 800c122:	4770      	bx	lr
 800c124:	200015b1 	.word	0x200015b1

0800c128 <Rte_Write_PC13_Pin_State>:

/* Save PC13 Pin state (called from IRQ) - TODO: change this */
void Rte_Write_PC13_Pin_State(uint8 state)
{
 800c128:	b480      	push	{r7}
 800c12a:	b083      	sub	sp, #12
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	4603      	mov	r3, r0
 800c130:	71fb      	strb	r3, [r7, #7]
	Int_ButtonState = state;
 800c132:	4a04      	ldr	r2, [pc, #16]	; (800c144 <Rte_Write_PC13_Pin_State+0x1c>)
 800c134:	79fb      	ldrb	r3, [r7, #7]
 800c136:	7013      	strb	r3, [r2, #0]
}
 800c138:	bf00      	nop
 800c13a:	370c      	adds	r7, #12
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bc80      	pop	{r7}
 800c140:	4770      	bx	lr
 800c142:	bf00      	nop
 800c144:	200015b1 	.word	0x200015b1

0800c148 <Rte_Read_PC6_Pin_State>:

void Rte_Read_PC6_Pin_State(uint8 *state)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b082      	sub	sp, #8
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
	*state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6);
 800c150:	2140      	movs	r1, #64	; 0x40
 800c152:	4805      	ldr	r0, [pc, #20]	; (800c168 <Rte_Read_PC6_Pin_State+0x20>)
 800c154:	f7f7 fd14 	bl	8003b80 <HAL_GPIO_ReadPin>
 800c158:	4603      	mov	r3, r0
 800c15a:	461a      	mov	r2, r3
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	701a      	strb	r2, [r3, #0]
}
 800c160:	bf00      	nop
 800c162:	3708      	adds	r7, #8
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}
 800c168:	48000800 	.word	0x48000800

0800c16c <Rte_Read_g_CollisionWarning_Status>:

void Rte_Read_g_CollisionWarning_Status(uint8 *status)
{
 800c16c:	b480      	push	{r7}
 800c16e:	b083      	sub	sp, #12
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
	*status = g_Rte_CollisionWarning_Status_u8;
 800c174:	4b04      	ldr	r3, [pc, #16]	; (800c188 <Rte_Read_g_CollisionWarning_Status+0x1c>)
 800c176:	781a      	ldrb	r2, [r3, #0]
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	701a      	strb	r2, [r3, #0]
}
 800c17c:	bf00      	nop
 800c17e:	370c      	adds	r7, #12
 800c180:	46bd      	mov	sp, r7
 800c182:	bc80      	pop	{r7}
 800c184:	4770      	bx	lr
 800c186:	bf00      	nop
 800c188:	200015ca 	.word	0x200015ca

0800c18c <Rte_Write_g_CollisionWarning_Status>:

void Rte_Write_g_CollisionWarning_Status(uint8 status)
{
 800c18c:	b480      	push	{r7}
 800c18e:	b083      	sub	sp, #12
 800c190:	af00      	add	r7, sp, #0
 800c192:	4603      	mov	r3, r0
 800c194:	71fb      	strb	r3, [r7, #7]
	g_Rte_CollisionWarning_Status_u8 = status;
 800c196:	4a04      	ldr	r2, [pc, #16]	; (800c1a8 <Rte_Write_g_CollisionWarning_Status+0x1c>)
 800c198:	79fb      	ldrb	r3, [r7, #7]
 800c19a:	7013      	strb	r3, [r2, #0]
}
 800c19c:	bf00      	nop
 800c19e:	370c      	adds	r7, #12
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	bc80      	pop	{r7}
 800c1a4:	4770      	bx	lr
 800c1a6:	bf00      	nop
 800c1a8:	200015ca 	.word	0x200015ca

0800c1ac <Rte_Read_DIO_Autobrakes_State_b>:

void Rte_Read_DIO_Autobrakes_State_b(boolean *state)
{
 800c1ac:	b480      	push	{r7}
 800c1ae:	b083      	sub	sp, #12
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
	*state = g_Rte_Autobrakes_Status_b;
 800c1b4:	4b04      	ldr	r3, [pc, #16]	; (800c1c8 <Rte_Read_DIO_Autobrakes_State_b+0x1c>)
 800c1b6:	781a      	ldrb	r2, [r3, #0]
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	701a      	strb	r2, [r3, #0]
}
 800c1bc:	bf00      	nop
 800c1be:	370c      	adds	r7, #12
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	bc80      	pop	{r7}
 800c1c4:	4770      	bx	lr
 800c1c6:	bf00      	nop
 800c1c8:	200015cb 	.word	0x200015cb

0800c1cc <Rte_Write_PC_2>:

/* Write PC2 pin state */
void Rte_Write_PC_2(boolean state)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b082      	sub	sp, #8
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	71fb      	strb	r3, [r7, #7]
	if(FALSE == state)
 800c1d6:	79fb      	ldrb	r3, [r7, #7]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d105      	bne.n	800c1e8 <Rte_Write_PC_2+0x1c>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 800c1dc:	2200      	movs	r2, #0
 800c1de:	2104      	movs	r1, #4
 800c1e0:	4806      	ldr	r0, [pc, #24]	; (800c1fc <Rte_Write_PC_2+0x30>)
 800c1e2:	f7f7 fce4 	bl	8003bae <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
	}
}
 800c1e6:	e004      	b.n	800c1f2 <Rte_Write_PC_2+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 800c1e8:	2201      	movs	r2, #1
 800c1ea:	2104      	movs	r1, #4
 800c1ec:	4803      	ldr	r0, [pc, #12]	; (800c1fc <Rte_Write_PC_2+0x30>)
 800c1ee:	f7f7 fcde 	bl	8003bae <HAL_GPIO_WritePin>
}
 800c1f2:	bf00      	nop
 800c1f4:	3708      	adds	r7, #8
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}
 800c1fa:	bf00      	nop
 800c1fc:	48000800 	.word	0x48000800

0800c200 <Rte_Write_PC_3>:

/* Write PC3 pin state */
void Rte_Write_PC_3(boolean state)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b082      	sub	sp, #8
 800c204:	af00      	add	r7, sp, #0
 800c206:	4603      	mov	r3, r0
 800c208:	71fb      	strb	r3, [r7, #7]
	if(FALSE == state)
 800c20a:	79fb      	ldrb	r3, [r7, #7]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d105      	bne.n	800c21c <Rte_Write_PC_3+0x1c>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800c210:	2200      	movs	r2, #0
 800c212:	2108      	movs	r1, #8
 800c214:	4806      	ldr	r0, [pc, #24]	; (800c230 <Rte_Write_PC_3+0x30>)
 800c216:	f7f7 fcca 	bl	8003bae <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
	}
}
 800c21a:	e004      	b.n	800c226 <Rte_Write_PC_3+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800c21c:	2201      	movs	r2, #1
 800c21e:	2108      	movs	r1, #8
 800c220:	4803      	ldr	r0, [pc, #12]	; (800c230 <Rte_Write_PC_3+0x30>)
 800c222:	f7f7 fcc4 	bl	8003bae <HAL_GPIO_WritePin>
}
 800c226:	bf00      	nop
 800c228:	3708      	adds	r7, #8
 800c22a:	46bd      	mov	sp, r7
 800c22c:	bd80      	pop	{r7, pc}
 800c22e:	bf00      	nop
 800c230:	48000800 	.word	0x48000800

0800c234 <Rte_Write_DIO_Autobrakes_State_b>:

/* Write PC6 pin state */
void Rte_Write_DIO_Autobrakes_State_b(boolean state)
{
 800c234:	b480      	push	{r7}
 800c236:	b083      	sub	sp, #12
 800c238:	af00      	add	r7, sp, #0
 800c23a:	4603      	mov	r3, r0
 800c23c:	71fb      	strb	r3, [r7, #7]
	g_Rte_Autobrakes_Status_b = state;
 800c23e:	4a04      	ldr	r2, [pc, #16]	; (800c250 <Rte_Write_DIO_Autobrakes_State_b+0x1c>)
 800c240:	79fb      	ldrb	r3, [r7, #7]
 800c242:	7013      	strb	r3, [r2, #0]
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
	}
	*/
}
 800c244:	bf00      	nop
 800c246:	370c      	adds	r7, #12
 800c248:	46bd      	mov	sp, r7
 800c24a:	bc80      	pop	{r7}
 800c24c:	4770      	bx	lr
 800c24e:	bf00      	nop
 800c250:	200015cb 	.word	0x200015cb

0800c254 <Rte_Cdd_Servo_RawMove>:

void Rte_Cdd_Servo_RawMove(uint16 pulse)
{
 800c254:	b580      	push	{r7, lr}
 800c256:	b082      	sub	sp, #8
 800c258:	af00      	add	r7, sp, #0
 800c25a:	4603      	mov	r3, r0
 800c25c:	80fb      	strh	r3, [r7, #6]
	Cdd_Servo_RawMove(pulse);
 800c25e:	88fb      	ldrh	r3, [r7, #6]
 800c260:	4618      	mov	r0, r3
 800c262:	f7f6 f805 	bl	8002270 <Cdd_Servo_RawMove>
}
 800c266:	bf00      	nop
 800c268:	3708      	adds	r7, #8
 800c26a:	46bd      	mov	sp, r7
 800c26c:	bd80      	pop	{r7, pc}
	...

0800c270 <Rte_Read_NvM_Block>:

void Rte_Read_NvM_Block(uint16 blockID, uint8 *data)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b082      	sub	sp, #8
 800c274:	af00      	add	r7, sp, #0
 800c276:	4603      	mov	r3, r0
 800c278:	6039      	str	r1, [r7, #0]
 800c27a:	80fb      	strh	r3, [r7, #6]
	/* TODO:	- remove direct read <- should be done by ReadAll
	 * 			- add block update after write
	 */
	NvM_ReadBlock(blockID, Rte_NvM_RAM_Block[blockID]);
 800c27c:	88fb      	ldrh	r3, [r7, #6]
 800c27e:	015b      	lsls	r3, r3, #5
 800c280:	4a07      	ldr	r2, [pc, #28]	; (800c2a0 <Rte_Read_NvM_Block+0x30>)
 800c282:	441a      	add	r2, r3
 800c284:	88fb      	ldrh	r3, [r7, #6]
 800c286:	4611      	mov	r1, r2
 800c288:	4618      	mov	r0, r3
 800c28a:	f7fe fffc 	bl	800b286 <NvM_ReadBlock>
	data = &Rte_NvM_RAM_Block[blockID][0u];
 800c28e:	88fb      	ldrh	r3, [r7, #6]
 800c290:	015b      	lsls	r3, r3, #5
 800c292:	4a03      	ldr	r2, [pc, #12]	; (800c2a0 <Rte_Read_NvM_Block+0x30>)
 800c294:	4413      	add	r3, r2
 800c296:	603b      	str	r3, [r7, #0]
}
 800c298:	bf00      	nop
 800c29a:	3708      	adds	r7, #8
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bd80      	pop	{r7, pc}
 800c2a0:	200015cc 	.word	0x200015cc

0800c2a4 <Rte_Write_NvM_Block>:

void Rte_Write_NvM_Block(uint16 blockID, uint8 *data)
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b082      	sub	sp, #8
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	6039      	str	r1, [r7, #0]
 800c2ae:	80fb      	strh	r3, [r7, #6]
	NvM_WriteBlock(blockID, data);
 800c2b0:	88fb      	ldrh	r3, [r7, #6]
 800c2b2:	6839      	ldr	r1, [r7, #0]
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	f7fe ffd7 	bl	800b268 <NvM_WriteBlock>
}
 800c2ba:	bf00      	nop
 800c2bc:	3708      	adds	r7, #8
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}
	...

0800c2c4 <Rte_Write_AN0_Voltage_u16>:

void Rte_Write_AN0_Voltage_u16(uint16 voltage)
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b083      	sub	sp, #12
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	80fb      	strh	r3, [r7, #6]
	Rte_ADC_AN0_Voltage = voltage;
 800c2ce:	4a04      	ldr	r2, [pc, #16]	; (800c2e0 <Rte_Write_AN0_Voltage_u16+0x1c>)
 800c2d0:	88fb      	ldrh	r3, [r7, #6]
 800c2d2:	8013      	strh	r3, [r2, #0]
}
 800c2d4:	bf00      	nop
 800c2d6:	370c      	adds	r7, #12
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	bc80      	pop	{r7}
 800c2dc:	4770      	bx	lr
 800c2de:	bf00      	nop
 800c2e0:	200015b2 	.word	0x200015b2

0800c2e4 <Rte_Read_AN0_Voltage_u16>:

void Rte_Read_AN0_Voltage_u16(uint16 *voltage)
{
 800c2e4:	b580      	push	{r7, lr}
 800c2e6:	b082      	sub	sp, #8
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	6078      	str	r0, [r7, #4]
	/* Disable interrupts */
	Rte_Call_EnterProtectedSection();
 800c2ec:	f7ff fe37 	bl	800bf5e <Rte_Call_EnterProtectedSection>
	/* Read ADC value */
	*voltage = Rte_ADC_AN0_Voltage;
 800c2f0:	4b05      	ldr	r3, [pc, #20]	; (800c308 <Rte_Read_AN0_Voltage_u16+0x24>)
 800c2f2:	881b      	ldrh	r3, [r3, #0]
 800c2f4:	b29a      	uxth	r2, r3
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	801a      	strh	r2, [r3, #0]
	/* Enable interrupts */
	Rte_Call_LeaveProtectedSection();
 800c2fa:	f7ff fe38 	bl	800bf6e <Rte_Call_LeaveProtectedSection>
}
 800c2fe:	bf00      	nop
 800c300:	3708      	adds	r7, #8
 800c302:	46bd      	mov	sp, r7
 800c304:	bd80      	pop	{r7, pc}
 800c306:	bf00      	nop
 800c308:	200015b2 	.word	0x200015b2

0800c30c <Rte_Write_AN2_Voltage_u16>:

void Rte_Write_AN2_Voltage_u16(uint16 voltage)
{
 800c30c:	b480      	push	{r7}
 800c30e:	b083      	sub	sp, #12
 800c310:	af00      	add	r7, sp, #0
 800c312:	4603      	mov	r3, r0
 800c314:	80fb      	strh	r3, [r7, #6]
	Rte_ADC_AN2_Voltage = voltage;
 800c316:	4a04      	ldr	r2, [pc, #16]	; (800c328 <Rte_Write_AN2_Voltage_u16+0x1c>)
 800c318:	88fb      	ldrh	r3, [r7, #6]
 800c31a:	8013      	strh	r3, [r2, #0]
}
 800c31c:	bf00      	nop
 800c31e:	370c      	adds	r7, #12
 800c320:	46bd      	mov	sp, r7
 800c322:	bc80      	pop	{r7}
 800c324:	4770      	bx	lr
 800c326:	bf00      	nop
 800c328:	200015b4 	.word	0x200015b4

0800c32c <Rte_Read_AN2_Voltage_u16>:

void Rte_Read_AN2_Voltage_u16(uint16 *voltage)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b082      	sub	sp, #8
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
	/* Disable interrupts */
	Rte_Call_EnterProtectedSection();
 800c334:	f7ff fe13 	bl	800bf5e <Rte_Call_EnterProtectedSection>
	/* Read ADC value */
	*voltage = Rte_ADC_AN2_Voltage;
 800c338:	4b05      	ldr	r3, [pc, #20]	; (800c350 <Rte_Read_AN2_Voltage_u16+0x24>)
 800c33a:	881b      	ldrh	r3, [r3, #0]
 800c33c:	b29a      	uxth	r2, r3
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	801a      	strh	r2, [r3, #0]
	/* Enable interrupts */
	Rte_Call_LeaveProtectedSection();
 800c342:	f7ff fe14 	bl	800bf6e <Rte_Call_LeaveProtectedSection>
}
 800c346:	bf00      	nop
 800c348:	3708      	adds	r7, #8
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}
 800c34e:	bf00      	nop
 800c350:	200015b4 	.word	0x200015b4

0800c354 <Rte_Read_Remote_D0>:

void Rte_Read_Remote_D0(uint8 *status)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b082      	sub	sp, #8
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
	*status = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7);
 800c35c:	2180      	movs	r1, #128	; 0x80
 800c35e:	4805      	ldr	r0, [pc, #20]	; (800c374 <Rte_Read_Remote_D0+0x20>)
 800c360:	f7f7 fc0e 	bl	8003b80 <HAL_GPIO_ReadPin>
 800c364:	4603      	mov	r3, r0
 800c366:	461a      	mov	r2, r3
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	701a      	strb	r2, [r3, #0]
}
 800c36c:	bf00      	nop
 800c36e:	3708      	adds	r7, #8
 800c370:	46bd      	mov	sp, r7
 800c372:	bd80      	pop	{r7, pc}
 800c374:	48000800 	.word	0x48000800

0800c378 <Rte_Read_Remote_D1>:

void Rte_Read_Remote_D1(uint8 *status)
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	b082      	sub	sp, #8
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	6078      	str	r0, [r7, #4]
	*status = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 800c380:	2108      	movs	r1, #8
 800c382:	4805      	ldr	r0, [pc, #20]	; (800c398 <Rte_Read_Remote_D1+0x20>)
 800c384:	f7f7 fbfc 	bl	8003b80 <HAL_GPIO_ReadPin>
 800c388:	4603      	mov	r3, r0
 800c38a:	461a      	mov	r2, r3
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	701a      	strb	r2, [r3, #0]
}
 800c390:	bf00      	nop
 800c392:	3708      	adds	r7, #8
 800c394:	46bd      	mov	sp, r7
 800c396:	bd80      	pop	{r7, pc}
 800c398:	48000400 	.word	0x48000400

0800c39c <Rte_Read_Remote_D2>:

void Rte_Read_Remote_D2(uint8 *status)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b082      	sub	sp, #8
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
	*status = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 800c3a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c3a8:	4805      	ldr	r0, [pc, #20]	; (800c3c0 <Rte_Read_Remote_D2+0x24>)
 800c3aa:	f7f7 fbe9 	bl	8003b80 <HAL_GPIO_ReadPin>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	461a      	mov	r2, r3
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	701a      	strb	r2, [r3, #0]
}
 800c3b6:	bf00      	nop
 800c3b8:	3708      	adds	r7, #8
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
 800c3be:	bf00      	nop
 800c3c0:	48000800 	.word	0x48000800

0800c3c4 <Rte_Read_Remote_D3>:

void Rte_Read_Remote_D3(uint8 *status)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b082      	sub	sp, #8
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
	*status = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 800c3cc:	2110      	movs	r1, #16
 800c3ce:	4805      	ldr	r0, [pc, #20]	; (800c3e4 <Rte_Read_Remote_D3+0x20>)
 800c3d0:	f7f7 fbd6 	bl	8003b80 <HAL_GPIO_ReadPin>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	461a      	mov	r2, r3
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	701a      	strb	r2, [r3, #0]
}
 800c3dc:	bf00      	nop
 800c3de:	3708      	adds	r7, #8
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}
 800c3e4:	48000400 	.word	0x48000400

0800c3e8 <Rte_Write_PB_13>:

/* Write Green pin state */
void Rte_Write_PB_13(boolean state)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b082      	sub	sp, #8
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	71fb      	strb	r3, [r7, #7]
	if(TRUE == state)
 800c3f2:	79fb      	ldrb	r3, [r7, #7]
 800c3f4:	2b01      	cmp	r3, #1
 800c3f6:	d106      	bne.n	800c406 <Rte_Write_PB_13+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_GREEN, GPIO_PIN_SET);
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c3fe:	4807      	ldr	r0, [pc, #28]	; (800c41c <Rte_Write_PB_13+0x34>)
 800c400:	f7f7 fbd5 	bl	8003bae <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_GREEN, GPIO_PIN_RESET);
	}
}
 800c404:	e005      	b.n	800c412 <Rte_Write_PB_13+0x2a>
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_GREEN, GPIO_PIN_RESET);
 800c406:	2200      	movs	r2, #0
 800c408:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c40c:	4803      	ldr	r0, [pc, #12]	; (800c41c <Rte_Write_PB_13+0x34>)
 800c40e:	f7f7 fbce 	bl	8003bae <HAL_GPIO_WritePin>
}
 800c412:	bf00      	nop
 800c414:	3708      	adds	r7, #8
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}
 800c41a:	bf00      	nop
 800c41c:	48000400 	.word	0x48000400

0800c420 <Rte_Write_PB_14>:

/* Write Yellow pin state */
void Rte_Write_PB_14(boolean state)
{
 800c420:	b580      	push	{r7, lr}
 800c422:	b082      	sub	sp, #8
 800c424:	af00      	add	r7, sp, #0
 800c426:	4603      	mov	r3, r0
 800c428:	71fb      	strb	r3, [r7, #7]
	if(TRUE == state)
 800c42a:	79fb      	ldrb	r3, [r7, #7]
 800c42c:	2b01      	cmp	r3, #1
 800c42e:	d106      	bne.n	800c43e <Rte_Write_PB_14+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_YELLOW, GPIO_PIN_SET);
 800c430:	2201      	movs	r2, #1
 800c432:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c436:	4807      	ldr	r0, [pc, #28]	; (800c454 <Rte_Write_PB_14+0x34>)
 800c438:	f7f7 fbb9 	bl	8003bae <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_YELLOW, GPIO_PIN_RESET);
	}
}
 800c43c:	e005      	b.n	800c44a <Rte_Write_PB_14+0x2a>
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_YELLOW, GPIO_PIN_RESET);
 800c43e:	2200      	movs	r2, #0
 800c440:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c444:	4803      	ldr	r0, [pc, #12]	; (800c454 <Rte_Write_PB_14+0x34>)
 800c446:	f7f7 fbb2 	bl	8003bae <HAL_GPIO_WritePin>
}
 800c44a:	bf00      	nop
 800c44c:	3708      	adds	r7, #8
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}
 800c452:	bf00      	nop
 800c454:	48000400 	.word	0x48000400

0800c458 <Rte_Write_PB_15>:

/* Write Red pin state */
void Rte_Write_PB_15(boolean state)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b082      	sub	sp, #8
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	4603      	mov	r3, r0
 800c460:	71fb      	strb	r3, [r7, #7]
	if(TRUE == state)
 800c462:	79fb      	ldrb	r3, [r7, #7]
 800c464:	2b01      	cmp	r3, #1
 800c466:	d106      	bne.n	800c476 <Rte_Write_PB_15+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_RED, GPIO_PIN_SET);
 800c468:	2201      	movs	r2, #1
 800c46a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c46e:	4807      	ldr	r0, [pc, #28]	; (800c48c <Rte_Write_PB_15+0x34>)
 800c470:	f7f7 fb9d 	bl	8003bae <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_RED, GPIO_PIN_RESET);
	}
}
 800c474:	e005      	b.n	800c482 <Rte_Write_PB_15+0x2a>
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_RED, GPIO_PIN_RESET);
 800c476:	2200      	movs	r2, #0
 800c478:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c47c:	4803      	ldr	r0, [pc, #12]	; (800c48c <Rte_Write_PB_15+0x34>)
 800c47e:	f7f7 fb96 	bl	8003bae <HAL_GPIO_WritePin>
}
 800c482:	bf00      	nop
 800c484:	3708      	adds	r7, #8
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}
 800c48a:	bf00      	nop
 800c48c:	48000400 	.word	0x48000400

0800c490 <Rte_Call_DCMotor_Set_Speed>:
{
	DC_MOTOR_Start(au8_MOTOR_Instance, au8_DIR, au8_SPEED);
}

void Rte_Call_DCMotor_Set_Speed(uint8 au8_MOTOR_Instance, uint8 au8_SPEED)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b082      	sub	sp, #8
 800c494:	af00      	add	r7, sp, #0
 800c496:	4603      	mov	r3, r0
 800c498:	460a      	mov	r2, r1
 800c49a:	71fb      	strb	r3, [r7, #7]
 800c49c:	4613      	mov	r3, r2
 800c49e:	71bb      	strb	r3, [r7, #6]
	DC_MOTOR_Set_Speed(au8_MOTOR_Instance, au8_SPEED);
 800c4a0:	79ba      	ldrb	r2, [r7, #6]
 800c4a2:	79fb      	ldrb	r3, [r7, #7]
 800c4a4:	4611      	mov	r1, r2
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	f7f5 fc78 	bl	8001d9c <DC_MOTOR_Set_Speed>
}
 800c4ac:	bf00      	nop
 800c4ae:	3708      	adds	r7, #8
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd80      	pop	{r7, pc}

0800c4b4 <Rte_Call_DCMotor_Set_Dir>:

void Rte_Call_DCMotor_Set_Dir(uint8 au8_MOTOR_Instance, uint8 au8_DIR)
{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b082      	sub	sp, #8
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	460a      	mov	r2, r1
 800c4be:	71fb      	strb	r3, [r7, #7]
 800c4c0:	4613      	mov	r3, r2
 800c4c2:	71bb      	strb	r3, [r7, #6]
	DC_MOTOR_Set_Dir(au8_MOTOR_Instance, au8_DIR);
 800c4c4:	79ba      	ldrb	r2, [r7, #6]
 800c4c6:	79fb      	ldrb	r3, [r7, #7]
 800c4c8:	4611      	mov	r1, r2
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	f7f5 fcb6 	bl	8001e3c <DC_MOTOR_Set_Dir>
}
 800c4d0:	bf00      	nop
 800c4d2:	3708      	adds	r7, #8
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	bd80      	pop	{r7, pc}

0800c4d8 <siprintf>:
 800c4d8:	b40e      	push	{r1, r2, r3}
 800c4da:	b500      	push	{lr}
 800c4dc:	b09c      	sub	sp, #112	; 0x70
 800c4de:	ab1d      	add	r3, sp, #116	; 0x74
 800c4e0:	9002      	str	r0, [sp, #8]
 800c4e2:	9006      	str	r0, [sp, #24]
 800c4e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c4e8:	4809      	ldr	r0, [pc, #36]	; (800c510 <siprintf+0x38>)
 800c4ea:	9107      	str	r1, [sp, #28]
 800c4ec:	9104      	str	r1, [sp, #16]
 800c4ee:	4909      	ldr	r1, [pc, #36]	; (800c514 <siprintf+0x3c>)
 800c4f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4f4:	9105      	str	r1, [sp, #20]
 800c4f6:	6800      	ldr	r0, [r0, #0]
 800c4f8:	9301      	str	r3, [sp, #4]
 800c4fa:	a902      	add	r1, sp, #8
 800c4fc:	f000 f990 	bl	800c820 <_svfiprintf_r>
 800c500:	9b02      	ldr	r3, [sp, #8]
 800c502:	2200      	movs	r2, #0
 800c504:	701a      	strb	r2, [r3, #0]
 800c506:	b01c      	add	sp, #112	; 0x70
 800c508:	f85d eb04 	ldr.w	lr, [sp], #4
 800c50c:	b003      	add	sp, #12
 800c50e:	4770      	bx	lr
 800c510:	20000064 	.word	0x20000064
 800c514:	ffff0208 	.word	0xffff0208

0800c518 <memset>:
 800c518:	4402      	add	r2, r0
 800c51a:	4603      	mov	r3, r0
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d100      	bne.n	800c522 <memset+0xa>
 800c520:	4770      	bx	lr
 800c522:	f803 1b01 	strb.w	r1, [r3], #1
 800c526:	e7f9      	b.n	800c51c <memset+0x4>

0800c528 <__errno>:
 800c528:	4b01      	ldr	r3, [pc, #4]	; (800c530 <__errno+0x8>)
 800c52a:	6818      	ldr	r0, [r3, #0]
 800c52c:	4770      	bx	lr
 800c52e:	bf00      	nop
 800c530:	20000064 	.word	0x20000064

0800c534 <__libc_init_array>:
 800c534:	b570      	push	{r4, r5, r6, lr}
 800c536:	4d0d      	ldr	r5, [pc, #52]	; (800c56c <__libc_init_array+0x38>)
 800c538:	4c0d      	ldr	r4, [pc, #52]	; (800c570 <__libc_init_array+0x3c>)
 800c53a:	1b64      	subs	r4, r4, r5
 800c53c:	10a4      	asrs	r4, r4, #2
 800c53e:	2600      	movs	r6, #0
 800c540:	42a6      	cmp	r6, r4
 800c542:	d109      	bne.n	800c558 <__libc_init_array+0x24>
 800c544:	4d0b      	ldr	r5, [pc, #44]	; (800c574 <__libc_init_array+0x40>)
 800c546:	4c0c      	ldr	r4, [pc, #48]	; (800c578 <__libc_init_array+0x44>)
 800c548:	f000 fc68 	bl	800ce1c <_init>
 800c54c:	1b64      	subs	r4, r4, r5
 800c54e:	10a4      	asrs	r4, r4, #2
 800c550:	2600      	movs	r6, #0
 800c552:	42a6      	cmp	r6, r4
 800c554:	d105      	bne.n	800c562 <__libc_init_array+0x2e>
 800c556:	bd70      	pop	{r4, r5, r6, pc}
 800c558:	f855 3b04 	ldr.w	r3, [r5], #4
 800c55c:	4798      	blx	r3
 800c55e:	3601      	adds	r6, #1
 800c560:	e7ee      	b.n	800c540 <__libc_init_array+0xc>
 800c562:	f855 3b04 	ldr.w	r3, [r5], #4
 800c566:	4798      	blx	r3
 800c568:	3601      	adds	r6, #1
 800c56a:	e7f2      	b.n	800c552 <__libc_init_array+0x1e>
 800c56c:	0800cefc 	.word	0x0800cefc
 800c570:	0800cefc 	.word	0x0800cefc
 800c574:	0800cefc 	.word	0x0800cefc
 800c578:	0800cf00 	.word	0x0800cf00

0800c57c <__retarget_lock_acquire_recursive>:
 800c57c:	4770      	bx	lr

0800c57e <__retarget_lock_release_recursive>:
 800c57e:	4770      	bx	lr

0800c580 <_free_r>:
 800c580:	b538      	push	{r3, r4, r5, lr}
 800c582:	4605      	mov	r5, r0
 800c584:	2900      	cmp	r1, #0
 800c586:	d041      	beq.n	800c60c <_free_r+0x8c>
 800c588:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c58c:	1f0c      	subs	r4, r1, #4
 800c58e:	2b00      	cmp	r3, #0
 800c590:	bfb8      	it	lt
 800c592:	18e4      	addlt	r4, r4, r3
 800c594:	f000 f8de 	bl	800c754 <__malloc_lock>
 800c598:	4a1d      	ldr	r2, [pc, #116]	; (800c610 <_free_r+0x90>)
 800c59a:	6813      	ldr	r3, [r2, #0]
 800c59c:	b933      	cbnz	r3, 800c5ac <_free_r+0x2c>
 800c59e:	6063      	str	r3, [r4, #4]
 800c5a0:	6014      	str	r4, [r2, #0]
 800c5a2:	4628      	mov	r0, r5
 800c5a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5a8:	f000 b8da 	b.w	800c760 <__malloc_unlock>
 800c5ac:	42a3      	cmp	r3, r4
 800c5ae:	d908      	bls.n	800c5c2 <_free_r+0x42>
 800c5b0:	6820      	ldr	r0, [r4, #0]
 800c5b2:	1821      	adds	r1, r4, r0
 800c5b4:	428b      	cmp	r3, r1
 800c5b6:	bf01      	itttt	eq
 800c5b8:	6819      	ldreq	r1, [r3, #0]
 800c5ba:	685b      	ldreq	r3, [r3, #4]
 800c5bc:	1809      	addeq	r1, r1, r0
 800c5be:	6021      	streq	r1, [r4, #0]
 800c5c0:	e7ed      	b.n	800c59e <_free_r+0x1e>
 800c5c2:	461a      	mov	r2, r3
 800c5c4:	685b      	ldr	r3, [r3, #4]
 800c5c6:	b10b      	cbz	r3, 800c5cc <_free_r+0x4c>
 800c5c8:	42a3      	cmp	r3, r4
 800c5ca:	d9fa      	bls.n	800c5c2 <_free_r+0x42>
 800c5cc:	6811      	ldr	r1, [r2, #0]
 800c5ce:	1850      	adds	r0, r2, r1
 800c5d0:	42a0      	cmp	r0, r4
 800c5d2:	d10b      	bne.n	800c5ec <_free_r+0x6c>
 800c5d4:	6820      	ldr	r0, [r4, #0]
 800c5d6:	4401      	add	r1, r0
 800c5d8:	1850      	adds	r0, r2, r1
 800c5da:	4283      	cmp	r3, r0
 800c5dc:	6011      	str	r1, [r2, #0]
 800c5de:	d1e0      	bne.n	800c5a2 <_free_r+0x22>
 800c5e0:	6818      	ldr	r0, [r3, #0]
 800c5e2:	685b      	ldr	r3, [r3, #4]
 800c5e4:	6053      	str	r3, [r2, #4]
 800c5e6:	4408      	add	r0, r1
 800c5e8:	6010      	str	r0, [r2, #0]
 800c5ea:	e7da      	b.n	800c5a2 <_free_r+0x22>
 800c5ec:	d902      	bls.n	800c5f4 <_free_r+0x74>
 800c5ee:	230c      	movs	r3, #12
 800c5f0:	602b      	str	r3, [r5, #0]
 800c5f2:	e7d6      	b.n	800c5a2 <_free_r+0x22>
 800c5f4:	6820      	ldr	r0, [r4, #0]
 800c5f6:	1821      	adds	r1, r4, r0
 800c5f8:	428b      	cmp	r3, r1
 800c5fa:	bf04      	itt	eq
 800c5fc:	6819      	ldreq	r1, [r3, #0]
 800c5fe:	685b      	ldreq	r3, [r3, #4]
 800c600:	6063      	str	r3, [r4, #4]
 800c602:	bf04      	itt	eq
 800c604:	1809      	addeq	r1, r1, r0
 800c606:	6021      	streq	r1, [r4, #0]
 800c608:	6054      	str	r4, [r2, #4]
 800c60a:	e7ca      	b.n	800c5a2 <_free_r+0x22>
 800c60c:	bd38      	pop	{r3, r4, r5, pc}
 800c60e:	bf00      	nop
 800c610:	200017cc 	.word	0x200017cc

0800c614 <sbrk_aligned>:
 800c614:	b570      	push	{r4, r5, r6, lr}
 800c616:	4e0e      	ldr	r6, [pc, #56]	; (800c650 <sbrk_aligned+0x3c>)
 800c618:	460c      	mov	r4, r1
 800c61a:	6831      	ldr	r1, [r6, #0]
 800c61c:	4605      	mov	r5, r0
 800c61e:	b911      	cbnz	r1, 800c626 <sbrk_aligned+0x12>
 800c620:	f000 fba6 	bl	800cd70 <_sbrk_r>
 800c624:	6030      	str	r0, [r6, #0]
 800c626:	4621      	mov	r1, r4
 800c628:	4628      	mov	r0, r5
 800c62a:	f000 fba1 	bl	800cd70 <_sbrk_r>
 800c62e:	1c43      	adds	r3, r0, #1
 800c630:	d00a      	beq.n	800c648 <sbrk_aligned+0x34>
 800c632:	1cc4      	adds	r4, r0, #3
 800c634:	f024 0403 	bic.w	r4, r4, #3
 800c638:	42a0      	cmp	r0, r4
 800c63a:	d007      	beq.n	800c64c <sbrk_aligned+0x38>
 800c63c:	1a21      	subs	r1, r4, r0
 800c63e:	4628      	mov	r0, r5
 800c640:	f000 fb96 	bl	800cd70 <_sbrk_r>
 800c644:	3001      	adds	r0, #1
 800c646:	d101      	bne.n	800c64c <sbrk_aligned+0x38>
 800c648:	f04f 34ff 	mov.w	r4, #4294967295
 800c64c:	4620      	mov	r0, r4
 800c64e:	bd70      	pop	{r4, r5, r6, pc}
 800c650:	200017d0 	.word	0x200017d0

0800c654 <_malloc_r>:
 800c654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c658:	1ccd      	adds	r5, r1, #3
 800c65a:	f025 0503 	bic.w	r5, r5, #3
 800c65e:	3508      	adds	r5, #8
 800c660:	2d0c      	cmp	r5, #12
 800c662:	bf38      	it	cc
 800c664:	250c      	movcc	r5, #12
 800c666:	2d00      	cmp	r5, #0
 800c668:	4607      	mov	r7, r0
 800c66a:	db01      	blt.n	800c670 <_malloc_r+0x1c>
 800c66c:	42a9      	cmp	r1, r5
 800c66e:	d905      	bls.n	800c67c <_malloc_r+0x28>
 800c670:	230c      	movs	r3, #12
 800c672:	603b      	str	r3, [r7, #0]
 800c674:	2600      	movs	r6, #0
 800c676:	4630      	mov	r0, r6
 800c678:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c67c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c750 <_malloc_r+0xfc>
 800c680:	f000 f868 	bl	800c754 <__malloc_lock>
 800c684:	f8d8 3000 	ldr.w	r3, [r8]
 800c688:	461c      	mov	r4, r3
 800c68a:	bb5c      	cbnz	r4, 800c6e4 <_malloc_r+0x90>
 800c68c:	4629      	mov	r1, r5
 800c68e:	4638      	mov	r0, r7
 800c690:	f7ff ffc0 	bl	800c614 <sbrk_aligned>
 800c694:	1c43      	adds	r3, r0, #1
 800c696:	4604      	mov	r4, r0
 800c698:	d155      	bne.n	800c746 <_malloc_r+0xf2>
 800c69a:	f8d8 4000 	ldr.w	r4, [r8]
 800c69e:	4626      	mov	r6, r4
 800c6a0:	2e00      	cmp	r6, #0
 800c6a2:	d145      	bne.n	800c730 <_malloc_r+0xdc>
 800c6a4:	2c00      	cmp	r4, #0
 800c6a6:	d048      	beq.n	800c73a <_malloc_r+0xe6>
 800c6a8:	6823      	ldr	r3, [r4, #0]
 800c6aa:	4631      	mov	r1, r6
 800c6ac:	4638      	mov	r0, r7
 800c6ae:	eb04 0903 	add.w	r9, r4, r3
 800c6b2:	f000 fb5d 	bl	800cd70 <_sbrk_r>
 800c6b6:	4581      	cmp	r9, r0
 800c6b8:	d13f      	bne.n	800c73a <_malloc_r+0xe6>
 800c6ba:	6821      	ldr	r1, [r4, #0]
 800c6bc:	1a6d      	subs	r5, r5, r1
 800c6be:	4629      	mov	r1, r5
 800c6c0:	4638      	mov	r0, r7
 800c6c2:	f7ff ffa7 	bl	800c614 <sbrk_aligned>
 800c6c6:	3001      	adds	r0, #1
 800c6c8:	d037      	beq.n	800c73a <_malloc_r+0xe6>
 800c6ca:	6823      	ldr	r3, [r4, #0]
 800c6cc:	442b      	add	r3, r5
 800c6ce:	6023      	str	r3, [r4, #0]
 800c6d0:	f8d8 3000 	ldr.w	r3, [r8]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d038      	beq.n	800c74a <_malloc_r+0xf6>
 800c6d8:	685a      	ldr	r2, [r3, #4]
 800c6da:	42a2      	cmp	r2, r4
 800c6dc:	d12b      	bne.n	800c736 <_malloc_r+0xe2>
 800c6de:	2200      	movs	r2, #0
 800c6e0:	605a      	str	r2, [r3, #4]
 800c6e2:	e00f      	b.n	800c704 <_malloc_r+0xb0>
 800c6e4:	6822      	ldr	r2, [r4, #0]
 800c6e6:	1b52      	subs	r2, r2, r5
 800c6e8:	d41f      	bmi.n	800c72a <_malloc_r+0xd6>
 800c6ea:	2a0b      	cmp	r2, #11
 800c6ec:	d917      	bls.n	800c71e <_malloc_r+0xca>
 800c6ee:	1961      	adds	r1, r4, r5
 800c6f0:	42a3      	cmp	r3, r4
 800c6f2:	6025      	str	r5, [r4, #0]
 800c6f4:	bf18      	it	ne
 800c6f6:	6059      	strne	r1, [r3, #4]
 800c6f8:	6863      	ldr	r3, [r4, #4]
 800c6fa:	bf08      	it	eq
 800c6fc:	f8c8 1000 	streq.w	r1, [r8]
 800c700:	5162      	str	r2, [r4, r5]
 800c702:	604b      	str	r3, [r1, #4]
 800c704:	4638      	mov	r0, r7
 800c706:	f104 060b 	add.w	r6, r4, #11
 800c70a:	f000 f829 	bl	800c760 <__malloc_unlock>
 800c70e:	f026 0607 	bic.w	r6, r6, #7
 800c712:	1d23      	adds	r3, r4, #4
 800c714:	1af2      	subs	r2, r6, r3
 800c716:	d0ae      	beq.n	800c676 <_malloc_r+0x22>
 800c718:	1b9b      	subs	r3, r3, r6
 800c71a:	50a3      	str	r3, [r4, r2]
 800c71c:	e7ab      	b.n	800c676 <_malloc_r+0x22>
 800c71e:	42a3      	cmp	r3, r4
 800c720:	6862      	ldr	r2, [r4, #4]
 800c722:	d1dd      	bne.n	800c6e0 <_malloc_r+0x8c>
 800c724:	f8c8 2000 	str.w	r2, [r8]
 800c728:	e7ec      	b.n	800c704 <_malloc_r+0xb0>
 800c72a:	4623      	mov	r3, r4
 800c72c:	6864      	ldr	r4, [r4, #4]
 800c72e:	e7ac      	b.n	800c68a <_malloc_r+0x36>
 800c730:	4634      	mov	r4, r6
 800c732:	6876      	ldr	r6, [r6, #4]
 800c734:	e7b4      	b.n	800c6a0 <_malloc_r+0x4c>
 800c736:	4613      	mov	r3, r2
 800c738:	e7cc      	b.n	800c6d4 <_malloc_r+0x80>
 800c73a:	230c      	movs	r3, #12
 800c73c:	603b      	str	r3, [r7, #0]
 800c73e:	4638      	mov	r0, r7
 800c740:	f000 f80e 	bl	800c760 <__malloc_unlock>
 800c744:	e797      	b.n	800c676 <_malloc_r+0x22>
 800c746:	6025      	str	r5, [r4, #0]
 800c748:	e7dc      	b.n	800c704 <_malloc_r+0xb0>
 800c74a:	605b      	str	r3, [r3, #4]
 800c74c:	deff      	udf	#255	; 0xff
 800c74e:	bf00      	nop
 800c750:	200017cc 	.word	0x200017cc

0800c754 <__malloc_lock>:
 800c754:	4801      	ldr	r0, [pc, #4]	; (800c75c <__malloc_lock+0x8>)
 800c756:	f7ff bf11 	b.w	800c57c <__retarget_lock_acquire_recursive>
 800c75a:	bf00      	nop
 800c75c:	200017c8 	.word	0x200017c8

0800c760 <__malloc_unlock>:
 800c760:	4801      	ldr	r0, [pc, #4]	; (800c768 <__malloc_unlock+0x8>)
 800c762:	f7ff bf0c 	b.w	800c57e <__retarget_lock_release_recursive>
 800c766:	bf00      	nop
 800c768:	200017c8 	.word	0x200017c8

0800c76c <__ssputs_r>:
 800c76c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c770:	688e      	ldr	r6, [r1, #8]
 800c772:	461f      	mov	r7, r3
 800c774:	42be      	cmp	r6, r7
 800c776:	680b      	ldr	r3, [r1, #0]
 800c778:	4682      	mov	sl, r0
 800c77a:	460c      	mov	r4, r1
 800c77c:	4690      	mov	r8, r2
 800c77e:	d82c      	bhi.n	800c7da <__ssputs_r+0x6e>
 800c780:	898a      	ldrh	r2, [r1, #12]
 800c782:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c786:	d026      	beq.n	800c7d6 <__ssputs_r+0x6a>
 800c788:	6965      	ldr	r5, [r4, #20]
 800c78a:	6909      	ldr	r1, [r1, #16]
 800c78c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c790:	eba3 0901 	sub.w	r9, r3, r1
 800c794:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c798:	1c7b      	adds	r3, r7, #1
 800c79a:	444b      	add	r3, r9
 800c79c:	106d      	asrs	r5, r5, #1
 800c79e:	429d      	cmp	r5, r3
 800c7a0:	bf38      	it	cc
 800c7a2:	461d      	movcc	r5, r3
 800c7a4:	0553      	lsls	r3, r2, #21
 800c7a6:	d527      	bpl.n	800c7f8 <__ssputs_r+0x8c>
 800c7a8:	4629      	mov	r1, r5
 800c7aa:	f7ff ff53 	bl	800c654 <_malloc_r>
 800c7ae:	4606      	mov	r6, r0
 800c7b0:	b360      	cbz	r0, 800c80c <__ssputs_r+0xa0>
 800c7b2:	6921      	ldr	r1, [r4, #16]
 800c7b4:	464a      	mov	r2, r9
 800c7b6:	f000 faeb 	bl	800cd90 <memcpy>
 800c7ba:	89a3      	ldrh	r3, [r4, #12]
 800c7bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c7c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7c4:	81a3      	strh	r3, [r4, #12]
 800c7c6:	6126      	str	r6, [r4, #16]
 800c7c8:	6165      	str	r5, [r4, #20]
 800c7ca:	444e      	add	r6, r9
 800c7cc:	eba5 0509 	sub.w	r5, r5, r9
 800c7d0:	6026      	str	r6, [r4, #0]
 800c7d2:	60a5      	str	r5, [r4, #8]
 800c7d4:	463e      	mov	r6, r7
 800c7d6:	42be      	cmp	r6, r7
 800c7d8:	d900      	bls.n	800c7dc <__ssputs_r+0x70>
 800c7da:	463e      	mov	r6, r7
 800c7dc:	6820      	ldr	r0, [r4, #0]
 800c7de:	4632      	mov	r2, r6
 800c7e0:	4641      	mov	r1, r8
 800c7e2:	f000 faab 	bl	800cd3c <memmove>
 800c7e6:	68a3      	ldr	r3, [r4, #8]
 800c7e8:	1b9b      	subs	r3, r3, r6
 800c7ea:	60a3      	str	r3, [r4, #8]
 800c7ec:	6823      	ldr	r3, [r4, #0]
 800c7ee:	4433      	add	r3, r6
 800c7f0:	6023      	str	r3, [r4, #0]
 800c7f2:	2000      	movs	r0, #0
 800c7f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7f8:	462a      	mov	r2, r5
 800c7fa:	f000 fad7 	bl	800cdac <_realloc_r>
 800c7fe:	4606      	mov	r6, r0
 800c800:	2800      	cmp	r0, #0
 800c802:	d1e0      	bne.n	800c7c6 <__ssputs_r+0x5a>
 800c804:	6921      	ldr	r1, [r4, #16]
 800c806:	4650      	mov	r0, sl
 800c808:	f7ff feba 	bl	800c580 <_free_r>
 800c80c:	230c      	movs	r3, #12
 800c80e:	f8ca 3000 	str.w	r3, [sl]
 800c812:	89a3      	ldrh	r3, [r4, #12]
 800c814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c818:	81a3      	strh	r3, [r4, #12]
 800c81a:	f04f 30ff 	mov.w	r0, #4294967295
 800c81e:	e7e9      	b.n	800c7f4 <__ssputs_r+0x88>

0800c820 <_svfiprintf_r>:
 800c820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c824:	4698      	mov	r8, r3
 800c826:	898b      	ldrh	r3, [r1, #12]
 800c828:	061b      	lsls	r3, r3, #24
 800c82a:	b09d      	sub	sp, #116	; 0x74
 800c82c:	4607      	mov	r7, r0
 800c82e:	460d      	mov	r5, r1
 800c830:	4614      	mov	r4, r2
 800c832:	d50e      	bpl.n	800c852 <_svfiprintf_r+0x32>
 800c834:	690b      	ldr	r3, [r1, #16]
 800c836:	b963      	cbnz	r3, 800c852 <_svfiprintf_r+0x32>
 800c838:	2140      	movs	r1, #64	; 0x40
 800c83a:	f7ff ff0b 	bl	800c654 <_malloc_r>
 800c83e:	6028      	str	r0, [r5, #0]
 800c840:	6128      	str	r0, [r5, #16]
 800c842:	b920      	cbnz	r0, 800c84e <_svfiprintf_r+0x2e>
 800c844:	230c      	movs	r3, #12
 800c846:	603b      	str	r3, [r7, #0]
 800c848:	f04f 30ff 	mov.w	r0, #4294967295
 800c84c:	e0d0      	b.n	800c9f0 <_svfiprintf_r+0x1d0>
 800c84e:	2340      	movs	r3, #64	; 0x40
 800c850:	616b      	str	r3, [r5, #20]
 800c852:	2300      	movs	r3, #0
 800c854:	9309      	str	r3, [sp, #36]	; 0x24
 800c856:	2320      	movs	r3, #32
 800c858:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c85c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c860:	2330      	movs	r3, #48	; 0x30
 800c862:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ca08 <_svfiprintf_r+0x1e8>
 800c866:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c86a:	f04f 0901 	mov.w	r9, #1
 800c86e:	4623      	mov	r3, r4
 800c870:	469a      	mov	sl, r3
 800c872:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c876:	b10a      	cbz	r2, 800c87c <_svfiprintf_r+0x5c>
 800c878:	2a25      	cmp	r2, #37	; 0x25
 800c87a:	d1f9      	bne.n	800c870 <_svfiprintf_r+0x50>
 800c87c:	ebba 0b04 	subs.w	fp, sl, r4
 800c880:	d00b      	beq.n	800c89a <_svfiprintf_r+0x7a>
 800c882:	465b      	mov	r3, fp
 800c884:	4622      	mov	r2, r4
 800c886:	4629      	mov	r1, r5
 800c888:	4638      	mov	r0, r7
 800c88a:	f7ff ff6f 	bl	800c76c <__ssputs_r>
 800c88e:	3001      	adds	r0, #1
 800c890:	f000 80a9 	beq.w	800c9e6 <_svfiprintf_r+0x1c6>
 800c894:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c896:	445a      	add	r2, fp
 800c898:	9209      	str	r2, [sp, #36]	; 0x24
 800c89a:	f89a 3000 	ldrb.w	r3, [sl]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	f000 80a1 	beq.w	800c9e6 <_svfiprintf_r+0x1c6>
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c8aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8ae:	f10a 0a01 	add.w	sl, sl, #1
 800c8b2:	9304      	str	r3, [sp, #16]
 800c8b4:	9307      	str	r3, [sp, #28]
 800c8b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c8ba:	931a      	str	r3, [sp, #104]	; 0x68
 800c8bc:	4654      	mov	r4, sl
 800c8be:	2205      	movs	r2, #5
 800c8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8c4:	4850      	ldr	r0, [pc, #320]	; (800ca08 <_svfiprintf_r+0x1e8>)
 800c8c6:	f7f3 fc93 	bl	80001f0 <memchr>
 800c8ca:	9a04      	ldr	r2, [sp, #16]
 800c8cc:	b9d8      	cbnz	r0, 800c906 <_svfiprintf_r+0xe6>
 800c8ce:	06d0      	lsls	r0, r2, #27
 800c8d0:	bf44      	itt	mi
 800c8d2:	2320      	movmi	r3, #32
 800c8d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c8d8:	0711      	lsls	r1, r2, #28
 800c8da:	bf44      	itt	mi
 800c8dc:	232b      	movmi	r3, #43	; 0x2b
 800c8de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c8e2:	f89a 3000 	ldrb.w	r3, [sl]
 800c8e6:	2b2a      	cmp	r3, #42	; 0x2a
 800c8e8:	d015      	beq.n	800c916 <_svfiprintf_r+0xf6>
 800c8ea:	9a07      	ldr	r2, [sp, #28]
 800c8ec:	4654      	mov	r4, sl
 800c8ee:	2000      	movs	r0, #0
 800c8f0:	f04f 0c0a 	mov.w	ip, #10
 800c8f4:	4621      	mov	r1, r4
 800c8f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8fa:	3b30      	subs	r3, #48	; 0x30
 800c8fc:	2b09      	cmp	r3, #9
 800c8fe:	d94d      	bls.n	800c99c <_svfiprintf_r+0x17c>
 800c900:	b1b0      	cbz	r0, 800c930 <_svfiprintf_r+0x110>
 800c902:	9207      	str	r2, [sp, #28]
 800c904:	e014      	b.n	800c930 <_svfiprintf_r+0x110>
 800c906:	eba0 0308 	sub.w	r3, r0, r8
 800c90a:	fa09 f303 	lsl.w	r3, r9, r3
 800c90e:	4313      	orrs	r3, r2
 800c910:	9304      	str	r3, [sp, #16]
 800c912:	46a2      	mov	sl, r4
 800c914:	e7d2      	b.n	800c8bc <_svfiprintf_r+0x9c>
 800c916:	9b03      	ldr	r3, [sp, #12]
 800c918:	1d19      	adds	r1, r3, #4
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	9103      	str	r1, [sp, #12]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	bfbb      	ittet	lt
 800c922:	425b      	neglt	r3, r3
 800c924:	f042 0202 	orrlt.w	r2, r2, #2
 800c928:	9307      	strge	r3, [sp, #28]
 800c92a:	9307      	strlt	r3, [sp, #28]
 800c92c:	bfb8      	it	lt
 800c92e:	9204      	strlt	r2, [sp, #16]
 800c930:	7823      	ldrb	r3, [r4, #0]
 800c932:	2b2e      	cmp	r3, #46	; 0x2e
 800c934:	d10c      	bne.n	800c950 <_svfiprintf_r+0x130>
 800c936:	7863      	ldrb	r3, [r4, #1]
 800c938:	2b2a      	cmp	r3, #42	; 0x2a
 800c93a:	d134      	bne.n	800c9a6 <_svfiprintf_r+0x186>
 800c93c:	9b03      	ldr	r3, [sp, #12]
 800c93e:	1d1a      	adds	r2, r3, #4
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	9203      	str	r2, [sp, #12]
 800c944:	2b00      	cmp	r3, #0
 800c946:	bfb8      	it	lt
 800c948:	f04f 33ff 	movlt.w	r3, #4294967295
 800c94c:	3402      	adds	r4, #2
 800c94e:	9305      	str	r3, [sp, #20]
 800c950:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800ca0c <_svfiprintf_r+0x1ec>
 800c954:	7821      	ldrb	r1, [r4, #0]
 800c956:	2203      	movs	r2, #3
 800c958:	4650      	mov	r0, sl
 800c95a:	f7f3 fc49 	bl	80001f0 <memchr>
 800c95e:	b138      	cbz	r0, 800c970 <_svfiprintf_r+0x150>
 800c960:	9b04      	ldr	r3, [sp, #16]
 800c962:	eba0 000a 	sub.w	r0, r0, sl
 800c966:	2240      	movs	r2, #64	; 0x40
 800c968:	4082      	lsls	r2, r0
 800c96a:	4313      	orrs	r3, r2
 800c96c:	3401      	adds	r4, #1
 800c96e:	9304      	str	r3, [sp, #16]
 800c970:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c974:	4826      	ldr	r0, [pc, #152]	; (800ca10 <_svfiprintf_r+0x1f0>)
 800c976:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c97a:	2206      	movs	r2, #6
 800c97c:	f7f3 fc38 	bl	80001f0 <memchr>
 800c980:	2800      	cmp	r0, #0
 800c982:	d038      	beq.n	800c9f6 <_svfiprintf_r+0x1d6>
 800c984:	4b23      	ldr	r3, [pc, #140]	; (800ca14 <_svfiprintf_r+0x1f4>)
 800c986:	bb1b      	cbnz	r3, 800c9d0 <_svfiprintf_r+0x1b0>
 800c988:	9b03      	ldr	r3, [sp, #12]
 800c98a:	3307      	adds	r3, #7
 800c98c:	f023 0307 	bic.w	r3, r3, #7
 800c990:	3308      	adds	r3, #8
 800c992:	9303      	str	r3, [sp, #12]
 800c994:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c996:	4433      	add	r3, r6
 800c998:	9309      	str	r3, [sp, #36]	; 0x24
 800c99a:	e768      	b.n	800c86e <_svfiprintf_r+0x4e>
 800c99c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c9a0:	460c      	mov	r4, r1
 800c9a2:	2001      	movs	r0, #1
 800c9a4:	e7a6      	b.n	800c8f4 <_svfiprintf_r+0xd4>
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	3401      	adds	r4, #1
 800c9aa:	9305      	str	r3, [sp, #20]
 800c9ac:	4619      	mov	r1, r3
 800c9ae:	f04f 0c0a 	mov.w	ip, #10
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c9b8:	3a30      	subs	r2, #48	; 0x30
 800c9ba:	2a09      	cmp	r2, #9
 800c9bc:	d903      	bls.n	800c9c6 <_svfiprintf_r+0x1a6>
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d0c6      	beq.n	800c950 <_svfiprintf_r+0x130>
 800c9c2:	9105      	str	r1, [sp, #20]
 800c9c4:	e7c4      	b.n	800c950 <_svfiprintf_r+0x130>
 800c9c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c9ca:	4604      	mov	r4, r0
 800c9cc:	2301      	movs	r3, #1
 800c9ce:	e7f0      	b.n	800c9b2 <_svfiprintf_r+0x192>
 800c9d0:	ab03      	add	r3, sp, #12
 800c9d2:	9300      	str	r3, [sp, #0]
 800c9d4:	462a      	mov	r2, r5
 800c9d6:	4b10      	ldr	r3, [pc, #64]	; (800ca18 <_svfiprintf_r+0x1f8>)
 800c9d8:	a904      	add	r1, sp, #16
 800c9da:	4638      	mov	r0, r7
 800c9dc:	f3af 8000 	nop.w
 800c9e0:	1c42      	adds	r2, r0, #1
 800c9e2:	4606      	mov	r6, r0
 800c9e4:	d1d6      	bne.n	800c994 <_svfiprintf_r+0x174>
 800c9e6:	89ab      	ldrh	r3, [r5, #12]
 800c9e8:	065b      	lsls	r3, r3, #25
 800c9ea:	f53f af2d 	bmi.w	800c848 <_svfiprintf_r+0x28>
 800c9ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c9f0:	b01d      	add	sp, #116	; 0x74
 800c9f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9f6:	ab03      	add	r3, sp, #12
 800c9f8:	9300      	str	r3, [sp, #0]
 800c9fa:	462a      	mov	r2, r5
 800c9fc:	4b06      	ldr	r3, [pc, #24]	; (800ca18 <_svfiprintf_r+0x1f8>)
 800c9fe:	a904      	add	r1, sp, #16
 800ca00:	4638      	mov	r0, r7
 800ca02:	f000 f879 	bl	800caf8 <_printf_i>
 800ca06:	e7eb      	b.n	800c9e0 <_svfiprintf_r+0x1c0>
 800ca08:	0800cec8 	.word	0x0800cec8
 800ca0c:	0800cece 	.word	0x0800cece
 800ca10:	0800ced2 	.word	0x0800ced2
 800ca14:	00000000 	.word	0x00000000
 800ca18:	0800c76d 	.word	0x0800c76d

0800ca1c <_printf_common>:
 800ca1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca20:	4616      	mov	r6, r2
 800ca22:	4699      	mov	r9, r3
 800ca24:	688a      	ldr	r2, [r1, #8]
 800ca26:	690b      	ldr	r3, [r1, #16]
 800ca28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	bfb8      	it	lt
 800ca30:	4613      	movlt	r3, r2
 800ca32:	6033      	str	r3, [r6, #0]
 800ca34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ca38:	4607      	mov	r7, r0
 800ca3a:	460c      	mov	r4, r1
 800ca3c:	b10a      	cbz	r2, 800ca42 <_printf_common+0x26>
 800ca3e:	3301      	adds	r3, #1
 800ca40:	6033      	str	r3, [r6, #0]
 800ca42:	6823      	ldr	r3, [r4, #0]
 800ca44:	0699      	lsls	r1, r3, #26
 800ca46:	bf42      	ittt	mi
 800ca48:	6833      	ldrmi	r3, [r6, #0]
 800ca4a:	3302      	addmi	r3, #2
 800ca4c:	6033      	strmi	r3, [r6, #0]
 800ca4e:	6825      	ldr	r5, [r4, #0]
 800ca50:	f015 0506 	ands.w	r5, r5, #6
 800ca54:	d106      	bne.n	800ca64 <_printf_common+0x48>
 800ca56:	f104 0a19 	add.w	sl, r4, #25
 800ca5a:	68e3      	ldr	r3, [r4, #12]
 800ca5c:	6832      	ldr	r2, [r6, #0]
 800ca5e:	1a9b      	subs	r3, r3, r2
 800ca60:	42ab      	cmp	r3, r5
 800ca62:	dc26      	bgt.n	800cab2 <_printf_common+0x96>
 800ca64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ca68:	1e13      	subs	r3, r2, #0
 800ca6a:	6822      	ldr	r2, [r4, #0]
 800ca6c:	bf18      	it	ne
 800ca6e:	2301      	movne	r3, #1
 800ca70:	0692      	lsls	r2, r2, #26
 800ca72:	d42b      	bmi.n	800cacc <_printf_common+0xb0>
 800ca74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ca78:	4649      	mov	r1, r9
 800ca7a:	4638      	mov	r0, r7
 800ca7c:	47c0      	blx	r8
 800ca7e:	3001      	adds	r0, #1
 800ca80:	d01e      	beq.n	800cac0 <_printf_common+0xa4>
 800ca82:	6823      	ldr	r3, [r4, #0]
 800ca84:	6922      	ldr	r2, [r4, #16]
 800ca86:	f003 0306 	and.w	r3, r3, #6
 800ca8a:	2b04      	cmp	r3, #4
 800ca8c:	bf02      	ittt	eq
 800ca8e:	68e5      	ldreq	r5, [r4, #12]
 800ca90:	6833      	ldreq	r3, [r6, #0]
 800ca92:	1aed      	subeq	r5, r5, r3
 800ca94:	68a3      	ldr	r3, [r4, #8]
 800ca96:	bf0c      	ite	eq
 800ca98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca9c:	2500      	movne	r5, #0
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	bfc4      	itt	gt
 800caa2:	1a9b      	subgt	r3, r3, r2
 800caa4:	18ed      	addgt	r5, r5, r3
 800caa6:	2600      	movs	r6, #0
 800caa8:	341a      	adds	r4, #26
 800caaa:	42b5      	cmp	r5, r6
 800caac:	d11a      	bne.n	800cae4 <_printf_common+0xc8>
 800caae:	2000      	movs	r0, #0
 800cab0:	e008      	b.n	800cac4 <_printf_common+0xa8>
 800cab2:	2301      	movs	r3, #1
 800cab4:	4652      	mov	r2, sl
 800cab6:	4649      	mov	r1, r9
 800cab8:	4638      	mov	r0, r7
 800caba:	47c0      	blx	r8
 800cabc:	3001      	adds	r0, #1
 800cabe:	d103      	bne.n	800cac8 <_printf_common+0xac>
 800cac0:	f04f 30ff 	mov.w	r0, #4294967295
 800cac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cac8:	3501      	adds	r5, #1
 800caca:	e7c6      	b.n	800ca5a <_printf_common+0x3e>
 800cacc:	18e1      	adds	r1, r4, r3
 800cace:	1c5a      	adds	r2, r3, #1
 800cad0:	2030      	movs	r0, #48	; 0x30
 800cad2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cad6:	4422      	add	r2, r4
 800cad8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cadc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cae0:	3302      	adds	r3, #2
 800cae2:	e7c7      	b.n	800ca74 <_printf_common+0x58>
 800cae4:	2301      	movs	r3, #1
 800cae6:	4622      	mov	r2, r4
 800cae8:	4649      	mov	r1, r9
 800caea:	4638      	mov	r0, r7
 800caec:	47c0      	blx	r8
 800caee:	3001      	adds	r0, #1
 800caf0:	d0e6      	beq.n	800cac0 <_printf_common+0xa4>
 800caf2:	3601      	adds	r6, #1
 800caf4:	e7d9      	b.n	800caaa <_printf_common+0x8e>
	...

0800caf8 <_printf_i>:
 800caf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cafc:	7e0f      	ldrb	r7, [r1, #24]
 800cafe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cb00:	2f78      	cmp	r7, #120	; 0x78
 800cb02:	4691      	mov	r9, r2
 800cb04:	4680      	mov	r8, r0
 800cb06:	460c      	mov	r4, r1
 800cb08:	469a      	mov	sl, r3
 800cb0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cb0e:	d807      	bhi.n	800cb20 <_printf_i+0x28>
 800cb10:	2f62      	cmp	r7, #98	; 0x62
 800cb12:	d80a      	bhi.n	800cb2a <_printf_i+0x32>
 800cb14:	2f00      	cmp	r7, #0
 800cb16:	f000 80d4 	beq.w	800ccc2 <_printf_i+0x1ca>
 800cb1a:	2f58      	cmp	r7, #88	; 0x58
 800cb1c:	f000 80c0 	beq.w	800cca0 <_printf_i+0x1a8>
 800cb20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cb24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cb28:	e03a      	b.n	800cba0 <_printf_i+0xa8>
 800cb2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cb2e:	2b15      	cmp	r3, #21
 800cb30:	d8f6      	bhi.n	800cb20 <_printf_i+0x28>
 800cb32:	a101      	add	r1, pc, #4	; (adr r1, 800cb38 <_printf_i+0x40>)
 800cb34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cb38:	0800cb91 	.word	0x0800cb91
 800cb3c:	0800cba5 	.word	0x0800cba5
 800cb40:	0800cb21 	.word	0x0800cb21
 800cb44:	0800cb21 	.word	0x0800cb21
 800cb48:	0800cb21 	.word	0x0800cb21
 800cb4c:	0800cb21 	.word	0x0800cb21
 800cb50:	0800cba5 	.word	0x0800cba5
 800cb54:	0800cb21 	.word	0x0800cb21
 800cb58:	0800cb21 	.word	0x0800cb21
 800cb5c:	0800cb21 	.word	0x0800cb21
 800cb60:	0800cb21 	.word	0x0800cb21
 800cb64:	0800cca9 	.word	0x0800cca9
 800cb68:	0800cbd1 	.word	0x0800cbd1
 800cb6c:	0800cc63 	.word	0x0800cc63
 800cb70:	0800cb21 	.word	0x0800cb21
 800cb74:	0800cb21 	.word	0x0800cb21
 800cb78:	0800cccb 	.word	0x0800cccb
 800cb7c:	0800cb21 	.word	0x0800cb21
 800cb80:	0800cbd1 	.word	0x0800cbd1
 800cb84:	0800cb21 	.word	0x0800cb21
 800cb88:	0800cb21 	.word	0x0800cb21
 800cb8c:	0800cc6b 	.word	0x0800cc6b
 800cb90:	682b      	ldr	r3, [r5, #0]
 800cb92:	1d1a      	adds	r2, r3, #4
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	602a      	str	r2, [r5, #0]
 800cb98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cb9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cba0:	2301      	movs	r3, #1
 800cba2:	e09f      	b.n	800cce4 <_printf_i+0x1ec>
 800cba4:	6820      	ldr	r0, [r4, #0]
 800cba6:	682b      	ldr	r3, [r5, #0]
 800cba8:	0607      	lsls	r7, r0, #24
 800cbaa:	f103 0104 	add.w	r1, r3, #4
 800cbae:	6029      	str	r1, [r5, #0]
 800cbb0:	d501      	bpl.n	800cbb6 <_printf_i+0xbe>
 800cbb2:	681e      	ldr	r6, [r3, #0]
 800cbb4:	e003      	b.n	800cbbe <_printf_i+0xc6>
 800cbb6:	0646      	lsls	r6, r0, #25
 800cbb8:	d5fb      	bpl.n	800cbb2 <_printf_i+0xba>
 800cbba:	f9b3 6000 	ldrsh.w	r6, [r3]
 800cbbe:	2e00      	cmp	r6, #0
 800cbc0:	da03      	bge.n	800cbca <_printf_i+0xd2>
 800cbc2:	232d      	movs	r3, #45	; 0x2d
 800cbc4:	4276      	negs	r6, r6
 800cbc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cbca:	485a      	ldr	r0, [pc, #360]	; (800cd34 <_printf_i+0x23c>)
 800cbcc:	230a      	movs	r3, #10
 800cbce:	e012      	b.n	800cbf6 <_printf_i+0xfe>
 800cbd0:	682b      	ldr	r3, [r5, #0]
 800cbd2:	6820      	ldr	r0, [r4, #0]
 800cbd4:	1d19      	adds	r1, r3, #4
 800cbd6:	6029      	str	r1, [r5, #0]
 800cbd8:	0605      	lsls	r5, r0, #24
 800cbda:	d501      	bpl.n	800cbe0 <_printf_i+0xe8>
 800cbdc:	681e      	ldr	r6, [r3, #0]
 800cbde:	e002      	b.n	800cbe6 <_printf_i+0xee>
 800cbe0:	0641      	lsls	r1, r0, #25
 800cbe2:	d5fb      	bpl.n	800cbdc <_printf_i+0xe4>
 800cbe4:	881e      	ldrh	r6, [r3, #0]
 800cbe6:	4853      	ldr	r0, [pc, #332]	; (800cd34 <_printf_i+0x23c>)
 800cbe8:	2f6f      	cmp	r7, #111	; 0x6f
 800cbea:	bf0c      	ite	eq
 800cbec:	2308      	moveq	r3, #8
 800cbee:	230a      	movne	r3, #10
 800cbf0:	2100      	movs	r1, #0
 800cbf2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cbf6:	6865      	ldr	r5, [r4, #4]
 800cbf8:	60a5      	str	r5, [r4, #8]
 800cbfa:	2d00      	cmp	r5, #0
 800cbfc:	bfa2      	ittt	ge
 800cbfe:	6821      	ldrge	r1, [r4, #0]
 800cc00:	f021 0104 	bicge.w	r1, r1, #4
 800cc04:	6021      	strge	r1, [r4, #0]
 800cc06:	b90e      	cbnz	r6, 800cc0c <_printf_i+0x114>
 800cc08:	2d00      	cmp	r5, #0
 800cc0a:	d04b      	beq.n	800cca4 <_printf_i+0x1ac>
 800cc0c:	4615      	mov	r5, r2
 800cc0e:	fbb6 f1f3 	udiv	r1, r6, r3
 800cc12:	fb03 6711 	mls	r7, r3, r1, r6
 800cc16:	5dc7      	ldrb	r7, [r0, r7]
 800cc18:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cc1c:	4637      	mov	r7, r6
 800cc1e:	42bb      	cmp	r3, r7
 800cc20:	460e      	mov	r6, r1
 800cc22:	d9f4      	bls.n	800cc0e <_printf_i+0x116>
 800cc24:	2b08      	cmp	r3, #8
 800cc26:	d10b      	bne.n	800cc40 <_printf_i+0x148>
 800cc28:	6823      	ldr	r3, [r4, #0]
 800cc2a:	07de      	lsls	r6, r3, #31
 800cc2c:	d508      	bpl.n	800cc40 <_printf_i+0x148>
 800cc2e:	6923      	ldr	r3, [r4, #16]
 800cc30:	6861      	ldr	r1, [r4, #4]
 800cc32:	4299      	cmp	r1, r3
 800cc34:	bfde      	ittt	le
 800cc36:	2330      	movle	r3, #48	; 0x30
 800cc38:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cc3c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cc40:	1b52      	subs	r2, r2, r5
 800cc42:	6122      	str	r2, [r4, #16]
 800cc44:	f8cd a000 	str.w	sl, [sp]
 800cc48:	464b      	mov	r3, r9
 800cc4a:	aa03      	add	r2, sp, #12
 800cc4c:	4621      	mov	r1, r4
 800cc4e:	4640      	mov	r0, r8
 800cc50:	f7ff fee4 	bl	800ca1c <_printf_common>
 800cc54:	3001      	adds	r0, #1
 800cc56:	d14a      	bne.n	800ccee <_printf_i+0x1f6>
 800cc58:	f04f 30ff 	mov.w	r0, #4294967295
 800cc5c:	b004      	add	sp, #16
 800cc5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc62:	6823      	ldr	r3, [r4, #0]
 800cc64:	f043 0320 	orr.w	r3, r3, #32
 800cc68:	6023      	str	r3, [r4, #0]
 800cc6a:	4833      	ldr	r0, [pc, #204]	; (800cd38 <_printf_i+0x240>)
 800cc6c:	2778      	movs	r7, #120	; 0x78
 800cc6e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cc72:	6823      	ldr	r3, [r4, #0]
 800cc74:	6829      	ldr	r1, [r5, #0]
 800cc76:	061f      	lsls	r7, r3, #24
 800cc78:	f851 6b04 	ldr.w	r6, [r1], #4
 800cc7c:	d402      	bmi.n	800cc84 <_printf_i+0x18c>
 800cc7e:	065f      	lsls	r7, r3, #25
 800cc80:	bf48      	it	mi
 800cc82:	b2b6      	uxthmi	r6, r6
 800cc84:	07df      	lsls	r7, r3, #31
 800cc86:	bf48      	it	mi
 800cc88:	f043 0320 	orrmi.w	r3, r3, #32
 800cc8c:	6029      	str	r1, [r5, #0]
 800cc8e:	bf48      	it	mi
 800cc90:	6023      	strmi	r3, [r4, #0]
 800cc92:	b91e      	cbnz	r6, 800cc9c <_printf_i+0x1a4>
 800cc94:	6823      	ldr	r3, [r4, #0]
 800cc96:	f023 0320 	bic.w	r3, r3, #32
 800cc9a:	6023      	str	r3, [r4, #0]
 800cc9c:	2310      	movs	r3, #16
 800cc9e:	e7a7      	b.n	800cbf0 <_printf_i+0xf8>
 800cca0:	4824      	ldr	r0, [pc, #144]	; (800cd34 <_printf_i+0x23c>)
 800cca2:	e7e4      	b.n	800cc6e <_printf_i+0x176>
 800cca4:	4615      	mov	r5, r2
 800cca6:	e7bd      	b.n	800cc24 <_printf_i+0x12c>
 800cca8:	682b      	ldr	r3, [r5, #0]
 800ccaa:	6826      	ldr	r6, [r4, #0]
 800ccac:	6961      	ldr	r1, [r4, #20]
 800ccae:	1d18      	adds	r0, r3, #4
 800ccb0:	6028      	str	r0, [r5, #0]
 800ccb2:	0635      	lsls	r5, r6, #24
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	d501      	bpl.n	800ccbc <_printf_i+0x1c4>
 800ccb8:	6019      	str	r1, [r3, #0]
 800ccba:	e002      	b.n	800ccc2 <_printf_i+0x1ca>
 800ccbc:	0670      	lsls	r0, r6, #25
 800ccbe:	d5fb      	bpl.n	800ccb8 <_printf_i+0x1c0>
 800ccc0:	8019      	strh	r1, [r3, #0]
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	6123      	str	r3, [r4, #16]
 800ccc6:	4615      	mov	r5, r2
 800ccc8:	e7bc      	b.n	800cc44 <_printf_i+0x14c>
 800ccca:	682b      	ldr	r3, [r5, #0]
 800cccc:	1d1a      	adds	r2, r3, #4
 800ccce:	602a      	str	r2, [r5, #0]
 800ccd0:	681d      	ldr	r5, [r3, #0]
 800ccd2:	6862      	ldr	r2, [r4, #4]
 800ccd4:	2100      	movs	r1, #0
 800ccd6:	4628      	mov	r0, r5
 800ccd8:	f7f3 fa8a 	bl	80001f0 <memchr>
 800ccdc:	b108      	cbz	r0, 800cce2 <_printf_i+0x1ea>
 800ccde:	1b40      	subs	r0, r0, r5
 800cce0:	6060      	str	r0, [r4, #4]
 800cce2:	6863      	ldr	r3, [r4, #4]
 800cce4:	6123      	str	r3, [r4, #16]
 800cce6:	2300      	movs	r3, #0
 800cce8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ccec:	e7aa      	b.n	800cc44 <_printf_i+0x14c>
 800ccee:	6923      	ldr	r3, [r4, #16]
 800ccf0:	462a      	mov	r2, r5
 800ccf2:	4649      	mov	r1, r9
 800ccf4:	4640      	mov	r0, r8
 800ccf6:	47d0      	blx	sl
 800ccf8:	3001      	adds	r0, #1
 800ccfa:	d0ad      	beq.n	800cc58 <_printf_i+0x160>
 800ccfc:	6823      	ldr	r3, [r4, #0]
 800ccfe:	079b      	lsls	r3, r3, #30
 800cd00:	d413      	bmi.n	800cd2a <_printf_i+0x232>
 800cd02:	68e0      	ldr	r0, [r4, #12]
 800cd04:	9b03      	ldr	r3, [sp, #12]
 800cd06:	4298      	cmp	r0, r3
 800cd08:	bfb8      	it	lt
 800cd0a:	4618      	movlt	r0, r3
 800cd0c:	e7a6      	b.n	800cc5c <_printf_i+0x164>
 800cd0e:	2301      	movs	r3, #1
 800cd10:	4632      	mov	r2, r6
 800cd12:	4649      	mov	r1, r9
 800cd14:	4640      	mov	r0, r8
 800cd16:	47d0      	blx	sl
 800cd18:	3001      	adds	r0, #1
 800cd1a:	d09d      	beq.n	800cc58 <_printf_i+0x160>
 800cd1c:	3501      	adds	r5, #1
 800cd1e:	68e3      	ldr	r3, [r4, #12]
 800cd20:	9903      	ldr	r1, [sp, #12]
 800cd22:	1a5b      	subs	r3, r3, r1
 800cd24:	42ab      	cmp	r3, r5
 800cd26:	dcf2      	bgt.n	800cd0e <_printf_i+0x216>
 800cd28:	e7eb      	b.n	800cd02 <_printf_i+0x20a>
 800cd2a:	2500      	movs	r5, #0
 800cd2c:	f104 0619 	add.w	r6, r4, #25
 800cd30:	e7f5      	b.n	800cd1e <_printf_i+0x226>
 800cd32:	bf00      	nop
 800cd34:	0800ced9 	.word	0x0800ced9
 800cd38:	0800ceea 	.word	0x0800ceea

0800cd3c <memmove>:
 800cd3c:	4288      	cmp	r0, r1
 800cd3e:	b510      	push	{r4, lr}
 800cd40:	eb01 0402 	add.w	r4, r1, r2
 800cd44:	d902      	bls.n	800cd4c <memmove+0x10>
 800cd46:	4284      	cmp	r4, r0
 800cd48:	4623      	mov	r3, r4
 800cd4a:	d807      	bhi.n	800cd5c <memmove+0x20>
 800cd4c:	1e43      	subs	r3, r0, #1
 800cd4e:	42a1      	cmp	r1, r4
 800cd50:	d008      	beq.n	800cd64 <memmove+0x28>
 800cd52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cd5a:	e7f8      	b.n	800cd4e <memmove+0x12>
 800cd5c:	4402      	add	r2, r0
 800cd5e:	4601      	mov	r1, r0
 800cd60:	428a      	cmp	r2, r1
 800cd62:	d100      	bne.n	800cd66 <memmove+0x2a>
 800cd64:	bd10      	pop	{r4, pc}
 800cd66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cd6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cd6e:	e7f7      	b.n	800cd60 <memmove+0x24>

0800cd70 <_sbrk_r>:
 800cd70:	b538      	push	{r3, r4, r5, lr}
 800cd72:	4d06      	ldr	r5, [pc, #24]	; (800cd8c <_sbrk_r+0x1c>)
 800cd74:	2300      	movs	r3, #0
 800cd76:	4604      	mov	r4, r0
 800cd78:	4608      	mov	r0, r1
 800cd7a:	602b      	str	r3, [r5, #0]
 800cd7c:	f7fc ff82 	bl	8009c84 <_sbrk>
 800cd80:	1c43      	adds	r3, r0, #1
 800cd82:	d102      	bne.n	800cd8a <_sbrk_r+0x1a>
 800cd84:	682b      	ldr	r3, [r5, #0]
 800cd86:	b103      	cbz	r3, 800cd8a <_sbrk_r+0x1a>
 800cd88:	6023      	str	r3, [r4, #0]
 800cd8a:	bd38      	pop	{r3, r4, r5, pc}
 800cd8c:	200017c4 	.word	0x200017c4

0800cd90 <memcpy>:
 800cd90:	440a      	add	r2, r1
 800cd92:	4291      	cmp	r1, r2
 800cd94:	f100 33ff 	add.w	r3, r0, #4294967295
 800cd98:	d100      	bne.n	800cd9c <memcpy+0xc>
 800cd9a:	4770      	bx	lr
 800cd9c:	b510      	push	{r4, lr}
 800cd9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cda2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cda6:	4291      	cmp	r1, r2
 800cda8:	d1f9      	bne.n	800cd9e <memcpy+0xe>
 800cdaa:	bd10      	pop	{r4, pc}

0800cdac <_realloc_r>:
 800cdac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdb0:	4680      	mov	r8, r0
 800cdb2:	4614      	mov	r4, r2
 800cdb4:	460e      	mov	r6, r1
 800cdb6:	b921      	cbnz	r1, 800cdc2 <_realloc_r+0x16>
 800cdb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cdbc:	4611      	mov	r1, r2
 800cdbe:	f7ff bc49 	b.w	800c654 <_malloc_r>
 800cdc2:	b92a      	cbnz	r2, 800cdd0 <_realloc_r+0x24>
 800cdc4:	f7ff fbdc 	bl	800c580 <_free_r>
 800cdc8:	4625      	mov	r5, r4
 800cdca:	4628      	mov	r0, r5
 800cdcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdd0:	f000 f81b 	bl	800ce0a <_malloc_usable_size_r>
 800cdd4:	4284      	cmp	r4, r0
 800cdd6:	4607      	mov	r7, r0
 800cdd8:	d802      	bhi.n	800cde0 <_realloc_r+0x34>
 800cdda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cdde:	d812      	bhi.n	800ce06 <_realloc_r+0x5a>
 800cde0:	4621      	mov	r1, r4
 800cde2:	4640      	mov	r0, r8
 800cde4:	f7ff fc36 	bl	800c654 <_malloc_r>
 800cde8:	4605      	mov	r5, r0
 800cdea:	2800      	cmp	r0, #0
 800cdec:	d0ed      	beq.n	800cdca <_realloc_r+0x1e>
 800cdee:	42bc      	cmp	r4, r7
 800cdf0:	4622      	mov	r2, r4
 800cdf2:	4631      	mov	r1, r6
 800cdf4:	bf28      	it	cs
 800cdf6:	463a      	movcs	r2, r7
 800cdf8:	f7ff ffca 	bl	800cd90 <memcpy>
 800cdfc:	4631      	mov	r1, r6
 800cdfe:	4640      	mov	r0, r8
 800ce00:	f7ff fbbe 	bl	800c580 <_free_r>
 800ce04:	e7e1      	b.n	800cdca <_realloc_r+0x1e>
 800ce06:	4635      	mov	r5, r6
 800ce08:	e7df      	b.n	800cdca <_realloc_r+0x1e>

0800ce0a <_malloc_usable_size_r>:
 800ce0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce0e:	1f18      	subs	r0, r3, #4
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	bfbc      	itt	lt
 800ce14:	580b      	ldrlt	r3, [r1, r0]
 800ce16:	18c0      	addlt	r0, r0, r3
 800ce18:	4770      	bx	lr
	...

0800ce1c <_init>:
 800ce1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce1e:	bf00      	nop
 800ce20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce22:	bc08      	pop	{r3}
 800ce24:	469e      	mov	lr, r3
 800ce26:	4770      	bx	lr

0800ce28 <_fini>:
 800ce28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce2a:	bf00      	nop
 800ce2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce2e:	bc08      	pop	{r3}
 800ce30:	469e      	mov	lr, r3
 800ce32:	4770      	bx	lr
