// Seed: 4121582983
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1 | 1 or 1 or posedge id_4) id_5 = #1 id_4 == id_5;
  tri0 id_8 = 1;
endmodule
module module_1 (
    input  logic id_0,
    output wor   id_1,
    input  wire  id_2
);
  reg id_4 = 1;
  always @(posedge 1)
    if (1) id_4 <= id_0;
    else if (id_2) for (integer id_5 = 1; 1 | "" | id_0 == 1 | id_5; id_5 = ~id_0) @(posedge id_5);
    else begin : LABEL_0$display
      ;
    end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5
  );
endmodule
