Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Jul 22 19:52:49 2018
| Host         : Vivado-dev running 64-bit Ubuntu 18.04 LTS
| Command      : report_control_sets -verbose -file lab5_top_control_sets_placed.rpt
| Design       : lab5_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      4 |            1 |
|      5 |            3 |
|      7 |            2 |
|      8 |            7 |
|     11 |            1 |
|     13 |            1 |
|     14 |            1 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           12 |
| No           | No                    | Yes                    |              66 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              34 |           15 |
| Yes          | No                    | Yes                    |              45 |           14 |
| Yes          | Yes                   | No                     |             320 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------------+----------------------------------------------+------------------+----------------+
|     Clock Signal     |                  Enable Signal                 |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------------+----------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw_0/MOSIint                         |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/en25                   | pulse_generator_small_0/VGA_VS_reg           |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/en25                   | pulse_generator_small_0/VGA_HS_reg           |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/en25                   | pulse_generator_small_0/h_count_reg[0]       |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw_0/sclkCntr                        | LED_OBUF[0]                                  |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/xpix_counter_reg[0][0] |                                              |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/ypix_counter_reg[0][0] | pulse_generator_small_0/SR[0]                |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/E[0]                   | LED_OBUF[0]                                  |                4 |              7 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/ypos_reg[0][0]         | LED_OBUF[0]                                  |                4 |              7 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/yframe_reg[0][0]       | pulse_generator_small_0/yframe_reg[7][0]     |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw_0/reg1D                           | LED_OBUF[0]                                  |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw_0/regAD[7]_i_1_n_0                | LED_OBUF[0]                                  |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw_0/regX                            | LED_OBUF[0]                                  |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw_0/regY                            | LED_OBUF[0]                                  |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw_0/regZ                            | LED_OBUF[0]                                  |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/xframe_reg[0][0]       | pulse_generator_small_0/h_count_reg[0]       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw_0/SPI_shiftregister[19]_i_1_n_0   | accel_spi_rw_0/SPI_shiftregister[18]_i_1_n_0 |                2 |             11 |
|  CLK100MHZ_IBUF_BUFG | accel_spi_rw_0/SPI_shiftregister[19]_i_1_n_0   |                                              |                4 |             13 |
|  CLK100MHZ_IBUF_BUFG |                                                |                                              |               12 |             14 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/en25                   |                                              |                9 |             17 |
|  CLK100MHZ_IBUF_BUFG | Debounce_X_pos/counter2[0]_i_2_n_0             | Debounce_X_pos/counter2                      |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG | Debounce_Y_neg/counter2[0]_i_2__2_n_0          | Debounce_Y_neg/counter2                      |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG | Debounce_X_neg/counter2[0]_i_2__0_n_0          | Debounce_X_neg/counter2                      |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG | Debounce_Y_pos/counter2[0]_i_2__1_n_0          | Debounce_Y_pos/counter2                      |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG | btnDebounce_D/counter[0]_i_2__1_n_0            | btnDebounce_D/counter[0]_i_1__5_n_0          |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | Debounce_Y_neg/counter[0]_i_2__6_n_0           | accel_spi_rw_0/counter_reg[23]_4             |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | btnDebounce_U/counter[0]_i_2_n_0               | btnDebounce_U/clear                          |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | btnDebounce_R/counter[0]_i_2__2_n_0            | btnDebounce_R/counter[0]_i_1__6_n_0          |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | Debounce_X_pos/counter[0]_i_2__3_n_0           | accel_spi_rw_0/counter_reg[23]               |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | Debounce_X_neg/counter[0]_i_2__5_n_0           | accel_spi_rw_0/counter_reg[23]_0             |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | Debounce_Y_pos/counter[0]_i_2__4_n_0           | accel_spi_rw_0/counter_reg[23]_2             |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | btnDebounce_L/counter[0]_i_2__0_n_0            | btnDebounce_L/counter[0]_i_1__4_n_0          |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG |                                                | LED_OBUF[0]                                  |               24 |             66 |
+----------------------+------------------------------------------------+----------------------------------------------+------------------+----------------+


