C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1"   -part LCMXO2_7000HE  -package TG144I  -grade -4    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synlog\report\clk_div_impl1_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  clk_div  -flow mapping  -multisrs  -oedif  "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\clk_div_impl1.edi"   -freq 100.000   "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synwork\clk_div_impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\syntmp\clk_div_impl1.plg"  -osyn  "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\clk_div_impl1.srm"  -prjdir  "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\"  -prjname  proj_1  -log  "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synlog\clk_div_impl1_fpga_mapper.srr"  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1" -part LCMXO2_7000HE -package TG144I -grade -4 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synlog\report\clk_div_impl1_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module clk_div -flow mapping -multisrs -oedif "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\clk_div_impl1.edi" -freq 100.000 "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synwork\clk_div_impl1_prem.srd" -devicelib C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v -devicelib C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v -ologparam "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\syntmp\clk_div_impl1.plg" -osyn "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\clk_div_impl1.srm" -prjdir "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\" -prjname proj_1 -log "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synlog\clk_div_impl1_fpga_mapper.srr" -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\clk_div_impl1.edi|io:o|time:1602107701|size:22645|exec:0|csum:
file:..\synwork\clk_div_impl1_prem.srd|io:i|time:1602107695|size:2494|exec:0|csum:F52BAB5D1B6FCD641EBD54838B85CDE1
file:C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1554127688|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1554127688|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\syntmp\clk_div_impl1.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\clk_div_impl1.srm|io:o|time:1602107700|size:7209|exec:0|csum:
file:..\synlog\clk_div_impl1_fpga_mapper.srr|io:o|time:1602107703|size:14562|exec:0|csum:
file:C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554304184|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
