ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"EZI2C_1.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	EZI2C_1_initVar
  18              		.bss
  19              		.type	EZI2C_1_initVar, %object
  20              		.size	EZI2C_1_initVar, 1
  21              	EZI2C_1_initVar:
  22 0000 00       		.space	1
  23              		.global	EZI2C_1_customIntrHandler
  24 0001 000000   		.align	2
  25              		.type	EZI2C_1_customIntrHandler, %object
  26              		.size	EZI2C_1_customIntrHandler, 4
  27              	EZI2C_1_customIntrHandler:
  28 0004 00000000 		.space	4
  29              		.section	.text.EZI2C_1_Init,"ax",%progbits
  30              		.align	2
  31              		.global	EZI2C_1_Init
  32              		.code	16
  33              		.thumb_func
  34              		.type	EZI2C_1_Init, %function
  35              	EZI2C_1_Init:
  36              	.LFB0:
  37              		.file 1 ".\\Generated_Source\\PSoC4\\EZI2C_1.c"
   1:.\Generated_Source\PSoC4/EZI2C_1.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/EZI2C_1.c **** * File Name: EZI2C_1.c
   3:.\Generated_Source\PSoC4/EZI2C_1.c **** * Version 3.0
   4:.\Generated_Source\PSoC4/EZI2C_1.c **** *
   5:.\Generated_Source\PSoC4/EZI2C_1.c **** * Description:
   6:.\Generated_Source\PSoC4/EZI2C_1.c **** *  This file provides the source code to the API for the SCB Component.
   7:.\Generated_Source\PSoC4/EZI2C_1.c **** *
   8:.\Generated_Source\PSoC4/EZI2C_1.c **** * Note:
   9:.\Generated_Source\PSoC4/EZI2C_1.c **** *
  10:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************
  11:.\Generated_Source\PSoC4/EZI2C_1.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC4/EZI2C_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:.\Generated_Source\PSoC4/EZI2C_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:.\Generated_Source\PSoC4/EZI2C_1.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  17:.\Generated_Source\PSoC4/EZI2C_1.c **** #include "EZI2C_1_PVT.h"
  18:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  19:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_MODE_I2C_INC)
  20:.\Generated_Source\PSoC4/EZI2C_1.c ****     #include "EZI2C_1_I2C_PVT.h"
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 2


  21:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_MODE_I2C_INC) */
  22:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  23:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_MODE_EZI2C_INC)
  24:.\Generated_Source\PSoC4/EZI2C_1.c ****     #include "EZI2C_1_EZI2C_PVT.h"
  25:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_MODE_EZI2C_INC) */
  26:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  27:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_MODE_SPI_INC || EZI2C_1_SCB_MODE_UART_INC)
  28:.\Generated_Source\PSoC4/EZI2C_1.c ****     #include "EZI2C_1_SPI_UART_PVT.h"
  29:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_MODE_SPI_INC || EZI2C_1_SCB_MODE_UART_INC) */
  30:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  31:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  32:.\Generated_Source\PSoC4/EZI2C_1.c **** /***************************************
  33:.\Generated_Source\PSoC4/EZI2C_1.c **** *    Run Time Configuration Vars
  34:.\Generated_Source\PSoC4/EZI2C_1.c **** ***************************************/
  35:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  36:.\Generated_Source\PSoC4/EZI2C_1.c **** /* Stores internal component configuration for Unconfigured mode */
  37:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG)
  38:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Common configuration variables */
  39:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint8 EZI2C_1_scbMode = EZI2C_1_SCB_MODE_UNCONFIG;
  40:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint8 EZI2C_1_scbEnableWake;
  41:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint8 EZI2C_1_scbEnableIntr;
  42:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  43:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* I2C configuration variables */
  44:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint8 EZI2C_1_mode;
  45:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint8 EZI2C_1_acceptAddr;
  46:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  47:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* SPI/UART configuration variables */
  48:.\Generated_Source\PSoC4/EZI2C_1.c ****     volatile uint8 * EZI2C_1_rxBuffer;
  49:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint8  EZI2C_1_rxDataBits;
  50:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint32 EZI2C_1_rxBufferSize;
  51:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  52:.\Generated_Source\PSoC4/EZI2C_1.c ****     volatile uint8 * EZI2C_1_txBuffer;
  53:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint8  EZI2C_1_txDataBits;
  54:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint32 EZI2C_1_txBufferSize;
  55:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  56:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* EZI2C configuration variables */
  57:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint8 EZI2C_1_numberOfAddr;
  58:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint8 EZI2C_1_subAddrSize;
  59:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG) */
  60:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  61:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  62:.\Generated_Source\PSoC4/EZI2C_1.c **** /***************************************
  63:.\Generated_Source\PSoC4/EZI2C_1.c **** *     Common SCB Vars
  64:.\Generated_Source\PSoC4/EZI2C_1.c **** ***************************************/
  65:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  66:.\Generated_Source\PSoC4/EZI2C_1.c **** uint8 EZI2C_1_initVar = 0u;
  67:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  68:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_IRQ_INTERNAL)
  69:.\Generated_Source\PSoC4/EZI2C_1.c **** #if !defined (CY_REMOVE_EZI2C_1_CUSTOM_INTR_HANDLER)
  70:.\Generated_Source\PSoC4/EZI2C_1.c ****     void (*EZI2C_1_customIntrHandler)(void) = NULL;
  71:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* !defined (CY_REMOVE_EZI2C_1_CUSTOM_INTR_HANDLER) */
  72:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_IRQ_INTERNAL) */
  73:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  74:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  75:.\Generated_Source\PSoC4/EZI2C_1.c **** /***************************************
  76:.\Generated_Source\PSoC4/EZI2C_1.c **** *    Private Function Prototypes
  77:.\Generated_Source\PSoC4/EZI2C_1.c **** ***************************************/
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 3


  78:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  79:.\Generated_Source\PSoC4/EZI2C_1.c **** static void EZI2C_1_ScbEnableIntr(void);
  80:.\Generated_Source\PSoC4/EZI2C_1.c **** static void EZI2C_1_ScbModeStop(void);
  81:.\Generated_Source\PSoC4/EZI2C_1.c **** static void EZI2C_1_ScbModePostEnable(void);
  82:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  83:.\Generated_Source\PSoC4/EZI2C_1.c **** 
  84:.\Generated_Source\PSoC4/EZI2C_1.c **** /*******************************************************************************
  85:.\Generated_Source\PSoC4/EZI2C_1.c **** * Function Name: EZI2C_1_Init
  86:.\Generated_Source\PSoC4/EZI2C_1.c **** ********************************************************************************
  87:.\Generated_Source\PSoC4/EZI2C_1.c **** *
  88:.\Generated_Source\PSoC4/EZI2C_1.c **** * Summary:
  89:.\Generated_Source\PSoC4/EZI2C_1.c **** *  Initializes the SCB component to operate in one of the selected
  90:.\Generated_Source\PSoC4/EZI2C_1.c **** *  configurations: I2C, SPI, UART or EZI2C.
  91:.\Generated_Source\PSoC4/EZI2C_1.c **** *  When the configuration is set to "Unconfigured SCB", this function does
  92:.\Generated_Source\PSoC4/EZI2C_1.c **** *  not do any initialization. Use mode-specific initialization APIs instead:
  93:.\Generated_Source\PSoC4/EZI2C_1.c **** *  SCB_I2CInit, SCB_SpiInit, SCB_UartInit or SCB_EzI2CInit.
  94:.\Generated_Source\PSoC4/EZI2C_1.c **** *
  95:.\Generated_Source\PSoC4/EZI2C_1.c **** * Parameters:
  96:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
  97:.\Generated_Source\PSoC4/EZI2C_1.c **** *
  98:.\Generated_Source\PSoC4/EZI2C_1.c **** * Return:
  99:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 100:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 101:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************/
 102:.\Generated_Source\PSoC4/EZI2C_1.c **** void EZI2C_1_Init(void)
 103:.\Generated_Source\PSoC4/EZI2C_1.c **** {
  38              		.loc 1 103 0
  39              		.cfi_startproc
  40 0000 80B5     		push	{r7, lr}
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 00AF     		add	r7, sp, #0
  45              		.cfi_def_cfa_register 7
 104:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG)
 105:.\Generated_Source\PSoC4/EZI2C_1.c ****     if (EZI2C_1_SCB_MODE_UNCONFIG_RUNTM_CFG)
 106:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 107:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_initVar = 0u;
 108:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 109:.\Generated_Source\PSoC4/EZI2C_1.c ****     else
 110:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 111:.\Generated_Source\PSoC4/EZI2C_1.c ****         /* Initialization was done before this function call */
 112:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 113:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 114:.\Generated_Source\PSoC4/EZI2C_1.c **** #elif (EZI2C_1_SCB_MODE_I2C_CONST_CFG)
 115:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_I2CInit();
 116:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 117:.\Generated_Source\PSoC4/EZI2C_1.c **** #elif (EZI2C_1_SCB_MODE_SPI_CONST_CFG)
 118:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_SpiInit();
 119:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 120:.\Generated_Source\PSoC4/EZI2C_1.c **** #elif (EZI2C_1_SCB_MODE_UART_CONST_CFG)
 121:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_UartInit();
 122:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 123:.\Generated_Source\PSoC4/EZI2C_1.c **** #elif (EZI2C_1_SCB_MODE_EZI2C_CONST_CFG)
 124:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_EzI2CInit();
  46              		.loc 1 124 0
  47 0004 FFF7FEFF 		bl	EZI2C_1_EzI2CInit
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 4


 125:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 126:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 127:.\Generated_Source\PSoC4/EZI2C_1.c **** }
  48              		.loc 1 127 0
  49 0008 BD46     		mov	sp, r7
  50              		@ sp needed
  51 000a 80BD     		pop	{r7, pc}
  52              		.cfi_endproc
  53              	.LFE0:
  54              		.size	EZI2C_1_Init, .-EZI2C_1_Init
  55              		.section	.text.EZI2C_1_Enable,"ax",%progbits
  56              		.align	2
  57              		.global	EZI2C_1_Enable
  58              		.code	16
  59              		.thumb_func
  60              		.type	EZI2C_1_Enable, %function
  61              	EZI2C_1_Enable:
  62              	.LFB1:
 128:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 129:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 130:.\Generated_Source\PSoC4/EZI2C_1.c **** /*******************************************************************************
 131:.\Generated_Source\PSoC4/EZI2C_1.c **** * Function Name: EZI2C_1_Enable
 132:.\Generated_Source\PSoC4/EZI2C_1.c **** ********************************************************************************
 133:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 134:.\Generated_Source\PSoC4/EZI2C_1.c **** * Summary:
 135:.\Generated_Source\PSoC4/EZI2C_1.c **** *  Enables the SCB component operation.
 136:.\Generated_Source\PSoC4/EZI2C_1.c **** *  The SCB configuration should be not changed when the component is enabled.
 137:.\Generated_Source\PSoC4/EZI2C_1.c **** *  Any configuration changes should be made after disabling the component.
 138:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 139:.\Generated_Source\PSoC4/EZI2C_1.c **** * Parameters:
 140:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 141:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 142:.\Generated_Source\PSoC4/EZI2C_1.c **** * Return:
 143:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 144:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 145:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************/
 146:.\Generated_Source\PSoC4/EZI2C_1.c **** void EZI2C_1_Enable(void)
 147:.\Generated_Source\PSoC4/EZI2C_1.c **** {
  63              		.loc 1 147 0
  64              		.cfi_startproc
  65 0000 80B5     		push	{r7, lr}
  66              		.cfi_def_cfa_offset 8
  67              		.cfi_offset 7, -8
  68              		.cfi_offset 14, -4
  69 0002 00AF     		add	r7, sp, #0
  70              		.cfi_def_cfa_register 7
 148:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG)
 149:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Enable SCB block, only if it is already configured */
 150:.\Generated_Source\PSoC4/EZI2C_1.c ****     if (!EZI2C_1_SCB_MODE_UNCONFIG_RUNTM_CFG)
 151:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 152:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_CTRL_REG |= EZI2C_1_CTRL_ENABLED;
 153:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 154:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_ScbEnableIntr();
 155:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 156:.\Generated_Source\PSoC4/EZI2C_1.c ****         /* Call PostEnable function specific to current operation mode */
 157:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_ScbModePostEnable();
 158:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 5


 159:.\Generated_Source\PSoC4/EZI2C_1.c **** #else
 160:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_CTRL_REG |= EZI2C_1_CTRL_ENABLED;
  71              		.loc 1 160 0
  72 0004 064B     		ldr	r3, .L3
  73 0006 064A     		ldr	r2, .L3
  74 0008 1268     		ldr	r2, [r2]
  75 000a 8021     		mov	r1, #128
  76 000c 0906     		lsl	r1, r1, #24
  77 000e 0A43     		orr	r2, r1
  78 0010 1A60     		str	r2, [r3]
 161:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 162:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_ScbEnableIntr();
  79              		.loc 1 162 0
  80 0012 FFF7FEFF 		bl	EZI2C_1_ScbEnableIntr
 163:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 164:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Call PostEnable function specific to current operation mode */
 165:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_ScbModePostEnable();
  81              		.loc 1 165 0
  82 0016 FFF7FEFF 		bl	EZI2C_1_ScbModePostEnable
 166:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 167:.\Generated_Source\PSoC4/EZI2C_1.c **** }
  83              		.loc 1 167 0
  84 001a BD46     		mov	sp, r7
  85              		@ sp needed
  86 001c 80BD     		pop	{r7, pc}
  87              	.L4:
  88 001e C046     		.align	2
  89              	.L3:
  90 0020 00000640 		.word	1074135040
  91              		.cfi_endproc
  92              	.LFE1:
  93              		.size	EZI2C_1_Enable, .-EZI2C_1_Enable
  94              		.section	.text.EZI2C_1_Start,"ax",%progbits
  95              		.align	2
  96              		.global	EZI2C_1_Start
  97              		.code	16
  98              		.thumb_func
  99              		.type	EZI2C_1_Start, %function
 100              	EZI2C_1_Start:
 101              	.LFB2:
 168:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 169:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 170:.\Generated_Source\PSoC4/EZI2C_1.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC4/EZI2C_1.c **** * Function Name: EZI2C_1_Start
 172:.\Generated_Source\PSoC4/EZI2C_1.c **** ********************************************************************************
 173:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 174:.\Generated_Source\PSoC4/EZI2C_1.c **** * Summary:
 175:.\Generated_Source\PSoC4/EZI2C_1.c **** *  Invokes SCB_Init() and SCB_Enable().
 176:.\Generated_Source\PSoC4/EZI2C_1.c **** *  After this function call, the component is enabled and ready for operation.
 177:.\Generated_Source\PSoC4/EZI2C_1.c **** *  When configuration is set to "Unconfigured SCB", the component must first be
 178:.\Generated_Source\PSoC4/EZI2C_1.c **** *  initialized to operate in one of the following configurations: I2C, SPI, UART
 179:.\Generated_Source\PSoC4/EZI2C_1.c **** *  or EZ I2C. Otherwise this function does not enable the component.
 180:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 181:.\Generated_Source\PSoC4/EZI2C_1.c **** * Parameters:
 182:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 183:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 184:.\Generated_Source\PSoC4/EZI2C_1.c **** * Return:
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 6


 185:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 186:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 187:.\Generated_Source\PSoC4/EZI2C_1.c **** * Global variables:
 188:.\Generated_Source\PSoC4/EZI2C_1.c **** *  EZI2C_1_initVar - used to check initial configuration, modified
 189:.\Generated_Source\PSoC4/EZI2C_1.c **** *  on first function call.
 190:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 191:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************/
 192:.\Generated_Source\PSoC4/EZI2C_1.c **** void EZI2C_1_Start(void)
 193:.\Generated_Source\PSoC4/EZI2C_1.c **** {
 102              		.loc 1 193 0
 103              		.cfi_startproc
 104 0000 80B5     		push	{r7, lr}
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 7, -8
 107              		.cfi_offset 14, -4
 108 0002 00AF     		add	r7, sp, #0
 109              		.cfi_def_cfa_register 7
 194:.\Generated_Source\PSoC4/EZI2C_1.c ****     if (0u == EZI2C_1_initVar)
 110              		.loc 1 194 0
 111 0004 064B     		ldr	r3, .L7
 112 0006 1B78     		ldrb	r3, [r3]
 113 0008 002B     		cmp	r3, #0
 114 000a 04D1     		bne	.L6
 195:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 196:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_Init();
 115              		.loc 1 196 0
 116 000c FFF7FEFF 		bl	EZI2C_1_Init
 197:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_initVar = 1u; /* Component was initialized */
 117              		.loc 1 197 0
 118 0010 034B     		ldr	r3, .L7
 119 0012 0122     		mov	r2, #1
 120 0014 1A70     		strb	r2, [r3]
 121              	.L6:
 198:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 199:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 200:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_Enable();
 122              		.loc 1 200 0
 123 0016 FFF7FEFF 		bl	EZI2C_1_Enable
 201:.\Generated_Source\PSoC4/EZI2C_1.c **** }
 124              		.loc 1 201 0
 125 001a BD46     		mov	sp, r7
 126              		@ sp needed
 127 001c 80BD     		pop	{r7, pc}
 128              	.L8:
 129 001e C046     		.align	2
 130              	.L7:
 131 0020 00000000 		.word	EZI2C_1_initVar
 132              		.cfi_endproc
 133              	.LFE2:
 134              		.size	EZI2C_1_Start, .-EZI2C_1_Start
 135              		.section	.text.EZI2C_1_Stop,"ax",%progbits
 136              		.align	2
 137              		.global	EZI2C_1_Stop
 138              		.code	16
 139              		.thumb_func
 140              		.type	EZI2C_1_Stop, %function
 141              	EZI2C_1_Stop:
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 7


 142              	.LFB3:
 202:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 203:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 204:.\Generated_Source\PSoC4/EZI2C_1.c **** /*******************************************************************************
 205:.\Generated_Source\PSoC4/EZI2C_1.c **** * Function Name: EZI2C_1_Stop
 206:.\Generated_Source\PSoC4/EZI2C_1.c **** ********************************************************************************
 207:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 208:.\Generated_Source\PSoC4/EZI2C_1.c **** * Summary:
 209:.\Generated_Source\PSoC4/EZI2C_1.c **** *  Disables the SCB component and its interrupt.
 210:.\Generated_Source\PSoC4/EZI2C_1.c **** *  It also disables all TX interrupt sources so as not to cause an unexpected
 211:.\Generated_Source\PSoC4/EZI2C_1.c **** *  interrupt trigger because after the component is enabled, the TX FIFO 
 212:.\Generated_Source\PSoC4/EZI2C_1.c **** *  is empty.
 213:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 214:.\Generated_Source\PSoC4/EZI2C_1.c **** * Parameters:
 215:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 216:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 217:.\Generated_Source\PSoC4/EZI2C_1.c **** * Return:
 218:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 219:.\Generated_Source\PSoC4/EZI2C_1.c **** * 
 220:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************/
 221:.\Generated_Source\PSoC4/EZI2C_1.c **** void EZI2C_1_Stop(void)
 222:.\Generated_Source\PSoC4/EZI2C_1.c **** {
 143              		.loc 1 222 0
 144              		.cfi_startproc
 145 0000 80B5     		push	{r7, lr}
 146              		.cfi_def_cfa_offset 8
 147              		.cfi_offset 7, -8
 148              		.cfi_offset 14, -4
 149 0002 00AF     		add	r7, sp, #0
 150              		.cfi_def_cfa_register 7
 223:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_IRQ_INTERNAL)
 224:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_DisableInt();
 151              		.loc 1 224 0
 152 0004 0A20     		mov	r0, #10
 153 0006 FFF7FEFF 		bl	CyIntDisable
 225:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_IRQ_INTERNAL) */
 226:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 227:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Call Stop function specific to current operation mode */
 228:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_ScbModeStop();
 154              		.loc 1 228 0
 155 000a FFF7FEFF 		bl	EZI2C_1_ScbModeStop
 229:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 230:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Disable SCB IP */
 231:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_CTRL_REG &= (uint32) ~EZI2C_1_CTRL_ENABLED;
 156              		.loc 1 231 0
 157 000e 074B     		ldr	r3, .L10
 158 0010 064A     		ldr	r2, .L10
 159 0012 1268     		ldr	r2, [r2]
 160 0014 5200     		lsl	r2, r2, #1
 161 0016 5208     		lsr	r2, r2, #1
 162 0018 1A60     		str	r2, [r3]
 232:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 233:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Disable all TX interrupt sources so as not to cause an unexpected
 234:.\Generated_Source\PSoC4/EZI2C_1.c ****     * interrupt trigger because after the component is enabled, the TX FIFO
 235:.\Generated_Source\PSoC4/EZI2C_1.c ****     * is empty.
 236:.\Generated_Source\PSoC4/EZI2C_1.c ****     * For SCB IP v0, it is critical as it does not mask-out interrupt
 237:.\Generated_Source\PSoC4/EZI2C_1.c ****     * sources when they are disabled. This can cause a code lock-up in the
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 8


 238:.\Generated_Source\PSoC4/EZI2C_1.c ****     * interrupt handler because TX FIFO cannot be loaded after the block
 239:.\Generated_Source\PSoC4/EZI2C_1.c ****     * is disabled.
 240:.\Generated_Source\PSoC4/EZI2C_1.c ****     */
 241:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_SetTxInterruptMode(EZI2C_1_NO_INTR_SOURCES);
 163              		.loc 1 241 0
 164 001a 054B     		ldr	r3, .L10+4
 165 001c 0022     		mov	r2, #0
 166 001e 1A60     		str	r2, [r3]
 242:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 243:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_IRQ_INTERNAL)
 244:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_ClearPendingInt();
 167              		.loc 1 244 0
 168 0020 0A20     		mov	r0, #10
 169 0022 FFF7FEFF 		bl	CyIntClearPending
 245:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_IRQ_INTERNAL) */
 246:.\Generated_Source\PSoC4/EZI2C_1.c **** }
 170              		.loc 1 246 0
 171 0026 BD46     		mov	sp, r7
 172              		@ sp needed
 173 0028 80BD     		pop	{r7, pc}
 174              	.L11:
 175 002a C046     		.align	2
 176              	.L10:
 177 002c 00000640 		.word	1074135040
 178 0030 880F0640 		.word	1074139016
 179              		.cfi_endproc
 180              	.LFE3:
 181              		.size	EZI2C_1_Stop, .-EZI2C_1_Stop
 182              		.section	.text.EZI2C_1_SetRxFifoLevel,"ax",%progbits
 183              		.align	2
 184              		.global	EZI2C_1_SetRxFifoLevel
 185              		.code	16
 186              		.thumb_func
 187              		.type	EZI2C_1_SetRxFifoLevel, %function
 188              	EZI2C_1_SetRxFifoLevel:
 189              	.LFB4:
 247:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 248:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 249:.\Generated_Source\PSoC4/EZI2C_1.c **** /*******************************************************************************
 250:.\Generated_Source\PSoC4/EZI2C_1.c **** * Function Name: EZI2C_1_SetRxFifoLevel
 251:.\Generated_Source\PSoC4/EZI2C_1.c **** ********************************************************************************
 252:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 253:.\Generated_Source\PSoC4/EZI2C_1.c **** * Summary:
 254:.\Generated_Source\PSoC4/EZI2C_1.c **** *  Sets level in the RX FIFO to generate a RX level interrupt.
 255:.\Generated_Source\PSoC4/EZI2C_1.c **** *  When the RX FIFO has more entries than the RX FIFO level an RX level
 256:.\Generated_Source\PSoC4/EZI2C_1.c **** *  interrupt request is generated.
 257:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 258:.\Generated_Source\PSoC4/EZI2C_1.c **** * Parameters:
 259:.\Generated_Source\PSoC4/EZI2C_1.c **** *  level: Level in the RX FIFO to generate RX level interrupt.
 260:.\Generated_Source\PSoC4/EZI2C_1.c **** *         The range of valid level values is between 0 and RX FIFO depth - 1.
 261:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 262:.\Generated_Source\PSoC4/EZI2C_1.c **** * Return:
 263:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 264:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 265:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************/
 266:.\Generated_Source\PSoC4/EZI2C_1.c **** void EZI2C_1_SetRxFifoLevel(uint32 level)
 267:.\Generated_Source\PSoC4/EZI2C_1.c **** {
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 9


 190              		.loc 1 267 0
 191              		.cfi_startproc
 192 0000 80B5     		push	{r7, lr}
 193              		.cfi_def_cfa_offset 8
 194              		.cfi_offset 7, -8
 195              		.cfi_offset 14, -4
 196 0002 84B0     		sub	sp, sp, #16
 197              		.cfi_def_cfa_offset 24
 198 0004 00AF     		add	r7, sp, #0
 199              		.cfi_def_cfa_register 7
 200 0006 7860     		str	r0, [r7, #4]
 268:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint32 rxFifoCtrl;
 269:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 270:.\Generated_Source\PSoC4/EZI2C_1.c ****     rxFifoCtrl = EZI2C_1_RX_FIFO_CTRL_REG;
 201              		.loc 1 270 0
 202 0008 094B     		ldr	r3, .L13
 203 000a 1B68     		ldr	r3, [r3]
 204 000c FB60     		str	r3, [r7, #12]
 271:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 272:.\Generated_Source\PSoC4/EZI2C_1.c ****     rxFifoCtrl &= ((uint32) ~EZI2C_1_RX_FIFO_CTRL_TRIGGER_LEVEL_MASK); /* Clear level mask bits */
 205              		.loc 1 272 0
 206 000e FB68     		ldr	r3, [r7, #12]
 207 0010 0722     		mov	r2, #7
 208 0012 9343     		bic	r3, r2
 209 0014 FB60     		str	r3, [r7, #12]
 273:.\Generated_Source\PSoC4/EZI2C_1.c ****     rxFifoCtrl |= ((uint32) (EZI2C_1_RX_FIFO_CTRL_TRIGGER_LEVEL_MASK & level));
 210              		.loc 1 273 0
 211 0016 7B68     		ldr	r3, [r7, #4]
 212 0018 0722     		mov	r2, #7
 213 001a 1340     		and	r3, r2
 214 001c FA68     		ldr	r2, [r7, #12]
 215 001e 1343     		orr	r3, r2
 216 0020 FB60     		str	r3, [r7, #12]
 274:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 275:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_RX_FIFO_CTRL_REG = rxFifoCtrl;
 217              		.loc 1 275 0
 218 0022 034B     		ldr	r3, .L13
 219 0024 FA68     		ldr	r2, [r7, #12]
 220 0026 1A60     		str	r2, [r3]
 276:.\Generated_Source\PSoC4/EZI2C_1.c **** }
 221              		.loc 1 276 0
 222 0028 BD46     		mov	sp, r7
 223 002a 04B0     		add	sp, sp, #16
 224              		@ sp needed
 225 002c 80BD     		pop	{r7, pc}
 226              	.L14:
 227 002e C046     		.align	2
 228              	.L13:
 229 0030 04030640 		.word	1074135812
 230              		.cfi_endproc
 231              	.LFE4:
 232              		.size	EZI2C_1_SetRxFifoLevel, .-EZI2C_1_SetRxFifoLevel
 233              		.section	.text.EZI2C_1_SetTxFifoLevel,"ax",%progbits
 234              		.align	2
 235              		.global	EZI2C_1_SetTxFifoLevel
 236              		.code	16
 237              		.thumb_func
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 10


 238              		.type	EZI2C_1_SetTxFifoLevel, %function
 239              	EZI2C_1_SetTxFifoLevel:
 240              	.LFB5:
 277:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 278:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 279:.\Generated_Source\PSoC4/EZI2C_1.c **** /*******************************************************************************
 280:.\Generated_Source\PSoC4/EZI2C_1.c **** * Function Name: EZI2C_1_SetTxFifoLevel
 281:.\Generated_Source\PSoC4/EZI2C_1.c **** ********************************************************************************
 282:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 283:.\Generated_Source\PSoC4/EZI2C_1.c **** * Summary:
 284:.\Generated_Source\PSoC4/EZI2C_1.c **** *  Sets level in the TX FIFO to generate a TX level interrupt.
 285:.\Generated_Source\PSoC4/EZI2C_1.c **** *  When the TX FIFO has more entries than the TX FIFO level an TX level
 286:.\Generated_Source\PSoC4/EZI2C_1.c **** *  interrupt request is generated.
 287:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 288:.\Generated_Source\PSoC4/EZI2C_1.c **** * Parameters:
 289:.\Generated_Source\PSoC4/EZI2C_1.c **** *  level: Level in the TX FIFO to generate TX level interrupt.
 290:.\Generated_Source\PSoC4/EZI2C_1.c **** *         The range of valid level values is between 0 and TX FIFO depth - 1.
 291:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 292:.\Generated_Source\PSoC4/EZI2C_1.c **** * Return:
 293:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 294:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 295:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************/
 296:.\Generated_Source\PSoC4/EZI2C_1.c **** void EZI2C_1_SetTxFifoLevel(uint32 level)
 297:.\Generated_Source\PSoC4/EZI2C_1.c **** {
 241              		.loc 1 297 0
 242              		.cfi_startproc
 243 0000 80B5     		push	{r7, lr}
 244              		.cfi_def_cfa_offset 8
 245              		.cfi_offset 7, -8
 246              		.cfi_offset 14, -4
 247 0002 84B0     		sub	sp, sp, #16
 248              		.cfi_def_cfa_offset 24
 249 0004 00AF     		add	r7, sp, #0
 250              		.cfi_def_cfa_register 7
 251 0006 7860     		str	r0, [r7, #4]
 298:.\Generated_Source\PSoC4/EZI2C_1.c ****     uint32 txFifoCtrl;
 299:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 300:.\Generated_Source\PSoC4/EZI2C_1.c ****     txFifoCtrl = EZI2C_1_TX_FIFO_CTRL_REG;
 252              		.loc 1 300 0
 253 0008 094B     		ldr	r3, .L16
 254 000a 1B68     		ldr	r3, [r3]
 255 000c FB60     		str	r3, [r7, #12]
 301:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 302:.\Generated_Source\PSoC4/EZI2C_1.c ****     txFifoCtrl &= ((uint32) ~EZI2C_1_TX_FIFO_CTRL_TRIGGER_LEVEL_MASK); /* Clear level mask bits */
 256              		.loc 1 302 0
 257 000e FB68     		ldr	r3, [r7, #12]
 258 0010 0722     		mov	r2, #7
 259 0012 9343     		bic	r3, r2
 260 0014 FB60     		str	r3, [r7, #12]
 303:.\Generated_Source\PSoC4/EZI2C_1.c ****     txFifoCtrl |= ((uint32) (EZI2C_1_TX_FIFO_CTRL_TRIGGER_LEVEL_MASK & level));
 261              		.loc 1 303 0
 262 0016 7B68     		ldr	r3, [r7, #4]
 263 0018 0722     		mov	r2, #7
 264 001a 1340     		and	r3, r2
 265 001c FA68     		ldr	r2, [r7, #12]
 266 001e 1343     		orr	r3, r2
 267 0020 FB60     		str	r3, [r7, #12]
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 11


 304:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 305:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_TX_FIFO_CTRL_REG = txFifoCtrl;
 268              		.loc 1 305 0
 269 0022 034B     		ldr	r3, .L16
 270 0024 FA68     		ldr	r2, [r7, #12]
 271 0026 1A60     		str	r2, [r3]
 306:.\Generated_Source\PSoC4/EZI2C_1.c **** }
 272              		.loc 1 306 0
 273 0028 BD46     		mov	sp, r7
 274 002a 04B0     		add	sp, sp, #16
 275              		@ sp needed
 276 002c 80BD     		pop	{r7, pc}
 277              	.L17:
 278 002e C046     		.align	2
 279              	.L16:
 280 0030 04020640 		.word	1074135556
 281              		.cfi_endproc
 282              	.LFE5:
 283              		.size	EZI2C_1_SetTxFifoLevel, .-EZI2C_1_SetTxFifoLevel
 284              		.section	.text.EZI2C_1_SetCustomInterruptHandler,"ax",%progbits
 285              		.align	2
 286              		.global	EZI2C_1_SetCustomInterruptHandler
 287              		.code	16
 288              		.thumb_func
 289              		.type	EZI2C_1_SetCustomInterruptHandler, %function
 290              	EZI2C_1_SetCustomInterruptHandler:
 291              	.LFB6:
 307:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 308:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 309:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_IRQ_INTERNAL)
 310:.\Generated_Source\PSoC4/EZI2C_1.c ****     /*******************************************************************************
 311:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Function Name: EZI2C_1_SetCustomInterruptHandler
 312:.\Generated_Source\PSoC4/EZI2C_1.c ****     ********************************************************************************
 313:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 314:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Summary:
 315:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  Registers a function to be called by the internal interrupt handler.
 316:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  First the function that is registered is called, then the internal interrupt
 317:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  handler performs any operation such as software buffer management functions
 318:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  before the interrupt returns.  It is the user's responsibility not to break
 319:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  the software buffer operations. Only one custom handler is supported, which
 320:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  is the function provided by the most recent call.
 321:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  At the initialization time no custom handler is registered.
 322:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 323:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Parameters:
 324:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  func: Pointer to the function to register.
 325:.\Generated_Source\PSoC4/EZI2C_1.c ****     *        The value NULL indicates to remove the current custom interrupt
 326:.\Generated_Source\PSoC4/EZI2C_1.c ****     *        handler.
 327:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 328:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Return:
 329:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  None
 330:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 331:.\Generated_Source\PSoC4/EZI2C_1.c ****     *******************************************************************************/
 332:.\Generated_Source\PSoC4/EZI2C_1.c ****     void EZI2C_1_SetCustomInterruptHandler(void (*func)(void))
 333:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 292              		.loc 1 333 0
 293              		.cfi_startproc
 294 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 12


 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 7, -8
 297              		.cfi_offset 14, -4
 298 0002 82B0     		sub	sp, sp, #8
 299              		.cfi_def_cfa_offset 16
 300 0004 00AF     		add	r7, sp, #0
 301              		.cfi_def_cfa_register 7
 302 0006 7860     		str	r0, [r7, #4]
 334:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if !defined (CY_REMOVE_EZI2C_1_CUSTOM_INTR_HANDLER)
 335:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_customIntrHandler = func; /* Register interrupt handler */
 303              		.loc 1 335 0
 304 0008 024B     		ldr	r3, .L19
 305 000a 7A68     		ldr	r2, [r7, #4]
 306 000c 1A60     		str	r2, [r3]
 336:.\Generated_Source\PSoC4/EZI2C_1.c ****     #else
 337:.\Generated_Source\PSoC4/EZI2C_1.c ****         if (NULL != func)
 338:.\Generated_Source\PSoC4/EZI2C_1.c ****         {
 339:.\Generated_Source\PSoC4/EZI2C_1.c ****             /* Suppress compiler warning */
 340:.\Generated_Source\PSoC4/EZI2C_1.c ****         }
 341:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* !defined (CY_REMOVE_EZI2C_1_CUSTOM_INTR_HANDLER) */
 342:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 307              		.loc 1 342 0
 308 000e BD46     		mov	sp, r7
 309 0010 02B0     		add	sp, sp, #8
 310              		@ sp needed
 311 0012 80BD     		pop	{r7, pc}
 312              	.L20:
 313              		.align	2
 314              	.L19:
 315 0014 00000000 		.word	EZI2C_1_customIntrHandler
 316              		.cfi_endproc
 317              	.LFE6:
 318              		.size	EZI2C_1_SetCustomInterruptHandler, .-EZI2C_1_SetCustomInterruptHandler
 319              		.section	.text.EZI2C_1_ScbEnableIntr,"ax",%progbits
 320              		.align	2
 321              		.code	16
 322              		.thumb_func
 323              		.type	EZI2C_1_ScbEnableIntr, %function
 324              	EZI2C_1_ScbEnableIntr:
 325              	.LFB7:
 343:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_IRQ_INTERNAL) */
 344:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 345:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 346:.\Generated_Source\PSoC4/EZI2C_1.c **** /*******************************************************************************
 347:.\Generated_Source\PSoC4/EZI2C_1.c **** * Function Name: EZI2C_1_ScbModeEnableIntr
 348:.\Generated_Source\PSoC4/EZI2C_1.c **** ********************************************************************************
 349:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 350:.\Generated_Source\PSoC4/EZI2C_1.c **** * Summary:
 351:.\Generated_Source\PSoC4/EZI2C_1.c **** *  Enables an interrupt for a specific mode.
 352:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 353:.\Generated_Source\PSoC4/EZI2C_1.c **** * Parameters:
 354:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 355:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 356:.\Generated_Source\PSoC4/EZI2C_1.c **** * Return:
 357:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 358:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 359:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************/
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 13


 360:.\Generated_Source\PSoC4/EZI2C_1.c **** static void EZI2C_1_ScbEnableIntr(void)
 361:.\Generated_Source\PSoC4/EZI2C_1.c **** {
 326              		.loc 1 361 0
 327              		.cfi_startproc
 328 0000 80B5     		push	{r7, lr}
 329              		.cfi_def_cfa_offset 8
 330              		.cfi_offset 7, -8
 331              		.cfi_offset 14, -4
 332 0002 00AF     		add	r7, sp, #0
 333              		.cfi_def_cfa_register 7
 362:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_IRQ_INTERNAL)
 363:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Enable interrupt in NVIC */
 364:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG)
 365:.\Generated_Source\PSoC4/EZI2C_1.c ****         if (0u != EZI2C_1_scbEnableIntr)
 366:.\Generated_Source\PSoC4/EZI2C_1.c ****         {
 367:.\Generated_Source\PSoC4/EZI2C_1.c ****             EZI2C_1_EnableInt();
 368:.\Generated_Source\PSoC4/EZI2C_1.c ****         }
 369:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 370:.\Generated_Source\PSoC4/EZI2C_1.c ****     #else
 371:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_EnableInt();
 334              		.loc 1 371 0
 335 0004 0A20     		mov	r0, #10
 336 0006 FFF7FEFF 		bl	CyIntEnable
 372:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 373:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 374:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_IRQ_INTERNAL) */
 375:.\Generated_Source\PSoC4/EZI2C_1.c **** }
 337              		.loc 1 375 0
 338 000a BD46     		mov	sp, r7
 339              		@ sp needed
 340 000c 80BD     		pop	{r7, pc}
 341              		.cfi_endproc
 342              	.LFE7:
 343              		.size	EZI2C_1_ScbEnableIntr, .-EZI2C_1_ScbEnableIntr
 344              		.section	.text.EZI2C_1_ScbModePostEnable,"ax",%progbits
 345              		.align	2
 346              		.code	16
 347              		.thumb_func
 348              		.type	EZI2C_1_ScbModePostEnable, %function
 349              	EZI2C_1_ScbModePostEnable:
 350              	.LFB8:
 376:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 377:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 378:.\Generated_Source\PSoC4/EZI2C_1.c **** /*******************************************************************************
 379:.\Generated_Source\PSoC4/EZI2C_1.c **** * Function Name: EZI2C_1_ScbModePostEnable
 380:.\Generated_Source\PSoC4/EZI2C_1.c **** ********************************************************************************
 381:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 382:.\Generated_Source\PSoC4/EZI2C_1.c **** * Summary:
 383:.\Generated_Source\PSoC4/EZI2C_1.c **** *  Calls the PostEnable function for a specific operation mode.
 384:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 385:.\Generated_Source\PSoC4/EZI2C_1.c **** * Parameters:
 386:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 387:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 388:.\Generated_Source\PSoC4/EZI2C_1.c **** * Return:
 389:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 390:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 391:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************/
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 14


 392:.\Generated_Source\PSoC4/EZI2C_1.c **** static void EZI2C_1_ScbModePostEnable(void)
 393:.\Generated_Source\PSoC4/EZI2C_1.c **** {
 351              		.loc 1 393 0
 352              		.cfi_startproc
 353 0000 80B5     		push	{r7, lr}
 354              		.cfi_def_cfa_offset 8
 355              		.cfi_offset 7, -8
 356              		.cfi_offset 14, -4
 357 0002 00AF     		add	r7, sp, #0
 358              		.cfi_def_cfa_register 7
 394:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG)
 395:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (!EZI2C_1_CY_SCBIP_V1)
 396:.\Generated_Source\PSoC4/EZI2C_1.c ****     if (EZI2C_1_SCB_MODE_SPI_RUNTM_CFG)
 397:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 398:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SpiPostEnable();
 399:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 400:.\Generated_Source\PSoC4/EZI2C_1.c ****     else if (EZI2C_1_SCB_MODE_UART_RUNTM_CFG)
 401:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 402:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_UartPostEnable();
 403:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 404:.\Generated_Source\PSoC4/EZI2C_1.c ****     else
 405:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 406:.\Generated_Source\PSoC4/EZI2C_1.c ****         /* Unknown mode: do nothing */
 407:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 408:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (!EZI2C_1_CY_SCBIP_V1) */
 409:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 410:.\Generated_Source\PSoC4/EZI2C_1.c **** #elif (EZI2C_1_SCB_MODE_SPI_CONST_CFG)
 411:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_SpiPostEnable();
 412:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 413:.\Generated_Source\PSoC4/EZI2C_1.c **** #elif (EZI2C_1_SCB_MODE_UART_CONST_CFG)
 414:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_UartPostEnable();
 415:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 416:.\Generated_Source\PSoC4/EZI2C_1.c **** #else
 417:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Unknown mode: do nothing */
 418:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 419:.\Generated_Source\PSoC4/EZI2C_1.c **** }
 359              		.loc 1 419 0
 360 0004 BD46     		mov	sp, r7
 361              		@ sp needed
 362 0006 80BD     		pop	{r7, pc}
 363              		.cfi_endproc
 364              	.LFE8:
 365              		.size	EZI2C_1_ScbModePostEnable, .-EZI2C_1_ScbModePostEnable
 366              		.section	.text.EZI2C_1_ScbModeStop,"ax",%progbits
 367              		.align	2
 368              		.code	16
 369              		.thumb_func
 370              		.type	EZI2C_1_ScbModeStop, %function
 371              	EZI2C_1_ScbModeStop:
 372              	.LFB9:
 420:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 421:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 422:.\Generated_Source\PSoC4/EZI2C_1.c **** /*******************************************************************************
 423:.\Generated_Source\PSoC4/EZI2C_1.c **** * Function Name: EZI2C_1_ScbModeStop
 424:.\Generated_Source\PSoC4/EZI2C_1.c **** ********************************************************************************
 425:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 426:.\Generated_Source\PSoC4/EZI2C_1.c **** * Summary:
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 15


 427:.\Generated_Source\PSoC4/EZI2C_1.c **** *  Calls the Stop function for a specific operation mode.
 428:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 429:.\Generated_Source\PSoC4/EZI2C_1.c **** * Parameters:
 430:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 431:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 432:.\Generated_Source\PSoC4/EZI2C_1.c **** * Return:
 433:.\Generated_Source\PSoC4/EZI2C_1.c **** *  None
 434:.\Generated_Source\PSoC4/EZI2C_1.c **** *
 435:.\Generated_Source\PSoC4/EZI2C_1.c **** *******************************************************************************/
 436:.\Generated_Source\PSoC4/EZI2C_1.c **** static void EZI2C_1_ScbModeStop(void)
 437:.\Generated_Source\PSoC4/EZI2C_1.c **** {
 373              		.loc 1 437 0
 374              		.cfi_startproc
 375 0000 80B5     		push	{r7, lr}
 376              		.cfi_def_cfa_offset 8
 377              		.cfi_offset 7, -8
 378              		.cfi_offset 14, -4
 379 0002 00AF     		add	r7, sp, #0
 380              		.cfi_def_cfa_register 7
 438:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG)
 439:.\Generated_Source\PSoC4/EZI2C_1.c ****     if (EZI2C_1_SCB_MODE_I2C_RUNTM_CFG)
 440:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 441:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_I2CStop();
 442:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 443:.\Generated_Source\PSoC4/EZI2C_1.c ****     else if (EZI2C_1_SCB_MODE_EZI2C_RUNTM_CFG)
 444:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 445:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_EzI2CStop();
 446:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 447:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (!EZI2C_1_CY_SCBIP_V1)
 448:.\Generated_Source\PSoC4/EZI2C_1.c ****     else if (EZI2C_1_SCB_MODE_SPI_RUNTM_CFG)
 449:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 450:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SpiStop();
 451:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 452:.\Generated_Source\PSoC4/EZI2C_1.c ****     else if (EZI2C_1_SCB_MODE_UART_RUNTM_CFG)
 453:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 454:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_UartStop();
 455:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 456:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (!EZI2C_1_CY_SCBIP_V1) */
 457:.\Generated_Source\PSoC4/EZI2C_1.c ****     else
 458:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 459:.\Generated_Source\PSoC4/EZI2C_1.c ****         /* Unknown mode: do nothing */
 460:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 461:.\Generated_Source\PSoC4/EZI2C_1.c **** #elif (EZI2C_1_SCB_MODE_I2C_CONST_CFG)
 462:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_I2CStop();
 463:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 464:.\Generated_Source\PSoC4/EZI2C_1.c **** #elif (EZI2C_1_SCB_MODE_EZI2C_CONST_CFG)
 465:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_EzI2CStop();
 381              		.loc 1 465 0
 382 0004 FFF7FEFF 		bl	EZI2C_1_EzI2CStop
 466:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 467:.\Generated_Source\PSoC4/EZI2C_1.c **** #elif (EZI2C_1_SCB_MODE_SPI_CONST_CFG)
 468:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_SpiStop();
 469:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 470:.\Generated_Source\PSoC4/EZI2C_1.c **** #elif (EZI2C_1_SCB_MODE_UART_CONST_CFG)
 471:.\Generated_Source\PSoC4/EZI2C_1.c ****     EZI2C_1_UartStop();
 472:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 473:.\Generated_Source\PSoC4/EZI2C_1.c **** #else
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 16


 474:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Unknown mode: do nothing */
 475:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 476:.\Generated_Source\PSoC4/EZI2C_1.c **** }
 383              		.loc 1 476 0
 384 0008 BD46     		mov	sp, r7
 385              		@ sp needed
 386 000a 80BD     		pop	{r7, pc}
 387              		.cfi_endproc
 388              	.LFE9:
 389              		.size	EZI2C_1_ScbModeStop, .-EZI2C_1_ScbModeStop
 390              		.section	.text.EZI2C_1_I2CSlaveNackGeneration,"ax",%progbits
 391              		.align	2
 392              		.global	EZI2C_1_I2CSlaveNackGeneration
 393              		.code	16
 394              		.thumb_func
 395              		.type	EZI2C_1_I2CSlaveNackGeneration, %function
 396              	EZI2C_1_I2CSlaveNackGeneration:
 397              	.LFB10:
 477:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 478:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 479:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG)
 480:.\Generated_Source\PSoC4/EZI2C_1.c ****     /*******************************************************************************
 481:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Function Name: EZI2C_1_SetPins
 482:.\Generated_Source\PSoC4/EZI2C_1.c ****     ********************************************************************************
 483:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 484:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Summary:
 485:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  Sets the pins settings accordingly to the selected operation mode.
 486:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  Only available in the Unconfigured operation mode. The mode specific
 487:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  initialization function calls it.
 488:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  Pins configuration is set by PSoC Creator when a specific mode of operation
 489:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  is selected in design time.
 490:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 491:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Parameters:
 492:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  mode:      Mode of SCB operation.
 493:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  subMode:   Sub-mode of SCB operation. It is only required for SPI and UART
 494:.\Generated_Source\PSoC4/EZI2C_1.c ****     *             modes.
 495:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  uartEnableMask: enables TX or RX direction and RTS and CTS signals.
 496:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 497:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Return:
 498:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  None
 499:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 500:.\Generated_Source\PSoC4/EZI2C_1.c ****     *******************************************************************************/
 501:.\Generated_Source\PSoC4/EZI2C_1.c ****     void EZI2C_1_SetPins(uint32 mode, uint32 subMode, uint32 uartEnableMask)
 502:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 503:.\Generated_Source\PSoC4/EZI2C_1.c ****         uint32 hsiomSel [EZI2C_1_SCB_PINS_NUMBER];
 504:.\Generated_Source\PSoC4/EZI2C_1.c ****         uint32 pinsDm   [EZI2C_1_SCB_PINS_NUMBER];
 505:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 506:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (!EZI2C_1_CY_SCBIP_V1)
 507:.\Generated_Source\PSoC4/EZI2C_1.c ****         uint32 pinsInBuf = 0u;
 508:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (!EZI2C_1_CY_SCBIP_V1) */
 509:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 510:.\Generated_Source\PSoC4/EZI2C_1.c ****         uint32 i;
 511:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 512:.\Generated_Source\PSoC4/EZI2C_1.c ****         /* Set default HSIOM to GPIO and Drive Mode to Analog Hi-Z */
 513:.\Generated_Source\PSoC4/EZI2C_1.c ****         for (i = 0u; i < EZI2C_1_SCB_PINS_NUMBER; i++)
 514:.\Generated_Source\PSoC4/EZI2C_1.c ****         {
 515:.\Generated_Source\PSoC4/EZI2C_1.c ****             hsiomSel[i]  = EZI2C_1_HSIOM_DEF_SEL;
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 17


 516:.\Generated_Source\PSoC4/EZI2C_1.c ****             pinsDm[i]    = EZI2C_1_PIN_DM_ALG_HIZ;
 517:.\Generated_Source\PSoC4/EZI2C_1.c ****         }
 518:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 519:.\Generated_Source\PSoC4/EZI2C_1.c ****         if ((EZI2C_1_SCB_MODE_I2C   == mode) ||
 520:.\Generated_Source\PSoC4/EZI2C_1.c ****            (EZI2C_1_SCB_MODE_EZI2C == mode))
 521:.\Generated_Source\PSoC4/EZI2C_1.c ****         {
 522:.\Generated_Source\PSoC4/EZI2C_1.c ****             hsiomSel[EZI2C_1_RX_SCL_MOSI_PIN_INDEX] = EZI2C_1_HSIOM_I2C_SEL;
 523:.\Generated_Source\PSoC4/EZI2C_1.c ****             hsiomSel[EZI2C_1_TX_SDA_MISO_PIN_INDEX] = EZI2C_1_HSIOM_I2C_SEL;
 524:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 525:.\Generated_Source\PSoC4/EZI2C_1.c ****             pinsDm[EZI2C_1_RX_SCL_MOSI_PIN_INDEX] = EZI2C_1_PIN_DM_OD_LO;
 526:.\Generated_Source\PSoC4/EZI2C_1.c ****             pinsDm[EZI2C_1_TX_SDA_MISO_PIN_INDEX] = EZI2C_1_PIN_DM_OD_LO;
 527:.\Generated_Source\PSoC4/EZI2C_1.c ****         }
 528:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (!EZI2C_1_CY_SCBIP_V1)
 529:.\Generated_Source\PSoC4/EZI2C_1.c ****         else if (EZI2C_1_SCB_MODE_SPI == mode)
 530:.\Generated_Source\PSoC4/EZI2C_1.c ****         {
 531:.\Generated_Source\PSoC4/EZI2C_1.c ****             hsiomSel[EZI2C_1_RX_SCL_MOSI_PIN_INDEX] = EZI2C_1_HSIOM_SPI_SEL;
 532:.\Generated_Source\PSoC4/EZI2C_1.c ****             hsiomSel[EZI2C_1_TX_SDA_MISO_PIN_INDEX] = EZI2C_1_HSIOM_SPI_SEL;
 533:.\Generated_Source\PSoC4/EZI2C_1.c ****             hsiomSel[EZI2C_1_SCLK_PIN_INDEX] = EZI2C_1_HSIOM_SPI_SEL;
 534:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 535:.\Generated_Source\PSoC4/EZI2C_1.c ****             if (EZI2C_1_SPI_SLAVE == subMode)
 536:.\Generated_Source\PSoC4/EZI2C_1.c ****             {
 537:.\Generated_Source\PSoC4/EZI2C_1.c ****                 /* Slave */
 538:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm[EZI2C_1_RX_SCL_MOSI_PIN_INDEX] = EZI2C_1_PIN_DM_DIG_HIZ;
 539:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm[EZI2C_1_TX_SDA_MISO_PIN_INDEX] = EZI2C_1_PIN_DM_STRONG;
 540:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm[EZI2C_1_SCLK_PIN_INDEX] = EZI2C_1_PIN_DM_DIG_HIZ;
 541:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 542:.\Generated_Source\PSoC4/EZI2C_1.c ****             #if (EZI2C_1_SS0_PIN)
 543:.\Generated_Source\PSoC4/EZI2C_1.c ****                 /* Only SS0 is valid choice for Slave */
 544:.\Generated_Source\PSoC4/EZI2C_1.c ****                 hsiomSel[EZI2C_1_SS0_PIN_INDEX] = EZI2C_1_HSIOM_SPI_SEL;
 545:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm  [EZI2C_1_SS0_PIN_INDEX] = EZI2C_1_PIN_DM_DIG_HIZ;
 546:.\Generated_Source\PSoC4/EZI2C_1.c ****             #endif /* (EZI2C_1_SS0_PIN) */
 547:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 548:.\Generated_Source\PSoC4/EZI2C_1.c ****             #if (EZI2C_1_TX_SDA_MISO_PIN)
 549:.\Generated_Source\PSoC4/EZI2C_1.c ****                 /* Disable input buffer */
 550:.\Generated_Source\PSoC4/EZI2C_1.c ****                  pinsInBuf |= EZI2C_1_TX_SDA_MISO_PIN_MASK;
 551:.\Generated_Source\PSoC4/EZI2C_1.c ****             #endif /* (EZI2C_1_TX_SDA_MISO_PIN) */
 552:.\Generated_Source\PSoC4/EZI2C_1.c ****             }
 553:.\Generated_Source\PSoC4/EZI2C_1.c ****             else /* (Master) */
 554:.\Generated_Source\PSoC4/EZI2C_1.c ****             {
 555:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm[EZI2C_1_RX_SCL_MOSI_PIN_INDEX] = EZI2C_1_PIN_DM_STRONG;
 556:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm[EZI2C_1_TX_SDA_MISO_PIN_INDEX] = EZI2C_1_PIN_DM_DIG_HIZ;
 557:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm[EZI2C_1_SCLK_PIN_INDEX] = EZI2C_1_PIN_DM_STRONG;
 558:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 559:.\Generated_Source\PSoC4/EZI2C_1.c ****             #if (EZI2C_1_SS0_PIN)
 560:.\Generated_Source\PSoC4/EZI2C_1.c ****                 hsiomSel [EZI2C_1_SS0_PIN_INDEX] = EZI2C_1_HSIOM_SPI_SEL;
 561:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm   [EZI2C_1_SS0_PIN_INDEX] = EZI2C_1_PIN_DM_STRONG;
 562:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsInBuf |= EZI2C_1_SS0_PIN_MASK;
 563:.\Generated_Source\PSoC4/EZI2C_1.c ****             #endif /* (EZI2C_1_SS0_PIN) */
 564:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 565:.\Generated_Source\PSoC4/EZI2C_1.c ****             #if (EZI2C_1_SS1_PIN)
 566:.\Generated_Source\PSoC4/EZI2C_1.c ****                 hsiomSel [EZI2C_1_SS1_PIN_INDEX] = EZI2C_1_HSIOM_SPI_SEL;
 567:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm   [EZI2C_1_SS1_PIN_INDEX] = EZI2C_1_PIN_DM_STRONG;
 568:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsInBuf |= EZI2C_1_SS1_PIN_MASK;
 569:.\Generated_Source\PSoC4/EZI2C_1.c ****             #endif /* (EZI2C_1_SS1_PIN) */
 570:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 571:.\Generated_Source\PSoC4/EZI2C_1.c ****             #if (EZI2C_1_SS2_PIN)
 572:.\Generated_Source\PSoC4/EZI2C_1.c ****                 hsiomSel [EZI2C_1_SS2_PIN_INDEX] = EZI2C_1_HSIOM_SPI_SEL;
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 18


 573:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm   [EZI2C_1_SS2_PIN_INDEX] = EZI2C_1_PIN_DM_STRONG;
 574:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsInBuf |= EZI2C_1_SS2_PIN_MASK;
 575:.\Generated_Source\PSoC4/EZI2C_1.c ****             #endif /* (EZI2C_1_SS2_PIN) */
 576:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 577:.\Generated_Source\PSoC4/EZI2C_1.c ****             #if (EZI2C_1_SS3_PIN)
 578:.\Generated_Source\PSoC4/EZI2C_1.c ****                 hsiomSel [EZI2C_1_SS3_PIN_INDEX] = EZI2C_1_HSIOM_SPI_SEL;
 579:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm   [EZI2C_1_SS3_PIN_INDEX] = EZI2C_1_PIN_DM_STRONG;
 580:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsInBuf |= EZI2C_1_SS3_PIN_MASK;
 581:.\Generated_Source\PSoC4/EZI2C_1.c ****             #endif /* (EZI2C_1_SS3_PIN) */
 582:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 583:.\Generated_Source\PSoC4/EZI2C_1.c ****                 /* Disable input buffers */
 584:.\Generated_Source\PSoC4/EZI2C_1.c ****             #if (EZI2C_1_RX_SCL_MOSI_PIN)
 585:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsInBuf |= EZI2C_1_RX_SCL_MOSI_PIN_MASK;
 586:.\Generated_Source\PSoC4/EZI2C_1.c ****             #endif /* (EZI2C_1_RX_SCL_MOSI_PIN) */
 587:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 588:.\Generated_Source\PSoC4/EZI2C_1.c ****              #if (EZI2C_1_RX_WAKE_SCL_MOSI_PIN)
 589:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsInBuf |= EZI2C_1_RX_WAKE_SCL_MOSI_PIN_MASK;
 590:.\Generated_Source\PSoC4/EZI2C_1.c ****             #endif /* (EZI2C_1_RX_WAKE_SCL_MOSI_PIN) */
 591:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 592:.\Generated_Source\PSoC4/EZI2C_1.c ****             #if (EZI2C_1_SCLK_PIN)
 593:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsInBuf |= EZI2C_1_SCLK_PIN_MASK;
 594:.\Generated_Source\PSoC4/EZI2C_1.c ****             #endif /* (EZI2C_1_SCLK_PIN) */
 595:.\Generated_Source\PSoC4/EZI2C_1.c ****             }
 596:.\Generated_Source\PSoC4/EZI2C_1.c ****         }
 597:.\Generated_Source\PSoC4/EZI2C_1.c ****         else /* UART */
 598:.\Generated_Source\PSoC4/EZI2C_1.c ****         {
 599:.\Generated_Source\PSoC4/EZI2C_1.c ****             if (EZI2C_1_UART_MODE_SMARTCARD == subMode)
 600:.\Generated_Source\PSoC4/EZI2C_1.c ****             {
 601:.\Generated_Source\PSoC4/EZI2C_1.c ****                 /* SmartCard */
 602:.\Generated_Source\PSoC4/EZI2C_1.c ****                 hsiomSel[EZI2C_1_TX_SDA_MISO_PIN_INDEX] = EZI2C_1_HSIOM_UART_SEL;
 603:.\Generated_Source\PSoC4/EZI2C_1.c ****                 pinsDm  [EZI2C_1_TX_SDA_MISO_PIN_INDEX] = EZI2C_1_PIN_DM_OD_LO;
 604:.\Generated_Source\PSoC4/EZI2C_1.c ****             }
 605:.\Generated_Source\PSoC4/EZI2C_1.c ****             else /* Standard or IrDA */
 606:.\Generated_Source\PSoC4/EZI2C_1.c ****             {
 607:.\Generated_Source\PSoC4/EZI2C_1.c ****                 if (0u != (EZI2C_1_UART_RX_PIN_ENABLE & uartEnableMask))
 608:.\Generated_Source\PSoC4/EZI2C_1.c ****                 {
 609:.\Generated_Source\PSoC4/EZI2C_1.c ****                     hsiomSel[EZI2C_1_RX_SCL_MOSI_PIN_INDEX] = EZI2C_1_HSIOM_UART_SEL;
 610:.\Generated_Source\PSoC4/EZI2C_1.c ****                     pinsDm  [EZI2C_1_RX_SCL_MOSI_PIN_INDEX] = EZI2C_1_PIN_DM_DIG_HIZ;
 611:.\Generated_Source\PSoC4/EZI2C_1.c ****                 }
 612:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 613:.\Generated_Source\PSoC4/EZI2C_1.c ****                 if (0u != (EZI2C_1_UART_TX_PIN_ENABLE & uartEnableMask))
 614:.\Generated_Source\PSoC4/EZI2C_1.c ****                 {
 615:.\Generated_Source\PSoC4/EZI2C_1.c ****                     hsiomSel[EZI2C_1_TX_SDA_MISO_PIN_INDEX] = EZI2C_1_HSIOM_UART_SEL;
 616:.\Generated_Source\PSoC4/EZI2C_1.c ****                     pinsDm  [EZI2C_1_TX_SDA_MISO_PIN_INDEX] = EZI2C_1_PIN_DM_STRONG;
 617:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 618:.\Generated_Source\PSoC4/EZI2C_1.c ****                 #if (EZI2C_1_TX_SDA_MISO_PIN)
 619:.\Generated_Source\PSoC4/EZI2C_1.c ****                      pinsInBuf |= EZI2C_1_TX_SDA_MISO_PIN_MASK;
 620:.\Generated_Source\PSoC4/EZI2C_1.c ****                 #endif /* (EZI2C_1_TX_SDA_MISO_PIN) */
 621:.\Generated_Source\PSoC4/EZI2C_1.c ****                 }
 622:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 623:.\Generated_Source\PSoC4/EZI2C_1.c ****             #if !(EZI2C_1_CY_SCBIP_V0 || EZI2C_1_CY_SCBIP_V1)
 624:.\Generated_Source\PSoC4/EZI2C_1.c ****                 if (EZI2C_1_UART_MODE_STD == subMode)
 625:.\Generated_Source\PSoC4/EZI2C_1.c ****                 {
 626:.\Generated_Source\PSoC4/EZI2C_1.c ****                     if (0u != (EZI2C_1_UART_CTS_PIN_ENABLE & uartEnableMask))
 627:.\Generated_Source\PSoC4/EZI2C_1.c ****                     {
 628:.\Generated_Source\PSoC4/EZI2C_1.c ****                         /* CTS input is multiplexed with SCLK */
 629:.\Generated_Source\PSoC4/EZI2C_1.c ****                         hsiomSel[EZI2C_1_SCLK_PIN_INDEX] = EZI2C_1_HSIOM_UART_SEL;
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 19


 630:.\Generated_Source\PSoC4/EZI2C_1.c ****                         pinsDm  [EZI2C_1_SCLK_PIN_INDEX] = EZI2C_1_PIN_DM_DIG_HIZ;
 631:.\Generated_Source\PSoC4/EZI2C_1.c ****                     }
 632:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 633:.\Generated_Source\PSoC4/EZI2C_1.c ****                     if (0u != (EZI2C_1_UART_RTS_PIN_ENABLE & uartEnableMask))
 634:.\Generated_Source\PSoC4/EZI2C_1.c ****                     {
 635:.\Generated_Source\PSoC4/EZI2C_1.c ****                         /* RTS output is multiplexed with SS0 */
 636:.\Generated_Source\PSoC4/EZI2C_1.c ****                         hsiomSel[EZI2C_1_SS0_PIN_INDEX] = EZI2C_1_HSIOM_UART_SEL;
 637:.\Generated_Source\PSoC4/EZI2C_1.c ****                         pinsDm  [EZI2C_1_SS0_PIN_INDEX] = EZI2C_1_PIN_DM_STRONG;
 638:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 639:.\Generated_Source\PSoC4/EZI2C_1.c ****                     #if (EZI2C_1_SS0_PIN)
 640:.\Generated_Source\PSoC4/EZI2C_1.c ****                         /* Disable input buffer */
 641:.\Generated_Source\PSoC4/EZI2C_1.c ****                         pinsInBuf |= EZI2C_1_SS0_PIN_MASK;
 642:.\Generated_Source\PSoC4/EZI2C_1.c ****                     #endif /* (EZI2C_1_SS0_PIN) */
 643:.\Generated_Source\PSoC4/EZI2C_1.c ****                     }
 644:.\Generated_Source\PSoC4/EZI2C_1.c ****                 }
 645:.\Generated_Source\PSoC4/EZI2C_1.c ****             #endif /* !(EZI2C_1_CY_SCBIP_V0 || EZI2C_1_CY_SCBIP_V1) */
 646:.\Generated_Source\PSoC4/EZI2C_1.c ****             }
 647:.\Generated_Source\PSoC4/EZI2C_1.c ****         }
 648:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (!EZI2C_1_CY_SCBIP_V1) */
 649:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 650:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Configure pins: set HSIOM, DM and InputBufEnable */
 651:.\Generated_Source\PSoC4/EZI2C_1.c ****     /* Note: the DR register settings do not effect the pin output if HSIOM is other than GPIO */
 652:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 653:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (EZI2C_1_RX_WAKE_SCL_MOSI_PIN)
 654:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_HSIOM_SEL(EZI2C_1_RX_WAKE_SCL_MOSI_HSIOM_REG,
 655:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_RX_WAKE_SCL_MOSI_HSIOM_MASK,
 656:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_RX_WAKE_SCL_MOSI_HSIOM_POS,
 657:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        hsiomSel[EZI2C_1_RX_WAKE_SCL_MOSI_PIN_INDEX]);
 658:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 659:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_uart_rx_wake_i2c_scl_spi_mosi_SetDriveMode((uint8)
 660:.\Generated_Source\PSoC4/EZI2C_1.c ****                                                                pinsDm[EZI2C_1_RX_WAKE_SCL_MOSI_PIN_
 661:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 662:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_INP_DIS(EZI2C_1_uart_rx_wake_i2c_scl_spi_mosi_INP_DIS,
 663:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      EZI2C_1_uart_rx_wake_i2c_scl_spi_mosi_MASK,
 664:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      (0u != (pinsInBuf & EZI2C_1_RX_WAKE_SCL_MOSI_PIN_MASK)));
 665:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 666:.\Generated_Source\PSoC4/EZI2C_1.c ****          /* Set interrupt on falling edge */
 667:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_INCFG_TYPE(EZI2C_1_RX_WAKE_SCL_MOSI_INTCFG_REG,
 668:.\Generated_Source\PSoC4/EZI2C_1.c ****                                         EZI2C_1_RX_WAKE_SCL_MOSI_INTCFG_TYPE_MASK,
 669:.\Generated_Source\PSoC4/EZI2C_1.c ****                                         EZI2C_1_RX_WAKE_SCL_MOSI_INTCFG_TYPE_POS,
 670:.\Generated_Source\PSoC4/EZI2C_1.c ****                                         EZI2C_1_INTCFG_TYPE_FALLING_EDGE);
 671:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (EZI2C_1_RX_WAKE_SCL_MOSI_PIN) */
 672:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 673:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (EZI2C_1_RX_SCL_MOSI_PIN)
 674:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_HSIOM_SEL(EZI2C_1_RX_SCL_MOSI_HSIOM_REG,
 675:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_RX_SCL_MOSI_HSIOM_MASK,
 676:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_RX_SCL_MOSI_HSIOM_POS,
 677:.\Generated_Source\PSoC4/EZI2C_1.c ****                                         hsiomSel[EZI2C_1_RX_SCL_MOSI_PIN_INDEX]);
 678:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 679:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_uart_rx_i2c_scl_spi_mosi_SetDriveMode((uint8) pinsDm[EZI2C_1_RX_SCL_MOSI_PIN_INDEX]
 680:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 681:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (!EZI2C_1_CY_SCBIP_V1)
 682:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_INP_DIS(EZI2C_1_uart_rx_i2c_scl_spi_mosi_INP_DIS,
 683:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      EZI2C_1_uart_rx_i2c_scl_spi_mosi_MASK,
 684:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      (0u != (pinsInBuf & EZI2C_1_RX_SCL_MOSI_PIN_MASK)));
 685:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (!EZI2C_1_CY_SCBIP_V1) */
 686:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (EZI2C_1_RX_SCL_MOSI_PIN) */
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 20


 687:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 688:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (EZI2C_1_TX_SDA_MISO_PIN)
 689:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_HSIOM_SEL(EZI2C_1_TX_SDA_MISO_HSIOM_REG,
 690:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_TX_SDA_MISO_HSIOM_MASK,
 691:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_TX_SDA_MISO_HSIOM_POS,
 692:.\Generated_Source\PSoC4/EZI2C_1.c ****                                         hsiomSel[EZI2C_1_TX_SDA_MISO_PIN_INDEX]);
 693:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 694:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_uart_tx_i2c_sda_spi_miso_SetDriveMode((uint8) pinsDm[EZI2C_1_TX_SDA_MISO_PIN_INDEX]
 695:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 696:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (!EZI2C_1_CY_SCBIP_V1)
 697:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_INP_DIS(EZI2C_1_uart_tx_i2c_sda_spi_miso_INP_DIS,
 698:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      EZI2C_1_uart_tx_i2c_sda_spi_miso_MASK,
 699:.\Generated_Source\PSoC4/EZI2C_1.c ****                                     (0u != (pinsInBuf & EZI2C_1_TX_SDA_MISO_PIN_MASK)));
 700:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (!EZI2C_1_CY_SCBIP_V1) */
 701:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (EZI2C_1_RX_SCL_MOSI_PIN) */
 702:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 703:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (EZI2C_1_SCLK_PIN)
 704:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_HSIOM_SEL(EZI2C_1_SCLK_HSIOM_REG,
 705:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_SCLK_HSIOM_MASK,
 706:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_SCLK_HSIOM_POS,
 707:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        hsiomSel[EZI2C_1_SCLK_PIN_INDEX]);
 708:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 709:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_spi_sclk_SetDriveMode((uint8) pinsDm[EZI2C_1_SCLK_PIN_INDEX]);
 710:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 711:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_INP_DIS(EZI2C_1_spi_sclk_INP_DIS,
 712:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      EZI2C_1_spi_sclk_MASK,
 713:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      (0u != (pinsInBuf & EZI2C_1_SCLK_PIN_MASK)));
 714:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (EZI2C_1_SCLK_PIN) */
 715:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 716:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (EZI2C_1_SS0_PIN)
 717:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_HSIOM_SEL(EZI2C_1_SS0_HSIOM_REG,
 718:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_SS0_HSIOM_MASK,
 719:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_SS0_HSIOM_POS,
 720:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        hsiomSel[EZI2C_1_SS0_PIN_INDEX]);
 721:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 722:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_spi_ss0_SetDriveMode((uint8) pinsDm[EZI2C_1_SS0_PIN_INDEX]);
 723:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 724:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_INP_DIS(EZI2C_1_spi_ss0_INP_DIS,
 725:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      EZI2C_1_spi_ss0_MASK,
 726:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      (0u != (pinsInBuf & EZI2C_1_SS0_PIN_MASK)));
 727:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (EZI2C_1_SS0_PIN) */
 728:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 729:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (EZI2C_1_SS1_PIN)
 730:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_HSIOM_SEL(EZI2C_1_SS1_HSIOM_REG,
 731:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_SS1_HSIOM_MASK,
 732:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_SS1_HSIOM_POS,
 733:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        hsiomSel[EZI2C_1_SS1_PIN_INDEX]);
 734:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 735:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_spi_ss1_SetDriveMode((uint8) pinsDm[EZI2C_1_SS1_PIN_INDEX]);
 736:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 737:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_INP_DIS(EZI2C_1_spi_ss1_INP_DIS,
 738:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      EZI2C_1_spi_ss1_MASK,
 739:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      (0u != (pinsInBuf & EZI2C_1_SS1_PIN_MASK)));
 740:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (EZI2C_1_SS1_PIN) */
 741:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 742:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (EZI2C_1_SS2_PIN)
 743:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_HSIOM_SEL(EZI2C_1_SS2_HSIOM_REG,
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 21


 744:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_SS2_HSIOM_MASK,
 745:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_SS2_HSIOM_POS,
 746:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        hsiomSel[EZI2C_1_SS2_PIN_INDEX]);
 747:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 748:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_spi_ss2_SetDriveMode((uint8) pinsDm[EZI2C_1_SS2_PIN_INDEX]);
 749:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 750:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_INP_DIS(EZI2C_1_spi_ss2_INP_DIS,
 751:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      EZI2C_1_spi_ss2_MASK,
 752:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      (0u != (pinsInBuf & EZI2C_1_SS2_PIN_MASK)));
 753:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (EZI2C_1_SS2_PIN) */
 754:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 755:.\Generated_Source\PSoC4/EZI2C_1.c ****     #if (EZI2C_1_SS3_PIN)
 756:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_HSIOM_SEL(EZI2C_1_SS3_HSIOM_REG,
 757:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_SS3_HSIOM_MASK,
 758:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        EZI2C_1_SS3_HSIOM_POS,
 759:.\Generated_Source\PSoC4/EZI2C_1.c ****                                        hsiomSel[EZI2C_1_SS3_PIN_INDEX]);
 760:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 761:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_spi_ss3_SetDriveMode((uint8) pinsDm[EZI2C_1_SS3_PIN_INDEX]);
 762:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 763:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_SET_INP_DIS(EZI2C_1_spi_ss3_INP_DIS,
 764:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      EZI2C_1_spi_ss3_MASK,
 765:.\Generated_Source\PSoC4/EZI2C_1.c ****                                      (0u != (pinsInBuf & EZI2C_1_SS3_PIN_MASK)));
 766:.\Generated_Source\PSoC4/EZI2C_1.c ****     #endif /* (EZI2C_1_SS3_PIN) */
 767:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 768:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 769:.\Generated_Source\PSoC4/EZI2C_1.c **** #endif /* (EZI2C_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 770:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 771:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 772:.\Generated_Source\PSoC4/EZI2C_1.c **** #if (EZI2C_1_CY_SCBIP_V0 || EZI2C_1_CY_SCBIP_V1)
 773:.\Generated_Source\PSoC4/EZI2C_1.c ****     /*******************************************************************************
 774:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Function Name: EZI2C_1_I2CSlaveNackGeneration
 775:.\Generated_Source\PSoC4/EZI2C_1.c ****     ********************************************************************************
 776:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 777:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Summary:
 778:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  Sets command to generate NACK to the address or data.
 779:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 780:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Parameters:
 781:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  None
 782:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 783:.\Generated_Source\PSoC4/EZI2C_1.c ****     * Return:
 784:.\Generated_Source\PSoC4/EZI2C_1.c ****     *  None
 785:.\Generated_Source\PSoC4/EZI2C_1.c ****     *
 786:.\Generated_Source\PSoC4/EZI2C_1.c ****     *******************************************************************************/
 787:.\Generated_Source\PSoC4/EZI2C_1.c ****     void EZI2C_1_I2CSlaveNackGeneration(void)
 788:.\Generated_Source\PSoC4/EZI2C_1.c ****     {
 398              		.loc 1 788 0
 399              		.cfi_startproc
 400 0000 80B5     		push	{r7, lr}
 401              		.cfi_def_cfa_offset 8
 402              		.cfi_offset 7, -8
 403              		.cfi_offset 14, -4
 404 0002 00AF     		add	r7, sp, #0
 405              		.cfi_def_cfa_register 7
 789:.\Generated_Source\PSoC4/EZI2C_1.c ****         /* Check for EC_AM toggle condition: EC_AM and clock stretching for address are enabled */
 790:.\Generated_Source\PSoC4/EZI2C_1.c ****         if ((0u != (EZI2C_1_CTRL_REG & EZI2C_1_CTRL_EC_AM_MODE)) &&
 406              		.loc 1 790 0
 407 0004 0E4B     		ldr	r3, .L26
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 22


 408 0006 1A68     		ldr	r2, [r3]
 409 0008 8023     		mov	r3, #128
 410 000a 5B00     		lsl	r3, r3, #1
 411 000c 1340     		and	r3, r2
 412 000e 12D0     		beq	.L25
 791:.\Generated_Source\PSoC4/EZI2C_1.c ****             (0u == (EZI2C_1_I2C_CTRL_REG & EZI2C_1_I2C_CTRL_S_NOT_READY_ADDR_NACK)))
 413              		.loc 1 791 0 discriminator 1
 414 0010 0C4B     		ldr	r3, .L26+4
 415 0012 1A68     		ldr	r2, [r3]
 416 0014 8023     		mov	r3, #128
 417 0016 DB01     		lsl	r3, r3, #7
 418 0018 1340     		and	r3, r2
 790:.\Generated_Source\PSoC4/EZI2C_1.c ****             (0u == (EZI2C_1_I2C_CTRL_REG & EZI2C_1_I2C_CTRL_S_NOT_READY_ADDR_NACK)))
 419              		.loc 1 790 0 discriminator 1
 420 001a 0CD1     		bne	.L25
 792:.\Generated_Source\PSoC4/EZI2C_1.c ****         {
 793:.\Generated_Source\PSoC4/EZI2C_1.c ****             /* Toggle EC_AM before NACK generation */
 794:.\Generated_Source\PSoC4/EZI2C_1.c ****             EZI2C_1_CTRL_REG &= ~EZI2C_1_CTRL_EC_AM_MODE;
 421              		.loc 1 794 0
 422 001c 084B     		ldr	r3, .L26
 423 001e 084A     		ldr	r2, .L26
 424 0020 1268     		ldr	r2, [r2]
 425 0022 0949     		ldr	r1, .L26+8
 426 0024 0A40     		and	r2, r1
 427 0026 1A60     		str	r2, [r3]
 795:.\Generated_Source\PSoC4/EZI2C_1.c ****             EZI2C_1_CTRL_REG |=  EZI2C_1_CTRL_EC_AM_MODE;
 428              		.loc 1 795 0
 429 0028 054B     		ldr	r3, .L26
 430 002a 054A     		ldr	r2, .L26
 431 002c 1268     		ldr	r2, [r2]
 432 002e 8021     		mov	r1, #128
 433 0030 4900     		lsl	r1, r1, #1
 434 0032 0A43     		orr	r2, r1
 435 0034 1A60     		str	r2, [r3]
 436              	.L25:
 796:.\Generated_Source\PSoC4/EZI2C_1.c ****         }
 797:.\Generated_Source\PSoC4/EZI2C_1.c **** 
 798:.\Generated_Source\PSoC4/EZI2C_1.c ****         EZI2C_1_I2C_SLAVE_CMD_REG = EZI2C_1_I2C_SLAVE_CMD_S_NACK;
 437              		.loc 1 798 0
 438 0036 054B     		ldr	r3, .L26+12
 439 0038 0222     		mov	r2, #2
 440 003a 1A60     		str	r2, [r3]
 799:.\Generated_Source\PSoC4/EZI2C_1.c ****     }
 441              		.loc 1 799 0
 442 003c BD46     		mov	sp, r7
 443              		@ sp needed
 444 003e 80BD     		pop	{r7, pc}
 445              	.L27:
 446              		.align	2
 447              	.L26:
 448 0040 00000640 		.word	1074135040
 449 0044 60000640 		.word	1074135136
 450 0048 FFFEFFFF 		.word	-257
 451 004c 6C000640 		.word	1074135148
 452              		.cfi_endproc
 453              	.LFE10:
 454              		.size	EZI2C_1_I2CSlaveNackGeneration, .-EZI2C_1_I2CSlaveNackGeneration
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 23


 455              		.text
 456              	.Letext0:
 457              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 458              		.section	.debug_info,"",%progbits
 459              	.Ldebug_info0:
 460 0000 F0010000 		.4byte	0x1f0
 461 0004 0400     		.2byte	0x4
 462 0006 00000000 		.4byte	.Ldebug_abbrev0
 463 000a 04       		.byte	0x4
 464 000b 01       		.uleb128 0x1
 465 000c 92010000 		.4byte	.LASF33
 466 0010 01       		.byte	0x1
 467 0011 65000000 		.4byte	.LASF34
 468 0015 16010000 		.4byte	.LASF35
 469 0019 00000000 		.4byte	.Ldebug_ranges0+0
 470 001d 00000000 		.4byte	0
 471 0021 00000000 		.4byte	.Ldebug_line0
 472 0025 02       		.uleb128 0x2
 473 0026 01       		.byte	0x1
 474 0027 06       		.byte	0x6
 475 0028 C2020000 		.4byte	.LASF0
 476 002c 02       		.uleb128 0x2
 477 002d 01       		.byte	0x1
 478 002e 08       		.byte	0x8
 479 002f F0000000 		.4byte	.LASF1
 480 0033 02       		.uleb128 0x2
 481 0034 02       		.byte	0x2
 482 0035 05       		.byte	0x5
 483 0036 A4020000 		.4byte	.LASF2
 484 003a 02       		.uleb128 0x2
 485 003b 02       		.byte	0x2
 486 003c 07       		.byte	0x7
 487 003d 88000000 		.4byte	.LASF3
 488 0041 02       		.uleb128 0x2
 489 0042 04       		.byte	0x4
 490 0043 05       		.byte	0x5
 491 0044 B9020000 		.4byte	.LASF4
 492 0048 02       		.uleb128 0x2
 493 0049 04       		.byte	0x4
 494 004a 07       		.byte	0x7
 495 004b FE000000 		.4byte	.LASF5
 496 004f 02       		.uleb128 0x2
 497 0050 08       		.byte	0x8
 498 0051 05       		.byte	0x5
 499 0052 91020000 		.4byte	.LASF6
 500 0056 02       		.uleb128 0x2
 501 0057 08       		.byte	0x8
 502 0058 07       		.byte	0x7
 503 0059 34020000 		.4byte	.LASF7
 504 005d 03       		.uleb128 0x3
 505 005e 04       		.byte	0x4
 506 005f 05       		.byte	0x5
 507 0060 696E7400 		.ascii	"int\000"
 508 0064 02       		.uleb128 0x2
 509 0065 04       		.byte	0x4
 510 0066 07       		.byte	0x7
 511 0067 27020000 		.4byte	.LASF8
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 24


 512 006b 04       		.uleb128 0x4
 513 006c 10010000 		.4byte	.LASF9
 514 0070 02       		.byte	0x2
 515 0071 A1       		.byte	0xa1
 516 0072 2C000000 		.4byte	0x2c
 517 0076 04       		.uleb128 0x4
 518 0077 20020000 		.4byte	.LASF10
 519 007b 02       		.byte	0x2
 520 007c A3       		.byte	0xa3
 521 007d 48000000 		.4byte	0x48
 522 0081 02       		.uleb128 0x2
 523 0082 04       		.byte	0x4
 524 0083 04       		.byte	0x4
 525 0084 B5000000 		.4byte	.LASF11
 526 0088 02       		.uleb128 0x2
 527 0089 08       		.byte	0x8
 528 008a 04       		.byte	0x4
 529 008b 86010000 		.4byte	.LASF12
 530 008f 02       		.uleb128 0x2
 531 0090 01       		.byte	0x1
 532 0091 08       		.byte	0x8
 533 0092 9F020000 		.4byte	.LASF13
 534 0096 05       		.uleb128 0x5
 535 0097 00000000 		.4byte	.LASF14
 536 009b 02       		.byte	0x2
 537 009c 4D01     		.2byte	0x14d
 538 009e A2000000 		.4byte	0xa2
 539 00a2 06       		.uleb128 0x6
 540 00a3 76000000 		.4byte	0x76
 541 00a7 07       		.uleb128 0x7
 542 00a8 04       		.byte	0x4
 543 00a9 AD000000 		.4byte	0xad
 544 00ad 08       		.uleb128 0x8
 545 00ae 02       		.uleb128 0x2
 546 00af 04       		.byte	0x4
 547 00b0 07       		.byte	0x7
 548 00b1 6D020000 		.4byte	.LASF15
 549 00b5 09       		.uleb128 0x9
 550 00b6 76020000 		.4byte	.LASF16
 551 00ba 01       		.byte	0x1
 552 00bb 66       		.byte	0x66
 553 00bc 00000000 		.4byte	.LFB0
 554 00c0 0C000000 		.4byte	.LFE0-.LFB0
 555 00c4 01       		.uleb128 0x1
 556 00c5 9C       		.byte	0x9c
 557 00c6 09       		.uleb128 0x9
 558 00c7 77010000 		.4byte	.LASF17
 559 00cb 01       		.byte	0x1
 560 00cc 92       		.byte	0x92
 561 00cd 00000000 		.4byte	.LFB1
 562 00d1 24000000 		.4byte	.LFE1-.LFB1
 563 00d5 01       		.uleb128 0x1
 564 00d6 9C       		.byte	0x9c
 565 00d7 09       		.uleb128 0x9
 566 00d8 83020000 		.4byte	.LASF18
 567 00dc 01       		.byte	0x1
 568 00dd C0       		.byte	0xc0
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 25


 569 00de 00000000 		.4byte	.LFB2
 570 00e2 24000000 		.4byte	.LFE2-.LFB2
 571 00e6 01       		.uleb128 0x1
 572 00e7 9C       		.byte	0x9c
 573 00e8 09       		.uleb128 0x9
 574 00e9 06000000 		.4byte	.LASF19
 575 00ed 01       		.byte	0x1
 576 00ee DD       		.byte	0xdd
 577 00ef 00000000 		.4byte	.LFB3
 578 00f3 34000000 		.4byte	.LFE3-.LFB3
 579 00f7 01       		.uleb128 0x1
 580 00f8 9C       		.byte	0x9c
 581 00f9 0A       		.uleb128 0xa
 582 00fa 1E000000 		.4byte	.LASF20
 583 00fe 01       		.byte	0x1
 584 00ff 0A01     		.2byte	0x10a
 585 0101 00000000 		.4byte	.LFB4
 586 0105 34000000 		.4byte	.LFE4-.LFB4
 587 0109 01       		.uleb128 0x1
 588 010a 9C       		.byte	0x9c
 589 010b 2E010000 		.4byte	0x12e
 590 010f 0B       		.uleb128 0xb
 591 0110 45000000 		.4byte	.LASF22
 592 0114 01       		.byte	0x1
 593 0115 0A01     		.2byte	0x10a
 594 0117 76000000 		.4byte	0x76
 595 011b 02       		.uleb128 0x2
 596 011c 91       		.byte	0x91
 597 011d 6C       		.sleb128 -20
 598 011e 0C       		.uleb128 0xc
 599 011f AE020000 		.4byte	.LASF23
 600 0123 01       		.byte	0x1
 601 0124 0C01     		.2byte	0x10c
 602 0126 76000000 		.4byte	0x76
 603 012a 02       		.uleb128 0x2
 604 012b 91       		.byte	0x91
 605 012c 74       		.sleb128 -12
 606 012d 00       		.byte	0
 607 012e 0A       		.uleb128 0xa
 608 012f 60010000 		.4byte	.LASF21
 609 0133 01       		.byte	0x1
 610 0134 2801     		.2byte	0x128
 611 0136 00000000 		.4byte	.LFB5
 612 013a 34000000 		.4byte	.LFE5-.LFB5
 613 013e 01       		.uleb128 0x1
 614 013f 9C       		.byte	0x9c
 615 0140 63010000 		.4byte	0x163
 616 0144 0B       		.uleb128 0xb
 617 0145 45000000 		.4byte	.LASF22
 618 0149 01       		.byte	0x1
 619 014a 2801     		.2byte	0x128
 620 014c 76000000 		.4byte	0x76
 621 0150 02       		.uleb128 0x2
 622 0151 91       		.byte	0x91
 623 0152 6C       		.sleb128 -20
 624 0153 0C       		.uleb128 0xc
 625 0154 13000000 		.4byte	.LASF24
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 26


 626 0158 01       		.byte	0x1
 627 0159 2A01     		.2byte	0x12a
 628 015b 76000000 		.4byte	0x76
 629 015f 02       		.uleb128 0x2
 630 0160 91       		.byte	0x91
 631 0161 74       		.sleb128 -12
 632 0162 00       		.byte	0
 633 0163 0A       		.uleb128 0xa
 634 0164 4B020000 		.4byte	.LASF25
 635 0168 01       		.byte	0x1
 636 0169 4C01     		.2byte	0x14c
 637 016b 00000000 		.4byte	.LFB6
 638 016f 18000000 		.4byte	.LFE6-.LFB6
 639 0173 01       		.uleb128 0x1
 640 0174 9C       		.byte	0x9c
 641 0175 89010000 		.4byte	0x189
 642 0179 0B       		.uleb128 0xb
 643 017a 8D010000 		.4byte	.LASF26
 644 017e 01       		.byte	0x1
 645 017f 4C01     		.2byte	0x14c
 646 0181 A7000000 		.4byte	0xa7
 647 0185 02       		.uleb128 0x2
 648 0186 91       		.byte	0x91
 649 0187 74       		.sleb128 -12
 650 0188 00       		.byte	0
 651 0189 0D       		.uleb128 0xd
 652 018a DA000000 		.4byte	.LASF27
 653 018e 01       		.byte	0x1
 654 018f 6801     		.2byte	0x168
 655 0191 00000000 		.4byte	.LFB7
 656 0195 0E000000 		.4byte	.LFE7-.LFB7
 657 0199 01       		.uleb128 0x1
 658 019a 9C       		.byte	0x9c
 659 019b 0E       		.uleb128 0xe
 660 019c 9B000000 		.4byte	.LASF28
 661 01a0 01       		.byte	0x1
 662 01a1 8801     		.2byte	0x188
 663 01a3 00000000 		.4byte	.LFB8
 664 01a7 08000000 		.4byte	.LFE8-.LFB8
 665 01ab 01       		.uleb128 0x1
 666 01ac 9C       		.byte	0x9c
 667 01ad 0D       		.uleb128 0xd
 668 01ae CE020000 		.4byte	.LASF29
 669 01b2 01       		.byte	0x1
 670 01b3 B401     		.2byte	0x1b4
 671 01b5 00000000 		.4byte	.LFB9
 672 01b9 0C000000 		.4byte	.LFE9-.LFB9
 673 01bd 01       		.uleb128 0x1
 674 01be 9C       		.byte	0x9c
 675 01bf 0F       		.uleb128 0xf
 676 01c0 BB000000 		.4byte	.LASF30
 677 01c4 01       		.byte	0x1
 678 01c5 1303     		.2byte	0x313
 679 01c7 00000000 		.4byte	.LFB10
 680 01cb 50000000 		.4byte	.LFE10-.LFB10
 681 01cf 01       		.uleb128 0x1
 682 01d0 9C       		.byte	0x9c
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 27


 683 01d1 10       		.uleb128 0x10
 684 01d2 35000000 		.4byte	.LASF31
 685 01d6 01       		.byte	0x1
 686 01d7 42       		.byte	0x42
 687 01d8 6B000000 		.4byte	0x6b
 688 01dc 05       		.uleb128 0x5
 689 01dd 03       		.byte	0x3
 690 01de 00000000 		.4byte	EZI2C_1_initVar
 691 01e2 10       		.uleb128 0x10
 692 01e3 4B000000 		.4byte	.LASF32
 693 01e7 01       		.byte	0x1
 694 01e8 46       		.byte	0x46
 695 01e9 A7000000 		.4byte	0xa7
 696 01ed 05       		.uleb128 0x5
 697 01ee 03       		.byte	0x3
 698 01ef 00000000 		.4byte	EZI2C_1_customIntrHandler
 699 01f3 00       		.byte	0
 700              		.section	.debug_abbrev,"",%progbits
 701              	.Ldebug_abbrev0:
 702 0000 01       		.uleb128 0x1
 703 0001 11       		.uleb128 0x11
 704 0002 01       		.byte	0x1
 705 0003 25       		.uleb128 0x25
 706 0004 0E       		.uleb128 0xe
 707 0005 13       		.uleb128 0x13
 708 0006 0B       		.uleb128 0xb
 709 0007 03       		.uleb128 0x3
 710 0008 0E       		.uleb128 0xe
 711 0009 1B       		.uleb128 0x1b
 712 000a 0E       		.uleb128 0xe
 713 000b 55       		.uleb128 0x55
 714 000c 17       		.uleb128 0x17
 715 000d 11       		.uleb128 0x11
 716 000e 01       		.uleb128 0x1
 717 000f 10       		.uleb128 0x10
 718 0010 17       		.uleb128 0x17
 719 0011 00       		.byte	0
 720 0012 00       		.byte	0
 721 0013 02       		.uleb128 0x2
 722 0014 24       		.uleb128 0x24
 723 0015 00       		.byte	0
 724 0016 0B       		.uleb128 0xb
 725 0017 0B       		.uleb128 0xb
 726 0018 3E       		.uleb128 0x3e
 727 0019 0B       		.uleb128 0xb
 728 001a 03       		.uleb128 0x3
 729 001b 0E       		.uleb128 0xe
 730 001c 00       		.byte	0
 731 001d 00       		.byte	0
 732 001e 03       		.uleb128 0x3
 733 001f 24       		.uleb128 0x24
 734 0020 00       		.byte	0
 735 0021 0B       		.uleb128 0xb
 736 0022 0B       		.uleb128 0xb
 737 0023 3E       		.uleb128 0x3e
 738 0024 0B       		.uleb128 0xb
 739 0025 03       		.uleb128 0x3
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 28


 740 0026 08       		.uleb128 0x8
 741 0027 00       		.byte	0
 742 0028 00       		.byte	0
 743 0029 04       		.uleb128 0x4
 744 002a 16       		.uleb128 0x16
 745 002b 00       		.byte	0
 746 002c 03       		.uleb128 0x3
 747 002d 0E       		.uleb128 0xe
 748 002e 3A       		.uleb128 0x3a
 749 002f 0B       		.uleb128 0xb
 750 0030 3B       		.uleb128 0x3b
 751 0031 0B       		.uleb128 0xb
 752 0032 49       		.uleb128 0x49
 753 0033 13       		.uleb128 0x13
 754 0034 00       		.byte	0
 755 0035 00       		.byte	0
 756 0036 05       		.uleb128 0x5
 757 0037 16       		.uleb128 0x16
 758 0038 00       		.byte	0
 759 0039 03       		.uleb128 0x3
 760 003a 0E       		.uleb128 0xe
 761 003b 3A       		.uleb128 0x3a
 762 003c 0B       		.uleb128 0xb
 763 003d 3B       		.uleb128 0x3b
 764 003e 05       		.uleb128 0x5
 765 003f 49       		.uleb128 0x49
 766 0040 13       		.uleb128 0x13
 767 0041 00       		.byte	0
 768 0042 00       		.byte	0
 769 0043 06       		.uleb128 0x6
 770 0044 35       		.uleb128 0x35
 771 0045 00       		.byte	0
 772 0046 49       		.uleb128 0x49
 773 0047 13       		.uleb128 0x13
 774 0048 00       		.byte	0
 775 0049 00       		.byte	0
 776 004a 07       		.uleb128 0x7
 777 004b 0F       		.uleb128 0xf
 778 004c 00       		.byte	0
 779 004d 0B       		.uleb128 0xb
 780 004e 0B       		.uleb128 0xb
 781 004f 49       		.uleb128 0x49
 782 0050 13       		.uleb128 0x13
 783 0051 00       		.byte	0
 784 0052 00       		.byte	0
 785 0053 08       		.uleb128 0x8
 786 0054 15       		.uleb128 0x15
 787 0055 00       		.byte	0
 788 0056 27       		.uleb128 0x27
 789 0057 19       		.uleb128 0x19
 790 0058 00       		.byte	0
 791 0059 00       		.byte	0
 792 005a 09       		.uleb128 0x9
 793 005b 2E       		.uleb128 0x2e
 794 005c 00       		.byte	0
 795 005d 3F       		.uleb128 0x3f
 796 005e 19       		.uleb128 0x19
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 29


 797 005f 03       		.uleb128 0x3
 798 0060 0E       		.uleb128 0xe
 799 0061 3A       		.uleb128 0x3a
 800 0062 0B       		.uleb128 0xb
 801 0063 3B       		.uleb128 0x3b
 802 0064 0B       		.uleb128 0xb
 803 0065 27       		.uleb128 0x27
 804 0066 19       		.uleb128 0x19
 805 0067 11       		.uleb128 0x11
 806 0068 01       		.uleb128 0x1
 807 0069 12       		.uleb128 0x12
 808 006a 06       		.uleb128 0x6
 809 006b 40       		.uleb128 0x40
 810 006c 18       		.uleb128 0x18
 811 006d 9642     		.uleb128 0x2116
 812 006f 19       		.uleb128 0x19
 813 0070 00       		.byte	0
 814 0071 00       		.byte	0
 815 0072 0A       		.uleb128 0xa
 816 0073 2E       		.uleb128 0x2e
 817 0074 01       		.byte	0x1
 818 0075 3F       		.uleb128 0x3f
 819 0076 19       		.uleb128 0x19
 820 0077 03       		.uleb128 0x3
 821 0078 0E       		.uleb128 0xe
 822 0079 3A       		.uleb128 0x3a
 823 007a 0B       		.uleb128 0xb
 824 007b 3B       		.uleb128 0x3b
 825 007c 05       		.uleb128 0x5
 826 007d 27       		.uleb128 0x27
 827 007e 19       		.uleb128 0x19
 828 007f 11       		.uleb128 0x11
 829 0080 01       		.uleb128 0x1
 830 0081 12       		.uleb128 0x12
 831 0082 06       		.uleb128 0x6
 832 0083 40       		.uleb128 0x40
 833 0084 18       		.uleb128 0x18
 834 0085 9742     		.uleb128 0x2117
 835 0087 19       		.uleb128 0x19
 836 0088 01       		.uleb128 0x1
 837 0089 13       		.uleb128 0x13
 838 008a 00       		.byte	0
 839 008b 00       		.byte	0
 840 008c 0B       		.uleb128 0xb
 841 008d 05       		.uleb128 0x5
 842 008e 00       		.byte	0
 843 008f 03       		.uleb128 0x3
 844 0090 0E       		.uleb128 0xe
 845 0091 3A       		.uleb128 0x3a
 846 0092 0B       		.uleb128 0xb
 847 0093 3B       		.uleb128 0x3b
 848 0094 05       		.uleb128 0x5
 849 0095 49       		.uleb128 0x49
 850 0096 13       		.uleb128 0x13
 851 0097 02       		.uleb128 0x2
 852 0098 18       		.uleb128 0x18
 853 0099 00       		.byte	0
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 30


 854 009a 00       		.byte	0
 855 009b 0C       		.uleb128 0xc
 856 009c 34       		.uleb128 0x34
 857 009d 00       		.byte	0
 858 009e 03       		.uleb128 0x3
 859 009f 0E       		.uleb128 0xe
 860 00a0 3A       		.uleb128 0x3a
 861 00a1 0B       		.uleb128 0xb
 862 00a2 3B       		.uleb128 0x3b
 863 00a3 05       		.uleb128 0x5
 864 00a4 49       		.uleb128 0x49
 865 00a5 13       		.uleb128 0x13
 866 00a6 02       		.uleb128 0x2
 867 00a7 18       		.uleb128 0x18
 868 00a8 00       		.byte	0
 869 00a9 00       		.byte	0
 870 00aa 0D       		.uleb128 0xd
 871 00ab 2E       		.uleb128 0x2e
 872 00ac 00       		.byte	0
 873 00ad 03       		.uleb128 0x3
 874 00ae 0E       		.uleb128 0xe
 875 00af 3A       		.uleb128 0x3a
 876 00b0 0B       		.uleb128 0xb
 877 00b1 3B       		.uleb128 0x3b
 878 00b2 05       		.uleb128 0x5
 879 00b3 27       		.uleb128 0x27
 880 00b4 19       		.uleb128 0x19
 881 00b5 11       		.uleb128 0x11
 882 00b6 01       		.uleb128 0x1
 883 00b7 12       		.uleb128 0x12
 884 00b8 06       		.uleb128 0x6
 885 00b9 40       		.uleb128 0x40
 886 00ba 18       		.uleb128 0x18
 887 00bb 9642     		.uleb128 0x2116
 888 00bd 19       		.uleb128 0x19
 889 00be 00       		.byte	0
 890 00bf 00       		.byte	0
 891 00c0 0E       		.uleb128 0xe
 892 00c1 2E       		.uleb128 0x2e
 893 00c2 00       		.byte	0
 894 00c3 03       		.uleb128 0x3
 895 00c4 0E       		.uleb128 0xe
 896 00c5 3A       		.uleb128 0x3a
 897 00c6 0B       		.uleb128 0xb
 898 00c7 3B       		.uleb128 0x3b
 899 00c8 05       		.uleb128 0x5
 900 00c9 27       		.uleb128 0x27
 901 00ca 19       		.uleb128 0x19
 902 00cb 11       		.uleb128 0x11
 903 00cc 01       		.uleb128 0x1
 904 00cd 12       		.uleb128 0x12
 905 00ce 06       		.uleb128 0x6
 906 00cf 40       		.uleb128 0x40
 907 00d0 18       		.uleb128 0x18
 908 00d1 9742     		.uleb128 0x2117
 909 00d3 19       		.uleb128 0x19
 910 00d4 00       		.byte	0
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 31


 911 00d5 00       		.byte	0
 912 00d6 0F       		.uleb128 0xf
 913 00d7 2E       		.uleb128 0x2e
 914 00d8 00       		.byte	0
 915 00d9 3F       		.uleb128 0x3f
 916 00da 19       		.uleb128 0x19
 917 00db 03       		.uleb128 0x3
 918 00dc 0E       		.uleb128 0xe
 919 00dd 3A       		.uleb128 0x3a
 920 00de 0B       		.uleb128 0xb
 921 00df 3B       		.uleb128 0x3b
 922 00e0 05       		.uleb128 0x5
 923 00e1 27       		.uleb128 0x27
 924 00e2 19       		.uleb128 0x19
 925 00e3 11       		.uleb128 0x11
 926 00e4 01       		.uleb128 0x1
 927 00e5 12       		.uleb128 0x12
 928 00e6 06       		.uleb128 0x6
 929 00e7 40       		.uleb128 0x40
 930 00e8 18       		.uleb128 0x18
 931 00e9 9742     		.uleb128 0x2117
 932 00eb 19       		.uleb128 0x19
 933 00ec 00       		.byte	0
 934 00ed 00       		.byte	0
 935 00ee 10       		.uleb128 0x10
 936 00ef 34       		.uleb128 0x34
 937 00f0 00       		.byte	0
 938 00f1 03       		.uleb128 0x3
 939 00f2 0E       		.uleb128 0xe
 940 00f3 3A       		.uleb128 0x3a
 941 00f4 0B       		.uleb128 0xb
 942 00f5 3B       		.uleb128 0x3b
 943 00f6 0B       		.uleb128 0xb
 944 00f7 49       		.uleb128 0x49
 945 00f8 13       		.uleb128 0x13
 946 00f9 3F       		.uleb128 0x3f
 947 00fa 19       		.uleb128 0x19
 948 00fb 02       		.uleb128 0x2
 949 00fc 18       		.uleb128 0x18
 950 00fd 00       		.byte	0
 951 00fe 00       		.byte	0
 952 00ff 00       		.byte	0
 953              		.section	.debug_aranges,"",%progbits
 954 0000 6C000000 		.4byte	0x6c
 955 0004 0200     		.2byte	0x2
 956 0006 00000000 		.4byte	.Ldebug_info0
 957 000a 04       		.byte	0x4
 958 000b 00       		.byte	0
 959 000c 0000     		.2byte	0
 960 000e 0000     		.2byte	0
 961 0010 00000000 		.4byte	.LFB0
 962 0014 0C000000 		.4byte	.LFE0-.LFB0
 963 0018 00000000 		.4byte	.LFB1
 964 001c 24000000 		.4byte	.LFE1-.LFB1
 965 0020 00000000 		.4byte	.LFB2
 966 0024 24000000 		.4byte	.LFE2-.LFB2
 967 0028 00000000 		.4byte	.LFB3
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 32


 968 002c 34000000 		.4byte	.LFE3-.LFB3
 969 0030 00000000 		.4byte	.LFB4
 970 0034 34000000 		.4byte	.LFE4-.LFB4
 971 0038 00000000 		.4byte	.LFB5
 972 003c 34000000 		.4byte	.LFE5-.LFB5
 973 0040 00000000 		.4byte	.LFB6
 974 0044 18000000 		.4byte	.LFE6-.LFB6
 975 0048 00000000 		.4byte	.LFB7
 976 004c 0E000000 		.4byte	.LFE7-.LFB7
 977 0050 00000000 		.4byte	.LFB8
 978 0054 08000000 		.4byte	.LFE8-.LFB8
 979 0058 00000000 		.4byte	.LFB9
 980 005c 0C000000 		.4byte	.LFE9-.LFB9
 981 0060 00000000 		.4byte	.LFB10
 982 0064 50000000 		.4byte	.LFE10-.LFB10
 983 0068 00000000 		.4byte	0
 984 006c 00000000 		.4byte	0
 985              		.section	.debug_ranges,"",%progbits
 986              	.Ldebug_ranges0:
 987 0000 00000000 		.4byte	.LFB0
 988 0004 0C000000 		.4byte	.LFE0
 989 0008 00000000 		.4byte	.LFB1
 990 000c 24000000 		.4byte	.LFE1
 991 0010 00000000 		.4byte	.LFB2
 992 0014 24000000 		.4byte	.LFE2
 993 0018 00000000 		.4byte	.LFB3
 994 001c 34000000 		.4byte	.LFE3
 995 0020 00000000 		.4byte	.LFB4
 996 0024 34000000 		.4byte	.LFE4
 997 0028 00000000 		.4byte	.LFB5
 998 002c 34000000 		.4byte	.LFE5
 999 0030 00000000 		.4byte	.LFB6
 1000 0034 18000000 		.4byte	.LFE6
 1001 0038 00000000 		.4byte	.LFB7
 1002 003c 0E000000 		.4byte	.LFE7
 1003 0040 00000000 		.4byte	.LFB8
 1004 0044 08000000 		.4byte	.LFE8
 1005 0048 00000000 		.4byte	.LFB9
 1006 004c 0C000000 		.4byte	.LFE9
 1007 0050 00000000 		.4byte	.LFB10
 1008 0054 50000000 		.4byte	.LFE10
 1009 0058 00000000 		.4byte	0
 1010 005c 00000000 		.4byte	0
 1011              		.section	.debug_line,"",%progbits
 1012              	.Ldebug_line0:
 1013 0000 52010000 		.section	.debug_str,"MS",%progbits,1
 1013      02005D00 
 1013      00000201 
 1013      FB0E0D00 
 1013      01010101 
 1014              	.LASF14:
 1015 0000 72656733 		.ascii	"reg32\000"
 1015      3200
 1016              	.LASF19:
 1017 0006 455A4932 		.ascii	"EZI2C_1_Stop\000"
 1017      435F315F 
 1017      53746F70 
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 33


 1017      00
 1018              	.LASF24:
 1019 0013 74784669 		.ascii	"txFifoCtrl\000"
 1019      666F4374 
 1019      726C00
 1020              	.LASF20:
 1021 001e 455A4932 		.ascii	"EZI2C_1_SetRxFifoLevel\000"
 1021      435F315F 
 1021      53657452 
 1021      78466966 
 1021      6F4C6576 
 1022              	.LASF31:
 1023 0035 455A4932 		.ascii	"EZI2C_1_initVar\000"
 1023      435F315F 
 1023      696E6974 
 1023      56617200 
 1024              	.LASF22:
 1025 0045 6C657665 		.ascii	"level\000"
 1025      6C00
 1026              	.LASF32:
 1027 004b 455A4932 		.ascii	"EZI2C_1_customIntrHandler\000"
 1027      435F315F 
 1027      63757374 
 1027      6F6D496E 
 1027      74724861 
 1028              	.LASF34:
 1029 0065 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\EZI2C_1.c\000"
 1029      6E657261 
 1029      7465645F 
 1029      536F7572 
 1029      63655C50 
 1030              	.LASF3:
 1031 0088 73686F72 		.ascii	"short unsigned int\000"
 1031      7420756E 
 1031      7369676E 
 1031      65642069 
 1031      6E7400
 1032              	.LASF28:
 1033 009b 455A4932 		.ascii	"EZI2C_1_ScbModePostEnable\000"
 1033      435F315F 
 1033      5363624D 
 1033      6F646550 
 1033      6F737445 
 1034              	.LASF11:
 1035 00b5 666C6F61 		.ascii	"float\000"
 1035      7400
 1036              	.LASF30:
 1037 00bb 455A4932 		.ascii	"EZI2C_1_I2CSlaveNackGeneration\000"
 1037      435F315F 
 1037      49324353 
 1037      6C617665 
 1037      4E61636B 
 1038              	.LASF27:
 1039 00da 455A4932 		.ascii	"EZI2C_1_ScbEnableIntr\000"
 1039      435F315F 
 1039      53636245 
 1039      6E61626C 
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 34


 1039      65496E74 
 1040              	.LASF1:
 1041 00f0 756E7369 		.ascii	"unsigned char\000"
 1041      676E6564 
 1041      20636861 
 1041      7200
 1042              	.LASF5:
 1043 00fe 6C6F6E67 		.ascii	"long unsigned int\000"
 1043      20756E73 
 1043      69676E65 
 1043      6420696E 
 1043      7400
 1044              	.LASF9:
 1045 0110 75696E74 		.ascii	"uint8\000"
 1045      3800
 1046              	.LASF35:
 1047 0116 433A5C43 		.ascii	"C:\\Cypress\\IR_sensor_controller\\SCB_Bootloader\\"
 1047      79707265 
 1047      73735C49 
 1047      525F7365 
 1047      6E736F72 
 1048 0145 49525F73 		.ascii	"IR_sensor_controller.cydsn\000"
 1048      656E736F 
 1048      725F636F 
 1048      6E74726F 
 1048      6C6C6572 
 1049              	.LASF21:
 1050 0160 455A4932 		.ascii	"EZI2C_1_SetTxFifoLevel\000"
 1050      435F315F 
 1050      53657454 
 1050      78466966 
 1050      6F4C6576 
 1051              	.LASF17:
 1052 0177 455A4932 		.ascii	"EZI2C_1_Enable\000"
 1052      435F315F 
 1052      456E6162 
 1052      6C6500
 1053              	.LASF12:
 1054 0186 646F7562 		.ascii	"double\000"
 1054      6C6500
 1055              	.LASF26:
 1056 018d 66756E63 		.ascii	"func\000"
 1056      00
 1057              	.LASF33:
 1058 0192 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1058      4320342E 
 1058      392E3320 
 1058      32303135 
 1058      30333033 
 1059 01c5 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 1059      20726576 
 1059      6973696F 
 1059      6E203232 
 1059      31323230 
 1060 01f8 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 1060      66756E63 
 1060      74696F6E 
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 35


 1060      2D736563 
 1060      74696F6E 
 1061              	.LASF10:
 1062 0220 75696E74 		.ascii	"uint32\000"
 1062      333200
 1063              	.LASF8:
 1064 0227 756E7369 		.ascii	"unsigned int\000"
 1064      676E6564 
 1064      20696E74 
 1064      00
 1065              	.LASF7:
 1066 0234 6C6F6E67 		.ascii	"long long unsigned int\000"
 1066      206C6F6E 
 1066      6720756E 
 1066      7369676E 
 1066      65642069 
 1067              	.LASF25:
 1068 024b 455A4932 		.ascii	"EZI2C_1_SetCustomInterruptHandler\000"
 1068      435F315F 
 1068      53657443 
 1068      7573746F 
 1068      6D496E74 
 1069              	.LASF15:
 1070 026d 73697A65 		.ascii	"sizetype\000"
 1070      74797065 
 1070      00
 1071              	.LASF16:
 1072 0276 455A4932 		.ascii	"EZI2C_1_Init\000"
 1072      435F315F 
 1072      496E6974 
 1072      00
 1073              	.LASF18:
 1074 0283 455A4932 		.ascii	"EZI2C_1_Start\000"
 1074      435F315F 
 1074      53746172 
 1074      7400
 1075              	.LASF6:
 1076 0291 6C6F6E67 		.ascii	"long long int\000"
 1076      206C6F6E 
 1076      6720696E 
 1076      7400
 1077              	.LASF13:
 1078 029f 63686172 		.ascii	"char\000"
 1078      00
 1079              	.LASF2:
 1080 02a4 73686F72 		.ascii	"short int\000"
 1080      7420696E 
 1080      7400
 1081              	.LASF23:
 1082 02ae 72784669 		.ascii	"rxFifoCtrl\000"
 1082      666F4374 
 1082      726C00
 1083              	.LASF4:
 1084 02b9 6C6F6E67 		.ascii	"long int\000"
 1084      20696E74 
 1084      00
 1085              	.LASF0:
ARM GAS  C:\Users\PC69\AppData\Local\Temp\ccID3KNg.s 			page 36


 1086 02c2 7369676E 		.ascii	"signed char\000"
 1086      65642063 
 1086      68617200 
 1087              	.LASF29:
 1088 02ce 455A4932 		.ascii	"EZI2C_1_ScbModeStop\000"
 1088      435F315F 
 1088      5363624D 
 1088      6F646553 
 1088      746F7000 
 1089              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
