/*
 * File:           F:\work\项目文件\第三代会议主机\DSP\test1_IC_1.h
 *
 * Created:        Saturday, September 28, 2019 11:58:05 AM
 * Description:    0300M:IC 1 program data.
 *
 * This software is distributed in the hope that it will be useful,
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *
 * This software may only be used to program products purchased from
 * Analog Devices for incorporation by you into audio products that
 * are intended for resale to audio product end users. This software
 * may not be distributed whole or in any part to third parties.
 *
 * Copyright ©2019 Analog Devices, Inc. All rights reserved.
 */
#ifndef __TEST1_IC_1_H__
#define __TEST1_IC_1_H__

#include "SigmaStudioFW.h"
#include "test1_IC_1_REG.h"

#define DEVICE_ARCHITECTURE_IC_1                  "ADAU1452"
#define DEVICE_ADDR_IC_1                          0x0

/* DSP Ram Data */
#define DM1_DATA_SIZE_IC_1 16
#define DM1_DATA_ADDR_IC_1 24600
ADI_REG_TYPE DM1_DATA_Data_IC_1[DM1_DATA_SIZE_IC_1] = {
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
};

/* DSP Program Data */
#define PROGRAM_SIZE_IC_1 1312
#define PROGRAM_ADDR_IC_1 49152
ADI_REG_TYPE Program_Data_IC_1[PROGRAM_SIZE_IC_1] = {
0x00, 0x00, 0x00, 0x02, 
0x0C, 0x00, 0xDC, 0xDC, 
0x0D, 0x00, 0xFF, 0xD2, 
0x0D, 0x00, 0xFF, 0xD0, 
0x0D, 0x00, 0xF4, 0x50, 
0x0D, 0x00, 0xF4, 0x00, 
0xC0, 0x00, 0x23, 0x80, 
0x80, 0x00, 0x00, 0x00, 
0xC0, 0x00, 0x23, 0x00, 
0x80, 0x00, 0x00, 0x00, 
0xC0, 0x00, 0x23, 0xC0, 
0x80, 0x00, 0x00, 0x10, 
0xC0, 0x00, 0x22, 0x00, 
0x80, 0x00, 0x00, 0x00, 
0x08, 0x80, 0xDC, 0xE0, 
0x0C, 0x00, 0xDC, 0xDC, 
0xC0, 0x00, 0x28, 0x30, 
0x80, 0x00, 0x00, 0x18, 
0xC0, 0x00, 0x30, 0x00, 
0x80, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x16, 
0x06, 0x40, 0x50, 0x10, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x29, 
0x0D, 0x00, 0xFF, 0xC1, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x01, 
0x0D, 0x00, 0xF4, 0x62, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x00, 
0x0D, 0x00, 0xF4, 0x62, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x02, 
0x0D, 0x00, 0xFF, 0xD1, 
0x00, 0x00, 0x00, 0x03, 
0x0D, 0x00, 0xFF, 0xD2, 
0x00, 0x00, 0x00, 0x05, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x02, 0x01, 0x00, 0x24, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x08, 0x9E, 0xDC, 0xE0, 
0x08, 0x9C, 0x00, 0x10, 
0x00, 0x00, 0x00, 0x00, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x4F, 0x00, 0x14, 
0x08, 0x8A, 0xDC, 0xE0, 
0x0A, 0x21, 0x00, 0x1A, 
0x00, 0x8C, 0x20, 0x00, 
0x0A, 0xA5, 0x00, 0x19, 
0x02, 0x09, 0x00, 0x40, 
0xC0, 0x00, 0x28, 0x70, 
0x80, 0x00, 0x60, 0x00, 
0x00, 0x8C, 0x11, 0x91, 
0x00, 0x00, 0x00, 0x23, 
0x00, 0x00, 0x00, 0x00, 
0x30, 0x00, 0xBC, 0xE9, 
0x00, 0x00, 0xC2, 0xF1, 
0x01, 0x00, 0x00, 0x3F, 
0x06, 0x00, 0x40, 0x14, 
0x36, 0x40, 0x50, 0x15, 
0x26, 0x40, 0x40, 0x15, 
0x09, 0x2A, 0x00, 0x1A, 
0x00, 0x00, 0x00, 0x00, 
0x0C, 0x00, 0xFC, 0x40, 
0x06, 0x40, 0x10, 0x0E, 
0x0C, 0x00, 0xFC, 0x41, 
0x06, 0x40, 0x10, 0x5E, 
0x0C, 0x00, 0xFC, 0x50, 
0x06, 0x40, 0x10, 0x1E, 
0x0C, 0x00, 0xFC, 0x51, 
0x06, 0x40, 0x10, 0x2E, 
0x0C, 0x00, 0xFC, 0x60, 
0x06, 0x40, 0x10, 0x3E, 
0x0C, 0x00, 0xFC, 0x61, 
0x06, 0x40, 0x10, 0x4E, 
0x0C, 0x00, 0xFC, 0x68, 
0x06, 0x40, 0x10, 0x6E, 
0x0C, 0x00, 0xFC, 0x69, 
0x06, 0x40, 0x10, 0x7E, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x1C, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x84, 0x00, 0x1D, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x94, 0x00, 0x1B, 
0x06, 0x10, 0x10, 0x0E, 
0x0C, 0x01, 0xFD, 0xA0, 
0x00, 0x04, 0x00, 0x08, 
0x0D, 0x00, 0x00, 0x1B, 
0x05, 0x4C, 0x10, 0x8E, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x1F, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x84, 0x00, 0x20, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x94, 0x00, 0x1E, 
0x06, 0x10, 0x10, 0x1E, 
0x0C, 0x01, 0xFD, 0xA0, 
0x00, 0x04, 0x00, 0x08, 
0x0D, 0x00, 0x00, 0x1E, 
0x05, 0x4C, 0x10, 0xAE, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x22, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x84, 0x00, 0x23, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x94, 0x00, 0x21, 
0x06, 0x10, 0x10, 0x2E, 
0x0C, 0x01, 0xFD, 0xA0, 
0x00, 0x04, 0x00, 0x08, 
0x0D, 0x00, 0x00, 0x21, 
0x05, 0x4C, 0x10, 0xBE, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x25, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x84, 0x00, 0x26, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x94, 0x00, 0x24, 
0x06, 0x10, 0x10, 0x3E, 
0x0C, 0x01, 0xFD, 0xA0, 
0x00, 0x04, 0x00, 0x08, 
0x0D, 0x00, 0x00, 0x24, 
0x05, 0x4C, 0x10, 0xCE, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x28, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x84, 0x00, 0x29, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x94, 0x00, 0x27, 
0x06, 0x10, 0x10, 0x4E, 
0x0C, 0x01, 0xFD, 0xA0, 
0x00, 0x04, 0x00, 0x08, 
0x0D, 0x00, 0x00, 0x27, 
0x05, 0x4C, 0x10, 0xDE, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x2B, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x84, 0x00, 0x2C, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x94, 0x00, 0x2A, 
0x06, 0x10, 0x10, 0x5E, 
0x0C, 0x01, 0xFD, 0xA0, 
0x00, 0x04, 0x00, 0x08, 
0x0D, 0x00, 0x00, 0x2A, 
0x05, 0x4C, 0x10, 0x9E, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x2E, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x84, 0x00, 0x2F, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x94, 0x00, 0x2D, 
0x06, 0x10, 0x10, 0x6E, 
0x0C, 0x01, 0xFD, 0xA0, 
0x00, 0x04, 0x00, 0x08, 
0x0D, 0x00, 0x00, 0x2D, 
0x05, 0x4C, 0x10, 0xEE, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x31, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x84, 0x00, 0x32, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x94, 0x00, 0x30, 
0x06, 0x10, 0x10, 0x7E, 
0x0C, 0x01, 0xFD, 0xA0, 
0x00, 0x04, 0x00, 0x08, 
0x0D, 0x00, 0x00, 0x30, 
0x05, 0x4C, 0x10, 0xFE, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x33, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x0F, 0x00, 0x00, 
0xC0, 0x00, 0x30, 0x00, 
0x80, 0x00, 0xFD, 0xA0, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x84, 0x00, 0x3C, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x94, 0x00, 0x34, 
0x06, 0x10, 0x10, 0x8E, 
0x06, 0x10, 0x90, 0x9E, 
0x06, 0x11, 0x10, 0xAE, 
0x06, 0x11, 0x90, 0xBE, 
0x0C, 0x31, 0xFD, 0xA0, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x84, 0x00, 0x40, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x94, 0x00, 0x38, 
0x0D, 0x30, 0x00, 0x34, 
0xE0, 0x38, 0x80, 0x06, 
0x80, 0x00, 0x00, 0x00, 
0x06, 0x10, 0x10, 0xCE, 
0x06, 0x10, 0x90, 0xDE, 
0x06, 0x11, 0x10, 0xEE, 
0x06, 0x11, 0x90, 0xFE, 
0x0D, 0x30, 0x00, 0x38, 
0xE0, 0x38, 0x80, 0x02, 
0x80, 0x00, 0x00, 0x00, 
0x00, 0x84, 0x01, 0x10, 
0x05, 0x4C, 0x91, 0x0E, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x44, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x0F, 0x00, 0x00, 
0xC0, 0x00, 0x30, 0x00, 
0x80, 0x00, 0xFD, 0xA0, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x84, 0x00, 0x4C, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x94, 0x00, 0x45, 
0x06, 0x10, 0x10, 0x8E, 
0x06, 0x10, 0x90, 0xAE, 
0x06, 0x11, 0x10, 0xBE, 
0x06, 0x11, 0x90, 0xCE, 
0x0C, 0x31, 0xFD, 0xA0, 
0xC0, 0x00, 0x09, 0x0F, 
0x8D, 0x84, 0x00, 0x50, 
0xC0, 0x00, 0x09, 0x0F, 
0x8D, 0x94, 0x00, 0x49, 
0x0D, 0x30, 0x00, 0x45, 
0xE0, 0x38, 0x80, 0x06, 
0x80, 0x00, 0x00, 0x00, 
0x06, 0x10, 0x10, 0xDE, 
0x06, 0x10, 0x90, 0xEE, 
0x06, 0x11, 0x10, 0xFE, 
0x0D, 0x20, 0x00, 0x49, 
0xE0, 0x30, 0x80, 0x01, 
0x88, 0x00, 0x00, 0x00, 
0x00, 0x84, 0x01, 0x10, 
0x05, 0x4C, 0x91, 0x1E, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x53, 
0xC0, 0x00, 0x08, 0x8F, 
0x8D, 0x84, 0x00, 0x56, 
0xC0, 0x00, 0x08, 0x8F, 
0x8D, 0x94, 0x00, 0x54, 
0x06, 0x10, 0x10, 0xEE, 
0x06, 0x10, 0x90, 0xFE, 
0x0C, 0x11, 0xFD, 0xA0, 
0x00, 0x06, 0x04, 0x00, 
0x0D, 0x10, 0x00, 0x54, 
0x05, 0x4C, 0x91, 0x3E, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x58, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x0F, 0x00, 0x00, 
0xC0, 0x00, 0x30, 0x00, 
0x80, 0x00, 0xFD, 0xA0, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x84, 0x00, 0x61, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x94, 0x00, 0x59, 
0x06, 0x10, 0x10, 0x8E, 
0x06, 0x10, 0x90, 0x9E, 
0x06, 0x11, 0x10, 0xAE, 
0x06, 0x11, 0x90, 0xBE, 
0x0C, 0x31, 0xFD, 0xA0, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x84, 0x00, 0x65, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x94, 0x00, 0x5D, 
0x0D, 0x30, 0x00, 0x59, 
0xE0, 0x38, 0x80, 0x06, 
0x80, 0x00, 0x00, 0x00, 
0x06, 0x10, 0x10, 0xCE, 
0x06, 0x10, 0x90, 0xDE, 
0x06, 0x11, 0x10, 0xEE, 
0x06, 0x11, 0x90, 0xFE, 
0x0D, 0x30, 0x00, 0x5D, 
0xE0, 0x38, 0x80, 0x02, 
0x80, 0x00, 0x00, 0x00, 
0x00, 0x84, 0x01, 0x10, 
0x05, 0x4C, 0x91, 0x4E, 
0xC0, 0x00, 0x08, 0x0F, 
0x8D, 0x80, 0x00, 0x69, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x0F, 0x00, 0x00, 
0xC0, 0x00, 0x30, 0x00, 
0x80, 0x00, 0xFD, 0xA0, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x84, 0x00, 0x70, 
0xC0, 0x00, 0x09, 0x8F, 
0x8D, 0x94, 0x00, 0x6A, 
0x06, 0x10, 0x10, 0x8E, 
0x06, 0x10, 0x90, 0x9E, 
0x06, 0x11, 0x10, 0xCE, 
0x06, 0x11, 0x90, 0xDE, 
0x0C, 0x31, 0xFD, 0xA0, 
0xC0, 0x00, 0x08, 0x8F, 
0x8D, 0x84, 0x00, 0x74, 
0xC0, 0x00, 0x08, 0x8F, 
0x8D, 0x94, 0x00, 0x6E, 
0x0D, 0x30, 0x00, 0x6A, 
0xE0, 0x38, 0x80, 0x06, 
0x80, 0x00, 0x00, 0x00, 
0x06, 0x10, 0x10, 0xEE, 
0x06, 0x10, 0x90, 0xFE, 
0x0D, 0x10, 0x00, 0x6E, 
0xE0, 0x20, 0x80, 0x01, 
0x80, 0x00, 0x00, 0x00, 
0x00, 0x84, 0x01, 0x10, 
0x05, 0x4C, 0x91, 0x2E, 
0x06, 0x00, 0x11, 0x0E, 
0x0D, 0x00, 0xFC, 0xC0, 
0x06, 0x00, 0x11, 0x1E, 
0x0D, 0x00, 0xFC, 0xC1, 
0x06, 0x00, 0x11, 0x2E, 
0x0D, 0x00, 0xFC, 0xD0, 
0x06, 0x00, 0x11, 0x2E, 
0x0D, 0x00, 0xFC, 0xD1, 
0x06, 0x00, 0x11, 0x3E, 
0x0D, 0x00, 0xFC, 0xE0, 
0x06, 0x00, 0x11, 0x3E, 
0x0D, 0x00, 0xFC, 0xE1, 
0x06, 0x00, 0x11, 0x4E, 
0x0D, 0x00, 0xFC, 0xE8, 
0x06, 0x00, 0x11, 0x4E, 
0x0D, 0x00, 0xFC, 0xE9, 
0x08, 0x9C, 0x00, 0x10, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x2E, 0x01, 
0x00, 0x00, 0x00, 0x00, 
0x09, 0x9C, 0x00, 0x10, 
0x00, 0x00, 0x00, 0x02, 
0x0C, 0x10, 0xF4, 0x60, 
0x02, 0xC2, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
};

/* DSP Parameter (Coefficient) Data */
#define PARAM_SIZE_IC_1 488
#define PARAM_ADDR_IC_1 0
ADI_REG_TYPE Param_Data_IC_1[PARAM_SIZE_IC_1] = {
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x18, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x20, 0x8A, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x20, 0x8A, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x20, 0x8A, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x20, 0x8A, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x20, 0x8A, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x20, 0x8A, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x20, 0x8A, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x20, 0x8A, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x18, 0x6A, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x18, 0x6A, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x18, 0x6A, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x18, 0x6A, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x18, 0x6A, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
};


/* Register Default - IC 1.SOFT_RESET */
ADI_REG_TYPE R0_SOFT_RESET_IC_1_Default[REG_SOFT_RESET_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SOFT_RESET */
ADI_REG_TYPE R1_SOFT_RESET_IC_1_Default[REG_SOFT_RESET_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.Reset Delay */
#define R2_RESET_DELAY_IC_1_ADDR 0x0
#define R2_RESET_DELAY_IC_1_SIZE 2
ADI_REG_TYPE R2_RESET_DELAY_IC_1_Default[R2_RESET_DELAY_IC_1_SIZE] = {
0x00, 0xFF
};

/* Register Default - IC 1.HIBERNATE */
ADI_REG_TYPE R3_HIBERNATE_IC_1_Default[REG_HIBERNATE_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.HIBERNATE */
ADI_REG_TYPE R4_HIBERNATE_IC_1_Default[REG_HIBERNATE_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.Hibernate Delay */
#define R5_HIBERNATE_DELAY_IC_1_ADDR 0x0
#define R5_HIBERNATE_DELAY_IC_1_SIZE 2
ADI_REG_TYPE R5_HIBERNATE_DELAY_IC_1_Default[R5_HIBERNATE_DELAY_IC_1_SIZE] = {
0x00, 0xFF
};

/* Register Default - IC 1.KILL_CORE */
ADI_REG_TYPE R6_KILL_CORE_IC_1_Default[REG_KILL_CORE_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.KILL_CORE */
ADI_REG_TYPE R7_KILL_CORE_IC_1_Default[REG_KILL_CORE_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.PLL_ENABLE */
ADI_REG_TYPE R8_PLL_ENABLE_IC_1_Default[REG_PLL_ENABLE_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.PLL_CTRL1 Register */
ADI_REG_TYPE R9_PLL_CTRL1_IC_1_Default[REG_PLL_CTRL1_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.PLL_CLK_SRC Register */
ADI_REG_TYPE R10_PLL_CLK_SRC_IC_1_Default[REG_PLL_CLK_SRC_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.MCLK_OUT Register */
ADI_REG_TYPE R11_MCLK_OUT_IC_1_Default[REG_MCLK_OUT_IC_1_BYTE] = {
0x00, 0x05
};

/* Register Default - IC 1.PLL_ENABLE Register */
ADI_REG_TYPE R12_PLL_ENABLE_IC_1_Default[REG_PLL_ENABLE_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.PLL Lock Delay */
#define R13_PLL_LOCK_DELAY_IC_1_ADDR 0x0
#define R13_PLL_LOCK_DELAY_IC_1_SIZE 2
ADI_REG_TYPE R13_PLL_LOCK_DELAY_IC_1_Default[R13_PLL_LOCK_DELAY_IC_1_SIZE] = {
0x00, 0xFF
};

/* Register Default - IC 1.POWER_ENABLE0 Register */
ADI_REG_TYPE R14_POWER_ENABLE0_IC_1_Default[REG_POWER_ENABLE0_IC_1_BYTE] = {
0x1C, 0xFF
};

/* Register Default - IC 1.POWER_ENABLE1 Register */
ADI_REG_TYPE R15_POWER_ENABLE1_IC_1_Default[REG_POWER_ENABLE1_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.CLK_GEN2_M */
ADI_REG_TYPE R16_CLK_GEN2_M_IC_1_Default[REG_CLK_GEN2_M_IC_1_BYTE] = {
0x00, 0x06
};

/* Register Default - IC 1.CLK_GEN3_M */
ADI_REG_TYPE R17_CLK_GEN3_M_IC_1_Default[REG_CLK_GEN3_M_IC_1_BYTE] = {
0x00, 0x06
};

/* Register Default - IC 1.CLK_GEN3_N */
ADI_REG_TYPE R18_CLK_GEN3_N_IC_1_Default[REG_CLK_GEN3_N_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.MP4_MODE */
ADI_REG_TYPE R19_MP4_MODE_IC_1_Default[REG_MP4_MODE_IC_1_BYTE] = {
0x00, 0x06
};

/* Register Default - IC 1.MP5_MODE */
ADI_REG_TYPE R20_MP5_MODE_IC_1_Default[REG_MP5_MODE_IC_1_BYTE] = {
0x00, 0x06
};

/* Register Default - IC 1.MP8_MODE */
ADI_REG_TYPE R21_MP8_MODE_IC_1_Default[REG_MP8_MODE_IC_1_BYTE] = {
0x00, 0x06
};

/* Register Default - IC 1.MP9_MODE */
ADI_REG_TYPE R22_MP9_MODE_IC_1_Default[REG_MP9_MODE_IC_1_BYTE] = {
0x00, 0x06
};

/* Register Default - IC 1.MP10_MODE */
ADI_REG_TYPE R23_MP10_MODE_IC_1_Default[REG_MP10_MODE_IC_1_BYTE] = {
0x00, 0x06
};

/* Register Default - IC 1.BCLK_IN0_PIN */
ADI_REG_TYPE R24_BCLK_IN0_PIN_IC_1_Default[REG_BCLK_IN0_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.BCLK_IN1_PIN */
ADI_REG_TYPE R25_BCLK_IN1_PIN_IC_1_Default[REG_BCLK_IN1_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.BCLK_IN2_PIN */
ADI_REG_TYPE R26_BCLK_IN2_PIN_IC_1_Default[REG_BCLK_IN2_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.BCLK_IN3_PIN */
ADI_REG_TYPE R27_BCLK_IN3_PIN_IC_1_Default[REG_BCLK_IN3_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.BCLK_OUT0_PIN */
ADI_REG_TYPE R28_BCLK_OUT0_PIN_IC_1_Default[REG_BCLK_OUT0_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.BCLK_OUT1_PIN */
ADI_REG_TYPE R29_BCLK_OUT1_PIN_IC_1_Default[REG_BCLK_OUT1_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.BCLK_OUT2_PIN */
ADI_REG_TYPE R30_BCLK_OUT2_PIN_IC_1_Default[REG_BCLK_OUT2_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.BCLK_OUT3_PIN */
ADI_REG_TYPE R31_BCLK_OUT3_PIN_IC_1_Default[REG_BCLK_OUT3_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.LRCLK_IN0_PIN */
ADI_REG_TYPE R32_LRCLK_IN0_PIN_IC_1_Default[REG_LRCLK_IN0_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.LRCLK_IN1_PIN */
ADI_REG_TYPE R33_LRCLK_IN1_PIN_IC_1_Default[REG_LRCLK_IN1_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.LRCLK_IN2_PIN */
ADI_REG_TYPE R34_LRCLK_IN2_PIN_IC_1_Default[REG_LRCLK_IN2_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.LRCLK_IN3_PIN */
ADI_REG_TYPE R35_LRCLK_IN3_PIN_IC_1_Default[REG_LRCLK_IN3_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.LRCLK_OUT0_PIN */
ADI_REG_TYPE R36_LRCLK_OUT0_PIN_IC_1_Default[REG_LRCLK_OUT0_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.LRCLK_OUT1_PIN */
ADI_REG_TYPE R37_LRCLK_OUT1_PIN_IC_1_Default[REG_LRCLK_OUT1_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.LRCLK_OUT2_PIN */
ADI_REG_TYPE R38_LRCLK_OUT2_PIN_IC_1_Default[REG_LRCLK_OUT2_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.LRCLK_OUT3_PIN */
ADI_REG_TYPE R39_LRCLK_OUT3_PIN_IC_1_Default[REG_LRCLK_OUT3_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.SDATA_IN0_PIN */
ADI_REG_TYPE R40_SDATA_IN0_PIN_IC_1_Default[REG_SDATA_IN0_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.SDATA_IN1_PIN */
ADI_REG_TYPE R41_SDATA_IN1_PIN_IC_1_Default[REG_SDATA_IN1_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.SDATA_IN2_PIN */
ADI_REG_TYPE R42_SDATA_IN2_PIN_IC_1_Default[REG_SDATA_IN2_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.SDATA_IN3_PIN */
ADI_REG_TYPE R43_SDATA_IN3_PIN_IC_1_Default[REG_SDATA_IN3_PIN_IC_1_BYTE] = {
0x00, 0x08
};

/* Register Default - IC 1.SOUT_SOURCE0 */
ADI_REG_TYPE R44_SOUT_SOURCE0_IC_1_Default[REG_SOUT_SOURCE0_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE1 */
ADI_REG_TYPE R45_SOUT_SOURCE1_IC_1_Default[REG_SOUT_SOURCE1_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE2 */
ADI_REG_TYPE R46_SOUT_SOURCE2_IC_1_Default[REG_SOUT_SOURCE2_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE3 */
ADI_REG_TYPE R47_SOUT_SOURCE3_IC_1_Default[REG_SOUT_SOURCE3_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE4 */
ADI_REG_TYPE R48_SOUT_SOURCE4_IC_1_Default[REG_SOUT_SOURCE4_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE5 */
ADI_REG_TYPE R49_SOUT_SOURCE5_IC_1_Default[REG_SOUT_SOURCE5_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE6 */
ADI_REG_TYPE R50_SOUT_SOURCE6_IC_1_Default[REG_SOUT_SOURCE6_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE7 */
ADI_REG_TYPE R51_SOUT_SOURCE7_IC_1_Default[REG_SOUT_SOURCE7_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE8 */
ADI_REG_TYPE R52_SOUT_SOURCE8_IC_1_Default[REG_SOUT_SOURCE8_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE9 */
ADI_REG_TYPE R53_SOUT_SOURCE9_IC_1_Default[REG_SOUT_SOURCE9_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE10 */
ADI_REG_TYPE R54_SOUT_SOURCE10_IC_1_Default[REG_SOUT_SOURCE10_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE11 */
ADI_REG_TYPE R55_SOUT_SOURCE11_IC_1_Default[REG_SOUT_SOURCE11_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE12 */
ADI_REG_TYPE R56_SOUT_SOURCE12_IC_1_Default[REG_SOUT_SOURCE12_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE13 */
ADI_REG_TYPE R57_SOUT_SOURCE13_IC_1_Default[REG_SOUT_SOURCE13_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE14 */
ADI_REG_TYPE R58_SOUT_SOURCE14_IC_1_Default[REG_SOUT_SOURCE14_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE15 */
ADI_REG_TYPE R59_SOUT_SOURCE15_IC_1_Default[REG_SOUT_SOURCE15_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE16 */
ADI_REG_TYPE R60_SOUT_SOURCE16_IC_1_Default[REG_SOUT_SOURCE16_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE17 */
ADI_REG_TYPE R61_SOUT_SOURCE17_IC_1_Default[REG_SOUT_SOURCE17_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE18 */
ADI_REG_TYPE R62_SOUT_SOURCE18_IC_1_Default[REG_SOUT_SOURCE18_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE19 */
ADI_REG_TYPE R63_SOUT_SOURCE19_IC_1_Default[REG_SOUT_SOURCE19_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE20 */
ADI_REG_TYPE R64_SOUT_SOURCE20_IC_1_Default[REG_SOUT_SOURCE20_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE21 */
ADI_REG_TYPE R65_SOUT_SOURCE21_IC_1_Default[REG_SOUT_SOURCE21_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE22 */
ADI_REG_TYPE R66_SOUT_SOURCE22_IC_1_Default[REG_SOUT_SOURCE22_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE23 */
ADI_REG_TYPE R67_SOUT_SOURCE23_IC_1_Default[REG_SOUT_SOURCE23_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SERIAL_BYTE_1_0 */
ADI_REG_TYPE R68_SERIAL_BYTE_1_0_IC_1_Default[REG_SERIAL_BYTE_1_0_IC_1_BYTE] = {
0x24, 0x25
};

/* Register Default - IC 1.SERIAL_BYTE_2_0 */
ADI_REG_TYPE R69_SERIAL_BYTE_2_0_IC_1_Default[REG_SERIAL_BYTE_2_0_IC_1_BYTE] = {
0x48, 0x25
};

/* Register Default - IC 1.SERIAL_BYTE_3_0 */
ADI_REG_TYPE R70_SERIAL_BYTE_3_0_IC_1_Default[REG_SERIAL_BYTE_3_0_IC_1_BYTE] = {
0x6C, 0x25
};

/* Register Default - IC 1.SERIAL_BYTE_4_0 */
ADI_REG_TYPE R71_SERIAL_BYTE_4_0_IC_1_Default[REG_SERIAL_BYTE_4_0_IC_1_BYTE] = {
0x90, 0x00
};

/* Register Default - IC 1.SERIAL_BYTE_5_0 */
ADI_REG_TYPE R72_SERIAL_BYTE_5_0_IC_1_Default[REG_SERIAL_BYTE_5_0_IC_1_BYTE] = {
0x90, 0x25
};

/* Register Default - IC 1.SERIAL_BYTE_6_0 */
ADI_REG_TYPE R73_SERIAL_BYTE_6_0_IC_1_Default[REG_SERIAL_BYTE_6_0_IC_1_BYTE] = {
0x90, 0x25
};

/* Register Default - IC 1.SERIAL_BYTE_7_0 */
ADI_REG_TYPE R74_SERIAL_BYTE_7_0_IC_1_Default[REG_SERIAL_BYTE_7_0_IC_1_BYTE] = {
0x90, 0x25
};

/* Register Default - IC 1.KILL_CORE */
ADI_REG_TYPE R78_KILL_CORE_IC_1_Default[REG_KILL_CORE_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.START_ADDRESS */
ADI_REG_TYPE R79_START_ADDRESS_IC_1_Default[REG_START_ADDRESS_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.START_PULSE */
ADI_REG_TYPE R80_START_PULSE_IC_1_Default[REG_START_PULSE_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.START_CORE */
ADI_REG_TYPE R81_START_CORE_IC_1_Default[REG_START_CORE_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.START_CORE */
ADI_REG_TYPE R82_START_CORE_IC_1_Default[REG_START_CORE_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.Start Delay */
#define R83_START_DELAY_IC_1_ADDR 0x0
#define R83_START_DELAY_IC_1_SIZE 2
ADI_REG_TYPE R83_START_DELAY_IC_1_Default[R83_START_DELAY_IC_1_SIZE] = {
0x00, 0x01
};

/* Register Default - IC 1.HIBERNATE */
ADI_REG_TYPE R84_HIBERNATE_IC_1_Default[REG_HIBERNATE_IC_1_BYTE] = {
0x00, 0x00
};


/*
 * Default Download
 */
#define DEFAULT_DOWNLOAD_SIZE_IC_1 85

void default_download_IC_1() {
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R0_SOFT_RESET_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R1_SOFT_RESET_IC_1_Default );
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R2_RESET_DELAY_IC_1_SIZE, R2_RESET_DELAY_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R3_HIBERNATE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R4_HIBERNATE_IC_1_Default );
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R5_HIBERNATE_DELAY_IC_1_SIZE, R5_HIBERNATE_DELAY_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R6_KILL_CORE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R7_KILL_CORE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R8_PLL_ENABLE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL1_IC_1_ADDR, REG_PLL_CTRL1_IC_1_BYTE, R9_PLL_CTRL1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CLK_SRC_IC_1_ADDR, REG_PLL_CLK_SRC_IC_1_BYTE, R10_PLL_CLK_SRC_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MCLK_OUT_IC_1_ADDR, REG_MCLK_OUT_IC_1_BYTE, R11_MCLK_OUT_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R12_PLL_ENABLE_IC_1_Default );
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R13_PLL_LOCK_DELAY_IC_1_SIZE, R13_PLL_LOCK_DELAY_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE0_IC_1_ADDR, REG_POWER_ENABLE0_IC_1_BYTE, R14_POWER_ENABLE0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE1_IC_1_ADDR, REG_POWER_ENABLE1_IC_1_BYTE, R15_POWER_ENABLE1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_CLK_GEN2_M_IC_1_ADDR, REG_CLK_GEN2_M_IC_1_BYTE, R16_CLK_GEN2_M_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_CLK_GEN3_M_IC_1_ADDR, REG_CLK_GEN3_M_IC_1_BYTE, R17_CLK_GEN3_M_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_CLK_GEN3_N_IC_1_ADDR, REG_CLK_GEN3_N_IC_1_BYTE, R18_CLK_GEN3_N_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MP4_MODE_IC_1_ADDR, REG_MP4_MODE_IC_1_BYTE, R19_MP4_MODE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MP5_MODE_IC_1_ADDR, REG_MP5_MODE_IC_1_BYTE, R20_MP5_MODE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MP8_MODE_IC_1_ADDR, REG_MP8_MODE_IC_1_BYTE, R21_MP8_MODE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MP9_MODE_IC_1_ADDR, REG_MP9_MODE_IC_1_BYTE, R22_MP9_MODE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MP10_MODE_IC_1_ADDR, REG_MP10_MODE_IC_1_BYTE, R23_MP10_MODE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_IN0_PIN_IC_1_ADDR, REG_BCLK_IN0_PIN_IC_1_BYTE, R24_BCLK_IN0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_IN1_PIN_IC_1_ADDR, REG_BCLK_IN1_PIN_IC_1_BYTE, R25_BCLK_IN1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_IN2_PIN_IC_1_ADDR, REG_BCLK_IN2_PIN_IC_1_BYTE, R26_BCLK_IN2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_IN3_PIN_IC_1_ADDR, REG_BCLK_IN3_PIN_IC_1_BYTE, R27_BCLK_IN3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_OUT0_PIN_IC_1_ADDR, REG_BCLK_OUT0_PIN_IC_1_BYTE, R28_BCLK_OUT0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_OUT1_PIN_IC_1_ADDR, REG_BCLK_OUT1_PIN_IC_1_BYTE, R29_BCLK_OUT1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_OUT2_PIN_IC_1_ADDR, REG_BCLK_OUT2_PIN_IC_1_BYTE, R30_BCLK_OUT2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_OUT3_PIN_IC_1_ADDR, REG_BCLK_OUT3_PIN_IC_1_BYTE, R31_BCLK_OUT3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_IN0_PIN_IC_1_ADDR, REG_LRCLK_IN0_PIN_IC_1_BYTE, R32_LRCLK_IN0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_IN1_PIN_IC_1_ADDR, REG_LRCLK_IN1_PIN_IC_1_BYTE, R33_LRCLK_IN1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_IN2_PIN_IC_1_ADDR, REG_LRCLK_IN2_PIN_IC_1_BYTE, R34_LRCLK_IN2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_IN3_PIN_IC_1_ADDR, REG_LRCLK_IN3_PIN_IC_1_BYTE, R35_LRCLK_IN3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_OUT0_PIN_IC_1_ADDR, REG_LRCLK_OUT0_PIN_IC_1_BYTE, R36_LRCLK_OUT0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_OUT1_PIN_IC_1_ADDR, REG_LRCLK_OUT1_PIN_IC_1_BYTE, R37_LRCLK_OUT1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_OUT2_PIN_IC_1_ADDR, REG_LRCLK_OUT2_PIN_IC_1_BYTE, R38_LRCLK_OUT2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_OUT3_PIN_IC_1_ADDR, REG_LRCLK_OUT3_PIN_IC_1_BYTE, R39_LRCLK_OUT3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_IN0_PIN_IC_1_ADDR, REG_SDATA_IN0_PIN_IC_1_BYTE, R40_SDATA_IN0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_IN1_PIN_IC_1_ADDR, REG_SDATA_IN1_PIN_IC_1_BYTE, R41_SDATA_IN1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_IN2_PIN_IC_1_ADDR, REG_SDATA_IN2_PIN_IC_1_BYTE, R42_SDATA_IN2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_IN3_PIN_IC_1_ADDR, REG_SDATA_IN3_PIN_IC_1_BYTE, R43_SDATA_IN3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE0_IC_1_ADDR, REG_SOUT_SOURCE0_IC_1_BYTE, R44_SOUT_SOURCE0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE1_IC_1_ADDR, REG_SOUT_SOURCE1_IC_1_BYTE, R45_SOUT_SOURCE1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE2_IC_1_ADDR, REG_SOUT_SOURCE2_IC_1_BYTE, R46_SOUT_SOURCE2_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE3_IC_1_ADDR, REG_SOUT_SOURCE3_IC_1_BYTE, R47_SOUT_SOURCE3_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE4_IC_1_ADDR, REG_SOUT_SOURCE4_IC_1_BYTE, R48_SOUT_SOURCE4_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE5_IC_1_ADDR, REG_SOUT_SOURCE5_IC_1_BYTE, R49_SOUT_SOURCE5_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE6_IC_1_ADDR, REG_SOUT_SOURCE6_IC_1_BYTE, R50_SOUT_SOURCE6_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE7_IC_1_ADDR, REG_SOUT_SOURCE7_IC_1_BYTE, R51_SOUT_SOURCE7_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE8_IC_1_ADDR, REG_SOUT_SOURCE8_IC_1_BYTE, R52_SOUT_SOURCE8_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE9_IC_1_ADDR, REG_SOUT_SOURCE9_IC_1_BYTE, R53_SOUT_SOURCE9_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE10_IC_1_ADDR, REG_SOUT_SOURCE10_IC_1_BYTE, R54_SOUT_SOURCE10_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE11_IC_1_ADDR, REG_SOUT_SOURCE11_IC_1_BYTE, R55_SOUT_SOURCE11_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE12_IC_1_ADDR, REG_SOUT_SOURCE12_IC_1_BYTE, R56_SOUT_SOURCE12_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE13_IC_1_ADDR, REG_SOUT_SOURCE13_IC_1_BYTE, R57_SOUT_SOURCE13_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE14_IC_1_ADDR, REG_SOUT_SOURCE14_IC_1_BYTE, R58_SOUT_SOURCE14_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE15_IC_1_ADDR, REG_SOUT_SOURCE15_IC_1_BYTE, R59_SOUT_SOURCE15_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE16_IC_1_ADDR, REG_SOUT_SOURCE16_IC_1_BYTE, R60_SOUT_SOURCE16_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE17_IC_1_ADDR, REG_SOUT_SOURCE17_IC_1_BYTE, R61_SOUT_SOURCE17_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE18_IC_1_ADDR, REG_SOUT_SOURCE18_IC_1_BYTE, R62_SOUT_SOURCE18_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE19_IC_1_ADDR, REG_SOUT_SOURCE19_IC_1_BYTE, R63_SOUT_SOURCE19_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE20_IC_1_ADDR, REG_SOUT_SOURCE20_IC_1_BYTE, R64_SOUT_SOURCE20_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE21_IC_1_ADDR, REG_SOUT_SOURCE21_IC_1_BYTE, R65_SOUT_SOURCE21_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE22_IC_1_ADDR, REG_SOUT_SOURCE22_IC_1_BYTE, R66_SOUT_SOURCE22_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE23_IC_1_ADDR, REG_SOUT_SOURCE23_IC_1_BYTE, R67_SOUT_SOURCE23_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_1_0_IC_1_ADDR, REG_SERIAL_BYTE_1_0_IC_1_BYTE, R68_SERIAL_BYTE_1_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_2_0_IC_1_ADDR, REG_SERIAL_BYTE_2_0_IC_1_BYTE, R69_SERIAL_BYTE_2_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_3_0_IC_1_ADDR, REG_SERIAL_BYTE_3_0_IC_1_BYTE, R70_SERIAL_BYTE_3_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_4_0_IC_1_ADDR, REG_SERIAL_BYTE_4_0_IC_1_BYTE, R71_SERIAL_BYTE_4_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_5_0_IC_1_ADDR, REG_SERIAL_BYTE_5_0_IC_1_BYTE, R72_SERIAL_BYTE_5_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_6_0_IC_1_ADDR, REG_SERIAL_BYTE_6_0_IC_1_BYTE, R73_SERIAL_BYTE_6_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_7_0_IC_1_ADDR, REG_SERIAL_BYTE_7_0_IC_1_BYTE, R74_SERIAL_BYTE_7_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PROGRAM_ADDR_IC_1, PROGRAM_SIZE_IC_1, Program_Data_IC_1 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PARAM_ADDR_IC_1, PARAM_SIZE_IC_1, Param_Data_IC_1 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, DM1_DATA_ADDR_IC_1, DM1_DATA_SIZE_IC_1, DM1_DATA_Data_IC_1 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R78_KILL_CORE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_ADDRESS_IC_1_ADDR, REG_START_ADDRESS_IC_1_BYTE, R79_START_ADDRESS_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_PULSE_IC_1_ADDR, REG_START_PULSE_IC_1_BYTE, R80_START_PULSE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R81_START_CORE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R82_START_CORE_IC_1_Default );
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R83_START_DELAY_IC_1_SIZE, R83_START_DELAY_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R84_HIBERNATE_IC_1_Default );
}

#endif
