<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my_can_lite.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="axi_slave_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="axi_slave_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="can_acf.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="can_acf.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="can_acf.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="can_acf_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="can_acf_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="can_top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="can_top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="can_top_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="can_top_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="my_can_lite.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="my_can_lite.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="my_can_lite.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="my_can_lite.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="my_can_lite.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="my_can_lite.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="my_can_lite.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="my_can_lite.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="my_can_lite.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="my_can_lite.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_can_lite.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="my_can_lite.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="my_can_lite.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="my_can_lite.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="my_can_lite.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="my_can_lite.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="my_can_lite.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="my_can_lite.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="my_can_lite.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="my_can_lite_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="my_can_lite_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="my_can_lite_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="my_can_lite_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="my_can_lite_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="my_can_lite_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="my_can_lite_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_can_lite_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_can_lite_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="my_can_lite_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="my_can_lite_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_can_lite_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="my_can_lite_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="my_can_lite_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="my_can_lite_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_can_lite_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1526297058" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1526297058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526297058" xil_pn:in_ck="-2752122401327314223" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1526297058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1526297058" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4717329809466233991" xil_pn:start_ts="1526297058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526297058" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5202926193658254647" xil_pn:start_ts="1526297058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526297058" xil_pn:in_ck="-907458838133819943" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4430021151120476690" xil_pn:start_ts="1526297058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../ipcore_dir/bram_buff_8bin_32bout_2kB.ngc"/>
      <outfile xil_pn:name="../../ipcore_dir/bram_buff_8bin_32bout_2kB.v"/>
      <outfile xil_pn:name="../../ipcore_dir/buff32w32bDualPort.ngc"/>
      <outfile xil_pn:name="../../ipcore_dir/buff32w32bDualPort.v"/>
      <outfile xil_pn:name="../../ipcore_dir/slicebuf8b512wDualPort.ngc"/>
      <outfile xil_pn:name="../../ipcore_dir/slicebuf8b512wDualPort.v"/>
    </transform>
    <transform xil_pn:end_ts="1526297058" xil_pn:in_ck="-3882575261420348402" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1526297058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1526297065" xil_pn:in_ck="-3882575261420348402" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8638089057915345992" xil_pn:start_ts="1526297058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1526297065" xil_pn:in_ck="-5210065594853847718" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-206259149184338965" xil_pn:start_ts="1526297065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1526011241" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1526011241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526011241" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3709655417060036920" xil_pn:start_ts="1526011241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526011242" xil_pn:in_ck="-907458838133819943" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4430021151120476690" xil_pn:start_ts="1526011241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../ipcore_dir/bram_buff_8bin_32bout_2kB.ngc"/>
      <outfile xil_pn:name="../../ipcore_dir/bram_buff_8bin_32bout_2kB.v"/>
      <outfile xil_pn:name="../../ipcore_dir/buff32w32bDualPort.ngc"/>
      <outfile xil_pn:name="../../ipcore_dir/buff32w32bDualPort.v"/>
      <outfile xil_pn:name="../../ipcore_dir/slicebuf8b512wDualPort.ngc"/>
      <outfile xil_pn:name="../../ipcore_dir/slicebuf8b512wDualPort.v"/>
    </transform>
    <transform xil_pn:end_ts="1526011242" xil_pn:in_ck="-145512484006603450" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1526011242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526011242" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-114689019404605830" xil_pn:start_ts="1526011242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526011242" xil_pn:in_ck="-145512484006603450" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750299821092" xil_pn:start_ts="1526011242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526011242" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8644485372458650824" xil_pn:start_ts="1526011242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531197307" xil_pn:in_ck="4046820893842182649" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-175904803643865731" xil_pn:start_ts="1531197286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="my_can_lite.lso"/>
      <outfile xil_pn:name="my_can_lite.ngc"/>
      <outfile xil_pn:name="my_can_lite.ngr"/>
      <outfile xil_pn:name="my_can_lite.prj"/>
      <outfile xil_pn:name="my_can_lite.stx"/>
      <outfile xil_pn:name="my_can_lite.syr"/>
      <outfile xil_pn:name="my_can_lite.xst"/>
      <outfile xil_pn:name="my_can_lite_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1526011259" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-654534804856222683" xil_pn:start_ts="1526011259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531197314" xil_pn:in_ck="-979936072387575347" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6583539809057936303" xil_pn:start_ts="1531197307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="my_can_lite.bld"/>
      <outfile xil_pn:name="my_can_lite.ngd"/>
      <outfile xil_pn:name="my_can_lite_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1531197347" xil_pn:in_ck="7890420560218127819" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="325589658960453222" xil_pn:start_ts="1531197314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="my_can_lite.pcf"/>
      <outfile xil_pn:name="my_can_lite_map.map"/>
      <outfile xil_pn:name="my_can_lite_map.mrp"/>
      <outfile xil_pn:name="my_can_lite_map.ncd"/>
      <outfile xil_pn:name="my_can_lite_map.ngm"/>
      <outfile xil_pn:name="my_can_lite_map.xrpt"/>
      <outfile xil_pn:name="my_can_lite_summary.xml"/>
      <outfile xil_pn:name="my_can_lite_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1531197366" xil_pn:in_ck="-9084841893964924316" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6937897011652631087" xil_pn:start_ts="1531197347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="my_can_lite.ncd"/>
      <outfile xil_pn:name="my_can_lite.pad"/>
      <outfile xil_pn:name="my_can_lite.par"/>
      <outfile xil_pn:name="my_can_lite.ptwx"/>
      <outfile xil_pn:name="my_can_lite.unroutes"/>
      <outfile xil_pn:name="my_can_lite.xpi"/>
      <outfile xil_pn:name="my_can_lite_pad.csv"/>
      <outfile xil_pn:name="my_can_lite_pad.txt"/>
      <outfile xil_pn:name="my_can_lite_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1531197366" xil_pn:in_ck="7890420560218127687" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1531197361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="my_can_lite.twr"/>
      <outfile xil_pn:name="my_can_lite.twx"/>
    </transform>
  </transforms>

</generated_project>
