#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 14 22:42:33 2023
# Process ID: 13617
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor
# Command line: vivado cp_distributor.xpr
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/vivado.log
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
start_gui
open_project cp_distributor.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
file mkdir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.v
file delete -force /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb.tcl
current_wave_config {Untitled 1}
add_wave {{/tb/udt/r_busy}} 
close_sim
set_property -name {xsim.simulate.runtime} -value {-all} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
launch_simulation
source tb.tcl
current_wave_config {Untitled 2}
add_wave {{/tb/udt/r_busy}} 
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source tb.tcl
current_wave_config {Untitled 3}
add_wave {{/tb/udt/sel_we}} {{/tb/udt/r_busy}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/test_adder.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/test_adder.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_adder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rv32_cp_arbtr [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source tb.tcl
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb/udt/sel_channel}} {{/tb/udt/sel_we}} {{/tb/udt/sel_busy}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb/udt/r1_cp_en}} {{/tb/udt/r1_cp_trap}} {{/tb/udt/r1_cp_op}} {{/tb/udt/r1_cp_exop}} {{/tb/udt/r1_cp_rs1}} {{/tb/udt/r1_cp_rs2}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb/udt/r2_cp_en}} {{/tb/udt/r2_cp_trap}} {{/tb/udt/r2_cp_op}} {{/tb/udt/r2_cp_exop}} {{/tb/udt/r2_cp_rs1}} {{/tb/udt/r2_cp_rs2}} 
current_wave_config {Untitled 4}
add_wave {{/tb/udt/ro_cp_en}} {{/tb/udt/ro_cp_trap}} {{/tb/udt/ro_cp_op}} {{/tb/udt/ro_cp_exop}} {{/tb/udt/ro_cp_rs1}} {{/tb/udt/ro_cp_rs2}} 
current_wave_config {Untitled 4}
add_wave {{/tb/udt/i_clk}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source tb.tcl
close_sim
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/top.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0
set_property -dict [list \
  CONFIG.C_NUM_PROBE_IN {7} \
  CONFIG.C_NUM_PROBE_OUT {7} \
  CONFIG.C_PROBE_IN0_WIDTH {32} \
  CONFIG.C_PROBE_IN1_WIDTH {4} \
  CONFIG.C_PROBE_IN2_WIDTH {4} \
  CONFIG.C_PROBE_IN3_WIDTH {12} \
  CONFIG.C_PROBE_IN4_WIDTH {20} \
  CONFIG.C_PROBE_IN5_WIDTH {128} \
  CONFIG.C_PROBE_IN6_WIDTH {128} \
  CONFIG.C_PROBE_OUT0_WIDTH {8} \
  CONFIG.C_PROBE_OUT1_WIDTH {8} \
  CONFIG.C_PROBE_OUT2_WIDTH {24} \
  CONFIG.C_PROBE_OUT3_WIDTH {40} \
  CONFIG.C_PROBE_OUT4_WIDTH {256} \
  CONFIG.C_PROBE_OUT5_WIDTH {256} \
  CONFIG.C_PROBE_OUT6_WIDTH {4} \
] [get_ips vio_0]
generate_target {instantiation_template} [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci]
generate_target all [get_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs vio_0_synth_1 -jobs 16
wait_on_run vio_0_synth_1
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
file mkdir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/constrs_1
file mkdir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/constrs_1/new
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/constrs_1/new/vc707.xdc w ]
add_files -fileset constrs_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/constrs_1/new/vc707.xdc
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rv32_cp_arbtr [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.C_PROBE_IN0_WIDTH {8} \
  CONFIG.C_PROBE_IN1_WIDTH {2} \
  CONFIG.C_PROBE_IN2_WIDTH {2} \
  CONFIG.C_PROBE_IN3_WIDTH {6} \
  CONFIG.C_PROBE_IN4_WIDTH {10} \
  CONFIG.C_PROBE_IN5_WIDTH {64} \
  CONFIG.C_PROBE_IN6_WIDTH {64} \
  CONFIG.C_PROBE_OUT0_WIDTH {4} \
  CONFIG.C_PROBE_OUT1_WIDTH {4} \
  CONFIG.C_PROBE_OUT2_WIDTH {12} \
  CONFIG.C_PROBE_OUT3_WIDTH {20} \
  CONFIG.C_PROBE_OUT4_WIDTH {128} \
  CONFIG.C_PROBE_OUT5_WIDTH {128} \
  CONFIG.C_PROBE_OUT6_WIDTH {2} \
] [get_ips vio_0]
generate_target all [get_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs vio_0_synth_1 -jobs 16
wait_on_run vio_0_synth_1
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
