// Seed: 3509419821
module module_0 (
    input supply1 id_0,
    id_2
);
  always @(posedge id_0) id_3 <= id_2;
  id_5(
      .id_0(-1), .id_1("")
  );
  wire id_6;
  assign id_4 = id_4;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input wand id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wor id_8
);
  wire id_10;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_4 = 0;
endmodule
