<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>8-Bit CPU Design</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>
<nav>
  <a href="index.html">Home</a> |
  <a href="aws.html">AWS</a> |
  <a href="electric-boat.html">Electric Boat</a> |
  <a href="cpu.html">8-Bit CPU</a> |
  <a href="solar-racing.html">Solar Racing</a> |
  <a href="Grace_Zongo_Resume.pdf" target="_blank">Resume</a> |
  <a href="Grace_Zongo_Portfolio.pdf" target="_blank">PDF Portfolio</a>
</nav>
<hr>

<h1>8-Bit CPU – FPGA & PCB Implementation</h1>

<section>
  <h2>Overview</h2>
  <p>
    Designed and implemented a custom 8-bit CPU from logic gates through FPGA deployment
    and PCB validation.
  </p>
</section>

<section>
  <h2>My Role</h2>
  <p>
    Digital Design Engineer responsible for datapath, control logic, FPGA testing,
    and hardware validation.
  </p>
</section>

<section>
  <h2>Technical Highlights</h2>
  <ul>
    <li>Von Neumann architecture</li>
    <li>Custom datapath and control unit</li>
    <li>Instruction set: FETCH, LOAD, ADD</li>
    <li>FPGA implementation using Intel Quartus</li>
    <li>PCB extension for hardware verification</li>
  </ul>
</section>

<section>
  <h2>Results</h2>
  <ul>
    <li>Achieved stable operation at 15 kHz after resolving timing violations</li>
    <li>Verified instruction execution on FPGA hardware</li>
    <li>Successfully transitioned design from simulation to physical hardware</li>
  </ul>
</section>

<footer>
  <hr>
  <p>
    © 2026 Grace O. Zongo |
    <a href="Grace_Zongo_Resume.pdf" target="_blank">Resume</a> |
    <a href="Grace_Zongo_Portfolio.pdf" target="_blank">Portfolio PDF</a> |
    <a href="https://github.com/zongr-ce">GitHub</a> |
    <a href="www.linkedin.com/in/grace-ozongo">LinkedIn</a>
  </p>
</footer>

</body>
</html>

