--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sdClkFb_i
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
sdData_io<0> |    2.527(R)|      SLOW  |   -0.993(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<1> |    1.791(R)|      SLOW  |   -0.545(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<2> |    2.249(R)|      SLOW  |   -0.855(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<3> |    1.987(R)|      SLOW  |   -0.685(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<4> |    2.364(R)|      SLOW  |   -0.887(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<5> |    2.267(R)|      SLOW  |   -0.831(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<6> |    3.222(R)|      SLOW  |   -1.433(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<7> |    2.736(R)|      SLOW  |   -1.175(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<8> |    2.392(R)|      SLOW  |   -0.895(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<9> |    1.817(R)|      SLOW  |   -0.518(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<10>|    1.664(R)|      SLOW  |   -0.439(R)|      SLOW  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<11>|    2.012(R)|      SLOW  |   -0.631(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<12>|    1.733(R)|      SLOW  |   -0.476(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<13>|    1.799(R)|      SLOW  |   -0.569(R)|      SLOW  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<14>|    1.877(R)|      SLOW  |   -0.630(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<15>|    2.212(R)|      SLOW  |   -0.771(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock fpgaClk_i to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
sdClk_o     |        10.451(R)|      SLOW  |         4.058(R)|      FAST  |XLXI_23/u0/genClkN_s_BUFG|   0.000|
            |        10.513(R)|      SLOW  |         4.124(R)|      FAST  |XLXI_23/u0/genClkP_s_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock sdClkFb_i to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
sdAddr_o<0>  |        11.661(R)|      SLOW  |         5.063(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<1>  |        11.645(R)|      SLOW  |         5.035(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<2>  |        10.463(R)|      SLOW  |         4.371(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<3>  |        10.621(R)|      SLOW  |         4.450(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<4>  |        11.613(R)|      SLOW  |         5.042(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<5>  |        11.758(R)|      SLOW  |         5.106(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<6>  |        12.357(R)|      SLOW  |         5.476(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<7>  |        12.018(R)|      SLOW  |         5.295(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<8>  |        10.541(R)|      SLOW  |         4.498(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<9>  |        10.387(R)|      SLOW  |         4.348(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<10> |        11.577(R)|      SLOW  |         4.991(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<11> |        11.541(R)|      SLOW  |         5.034(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<12> |        10.268(R)|      SLOW  |         4.319(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdCas_bo     |        10.038(R)|      SLOW  |         4.164(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdCke_o      |         9.848(R)|      SLOW  |         4.105(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<0> |        12.024(R)|      SLOW  |         4.408(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<1> |        12.024(R)|      SLOW  |         4.424(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<2> |        11.733(R)|      SLOW  |         4.519(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<3> |        11.974(R)|      SLOW  |         4.435(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<4> |        11.733(R)|      SLOW  |         4.633(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<5> |        11.974(R)|      SLOW  |         4.541(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<6> |        12.172(R)|      SLOW  |         4.955(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<7> |        11.931(R)|      SLOW  |         5.029(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<8> |        13.380(R)|      SLOW  |         4.581(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<9> |        13.203(R)|      SLOW  |         4.331(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<10>|        12.798(R)|      SLOW  |         4.209(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<11>|        12.798(R)|      SLOW  |         4.171(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<12>|        12.763(R)|      SLOW  |         4.053(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<13>|        12.763(R)|      SLOW  |         4.095(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<14>|        13.203(R)|      SLOW  |         4.204(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<15>|        13.402(R)|      SLOW  |         4.499(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdRas_bo     |         9.928(R)|      SLOW  |         4.116(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdWe_bo      |        11.242(R)|      SLOW  |         4.811(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    7.540|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 12 19:39:58 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4598 MB



