{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634192274657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634192274658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 00:17:54 2021 " "Processing started: Thu Oct 14 00:17:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634192274658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192274658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192274658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634192275075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634192275075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_module " "Found entity 1: fsm_module" {  } { { "fsm_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/fsm_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_counter_module " "Found entity 1: coin_counter_module" {  } { { "coin_counter_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coin_counter_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_module " "Found entity 1: substractor_module" {  } { { "substractor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/substractor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_comparator_module " "Found entity 1: coin_comparator_module" {  } { { "coin_comparator_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coin_comparator_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_per_coffee_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_per_coffee_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_per_coffee_module " "Found entity 1: time_per_coffee_module" {  } { { "time_per_coffee_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/time_per_coffee_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_comparator_module " "Found entity 1: time_comparator_module" {  } { { "time_comparator_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/time_comparator_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "new_clock NEW_CLOCK coffee_machine.sv(38) " "Verilog HDL Declaration information at coffee_machine.sv(38): object \"new_clock\" differs only in case from object \"NEW_CLOCK\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634192281298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "change_display CHANGE_DISPLAY coffee_machine.sv(15) " "Verilog HDL Declaration information at coffee_machine.sv(15): object \"change_display\" differs only in case from object \"CHANGE_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634192281298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "zero1_display ZERO1_DISPLAY coffee_machine.sv(16) " "Verilog HDL Declaration information at coffee_machine.sv(16): object \"zero1_display\" differs only in case from object \"ZERO1_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634192281298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "zero2_display ZERO2_DISPLAY coffee_machine.sv(17) " "Verilog HDL Declaration information at coffee_machine.sv(17): object \"zero2_display\" differs only in case from object \"ZERO2_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634192281298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "zero3_display ZERO3_DISPLAY coffee_machine.sv(18) " "Verilog HDL Declaration information at coffee_machine.sv(18): object \"zero3_display\" differs only in case from object \"ZERO3_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634192281298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "zero4_display ZERO4_DISPLAY coffee_machine.sv(19) " "Verilog HDL Declaration information at coffee_machine.sv(19): object \"zero4_display\" differs only in case from object \"ZERO4_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634192281298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coffee_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file coffee_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffee_machine " "Found entity 1: coffee_machine" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_module " "Found entity 1: timer_module" {  } { { "timer_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/timer_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_display_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_display_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_display_module " "Found entity 1: coin_display_module" {  } { { "coin_display_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coin_display_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coffee_machine_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file coffee_machine_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffee_machine_tb " "Found entity 1: coffee_machine_tb" {  } { { "coffee_machine_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file general_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 general_tb " "Found entity 1: general_tb" {  } { { "general_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/general_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_500_counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_500_counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_500_counter_module " "Found entity 1: coin_500_counter_module" {  } { { "coin_500_counter_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coin_500_counter_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clock_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clock_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clock_module " "Found entity 1: new_clock_module" {  } { { "new_clock_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/new_clock_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634192281306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192281306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coffee_machine " "Elaborating entity \"coffee_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634192281331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_clock_module new_clock_module:NEW_CLOCK " "Elaborating entity \"new_clock_module\" for hierarchy \"new_clock_module:NEW_CLOCK\"" {  } { { "coffee_machine.sv" "NEW_CLOCK" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192281340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_counter_module coin_counter_module:COIN_COUNTER " "Elaborating entity \"coin_counter_module\" for hierarchy \"coin_counter_module:COIN_COUNTER\"" {  } { { "coffee_machine.sv" "COIN_COUNTER" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192281341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin_counter_module.sv(19) " "Verilog HDL assignment warning at coin_counter_module.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "coin_counter_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coin_counter_module.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634192281341 "|coffee_machine|coin_counter_module:COIN_COUNTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_500_counter_module coin_500_counter_module:COIN_5COUNTER " "Elaborating entity \"coin_500_counter_module\" for hierarchy \"coin_500_counter_module:COIN_5COUNTER\"" {  } { { "coffee_machine.sv" "COIN_5COUNTER" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192281342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin_500_counter_module.sv(17) " "Verilog HDL assignment warning at coin_500_counter_module.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "coin_500_counter_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coin_500_counter_module.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634192281342 "|coffee_machine|coin_500_counter_module:COIN_5COUNTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_comparator_module coin_comparator_module:COIN_COMPRATOR " "Elaborating entity \"coin_comparator_module\" for hierarchy \"coin_comparator_module:COIN_COMPRATOR\"" {  } { { "coffee_machine.sv" "COIN_COMPRATOR" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192281343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_display_module coin_display_module:COINS_DISPLAY " "Elaborating entity \"coin_display_module\" for hierarchy \"coin_display_module:COINS_DISPLAY\"" {  } { { "coffee_machine.sv" "COINS_DISPLAY" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192281344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_module substractor_module:COFEE_SELECTOR " "Elaborating entity \"substractor_module\" for hierarchy \"substractor_module:COFEE_SELECTOR\"" {  } { { "coffee_machine.sv" "COFEE_SELECTOR" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192281345 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_change substractor_module.sv(91) " "Verilog HDL Always Construct warning at substractor_module.sv(91): variable \"temp_change\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "substractor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/substractor_module.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634192281345 "|coffee_machine|substractor_module:COFEE_SELECTOR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_et substractor_module.sv(92) " "Verilog HDL Always Construct warning at substractor_module.sv(92): variable \"temp_et\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "substractor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/substractor_module.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634192281345 "|coffee_machine|substractor_module:COFEE_SELECTOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_module timer_module:GENERAL_TIMER " "Elaborating entity \"timer_module\" for hierarchy \"timer_module:GENERAL_TIMER\"" {  } { { "coffee_machine.sv" "GENERAL_TIMER" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192281347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_per_coffee_module time_per_coffee_module:COFFEE_TIMER " "Elaborating entity \"time_per_coffee_module\" for hierarchy \"time_per_coffee_module:COFFEE_TIMER\"" {  } { { "coffee_machine.sv" "COFFEE_TIMER" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192281347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_comparator_module time_comparator_module:TIMER_COMPARATOR " "Elaborating entity \"time_comparator_module\" for hierarchy \"time_comparator_module:TIMER_COMPARATOR\"" {  } { { "coffee_machine.sv" "TIMER_COMPARATOR" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192281348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_module fsm_module:FSM " "Elaborating entity \"fsm_module\" for hierarchy \"fsm_module:FSM\"" {  } { { "coffee_machine.sv" "FSM" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192281349 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634192281696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zero1_display\[0\] GND " "Pin \"zero1_display\[0\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero1_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero1_display\[1\] GND " "Pin \"zero1_display\[1\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero1_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero1_display\[2\] GND " "Pin \"zero1_display\[2\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero1_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero1_display\[3\] GND " "Pin \"zero1_display\[3\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero1_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero1_display\[4\] GND " "Pin \"zero1_display\[4\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero1_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero1_display\[5\] GND " "Pin \"zero1_display\[5\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero1_display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero1_display\[6\] VCC " "Pin \"zero1_display\[6\]\" is stuck at VCC" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero1_display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero2_display\[0\] GND " "Pin \"zero2_display\[0\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero2_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero2_display\[1\] GND " "Pin \"zero2_display\[1\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero2_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero2_display\[2\] GND " "Pin \"zero2_display\[2\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero2_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero2_display\[3\] GND " "Pin \"zero2_display\[3\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero2_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero2_display\[4\] GND " "Pin \"zero2_display\[4\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero2_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero2_display\[5\] GND " "Pin \"zero2_display\[5\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero2_display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero2_display\[6\] VCC " "Pin \"zero2_display\[6\]\" is stuck at VCC" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero2_display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero3_display\[0\] GND " "Pin \"zero3_display\[0\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero3_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero3_display\[1\] GND " "Pin \"zero3_display\[1\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero3_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero3_display\[2\] GND " "Pin \"zero3_display\[2\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero3_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero3_display\[3\] GND " "Pin \"zero3_display\[3\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero3_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero3_display\[4\] GND " "Pin \"zero3_display\[4\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero3_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero3_display\[5\] GND " "Pin \"zero3_display\[5\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero3_display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero3_display\[6\] VCC " "Pin \"zero3_display\[6\]\" is stuck at VCC" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero3_display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero4_display\[0\] GND " "Pin \"zero4_display\[0\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero4_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero4_display\[1\] GND " "Pin \"zero4_display\[1\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero4_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero4_display\[2\] GND " "Pin \"zero4_display\[2\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero4_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero4_display\[3\] GND " "Pin \"zero4_display\[3\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero4_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero4_display\[4\] GND " "Pin \"zero4_display\[4\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero4_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero4_display\[5\] GND " "Pin \"zero4_display\[5\]\" is stuck at GND" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero4_display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero4_display\[6\] VCC " "Pin \"zero4_display\[6\]\" is stuck at VCC" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634192281776 "|coffee_machine|zero4_display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634192281776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634192281843 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634192282063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/output_files/experimento-1.map.smsg " "Generated suppressed messages file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/output_files/experimento-1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192282089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634192282186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634192282186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634192282220 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634192282220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634192282220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634192282220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634192282240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 00:18:02 2021 " "Processing ended: Thu Oct 14 00:18:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634192282240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634192282240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634192282240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634192282240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634192283351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634192283352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 00:18:03 2021 " "Processing started: Thu Oct 14 00:18:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634192283352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634192283352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experimento-1 -c experimento-1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off experimento-1 -c experimento-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634192283352 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634192283445 ""}
{ "Info" "0" "" "Project  = experimento-1" {  } {  } 0 0 "Project  = experimento-1" 0 0 "Fitter" 0 0 1634192283445 ""}
{ "Info" "0" "" "Revision = experimento-1" {  } {  } 0 0 "Revision = experimento-1" 0 0 "Fitter" 0 0 1634192283445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634192283555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634192283555 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experimento-1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"experimento-1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634192283564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634192283604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634192283604 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634192283967 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634192283988 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634192284112 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1634192293530 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 32 global CLKCTRL_G6 " "clock~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1634192293660 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "coin_500~inputCLKENA0 4 global CLKCTRL_G4 " "coin_500~inputCLKENA0 with 4 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1634192293660 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1634192293660 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "coin_100~inputCLKENA0 4 global CLKCTRL_G7 " "coin_100~inputCLKENA0 with 4 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1634192293660 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1634192293660 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1634192293660 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver coin_500~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver coin_500~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad coin_500 PIN_AA15 " "Refclk input I/O pad coin_500 is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1634192293660 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1634192293660 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver coin_100~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver coin_100~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad coin_100 PIN_AA14 " "Refclk input I/O pad coin_100 is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1634192293660 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1634192293660 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1634192293660 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634192293661 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634192293664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634192293664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634192293665 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634192293665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634192293665 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634192293665 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experimento-1.sdc " "Synopsys Design Constraints File file not found: 'experimento-1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634192294261 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634192294262 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634192294265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1634192294266 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634192294266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634192294268 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634192294269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634192294269 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634192294329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634192298931 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1634192299165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634192301051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634192302951 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634192304595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634192304595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634192305624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634192309074 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634192309074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634192310232 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634192310232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634192310235 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634192311545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634192311577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634192311947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634192311948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634192312300 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634192314573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/output_files/experimento-1.fit.smsg " "Generated suppressed messages file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/output_files/experimento-1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634192314839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6765 " "Peak virtual memory: 6765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634192315249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 00:18:35 2021 " "Processing ended: Thu Oct 14 00:18:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634192315249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634192315249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634192315249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634192315249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634192316239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634192316239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 00:18:36 2021 " "Processing started: Thu Oct 14 00:18:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634192316239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634192316239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off experimento-1 -c experimento-1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off experimento-1 -c experimento-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634192316240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1634192316917 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634192321463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634192321814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 00:18:41 2021 " "Processing ended: Thu Oct 14 00:18:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634192321814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634192321814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634192321814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634192321814 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634192322415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634192322913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634192322913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 00:18:42 2021 " "Processing started: Thu Oct 14 00:18:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634192322913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1634192322913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta experimento-1 -c experimento-1 " "Command: quartus_sta experimento-1 -c experimento-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1634192322914 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1634192323013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1634192323743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1634192323744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192323815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192323815 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experimento-1.sdc " "Synopsys Design Constraints File file not found: 'experimento-1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1634192324433 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192324434 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name coin_500 coin_500 " "create_clock -period 1.000 -name coin_500 coin_500" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634192324434 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name coin_100 coin_100 " "create_clock -period 1.000 -name coin_100 coin_100" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634192324434 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634192324434 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name new_clock_module:NEW_CLOCK\|temp_new_clock new_clock_module:NEW_CLOCK\|temp_new_clock " "create_clock -period 1.000 -name new_clock_module:NEW_CLOCK\|temp_new_clock new_clock_module:NEW_CLOCK\|temp_new_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634192324434 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634192324434 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1634192324436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634192324437 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1634192324437 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1634192324447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1634192324463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634192324463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.526 " "Worst-case setup slack is -11.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.526             -34.318 new_clock_module:NEW_CLOCK\|temp_new_clock  " "  -11.526             -34.318 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.162            -116.899 clock  " "   -5.162            -116.899 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376              -1.937 coin_100  " "   -0.376              -1.937 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326              -1.439 coin_500  " "   -0.326              -1.439 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192324471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 coin_100  " "    0.215               0.000 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 coin_500  " "    0.276               0.000 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 clock  " "    0.446               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock  " "    0.703               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192324474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.470 " "Worst-case recovery slack is -7.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.470             -37.340 coin_500  " "   -7.470             -37.340 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.947             -48.609 coin_100  " "   -6.947             -48.609 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192324478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 coin_100  " "    0.593               0.000 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 coin_500  " "    0.745               0.000 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192324480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.456 " "Worst-case minimum pulse width slack is -0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456             -25.752 clock  " "   -0.456             -25.752 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.173 new_clock_module:NEW_CLOCK\|temp_new_clock  " "   -0.394              -4.173 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.927 coin_100  " "   -0.394              -3.927 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.717 coin_500  " "   -0.394              -2.717 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192324484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192324484 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634192324494 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634192324522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634192325355 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634192325404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1634192325409 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634192325409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.519 " "Worst-case setup slack is -11.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.519             -33.726 new_clock_module:NEW_CLOCK\|temp_new_clock  " "  -11.519             -33.726 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.240            -114.872 clock  " "   -5.240            -114.872 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -1.794 coin_100  " "   -0.370              -1.794 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -1.401 coin_500  " "   -0.311              -1.401 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192325412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 coin_100  " "    0.277               0.000 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 coin_500  " "    0.318               0.000 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 clock  " "    0.446               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock  " "    0.695               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192325415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.245 " "Worst-case recovery slack is -7.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.245             -36.211 coin_500  " "   -7.245             -36.211 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.773             -47.389 coin_100  " "   -6.773             -47.389 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192325420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.453 " "Worst-case removal slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 coin_100  " "    0.453               0.000 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 coin_500  " "    0.730               0.000 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192325423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.463 " "Worst-case minimum pulse width slack is -0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463             -27.685 clock  " "   -0.463             -27.685 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.139 new_clock_module:NEW_CLOCK\|temp_new_clock  " "   -0.394              -4.139 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.903 coin_100  " "   -0.394              -3.903 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.759 coin_500  " "   -0.394              -2.759 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192325428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192325428 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1634192325437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634192325570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634192326251 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634192326299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1634192326300 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634192326300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.652 " "Worst-case setup slack is -6.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.652             -17.734 new_clock_module:NEW_CLOCK\|temp_new_clock  " "   -6.652             -17.734 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.294             -48.492 clock  " "   -3.294             -48.492 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 coin_100  " "    0.265               0.000 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 coin_500  " "    0.269               0.000 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192326302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 coin_100  " "    0.138               0.000 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 coin_500  " "    0.156               0.000 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clock  " "    0.243               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock  " "    0.356               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192326307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.995 " "Worst-case recovery slack is -3.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.995             -19.973 coin_500  " "   -3.995             -19.973 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.532             -24.714 coin_100  " "   -3.532             -24.714 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192326310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.391 " "Worst-case removal slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 coin_100  " "    0.391               0.000 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 coin_500  " "    0.533               0.000 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192326313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.475 " "Worst-case minimum pulse width slack is -0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475              -4.826 clock  " "   -0.475              -4.826 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -2.407 coin_100  " "   -0.317              -2.407 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -1.668 coin_500  " "   -0.301              -1.668 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock  " "    0.080               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192326316 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634192326324 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634192326460 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1634192326461 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634192326461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.405 " "Worst-case setup slack is -6.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.405             -16.510 new_clock_module:NEW_CLOCK\|temp_new_clock  " "   -6.405             -16.510 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.759             -40.961 clock  " "   -2.759             -40.961 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 coin_100  " "    0.303               0.000 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 coin_500  " "    0.323               0.000 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192326463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 coin_100  " "    0.143               0.000 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 coin_500  " "    0.162               0.000 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 clock  " "    0.232               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock  " "    0.323               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192326469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.616 " "Worst-case recovery slack is -3.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.616             -18.078 coin_500  " "   -3.616             -18.078 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.193             -22.339 coin_100  " "   -3.193             -22.339 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192326473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.179 " "Worst-case removal slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 coin_100  " "    0.179               0.000 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 coin_500  " "    0.393               0.000 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192326477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.466 " "Worst-case minimum pulse width slack is -0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466              -4.766 clock  " "   -0.466              -4.766 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -2.318 coin_100  " "   -0.307              -2.318 coin_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -1.670 coin_500  " "   -0.302              -1.670 coin_500 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock  " "    0.097               0.000 new_clock_module:NEW_CLOCK\|temp_new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634192326480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634192326480 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634192327934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634192327935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5168 " "Peak virtual memory: 5168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634192327991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 00:18:47 2021 " "Processing ended: Thu Oct 14 00:18:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634192327991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634192327991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634192327991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634192327991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1634192328985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634192328985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 00:18:48 2021 " "Processing started: Thu Oct 14 00:18:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634192328985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634192328985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off experimento-1 -c experimento-1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off experimento-1 -c experimento-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634192328985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1634192329827 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "experimento-1.svo C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/simulation/modelsim/ simulation " "Generated file experimento-1.svo in folder \"C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634192329872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634192329912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 00:18:49 2021 " "Processing ended: Thu Oct 14 00:18:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634192329912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634192329912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634192329912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634192329912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634192330535 ""}
