$date
	Thu Apr 24 15:16:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module rca_tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 3 ( c [2:0] $end
$var wire 4 ) Sum [3:0] $end
$var wire 1 " Cout $end
$scope module a1 $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 % Cin $end
$var wire 1 , Cou $end
$var wire 1 - S $end
$upscope $end
$scope module a2 $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Cin $end
$var wire 1 1 Cou $end
$var wire 1 2 S $end
$upscope $end
$scope module a3 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 Cin $end
$var wire 1 6 Cou $end
$var wire 1 7 S $end
$upscope $end
$scope module a4 $end
$var wire 1 8 A $end
$var wire 1 9 B $end
$var wire 1 : Cin $end
$var wire 1 " Cou $end
$var wire 1 ; S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
1;
1:
16
15
11
10
b111 (
1,
07
b1000 !
b1000 )
02
1+
14
1*
1.
b101 $
b101 '
b11 #
b11 &
#20
12
b1110 !
b1110 )
17
1"
1/
19
13
18
b1111 $
b1111 '
b1111 #
b1111 &
#30
02
0;
07
b0 !
b0 )
0-
0/
09
0*
03
1%
b101 $
b101 '
b1010 #
b1010 &
#40
04
13
b1 $
b1 '
b1110 #
b1110 &
#50
12
17
1;
b1111 !
b1111 )
1-
1/
14
19
1*
b1111 $
b1111 '
b1111 #
b1111 &
#60
