10:57:17 **** Build of configuration Debug for project Practice_G_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 57719 C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/design_1_sys_wrapper.xpfm standalone_domain C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/Practice_G_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/design_1_sys_wrapper/export/design_1_sys_wrapper/design_1_sys_wrapper.xpfm --sys_config design_1_sys_wrapper --bif C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/Practice_G_system/Debug/system.bif --bitstream C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/Practice_G/_ide/bitstream/design_1_sys_wrapper.bit --elf C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/Practice_G/Debug/Practice_G.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/Practice_G/_ide/bitstream/design_1_sys_wrapper.bit
Running D:/vivado/Vitis/2019.2/bin/bootgen  -image C:/Users/HPZBOOK15G3/Desktop/FPGA/Study/4_Practice/4.6_Practice_G/Worksapce/Practice_G_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

10:57:33 Build Finished (took 15s.530ms)

