#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9ef0c0da20 .scope module, "uart_tb" "uart_tb" 2 72;
 .timescale -9 -12;
v0x7f9ef0c324a0_0 .var "clk", 0 0;
v0x7f9ef0c32580_0 .var "counter", 3 0;
v0x7f9ef0c32610_0 .var "data1", 7 0;
v0x7f9ef0c326a0_0 .var "data2", 7 0;
v0x7f9ef0c32730_0 .var "data3", 7 0;
v0x7f9ef0c32800_0 .var "ld_tx_data", 0 0;
v0x7f9ef0c32890_0 .var "reset", 0 0;
v0x7f9ef0c32940_0 .net "rx_data", 7 0, v0x7f9ef0c31c20_0;  1 drivers
v0x7f9ef0c329f0_0 .net "rx_empty", 0 0, v0x7f9ef0c31cd0_0;  1 drivers
v0x7f9ef0c32b20_0 .var "rx_enable", 0 0;
v0x7f9ef0c32bb0_0 .var "rx_in", 0 0;
v0x7f9ef0c32c40_0 .var "rxclk", 0 0;
v0x7f9ef0c32cd0_0 .var "tx_data", 7 0;
v0x7f9ef0c32d80_0 .net "tx_empty", 0 0, v0x7f9ef0c320e0_0;  1 drivers
v0x7f9ef0c32e30_0 .var "tx_enable", 0 0;
v0x7f9ef0c32ee0_0 .net "tx_out", 0 0, v0x7f9ef0c32200_0;  1 drivers
v0x7f9ef0c32f70_0 .var "txclk", 0 0;
v0x7f9ef0c33100_0 .var "uld_rx_data", 0 0;
E_0x7f9ef0c20c00 .event edge, v0x7f9ef0c32200_0;
S_0x7f9ef0c062a0 .scope task, "send_n_recv" "send_n_recv" 2 135, 2 135 0, S_0x7f9ef0c0da20;
 .timescale -9 -12;
v0x7f9ef0c213a0_0 .var "data", 7 0;
E_0x7f9ef0c1b920 .event edge, v0x7f9ef0c31cd0_0;
E_0x7f9ef0c1bbd0 .event edge, v0x7f9ef0c320e0_0;
TD_uart_tb.send_n_recv ;
    %load/vec4 v0x7f9ef0c213a0_0;
    %store/vec4 v0x7f9ef0c32cd0_0, 0, 8;
    %delay 500000, 0;
T_0.0 ;
    %load/vec4 v0x7f9ef0c32d80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x7f9ef0c1bbd0;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef0c32800_0, 0, 1;
T_0.2 ;
    %load/vec4 v0x7f9ef0c32d80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x7f9ef0c1bbd0;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef0c32800_0, 0, 1;
T_0.4 ;
    %load/vec4 v0x7f9ef0c32d80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.5, 6;
    %wait E_0x7f9ef0c1bbd0;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 144 "$display", "Data sent" {0 0 0};
T_0.6 ;
    %load/vec4 v0x7f9ef0c329f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.7, 6;
    %wait E_0x7f9ef0c1b920;
    %jmp T_0.6;
T_0.7 ;
    %vpi_call 2 146 "$display", "RX Byte Ready" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef0c33100_0, 0, 1;
T_0.8 ;
    %load/vec4 v0x7f9ef0c329f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.9, 6;
    %wait E_0x7f9ef0c1b920;
    %jmp T_0.8;
T_0.9 ;
    %vpi_call 2 149 "$display", "RX Byte Unloaded: %b", v0x7f9ef0c32940_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef0c33100_0, 0, 1;
    %delay 100000, 0;
    %end;
S_0x7f9ef0c30f20 .scope module, "uut" "uart" 2 100, 3 1 0, S_0x7f9ef0c0da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "txclk";
    .port_info 2 /INPUT 1 "ld_tx_data";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "tx_enable";
    .port_info 5 /OUTPUT 1 "tx_out";
    .port_info 6 /OUTPUT 1 "tx_empty";
    .port_info 7 /INPUT 1 "rxclk";
    .port_info 8 /INPUT 1 "uld_rx_data";
    .port_info 9 /OUTPUT 8 "rx_data";
    .port_info 10 /INPUT 1 "rx_enable";
    .port_info 11 /INPUT 1 "rx_in";
    .port_info 12 /OUTPUT 1 "rx_empty";
L_0x7f9ef0c33400 .functor AND 1, v0x7f9ef0c324a0_0, L_0x7f9ef0c332e0, C4<1>, C4<1>;
v0x7f9ef0c31440_0 .net *"_ivl_11", 31 0, L_0x7f9ef0c331b0;  1 drivers
L_0x7f9ef0e63008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ef0c31500_0 .net *"_ivl_14", 30 0, L_0x7f9ef0e63008;  1 drivers
L_0x7f9ef0e63050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9ef0c315a0_0 .net/2u *"_ivl_15", 31 0, L_0x7f9ef0e63050;  1 drivers
v0x7f9ef0c31650_0 .net *"_ivl_17", 0 0, L_0x7f9ef0c332e0;  1 drivers
v0x7f9ef0c316f0_0 .net *"_ivl_20", 0 0, L_0x7f9ef0c33400;  1 drivers
v0x7f9ef0c317d0_0 .var "i", 3 0;
v0x7f9ef0c31880_0 .var "idle", 0 0;
v0x7f9ef0c31920_0 .var "j", 3 0;
v0x7f9ef0c319d0_0 .net "ld_tx_data", 0 0, v0x7f9ef0c32800_0;  1 drivers
v0x7f9ef0c31ae0_0 .var "rcvd_data", 7 0;
v0x7f9ef0c31b80_0 .net "reset", 0 0, v0x7f9ef0c32890_0;  1 drivers
v0x7f9ef0c31c20_0 .var "rx_data", 7 0;
v0x7f9ef0c31cd0_0 .var "rx_empty", 0 0;
v0x7f9ef0c31d70_0 .net "rx_enable", 0 0, v0x7f9ef0c32b20_0;  1 drivers
v0x7f9ef0c31e10_0 .net "rx_in", 0 0, v0x7f9ef0c32bb0_0;  1 drivers
v0x7f9ef0c31eb0_0 .net "rxclk", 0 0, v0x7f9ef0c324a0_0;  1 drivers
v0x7f9ef0c31f50_0 .net "tx_data", 7 0, v0x7f9ef0c32cd0_0;  1 drivers
v0x7f9ef0c320e0_0 .var "tx_empty", 0 0;
v0x7f9ef0c32170_0 .net "tx_enable", 0 0, v0x7f9ef0c32e30_0;  1 drivers
v0x7f9ef0c32200_0 .var "tx_out", 0 0;
v0x7f9ef0c322a0_0 .net "txclk", 0 0, v0x7f9ef0c324a0_0;  alias, 1 drivers
v0x7f9ef0c32350_0 .net "uld_rx_data", 0 0, v0x7f9ef0c33100_0;  1 drivers
E_0x7f9ef0c312a0 .event posedge, v0x7f9ef0c32350_0;
E_0x7f9ef0c312d0 .event negedge, v0x7f9ef0c31880_0;
E_0x7f9ef0c31300 .event posedge, v0x7f9ef0c31eb0_0;
E_0x7f9ef0c31350 .event posedge, L_0x7f9ef0c33400;
E_0x7f9ef0c31390 .event posedge, v0x7f9ef0c319d0_0;
E_0x7f9ef0c31400 .event edge, v0x7f9ef0c31b80_0;
L_0x7f9ef0c331b0 .concat [ 1 31 0 0], v0x7f9ef0c31880_0, L_0x7f9ef0e63008;
L_0x7f9ef0c332e0 .cmp/eq 32, L_0x7f9ef0c331b0, L_0x7f9ef0e63050;
    .scope S_0x7f9ef0c30f20;
T_1 ;
    %wait E_0x7f9ef0c31400;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef0c32200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef0c320e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9ef0c31c20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef0c31cd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9ef0c31ae0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9ef0c30f20;
T_2 ;
    %wait E_0x7f9ef0c31390;
    %load/vec4 v0x7f9ef0c32170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef0c320e0_0, 0;
    %wait E_0x7f9ef0c31300;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef0c32200_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9ef0c317d0_0, 0, 4;
T_2.2 ;
    %load/vec4 v0x7f9ef0c317d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %wait E_0x7f9ef0c31300;
    %load/vec4 v0x7f9ef0c31f50_0;
    %load/vec4 v0x7f9ef0c317d0_0;
    %part/u 1;
    %assign/vec4 v0x7f9ef0c32200_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f9ef0c317d0_0;
    %pushi/vec4 1, 0, 4;
    %add;
    %store/vec4 v0x7f9ef0c317d0_0, 0, 4;
    %jmp T_2.2;
T_2.3 ;
    %wait E_0x7f9ef0c31300;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ef0c32200_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 3 56 "$display", "DATA SENDING IS NOT ENABLED" {0 0 0};
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ef0c320e0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9ef0c30f20;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef0c31880_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7f9ef0c30f20;
T_4 ;
    %wait E_0x7f9ef0c31350;
    %load/vec4 v0x7f9ef0c31e10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef0c31880_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9ef0c30f20;
T_5 ;
    %wait E_0x7f9ef0c312d0;
    %load/vec4 v0x7f9ef0c31d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9ef0c31920_0, 0, 4;
T_5.2 ;
    %load/vec4 v0x7f9ef0c31920_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %wait E_0x7f9ef0c31300;
    %load/vec4 v0x7f9ef0c31e10_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f9ef0c31920_0;
    %assign/vec4/off/d v0x7f9ef0c31ae0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f9ef0c31920_0;
    %pushi/vec4 1, 0, 4;
    %add;
    %store/vec4 v0x7f9ef0c31920_0, 0, 4;
    %jmp T_5.2;
T_5.3 ;
    %wait E_0x7f9ef0c31300;
    %load/vec4 v0x7f9ef0c31e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef0c31cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef0c31880_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %vpi_call 3 108 "$display", "ERROR: STOP BIT NOT FOUND" {0 0 0};
    %vpi_call 3 109 "$stop" {0 0 0};
T_5.5 ;
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 3 112 "$display", "DATA RECEIVING IS NOT ENABLED" {0 0 0};
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9ef0c30f20;
T_6 ;
    %wait E_0x7f9ef0c312a0;
    %load/vec4 v0x7f9ef0c31ae0_0;
    %assign/vec4 v0x7f9ef0c31c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9ef0c31ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ef0c31cd0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9ef0c0da20;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef0c324a0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7f9ef0c0da20;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x7f9ef0c324a0_0;
    %inv;
    %store/vec4 v0x7f9ef0c324a0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9ef0c0da20;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef0c32c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef0c32f70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9ef0c32580_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x7f9ef0c0da20;
T_10 ;
    %wait E_0x7f9ef0c31300;
    %load/vec4 v0x7f9ef0c32580_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9ef0c32580_0, 0;
    %load/vec4 v0x7f9ef0c32580_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7f9ef0c32f70_0;
    %inv;
    %assign/vec4 v0x7f9ef0c32f70_0, 0;
T_10.0 ;
    %load/vec4 v0x7f9ef0c32c40_0;
    %inv;
    %assign/vec4 v0x7f9ef0c32c40_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f9ef0c0da20;
T_11 ;
    %wait E_0x7f9ef0c20c00;
    %load/vec4 v0x7f9ef0c32ee0_0;
    %store/vec4 v0x7f9ef0c32bb0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f9ef0c0da20;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef0c32890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef0c32800_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9ef0c32cd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef0c32e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef0c33100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef0c32b20_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef0c32890_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7f9ef0c32610_0, 0, 8;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x7f9ef0c326a0_0, 0, 8;
    %pushi/vec4 125, 0, 8;
    %store/vec4 v0x7f9ef0c32730_0, 0, 8;
    %load/vec4 v0x7f9ef0c32610_0;
    %store/vec4 v0x7f9ef0c213a0_0, 0, 8;
    %fork TD_uart_tb.send_n_recv, S_0x7f9ef0c062a0;
    %join;
    %load/vec4 v0x7f9ef0c326a0_0;
    %store/vec4 v0x7f9ef0c213a0_0, 0, 8;
    %fork TD_uart_tb.send_n_recv, S_0x7f9ef0c062a0;
    %join;
    %load/vec4 v0x7f9ef0c32730_0;
    %store/vec4 v0x7f9ef0c213a0_0, 0, 8;
    %fork TD_uart_tb.send_n_recv, S_0x7f9ef0c062a0;
    %join;
    %vpi_call 2 186 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart.v";
