<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - output.info - js/src/jit/x86-shared/MacroAssembler-x86-shared.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">js/src/jit/x86-shared</a> - MacroAssembler-x86-shared.h<span style="font-size: 80%;"> (source / <a href="MacroAssembler-x86-shared.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">output.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">147</td>
            <td class="headerCovTableEntry">911</td>
            <td class="headerCovTableEntryLo">16.1 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-07-14 16:53:18</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">52</td>
            <td class="headerCovTableEntry">370</td>
            <td class="headerCovTableEntryLo">14.1 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 4 -*-</a>
<span class="lineNum">       2 </span>            :  * vim: set ts=8 sts=4 et sw=4 tw=99:
<span class="lineNum">       3 </span>            :  * This Source Code Form is subject to the terms of the Mozilla Public
<span class="lineNum">       4 </span>            :  * License, v. 2.0. If a copy of the MPL was not distributed with this
<span class="lineNum">       5 </span>            :  * file, You can obtain one at http://mozilla.org/MPL/2.0/. */
<span class="lineNum">       6 </span>            : 
<span class="lineNum">       7 </span>            : #ifndef jit_x86_shared_MacroAssembler_x86_shared_h
<span class="lineNum">       8 </span>            : #define jit_x86_shared_MacroAssembler_x86_shared_h
<span class="lineNum">       9 </span>            : 
<span class="lineNum">      10 </span>            : #include &quot;mozilla/Casting.h&quot;
<span class="lineNum">      11 </span>            : 
<span class="lineNum">      12 </span>            : #if defined(JS_CODEGEN_X86)
<span class="lineNum">      13 </span>            : # include &quot;jit/x86/Assembler-x86.h&quot;
<span class="lineNum">      14 </span>            : #elif defined(JS_CODEGEN_X64)
<span class="lineNum">      15 </span>            : # include &quot;jit/x64/Assembler-x64.h&quot;
<span class="lineNum">      16 </span>            : #endif
<span class="lineNum">      17 </span>            : 
<span class="lineNum">      18 </span>            : #ifdef DEBUG
<span class="lineNum">      19 </span>            :   #define CHECK_BYTEREG(reg)                                               \
<span class="lineNum">      20 </span>            :       JS_BEGIN_MACRO                                                       \
<span class="lineNum">      21 </span>            :         AllocatableGeneralRegisterSet byteRegs(Registers::SingleByteRegs); \
<span class="lineNum">      22 </span>            :         MOZ_ASSERT(byteRegs.has(reg));                                     \
<span class="lineNum">      23 </span>            :       JS_END_MACRO
<span class="lineNum">      24 </span>            :   #define CHECK_BYTEREGS(r1, r2)                                           \
<span class="lineNum">      25 </span>            :       JS_BEGIN_MACRO                                                       \
<span class="lineNum">      26 </span>            :         AllocatableGeneralRegisterSet byteRegs(Registers::SingleByteRegs); \
<span class="lineNum">      27 </span>            :         MOZ_ASSERT(byteRegs.has(r1));                                      \
<span class="lineNum">      28 </span>            :         MOZ_ASSERT(byteRegs.has(r2));                                      \
<span class="lineNum">      29 </span>            :       JS_END_MACRO
<span class="lineNum">      30 </span>            : #else
<span class="lineNum">      31 </span>            :   #define CHECK_BYTEREG(reg) (void)0
<span class="lineNum">      32 </span>            :   #define CHECK_BYTEREGS(r1, r2) (void)0
<span class="lineNum">      33 </span>            : #endif
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : namespace js {
<span class="lineNum">      36 </span>            : namespace jit {
<span class="lineNum">      37 </span>            : 
<a name="38"><span class="lineNum">      38 </span>            : class MacroAssembler;</a>
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span><span class="lineCov">       4503 : class MacroAssemblerX86Shared : public Assembler</span>
<span class="lineNum">      41 </span>            : {
<span class="lineNum">      42 </span>            :   private:
<span class="lineNum">      43 </span>            :     // Perform a downcast. Should be removed by Bug 996602.
<span class="lineNum">      44 </span>            :     MacroAssembler&amp; asMasm();
<span class="lineNum">      45 </span>            :     const MacroAssembler&amp; asMasm() const;
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span>            :   public:
<span class="lineNum">      48 </span>            :     typedef Vector&lt;CodeOffset, 0, SystemAllocPolicy&gt; UsesVector;
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            :   protected:
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span>            :     // For Double, Float and SimdData, make the move ctors explicit so that MSVC
<a name="53"><span class="lineNum">      53 </span>            :     // knows what to use instead of copying these data structures.</a>
<span class="lineNum">      54 </span>            :     template&lt;class T&gt;
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :     struct Constant {</span>
<span class="lineNum">      56 </span>            :         typedef T Pod;
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            :         T value;
<a name="59"><span class="lineNum">      59 </span>            :         UsesVector uses;</a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         explicit Constant(const T&amp; value) : value(value) {}</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :         Constant(Constant&lt;T&gt;&amp;&amp; other) : value(other.value), uses(mozilla::Move(other.uses)) {}</span>
<span class="lineNum">      63 </span>            :         explicit Constant(const Constant&lt;T&gt;&amp;) = delete;
<span class="lineNum">      64 </span>            :     };
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span>            :     // Containers use SystemAllocPolicy since wasm releases memory after each
<span class="lineNum">      67 </span>            :     // function is compiled, and these need to live until after all functions
<span class="lineNum">      68 </span>            :     // are compiled.
<span class="lineNum">      69 </span>            :     using Double = Constant&lt;double&gt;;
<span class="lineNum">      70 </span>            :     Vector&lt;Double, 0, SystemAllocPolicy&gt; doubles_;
<span class="lineNum">      71 </span>            :     typedef HashMap&lt;double, size_t, DefaultHasher&lt;double&gt;, SystemAllocPolicy&gt; DoubleMap;
<span class="lineNum">      72 </span>            :     DoubleMap doubleMap_;
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span>            :     using Float = Constant&lt;float&gt;;
<span class="lineNum">      75 </span>            :     Vector&lt;Float, 0, SystemAllocPolicy&gt; floats_;
<span class="lineNum">      76 </span>            :     typedef HashMap&lt;float, size_t, DefaultHasher&lt;float&gt;, SystemAllocPolicy&gt; FloatMap;
<a name="77"><span class="lineNum">      77 </span>            :     FloatMap floatMap_;</a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :     struct SimdData : public Constant&lt;SimdConstant&gt; {</span></a>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         explicit SimdData(SimdConstant d) : Constant&lt;SimdConstant&gt;(d) {}</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         SimdData(SimdData&amp;&amp; d) : Constant&lt;SimdConstant&gt;(mozilla::Move(d)) {}</span>
<span class="lineNum">      82 </span>            :         explicit SimdData(const SimdData&amp;) = delete;
<span class="lineNum">      83 </span>            :         SimdConstant::Type type() const { return value.type(); }
<span class="lineNum">      84 </span>            :     };
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span>            :     Vector&lt;SimdData, 0, SystemAllocPolicy&gt; simds_;
<span class="lineNum">      87 </span>            :     typedef HashMap&lt;SimdConstant, size_t, SimdConstant, SystemAllocPolicy&gt; SimdMap;
<span class="lineNum">      88 </span>            :     SimdMap simdMap_;
<span class="lineNum">      89 </span>            : 
<span class="lineNum">      90 </span>            :     template&lt;class T, class Map&gt;
<span class="lineNum">      91 </span>            :     T* getConstant(const typename T::Pod&amp; value, Map&amp; map, Vector&lt;T, 0, SystemAllocPolicy&gt;&amp; vec);
<span class="lineNum">      92 </span>            : 
<span class="lineNum">      93 </span>            :     Float* getFloat(float f);
<span class="lineNum">      94 </span>            :     Double* getDouble(double d);
<span class="lineNum">      95 </span>            :     SimdData* getSimdData(const SimdConstant&amp; v);
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span>            :   public:
<a name="98"><span class="lineNum">      98 </span>            :     using Assembler::call;</a>
<span class="lineNum">      99 </span>            : 
<span class="lineNum">     100 </span><span class="lineCov">       4503 :     MacroAssemblerX86Shared()</span>
<span class="lineNum">     101 </span><span class="lineCov">       4503 :     { }</span>
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span>            :     bool asmMergeWith(const MacroAssemblerX86Shared&amp; other);
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span>            :     // Evaluate srcDest = minmax&lt;isMax&gt;{Float32,Double}(srcDest, second).
<span class="lineNum">     106 </span>            :     // Checks for NaN if canBeNaN is true.
<span class="lineNum">     107 </span>            :     void minMaxDouble(FloatRegister srcDest, FloatRegister second, bool canBeNaN, bool isMax);
<a name="108"><span class="lineNum">     108 </span>            :     void minMaxFloat32(FloatRegister srcDest, FloatRegister second, bool canBeNaN, bool isMax);</a>
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span><span class="lineCov">         11 :     void compareDouble(DoubleCondition cond, FloatRegister lhs, FloatRegister rhs) {</span>
<span class="lineNum">     111 </span><span class="lineCov">         11 :         if (cond &amp; DoubleConditionBitInvert)</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :             vucomisd(lhs, rhs);</span>
<span class="lineNum">     113 </span>            :         else
<span class="lineNum">     114 </span><span class="lineCov">         11 :             vucomisd(rhs, lhs);</span>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">         11 :     }</span></a>
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :     void compareFloat(DoubleCondition cond, FloatRegister lhs, FloatRegister rhs) {</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :         if (cond &amp; DoubleConditionBitInvert)</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :             vucomiss(lhs, rhs);</span>
<span class="lineNum">     120 </span>            :         else
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :             vucomiss(rhs, lhs);</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     123 </span>            : 
<span class="lineNum">     124 </span>            :     void branchNegativeZero(FloatRegister reg, Register scratch, Label* label, bool  maybeNonZero = true);
<a name="125"><span class="lineNum">     125 </span>            :     void branchNegativeZeroFloat32(FloatRegister reg, Register scratch, Label* label);</a>
<span class="lineNum">     126 </span>            : 
<span class="lineNum">     127 </span><span class="lineCov">       6062 :     void move32(Imm32 imm, Register dest) {</span>
<span class="lineNum">     128 </span>            :         // Use the ImmWord version of mov to register, which has special
<span class="lineNum">     129 </span>            :         // optimizations. Casting to uint32_t here ensures that the value
<span class="lineNum">     130 </span>            :         // is zero-extended.
<span class="lineNum">     131 </span><span class="lineCov">       6062 :         mov(ImmWord(uint32_t(imm.value)), dest);</span>
<span class="lineNum">     132 </span><span class="lineCov">       6062 :     }</span>
<span class="lineNum">     133 </span>            :     void move32(Imm32 imm, const Operand&amp; dest) {
<a name="134"><span class="lineNum">     134 </span>            :         movl(imm, dest);</a>
<span class="lineNum">     135 </span>            :     }
<span class="lineNum">     136 </span><span class="lineCov">        248 :     void move32(Register src, Register dest) {</span>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">        248 :         movl(src, dest);</span></a>
<span class="lineNum">     138 </span><span class="lineCov">        248 :     }</span>
<span class="lineNum">     139 </span><span class="lineCov">        118 :     void move32(Register src, const Operand&amp; dest) {</span>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">        118 :         movl(src, dest);</span></a>
<span class="lineNum">     141 </span><span class="lineCov">        118 :     }</span>
<span class="lineNum">     142 </span><span class="lineCov">       3248 :     void test32(Register lhs, Register rhs) {</span>
<span class="lineNum">     143 </span><span class="lineCov">       3248 :         testl(rhs, lhs);</span>
<span class="lineNum">     144 </span><span class="lineCov">       3248 :     }</span>
<span class="lineNum">     145 </span>            :     void test32(const Address&amp; addr, Imm32 imm) {
<a name="146"><span class="lineNum">     146 </span>            :         testl(imm, Operand(addr));</a>
<span class="lineNum">     147 </span>            :     }
<span class="lineNum">     148 </span><span class="lineCov">       7960 :     void test32(const Operand lhs, Imm32 imm) {</span>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">       7960 :         testl(imm, lhs);</span></a>
<span class="lineNum">     150 </span><span class="lineCov">       7960 :     }</span>
<span class="lineNum">     151 </span><span class="lineCov">        199 :     void test32(Register lhs, Imm32 rhs) {</span>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">        199 :         testl(rhs, lhs);</span></a>
<span class="lineNum">     153 </span><span class="lineCov">        199 :     }</span>
<span class="lineNum">     154 </span><span class="lineCov">       7659 :     void cmp32(Register lhs, Imm32 rhs) {</span>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">       7659 :         cmpl(rhs, lhs);</span></a>
<span class="lineNum">     156 </span><span class="lineCov">       7659 :     }</span>
<span class="lineNum">     157 </span><span class="lineCov">        221 :     void cmp32(Register lhs, Register rhs) {</span>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">        221 :         cmpl(rhs, lhs);</span></a>
<span class="lineNum">     159 </span><span class="lineCov">        221 :     }</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :     void cmp32(const Address&amp; lhs, Register rhs) {</span>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         cmp32(Operand(lhs), rhs);</span></a>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :     void cmp32(const Address&amp; lhs, Imm32 rhs) {</span>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         cmp32(Operand(lhs), rhs);</span></a>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     166 </span><span class="lineCov">       1658 :     void cmp32(const Operand&amp; lhs, Imm32 rhs) {</span>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">       1658 :         cmpl(rhs, lhs);</span></a>
<span class="lineNum">     168 </span><span class="lineCov">       1658 :     }</span>
<span class="lineNum">     169 </span><span class="lineCov">        101 :     void cmp32(const Operand&amp; lhs, Register rhs) {</span>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">        101 :         cmpl(rhs, lhs);</span></a>
<span class="lineNum">     171 </span><span class="lineCov">        101 :     }</span>
<span class="lineNum">     172 </span><span class="lineCov">          8 :     void cmp32(Register lhs, const Operand&amp; rhs) {</span>
<span class="lineNum">     173 </span><span class="lineCov">          8 :         cmpl(rhs, lhs);</span>
<span class="lineNum">     174 </span><span class="lineCov">          8 :     }</span>
<span class="lineNum">     175 </span>            :     CodeOffset cmp32WithPatch(Register lhs, Imm32 rhs) {
<span class="lineNum">     176 </span>            :         return cmplWithPatch(rhs, lhs);
<span class="lineNum">     177 </span>            :     }
<span class="lineNum">     178 </span>            :     void atomic_inc32(const Operand&amp; addr) {
<span class="lineNum">     179 </span>            :         lock_incl(addr);
<span class="lineNum">     180 </span>            :     }
<span class="lineNum">     181 </span>            :     void atomic_dec32(const Operand&amp; addr) {
<span class="lineNum">     182 </span>            :         lock_decl(addr);
<span class="lineNum">     183 </span>            :     }
<a name="184"><span class="lineNum">     184 </span>            : </a>
<span class="lineNum">     185 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :     void atomicFetchAdd8SignExtend(Register src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         CHECK_BYTEREGS(src, output);</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         if (src != output)</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :             movl(src, output);</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         lock_xaddb(output, Operand(mem));</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         movsbl(output, output);</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :     }</span>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<span class="lineNum">     194 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :     void atomicFetchAdd8ZeroExtend(Register src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         CHECK_BYTEREGS(src, output);</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :         if (src != output)</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :             movl(src, output);</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         lock_xaddb(output, Operand(mem));</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         movzbl(output, output);</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :     }</span>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<span class="lineNum">     204 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :     void atomicFetchAdd8SignExtend(Imm32 src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(output);</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         movb(src, output);</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         lock_xaddb(output, Operand(mem));</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         movsbl(output, output);</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :     }</span>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<span class="lineNum">     213 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :     void atomicFetchAdd8ZeroExtend(Imm32 src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(output);</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         movb(src, output);</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         lock_xaddb(output, Operand(mem));</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         movzbl(output, output);</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :     }</span>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<span class="lineNum">     222 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :     void atomicFetchAdd16SignExtend(Register src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         if (src != output)</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :             movl(src, output);</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         lock_xaddw(output, Operand(mem));</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         movswl(output, output);</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :     }</span>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<span class="lineNum">     231 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :     void atomicFetchAdd16ZeroExtend(Register src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         if (src != output)</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :             movl(src, output);</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         lock_xaddw(output, Operand(mem));</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         movzwl(output, output);</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :     }</span>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<span class="lineNum">     240 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :     void atomicFetchAdd16SignExtend(Imm32 src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         movl(src, output);</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :         lock_xaddw(output, Operand(mem));</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         movswl(output, output);</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :     }</span>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<span class="lineNum">     248 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :     void atomicFetchAdd16ZeroExtend(Imm32 src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         movl(src, output);</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :         lock_xaddw(output, Operand(mem));</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :         movzwl(output, output);</span>
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :     }</span>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<span class="lineNum">     256 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :     void atomicFetchAdd32(Register src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         if (src != output)</span>
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :             movl(src, output);</span>
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :         lock_xaddl(output, Operand(mem));</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :     }</span>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<span class="lineNum">     264 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :     void atomicFetchAdd32(Imm32 src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         movl(src, output);</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :         lock_xaddl(output, Operand(mem));</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :     }</span>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<span class="lineNum">     271 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :     void atomicFetchSub8SignExtend(Register src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         CHECK_BYTEREGS(src, output);</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         if (src != output)</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :             movl(src, output);</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         negl(output);</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         lock_xaddb(output, Operand(mem));</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         movsbl(output, output);</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :     }</span>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<span class="lineNum">     282 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :     void atomicFetchSub8ZeroExtend(Register src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :         CHECK_BYTEREGS(src, output);</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         if (src != output)</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :             movl(src, output);</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         negl(output);</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         lock_xaddb(output, Operand(mem));</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         movzbl(output, output);</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :     }</span>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<span class="lineNum">     293 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :     void atomicFetchSub8SignExtend(Imm32 src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(output);</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         movb(Imm32(-src.value), output);</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         lock_xaddb(output, Operand(mem));</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         movsbl(output, output);</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :     }</span>
<a name="301"><span class="lineNum">     301 </span>            : </a>
<span class="lineNum">     302 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :     void atomicFetchSub8ZeroExtend(Imm32 src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(output);</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         movb(Imm32(-src.value), output);</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         lock_xaddb(output, Operand(mem));</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         movzbl(output, output);</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :     }</span>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<span class="lineNum">     311 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :     void atomicFetchSub16SignExtend(Register src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         if (src != output)</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :             movl(src, output);</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         negl(output);</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         lock_xaddw(output, Operand(mem));</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         movswl(output, output);</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :     }</span>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<span class="lineNum">     321 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :     void atomicFetchSub16ZeroExtend(Register src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         if (src != output)</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :             movl(src, output);</span>
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :         negl(output);</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         lock_xaddw(output, Operand(mem));</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         movzwl(output, output);</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :     }</span>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<span class="lineNum">     331 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :     void atomicFetchSub16SignExtend(Imm32 src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :         movl(Imm32(-src.value), output);</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         lock_xaddw(output, Operand(mem));</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :         movswl(output, output);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :     }</span>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<span class="lineNum">     339 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :     void atomicFetchSub16ZeroExtend(Imm32 src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         movl(Imm32(-src.value), output);</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :         lock_xaddw(output, Operand(mem));</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         movzwl(output, output);</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :     }</span>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<span class="lineNum">     347 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :     void atomicFetchSub32(Register src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(temp == InvalidReg);</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :         if (src != output)</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :             movl(src, output);</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         negl(output);</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         lock_xaddl(output, Operand(mem));</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :     }</span>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<span class="lineNum">     356 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :     void atomicFetchSub32(Imm32 src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         movl(Imm32(-src.value), output);</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         lock_xaddl(output, Operand(mem));</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     361 </span>            : 
<span class="lineNum">     362 </span>            :     // requires output == eax
<span class="lineNum">     363 </span>            : #define ATOMIC_BITOP_BODY(LOAD, OP, LOCK_CMPXCHG) \
<span class="lineNum">     364 </span>            :         MOZ_ASSERT(output == eax);                \
<span class="lineNum">     365 </span>            :         LOAD(Operand(mem), eax);                  \
<span class="lineNum">     366 </span>            :         Label again;                              \
<span class="lineNum">     367 </span>            :         bind(&amp;again);                             \
<span class="lineNum">     368 </span>            :         movl(eax, temp);                          \
<span class="lineNum">     369 </span>            :         OP(src, temp);                            \
<span class="lineNum">     370 </span>            :         LOCK_CMPXCHG(temp, Operand(mem));         \
<span class="lineNum">     371 </span>            :         j(NonZero, &amp;again);
<a name="372"><span class="lineNum">     372 </span>            : </a>
<span class="lineNum">     373 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :     void atomicFetchAnd8SignExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movb, andl, lock_cmpxchgb)</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(temp);</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         movsbl(eax, eax);</span>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     379 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :     void atomicFetchAnd8ZeroExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movb, andl, lock_cmpxchgb)</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(temp);</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         movzbl(eax, eax);</span>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     385 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :     void atomicFetchAnd16SignExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movw, andl, lock_cmpxchgw)</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :         movswl(eax, eax);</span>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     390 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :     void atomicFetchAnd16ZeroExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movw, andl, lock_cmpxchgw)</span>
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         movzwl(eax, eax);</span>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     395 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :     void atomicFetchAnd32(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movl, andl, lock_cmpxchgl)</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :     }</span>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<span class="lineNum">     400 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :     void atomicFetchOr8SignExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movb, orl, lock_cmpxchgb)</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(temp);</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         movsbl(eax, eax);</span>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     406 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :     void atomicFetchOr8ZeroExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movb, orl, lock_cmpxchgb)</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(temp);</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         movzbl(eax, eax);</span>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     412 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :     void atomicFetchOr16SignExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movw, orl, lock_cmpxchgw)</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         movswl(eax, eax);</span>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     417 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :     void atomicFetchOr16ZeroExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movw, orl, lock_cmpxchgw)</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         movzwl(eax, eax);</span>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     422 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :     void atomicFetchOr32(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movl, orl, lock_cmpxchgl)</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :     }</span>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<span class="lineNum">     427 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :     void atomicFetchXor8SignExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movb, xorl, lock_cmpxchgb)</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(temp);</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :         movsbl(eax, eax);</span>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     433 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :     void atomicFetchXor8ZeroExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movb, xorl, lock_cmpxchgb)</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(temp);</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :         movzbl(eax, eax);</span>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     439 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :     void atomicFetchXor16SignExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movw, xorl, lock_cmpxchgw)</span>
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         movswl(eax, eax);</span>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     444 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :     void atomicFetchXor16ZeroExtend(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movw, xorl, lock_cmpxchgw)</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         movzwl(eax, eax);</span>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     449 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :     void atomicFetchXor32(const S&amp; src, const T&amp; mem, Register temp, Register output) {</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         ATOMIC_BITOP_BODY(movl, xorl, lock_cmpxchgl)</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     453 </span>            : 
<span class="lineNum">     454 </span>            : #undef ATOMIC_BITOP_BODY
<span class="lineNum">     455 </span>            : 
<span class="lineNum">     456 </span>            :     // S is Register or Imm32; T is Address or BaseIndex.
<a name="457"><span class="lineNum">     457 </span>            : </a>
<span class="lineNum">     458 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :     void atomicAdd8(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         lock_addb(src, Operand(mem));</span>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     462 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :     void atomicAdd16(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         lock_addw(src, Operand(mem));</span>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     466 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :     void atomicAdd32(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         lock_addl(src, Operand(mem));</span>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     470 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :     void atomicSub8(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :         lock_subb(src, Operand(mem));</span>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     474 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :     void atomicSub16(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :         lock_subw(src, Operand(mem));</span>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     478 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :     void atomicSub32(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :         lock_subl(src, Operand(mem));</span>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     482 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :     void atomicAnd8(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         lock_andb(src, Operand(mem));</span>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     486 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :     void atomicAnd16(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :         lock_andw(src, Operand(mem));</span>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     490 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :     void atomicAnd32(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :         lock_andl(src, Operand(mem));</span>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     494 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :     void atomicOr8(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         lock_orb(src, Operand(mem));</span>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     498 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :     void atomicOr16(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :         lock_orw(src, Operand(mem));</span>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     502 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :     void atomicOr32(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :         lock_orl(src, Operand(mem));</span>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     506 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :     void atomicXor8(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :         lock_xorb(src, Operand(mem));</span>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     510 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :     void atomicXor16(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :         lock_xorw(src, Operand(mem));</span>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     514 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :     void atomicXor32(const S&amp; src, const T&amp; mem) {</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :         lock_xorl(src, Operand(mem));</span>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     518 </span>            : 
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :     void storeLoadFence() {</span>
<span class="lineNum">     520 </span>            :         // This implementation follows Linux.
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :         if (HasSSE2())</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :             masm.mfence();</span>
<span class="lineNum">     523 </span>            :         else
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :             lock_addl(Imm32(0), Operand(Address(esp, 0)));</span>
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     526 </span>            : 
<span class="lineNum">     527 </span>            :     void branch16(Condition cond, Register lhs, Register rhs, Label* label) {
<span class="lineNum">     528 </span>            :         cmpw(rhs, lhs);
<span class="lineNum">     529 </span>            :         j(cond, label);
<span class="lineNum">     530 </span>            :     }
<span class="lineNum">     531 </span>            :     void branchTest16(Condition cond, Register lhs, Register rhs, Label* label) {
<span class="lineNum">     532 </span>            :         testw(rhs, lhs);
<span class="lineNum">     533 </span>            :         j(cond, label);
<a name="534"><span class="lineNum">     534 </span>            :     }</a>
<span class="lineNum">     535 </span>            : 
<span class="lineNum">     536 </span><span class="lineCov">       6902 :     void jump(Label* label) {</span>
<a name="537"><span class="lineNum">     537 </span><span class="lineCov">       6902 :         jmp(label);</span></a>
<span class="lineNum">     538 </span><span class="lineCov">       6902 :     }</span>
<span class="lineNum">     539 </span><span class="lineCov">       1119 :     void jump(JitCode* code) {</span>
<span class="lineNum">     540 </span><span class="lineCov">       1119 :         jmp(code);</span>
<span class="lineNum">     541 </span><span class="lineCov">       1119 :     }</span>
<span class="lineNum">     542 </span>            :     void jump(RepatchLabel* label) {
<a name="543"><span class="lineNum">     543 </span>            :         jmp(label);</a>
<span class="lineNum">     544 </span>            :     }
<span class="lineNum">     545 </span><span class="lineCov">        191 :     void jump(Register reg) {</span>
<a name="546"><span class="lineNum">     546 </span><span class="lineCov">        191 :         jmp(Operand(reg));</span></a>
<span class="lineNum">     547 </span><span class="lineCov">        191 :     }</span>
<span class="lineNum">     548 </span><span class="lineCov">         71 :     void jump(const Address&amp; addr) {</span>
<a name="549"><span class="lineNum">     549 </span><span class="lineCov">         71 :         jmp(Operand(addr));</span></a>
<span class="lineNum">     550 </span><span class="lineCov">         71 :     }</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :     void jump(wasm::TrapDesc target) {</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         jmp(target);</span>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     554 </span>            : 
<span class="lineNum">     555 </span><span class="lineCov">         58 :     void convertInt32ToDouble(Register src, FloatRegister dest) {</span>
<span class="lineNum">     556 </span>            :         // vcvtsi2sd and friends write only part of their output register, which
<span class="lineNum">     557 </span>            :         // causes slowdowns on out-of-order processors. Explicitly break
<span class="lineNum">     558 </span>            :         // dependencies with vxorpd (and vxorps elsewhere), which are handled
<span class="lineNum">     559 </span>            :         // specially in modern CPUs, for this purpose. See sections 8.14, 9.8,
<span class="lineNum">     560 </span>            :         // 10.8, 12.9, 13.16, 14.14, and 15.8 of Agner's Microarchitecture
<span class="lineNum">     561 </span>            :         // document.
<span class="lineNum">     562 </span><span class="lineCov">         58 :         zeroDouble(dest);</span>
<a name="563"><span class="lineNum">     563 </span><span class="lineCov">         58 :         vcvtsi2sd(src, dest, dest);</span></a>
<span class="lineNum">     564 </span><span class="lineCov">         58 :     }</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :     void convertInt32ToDouble(const Address&amp; src, FloatRegister dest) {</span>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         convertInt32ToDouble(Operand(src), dest);</span></a>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :     void convertInt32ToDouble(const BaseIndex&amp; src, FloatRegister dest) {</span>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :         convertInt32ToDouble(Operand(src), dest);</span></a>
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :     void convertInt32ToDouble(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     572 </span>            :         // Clear the output register first to break dependencies; see above;
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :         zeroDouble(dest);</span>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :         vcvtsi2sd(Operand(src), dest, dest);</span></a>
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :     void convertInt32ToFloat32(Register src, FloatRegister dest) {</span>
<span class="lineNum">     577 </span>            :         // Clear the output register first to break dependencies; see above;
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         zeroFloat32(dest);</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :         vcvtsi2ss(src, dest, dest);</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     581 </span>            :     void convertInt32ToFloat32(const Address&amp; src, FloatRegister dest) {
<span class="lineNum">     582 </span>            :         convertInt32ToFloat32(Operand(src), dest);
<span class="lineNum">     583 </span>            :     }
<span class="lineNum">     584 </span>            :     void convertInt32ToFloat32(const Operand&amp; src, FloatRegister dest) {
<span class="lineNum">     585 </span>            :         // Clear the output register first to break dependencies; see above;
<span class="lineNum">     586 </span>            :         zeroFloat32(dest);
<a name="587"><span class="lineNum">     587 </span>            :         vcvtsi2ss(src, dest, dest);</a>
<span class="lineNum">     588 </span>            :     }
<span class="lineNum">     589 </span><span class="lineCov">          1 :     Condition testDoubleTruthy(bool truthy, FloatRegister reg) {</span>
<span class="lineNum">     590 </span><span class="lineCov">          2 :         ScratchDoubleScope scratch(asMasm());</span>
<span class="lineNum">     591 </span><span class="lineCov">          1 :         zeroDouble(scratch);</span>
<span class="lineNum">     592 </span><span class="lineCov">          1 :         vucomisd(reg, scratch);</span>
<span class="lineNum">     593 </span><span class="lineCov">          2 :         return truthy ? NonZero : Zero;</span>
<span class="lineNum">     594 </span>            :     }
<span class="lineNum">     595 </span>            : 
<span class="lineNum">     596 </span>            :     // Class which ensures that registers used in byte ops are compatible with
<span class="lineNum">     597 </span>            :     // such instructions, even if the original register passed in wasn't. This
<span class="lineNum">     598 </span>            :     // only applies to x86, as on x64 all registers are valid single byte regs.
<span class="lineNum">     599 </span>            :     // This doesn't lead to great code but helps to simplify code generation.
<span class="lineNum">     600 </span>            :     //
<span class="lineNum">     601 </span>            :     // Note that this can currently only be used in cases where the register is
<span class="lineNum">     602 </span>            :     // read from by the guarded instruction, not written to.
<span class="lineNum">     603 </span>            :     class AutoEnsureByteRegister {
<span class="lineNum">     604 </span>            :         MacroAssemblerX86Shared* masm;
<span class="lineNum">     605 </span>            :         Register original_;
<span class="lineNum">     606 </span>            :         Register substitute_;
<span class="lineNum">     607 </span>            : 
<a name="608"><span class="lineNum">     608 </span>            :       public:</a>
<span class="lineNum">     609 </span>            :         template &lt;typename T&gt;
<span class="lineNum">     610 </span><span class="lineCov">         11 :         AutoEnsureByteRegister(MacroAssemblerX86Shared* masm, T address, Register reg)</span>
<span class="lineNum">     611 </span><span class="lineCov">         11 :           : masm(masm), original_(reg)</span>
<span class="lineNum">     612 </span>            :         {
<span class="lineNum">     613 </span><span class="lineCov">         11 :             AllocatableGeneralRegisterSet singleByteRegs(Registers::SingleByteRegs);</span>
<span class="lineNum">     614 </span><span class="lineCov">         11 :             if (singleByteRegs.has(reg)) {</span>
<span class="lineNum">     615 </span><span class="lineCov">         11 :                 substitute_ = reg;</span>
<span class="lineNum">     616 </span>            :             } else {
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :                 MOZ_ASSERT(address.base != StackPointer);</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 do {</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :                     substitute_ = singleByteRegs.takeAny();</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :                 } while (Operand(address).containsReg(substitute_));</span>
<span class="lineNum">     621 </span>            : 
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :                 masm-&gt;push(substitute_);</span>
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 masm-&gt;mov(reg, substitute_);</span>
<span class="lineNum">     624 </span>            :             }
<a name="625"><span class="lineNum">     625 </span><span class="lineCov">         11 :         }</span></a>
<span class="lineNum">     626 </span>            : 
<span class="lineNum">     627 </span><span class="lineCov">         22 :         ~AutoEnsureByteRegister() {</span>
<span class="lineNum">     628 </span><span class="lineCov">         11 :             if (original_ != substitute_)</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 masm-&gt;pop(substitute_);</span>
<a name="630"><span class="lineNum">     630 </span><span class="lineCov">         11 :         }</span></a>
<span class="lineNum">     631 </span>            : 
<span class="lineNum">     632 </span><span class="lineCov">         11 :         Register reg() {</span>
<span class="lineNum">     633 </span><span class="lineCov">         11 :             return substitute_;</span>
<span class="lineNum">     634 </span>            :         }
<a name="635"><span class="lineNum">     635 </span>            :     };</a>
<span class="lineNum">     636 </span>            : 
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :     void load8ZeroExtend(const Operand&amp; src, Register dest) {</span>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :         movzbl(src, dest);</span></a>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     640 </span><span class="lineCov">        124 :     void load8ZeroExtend(const Address&amp; src, Register dest) {</span>
<a name="641"><span class="lineNum">     641 </span><span class="lineCov">        124 :         movzbl(Operand(src), dest);</span></a>
<span class="lineNum">     642 </span><span class="lineCov">        124 :     }</span>
<span class="lineNum">     643 </span><span class="lineCov">        532 :     void load8ZeroExtend(const BaseIndex&amp; src, Register dest) {</span>
<span class="lineNum">     644 </span><span class="lineCov">        532 :         movzbl(Operand(src), dest);</span>
<span class="lineNum">     645 </span><span class="lineCov">        532 :     }</span>
<span class="lineNum">     646 </span>            :     void load8SignExtend(const Operand&amp; src, Register dest) {
<a name="647"><span class="lineNum">     647 </span>            :         movsbl(src, dest);</a>
<span class="lineNum">     648 </span>            :     }
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :     void load8SignExtend(const Address&amp; src, Register dest) {</span>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :         movsbl(Operand(src), dest);</span></a>
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :     void load8SignExtend(const BaseIndex&amp; src, Register dest) {</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :         movsbl(Operand(src), dest);</span>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     655 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     656 </span><span class="lineCov">          4 :     void store8(Imm32 src, const T&amp; dest) {</span>
<span class="lineNum">     657 </span><span class="lineCov">          4 :         movb(src, Operand(dest));</span>
<a name="658"><span class="lineNum">     658 </span><span class="lineCov">          4 :     }</span></a>
<span class="lineNum">     659 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     660 </span><span class="lineCov">         11 :     void store8(Register src, const T&amp; dest) {</span>
<span class="lineNum">     661 </span><span class="lineCov">         22 :         AutoEnsureByteRegister ensure(this, dest, src);</span>
<span class="lineNum">     662 </span><span class="lineCov">         11 :         movb(ensure.reg(), Operand(dest));</span>
<a name="663"><span class="lineNum">     663 </span><span class="lineCov">         11 :     }</span></a>
<span class="lineNum">     664 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :     void compareExchange8ZeroExtend(const T&amp; mem, Register oldval, Register newval, Register output) {</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(output == eax);</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(newval);</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :         if (oldval != output)</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :             movl(oldval, output);</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :         lock_cmpxchgb(newval, Operand(mem));</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :         movzbl(output, output);</span>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     673 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :     void compareExchange8SignExtend(const T&amp; mem, Register oldval, Register newval, Register output) {</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(output == eax);</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :         CHECK_BYTEREG(newval);</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :         if (oldval != output)</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :             movl(oldval, output);</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :         lock_cmpxchgb(newval, Operand(mem));</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :         movsbl(output, output);</span>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     682 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :     void atomicExchange8ZeroExtend(const T&amp; mem, Register value, Register output) {</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :         if (value != output)</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :             movl(value, output);</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :         xchgb(output, Operand(mem));</span>
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :         movzbl(output, output);</span>
<a name="688"><span class="lineNum">     688 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     689 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :     void atomicExchange8SignExtend(const T&amp; mem, Register value, Register output) {</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :         if (value != output)</span>
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :             movl(value, output);</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :         xchgb(output, Operand(mem));</span>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :         movsbl(output, output);</span></a>
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :     void load16ZeroExtend(const Operand&amp; src, Register dest) {</span>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         movzwl(src, dest);</span></a>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     699 </span><span class="lineCov">        126 :     void load16ZeroExtend(const Address&amp; src, Register dest) {</span>
<a name="700"><span class="lineNum">     700 </span><span class="lineCov">        126 :         movzwl(Operand(src), dest);</span></a>
<span class="lineNum">     701 </span><span class="lineCov">        126 :     }</span>
<span class="lineNum">     702 </span><span class="lineCov">         73 :     void load16ZeroExtend(const BaseIndex&amp; src, Register dest) {</span>
<span class="lineNum">     703 </span><span class="lineCov">         73 :         movzwl(Operand(src), dest);</span>
<a name="704"><span class="lineNum">     704 </span><span class="lineCov">         73 :     }</span></a>
<span class="lineNum">     705 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     706 </span><span class="lineCov">         40 :     void store16(const S&amp; src, const T&amp; dest) {</span>
<span class="lineNum">     707 </span><span class="lineCov">         40 :         movw(src, Operand(dest));</span>
<a name="708"><span class="lineNum">     708 </span><span class="lineCov">         40 :     }</span></a>
<span class="lineNum">     709 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :     void compareExchange16ZeroExtend(const T&amp; mem, Register oldval, Register newval, Register output) {</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(output == eax);</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :         if (oldval != output)</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :             movl(oldval, output);</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :         lock_cmpxchgw(newval, Operand(mem));</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         movzwl(output, output);</span>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     717 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :     void compareExchange16SignExtend(const T&amp; mem, Register oldval, Register newval, Register output) {</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(output == eax);</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :         if (oldval != output)</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :             movl(oldval, output);</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         lock_cmpxchgw(newval, Operand(mem));</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :         movswl(output, output);</span>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     725 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :     void atomicExchange16ZeroExtend(const T&amp; mem, Register value, Register output) {</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :         if (value != output)</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :             movl(value, output);</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :         xchgw(output, Operand(mem));</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         movzwl(output, output);</span>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     732 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :     void atomicExchange16SignExtend(const T&amp; mem, Register value, Register output) {</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         if (value != output)</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :             movl(value, output);</span>
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :         xchgw(output, Operand(mem));</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         movswl(output, output);</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     739 </span>            :     void load16SignExtend(const Operand&amp; src, Register dest) {
<a name="740"><span class="lineNum">     740 </span>            :         movswl(src, dest);</a>
<span class="lineNum">     741 </span>            :     }
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :     void load16SignExtend(const Address&amp; src, Register dest) {</span>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :         movswl(Operand(src), dest);</span></a>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :     void load16SignExtend(const BaseIndex&amp; src, Register dest) {</span>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :         movswl(Operand(src), dest);</span></a>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     748 </span><span class="lineCov">       1639 :     void load32(const Address&amp; address, Register dest) {</span>
<a name="749"><span class="lineNum">     749 </span><span class="lineCov">       1639 :         movl(Operand(address), dest);</span></a>
<span class="lineNum">     750 </span><span class="lineCov">       1639 :     }</span>
<span class="lineNum">     751 </span><span class="lineCov">         51 :     void load32(const BaseIndex&amp; src, Register dest) {</span>
<a name="752"><span class="lineNum">     752 </span><span class="lineCov">         51 :         movl(Operand(src), dest);</span></a>
<span class="lineNum">     753 </span><span class="lineCov">         51 :     }</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :     void load32(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :         movl(src, dest);</span>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     757 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     758 </span><span class="lineCov">       6588 :     void store32(const S&amp; src, const T&amp; dest) {</span>
<span class="lineNum">     759 </span><span class="lineCov">       6588 :         movl(src, Operand(dest));</span>
<a name="760"><span class="lineNum">     760 </span><span class="lineCov">       6588 :     }</span></a>
<span class="lineNum">     761 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :     void compareExchange32(const T&amp; mem, Register oldval, Register newval, Register output) {</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(output == eax);</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :         if (oldval != output)</span>
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :             movl(oldval, output);</span>
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :         lock_cmpxchgl(newval, Operand(mem));</span>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     768 </span>            :     template &lt;typename T&gt;
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :     void atomicExchange32(const T&amp; mem, Register value, Register output) {</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         if (value != output)</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :             movl(value, output);</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :         xchgl(output, Operand(mem));</span>
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     774 </span>            :     template &lt;typename S, typename T&gt;
<span class="lineNum">     775 </span>            :     void store32_NoSecondScratch(const S&amp; src, const T&amp; dest) {
<a name="776"><span class="lineNum">     776 </span>            :         store32(src, dest);</a>
<span class="lineNum">     777 </span>            :     }
<span class="lineNum">     778 </span><span class="lineCov">         14 :     void loadDouble(const Address&amp; src, FloatRegister dest) {</span>
<a name="779"><span class="lineNum">     779 </span><span class="lineCov">         14 :         vmovsd(src, dest);</span></a>
<span class="lineNum">     780 </span><span class="lineCov">         14 :     }</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :     void loadDouble(const BaseIndex&amp; src, FloatRegister dest) {</span>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :         vmovsd(src, dest);</span></a>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :     void loadDouble(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     786 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :             loadDouble(src.toAddress(), dest);</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     789 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :             loadDouble(src.toBaseIndex(), dest);</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     792 </span>            :           default:
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="794"><span class="lineNum">     794 </span>            :         }</a>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :     void moveDouble(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">     797 </span>            :         // Use vmovapd instead of vmovsd to avoid dependencies.
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :         vmovapd(src, dest);</span></a>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     800 </span><span class="lineCov">         59 :     void zeroDouble(FloatRegister reg) {</span>
<a name="801"><span class="lineNum">     801 </span><span class="lineCov">         59 :         vxorpd(reg, reg, reg);</span></a>
<span class="lineNum">     802 </span><span class="lineCov">         59 :     }</span>
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :     void zeroFloat32(FloatRegister reg) {</span>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :         vxorps(reg, reg, reg);</span></a>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :     void convertFloat32ToDouble(FloatRegister src, FloatRegister dest) {</span>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :         vcvtss2sd(src, dest, dest);</span></a>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :     void convertDoubleToFloat32(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :         vcvtsd2ss(src, dest, dest);</span>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     812 </span>            : 
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :     void loadInt32x4(const Address&amp; addr, FloatRegister dest) {</span>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :         vmovdqa(Operand(addr), dest);</span></a>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :     void loadFloat32x4(const Address&amp; addr, FloatRegister dest) {</span>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :         vmovaps(Operand(addr), dest);</span></a>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :     void storeInt32x4(FloatRegister src, const Address&amp; addr) {</span>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :         vmovdqa(src, Operand(addr));</span></a>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :     void storeFloat32x4(FloatRegister src, const Address&amp; addr) {</span>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :         vmovaps(src, Operand(addr));</span>
<a name="824"><span class="lineNum">     824 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     825 </span>            : 
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :     void convertFloat32x4ToInt32x4(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">     827 </span>            :         // Note that if the conversion failed (because the converted
<span class="lineNum">     828 </span>            :         // result is larger than the maximum signed int32, or less than the
<span class="lineNum">     829 </span>            :         // least signed int32, or NaN), this will return the undefined integer
<span class="lineNum">     830 </span>            :         // value (0x8000000).
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :         vcvttps2dq(src, dest);</span></a>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :     void convertInt32x4ToFloat32x4(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :         vcvtdq2ps(src, dest);</span>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     836 </span>            : 
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :     void bitwiseAndSimd128(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     838 </span>            :         // TODO Using the &quot;ps&quot; variant for all types incurs a domain crossing
<span class="lineNum">     839 </span>            :         // penalty for integer types and double.
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :         vandps(src, dest, dest);</span></a>
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :     void bitwiseAndNotSimd128(const Operand&amp; src, FloatRegister dest) {</span>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :         vandnps(src, dest, dest);</span></a>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :     void bitwiseOrSimd128(const Operand&amp; src, FloatRegister dest) {</span>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :         vorps(src, dest, dest);</span></a>
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :     void bitwiseXorSimd128(const Operand&amp; src, FloatRegister dest) {</span>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :         vxorps(src, dest, dest);</span></a>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :     void zeroSimd128Float(FloatRegister dest) {</span>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :         vxorps(dest, dest, dest);</span></a>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :     void zeroSimd128Int(FloatRegister dest) {</span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :         vpxor(dest, dest, dest);</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     857 </span>            : 
<span class="lineNum">     858 </span>            :     template &lt;class T, class Reg&gt; inline void loadScalar(const Operand&amp; src, Reg dest);
<span class="lineNum">     859 </span>            :     template &lt;class T, class Reg&gt; inline void storeScalar(Reg src, const Address&amp; dest);
<span class="lineNum">     860 </span>            :     template &lt;class T&gt; inline void loadAlignedVector(const Address&amp; src, FloatRegister dest);
<a name="861"><span class="lineNum">     861 </span>            :     template &lt;class T&gt; inline void storeAlignedVector(FloatRegister src, const Address&amp; dest);</a>
<span class="lineNum">     862 </span>            : 
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :     void loadInt32x1(const Address&amp; src, FloatRegister dest) {</span>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :         vmovd(Operand(src), dest);</span></a>
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :     void loadInt32x1(const BaseIndex&amp; src, FloatRegister dest) {</span>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :         vmovd(Operand(src), dest);</span></a>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :     void loadInt32x2(const Address&amp; src, FloatRegister dest) {</span>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :         vmovq(Operand(src), dest);</span></a>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :     void loadInt32x2(const BaseIndex&amp; src, FloatRegister dest) {</span>
<a name="873"><span class="lineNum">     873 </span><span class="lineNoCov">          0 :         vmovq(Operand(src), dest);</span></a>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :     void loadInt32x3(const BaseIndex&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :         BaseIndex srcZ(src);</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :         srcZ.offset += 2 * sizeof(int32_t);</span>
<span class="lineNum">     878 </span>            : 
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(asMasm());</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :         vmovq(Operand(src), dest);</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :         vmovd(Operand(srcZ), scratch);</span>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 :         vmovlhps(scratch, dest, dest);</span></a>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :     void loadInt32x3(const Address&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         Address srcZ(src);</span>
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :         srcZ.offset += 2 * sizeof(int32_t);</span>
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(asMasm());</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :         vmovq(Operand(src), dest);</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :         vmovd(Operand(srcZ), scratch);</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :         vmovlhps(scratch, dest, dest);</span>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     893 </span>            : 
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :     void loadAlignedSimd128Int(const Address&amp; src, FloatRegister dest) {</span>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :         vmovdqa(Operand(src), dest);</span></a>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :     void loadAlignedSimd128Int(const Operand&amp; src, FloatRegister dest) {</span>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :         vmovdqa(src, dest);</span></a>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :     void storeAlignedSimd128Int(FloatRegister src, const Address&amp; dest) {</span>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 :         vmovdqa(src, Operand(dest));</span></a>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :     void moveSimd128Int(FloatRegister src, FloatRegister dest) {</span>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :         vmovdqa(src, dest);</span></a>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :     FloatRegister reusedInputInt32x4(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :         if (HasAVX())</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :             return src;</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :         moveSimd128Int(src, dest);</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :         return dest;</span>
<span class="lineNum">     911 </span>            :     }
<span class="lineNum">     912 </span>            :     FloatRegister reusedInputAlignedInt32x4(const Operand&amp; src, FloatRegister dest) {
<span class="lineNum">     913 </span>            :         if (HasAVX() &amp;&amp; src.kind() == Operand::FPREG)
<span class="lineNum">     914 </span>            :             return FloatRegister::FromCode(src.fpu());
<span class="lineNum">     915 </span>            :         loadAlignedSimd128Int(src, dest);
<a name="916"><span class="lineNum">     916 </span>            :         return dest;</a>
<span class="lineNum">     917 </span>            :     }
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :     void loadUnalignedSimd128Int(const Address&amp; src, FloatRegister dest) {</span>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :         vmovdqu(Operand(src), dest);</span></a>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :     void loadUnalignedSimd128Int(const BaseIndex&amp; src, FloatRegister dest) {</span>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :         vmovdqu(Operand(src), dest);</span></a>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :     void loadUnalignedSimd128Int(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :         vmovdqu(src, dest);</span>
<a name="926"><span class="lineNum">     926 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :     void storeInt32x1(FloatRegister src, const Address&amp; dest) {</span>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :         vmovd(src, Operand(dest));</span></a>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :     void storeInt32x1(FloatRegister src, const BaseIndex&amp; dest) {</span>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 :         vmovd(src, Operand(dest));</span></a>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :     void storeInt32x2(FloatRegister src, const Address&amp; dest) {</span>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :         vmovq(src, Operand(dest));</span></a>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :     void storeInt32x2(FloatRegister src, const BaseIndex&amp; dest) {</span>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 :         vmovq(src, Operand(dest));</span></a>
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :     void storeInt32x3(FloatRegister src, const Address&amp; dest) {</span>
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :         Address destZ(dest);</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :         destZ.offset += 2 * sizeof(int32_t);</span>
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :         vmovq(src, Operand(dest));</span>
<span class="lineNum">     944 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(asMasm());</span>
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :         vmovhlps(src, scratch, scratch);</span>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :         vmovd(scratch, Operand(destZ));</span></a>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :     void storeInt32x3(FloatRegister src, const BaseIndex&amp; dest) {</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :         BaseIndex destZ(dest);</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :         destZ.offset += 2 * sizeof(int32_t);</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :         vmovq(src, Operand(dest));</span>
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(asMasm());</span>
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :         vmovhlps(src, scratch, scratch);</span>
<span class="lineNum">     954 </span><span class="lineNoCov">          0 :         vmovd(scratch, Operand(destZ));</span>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     956 </span>            : 
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :     void storeUnalignedSimd128Int(FloatRegister src, const Address&amp; dest) {</span>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         vmovdqu(src, Operand(dest));</span></a>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :     void storeUnalignedSimd128Int(FloatRegister src, const BaseIndex&amp; dest) {</span>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :         vmovdqu(src, Operand(dest));</span></a>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :     void storeUnalignedSimd128Int(FloatRegister src, const Operand&amp; dest) {</span>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :         vmovdqu(src, dest);</span></a>
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :     void packedEqualInt32x4(const Operand&amp; src, FloatRegister dest) {</span>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :         vpcmpeqd(src, dest, dest);</span></a>
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :     void packedGreaterThanInt32x4(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :         vpcmpgtd(src, dest, dest);</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     972 </span>            :     void packedAddInt8(const Operand&amp; src, FloatRegister dest) {
<a name="973"><span class="lineNum">     973 </span>            :         vpaddb(src, dest, dest);</a>
<span class="lineNum">     974 </span>            :     }
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :     void packedSubInt8(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :         vpsubb(src, dest, dest);</span>
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     978 </span>            :     void packedAddInt16(const Operand&amp; src, FloatRegister dest) {
<a name="979"><span class="lineNum">     979 </span>            :         vpaddw(src, dest, dest);</a>
<span class="lineNum">     980 </span>            :     }
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :     void packedSubInt16(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :         vpsubw(src, dest, dest);</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     984 </span>            :     void packedAddInt32(const Operand&amp; src, FloatRegister dest) {
<a name="985"><span class="lineNum">     985 </span>            :         vpaddd(src, dest, dest);</a>
<span class="lineNum">     986 </span>            :     }
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :     void packedSubInt32(const Operand&amp; src, FloatRegister dest) {</span>
<a name="988"><span class="lineNum">     988 </span><span class="lineNoCov">          0 :         vpsubd(src, dest, dest);</span></a>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :     void packedRcpApproximationFloat32x4(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     991 </span>            :         // This function is an approximation of the result, this might need
<span class="lineNum">     992 </span>            :         // fix up if the spec requires a given precision for this operation.
<span class="lineNum">     993 </span>            :         // TODO See also bug 1068028.
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :         vrcpps(src, dest);</span></a>
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :     void packedRcpSqrtApproximationFloat32x4(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     997 </span>            :         // TODO See comment above. See also bug 1068028.
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 :         vrsqrtps(src, dest);</span></a>
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :     void packedSqrtFloat32x4(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :         vsqrtps(src, dest);</span>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1003 </span>            : 
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :     void packedLeftShiftByScalarInt16x8(FloatRegister src, FloatRegister dest) {</span>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineNoCov">          0 :         vpsllw(src, dest, dest);</span></a>
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :     void packedLeftShiftByScalarInt16x8(Imm32 count, FloatRegister dest) {</span>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineNoCov">          0 :         vpsllw(count, dest, dest);</span></a>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :     void packedRightShiftByScalarInt16x8(FloatRegister src, FloatRegister dest) {</span>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         vpsraw(src, dest, dest);</span></a>
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :     void packedRightShiftByScalarInt16x8(Imm32 count, FloatRegister dest) {</span>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         vpsraw(count, dest, dest);</span></a>
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :     void packedUnsignedRightShiftByScalarInt16x8(FloatRegister src, FloatRegister dest) {</span>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         vpsrlw(src, dest, dest);</span></a>
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :     void packedUnsignedRightShiftByScalarInt16x8(Imm32 count, FloatRegister dest) {</span>
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         vpsrlw(count, dest, dest);</span>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1022 </span>            : 
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :     void packedLeftShiftByScalarInt32x4(FloatRegister src, FloatRegister dest) {</span>
<a name="1024"><span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         vpslld(src, dest, dest);</span></a>
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :     void packedLeftShiftByScalarInt32x4(Imm32 count, FloatRegister dest) {</span>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         vpslld(count, dest, dest);</span></a>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :     void packedRightShiftByScalarInt32x4(FloatRegister src, FloatRegister dest) {</span>
<a name="1030"><span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         vpsrad(src, dest, dest);</span></a>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :     void packedRightShiftByScalarInt32x4(Imm32 count, FloatRegister dest) {</span>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         vpsrad(count, dest, dest);</span></a>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :     void packedUnsignedRightShiftByScalarInt32x4(FloatRegister src, FloatRegister dest) {</span>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         vpsrld(src, dest, dest);</span></a>
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :     void packedUnsignedRightShiftByScalarInt32x4(Imm32 count, FloatRegister dest) {</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :         vpsrld(count, dest, dest);</span>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1041 </span>            : 
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :     void loadFloat32x3(const Address&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :         Address srcZ(src);</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :         srcZ.offset += 2 * sizeof(float);</span>
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :         vmovsd(src, dest);</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(asMasm());</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         vmovss(srcZ, scratch);</span>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         vmovlhps(scratch, dest, dest);</span></a>
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :     void loadFloat32x3(const BaseIndex&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 :         BaseIndex srcZ(src);</span>
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         srcZ.offset += 2 * sizeof(float);</span>
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         vmovsd(src, dest);</span>
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(asMasm());</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         vmovss(srcZ, scratch);</span>
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :         vmovlhps(scratch, dest, dest);</span>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1058 </span>            : 
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :     void loadAlignedSimd128Float(const Address&amp; src, FloatRegister dest) {</span>
<a name="1060"><span class="lineNum">    1060 </span><span class="lineNoCov">          0 :         vmovaps(Operand(src), dest);</span></a>
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :     void loadAlignedSimd128Float(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :         vmovaps(src, dest);</span>
<a name="1064"><span class="lineNum">    1064 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1065 </span>            : 
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :     void storeAlignedSimd128Float(FloatRegister src, const Address&amp; dest) {</span>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         vmovaps(src, Operand(dest));</span></a>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :     void moveSimd128Float(FloatRegister src, FloatRegister dest) {</span>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         vmovaps(src, dest);</span></a>
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :     FloatRegister reusedInputFloat32x4(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :         if (HasAVX())</span>
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 :             return src;</span>
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :         moveSimd128Float(src, dest);</span>
<a name="1076"><span class="lineNum">    1076 </span><span class="lineNoCov">          0 :         return dest;</span></a>
<span class="lineNum">    1077 </span>            :     }
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :     FloatRegister reusedInputAlignedFloat32x4(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         if (HasAVX() &amp;&amp; src.kind() == Operand::FPREG)</span>
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :             return FloatRegister::FromCode(src.fpu());</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :         loadAlignedSimd128Float(src, dest);</span>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         return dest;</span></a>
<span class="lineNum">    1083 </span>            :     }
<span class="lineNum">    1084 </span><span class="lineCov">     165534 :     void loadUnalignedSimd128Float(const Address&amp; src, FloatRegister dest) {</span>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineCov">     165534 :         vmovups(Operand(src), dest);</span></a>
<span class="lineNum">    1086 </span><span class="lineCov">     165522 :     }</span>
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :     void loadUnalignedSimd128Float(const BaseIndex&amp; src, FloatRegister dest) {</span>
<a name="1088"><span class="lineNum">    1088 </span><span class="lineNoCov">          0 :         vmovdqu(Operand(src), dest);</span></a>
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :     void loadUnalignedSimd128Float(const Operand&amp; src, FloatRegister dest) {</span>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         vmovups(src, dest);</span></a>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1093 </span><span class="lineCov">     165665 :     void storeUnalignedSimd128Float(FloatRegister src, const Address&amp; dest) {</span>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineCov">     165665 :         vmovups(src, Operand(dest));</span></a>
<span class="lineNum">    1095 </span><span class="lineCov">     165663 :     }</span>
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :     void storeUnalignedSimd128Float(FloatRegister src, const BaseIndex&amp; dest) {</span>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         vmovups(src, Operand(dest));</span></a>
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :     void storeUnalignedSimd128Float(FloatRegister src, const Operand&amp; dest) {</span>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         vmovups(src, dest);</span></a>
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :     void packedAddFloat32(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         vaddps(src, dest, dest);</span>
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1105 </span>            :     void packedSubFloat32(const Operand&amp; src, FloatRegister dest) {
<span class="lineNum">    1106 </span>            :         vsubps(src, dest, dest);
<span class="lineNum">    1107 </span>            :     }
<span class="lineNum">    1108 </span>            :     void packedMulFloat32(const Operand&amp; src, FloatRegister dest) {
<span class="lineNum">    1109 </span>            :         vmulps(src, dest, dest);
<span class="lineNum">    1110 </span>            :     }
<span class="lineNum">    1111 </span>            :     void packedDivFloat32(const Operand&amp; src, FloatRegister dest) {
<span class="lineNum">    1112 </span>            :         vdivps(src, dest, dest);
<a name="1113"><span class="lineNum">    1113 </span>            :     }</a>
<span class="lineNum">    1114 </span>            : 
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :     static uint32_t ComputeShuffleMask(uint32_t x = 0, uint32_t y = 1,</span>
<span class="lineNum">    1116 </span>            :                                        uint32_t z = 2, uint32_t w = 3)
<span class="lineNum">    1117 </span>            :     {
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(x &lt; 4 &amp;&amp; y &lt; 4 &amp;&amp; z &lt; 4 &amp;&amp; w &lt; 4);</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :         uint32_t r = (w &lt;&lt; 6) | (z &lt;&lt; 4) | (y &lt;&lt; 2) | (x &lt;&lt; 0);</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(r &lt; 256);</span>
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="1122"><span class="lineNum">    1122 </span>            :     }</a>
<span class="lineNum">    1123 </span>            : 
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :     void shuffleInt32(uint32_t mask, FloatRegister src, FloatRegister dest) {</span>
<a name="1125"><span class="lineNum">    1125 </span><span class="lineNoCov">          0 :         vpshufd(mask, src, dest);</span></a>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :     void moveLowInt32(FloatRegister src, Register dest) {</span>
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :         vmovd(src, dest);</span>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1130 </span>            : 
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :     void moveHighPairToLowPairFloat32(FloatRegister src, FloatRegister dest) {</span>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineNoCov">          0 :         vmovhlps(src, dest, dest);</span></a>
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :     void shuffleFloat32(uint32_t mask, FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    1135 </span>            :         // The shuffle instruction on x86 is such that it moves 2 words from
<span class="lineNum">    1136 </span>            :         // the dest and 2 words from the src operands. To simplify things, just
<span class="lineNum">    1137 </span>            :         // clobber the output with the input and apply the instruction
<span class="lineNum">    1138 </span>            :         // afterwards.
<span class="lineNum">    1139 </span>            :         // Note: this is useAtStart-safe because src isn't read afterwards.
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :         FloatRegister srcCopy = reusedInputFloat32x4(src, dest);</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         vshufps(mask, srcCopy, srcCopy, dest);</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1143 </span>            :     void shuffleMix(uint32_t mask, const Operand&amp; src, FloatRegister dest) {
<span class="lineNum">    1144 </span>            :         // Note this uses vshufps, which is a cross-domain penalty on CPU where it
<span class="lineNum">    1145 </span>            :         // applies, but that's the way clang and gcc do it.
<span class="lineNum">    1146 </span>            :         vshufps(mask, src, dest, dest);
<span class="lineNum">    1147 </span>            :     }
<span class="lineNum">    1148 </span>            : 
<span class="lineNum">    1149 </span>            :     void moveFloatAsDouble(Register src, FloatRegister dest) {
<span class="lineNum">    1150 </span>            :         vmovd(src, dest);
<span class="lineNum">    1151 </span>            :         vcvtss2sd(dest, dest, dest);
<span class="lineNum">    1152 </span>            :     }
<span class="lineNum">    1153 </span>            :     void loadFloatAsDouble(const Address&amp; src, FloatRegister dest) {
<span class="lineNum">    1154 </span>            :         vmovss(src, dest);
<span class="lineNum">    1155 </span>            :         vcvtss2sd(dest, dest, dest);
<span class="lineNum">    1156 </span>            :     }
<span class="lineNum">    1157 </span>            :     void loadFloatAsDouble(const BaseIndex&amp; src, FloatRegister dest) {
<span class="lineNum">    1158 </span>            :         vmovss(src, dest);
<span class="lineNum">    1159 </span>            :         vcvtss2sd(dest, dest, dest);
<span class="lineNum">    1160 </span>            :     }
<span class="lineNum">    1161 </span>            :     void loadFloatAsDouble(const Operand&amp; src, FloatRegister dest) {
<span class="lineNum">    1162 </span>            :         loadFloat32(src, dest);
<a name="1163"><span class="lineNum">    1163 </span>            :         vcvtss2sd(dest, dest, dest);</a>
<span class="lineNum">    1164 </span>            :     }
<span class="lineNum">    1165 </span><span class="lineNoCov">          0 :     void loadFloat32(const Address&amp; src, FloatRegister dest) {</span>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         vmovss(src, dest);</span></a>
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :     void loadFloat32(const BaseIndex&amp; src, FloatRegister dest) {</span>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         vmovss(src, dest);</span></a>
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :     void loadFloat32(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    1173 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :             loadFloat32(src.toAddress(), dest);</span>
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1176 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :             loadFloat32(src.toBaseIndex(), dest);</span>
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1179 </span>            :           default:
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1181"><span class="lineNum">    1181 </span>            :         }</a>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :     void moveFloat32(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    1184 </span>            :         // Use vmovaps instead of vmovss to avoid dependencies.
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         vmovaps(src, dest);</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1187 </span>            : 
<span class="lineNum">    1188 </span>            :     // Checks whether a double is representable as a 32-bit integer. If so, the
<a name="1189"><span class="lineNum">    1189 </span>            :     // integer is written to the output register. Otherwise, a bailout is taken to</a>
<span class="lineNum">    1190 </span>            :     // the given snapshot. This function overwrites the scratch float register.
<span class="lineNum">    1191 </span><span class="lineCov">         26 :     void convertDoubleToInt32(FloatRegister src, Register dest, Label* fail,</span>
<span class="lineNum">    1192 </span>            :                               bool negativeZeroCheck = true)
<span class="lineNum">    1193 </span>            :     {
<span class="lineNum">    1194 </span>            :         // Check for -0.0
<span class="lineNum">    1195 </span><span class="lineCov">         26 :         if (negativeZeroCheck)</span>
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :             branchNegativeZero(src, dest, fail);</span>
<span class="lineNum">    1197 </span>            : 
<span class="lineNum">    1198 </span><span class="lineCov">         52 :         ScratchDoubleScope scratch(asMasm());</span>
<span class="lineNum">    1199 </span><span class="lineCov">         26 :         vcvttsd2si(src, dest);</span>
<span class="lineNum">    1200 </span><span class="lineCov">         26 :         convertInt32ToDouble(dest, scratch);</span>
<span class="lineNum">    1201 </span><span class="lineCov">         26 :         vucomisd(scratch, src);</span>
<span class="lineNum">    1202 </span><span class="lineCov">         26 :         j(Assembler::Parity, fail);</span>
<span class="lineNum">    1203 </span><span class="lineCov">         26 :         j(Assembler::NotEqual, fail);</span>
<span class="lineNum">    1204 </span><span class="lineCov">         26 :     }</span>
<span class="lineNum">    1205 </span>            : 
<span class="lineNum">    1206 </span>            :     // Checks whether a float32 is representable as a 32-bit integer. If so, the
<a name="1207"><span class="lineNum">    1207 </span>            :     // integer is written to the output register. Otherwise, a bailout is taken to</a>
<span class="lineNum">    1208 </span>            :     // the given snapshot. This function overwrites the scratch float register.
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :     void convertFloat32ToInt32(FloatRegister src, Register dest, Label* fail,</span>
<span class="lineNum">    1210 </span>            :                                bool negativeZeroCheck = true)
<span class="lineNum">    1211 </span>            :     {
<span class="lineNum">    1212 </span>            :         // Check for -0.0
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :         if (negativeZeroCheck)</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :             branchNegativeZeroFloat32(src, dest, fail);</span>
<span class="lineNum">    1215 </span>            : 
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :         ScratchFloat32Scope scratch(asMasm());</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :         vcvttss2si(src, dest);</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :         convertInt32ToFloat32(dest, scratch);</span>
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         vucomiss(scratch, src);</span>
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         j(Assembler::Parity, fail);</span>
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :         j(Assembler::NotEqual, fail);</span>
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1223 </span>            : 
<a name="1224"><span class="lineNum">    1224 </span>            :     inline void clampIntToUint8(Register reg);</a>
<span class="lineNum">    1225 </span>            : 
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :     bool maybeInlineDouble(double d, FloatRegister dest) {</span>
<span class="lineNum">    1227 </span>            :         // Loading zero with xor is specially optimized in hardware.
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :         if (mozilla::IsPositiveZero(d)) {</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :             zeroDouble(dest);</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :             return true;</span>
<span class="lineNum">    1231 </span>            :         }
<span class="lineNum">    1232 </span>            : 
<span class="lineNum">    1233 </span>            :         // It is also possible to load several common constants using vpcmpeqw
<span class="lineNum">    1234 </span>            :         // to get all ones and then vpsllq and vpsrlq to get zeros at the ends,
<span class="lineNum">    1235 </span>            :         // as described in &quot;13.4 Generating constants&quot; of
<span class="lineNum">    1236 </span>            :         // &quot;2. Optimizing subroutines in assembly language&quot; by Agner Fog, and as
<span class="lineNum">    1237 </span>            :         // previously implemented here. However, with x86 and x64 both using
<span class="lineNum">    1238 </span>            :         // constant pool loads for double constants, this is probably only
<span class="lineNum">    1239 </span>            :         // worthwhile in cases where a load is likely to be delayed.
<span class="lineNum">    1240 </span>            : 
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="1242"><span class="lineNum">    1242 </span>            :     }</a>
<span class="lineNum">    1243 </span>            : 
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :     bool maybeInlineFloat(float f, FloatRegister dest) {</span>
<span class="lineNum">    1245 </span>            :         // See comment above
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         if (mozilla::IsPositiveZero(f)) {</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :             zeroFloat32(dest);</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :             return true;</span>
<span class="lineNum">    1249 </span>            :         }
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="1251"><span class="lineNum">    1251 </span>            :     }</a>
<span class="lineNum">    1252 </span>            : 
<span class="lineNum">    1253 </span><span class="lineNoCov">          0 :     bool maybeInlineSimd128Int(const SimdConstant&amp; v, const FloatRegister&amp; dest) {</span>
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :         static const SimdConstant zero = SimdConstant::SplatX4(0);</span>
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         static const SimdConstant minusOne = SimdConstant::SplatX4(-1);</span>
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :         if (v == zero) {</span>
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :             zeroSimd128Int(dest);</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :             return true;</span>
<span class="lineNum">    1259 </span>            :         }
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :         if (v == minusOne) {</span>
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :             vpcmpeqw(Operand(dest), dest, dest);</span>
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :             return true;</span>
<span class="lineNum">    1263 </span>            :         }
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 :         return false;</span></a>
<span class="lineNum">    1265 </span>            :     }
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :     bool maybeInlineSimd128Float(const SimdConstant&amp; v, const FloatRegister&amp; dest) {</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :         static const SimdConstant zero = SimdConstant::SplatX4(0.f);</span>
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         if (v == zero) {</span>
<span class="lineNum">    1269 </span>            :             // This won't get inlined if the SimdConstant v contains -0 in any
<span class="lineNum">    1270 </span>            :             // lane, as operator== here does a memcmp.
<span class="lineNum">    1271 </span><span class="lineNoCov">          0 :             zeroSimd128Float(dest);</span>
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :             return true;</span>
<span class="lineNum">    1273 </span>            :         }
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="1275"><span class="lineNum">    1275 </span>            :     }</a>
<span class="lineNum">    1276 </span>            : 
<span class="lineNum">    1277 </span><span class="lineCov">         26 :     void convertBoolToInt32(Register source, Register dest) {</span>
<span class="lineNum">    1278 </span>            :         // Note that C++ bool is only 1 byte, so zero extend it to clear the
<span class="lineNum">    1279 </span>            :         // higher-order bits.
<span class="lineNum">    1280 </span><span class="lineCov">         26 :         movzbl(source, dest);</span>
<a name="1281"><span class="lineNum">    1281 </span><span class="lineCov">         26 :     }</span></a>
<span class="lineNum">    1282 </span>            : 
<span class="lineNum">    1283 </span><span class="lineCov">         35 :     void emitSet(Assembler::Condition cond, Register dest,</span>
<span class="lineNum">    1284 </span>            :                  Assembler::NaNCond ifNaN = Assembler::NaN_HandledByCond) {
<span class="lineNum">    1285 </span><span class="lineCov">         35 :         if (AllocatableGeneralRegisterSet(Registers::SingleByteRegs).has(dest)) {</span>
<span class="lineNum">    1286 </span>            :             // If the register we're defining is a single byte register,
<span class="lineNum">    1287 </span>            :             // take advantage of the setCC instruction
<span class="lineNum">    1288 </span><span class="lineCov">         35 :             setCC(cond, dest);</span>
<span class="lineNum">    1289 </span><span class="lineCov">         35 :             movzbl(dest, dest);</span>
<span class="lineNum">    1290 </span>            : 
<span class="lineNum">    1291 </span><span class="lineCov">         35 :             if (ifNaN != Assembler::NaN_HandledByCond) {</span>
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                 Label noNaN;</span>
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :                 j(Assembler::NoParity, &amp;noNaN);</span>
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :                 mov(ImmWord(ifNaN == Assembler::NaN_IsTrue), dest);</span>
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 bind(&amp;noNaN);</span>
<span class="lineNum">    1296 </span>            :             }
<span class="lineNum">    1297 </span>            :         } else {
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :             Label end;</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :             Label ifFalse;</span>
<span class="lineNum">    1300 </span>            : 
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :             if (ifNaN == Assembler::NaN_IsFalse)</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :                 j(Assembler::Parity, &amp;ifFalse);</span>
<span class="lineNum">    1303 </span>            :             // Note a subtlety here: FLAGS is live at this point, and the
<span class="lineNum">    1304 </span>            :             // mov interface doesn't guarantee to preserve FLAGS. Use
<span class="lineNum">    1305 </span>            :             // movl instead of mov, because the movl instruction
<span class="lineNum">    1306 </span>            :             // preserves FLAGS.
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :             movl(Imm32(1), dest);</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :             j(cond, &amp;end);</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :             if (ifNaN == Assembler::NaN_IsTrue)</span>
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :                 j(Assembler::Parity, &amp;end);</span>
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :             bind(&amp;ifFalse);</span>
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :             mov(ImmWord(0), dest);</span>
<span class="lineNum">    1313 </span>            : 
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :             bind(&amp;end);</span>
<span class="lineNum">    1315 </span>            :         }
<span class="lineNum">    1316 </span><span class="lineCov">         35 :     }</span>
<a name="1317"><span class="lineNum">    1317 </span>            : </a>
<span class="lineNum">    1318 </span>            :     // Emit a JMP that can be toggled to a CMP. See ToggleToJmp(), ToggleToCmp().
<span class="lineNum">    1319 </span><span class="lineCov">       2514 :     CodeOffset toggledJump(Label* label) {</span>
<span class="lineNum">    1320 </span><span class="lineCov">       2514 :         CodeOffset offset(size());</span>
<span class="lineNum">    1321 </span><span class="lineCov">       2514 :         jump(label);</span>
<span class="lineNum">    1322 </span><span class="lineCov">       2514 :         return offset;</span>
<span class="lineNum">    1323 </span>            :     }
<a name="1324"><span class="lineNum">    1324 </span>            : </a>
<span class="lineNum">    1325 </span>            :     template &lt;typename T&gt;
<span class="lineNum">    1326 </span><span class="lineCov">       1357 :     void computeEffectiveAddress(const T&amp; address, Register dest) {</span>
<span class="lineNum">    1327 </span><span class="lineCov">       1357 :         lea(Operand(address), dest);</span>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineCov">       1357 :     }</span></a>
<span class="lineNum">    1329 </span>            : 
<span class="lineNum">    1330 </span><span class="lineCov">         93 :     void checkStackAlignment() {</span>
<span class="lineNum">    1331 </span>            :         // Exists for ARM compatibility.
<a name="1332"><span class="lineNum">    1332 </span><span class="lineCov">         93 :     }</span></a>
<span class="lineNum">    1333 </span>            : 
<span class="lineNum">    1334 </span><span class="lineCov">         35 :     CodeOffset labelForPatch() {</span>
<span class="lineNum">    1335 </span><span class="lineCov">         35 :         return CodeOffset(size());</span>
<a name="1336"><span class="lineNum">    1336 </span>            :     }</a>
<span class="lineNum">    1337 </span>            : 
<span class="lineNum">    1338 </span><span class="lineCov">         80 :     void abiret() {</span>
<span class="lineNum">    1339 </span><span class="lineCov">         80 :         ret();</span>
<span class="lineNum">    1340 </span><span class="lineCov">         80 :     }</span>
<span class="lineNum">    1341 </span>            : 
<span class="lineNum">    1342 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1343 </span>            :     void compareExchangeToTypedIntArray(Scalar::Type arrayType, const T&amp; mem, Register oldval, Register newval,
<span class="lineNum">    1344 </span>            :                                         Register temp, AnyRegister output);
<span class="lineNum">    1345 </span>            : 
<span class="lineNum">    1346 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1347 </span>            :     void atomicExchangeToTypedIntArray(Scalar::Type arrayType, const T&amp; mem, Register value,
<span class="lineNum">    1348 </span>            :                                        Register temp, AnyRegister output);
<span class="lineNum">    1349 </span>            : 
<span class="lineNum">    1350 </span>            :   protected:
<span class="lineNum">    1351 </span>            :     bool buildOOLFakeExitFrame(void* fakeReturnAddr);
<span class="lineNum">    1352 </span>            : };
<span class="lineNum">    1353 </span>            : 
<span class="lineNum">    1354 </span>            : // Specialize for float to use movaps. Use movdqa for everything else.
<a name="1355"><span class="lineNum">    1355 </span>            : template &lt;&gt;</a>
<span class="lineNum">    1356 </span>            : inline void
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::loadAlignedVector&lt;float&gt;(const Address&amp; src, FloatRegister dest)</span>
<span class="lineNum">    1358 </span>            : {
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :     loadAlignedSimd128Float(src, dest);</span>
<span class="lineNum">    1360 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1361 </span>            : 
<a name="1362"><span class="lineNum">    1362 </span>            : template &lt;typename T&gt;</a>
<span class="lineNum">    1363 </span>            : inline void
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::loadAlignedVector(const Address&amp; src, FloatRegister dest)</span>
<span class="lineNum">    1365 </span>            : {
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :     loadAlignedSimd128Int(src, dest);</span>
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1368 </span>            : 
<span class="lineNum">    1369 </span>            : // Specialize for float to use movaps. Use movdqa for everything else.
<a name="1370"><span class="lineNum">    1370 </span>            : template &lt;&gt;</a>
<span class="lineNum">    1371 </span>            : inline void
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::storeAlignedVector&lt;float&gt;(FloatRegister src, const Address&amp; dest)</span>
<span class="lineNum">    1373 </span>            : {
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :     storeAlignedSimd128Float(src, dest);</span>
<span class="lineNum">    1375 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1376 </span>            : 
<a name="1377"><span class="lineNum">    1377 </span>            : template &lt;typename T&gt;</a>
<span class="lineNum">    1378 </span>            : inline void
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::storeAlignedVector(FloatRegister src, const Address&amp; dest)</span>
<span class="lineNum">    1380 </span>            : {
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :     storeAlignedSimd128Int(src, dest);</span>
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 : }</span>
<a name="1383"><span class="lineNum">    1383 </span>            : </a>
<span class="lineNum">    1384 </span>            : template &lt;&gt; inline void
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::loadScalar&lt;int8_t&gt;(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :     load8ZeroExtend(src, dest);</span>
<a name="1387"><span class="lineNum">    1387 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1388 </span>            : template &lt;&gt; inline void
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::loadScalar&lt;int16_t&gt;(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :     load16ZeroExtend(src, dest);</span>
<a name="1391"><span class="lineNum">    1391 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1392 </span>            : template &lt;&gt; inline void
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::loadScalar&lt;int32_t&gt;(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :     load32(src, dest);</span>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1396 </span>            : template &lt;&gt; inline void
<span class="lineNum">    1397 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::loadScalar&lt;float&gt;(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :     loadFloat32(src, dest);</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 : }</span>
<a name="1400"><span class="lineNum">    1400 </span>            : </a>
<span class="lineNum">    1401 </span>            : template &lt;&gt; inline void
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::storeScalar&lt;int8_t&gt;(Register src, const Address&amp; dest) {</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :     store8(src, dest);</span>
<a name="1404"><span class="lineNum">    1404 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1405 </span>            : template &lt;&gt; inline void
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::storeScalar&lt;int16_t&gt;(Register src, const Address&amp; dest) {</span>
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :     store16(src, dest);</span>
<a name="1408"><span class="lineNum">    1408 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1409 </span>            : template &lt;&gt; inline void
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::storeScalar&lt;int32_t&gt;(Register src, const Address&amp; dest) {</span>
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :     store32(src, dest);</span>
<a name="1412"><span class="lineNum">    1412 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1413 </span>            : template &lt;&gt; inline void
<span class="lineNum">    1414 </span><span class="lineNoCov">          0 : MacroAssemblerX86Shared::storeScalar&lt;float&gt;(FloatRegister src, const Address&amp; dest) {</span>
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :     vmovss(src, dest);</span>
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1417 </span>            : 
<span class="lineNum">    1418 </span>            : } // namespace jit
<span class="lineNum">    1419 </span>            : } // namespace js
<span class="lineNum">    1420 </span>            : 
<span class="lineNum">    1421 </span>            : #undef CHECK_BYTEREG
<span class="lineNum">    1422 </span>            : #undef CHECK_BYTEREGS
<span class="lineNum">    1423 </span>            : 
<span class="lineNum">    1424 </span>            : #endif /* jit_x86_shared_MacroAssembler_x86_shared_h */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
