0.7
2020.1
May 27 2020
20:09:33
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v,1601583476,verilog,,,,ProcessorTB,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/imports/Downloads/fullAdder.v,1601582134,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v,,fullAdder_,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/imports/Downloads/halfAdder.v,1601583908,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v,,halfAdder,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instrcution_INCA.v,1601320673,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instruction_ADC.v,,Instruction_INCA,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instruction_ADC.v,1601582557,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instruction_JPA.v,,Instruction_ADC,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instruction_JPA.v,1601320662,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instruction_LDA.v,,Instruction_JPA,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instruction_LDA.v,1601320145,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instruction_NOT.v,,Instruction_LDA,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instruction_NOT.v,1601579497,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instruction_STA.v,,Instruction_NOT,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Instruction_STA.v,1601320649,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/MemoryController.v,,Instruction_STA,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/MemoryController.v,1601922165,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Processor.v,,MemoryController,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Processor.v,1601924465,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/imports/Downloads/halfAdder.v,,Processor,,,,,,,,
