Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005[doi>10.1109/TVLSI.2004.840407]
Nidhi Aggarwal , Parthasarathy Ranganathan , Norman P. Jouppi , James E. Smith, Configurable isolation: building high availability systems with commodity multi-core processors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250720]
Alaa R. Alameldeen , Ilya Wagner , Zeshan Chishti , Wei Wu , Chris Wilkerson , Shih-Lien Lu, Energy-efficient cache design using variable-strength error-correcting codes, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000118]
F. Angiolini, D. Atienza, S. Murali, L. Benini, and Micheli, G. D. 2006. Reliability support for on-chip memories using networks-on-chip. In Proceedings of the International Conference on Computer Design (ICCD'06).
Amin Ansari , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Archipelago: A polymorphic cache design for enabling robust near-threshold operation, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.539-550, February 12-16, 2011
ASU. 2012. Predictive technology model (ptm). http://ptm.asu.edu.
Abbas BanaiyanMofrad , Houman Homayoun , Nikil Dutt, FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038715]
Abbas BanaiyanMofrad , Gustavo Girão , Nikil Dutt, A novel NoC-based design for fault-tolerance of last-level caches in CMPs, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380445.2380461]
Bradford M. Beckmann , David A. Wood, Managing Wire Delay in Large Chip-Multiprocessor Caches, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.319-330, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.21]
D. Bertozzi , L. Benini , G. De Micheli, Error control schemes for on-chip communication links: the energy-reliability tradeoff, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.818-831, November 2006[doi>10.1109/TCAD.2005.847907]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
P. Bogdan, T. Dumitras, and R. Marculescu. 2007. Stochastic communication: A new paradigm for fault-tolerant networks-on-chip. http://www.hindawi.com/journals/vlsi/2007/095348/abs/.
B. Calhoun and A. Chandrakasan. 2006. A 256 kb sub-threshold sram in 65nm cmos. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'06).
C. L. Chen , M. Y. Hsiao, Error-correcting codes for semiconductor memory applications: a state-of-the-art review, IBM Journal of Research and Development, v.28 n.2, p.124-134, March 1984[doi>10.1147/rd.282.0124]
R. Das, A. K. Mishra, C. Nicopoulos, P. Dongkook, V. Narayanan, et al. 2008. Performance and power optimization through data compression in network-on-chip architectures. In Proceedings of the 14<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'08). 215--225.
A. Eghbal, H. Pedram, P. M. Yaghini, and H. R. Zarandi. 2010. Designing a fault-tolerant noc router architecture. Int. J. Electron. 97, 10, 1181--1192.
Natalie D. Enright Jerger , Li-Shiuan Peh , Mikko H. Lipasti, Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.35-46, November 08-12, 2008[doi>10.1109/MICRO.2008.4771777]
X. Fu, T. Li, and J. A. B. Fortes. 2010. Architecting reliable multi-core network-on-chip for small scale processing technology. In Proceedings of the Design Automation Conference (DSN'10).
G. Girao, D. Barcelos, and F. R. Wagner. 2009. Performance and energy evaluation of memory organizations in noc-based mpsocs under latency and task migration. In Proceedings of the 17<sup>th</sup> IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC'09).
Syed Muhammad Zeeshan Iqbal , Yuchen Liang , Hakan Grahn, ParMiBench - An Open-Source Benchmark for Embedded Multiprocessor Systems, IEEE Computer Architecture Letters, v.9 n.2, p.45-48, July 2010[doi>10.1109/L-CA.2010.14]
Mahmut Kandemir , Feihui Li , Mary Jane Irwin , Seung Woo Son, A novel migration-based NUCA design for chip multiprocessors, Proceedings of the 2008 ACM/IEEE conference on Supercomputing, November 15-21, 2008, Austin, Texas
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605420]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Donghyun Kim , Kwanho Kim , Joo-Young Kim , Seung-Jin Lee , Hoi-Jun Yoo, Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC, Proceedings of the First International Symposium on Networks-on-Chip, p.30-39, May 07-09, 2007[doi>10.1109/NOCS.2007.40]
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks, Proceedings of the 33rd annual international symposium on Computer Architecture, p.4-15, June 17-21, 2006[doi>10.1109/ISCA.2006.6]
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
Cheng-Kok Koh , Weng-Fai Wong , Yiran Chen , Hai Li, Tolerating process variations in large, set-associative caches: The buddy cache, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.2, p.1-34, June 2009[doi>10.1145/1543753.1543757]
L. Kunz, G. Girao, and F. R. Wagner. 2011. Improving the efficiency of a hardware transactional memory on an noc-based mpsoc. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11). 1--4.
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Sorin Manolache , Petru Eles , Zebo Peng, Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065648]
T. Marescaux , E. Brockmeyer , H. Corporaal, The Impact of Higher Communication Layers on NoC Supported MP-SoCs, Proceedings of the First International Symposium on Networks-on-Chip, p.107-116, May 07-09, 2007[doi>10.1109/NOCS.2007.41]
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]
M. Monchiero, G. Palermo, C. Silvano, and O. Villa. 2006. Exploration of distributed shared memory architectures for noc-based multiprocessors. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS'06). 144--151.
N. Muralimanohar, R. Balasubramonian, and N. Jouppi. 2009. Cacti 6.5. Tech. rep., HP Laboratories. http://www.hpl.hp.com/research/cacti/.
Sani R. Nassif , Nikil Mehta , Yu Cao, A resilience roadmap:(invited paper), Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Serkan Ozdemir , Debjit Sinha , Gokhan Memik , Jonathan Adams , Hai Zhou, Yield-Aware Cache Architectures, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-25, December 09-13, 2006[doi>10.1109/MICRO.2006.52]
V. Puente , J. A. Gregorio , F. Vallejo , R. Beivide, Immunet: A Cheap and Robust Fault-Tolerant Packet Routing Mechanism, Proceedings of the 31st annual international symposium on Computer architecture, p.198, June 19-23, 2004, München, Germany
M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. 2004. Fault tolerant algorithms for network-on-chip interconnect. In Proceedings of the IEEE Symposium on VLSI. 46--51.
David Roberts , Nam Sung Kim , Trevor Mudge, On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.570-578, August 29-31, 2007[doi>10.1109/DSD.2007.83]
SUN/ORACLE. 2010. SPARC T3 processor data sheet. http://www.oracle.com/us/products/servers-storage/servers/sparc-enterprise/t-series/sparc-t3-chip-ds-173097.pdf.
Brian Anthony, Area, Performance, and Yield Implications of Redundancy in On-Chip Caches, Proceedings of the 1999 IEEE International Conference on Computer Design, p.291, October 10-13, 1999
Pooria M. Yaghini , Ashkan Eghbal , H. Pedram , H. R. Zarandi, Investigation of Transient Fault Effects in an Asynchronous NoC Router, Proceedings of the 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, p.540-545, February 17-19, 2010[doi>10.1109/PDP.2010.21]
Ying Wang , Lei Zhang , Yinhe Han , Huawei Li , Xiaowei Li, Address Remapping for Static NUCA in NoC-Based Degradable Chip-Multiprocessors, Proceedings of the 2010 IEEE 16th Pacific Rim International Symposium on Dependable Computing, p.70-76, December 13-15, 2010[doi>10.1109/PRDC.2010.33]
A. G. Wassal, H. H. Sarhan, A. Elsherief. 2011. Novel 3d memory-centric noc architecture for transaction-based soc applications. In Proceedings of the Saudi International Electronics, Communications and Photonics Conference (SIECPC'11). 1--5.
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
Chris Wilkerson , Alaa R. Alameldeen , Zeshan Chishti , Wei Wu , Dinesh Somasekhar , Shih-lien Lu, Reducing cache power with low-cost, multi-bit error-correcting codes, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815973]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Cesar Albenes Zeferino , Altamiro Amadeu Susin, SoCIN: A Parametric and Scalable Network-on-Chip, Proceedings of the 16th symposium on Integrated circuits and systems design, p.169, September 08-11, 2003
M. Zhang, V. M. Stojanovic, and P. Ampadu. 2012. Reliable ultra-low-voltage cache design for many-core systems. IEEE Trans. Circ. Syst. II: Express Briefs 59, 12, 858--862.
