
STM32F446_ADC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e3a0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002430  0800e570  0800e570  0001e570  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080109a0  080109a0  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  080109a0  080109a0  000209a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080109a8  080109a8  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080109a8  080109a8  000209a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080109ac  080109ac  000209ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  080109b0  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007c74  20000210  08010bc0  00030210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007e84  08010bc0  00037e84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015cf2  00000000  00000000  00030283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003638  00000000  00000000  00045f75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001400  00000000  00000000  000495b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f72  00000000  00000000  0004a9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000267e1  00000000  00000000  0004b922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a47b  00000000  00000000  00072103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2e63  00000000  00000000  0008c57e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000069b8  00000000  00000000  0016f3e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00175d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000210 	.word	0x20000210
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e558 	.word	0x0800e558

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000214 	.word	0x20000214
 800020c:	0800e558 	.word	0x0800e558

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_ldivmod>:
 8000be8:	b97b      	cbnz	r3, 8000c0a <__aeabi_ldivmod+0x22>
 8000bea:	b972      	cbnz	r2, 8000c0a <__aeabi_ldivmod+0x22>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bfbe      	ittt	lt
 8000bf0:	2000      	movlt	r0, #0
 8000bf2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bf6:	e006      	blt.n	8000c06 <__aeabi_ldivmod+0x1e>
 8000bf8:	bf08      	it	eq
 8000bfa:	2800      	cmpeq	r0, #0
 8000bfc:	bf1c      	itt	ne
 8000bfe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c02:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c06:	f000 b9bb 	b.w	8000f80 <__aeabi_idiv0>
 8000c0a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c0e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c12:	2900      	cmp	r1, #0
 8000c14:	db09      	blt.n	8000c2a <__aeabi_ldivmod+0x42>
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	db1a      	blt.n	8000c50 <__aeabi_ldivmod+0x68>
 8000c1a:	f000 f84d 	bl	8000cb8 <__udivmoddi4>
 8000c1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c26:	b004      	add	sp, #16
 8000c28:	4770      	bx	lr
 8000c2a:	4240      	negs	r0, r0
 8000c2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	db1b      	blt.n	8000c6c <__aeabi_ldivmod+0x84>
 8000c34:	f000 f840 	bl	8000cb8 <__udivmoddi4>
 8000c38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c40:	b004      	add	sp, #16
 8000c42:	4240      	negs	r0, r0
 8000c44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c48:	4252      	negs	r2, r2
 8000c4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c4e:	4770      	bx	lr
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	f000 f82f 	bl	8000cb8 <__udivmoddi4>
 8000c5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c62:	b004      	add	sp, #16
 8000c64:	4240      	negs	r0, r0
 8000c66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6a:	4770      	bx	lr
 8000c6c:	4252      	negs	r2, r2
 8000c6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c72:	f000 f821 	bl	8000cb8 <__udivmoddi4>
 8000c76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7e:	b004      	add	sp, #16
 8000c80:	4252      	negs	r2, r2
 8000c82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <calc_process_dma_buffer>:
 * One DMA buffer contains 2 data sets, one which is "completed" and
 * one which is currently in use by DMA. The parameter "second_half" indicates which
 * of the two halves is ready for processing (not in use by DMA).
 * The DMA buffer is made up of a sequence of alternate readings (CH0,CH1,CH0,CH1, ....)
 */
int calc_process_dma_buffer(int second_half, int adc_num) {
 8000f84:	b5b0      	push	{r4, r5, r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
	uint16_t i = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	82fb      	strh	r3, [r7, #22]
	uint16_t dma_buf_start, dma_buf_end;		// DMA buffer source
	uint16_t raw_buf_idx = 0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	827b      	strh	r3, [r7, #18]
	uint8_t raw_buf_first, raw_buf_second;		// destination index for raw readings
	// adc_num range check (has to be either ADC1 or ADC2
	if ( (adc_num != ADC1_IDX) && (adc_num != ADC2_IDX) ) {
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d005      	beq.n	8000fa8 <calc_process_dma_buffer+0x24>
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d002      	beq.n	8000fa8 <calc_process_dma_buffer+0x24>
		return -1;
 8000fa2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fa6:	e0bc      	b.n	8001122 <calc_process_dma_buffer+0x19e>
	}
	// channel index to raw buffer array
	raw_buf_first = adc_num *2;			// destination index for first channel reading in DMA buffer
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	747b      	strb	r3, [r7, #17]
	raw_buf_second = raw_buf_first + 1; // destination index for second channel reading in DMA buffer
 8000fb0:	7c7b      	ldrb	r3, [r7, #17]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	743b      	strb	r3, [r7, #16]
	// first or second half of DMA buffer?
	if (second_half) {
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d003      	beq.n	8000fc4 <calc_process_dma_buffer+0x40>
		dma_buf_start = ADC_DMA_BUF_SIZE / 2;
 8000fbc:	f44f 63d2 	mov.w	r3, #1680	; 0x690
 8000fc0:	82bb      	strh	r3, [r7, #20]
 8000fc2:	e001      	b.n	8000fc8 <calc_process_dma_buffer+0x44>
	} else {
		dma_buf_start = 0;	// first half
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	82bb      	strh	r3, [r7, #20]
	}
	dma_buf_end = dma_buf_start + (ADC_DMA_BUF_SIZE / 2) -1;
 8000fc8:	8abb      	ldrh	r3, [r7, #20]
 8000fca:	f203 638f 	addw	r3, r3, #1679	; 0x68f
 8000fce:	81fb      	strh	r3, [r7, #14]

	// clear meta data in sample buffer
	sample_buf_meta[raw_buf_first].min = ADC_FS_RAW;
 8000fd0:	7c7a      	ldrb	r2, [r7, #17]
 8000fd2:	4956      	ldr	r1, [pc, #344]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	4413      	add	r3, r2
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	440b      	add	r3, r1
 8000fde:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000fe2:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].max = 0;
 8000fe4:	7c7a      	ldrb	r2, [r7, #17]
 8000fe6:	4951      	ldr	r1, [pc, #324]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8000fe8:	4613      	mov	r3, r2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4413      	add	r3, r2
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	440b      	add	r3, r1
 8000ff2:	3302      	adds	r3, #2
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].min = ADC_FS_RAW;
 8000ff8:	7c3a      	ldrb	r2, [r7, #16]
 8000ffa:	494c      	ldr	r1, [pc, #304]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	4413      	add	r3, r2
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	440b      	add	r3, r1
 8001006:	f640 72ff 	movw	r2, #4095	; 0xfff
 800100a:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].max = 0;
 800100c:	7c3a      	ldrb	r2, [r7, #16]
 800100e:	4947      	ldr	r1, [pc, #284]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8001010:	4613      	mov	r3, r2
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	4413      	add	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	440b      	add	r3, r1
 800101a:	3302      	adds	r3, #2
 800101c:	2200      	movs	r2, #0
 800101e:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].zero_cross_pos = -1;
 8001020:	7c7a      	ldrb	r2, [r7, #17]
 8001022:	4942      	ldr	r1, [pc, #264]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8001024:	4613      	mov	r3, r2
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	4413      	add	r3, r2
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	440b      	add	r3, r1
 800102e:	3304      	adds	r3, #4
 8001030:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001034:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].zero_cross_neg = -1;
 8001036:	7c7a      	ldrb	r2, [r7, #17]
 8001038:	493c      	ldr	r1, [pc, #240]	; (800112c <calc_process_dma_buffer+0x1a8>)
 800103a:	4613      	mov	r3, r2
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	4413      	add	r3, r2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	440b      	add	r3, r1
 8001044:	3308      	adds	r3, #8
 8001046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800104a:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].zero_cross_pos = -1;
 800104c:	7c3a      	ldrb	r2, [r7, #16]
 800104e:	4937      	ldr	r1, [pc, #220]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8001050:	4613      	mov	r3, r2
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	4413      	add	r3, r2
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	440b      	add	r3, r1
 800105a:	3304      	adds	r3, #4
 800105c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001060:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].zero_cross_neg = -1;
 8001062:	7c3a      	ldrb	r2, [r7, #16]
 8001064:	4931      	ldr	r1, [pc, #196]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8001066:	4613      	mov	r3, r2
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	4413      	add	r3, r2
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	440b      	add	r3, r1
 8001070:	3308      	adds	r3, #8
 8001072:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001076:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].measurements_valid = 0;
 8001078:	7c7a      	ldrb	r2, [r7, #17]
 800107a:	492c      	ldr	r1, [pc, #176]	; (800112c <calc_process_dma_buffer+0x1a8>)
 800107c:	4613      	mov	r3, r2
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4413      	add	r3, r2
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	440b      	add	r3, r1
 8001086:	330c      	adds	r3, #12
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].measurements_valid = 0;
 800108c:	7c3a      	ldrb	r2, [r7, #16]
 800108e:	4927      	ldr	r1, [pc, #156]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8001090:	4613      	mov	r3, r2
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	440b      	add	r3, r1
 800109a:	330c      	adds	r3, #12
 800109c:	2200      	movs	r2, #0
 800109e:	701a      	strb	r2, [r3, #0]

	// split DMA buffer in to channels and copy readings into raw buffers
	// step of ADC_NUM_CHANNELS = 2
	for (i=dma_buf_start; i<=dma_buf_end; i+=ADC_NUM_CHANNELS) {
 80010a0:	8abb      	ldrh	r3, [r7, #20]
 80010a2:	82fb      	strh	r3, [r7, #22]
 80010a4:	e030      	b.n	8001108 <calc_process_dma_buffer+0x184>
		adc_raw_buf[raw_buf_first][raw_buf_idx] = adc_dma_buf[adc_num][i];		// first entry in DMA buffer
 80010a6:	8af9      	ldrh	r1, [r7, #22]
 80010a8:	7c7a      	ldrb	r2, [r7, #17]
 80010aa:	8a7b      	ldrh	r3, [r7, #18]
 80010ac:	4c20      	ldr	r4, [pc, #128]	; (8001130 <calc_process_dma_buffer+0x1ac>)
 80010ae:	6838      	ldr	r0, [r7, #0]
 80010b0:	f44f 6552 	mov.w	r5, #3360	; 0xd20
 80010b4:	fb05 f000 	mul.w	r0, r5, r0
 80010b8:	4401      	add	r1, r0
 80010ba:	f834 4011 	ldrh.w	r4, [r4, r1, lsl #1]
 80010be:	491d      	ldr	r1, [pc, #116]	; (8001134 <calc_process_dma_buffer+0x1b0>)
 80010c0:	f44f 7052 	mov.w	r0, #840	; 0x348
 80010c4:	fb00 f202 	mul.w	r2, r0, r2
 80010c8:	4413      	add	r3, r2
 80010ca:	4622      	mov	r2, r4
 80010cc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		adc_raw_buf[raw_buf_second][raw_buf_idx++] = adc_dma_buf[adc_num][i+1]; // second entry in DMA buffer
 80010d0:	8afb      	ldrh	r3, [r7, #22]
 80010d2:	1c59      	adds	r1, r3, #1
 80010d4:	7c3a      	ldrb	r2, [r7, #16]
 80010d6:	8a7b      	ldrh	r3, [r7, #18]
 80010d8:	1c58      	adds	r0, r3, #1
 80010da:	8278      	strh	r0, [r7, #18]
 80010dc:	461d      	mov	r5, r3
 80010de:	4814      	ldr	r0, [pc, #80]	; (8001130 <calc_process_dma_buffer+0x1ac>)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	f44f 6452 	mov.w	r4, #3360	; 0xd20
 80010e6:	fb04 f303 	mul.w	r3, r4, r3
 80010ea:	440b      	add	r3, r1
 80010ec:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80010f0:	4910      	ldr	r1, [pc, #64]	; (8001134 <calc_process_dma_buffer+0x1b0>)
 80010f2:	f44f 7352 	mov.w	r3, #840	; 0x348
 80010f6:	fb02 f303 	mul.w	r3, r2, r3
 80010fa:	442b      	add	r3, r5
 80010fc:	4602      	mov	r2, r0
 80010fe:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i=dma_buf_start; i<=dma_buf_end; i+=ADC_NUM_CHANNELS) {
 8001102:	8afb      	ldrh	r3, [r7, #22]
 8001104:	3302      	adds	r3, #2
 8001106:	82fb      	strh	r3, [r7, #22]
 8001108:	8afa      	ldrh	r2, [r7, #22]
 800110a:	89fb      	ldrh	r3, [r7, #14]
 800110c:	429a      	cmp	r2, r3
 800110e:	d9ca      	bls.n	80010a6 <calc_process_dma_buffer+0x122>

	}
	// down-sample both channels
	calc_downsample(raw_buf_first);
 8001110:	7c7b      	ldrb	r3, [r7, #17]
 8001112:	4618      	mov	r0, r3
 8001114:	f000 f93c 	bl	8001390 <calc_downsample>
	calc_downsample(raw_buf_second);
 8001118:	7c3b      	ldrb	r3, [r7, #16]
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f938 	bl	8001390 <calc_downsample>
	return 0;
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	3718      	adds	r7, #24
 8001126:	46bd      	mov	sp, r7
 8001128:	bdb0      	pop	{r4, r5, r7, pc}
 800112a:	bf00      	nop
 800112c:	2000022c 	.word	0x2000022c
 8001130:	200018ac 	.word	0x200018ac
 8001134:	20004d2c 	.word	0x20004d2c

08001138 <calc_zero_detector>:
 * where one value is above zero threshold and a neighboring point is below
 * then check another point either side of those points to see if
 * they conform to the same slope. Out of those 3 detections at least
 * two being true will yield record a crossing.
 */
void calc_zero_detector(uint8_t bufnum, int zeropoint, int window) {
 8001138:	b480      	push	{r7}
 800113a:	b089      	sub	sp, #36	; 0x24
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
 8001144:	73fb      	strb	r3, [r7, #15]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	2b03      	cmp	r3, #3
 800114a:	f200 8117 	bhi.w	800137c <calc_zero_detector+0x244>
	uint8_t detected = 0;
 800114e:	2300      	movs	r3, #0
 8001150:	77fb      	strb	r3, [r7, #31]
	uint8_t detect_count = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	77bb      	strb	r3, [r7, #30]
	// set the detection window
	int window_h = zeropoint + (window/2);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	0fda      	lsrs	r2, r3, #31
 800115a:	4413      	add	r3, r2
 800115c:	105b      	asrs	r3, r3, #1
 800115e:	461a      	mov	r2, r3
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	4413      	add	r3, r2
 8001164:	617b      	str	r3, [r7, #20]
	int window_l = zeropoint - (window/2);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	0fda      	lsrs	r2, r3, #31
 800116a:	4413      	add	r3, r2
 800116c:	105b      	asrs	r3, r3, #1
 800116e:	425b      	negs	r3, r3
 8001170:	461a      	mov	r2, r3
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	4413      	add	r3, r2
 8001176:	613b      	str	r3, [r7, #16]

	for (int i=1; i < SAMPLE_BUF_SIZE; i++) {
 8001178:	2301      	movs	r3, #1
 800117a:	61bb      	str	r3, [r7, #24]
 800117c:	e0df      	b.n	800133e <calc_zero_detector+0x206>
		// start looking for crossing if reading is within the window
		if ( (sample_buf[bufnum][i] >= window_l) && (sample_buf[bufnum][i] <= window_h) ) {
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	4981      	ldr	r1, [pc, #516]	; (8001388 <calc_zero_detector+0x250>)
 8001182:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001186:	fb03 f202 	mul.w	r2, r3, r2
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	4413      	add	r3, r2
 800118e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001192:	461a      	mov	r2, r3
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	4293      	cmp	r3, r2
 8001198:	f300 80ce 	bgt.w	8001338 <calc_zero_detector+0x200>
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	497a      	ldr	r1, [pc, #488]	; (8001388 <calc_zero_detector+0x250>)
 80011a0:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80011a4:	fb03 f202 	mul.w	r2, r3, r2
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	4413      	add	r3, r2
 80011ac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80011b0:	461a      	mov	r2, r3
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	4293      	cmp	r3, r2
 80011b6:	f2c0 80bf 	blt.w	8001338 <calc_zero_detector+0x200>
			// positive slope crossing
			if ( (sample_buf[bufnum][i] > zeropoint) && (sample_buf[bufnum][i-1] <= zeropoint) ) {
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	4972      	ldr	r1, [pc, #456]	; (8001388 <calc_zero_detector+0x250>)
 80011be:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80011c2:	fb03 f202 	mul.w	r2, r3, r2
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	4413      	add	r3, r2
 80011ca:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80011ce:	461a      	mov	r2, r3
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	4293      	cmp	r3, r2
 80011d4:	da3d      	bge.n	8001252 <calc_zero_detector+0x11a>
 80011d6:	7bfa      	ldrb	r2, [r7, #15]
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	3b01      	subs	r3, #1
 80011dc:	496a      	ldr	r1, [pc, #424]	; (8001388 <calc_zero_detector+0x250>)
 80011de:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80011e2:	fb00 f202 	mul.w	r2, r0, r2
 80011e6:	4413      	add	r3, r2
 80011e8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80011ec:	461a      	mov	r2, r3
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	4293      	cmp	r3, r2
 80011f2:	db2e      	blt.n	8001252 <calc_zero_detector+0x11a>
				detected++;
 80011f4:	7ffb      	ldrb	r3, [r7, #31]
 80011f6:	3301      	adds	r3, #1
 80011f8:	77fb      	strb	r3, [r7, #31]
				if (i-2 >= 0) {	// check point on lower side
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	dd11      	ble.n	8001224 <calc_zero_detector+0xec>
					if (sample_buf[bufnum][i-2] < zeropoint) {
 8001200:	7bfa      	ldrb	r2, [r7, #15]
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	3b02      	subs	r3, #2
 8001206:	4960      	ldr	r1, [pc, #384]	; (8001388 <calc_zero_detector+0x250>)
 8001208:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800120c:	fb00 f202 	mul.w	r2, r0, r2
 8001210:	4413      	add	r3, r2
 8001212:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001216:	461a      	mov	r2, r3
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	4293      	cmp	r3, r2
 800121c:	dd02      	ble.n	8001224 <calc_zero_detector+0xec>
						detected++;
 800121e:	7ffb      	ldrb	r3, [r7, #31]
 8001220:	3301      	adds	r3, #1
 8001222:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (i+2 < SAMPLE_BUF_SIZE) {	// check point on higher side
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	3302      	adds	r3, #2
 8001228:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 800122c:	d211      	bcs.n	8001252 <calc_zero_detector+0x11a>
					if (sample_buf[bufnum][i+2] > zeropoint) {
 800122e:	7bfa      	ldrb	r2, [r7, #15]
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	3302      	adds	r3, #2
 8001234:	4954      	ldr	r1, [pc, #336]	; (8001388 <calc_zero_detector+0x250>)
 8001236:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800123a:	fb00 f202 	mul.w	r2, r0, r2
 800123e:	4413      	add	r3, r2
 8001240:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001244:	461a      	mov	r2, r3
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	4293      	cmp	r3, r2
 800124a:	da02      	bge.n	8001252 <calc_zero_detector+0x11a>
						detected++;
 800124c:	7ffb      	ldrb	r3, [r7, #31]
 800124e:	3301      	adds	r3, #1
 8001250:	77fb      	strb	r3, [r7, #31]
					}
				}
			}
			if (detected > 1) {	// if at least two of the above checks have a positive result
 8001252:	7ffb      	ldrb	r3, [r7, #31]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d90f      	bls.n	8001278 <calc_zero_detector+0x140>
				sample_buf_meta[bufnum].zero_cross_pos = i;	// set positive crossing point
 8001258:	7bfa      	ldrb	r2, [r7, #15]
 800125a:	494c      	ldr	r1, [pc, #304]	; (800138c <calc_zero_detector+0x254>)
 800125c:	4613      	mov	r3, r2
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	4413      	add	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	440b      	add	r3, r1
 8001266:	3304      	adds	r3, #4
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	601a      	str	r2, [r3, #0]
				detected = 0;
 800126c:	2300      	movs	r3, #0
 800126e:	77fb      	strb	r3, [r7, #31]
				detect_count++;
 8001270:	7fbb      	ldrb	r3, [r7, #30]
 8001272:	3301      	adds	r3, #1
 8001274:	77bb      	strb	r3, [r7, #30]
				continue;		// back to for loop
 8001276:	e05f      	b.n	8001338 <calc_zero_detector+0x200>
			}
			detected = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	77fb      	strb	r3, [r7, #31]
			// negative slope crossing
			if ( (sample_buf[bufnum][i] < zeropoint) && (sample_buf[bufnum][i-1] >= zeropoint) ) {
 800127c:	7bfb      	ldrb	r3, [r7, #15]
 800127e:	4942      	ldr	r1, [pc, #264]	; (8001388 <calc_zero_detector+0x250>)
 8001280:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001284:	fb03 f202 	mul.w	r2, r3, r2
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	4413      	add	r3, r2
 800128c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001290:	461a      	mov	r2, r3
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	4293      	cmp	r3, r2
 8001296:	dd4f      	ble.n	8001338 <calc_zero_detector+0x200>
 8001298:	7bfa      	ldrb	r2, [r7, #15]
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	3b01      	subs	r3, #1
 800129e:	493a      	ldr	r1, [pc, #232]	; (8001388 <calc_zero_detector+0x250>)
 80012a0:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80012a4:	fb00 f202 	mul.w	r2, r0, r2
 80012a8:	4413      	add	r3, r2
 80012aa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012ae:	461a      	mov	r2, r3
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	4293      	cmp	r3, r2
 80012b4:	dc40      	bgt.n	8001338 <calc_zero_detector+0x200>
				detected++;
 80012b6:	7ffb      	ldrb	r3, [r7, #31]
 80012b8:	3301      	adds	r3, #1
 80012ba:	77fb      	strb	r3, [r7, #31]
				if (i-2 >= 0) {	// check point on lower side
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	dd11      	ble.n	80012e6 <calc_zero_detector+0x1ae>
					if (sample_buf[bufnum][i-2] >= zeropoint) {
 80012c2:	7bfa      	ldrb	r2, [r7, #15]
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	3b02      	subs	r3, #2
 80012c8:	492f      	ldr	r1, [pc, #188]	; (8001388 <calc_zero_detector+0x250>)
 80012ca:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80012ce:	fb00 f202 	mul.w	r2, r0, r2
 80012d2:	4413      	add	r3, r2
 80012d4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012d8:	461a      	mov	r2, r3
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	4293      	cmp	r3, r2
 80012de:	dc02      	bgt.n	80012e6 <calc_zero_detector+0x1ae>
						detected++;
 80012e0:	7ffb      	ldrb	r3, [r7, #31]
 80012e2:	3301      	adds	r3, #1
 80012e4:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (i+2 < SAMPLE_BUF_SIZE) {	// check point on higher side
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	3302      	adds	r3, #2
 80012ea:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80012ee:	d211      	bcs.n	8001314 <calc_zero_detector+0x1dc>
					if (sample_buf[bufnum][i+2] < zeropoint) {
 80012f0:	7bfa      	ldrb	r2, [r7, #15]
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	3302      	adds	r3, #2
 80012f6:	4924      	ldr	r1, [pc, #144]	; (8001388 <calc_zero_detector+0x250>)
 80012f8:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80012fc:	fb00 f202 	mul.w	r2, r0, r2
 8001300:	4413      	add	r3, r2
 8001302:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001306:	461a      	mov	r2, r3
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	4293      	cmp	r3, r2
 800130c:	dd02      	ble.n	8001314 <calc_zero_detector+0x1dc>
						detected++;
 800130e:	7ffb      	ldrb	r3, [r7, #31]
 8001310:	3301      	adds	r3, #1
 8001312:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (detected > 1) {	// if at least two of the above checks have a positive result
 8001314:	7ffb      	ldrb	r3, [r7, #31]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d90c      	bls.n	8001334 <calc_zero_detector+0x1fc>
					sample_buf_meta[bufnum].zero_cross_neg = i;	// set positive crossing point
 800131a:	7bfa      	ldrb	r2, [r7, #15]
 800131c:	491b      	ldr	r1, [pc, #108]	; (800138c <calc_zero_detector+0x254>)
 800131e:	4613      	mov	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	4413      	add	r3, r2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	440b      	add	r3, r1
 8001328:	3308      	adds	r3, #8
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	601a      	str	r2, [r3, #0]
					detect_count++;
 800132e:	7fbb      	ldrb	r3, [r7, #30]
 8001330:	3301      	adds	r3, #1
 8001332:	77bb      	strb	r3, [r7, #30]
				}
				detected = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	77fb      	strb	r3, [r7, #31]
	for (int i=1; i < SAMPLE_BUF_SIZE; i++) {
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	3301      	adds	r3, #1
 800133c:	61bb      	str	r3, [r7, #24]
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001344:	f4ff af1b 	bcc.w	800117e <calc_zero_detector+0x46>
			}
		}	// if inside window
	}	// for in buffer

	// check how many crossings were detected, we could have up to 3
	if (detect_count > 3) {
 8001348:	7fbb      	ldrb	r3, [r7, #30]
 800134a:	2b03      	cmp	r3, #3
 800134c:	d917      	bls.n	800137e <calc_zero_detector+0x246>
		// if we have more than 2 crossings the crossing detections are marked invalid
		sample_buf_meta[bufnum].zero_cross_neg = -9;
 800134e:	7bfa      	ldrb	r2, [r7, #15]
 8001350:	490e      	ldr	r1, [pc, #56]	; (800138c <calc_zero_detector+0x254>)
 8001352:	4613      	mov	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4413      	add	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	3308      	adds	r3, #8
 800135e:	f06f 0208 	mvn.w	r2, #8
 8001362:	601a      	str	r2, [r3, #0]
		sample_buf_meta[bufnum].zero_cross_pos = -9;
 8001364:	7bfa      	ldrb	r2, [r7, #15]
 8001366:	4909      	ldr	r1, [pc, #36]	; (800138c <calc_zero_detector+0x254>)
 8001368:	4613      	mov	r3, r2
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	440b      	add	r3, r1
 8001372:	3304      	adds	r3, #4
 8001374:	f06f 0208 	mvn.w	r2, #8
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	e000      	b.n	800137e <calc_zero_detector+0x246>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 800137c:	bf00      	nop
	}
}
 800137e:	3724      	adds	r7, #36	; 0x24
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	2000676c 	.word	0x2000676c
 800138c:	2000022c 	.word	0x2000022c

08001390 <calc_downsample>:
 * Down-sample ADC raw readings into sample buffer
 * This function provides a filter for the raw ADC readings. It halves
 * the number of samples and averages adjoining samples to smooth out peaks.
 * It also establishes the meta data (min/max and zero crossing) for both channel
 */
void calc_downsample(uint8_t bufnum) {
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b089      	sub	sp, #36	; 0x24
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
	uint16_t range;
	uint16_t dest_idx=0;
 800139a:	2300      	movs	r3, #0
 800139c:	83fb      	strh	r3, [r7, #30]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2b03      	cmp	r3, #3
 80013a2:	f200 80f1 	bhi.w	8001588 <calc_downsample+0x1f8>
	for (int i=1; i < ADC_NUM_DATA-2; i+=2) {
 80013a6:	2301      	movs	r3, #1
 80013a8:	61bb      	str	r3, [r7, #24]
 80013aa:	e083      	b.n	80014b4 <calc_downsample+0x124>
		// calculate reading value by averaging 3 readings (the one before and the one after)
		sample_buf[bufnum][dest_idx] = (adc_raw_buf[bufnum][i] + adc_raw_buf[bufnum][i-1] + adc_raw_buf[bufnum][i+1]) / 3;
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	4978      	ldr	r1, [pc, #480]	; (8001590 <calc_downsample+0x200>)
 80013b0:	f44f 7252 	mov.w	r2, #840	; 0x348
 80013b4:	fb03 f202 	mul.w	r2, r3, r2
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	4413      	add	r3, r2
 80013bc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80013c0:	461c      	mov	r4, r3
 80013c2:	79fa      	ldrb	r2, [r7, #7]
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	4971      	ldr	r1, [pc, #452]	; (8001590 <calc_downsample+0x200>)
 80013ca:	f44f 7052 	mov.w	r0, #840	; 0x348
 80013ce:	fb00 f202 	mul.w	r2, r0, r2
 80013d2:	4413      	add	r3, r2
 80013d4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80013d8:	4423      	add	r3, r4
 80013da:	79f9      	ldrb	r1, [r7, #7]
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	3201      	adds	r2, #1
 80013e0:	486b      	ldr	r0, [pc, #428]	; (8001590 <calc_downsample+0x200>)
 80013e2:	f44f 7452 	mov.w	r4, #840	; 0x348
 80013e6:	fb04 f101 	mul.w	r1, r4, r1
 80013ea:	440a      	add	r2, r1
 80013ec:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 80013f0:	4413      	add	r3, r2
 80013f2:	4a68      	ldr	r2, [pc, #416]	; (8001594 <calc_downsample+0x204>)
 80013f4:	fb82 1203 	smull	r1, r2, r2, r3
 80013f8:	17db      	asrs	r3, r3, #31
 80013fa:	1ad1      	subs	r1, r2, r3
 80013fc:	79fa      	ldrb	r2, [r7, #7]
 80013fe:	8bfb      	ldrh	r3, [r7, #30]
 8001400:	b28c      	uxth	r4, r1
 8001402:	4965      	ldr	r1, [pc, #404]	; (8001598 <calc_downsample+0x208>)
 8001404:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001408:	fb00 f202 	mul.w	r2, r0, r2
 800140c:	4413      	add	r3, r2
 800140e:	4622      	mov	r2, r4
 8001410:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		// track min/max values
		sample_buf_meta[bufnum].min = MIN(sample_buf_meta[bufnum].min, sample_buf[bufnum][dest_idx]);
 8001414:	79fa      	ldrb	r2, [r7, #7]
 8001416:	4961      	ldr	r1, [pc, #388]	; (800159c <calc_downsample+0x20c>)
 8001418:	4613      	mov	r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	440b      	add	r3, r1
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	82bb      	strh	r3, [r7, #20]
 8001426:	79fa      	ldrb	r2, [r7, #7]
 8001428:	8bfb      	ldrh	r3, [r7, #30]
 800142a:	495b      	ldr	r1, [pc, #364]	; (8001598 <calc_downsample+0x208>)
 800142c:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001430:	fb00 f202 	mul.w	r2, r0, r2
 8001434:	4413      	add	r3, r2
 8001436:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800143a:	827b      	strh	r3, [r7, #18]
 800143c:	8a7a      	ldrh	r2, [r7, #18]
 800143e:	8abb      	ldrh	r3, [r7, #20]
 8001440:	4293      	cmp	r3, r2
 8001442:	bf28      	it	cs
 8001444:	4613      	movcs	r3, r2
 8001446:	b29b      	uxth	r3, r3
 8001448:	79fa      	ldrb	r2, [r7, #7]
 800144a:	b298      	uxth	r0, r3
 800144c:	4953      	ldr	r1, [pc, #332]	; (800159c <calc_downsample+0x20c>)
 800144e:	4613      	mov	r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4413      	add	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	440b      	add	r3, r1
 8001458:	4602      	mov	r2, r0
 800145a:	801a      	strh	r2, [r3, #0]
		sample_buf_meta[bufnum].max = MAX(sample_buf_meta[bufnum].max, sample_buf[bufnum][dest_idx]);
 800145c:	79fa      	ldrb	r2, [r7, #7]
 800145e:	494f      	ldr	r1, [pc, #316]	; (800159c <calc_downsample+0x20c>)
 8001460:	4613      	mov	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4413      	add	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	440b      	add	r3, r1
 800146a:	3302      	adds	r3, #2
 800146c:	881b      	ldrh	r3, [r3, #0]
 800146e:	823b      	strh	r3, [r7, #16]
 8001470:	79fa      	ldrb	r2, [r7, #7]
 8001472:	8bfb      	ldrh	r3, [r7, #30]
 8001474:	4948      	ldr	r1, [pc, #288]	; (8001598 <calc_downsample+0x208>)
 8001476:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800147a:	fb00 f202 	mul.w	r2, r0, r2
 800147e:	4413      	add	r3, r2
 8001480:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001484:	81fb      	strh	r3, [r7, #14]
 8001486:	89fa      	ldrh	r2, [r7, #14]
 8001488:	8a3b      	ldrh	r3, [r7, #16]
 800148a:	4293      	cmp	r3, r2
 800148c:	bf38      	it	cc
 800148e:	4613      	movcc	r3, r2
 8001490:	b29b      	uxth	r3, r3
 8001492:	79fa      	ldrb	r2, [r7, #7]
 8001494:	b298      	uxth	r0, r3
 8001496:	4941      	ldr	r1, [pc, #260]	; (800159c <calc_downsample+0x20c>)
 8001498:	4613      	mov	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	440b      	add	r3, r1
 80014a2:	3302      	adds	r3, #2
 80014a4:	4602      	mov	r2, r0
 80014a6:	801a      	strh	r2, [r3, #0]
		dest_idx++;
 80014a8:	8bfb      	ldrh	r3, [r7, #30]
 80014aa:	3301      	adds	r3, #1
 80014ac:	83fb      	strh	r3, [r7, #30]
	for (int i=1; i < ADC_NUM_DATA-2; i+=2) {
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	3302      	adds	r3, #2
 80014b2:	61bb      	str	r3, [r7, #24]
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	f240 3245 	movw	r2, #837	; 0x345
 80014ba:	4293      	cmp	r3, r2
 80014bc:	f67f af76 	bls.w	80013ac <calc_downsample+0x1c>
	}
	// Last sample in the buffer (we only have 2 raw readings available for averaging)
	sample_buf[bufnum][dest_idx++] = (adc_raw_buf[bufnum][ADC_NUM_DATA-1] + adc_raw_buf[bufnum][ADC_NUM_DATA-2]) / 2;
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	4a33      	ldr	r2, [pc, #204]	; (8001590 <calc_downsample+0x200>)
 80014c4:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 80014c8:	fb01 f303 	mul.w	r3, r1, r3
 80014cc:	4413      	add	r3, r2
 80014ce:	f203 638e 	addw	r3, r3, #1678	; 0x68e
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	4a2d      	ldr	r2, [pc, #180]	; (8001590 <calc_downsample+0x200>)
 80014da:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 80014de:	fb01 f303 	mul.w	r3, r1, r3
 80014e2:	4413      	add	r3, r2
 80014e4:	f203 638c 	addw	r3, r3, #1676	; 0x68c
 80014e8:	881b      	ldrh	r3, [r3, #0]
 80014ea:	4403      	add	r3, r0
 80014ec:	0fda      	lsrs	r2, r3, #31
 80014ee:	4413      	add	r3, r2
 80014f0:	105b      	asrs	r3, r3, #1
 80014f2:	4618      	mov	r0, r3
 80014f4:	79fa      	ldrb	r2, [r7, #7]
 80014f6:	8bfb      	ldrh	r3, [r7, #30]
 80014f8:	1c59      	adds	r1, r3, #1
 80014fa:	83f9      	strh	r1, [r7, #30]
 80014fc:	461c      	mov	r4, r3
 80014fe:	b280      	uxth	r0, r0
 8001500:	4925      	ldr	r1, [pc, #148]	; (8001598 <calc_downsample+0x208>)
 8001502:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8001506:	fb02 f303 	mul.w	r3, r2, r3
 800150a:	4423      	add	r3, r4
 800150c:	4602      	mov	r2, r0
 800150e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	// test if the last value is not assigned
	if (dest_idx < SAMPLE_BUF_SIZE) {
 8001512:	8bfb      	ldrh	r3, [r7, #30]
 8001514:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001518:	d20a      	bcs.n	8001530 <calc_downsample+0x1a0>
		sample_buf[bufnum][dest_idx] = 0;
 800151a:	79fa      	ldrb	r2, [r7, #7]
 800151c:	8bfb      	ldrh	r3, [r7, #30]
 800151e:	491e      	ldr	r1, [pc, #120]	; (8001598 <calc_downsample+0x208>)
 8001520:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001524:	fb00 f202 	mul.w	r2, r0, r2
 8001528:	4413      	add	r3, r2
 800152a:	2200      	movs	r2, #0
 800152c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	}
	// range of readings
	range = sample_buf_meta[bufnum].max - sample_buf_meta[bufnum].min;
 8001530:	79fa      	ldrb	r2, [r7, #7]
 8001532:	491a      	ldr	r1, [pc, #104]	; (800159c <calc_downsample+0x20c>)
 8001534:	4613      	mov	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	4413      	add	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	440b      	add	r3, r1
 800153e:	3302      	adds	r3, #2
 8001540:	8819      	ldrh	r1, [r3, #0]
 8001542:	79fa      	ldrb	r2, [r7, #7]
 8001544:	4815      	ldr	r0, [pc, #84]	; (800159c <calc_downsample+0x20c>)
 8001546:	4613      	mov	r3, r2
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	4413      	add	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4403      	add	r3, r0
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	1acb      	subs	r3, r1, r3
 8001554:	82fb      	strh	r3, [r7, #22]
	// detect zero crossings
	calc_zero_detector(bufnum, range / 2 + sample_buf_meta[bufnum].min, range/5);
 8001556:	8afb      	ldrh	r3, [r7, #22]
 8001558:	085b      	lsrs	r3, r3, #1
 800155a:	b29b      	uxth	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	79fa      	ldrb	r2, [r7, #7]
 8001560:	490e      	ldr	r1, [pc, #56]	; (800159c <calc_downsample+0x20c>)
 8001562:	4613      	mov	r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	4413      	add	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	440b      	add	r3, r1
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	18c1      	adds	r1, r0, r3
 8001570:	8afb      	ldrh	r3, [r7, #22]
 8001572:	4a0b      	ldr	r2, [pc, #44]	; (80015a0 <calc_downsample+0x210>)
 8001574:	fba2 2303 	umull	r2, r3, r2, r3
 8001578:	089b      	lsrs	r3, r3, #2
 800157a:	b29b      	uxth	r3, r3
 800157c:	461a      	mov	r2, r3
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff fdd9 	bl	8001138 <calc_zero_detector>
 8001586:	e000      	b.n	800158a <calc_downsample+0x1fa>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8001588:	bf00      	nop
}
 800158a:	3724      	adds	r7, #36	; 0x24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd90      	pop	{r4, r7, pc}
 8001590:	20004d2c 	.word	0x20004d2c
 8001594:	55555556 	.word	0x55555556
 8001598:	2000676c 	.word	0x2000676c
 800159c:	2000022c 	.word	0x2000022c
 80015a0:	cccccccd 	.word	0xcccccccd

080015a4 <calc_measurements>:

/*
 * Calculate all measurements
 *
 */
int calc_measurements(void) {
 80015a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015a8:	ed2d 8b02 	vpush	{d8}
 80015ac:	b0a8      	sub	sp, #160	; 0xa0
 80015ae:	af04      	add	r7, sp, #16
	int i;
	int64_t v_sq_acc = 0;		// accumulating the squared voltage values
 80015b0:	f04f 0200 	mov.w	r2, #0
 80015b4:	f04f 0300 	mov.w	r3, #0
 80015b8:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	int64_t i1_sq_acc = 0;		// accumulating the squared I1 values
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	float i1_va_acc = 0;
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	677b      	str	r3, [r7, #116]	; 0x74
	float i1_w_acc = 0;			// accumulating I1 values where I > 0 (for W calculation)
 80015ce:	f04f 0300 	mov.w	r3, #0
 80015d2:	673b      	str	r3, [r7, #112]	; 0x70
	uint16_t num_readings = 0;		// number of squared readings for v, i and va
 80015d4:	2300      	movs	r3, #0
 80015d6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	uint16_t num_w_readings = 0;	// number of squared readings for kw
 80015da:	2300      	movs	r3, #0
 80015dc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
	int16_t v_reading;			// always positive, we are using the positive half wave
	int16_t i_reading;			// could be negative if current is leading or lagging
	float va_instant;			// instant VA value
	uint16_t v_zero = (sample_buf_meta[ADC_CH_V].max - sample_buf_meta[ADC_CH_V].min) / 2;
 80015e0:	4bd7      	ldr	r3, [pc, #860]	; (8001940 <calc_measurements+0x39c>)
 80015e2:	885b      	ldrh	r3, [r3, #2]
 80015e4:	461a      	mov	r2, r3
 80015e6:	4bd6      	ldr	r3, [pc, #856]	; (8001940 <calc_measurements+0x39c>)
 80015e8:	881b      	ldrh	r3, [r3, #0]
 80015ea:	1ad2      	subs	r2, r2, r3
 80015ec:	0fd3      	lsrs	r3, r2, #31
 80015ee:	4413      	add	r3, r2
 80015f0:	105b      	asrs	r3, r3, #1
 80015f2:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	uint16_t i1_zero = (sample_buf_meta[ADC_CH_I1].max - sample_buf_meta[ADC_CH_I1].min) / 2;
 80015f6:	4bd2      	ldr	r3, [pc, #840]	; (8001940 <calc_measurements+0x39c>)
 80015f8:	8adb      	ldrh	r3, [r3, #22]
 80015fa:	461a      	mov	r2, r3
 80015fc:	4bd0      	ldr	r3, [pc, #832]	; (8001940 <calc_measurements+0x39c>)
 80015fe:	8a9b      	ldrh	r3, [r3, #20]
 8001600:	1ad2      	subs	r2, r2, r3
 8001602:	0fd3      	lsrs	r3, r2, #31
 8001604:	4413      	add	r3, r2
 8001606:	105b      	asrs	r3, r3, #1
 8001608:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	float w, va;


	// Calculate values using the positive half of the sine wave

	if (sample_buf_meta[ADC_CH_V].zero_cross_pos < 0) { return -1; }	// do we have zero crossing?
 800160c:	4bcc      	ldr	r3, [pc, #816]	; (8001940 <calc_measurements+0x39c>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	da02      	bge.n	800161a <calc_measurements+0x76>
 8001614:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001618:	e27f      	b.n	8001b1a <calc_measurements+0x576>
	// add up squared measurements
	if (sample_buf_meta[ADC_CH_V].zero_cross_pos < sample_buf_meta[ADC_CH_V].zero_cross_neg) {
 800161a:	4bc9      	ldr	r3, [pc, #804]	; (8001940 <calc_measurements+0x39c>)
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	4bc8      	ldr	r3, [pc, #800]	; (8001940 <calc_measurements+0x39c>)
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	429a      	cmp	r2, r3
 8001624:	f280 808c 	bge.w	8001740 <calc_measurements+0x19c>
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 8001628:	4bc5      	ldr	r3, [pc, #788]	; (8001940 <calc_measurements+0x39c>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001630:	e07e      	b.n	8001730 <calc_measurements+0x18c>
			v_reading = sample_buf[ADC_CH_V][i] - v_zero;
 8001632:	4ac4      	ldr	r2, [pc, #784]	; (8001944 <calc_measurements+0x3a0>)
 8001634:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001638:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800163c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	b29b      	uxth	r3, r3
 8001644:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
			v_sq_acc += v_reading * v_reading;
 8001648:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 800164c:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 8001650:	fb02 f303 	mul.w	r3, r2, r3
 8001654:	17da      	asrs	r2, r3, #31
 8001656:	461c      	mov	r4, r3
 8001658:	4615      	mov	r5, r2
 800165a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800165e:	eb12 0a04 	adds.w	sl, r2, r4
 8001662:	eb43 0b05 	adc.w	fp, r3, r5
 8001666:	e9c7 ab20 	strd	sl, fp, [r7, #128]	; 0x80
			i_reading = sample_buf[ADC_CH_I1][i] - i1_zero;
 800166a:	4ab6      	ldr	r2, [pc, #728]	; (8001944 <calc_measurements+0x3a0>)
 800166c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001670:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8001674:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001678:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	b29b      	uxth	r3, r3
 8001680:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
			i1_sq_acc += i_reading * i_reading;
 8001684:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8001688:	f9b7 205c 	ldrsh.w	r2, [r7, #92]	; 0x5c
 800168c:	fb02 f303 	mul.w	r3, r2, r3
 8001690:	17da      	asrs	r2, r3, #31
 8001692:	4698      	mov	r8, r3
 8001694:	4691      	mov	r9, r2
 8001696:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800169a:	eb12 0108 	adds.w	r1, r2, r8
 800169e:	6239      	str	r1, [r7, #32]
 80016a0:	eb43 0309 	adc.w	r3, r3, r9
 80016a4:	627b      	str	r3, [r7, #36]	; 0x24
 80016a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016aa:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
			num_readings++;
 80016ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80016b2:	3301      	adds	r3, #1
 80016b4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
			va_instant = calc_adc_raw_to_V(v_reading) * calc_adc_raw_to_A(i_reading);
 80016b8:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 80016bc:	4618      	mov	r0, r3
 80016be:	f000 fbbd 	bl	8001e3c <calc_adc_raw_to_V>
 80016c2:	eeb0 8a40 	vmov.f32	s16, s0
 80016c6:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80016ca:	4618      	mov	r0, r3
 80016cc:	f000 fbd4 	bl	8001e78 <calc_adc_raw_to_A>
 80016d0:	eef0 7a40 	vmov.f32	s15, s0
 80016d4:	ee68 7a27 	vmul.f32	s15, s16, s15
 80016d8:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
			if (i_reading >= 0) {
 80016dc:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	db08      	blt.n	80016f6 <calc_measurements+0x152>
				i1_va_acc += va_instant;
 80016e4:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 80016e8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80016ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016f0:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
 80016f4:	e017      	b.n	8001726 <calc_measurements+0x182>
			} else {
				i1_w_acc += abs(va_instant);
 80016f6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80016fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016fe:	ee17 3a90 	vmov	r3, s15
 8001702:	2b00      	cmp	r3, #0
 8001704:	bfb8      	it	lt
 8001706:	425b      	neglt	r3, r3
 8001708:	ee07 3a90 	vmov	s15, r3
 800170c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001710:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001718:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
				num_w_readings++;
 800171c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8001720:	3301      	adds	r3, #1
 8001722:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 8001726:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800172a:	3301      	adds	r3, #1
 800172c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001730:	4b83      	ldr	r3, [pc, #524]	; (8001940 <calc_measurements+0x39c>)
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001738:	429a      	cmp	r2, r3
 800173a:	f6ff af7a 	blt.w	8001632 <calc_measurements+0x8e>
 800173e:	e127      	b.n	8001990 <calc_measurements+0x3ec>
				//term_print("va_instant %.1fVA [%d] (%.1fV %.1fA[%d])\r\n", va_instant, i, calc_adc_raw_to_V(v_reading), calc_adc_raw_to_A(i_reading), i_reading);
			}
		}
	} else {
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001740:	4b7f      	ldr	r3, [pc, #508]	; (8001940 <calc_measurements+0x39c>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001748:	e086      	b.n	8001858 <calc_measurements+0x2b4>
			v_reading = sample_buf[ADC_CH_V][i] - v_zero;
 800174a:	4a7e      	ldr	r2, [pc, #504]	; (8001944 <calc_measurements+0x3a0>)
 800174c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001750:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001754:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	b29b      	uxth	r3, r3
 800175c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
			v_sq_acc += v_reading * v_reading;
 8001760:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 8001764:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001768:	fb02 f303 	mul.w	r3, r2, r3
 800176c:	17da      	asrs	r2, r3, #31
 800176e:	653b      	str	r3, [r7, #80]	; 0x50
 8001770:	657a      	str	r2, [r7, #84]	; 0x54
 8001772:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8001776:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800177a:	4621      	mov	r1, r4
 800177c:	1851      	adds	r1, r2, r1
 800177e:	61b9      	str	r1, [r7, #24]
 8001780:	4629      	mov	r1, r5
 8001782:	414b      	adcs	r3, r1
 8001784:	61fb      	str	r3, [r7, #28]
 8001786:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800178a:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
			i_reading = sample_buf[ADC_CH_I1][i] - i1_zero;
 800178e:	4a6d      	ldr	r2, [pc, #436]	; (8001944 <calc_measurements+0x3a0>)
 8001790:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001794:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8001798:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800179c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
			i1_sq_acc += i_reading * i_reading;
 80017a8:	f9b7 205c 	ldrsh.w	r2, [r7, #92]	; 0x5c
 80017ac:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80017b0:	fb02 f303 	mul.w	r3, r2, r3
 80017b4:	17da      	asrs	r2, r3, #31
 80017b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80017b8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80017ba:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80017be:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80017c2:	4621      	mov	r1, r4
 80017c4:	1851      	adds	r1, r2, r1
 80017c6:	6139      	str	r1, [r7, #16]
 80017c8:	4629      	mov	r1, r5
 80017ca:	414b      	adcs	r3, r1
 80017cc:	617b      	str	r3, [r7, #20]
 80017ce:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80017d2:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
			num_readings++;
 80017d6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80017da:	3301      	adds	r3, #1
 80017dc:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
			va_instant = calc_adc_raw_to_V(v_reading) * calc_adc_raw_to_A(i_reading);
 80017e0:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 80017e4:	4618      	mov	r0, r3
 80017e6:	f000 fb29 	bl	8001e3c <calc_adc_raw_to_V>
 80017ea:	eeb0 8a40 	vmov.f32	s16, s0
 80017ee:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 fb40 	bl	8001e78 <calc_adc_raw_to_A>
 80017f8:	eef0 7a40 	vmov.f32	s15, s0
 80017fc:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001800:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
			if (i_reading >= 0) {
 8001804:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8001808:	2b00      	cmp	r3, #0
 800180a:	db08      	blt.n	800181e <calc_measurements+0x27a>
				i1_va_acc += va_instant;
 800180c:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001810:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001814:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001818:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
 800181c:	e017      	b.n	800184e <calc_measurements+0x2aa>
			} else {
				i1_w_acc += abs(va_instant);
 800181e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001822:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001826:	ee17 3a90 	vmov	r3, s15
 800182a:	2b00      	cmp	r3, #0
 800182c:	bfb8      	it	lt
 800182e:	425b      	neglt	r3, r3
 8001830:	ee07 3a90 	vmov	s15, r3
 8001834:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001838:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800183c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001840:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
				num_w_readings++;
 8001844:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8001848:	3301      	adds	r3, #1
 800184a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 800184e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001852:	3301      	adds	r3, #1
 8001854:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001858:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800185c:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001860:	f4ff af73 	bcc.w	800174a <calc_measurements+0x1a6>
			}
		}
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 8001864:	2314      	movs	r3, #20
 8001866:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800186a:	e08a      	b.n	8001982 <calc_measurements+0x3de>
			v_reading = sample_buf[ADC_CH_V][i] - v_zero;
 800186c:	4a35      	ldr	r2, [pc, #212]	; (8001944 <calc_measurements+0x3a0>)
 800186e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001872:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001876:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	b29b      	uxth	r3, r3
 800187e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
			v_sq_acc += v_reading * v_reading;
 8001882:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001886:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 800188a:	fb02 f303 	mul.w	r3, r2, r3
 800188e:	17da      	asrs	r2, r3, #31
 8001890:	643b      	str	r3, [r7, #64]	; 0x40
 8001892:	647a      	str	r2, [r7, #68]	; 0x44
 8001894:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8001898:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 800189c:	4621      	mov	r1, r4
 800189e:	1851      	adds	r1, r2, r1
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	4629      	mov	r1, r5
 80018a4:	414b      	adcs	r3, r1
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80018ac:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
			i_reading = sample_buf[ADC_CH_I1][i] - i1_zero;
 80018b0:	4a24      	ldr	r2, [pc, #144]	; (8001944 <calc_measurements+0x3a0>)
 80018b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80018b6:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 80018ba:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80018be:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
			i1_sq_acc += i_reading * i_reading;
 80018ca:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80018ce:	f9b7 205c 	ldrsh.w	r2, [r7, #92]	; 0x5c
 80018d2:	fb02 f303 	mul.w	r3, r2, r3
 80018d6:	17da      	asrs	r2, r3, #31
 80018d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80018da:	63fa      	str	r2, [r7, #60]	; 0x3c
 80018dc:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80018e0:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80018e4:	4621      	mov	r1, r4
 80018e6:	1851      	adds	r1, r2, r1
 80018e8:	6039      	str	r1, [r7, #0]
 80018ea:	4629      	mov	r1, r5
 80018ec:	414b      	adcs	r3, r1
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80018f4:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
			num_readings++;
 80018f8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80018fc:	3301      	adds	r3, #1
 80018fe:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
			va_instant = calc_adc_raw_to_V(v_reading) * calc_adc_raw_to_A(i_reading);
 8001902:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001906:	4618      	mov	r0, r3
 8001908:	f000 fa98 	bl	8001e3c <calc_adc_raw_to_V>
 800190c:	eeb0 8a40 	vmov.f32	s16, s0
 8001910:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8001914:	4618      	mov	r0, r3
 8001916:	f000 faaf 	bl	8001e78 <calc_adc_raw_to_A>
 800191a:	eef0 7a40 	vmov.f32	s15, s0
 800191e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001922:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

			if (i_reading >= 0) {
 8001926:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 800192a:	2b00      	cmp	r3, #0
 800192c:	db0c      	blt.n	8001948 <calc_measurements+0x3a4>
				i1_va_acc += va_instant;
 800192e:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001932:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001936:	ee77 7a27 	vadd.f32	s15, s14, s15
 800193a:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
 800193e:	e01b      	b.n	8001978 <calc_measurements+0x3d4>
 8001940:	2000022c 	.word	0x2000022c
 8001944:	2000676c 	.word	0x2000676c
			} else {
				i1_w_acc += abs(va_instant);
 8001948:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800194c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001950:	ee17 3a90 	vmov	r3, s15
 8001954:	2b00      	cmp	r3, #0
 8001956:	bfb8      	it	lt
 8001958:	425b      	neglt	r3, r3
 800195a:	ee07 3a90 	vmov	s15, r3
 800195e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001962:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001966:	ee77 7a27 	vadd.f32	s15, s14, s15
 800196a:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
				num_w_readings++;
 800196e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8001972:	3301      	adds	r3, #1
 8001974:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 8001978:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800197c:	3301      	adds	r3, #1
 800197e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001982:	4b69      	ldr	r3, [pc, #420]	; (8001b28 <calc_measurements+0x584>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800198a:	429a      	cmp	r2, r3
 800198c:	f6ff af6e 	blt.w	800186c <calc_measurements+0x2c8>
			}
		}
	}

	metervalue_v = calc_adc_raw_to_V (sqrt((v_sq_acc / num_readings)));		// RMS voltage
 8001990:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001994:	2200      	movs	r2, #0
 8001996:	633b      	str	r3, [r7, #48]	; 0x30
 8001998:	637a      	str	r2, [r7, #52]	; 0x34
 800199a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800199e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80019a2:	f7ff f921 	bl	8000be8 <__aeabi_ldivmod>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4610      	mov	r0, r2
 80019ac:	4619      	mov	r1, r3
 80019ae:	f7fe fe15 	bl	80005dc <__aeabi_l2d>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	ec43 2b10 	vmov	d0, r2, r3
 80019ba:	f00c fc45 	bl	800e248 <sqrt>
 80019be:	ec53 2b10 	vmov	r2, r3, d0
 80019c2:	4610      	mov	r0, r2
 80019c4:	4619      	mov	r1, r3
 80019c6:	f7ff f8e7 	bl	8000b98 <__aeabi_d2iz>
 80019ca:	4603      	mov	r3, r0
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	4618      	mov	r0, r3
 80019d0:	f000 fa34 	bl	8001e3c <calc_adc_raw_to_V>
 80019d4:	eef0 7a40 	vmov.f32	s15, s0
 80019d8:	4b54      	ldr	r3, [pc, #336]	; (8001b2c <calc_measurements+0x588>)
 80019da:	edc3 7a00 	vstr	s15, [r3]
	metervalue_i1 = calc_adc_raw_to_A (sqrt((i1_sq_acc / num_readings)));	// RMS current
 80019de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80019e2:	2200      	movs	r2, #0
 80019e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80019e6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80019ec:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80019f0:	f7ff f8fa 	bl	8000be8 <__aeabi_ldivmod>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	f7fe fdee 	bl	80005dc <__aeabi_l2d>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	ec43 2b10 	vmov	d0, r2, r3
 8001a08:	f00c fc1e 	bl	800e248 <sqrt>
 8001a0c:	ec53 2b10 	vmov	r2, r3, d0
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	f7ff f8c0 	bl	8000b98 <__aeabi_d2iz>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	b21b      	sxth	r3, r3
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f000 fa2b 	bl	8001e78 <calc_adc_raw_to_A>
 8001a22:	eef0 7a40 	vmov.f32	s15, s0
 8001a26:	4b42      	ldr	r3, [pc, #264]	; (8001b30 <calc_measurements+0x58c>)
 8001a28:	edc3 7a00 	vstr	s15, [r3]
	if (i1_va_acc > 0) { va = i1_va_acc / num_readings; }
 8001a2c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001a30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a38:	dd0b      	ble.n	8001a52 <calc_measurements+0x4ae>
 8001a3a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001a3e:	ee07 3a90 	vmov	s15, r3
 8001a42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a46:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 8001a4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a4e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	if (i1_w_acc > 0) { w = i1_w_acc / num_readings; }
 8001a52:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001a56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5e:	dd0b      	ble.n	8001a78 <calc_measurements+0x4d4>
 8001a60:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001a64:	ee07 3a90 	vmov	s15, r3
 8001a68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a6c:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 8001a70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a74:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	w = w-va;
 8001a78:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8001a7c:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8001a80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a84:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	if (w < 0) w = 0;
 8001a88:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001a8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a94:	d502      	bpl.n	8001a9c <calc_measurements+0x4f8>
 8001a96:	f04f 0300 	mov.w	r3, #0
 8001a9a:	66bb      	str	r3, [r7, #104]	; 0x68
	va = va + w;
 8001a9c:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001aa0:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001aa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa8:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	if (w > metervalue_v * metervalue_i1) { w = metervalue_v * metervalue_i1; }
 8001aac:	4b1f      	ldr	r3, [pc, #124]	; (8001b2c <calc_measurements+0x588>)
 8001aae:	ed93 7a00 	vldr	s14, [r3]
 8001ab2:	4b1f      	ldr	r3, [pc, #124]	; (8001b30 <calc_measurements+0x58c>)
 8001ab4:	edd3 7a00 	vldr	s15, [r3]
 8001ab8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001abc:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8001ac0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac8:	dd09      	ble.n	8001ade <calc_measurements+0x53a>
 8001aca:	4b18      	ldr	r3, [pc, #96]	; (8001b2c <calc_measurements+0x588>)
 8001acc:	ed93 7a00 	vldr	s14, [r3]
 8001ad0:	4b17      	ldr	r3, [pc, #92]	; (8001b30 <calc_measurements+0x58c>)
 8001ad2:	edd3 7a00 	vldr	s15, [r3]
 8001ad6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ada:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	metervalue_va1 = va;
 8001ade:	4a15      	ldr	r2, [pc, #84]	; (8001b34 <calc_measurements+0x590>)
 8001ae0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ae2:	6013      	str	r3, [r2, #0]
	metervalue_kw1 = w;
 8001ae4:	4a14      	ldr	r2, [pc, #80]	; (8001b38 <calc_measurements+0x594>)
 8001ae6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ae8:	6013      	str	r3, [r2, #0]

	term_print("%.1fW %.1fVA (%d/%d readings)\r\n", w, va, num_w_readings, num_readings ) ;
 8001aea:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001aec:	f7fe fd4c 	bl	8000588 <__aeabi_f2d>
 8001af0:	4604      	mov	r4, r0
 8001af2:	460d      	mov	r5, r1
 8001af4:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001af6:	f7fe fd47 	bl	8000588 <__aeabi_f2d>
 8001afa:	4602      	mov	r2, r0
 8001afc:	460b      	mov	r3, r1
 8001afe:	f8b7 106c 	ldrh.w	r1, [r7, #108]	; 0x6c
 8001b02:	f8b7 006e 	ldrh.w	r0, [r7, #110]	; 0x6e
 8001b06:	9003      	str	r0, [sp, #12]
 8001b08:	9102      	str	r1, [sp, #8]
 8001b0a:	e9cd 2300 	strd	r2, r3, [sp]
 8001b0e:	4622      	mov	r2, r4
 8001b10:	462b      	mov	r3, r5
 8001b12:	480a      	ldr	r0, [pc, #40]	; (8001b3c <calc_measurements+0x598>)
 8001b14:	f002 f996 	bl	8003e44 <term_print>

	//metervalue_kw1 = i1_w_acc / num_readings;
	//metervalue_pf1 = metervalue_kw1 / metervalue_va1;
	return 0;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3790      	adds	r7, #144	; 0x90
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	ecbd 8b02 	vpop	{d8}
 8001b24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b28:	2000022c 	.word	0x2000022c
 8001b2c:	2000748c 	.word	0x2000748c
 8001b30:	20007490 	.word	0x20007490
 8001b34:	20007494 	.word	0x20007494
 8001b38:	20007498 	.word	0x20007498
 8001b3c:	0800e570 	.word	0x0800e570

08001b40 <calc_channel>:
 * The RMS value is calculated from readings between the positive and negative zero crossing
 * that is, the positive half of the sine wave.
 * The RMS value is calculate by adding the square of each reading to an accumulator and then
 * diving the accumulator by the number of readings.
 */
int calc_channel(uint8_t bufnum) {
 8001b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b44:	b090      	sub	sp, #64	; 0x40
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	4603      	mov	r3, r0
 8001b4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	int i;
	uint64_t squared_acc = 0;		// accumulating the squared values
 8001b4e:	f04f 0200 	mov.w	r2, #0
 8001b52:	f04f 0300 	mov.w	r3, #0
 8001b56:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	uint16_t num_readings = 0;		// number of squared readings
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t reading = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint16_t zero_value = (sample_buf_meta[bufnum].max - sample_buf_meta[bufnum].min) / 2;
 8001b62:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001b66:	4994      	ldr	r1, [pc, #592]	; (8001db8 <calc_channel+0x278>)
 8001b68:	4613      	mov	r3, r2
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	4413      	add	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	440b      	add	r3, r1
 8001b72:	3302      	adds	r3, #2
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001b7c:	498e      	ldr	r1, [pc, #568]	; (8001db8 <calc_channel+0x278>)
 8001b7e:	4613      	mov	r3, r2
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	4413      	add	r3, r2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	440b      	add	r3, r1
 8001b88:	881b      	ldrh	r3, [r3, #0]
 8001b8a:	1ac2      	subs	r2, r0, r3
 8001b8c:	0fd3      	lsrs	r3, r2, #31
 8001b8e:	4413      	add	r3, r2
 8001b90:	105b      	asrs	r3, r3, #1
 8001b92:	857b      	strh	r3, [r7, #42]	; 0x2a

	if (bufnum >= ADC_NUM_BUFFERS) { return -1; }		// check valid buffer number
 8001b94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b98:	2b03      	cmp	r3, #3
 8001b9a:	d902      	bls.n	8001ba2 <calc_channel+0x62>
 8001b9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ba0:	e104      	b.n	8001dac <calc_channel+0x26c>

	// Calculate the RMS value using the positive half of the sinewave

	if (sample_buf_meta[bufnum].zero_cross_pos < 0) { return -1; }	// do we have zero crossing?
 8001ba2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001ba6:	4984      	ldr	r1, [pc, #528]	; (8001db8 <calc_channel+0x278>)
 8001ba8:	4613      	mov	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	4413      	add	r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	3304      	adds	r3, #4
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	da02      	bge.n	8001bc0 <calc_channel+0x80>
 8001bba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bbe:	e0f5      	b.n	8001dac <calc_channel+0x26c>
	if (sample_buf_meta[bufnum].zero_cross_pos < sample_buf_meta[bufnum].zero_cross_neg) {
 8001bc0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001bc4:	497c      	ldr	r1, [pc, #496]	; (8001db8 <calc_channel+0x278>)
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	440b      	add	r3, r1
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001bd8:	4977      	ldr	r1, [pc, #476]	; (8001db8 <calc_channel+0x278>)
 8001bda:	4613      	mov	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	440b      	add	r3, r1
 8001be4:	3308      	adds	r3, #8
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4298      	cmp	r0, r3
 8001bea:	da40      	bge.n	8001c6e <calc_channel+0x12e>
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001bec:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001bf0:	4971      	ldr	r1, [pc, #452]	; (8001db8 <calc_channel+0x278>)
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	4413      	add	r3, r2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	440b      	add	r3, r1
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c02:	e026      	b.n	8001c52 <calc_channel+0x112>
			reading = sample_buf[bufnum][i] - zero_value;
 8001c04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c08:	496c      	ldr	r1, [pc, #432]	; (8001dbc <calc_channel+0x27c>)
 8001c0a:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001c0e:	fb03 f202 	mul.w	r2, r3, r2
 8001c12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c14:	4413      	add	r3, r2
 8001c16:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001c1a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	85bb      	strh	r3, [r7, #44]	; 0x2c
			squared_acc += reading * reading;
 8001c20:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001c22:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001c24:	fb02 f303 	mul.w	r3, r2, r3
 8001c28:	17da      	asrs	r2, r3, #31
 8001c2a:	469a      	mov	sl, r3
 8001c2c:	4693      	mov	fp, r2
 8001c2e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c32:	eb12 010a 	adds.w	r1, r2, sl
 8001c36:	6139      	str	r1, [r7, #16]
 8001c38:	eb43 030b 	adc.w	r3, r3, fp
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001c42:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
			num_readings++;
 8001c46:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001c48:	3301      	adds	r3, #1
 8001c4a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001c4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c4e:	3301      	adds	r3, #1
 8001c50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c52:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c56:	4958      	ldr	r1, [pc, #352]	; (8001db8 <calc_channel+0x278>)
 8001c58:	4613      	mov	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	3308      	adds	r3, #8
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	dbcb      	blt.n	8001c04 <calc_channel+0xc4>
 8001c6c:	e06b      	b.n	8001d46 <calc_channel+0x206>
		}
	} else {
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001c6e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c72:	4951      	ldr	r1, [pc, #324]	; (8001db8 <calc_channel+0x278>)
 8001c74:	4613      	mov	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	4413      	add	r3, r2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	440b      	add	r3, r1
 8001c7e:	3304      	adds	r3, #4
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c84:	e026      	b.n	8001cd4 <calc_channel+0x194>
			reading = sample_buf[bufnum][i] - zero_value;
 8001c86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c8a:	494c      	ldr	r1, [pc, #304]	; (8001dbc <calc_channel+0x27c>)
 8001c8c:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001c90:	fb03 f202 	mul.w	r2, r3, r2
 8001c94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c96:	4413      	add	r3, r2
 8001c98:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001c9c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	85bb      	strh	r3, [r7, #44]	; 0x2c
			squared_acc += reading * reading;
 8001ca2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001ca4:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001ca6:	fb02 f303 	mul.w	r3, r2, r3
 8001caa:	17da      	asrs	r2, r3, #31
 8001cac:	4698      	mov	r8, r3
 8001cae:	4691      	mov	r9, r2
 8001cb0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cb4:	eb12 0108 	adds.w	r1, r2, r8
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	eb43 0309 	adc.w	r3, r3, r9
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cc4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			num_readings++;
 8001cc8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001cca:	3301      	adds	r3, #1
 8001ccc:	85fb      	strh	r3, [r7, #46]	; 0x2e
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001cce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cd6:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001cda:	d3d4      	bcc.n	8001c86 <calc_channel+0x146>
		}
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001cdc:	2314      	movs	r3, #20
 8001cde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ce0:	e024      	b.n	8001d2c <calc_channel+0x1ec>
			reading = sample_buf[bufnum][i] - zero_value;
 8001ce2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ce6:	4935      	ldr	r1, [pc, #212]	; (8001dbc <calc_channel+0x27c>)
 8001ce8:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001cec:	fb03 f202 	mul.w	r2, r3, r2
 8001cf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cf2:	4413      	add	r3, r2
 8001cf4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001cf8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	85bb      	strh	r3, [r7, #44]	; 0x2c
			squared_acc += reading * reading;
 8001cfe:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001d00:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001d02:	fb02 f303 	mul.w	r3, r2, r3
 8001d06:	17da      	asrs	r2, r3, #31
 8001d08:	461c      	mov	r4, r3
 8001d0a:	4615      	mov	r5, r2
 8001d0c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001d10:	1911      	adds	r1, r2, r4
 8001d12:	6039      	str	r1, [r7, #0]
 8001d14:	416b      	adcs	r3, r5
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d1c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			num_readings++;
 8001d20:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001d22:	3301      	adds	r3, #1
 8001d24:	85fb      	strh	r3, [r7, #46]	; 0x2e
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001d26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d28:	3301      	adds	r3, #1
 8001d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d2c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001d30:	4921      	ldr	r1, [pc, #132]	; (8001db8 <calc_channel+0x278>)
 8001d32:	4613      	mov	r3, r2
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	4413      	add	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	3308      	adds	r3, #8
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d42:	429a      	cmp	r2, r3
 8001d44:	dbcd      	blt.n	8001ce2 <calc_channel+0x1a2>
		}
	}
	sample_buf_meta[bufnum].rms_value = sqrt((squared_acc / num_readings));
 8001d46:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001d48:	2200      	movs	r2, #0
 8001d4a:	61bb      	str	r3, [r7, #24]
 8001d4c:	61fa      	str	r2, [r7, #28]
 8001d4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d52:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d56:	f7fe ff97 	bl	8000c88 <__aeabi_uldivmod>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	4610      	mov	r0, r2
 8001d60:	4619      	mov	r1, r3
 8001d62:	f7fe fc33 	bl	80005cc <__aeabi_ul2d>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
 8001d6a:	ec43 2b10 	vmov	d0, r2, r3
 8001d6e:	f00c fa6b 	bl	800e248 <sqrt>
 8001d72:	ec53 2b10 	vmov	r2, r3, d0
 8001d76:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f7fe ff0b 	bl	8000b98 <__aeabi_d2iz>
 8001d82:	4602      	mov	r2, r0
 8001d84:	490c      	ldr	r1, [pc, #48]	; (8001db8 <calc_channel+0x278>)
 8001d86:	4623      	mov	r3, r4
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	4423      	add	r3, r4
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	440b      	add	r3, r1
 8001d90:	3310      	adds	r3, #16
 8001d92:	601a      	str	r2, [r3, #0]
	sample_buf_meta[bufnum].measurements_valid = 1;
 8001d94:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001d98:	4907      	ldr	r1, [pc, #28]	; (8001db8 <calc_channel+0x278>)
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	4413      	add	r3, r2
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	440b      	add	r3, r1
 8001da4:	330c      	adds	r3, #12
 8001da6:	2201      	movs	r2, #1
 8001da8:	701a      	strb	r2, [r3, #0]
	return 0;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3740      	adds	r7, #64	; 0x40
 8001db0:	46bd      	mov	sp, r7
 8001db2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001db6:	bf00      	nop
 8001db8:	2000022c 	.word	0x2000022c
 8001dbc:	2000676c 	.word	0x2000676c

08001dc0 <calc_adc_raw_to_mv_int>:

/*
 * Convert ADC raw reading to mv
 * returns mv as int
 */
int calc_adc_raw_to_mv_int(int16_t adc_raw) {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	80fb      	strh	r3, [r7, #6]
	return round(calc_adc_raw_to_mv_float(adc_raw));
 8001dca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f000 f816 	bl	8001e00 <calc_adc_raw_to_mv_float>
 8001dd4:	ee10 3a10 	vmov	r3, s0
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7fe fbd5 	bl	8000588 <__aeabi_f2d>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	ec43 2b10 	vmov	d0, r2, r3
 8001de6:	f00c fb35 	bl	800e454 <round>
 8001dea:	ec53 2b10 	vmov	r2, r3, d0
 8001dee:	4610      	mov	r0, r2
 8001df0:	4619      	mov	r1, r3
 8001df2:	f7fe fed1 	bl	8000b98 <__aeabi_d2iz>
 8001df6:	4603      	mov	r3, r0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <calc_adc_raw_to_mv_float>:

/*
 * Convert raw reading to mV
 */
float calc_adc_raw_to_mv_float(int16_t adc_raw) {
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_MV;
 8001e0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e0e:	ee07 3a90 	vmov	s15, r3
 8001e12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e16:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001e34 <calc_adc_raw_to_mv_float+0x34>
 8001e1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e1e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001e38 <calc_adc_raw_to_mv_float+0x38>
 8001e22:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001e26:	eeb0 0a67 	vmov.f32	s0, s15
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	457ff000 	.word	0x457ff000
 8001e38:	454e4000 	.word	0x454e4000

08001e3c <calc_adc_raw_to_V>:

float calc_adc_raw_to_V(int16_t adc_raw) {
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_CH_V;
 8001e46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e4a:	ee07 3a90 	vmov	s15, r3
 8001e4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e52:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001e70 <calc_adc_raw_to_V+0x34>
 8001e56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e5a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001e74 <calc_adc_raw_to_V+0x38>
 8001e5e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001e62:	eeb0 0a67 	vmov.f32	s0, s15
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	457ff000 	.word	0x457ff000
 8001e74:	44480000 	.word	0x44480000

08001e78 <calc_adc_raw_to_A>:

float calc_adc_raw_to_A(int16_t adc_raw) {
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_CH_I;
 8001e82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e86:	ee07 3a90 	vmov	s15, r3
 8001e8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e8e:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001eac <calc_adc_raw_to_A+0x34>
 8001e92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e96:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001eb0 <calc_adc_raw_to_A+0x38>
 8001e9a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001e9e:	eeb0 0a67 	vmov.f32	s0, s15
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	457ff000 	.word	0x457ff000
 8001eb0:	43480000 	.word	0x43480000

08001eb4 <cmd_error>:
extern uint8_t tft_display;
extern uint16_t new_time_period;

uint8_t cmd_len = 0;

void cmd_error(uint8_t* cmd_str) {
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
	term_print("Error in command <%s>\r\n", cmd_str);
 8001ebc:	6879      	ldr	r1, [r7, #4]
 8001ebe:	4803      	ldr	r0, [pc, #12]	; (8001ecc <cmd_error+0x18>)
 8001ec0:	f001 ffc0 	bl	8003e44 <term_print>
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	0800e590 	.word	0x0800e590

08001ed0 <cmd_t>:


int cmd_t(uint8_t* cmd_str) {
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
	switch (cmd_str[1]) {
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3301      	adds	r3, #1
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	2b74      	cmp	r3, #116	; 0x74
 8001ee0:	d014      	beq.n	8001f0c <cmd_t+0x3c>
 8001ee2:	2b74      	cmp	r3, #116	; 0x74
 8001ee4:	dc17      	bgt.n	8001f16 <cmd_t+0x46>
 8001ee6:	2b54      	cmp	r3, #84	; 0x54
 8001ee8:	d010      	beq.n	8001f0c <cmd_t+0x3c>
 8001eea:	2b54      	cmp	r3, #84	; 0x54
 8001eec:	dc13      	bgt.n	8001f16 <cmd_t+0x46>
 8001eee:	2b30      	cmp	r3, #48	; 0x30
 8001ef0:	d002      	beq.n	8001ef8 <cmd_t+0x28>
 8001ef2:	2b31      	cmp	r3, #49	; 0x31
 8001ef4:	d005      	beq.n	8001f02 <cmd_t+0x32>
 8001ef6:	e00e      	b.n	8001f16 <cmd_t+0x46>
	case '0':
		tft_display = 1;
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <cmd_t+0x58>)
 8001efa:	2201      	movs	r2, #1
 8001efc:	701a      	strb	r2, [r3, #0]
		return 0;
 8001efe:	2300      	movs	r3, #0
 8001f00:	e00b      	b.n	8001f1a <cmd_t+0x4a>
		break;
	case '1':
		tft_display = 2;
 8001f02:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <cmd_t+0x58>)
 8001f04:	2202      	movs	r2, #2
 8001f06:	701a      	strb	r2, [r3, #0]
		return 0;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	e006      	b.n	8001f1a <cmd_t+0x4a>
		break;
	case 'T':
	case 't':
		tft_display = 9;
 8001f0c:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <cmd_t+0x58>)
 8001f0e:	2209      	movs	r2, #9
 8001f10:	701a      	strb	r2, [r3, #0]
		return 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	e001      	b.n	8001f1a <cmd_t+0x4a>
	}
	return -1;
 8001f16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	20001897 	.word	0x20001897

08001f2c <cmd_p>:

// adjust timer period
int cmd_p(uint8_t* cmd_str) {
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
	unsigned int value;
	int result = sscanf((char*)cmd_str+1, "%u", &value);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3301      	adds	r3, #1
 8001f38:	f107 0208 	add.w	r2, r7, #8
 8001f3c:	4909      	ldr	r1, [pc, #36]	; (8001f64 <cmd_p+0x38>)
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f009 fa7c 	bl	800b43c <siscanf>
 8001f44:	60f8      	str	r0, [r7, #12]
	if (result != 1) return -1;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d002      	beq.n	8001f52 <cmd_p+0x26>
 8001f4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f50:	e004      	b.n	8001f5c <cmd_p+0x30>
	new_time_period = value;
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	4b04      	ldr	r3, [pc, #16]	; (8001f68 <cmd_p+0x3c>)
 8001f58:	801a      	strh	r2, [r3, #0]
	return 0;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3710      	adds	r7, #16
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	0800e5a8 	.word	0x0800e5a8
 8001f68:	20001898 	.word	0x20001898

08001f6c <cmd_help>:


int cmd_help(void) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
	term_print("\r\nCommand Help:\r\n");
 8001f70:	4810      	ldr	r0, [pc, #64]	; (8001fb4 <cmd_help+0x48>)
 8001f72:	f001 ff67 	bl	8003e44 <term_print>
	term_print("C[1..4]: CSV output ADC channel 1 - 4 buffer content\r\n");
 8001f76:	4810      	ldr	r0, [pc, #64]	; (8001fb8 <cmd_help+0x4c>)
 8001f78:	f001 ff64 	bl	8003e44 <term_print>
#ifdef USE_DISPLAY
	term_print("D[1..4]: Display ADC channel 1 - 4 on TFT display\r\n");
 8001f7c:	480f      	ldr	r0, [pc, #60]	; (8001fbc <cmd_help+0x50>)
 8001f7e:	f001 ff61 	bl	8003e44 <term_print>
#endif
	term_print("L[0,1]: LED L2 OFF / ON\r\n");
 8001f82:	480f      	ldr	r0, [pc, #60]	; (8001fc0 <cmd_help+0x54>)
 8001f84:	f001 ff5e 	bl	8003e44 <term_print>
	term_print("M show measurements using all channels");
 8001f88:	480e      	ldr	r0, [pc, #56]	; (8001fc4 <cmd_help+0x58>)
 8001f8a:	f001 ff5b 	bl	8003e44 <term_print>
	term_print("M[1..4]: Show measurements for ADC channel 1 - 4 buffer in terminal \r\n");
 8001f8e:	480e      	ldr	r0, [pc, #56]	; (8001fc8 <cmd_help+0x5c>)
 8001f90:	f001 ff58 	bl	8003e44 <term_print>
	term_print("P[2000..2500]: adjust timer value for sample time\r\n");
 8001f94:	480d      	ldr	r0, [pc, #52]	; (8001fcc <cmd_help+0x60>)
 8001f96:	f001 ff55 	bl	8003e44 <term_print>
	term_print("R: Restart ADC conversion\r\n");
 8001f9a:	480d      	ldr	r0, [pc, #52]	; (8001fd0 <cmd_help+0x64>)
 8001f9c:	f001 ff52 	bl	8003e44 <term_print>
	term_print("S[1..4]: Show ADC channel 1 - 4 buffer content in terminal\r\n");
 8001fa0:	480c      	ldr	r0, [pc, #48]	; (8001fd4 <cmd_help+0x68>)
 8001fa2:	f001 ff4f 	bl	8003e44 <term_print>
	term_print("T[0|1|T]: TFT display OFF / ON / Performance test\r\n");
 8001fa6:	480c      	ldr	r0, [pc, #48]	; (8001fd8 <cmd_help+0x6c>)
 8001fa8:	f001 ff4c 	bl	8003e44 <term_print>
	return 0;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	0800e5ac 	.word	0x0800e5ac
 8001fb8:	0800e5c0 	.word	0x0800e5c0
 8001fbc:	0800e5f8 	.word	0x0800e5f8
 8001fc0:	0800e62c 	.word	0x0800e62c
 8001fc4:	0800e648 	.word	0x0800e648
 8001fc8:	0800e670 	.word	0x0800e670
 8001fcc:	0800e6b8 	.word	0x0800e6b8
 8001fd0:	0800e6ec 	.word	0x0800e6ec
 8001fd4:	0800e708 	.word	0x0800e708
 8001fd8:	0800e748 	.word	0x0800e748

08001fdc <cmd_process>:

int cmd_process(uint8_t* cmd_str) {
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
	int retval = -1;
 8001fe4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001fe8:	60fb      	str	r3, [r7, #12]
	switch(cmd_str[0]) {
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	3b3f      	subs	r3, #63	; 0x3f
 8001ff0:	2b35      	cmp	r3, #53	; 0x35
 8001ff2:	f200 80ca 	bhi.w	800218a <cmd_process+0x1ae>
 8001ff6:	a201      	add	r2, pc, #4	; (adr r2, 8001ffc <cmd_process+0x20>)
 8001ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ffc:	08002185 	.word	0x08002185
 8002000:	0800218b 	.word	0x0800218b
 8002004:	0800218b 	.word	0x0800218b
 8002008:	0800218b 	.word	0x0800218b
 800200c:	080020d5 	.word	0x080020d5
 8002010:	080020eb 	.word	0x080020eb
 8002014:	0800218b 	.word	0x0800218b
 8002018:	0800218b 	.word	0x0800218b
 800201c:	0800218b 	.word	0x0800218b
 8002020:	08002185 	.word	0x08002185
 8002024:	0800218b 	.word	0x0800218b
 8002028:	0800218b 	.word	0x0800218b
 800202c:	0800218b 	.word	0x0800218b
 8002030:	08002113 	.word	0x08002113
 8002034:	08002127 	.word	0x08002127
 8002038:	0800218b 	.word	0x0800218b
 800203c:	0800218b 	.word	0x0800218b
 8002040:	0800214f 	.word	0x0800214f
 8002044:	0800218b 	.word	0x0800218b
 8002048:	08002159 	.word	0x08002159
 800204c:	08002165 	.word	0x08002165
 8002050:	0800217b 	.word	0x0800217b
 8002054:	0800218b 	.word	0x0800218b
 8002058:	0800218b 	.word	0x0800218b
 800205c:	0800218b 	.word	0x0800218b
 8002060:	0800218b 	.word	0x0800218b
 8002064:	0800218b 	.word	0x0800218b
 8002068:	0800218b 	.word	0x0800218b
 800206c:	0800218b 	.word	0x0800218b
 8002070:	0800218b 	.word	0x0800218b
 8002074:	0800218b 	.word	0x0800218b
 8002078:	0800218b 	.word	0x0800218b
 800207c:	0800218b 	.word	0x0800218b
 8002080:	0800218b 	.word	0x0800218b
 8002084:	0800218b 	.word	0x0800218b
 8002088:	0800218b 	.word	0x0800218b
 800208c:	080020d5 	.word	0x080020d5
 8002090:	080020eb 	.word	0x080020eb
 8002094:	0800218b 	.word	0x0800218b
 8002098:	0800218b 	.word	0x0800218b
 800209c:	0800218b 	.word	0x0800218b
 80020a0:	08002185 	.word	0x08002185
 80020a4:	0800218b 	.word	0x0800218b
 80020a8:	0800218b 	.word	0x0800218b
 80020ac:	0800218b 	.word	0x0800218b
 80020b0:	08002113 	.word	0x08002113
 80020b4:	08002127 	.word	0x08002127
 80020b8:	0800218b 	.word	0x0800218b
 80020bc:	0800218b 	.word	0x0800218b
 80020c0:	0800214f 	.word	0x0800214f
 80020c4:	0800218b 	.word	0x0800218b
 80020c8:	08002159 	.word	0x08002159
 80020cc:	08002165 	.word	0x08002165
 80020d0:	0800217b 	.word	0x0800217b
	case 'C':
	case 'c':
		term_csv_buffer(cmd_str[1] - 0x31);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	3301      	adds	r3, #1
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	3b31      	subs	r3, #49	; 0x31
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	4618      	mov	r0, r3
 80020e0:	f002 f824 	bl	800412c <term_csv_buffer>
		retval = 0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60fb      	str	r3, [r7, #12]
		break;
 80020e8:	e04f      	b.n	800218a <cmd_process+0x1ae>
#ifdef USE_DISPLAY
	case 'D':
	case 'd':
		if (strlen((char*)cmd_str) > 1) {
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7fe f8e0 	bl	80002b0 <strlen>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d908      	bls.n	8002108 <cmd_process+0x12c>
			display_show_curve(cmd_str[1] - 0x31);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	3301      	adds	r3, #1
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	3b31      	subs	r3, #49	; 0x31
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	4618      	mov	r0, r3
 8002102:	f000 fa81 	bl	8002608 <display_show_curve>
 8002106:	e001      	b.n	800210c <cmd_process+0x130>
		} else {
			display_show_curves();
 8002108:	f000 f966 	bl	80023d8 <display_show_curves>
		}
		retval = 0;
 800210c:	2300      	movs	r3, #0
 800210e:	60fb      	str	r3, [r7, #12]
		break;
 8002110:	e03b      	b.n	800218a <cmd_process+0x1ae>
#endif
	case 'L':
	case 'l':
		led_cmd = cmd_str[1] - 0x30 + 1;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3301      	adds	r3, #1
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	3b2f      	subs	r3, #47	; 0x2f
 800211a:	b2da      	uxtb	r2, r3
 800211c:	4b1d      	ldr	r3, [pc, #116]	; (8002194 <cmd_process+0x1b8>)
 800211e:	701a      	strb	r2, [r3, #0]
		retval = 0;
 8002120:	2300      	movs	r3, #0
 8002122:	60fb      	str	r3, [r7, #12]
		break;
 8002124:	e031      	b.n	800218a <cmd_process+0x1ae>
	case 'M':
	case 'm':
		if (strlen((char*)cmd_str) > 1) {
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f7fe f8c2 	bl	80002b0 <strlen>
 800212c:	4603      	mov	r3, r0
 800212e:	2b01      	cmp	r3, #1
 8002130:	d908      	bls.n	8002144 <cmd_process+0x168>
		    term_show_channel(cmd_str[1] - 0x31);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	3301      	adds	r3, #1
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	3b31      	subs	r3, #49	; 0x31
 800213a:	b2db      	uxtb	r3, r3
 800213c:	4618      	mov	r0, r3
 800213e:	f001 ff51 	bl	8003fe4 <term_show_channel>
 8002142:	e001      	b.n	8002148 <cmd_process+0x16c>
		} else {
			term_show_measurements();
 8002144:	f001 fef8 	bl	8003f38 <term_show_measurements>
		}
		retval = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	60fb      	str	r3, [r7, #12]
		break;
 800214c:	e01d      	b.n	800218a <cmd_process+0x1ae>
	case 'P':
	case 'p':
		retval = cmd_p(cmd_str);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7ff feec 	bl	8001f2c <cmd_p>
 8002154:	60f8      	str	r0, [r7, #12]
		break;
 8002156:	e018      	b.n	800218a <cmd_process+0x1ae>
	case 'R':
	case 'r':
		adc_restart = 1;
 8002158:	4b0f      	ldr	r3, [pc, #60]	; (8002198 <cmd_process+0x1bc>)
 800215a:	2201      	movs	r2, #1
 800215c:	701a      	strb	r2, [r3, #0]
		retval = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
		break;
 8002162:	e012      	b.n	800218a <cmd_process+0x1ae>
	case 'S':
	case 's':
		term_show_buffer(cmd_str[1] - 0x31);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	3301      	adds	r3, #1
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	3b31      	subs	r3, #49	; 0x31
 800216c:	b2db      	uxtb	r3, r3
 800216e:	4618      	mov	r0, r3
 8002170:	f001 fe8c 	bl	8003e8c <term_show_buffer>
		retval = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	60fb      	str	r3, [r7, #12]
		break;
 8002178:	e007      	b.n	800218a <cmd_process+0x1ae>
	case 'T':
	case 't':
		retval = cmd_t(cmd_str);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f7ff fea8 	bl	8001ed0 <cmd_t>
 8002180:	60f8      	str	r0, [r7, #12]
		break;
 8002182:	e002      	b.n	800218a <cmd_process+0x1ae>
	case 'H':
	case 'h':
	case '?':
		retval = cmd_help();
 8002184:	f7ff fef2 	bl	8001f6c <cmd_help>
 8002188:	60f8      	str	r0, [r7, #12]
	}
	return retval;
 800218a:	68fb      	ldr	r3, [r7, #12]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20001896 	.word	0x20001896
 8002198:	20001895 	.word	0x20001895

0800219c <CMD_Handler>:

/*
 * returns -1 if the command failed, 0 if processed OK
 */
int CMD_Handler(uint8_t* cmd_str)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
	cmd_len = strlen((char *) cmd_str);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7fe f883 	bl	80002b0 <strlen>
 80021aa:	4603      	mov	r3, r0
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	4b0a      	ldr	r3, [pc, #40]	; (80021d8 <CMD_Handler+0x3c>)
 80021b0:	701a      	strb	r2, [r3, #0]
	if (cmd_len < CMD_MIN_LEN) {
 80021b2:	4b09      	ldr	r3, [pc, #36]	; (80021d8 <CMD_Handler+0x3c>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d105      	bne.n	80021c6 <CMD_Handler+0x2a>
		cmd_error(cmd_str);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff fe7a 	bl	8001eb4 <cmd_error>
		return -1;
 80021c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021c4:	e003      	b.n	80021ce <CMD_Handler+0x32>
	}
	return cmd_process(cmd_str);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f7ff ff08 	bl	8001fdc <cmd_process>
 80021cc:	4603      	mov	r3, r0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	2000027c 	.word	0x2000027c

080021dc <draw_curve>:
uint16_t aligned_curve[ADC_NUM_BUFFERS][DISPLAY_X];	// raw samples reduced to one full cycle (around 400 samples)
uint16_t curve_len = 0;
char str[32];
uint8_t lastbuf = 9;

void draw_curve(uint16_t colour) {
 80021dc:	b590      	push	{r4, r7, lr}
 80021de:	b087      	sub	sp, #28
 80021e0:	af02      	add	r7, sp, #8
 80021e2:	4603      	mov	r3, r0
 80021e4:	80fb      	strh	r3, [r7, #6]
	for (int x=1; x<curve_len; x++) {
 80021e6:	2301      	movs	r3, #1
 80021e8:	60fb      	str	r3, [r7, #12]
 80021ea:	e019      	b.n	8002220 <draw_curve+0x44>
		Displ_Line(x-1, curve_y[x-1], x, curve_y[x], colour);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	3b01      	subs	r3, #1
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	b218      	sxth	r0, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	3b01      	subs	r3, #1
 80021fa:	4a0f      	ldr	r2, [pc, #60]	; (8002238 <draw_curve+0x5c>)
 80021fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002200:	b219      	sxth	r1, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	b21a      	sxth	r2, r3
 8002206:	4c0c      	ldr	r4, [pc, #48]	; (8002238 <draw_curve+0x5c>)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 800220e:	b21c      	sxth	r4, r3
 8002210:	88fb      	ldrh	r3, [r7, #6]
 8002212:	9300      	str	r3, [sp, #0]
 8002214:	4623      	mov	r3, r4
 8002216:	f002 fd76 	bl	8004d06 <Displ_Line>
	for (int x=1; x<curve_len; x++) {
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	3301      	adds	r3, #1
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	4b06      	ldr	r3, [pc, #24]	; (800223c <draw_curve+0x60>)
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	461a      	mov	r2, r3
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	4293      	cmp	r3, r2
 800222a:	dbdf      	blt.n	80021ec <draw_curve+0x10>
	}
}
 800222c:	bf00      	nop
 800222e:	bf00      	nop
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	bd90      	pop	{r4, r7, pc}
 8002236:	bf00      	nop
 8002238:	20000280 	.word	0x20000280
 800223c:	20001540 	.word	0x20001540

08002240 <display_align_curves>:
/*
 * Aligns curve to start at positive zero crossing and reduces it to cuts one full cycle
 * parameter bufnum: buffer to use for curve display
 * returns: number of points in the aligned curve or -1 if alignment failed
 */
int display_align_curves() {
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
	int dest_idx = -1;
 8002246:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800224a:	60fb      	str	r3, [r7, #12]
	int i, continue_at = -1;
 800224c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002250:	607b      	str	r3, [r7, #4]

	// if we don't have a zero crossing use the sample_buf curve entries
	if (sample_buf_meta[ADC_CH_V].zero_cross_pos < 0) {
 8002252:	4b5e      	ldr	r3, [pc, #376]	; (80023cc <display_align_curves+0x18c>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	da38      	bge.n	80022cc <display_align_curves+0x8c>
		for (i=0; i<SAMPLE_BUF_SIZE; i++ ) {
 800225a:	2300      	movs	r3, #0
 800225c:	60bb      	str	r3, [r7, #8]
 800225e:	e02e      	b.n	80022be <display_align_curves+0x7e>
			aligned_curve[ADC_CH_V][i] = sample_buf[ADC_CH_V][i];
 8002260:	4a5b      	ldr	r2, [pc, #364]	; (80023d0 <display_align_curves+0x190>)
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002268:	4a5a      	ldr	r2, [pc, #360]	; (80023d4 <display_align_curves+0x194>)
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			aligned_curve[ADC_CH_I1][i] = sample_buf[ADC_CH_I1][i];
 8002270:	4a57      	ldr	r2, [pc, #348]	; (80023d0 <display_align_curves+0x190>)
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8002278:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800227c:	4a55      	ldr	r2, [pc, #340]	; (80023d4 <display_align_curves+0x194>)
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002284:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			aligned_curve[ADC_CH_I2][i] = sample_buf[ADC_CH_I2][i];
 8002288:	4a51      	ldr	r2, [pc, #324]	; (80023d0 <display_align_curves+0x190>)
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8002290:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002294:	4a4f      	ldr	r2, [pc, #316]	; (80023d4 <display_align_curves+0x194>)
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 800229c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			aligned_curve[ADC_CH_I3][i] = sample_buf[ADC_CH_I3][i];
 80022a0:	4a4b      	ldr	r2, [pc, #300]	; (80023d0 <display_align_curves+0x190>)
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 80022a8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80022ac:	4a49      	ldr	r2, [pc, #292]	; (80023d4 <display_align_curves+0x194>)
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 80022b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (i=0; i<SAMPLE_BUF_SIZE; i++ ) {
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	3301      	adds	r3, #1
 80022bc:	60bb      	str	r3, [r7, #8]
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80022c4:	d3cc      	bcc.n	8002260 <display_align_curves+0x20>
		}
		return SAMPLE_BUF_SIZE;
 80022c6:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 80022ca:	e079      	b.n	80023c0 <display_align_curves+0x180>
	}

	// start at zero crossing and use every reading up to the end of the sample buffer
	for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 80022cc:	4b3f      	ldr	r3, [pc, #252]	; (80023cc <display_align_curves+0x18c>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	60bb      	str	r3, [r7, #8]
 80022d2:	e031      	b.n	8002338 <display_align_curves+0xf8>
		dest_idx++;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	3301      	adds	r3, #1
 80022d8:	60fb      	str	r3, [r7, #12]
		aligned_curve[ADC_CH_V][dest_idx] = sample_buf[ADC_CH_V][i];
 80022da:	4a3d      	ldr	r2, [pc, #244]	; (80023d0 <display_align_curves+0x190>)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80022e2:	4a3c      	ldr	r2, [pc, #240]	; (80023d4 <display_align_curves+0x194>)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I1][dest_idx] = sample_buf[ADC_CH_I1][i];
 80022ea:	4a39      	ldr	r2, [pc, #228]	; (80023d0 <display_align_curves+0x190>)
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 80022f2:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80022f6:	4a37      	ldr	r2, [pc, #220]	; (80023d4 <display_align_curves+0x194>)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 80022fe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I2][dest_idx] = sample_buf[ADC_CH_I2][i];
 8002302:	4a33      	ldr	r2, [pc, #204]	; (80023d0 <display_align_curves+0x190>)
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800230a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800230e:	4a31      	ldr	r2, [pc, #196]	; (80023d4 <display_align_curves+0x194>)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8002316:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I3][dest_idx] = sample_buf[ADC_CH_I3][i];
 800231a:	4a2d      	ldr	r2, [pc, #180]	; (80023d0 <display_align_curves+0x190>)
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 8002322:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002326:	4a2b      	ldr	r2, [pc, #172]	; (80023d4 <display_align_curves+0x194>)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 800232e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	3301      	adds	r3, #1
 8002336:	60bb      	str	r3, [r7, #8]
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 800233e:	d3c9      	bcc.n	80022d4 <display_align_curves+0x94>
			}
		}
	}
	*/

	continue_at = SAMPLE_BUF_OVERLAP;
 8002340:	2314      	movs	r3, #20
 8002342:	607b      	str	r3, [r7, #4]

	for (i=continue_at; i<sample_buf_meta[ADC_CH_V].zero_cross_pos; i++) {
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	e031      	b.n	80023ae <display_align_curves+0x16e>
		dest_idx++;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	3301      	adds	r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
		aligned_curve[ADC_CH_V][dest_idx] = sample_buf[ADC_CH_V][i];
 8002350:	4a1f      	ldr	r2, [pc, #124]	; (80023d0 <display_align_curves+0x190>)
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002358:	4a1e      	ldr	r2, [pc, #120]	; (80023d4 <display_align_curves+0x194>)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I1][dest_idx] = sample_buf[ADC_CH_I1][i];
 8002360:	4a1b      	ldr	r2, [pc, #108]	; (80023d0 <display_align_curves+0x190>)
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8002368:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800236c:	4a19      	ldr	r2, [pc, #100]	; (80023d4 <display_align_curves+0x194>)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002374:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I2][dest_idx] = sample_buf[ADC_CH_I2][i];
 8002378:	4a15      	ldr	r2, [pc, #84]	; (80023d0 <display_align_curves+0x190>)
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8002380:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002384:	4a13      	ldr	r2, [pc, #76]	; (80023d4 <display_align_curves+0x194>)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 800238c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I3][dest_idx] = sample_buf[ADC_CH_I3][i];
 8002390:	4a0f      	ldr	r2, [pc, #60]	; (80023d0 <display_align_curves+0x190>)
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 8002398:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800239c:	4a0d      	ldr	r2, [pc, #52]	; (80023d4 <display_align_curves+0x194>)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 80023a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i=continue_at; i<sample_buf_meta[ADC_CH_V].zero_cross_pos; i++) {
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	3301      	adds	r3, #1
 80023ac:	60bb      	str	r3, [r7, #8]
 80023ae:	4b07      	ldr	r3, [pc, #28]	; (80023cc <display_align_curves+0x18c>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	68ba      	ldr	r2, [r7, #8]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	dbc8      	blt.n	800234a <display_align_curves+0x10a>
	}
	return ++dest_idx;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	3301      	adds	r3, #1
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	68fb      	ldr	r3, [r7, #12]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3714      	adds	r7, #20
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	2000022c 	.word	0x2000022c
 80023d0:	2000676c 	.word	0x2000676c
 80023d4:	20000640 	.word	0x20000640

080023d8 <display_show_curves>:

void display_show_curves(void) {
 80023d8:	b580      	push	{r7, lr}
 80023da:	b08a      	sub	sp, #40	; 0x28
 80023dc:	af02      	add	r7, sp, #8

	int y_offset = 0;
 80023de:	2300      	movs	r3, #0
 80023e0:	60fb      	str	r3, [r7, #12]
	int y_max = DISPLAY_Y -1;		// max Y pixel position
 80023e2:	f240 133f 	movw	r3, #319	; 0x13f
 80023e6:	60bb      	str	r3, [r7, #8]
	int x_max = ADC_NUM_DATA / 2;	// we have twice as many readings as pixels on the display
 80023e8:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 80023ec:	607b      	str	r3, [r7, #4]
	/*int value = 0;
	int y_grid_100 = 0;
	int y_grid_50 = 0;
	int y_grid_25 = 0;
*/
	int scale_factor = 1;
 80023ee:	2301      	movs	r3, #1
 80023f0:	61fb      	str	r3, [r7, #28]
	float fScale;

	Displ_CLS(BLACK);
 80023f2:	2000      	movs	r0, #0
 80023f4:	f002 fa9e 	bl	8004934 <Displ_CLS>
	// zero line
	Displ_Line(0, DISPLAY_Y/2, x_max, DISPLAY_Y/2, WHITE);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	b21a      	sxth	r2, r3
 80023fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	23a0      	movs	r3, #160	; 0xa0
 8002404:	21a0      	movs	r1, #160	; 0xa0
 8002406:	2000      	movs	r0, #0
 8002408:	f002 fc7d 	bl	8004d06 <Displ_Line>
	Displ_WString(x_max, DISPLAY_Y-Font16.Height, "0" , Font16, 1, BLACK, WHITE);

	Displ_WString(x_max, y_grid_25 - Font20.Height/2, "mV" , Font20, 1, WHITE, BLACK);
*/

	curve_len = display_align_curves();
 800240c:	f7ff ff18 	bl	8002240 <display_align_curves>
 8002410:	4603      	mov	r3, r0
 8002412:	b29a      	uxth	r2, r3
 8002414:	4b75      	ldr	r3, [pc, #468]	; (80025ec <display_show_curves+0x214>)
 8002416:	801a      	strh	r2, [r3, #0]


	for (int i=0; i<4; i++) {
 8002418:	2300      	movs	r3, #0
 800241a:	61bb      	str	r3, [r7, #24]
 800241c:	e0dc      	b.n	80025d8 <display_show_curves+0x200>
		fScale = (float)DISPLAY_Y / (float)sample_buf_meta[i].max;
 800241e:	4974      	ldr	r1, [pc, #464]	; (80025f0 <display_show_curves+0x218>)
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4613      	mov	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	440b      	add	r3, r1
 800242c:	3302      	adds	r3, #2
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	ee07 3a90 	vmov	s15, r3
 8002434:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002438:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80025f4 <display_show_curves+0x21c>
 800243c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002440:	edc7 7a00 	vstr	s15, [r7]
		if (fScale < 1) {
 8002444:	edd7 7a00 	vldr	s15, [r7]
 8002448:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800244c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002454:	d51f      	bpl.n	8002496 <display_show_curves+0xbe>
			scale_factor = trunc(1/fScale)+1; // divisor
 8002456:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800245a:	edd7 7a00 	vldr	s15, [r7]
 800245e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002462:	ee16 0a90 	vmov	r0, s13
 8002466:	f7fe f88f 	bl	8000588 <__aeabi_f2d>
 800246a:	4602      	mov	r2, r0
 800246c:	460b      	mov	r3, r1
 800246e:	ec43 2b10 	vmov	d0, r2, r3
 8002472:	f00c f837 	bl	800e4e4 <trunc>
 8002476:	ec51 0b10 	vmov	r0, r1, d0
 800247a:	f04f 0200 	mov.w	r2, #0
 800247e:	4b5e      	ldr	r3, [pc, #376]	; (80025f8 <display_show_curves+0x220>)
 8002480:	f7fd ff24 	bl	80002cc <__adddf3>
 8002484:	4602      	mov	r2, r0
 8002486:	460b      	mov	r3, r1
 8002488:	4610      	mov	r0, r2
 800248a:	4619      	mov	r1, r3
 800248c:	f7fe fb84 	bl	8000b98 <__aeabi_d2iz>
 8002490:	4603      	mov	r3, r0
 8002492:	61fb      	str	r3, [r7, #28]
 8002494:	e010      	b.n	80024b8 <display_show_curves+0xe0>
			//value = sample_buf_meta[i].max / scale_factor;
		} else {
			scale_factor = trunc(fScale);	// multiplier
 8002496:	6838      	ldr	r0, [r7, #0]
 8002498:	f7fe f876 	bl	8000588 <__aeabi_f2d>
 800249c:	4602      	mov	r2, r0
 800249e:	460b      	mov	r3, r1
 80024a0:	ec43 2b10 	vmov	d0, r2, r3
 80024a4:	f00c f81e 	bl	800e4e4 <trunc>
 80024a8:	ec53 2b10 	vmov	r2, r3, d0
 80024ac:	4610      	mov	r0, r2
 80024ae:	4619      	mov	r1, r3
 80024b0:	f7fe fb72 	bl	8000b98 <__aeabi_d2iz>
 80024b4:	4603      	mov	r3, r0
 80024b6:	61fb      	str	r3, [r7, #28]
			//value = sample_buf_meta[i].max * scale_factor;
		}

		// calculate the new curve
		// set multiplier and divider to ensure the function can handle a wide range of values
		if (fScale < 1) {
 80024b8:	edd7 7a00 	vldr	s15, [r7]
 80024bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80024c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024c8:	d53e      	bpl.n	8002548 <display_show_curves+0x170>
			// calculate start of first line
			curve_y[0] = y_max - (aligned_curve[i][0] / scale_factor + y_offset) ;
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	b299      	uxth	r1, r3
 80024ce:	484b      	ldr	r0, [pc, #300]	; (80025fc <display_show_curves+0x224>)
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4613      	mov	r3, r2
 80024d4:	011b      	lsls	r3, r3, #4
 80024d6:	1a9b      	subs	r3, r3, r2
 80024d8:	019b      	lsls	r3, r3, #6
 80024da:	4403      	add	r3, r0
 80024dc:	881b      	ldrh	r3, [r3, #0]
 80024de:	461a      	mov	r2, r3
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	fb92 f3f3 	sdiv	r3, r2, r3
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	4413      	add	r3, r2
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	1acb      	subs	r3, r1, r3
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	4b42      	ldr	r3, [pc, #264]	; (8002600 <display_show_curves+0x228>)
 80024f6:	801a      	strh	r2, [r3, #0]
			for (int pos_x=1; pos_x < curve_len; pos_x++) {
 80024f8:	2301      	movs	r3, #1
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	e01d      	b.n	800253a <display_show_curves+0x162>
				// calculate reading pixel on display using the scale value
				curve_y[pos_x] = y_max - (aligned_curve[i][pos_x] / scale_factor + y_offset);
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	b299      	uxth	r1, r3
 8002502:	483e      	ldr	r0, [pc, #248]	; (80025fc <display_show_curves+0x224>)
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4613      	mov	r3, r2
 8002508:	011b      	lsls	r3, r3, #4
 800250a:	1a9b      	subs	r3, r3, r2
 800250c:	015b      	lsls	r3, r3, #5
 800250e:	697a      	ldr	r2, [r7, #20]
 8002510:	4413      	add	r3, r2
 8002512:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8002516:	461a      	mov	r2, r3
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	fb92 f3f3 	sdiv	r3, r2, r3
 800251e:	b29a      	uxth	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	b29b      	uxth	r3, r3
 8002524:	4413      	add	r3, r2
 8002526:	b29b      	uxth	r3, r3
 8002528:	1acb      	subs	r3, r1, r3
 800252a:	b299      	uxth	r1, r3
 800252c:	4a34      	ldr	r2, [pc, #208]	; (8002600 <display_show_curves+0x228>)
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	3301      	adds	r3, #1
 8002538:	617b      	str	r3, [r7, #20]
 800253a:	4b2c      	ldr	r3, [pc, #176]	; (80025ec <display_show_curves+0x214>)
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	461a      	mov	r2, r3
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	4293      	cmp	r3, r2
 8002544:	dbdb      	blt.n	80024fe <display_show_curves+0x126>
 8002546:	e03d      	b.n	80025c4 <display_show_curves+0x1ec>
			}
		} else {
			// calculate start of first line
			curve_y[0] = y_max - (aligned_curve[i][0] * scale_factor + y_offset) ;
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	b299      	uxth	r1, r3
 800254c:	482b      	ldr	r0, [pc, #172]	; (80025fc <display_show_curves+0x224>)
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	4613      	mov	r3, r2
 8002552:	011b      	lsls	r3, r3, #4
 8002554:	1a9b      	subs	r3, r3, r2
 8002556:	019b      	lsls	r3, r3, #6
 8002558:	4403      	add	r3, r0
 800255a:	881a      	ldrh	r2, [r3, #0]
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	b29b      	uxth	r3, r3
 8002560:	fb12 f303 	smulbb	r3, r2, r3
 8002564:	b29a      	uxth	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	b29b      	uxth	r3, r3
 800256a:	4413      	add	r3, r2
 800256c:	b29b      	uxth	r3, r3
 800256e:	1acb      	subs	r3, r1, r3
 8002570:	b29a      	uxth	r2, r3
 8002572:	4b23      	ldr	r3, [pc, #140]	; (8002600 <display_show_curves+0x228>)
 8002574:	801a      	strh	r2, [r3, #0]
			for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8002576:	2301      	movs	r3, #1
 8002578:	613b      	str	r3, [r7, #16]
 800257a:	e01d      	b.n	80025b8 <display_show_curves+0x1e0>
				// calculate reading pixel on display using the scale value
				curve_y[pos_x] = y_max - aligned_curve[i][pos_x] * scale_factor + y_offset;
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	b299      	uxth	r1, r3
 8002580:	481e      	ldr	r0, [pc, #120]	; (80025fc <display_show_curves+0x224>)
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	4613      	mov	r3, r2
 8002586:	011b      	lsls	r3, r3, #4
 8002588:	1a9b      	subs	r3, r3, r2
 800258a:	015b      	lsls	r3, r3, #5
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	4413      	add	r3, r2
 8002590:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	b29b      	uxth	r3, r3
 8002598:	fb12 f303 	smulbb	r3, r2, r3
 800259c:	b29b      	uxth	r3, r3
 800259e:	1acb      	subs	r3, r1, r3
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	4413      	add	r3, r2
 80025a8:	b299      	uxth	r1, r3
 80025aa:	4a15      	ldr	r2, [pc, #84]	; (8002600 <display_show_curves+0x228>)
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int pos_x=1; pos_x < curve_len; pos_x++) {
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	3301      	adds	r3, #1
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <display_show_curves+0x214>)
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	461a      	mov	r2, r3
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	4293      	cmp	r3, r2
 80025c2:	dbdb      	blt.n	800257c <display_show_curves+0x1a4>
			}
		}

		draw_curve(channel_colour[i]);
 80025c4:	4a0f      	ldr	r2, [pc, #60]	; (8002604 <display_show_curves+0x22c>)
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fe05 	bl	80021dc <draw_curve>
	for (int i=0; i<4; i++) {
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	3301      	adds	r3, #1
 80025d6:	61bb      	str	r3, [r7, #24]
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	2b03      	cmp	r3, #3
 80025dc:	f77f af1f 	ble.w	800241e <display_show_curves+0x46>
	}
}
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
 80025e4:	3720      	adds	r7, #32
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20001540 	.word	0x20001540
 80025f0:	2000022c 	.word	0x2000022c
 80025f4:	43a00000 	.word	0x43a00000
 80025f8:	3ff00000 	.word	0x3ff00000
 80025fc:	20000640 	.word	0x20000640
 8002600:	20000280 	.word	0x20000280
 8002604:	20000000 	.word	0x20000000

08002608 <display_show_curve>:
/*
 * Show a ADC channel curve on TFT display
 * parameter bufnum: adc_raw_buf index to ADC channel
 * Disp_CLS() takes a long time to run so we draw the previous curve in black to remove it
 */
void display_show_curve(uint8_t bufnum) {
 8002608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800260a:	b095      	sub	sp, #84	; 0x54
 800260c:	af06      	add	r7, sp, #24
 800260e:	4603      	mov	r3, r0
 8002610:	71fb      	strb	r3, [r7, #7]
	if ( (bufnum >= ADC_NUM_BUFFERS) || (bufnum < 0) ) return;	// buffer range check
 8002612:	79fb      	ldrb	r3, [r7, #7]
 8002614:	2b03      	cmp	r3, #3
 8002616:	f200 821c 	bhi.w	8002a52 <display_show_curve+0x44a>

	int y_offset = 0;
 800261a:	2300      	movs	r3, #0
 800261c:	627b      	str	r3, [r7, #36]	; 0x24
	int y_max = DISPLAY_Y -1;		// max Y pixel position
 800261e:	f240 133f 	movw	r3, #319	; 0x13f
 8002622:	623b      	str	r3, [r7, #32]
	int x_max = ADC_NUM_DATA / 2;	// we have twice as many readings as pixels on the display
 8002624:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8002628:	61fb      	str	r3, [r7, #28]
	int value = 0;
 800262a:	2300      	movs	r3, #0
 800262c:	637b      	str	r3, [r7, #52]	; 0x34
	//int buf_index = 1;
	int y_grid_100 = 0;
 800262e:	2300      	movs	r3, #0
 8002630:	61bb      	str	r3, [r7, #24]
	int y_grid_50 = 0;
 8002632:	2300      	movs	r3, #0
 8002634:	617b      	str	r3, [r7, #20]
	int y_grid_25 = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	613b      	str	r3, [r7, #16]

	int scale_factor = 1;
 800263a:	2301      	movs	r3, #1
 800263c:	633b      	str	r3, [r7, #48]	; 0x30
	float fScale = (float)DISPLAY_Y / (float)sample_buf_meta[bufnum].max;
 800263e:	79fa      	ldrb	r2, [r7, #7]
 8002640:	4924      	ldr	r1, [pc, #144]	; (80026d4 <display_show_curve+0xcc>)
 8002642:	4613      	mov	r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	4413      	add	r3, r2
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	440b      	add	r3, r1
 800264c:	3302      	adds	r3, #2
 800264e:	881b      	ldrh	r3, [r3, #0]
 8002650:	ee07 3a90 	vmov	s15, r3
 8002654:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002658:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80026d8 <display_show_curve+0xd0>
 800265c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002660:	edc7 7a03 	vstr	s15, [r7, #12]
	if (fScale < 1) {
 8002664:	edd7 7a03 	vldr	s15, [r7, #12]
 8002668:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800266c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002674:	d534      	bpl.n	80026e0 <display_show_curve+0xd8>
		scale_factor = trunc(1/fScale)+1; // divisor
 8002676:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800267a:	edd7 7a03 	vldr	s15, [r7, #12]
 800267e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002682:	ee16 0a90 	vmov	r0, s13
 8002686:	f7fd ff7f 	bl	8000588 <__aeabi_f2d>
 800268a:	4602      	mov	r2, r0
 800268c:	460b      	mov	r3, r1
 800268e:	ec43 2b10 	vmov	d0, r2, r3
 8002692:	f00b ff27 	bl	800e4e4 <trunc>
 8002696:	ec51 0b10 	vmov	r0, r1, d0
 800269a:	f04f 0200 	mov.w	r2, #0
 800269e:	4b0f      	ldr	r3, [pc, #60]	; (80026dc <display_show_curve+0xd4>)
 80026a0:	f7fd fe14 	bl	80002cc <__adddf3>
 80026a4:	4602      	mov	r2, r0
 80026a6:	460b      	mov	r3, r1
 80026a8:	4610      	mov	r0, r2
 80026aa:	4619      	mov	r1, r3
 80026ac:	f7fe fa74 	bl	8000b98 <__aeabi_d2iz>
 80026b0:	4603      	mov	r3, r0
 80026b2:	633b      	str	r3, [r7, #48]	; 0x30
		value = sample_buf_meta[bufnum].max / scale_factor;
 80026b4:	79fa      	ldrb	r2, [r7, #7]
 80026b6:	4907      	ldr	r1, [pc, #28]	; (80026d4 <display_show_curve+0xcc>)
 80026b8:	4613      	mov	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4413      	add	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	440b      	add	r3, r1
 80026c2:	3302      	adds	r3, #2
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	461a      	mov	r2, r3
 80026c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ca:	fb92 f3f3 	sdiv	r3, r2, r3
 80026ce:	637b      	str	r3, [r7, #52]	; 0x34
 80026d0:	e025      	b.n	800271e <display_show_curve+0x116>
 80026d2:	bf00      	nop
 80026d4:	2000022c 	.word	0x2000022c
 80026d8:	43a00000 	.word	0x43a00000
 80026dc:	3ff00000 	.word	0x3ff00000
	} else {
		scale_factor = trunc(fScale);	// multiplier
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f7fd ff51 	bl	8000588 <__aeabi_f2d>
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	ec43 2b10 	vmov	d0, r2, r3
 80026ee:	f00b fef9 	bl	800e4e4 <trunc>
 80026f2:	ec53 2b10 	vmov	r2, r3, d0
 80026f6:	4610      	mov	r0, r2
 80026f8:	4619      	mov	r1, r3
 80026fa:	f7fe fa4d 	bl	8000b98 <__aeabi_d2iz>
 80026fe:	4603      	mov	r3, r0
 8002700:	633b      	str	r3, [r7, #48]	; 0x30
		value = sample_buf_meta[bufnum].max * scale_factor;
 8002702:	79fa      	ldrb	r2, [r7, #7]
 8002704:	49a4      	ldr	r1, [pc, #656]	; (8002998 <display_show_curve+0x390>)
 8002706:	4613      	mov	r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	4413      	add	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	3302      	adds	r3, #2
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	461a      	mov	r2, r3
 8002716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002718:	fb02 f303 	mul.w	r3, r2, r3
 800271c:	637b      	str	r3, [r7, #52]	; 0x34
	}
	y_grid_100 = y_max - value + y_offset;
 800271e:	6a3a      	ldr	r2, [r7, #32]
 8002720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002722:	1ad3      	subs	r3, r2, r3
 8002724:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002726:	4413      	add	r3, r2
 8002728:	61bb      	str	r3, [r7, #24]
	y_grid_50 = y_max - value/2 + y_offset;
 800272a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800272c:	0fda      	lsrs	r2, r3, #31
 800272e:	4413      	add	r3, r2
 8002730:	105b      	asrs	r3, r3, #1
 8002732:	425b      	negs	r3, r3
 8002734:	461a      	mov	r2, r3
 8002736:	6a3b      	ldr	r3, [r7, #32]
 8002738:	4413      	add	r3, r2
 800273a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800273c:	4413      	add	r3, r2
 800273e:	617b      	str	r3, [r7, #20]
	y_grid_25 = y_max - value/4 + y_offset;
 8002740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002742:	2b00      	cmp	r3, #0
 8002744:	da00      	bge.n	8002748 <display_show_curve+0x140>
 8002746:	3303      	adds	r3, #3
 8002748:	109b      	asrs	r3, r3, #2
 800274a:	425b      	negs	r3, r3
 800274c:	461a      	mov	r2, r3
 800274e:	6a3b      	ldr	r3, [r7, #32]
 8002750:	4413      	add	r3, r2
 8002752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002754:	4413      	add	r3, r2
 8002756:	613b      	str	r3, [r7, #16]

	Displ_CLS(BLACK);
 8002758:	2000      	movs	r0, #0
 800275a:	f002 f8eb 	bl	8004934 <Displ_CLS>

	// Draw grid lines
	Displ_Line(0, y_grid_100, x_max, y_grid_100, WHITE);	// 100%
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	b219      	sxth	r1, r3
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	b21a      	sxth	r2, r3
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	b21b      	sxth	r3, r3
 800276a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800276e:	9000      	str	r0, [sp, #0]
 8002770:	2000      	movs	r0, #0
 8002772:	f002 fac8 	bl	8004d06 <Displ_Line>
	Displ_Line(0, y_grid_50, x_max, y_grid_50, WHITE);	// 50%
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	b219      	sxth	r1, r3
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	b21a      	sxth	r2, r3
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	b21b      	sxth	r3, r3
 8002782:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002786:	9000      	str	r0, [sp, #0]
 8002788:	2000      	movs	r0, #0
 800278a:	f002 fabc 	bl	8004d06 <Displ_Line>
	Displ_Line(0, DISPLAY_Y-1, x_max, DISPLAY_Y-1, WHITE);	// Zero
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	b21a      	sxth	r2, r3
 8002792:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	f240 133f 	movw	r3, #319	; 0x13f
 800279c:	f240 113f 	movw	r1, #319	; 0x13f
 80027a0:	2000      	movs	r0, #0
 80027a2:	f002 fab0 	bl	8004d06 <Displ_Line>

	// Display grid values
	snprintf(str,32,"%d",calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].max));
 80027a6:	79fa      	ldrb	r2, [r7, #7]
 80027a8:	497b      	ldr	r1, [pc, #492]	; (8002998 <display_show_curve+0x390>)
 80027aa:	4613      	mov	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	440b      	add	r3, r1
 80027b4:	3302      	adds	r3, #2
 80027b6:	881b      	ldrh	r3, [r3, #0]
 80027b8:	b21b      	sxth	r3, r3
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff fb00 	bl	8001dc0 <calc_adc_raw_to_mv_int>
 80027c0:	4603      	mov	r3, r0
 80027c2:	4a76      	ldr	r2, [pc, #472]	; (800299c <display_show_curve+0x394>)
 80027c4:	2120      	movs	r1, #32
 80027c6:	4876      	ldr	r0, [pc, #472]	; (80029a0 <display_show_curve+0x398>)
 80027c8:	f008 fde4 	bl	800b394 <sniprintf>
	value = Font16.Width * strlen(str);
 80027cc:	4b75      	ldr	r3, [pc, #468]	; (80029a4 <display_show_curve+0x39c>)
 80027ce:	889b      	ldrh	r3, [r3, #4]
 80027d0:	461c      	mov	r4, r3
 80027d2:	4873      	ldr	r0, [pc, #460]	; (80029a0 <display_show_curve+0x398>)
 80027d4:	f7fd fd6c 	bl	80002b0 <strlen>
 80027d8:	4603      	mov	r3, r0
 80027da:	fb04 f303 	mul.w	r3, r4, r3
 80027de:	637b      	str	r3, [r7, #52]	; 0x34
	Displ_WString(x_max, y_grid_100, str , Font16, 1, BLACK, WHITE);
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	b29c      	uxth	r4, r3
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	b29d      	uxth	r5, r3
 80027e8:	4b6e      	ldr	r3, [pc, #440]	; (80029a4 <display_show_curve+0x39c>)
 80027ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027ee:	9204      	str	r2, [sp, #16]
 80027f0:	2200      	movs	r2, #0
 80027f2:	9203      	str	r2, [sp, #12]
 80027f4:	2201      	movs	r2, #1
 80027f6:	9202      	str	r2, [sp, #8]
 80027f8:	466e      	mov	r6, sp
 80027fa:	1d1a      	adds	r2, r3, #4
 80027fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002800:	e886 0003 	stmia.w	r6, {r0, r1}
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a66      	ldr	r2, [pc, #408]	; (80029a0 <display_show_curve+0x398>)
 8002808:	4629      	mov	r1, r5
 800280a:	4620      	mov	r0, r4
 800280c:	f003 f834 	bl	8005878 <Displ_WString>
	snprintf(str,32,"%d",calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].max/2));
 8002810:	79fa      	ldrb	r2, [r7, #7]
 8002812:	4961      	ldr	r1, [pc, #388]	; (8002998 <display_show_curve+0x390>)
 8002814:	4613      	mov	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4413      	add	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	440b      	add	r3, r1
 800281e:	3302      	adds	r3, #2
 8002820:	881b      	ldrh	r3, [r3, #0]
 8002822:	085b      	lsrs	r3, r3, #1
 8002824:	b29b      	uxth	r3, r3
 8002826:	b21b      	sxth	r3, r3
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff fac9 	bl	8001dc0 <calc_adc_raw_to_mv_int>
 800282e:	4603      	mov	r3, r0
 8002830:	4a5a      	ldr	r2, [pc, #360]	; (800299c <display_show_curve+0x394>)
 8002832:	2120      	movs	r1, #32
 8002834:	485a      	ldr	r0, [pc, #360]	; (80029a0 <display_show_curve+0x398>)
 8002836:	f008 fdad 	bl	800b394 <sniprintf>
	value = Font16.Width * strlen(str);
 800283a:	4b5a      	ldr	r3, [pc, #360]	; (80029a4 <display_show_curve+0x39c>)
 800283c:	889b      	ldrh	r3, [r3, #4]
 800283e:	461c      	mov	r4, r3
 8002840:	4857      	ldr	r0, [pc, #348]	; (80029a0 <display_show_curve+0x398>)
 8002842:	f7fd fd35 	bl	80002b0 <strlen>
 8002846:	4603      	mov	r3, r0
 8002848:	fb04 f303 	mul.w	r3, r4, r3
 800284c:	637b      	str	r3, [r7, #52]	; 0x34
	Displ_WString(x_max, y_grid_50-Font16.Height/2, str , Font16, 1, BLACK, WHITE);
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	b29c      	uxth	r4, r3
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	b29a      	uxth	r2, r3
 8002856:	4b53      	ldr	r3, [pc, #332]	; (80029a4 <display_show_curve+0x39c>)
 8002858:	88db      	ldrh	r3, [r3, #6]
 800285a:	085b      	lsrs	r3, r3, #1
 800285c:	b29b      	uxth	r3, r3
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	b29d      	uxth	r5, r3
 8002862:	4b50      	ldr	r3, [pc, #320]	; (80029a4 <display_show_curve+0x39c>)
 8002864:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002868:	9204      	str	r2, [sp, #16]
 800286a:	2200      	movs	r2, #0
 800286c:	9203      	str	r2, [sp, #12]
 800286e:	2201      	movs	r2, #1
 8002870:	9202      	str	r2, [sp, #8]
 8002872:	466e      	mov	r6, sp
 8002874:	1d1a      	adds	r2, r3, #4
 8002876:	e892 0003 	ldmia.w	r2, {r0, r1}
 800287a:	e886 0003 	stmia.w	r6, {r0, r1}
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a47      	ldr	r2, [pc, #284]	; (80029a0 <display_show_curve+0x398>)
 8002882:	4629      	mov	r1, r5
 8002884:	4620      	mov	r0, r4
 8002886:	f002 fff7 	bl	8005878 <Displ_WString>
	Displ_WString(x_max, DISPLAY_Y-Font16.Height, "0" , Font16, 1, BLACK, WHITE);
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	b29c      	uxth	r4, r3
 800288e:	4b45      	ldr	r3, [pc, #276]	; (80029a4 <display_show_curve+0x39c>)
 8002890:	88db      	ldrh	r3, [r3, #6]
 8002892:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8002896:	b29d      	uxth	r5, r3
 8002898:	4b42      	ldr	r3, [pc, #264]	; (80029a4 <display_show_curve+0x39c>)
 800289a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800289e:	9204      	str	r2, [sp, #16]
 80028a0:	2200      	movs	r2, #0
 80028a2:	9203      	str	r2, [sp, #12]
 80028a4:	2201      	movs	r2, #1
 80028a6:	9202      	str	r2, [sp, #8]
 80028a8:	466e      	mov	r6, sp
 80028aa:	1d1a      	adds	r2, r3, #4
 80028ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028b0:	e886 0003 	stmia.w	r6, {r0, r1}
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a3c      	ldr	r2, [pc, #240]	; (80029a8 <display_show_curve+0x3a0>)
 80028b8:	4629      	mov	r1, r5
 80028ba:	4620      	mov	r0, r4
 80028bc:	f002 ffdc 	bl	8005878 <Displ_WString>

	Displ_WString(x_max, y_grid_25 - Font20.Height/2, "mV" , Font20, 1, WHITE, BLACK);
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	b29c      	uxth	r4, r3
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	4b38      	ldr	r3, [pc, #224]	; (80029ac <display_show_curve+0x3a4>)
 80028ca:	88db      	ldrh	r3, [r3, #6]
 80028cc:	085b      	lsrs	r3, r3, #1
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	b29d      	uxth	r5, r3
 80028d4:	4b35      	ldr	r3, [pc, #212]	; (80029ac <display_show_curve+0x3a4>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	9204      	str	r2, [sp, #16]
 80028da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028de:	9203      	str	r2, [sp, #12]
 80028e0:	2201      	movs	r2, #1
 80028e2:	9202      	str	r2, [sp, #8]
 80028e4:	466e      	mov	r6, sp
 80028e6:	1d1a      	adds	r2, r3, #4
 80028e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028ec:	e886 0003 	stmia.w	r6, {r0, r1}
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a2f      	ldr	r2, [pc, #188]	; (80029b0 <display_show_curve+0x3a8>)
 80028f4:	4629      	mov	r1, r5
 80028f6:	4620      	mov	r0, r4
 80028f8:	f002 ffbe 	bl	8005878 <Displ_WString>

	curve_len = display_align_curves();
 80028fc:	f7ff fca0 	bl	8002240 <display_align_curves>
 8002900:	4603      	mov	r3, r0
 8002902:	b29a      	uxth	r2, r3
 8002904:	4b2b      	ldr	r3, [pc, #172]	; (80029b4 <display_show_curve+0x3ac>)
 8002906:	801a      	strh	r2, [r3, #0]

	// calculate the new curve
	// set multiplier and divider to ensure the function can handle a wide range of values
	if (fScale < 1) {
 8002908:	edd7 7a03 	vldr	s15, [r7, #12]
 800290c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002910:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002918:	d552      	bpl.n	80029c0 <display_show_curve+0x3b8>
		// calculate start of first line
		curve_y[0] = y_max - (aligned_curve[bufnum][0] / scale_factor + y_offset) ;
 800291a:	6a3b      	ldr	r3, [r7, #32]
 800291c:	b299      	uxth	r1, r3
 800291e:	79fa      	ldrb	r2, [r7, #7]
 8002920:	4825      	ldr	r0, [pc, #148]	; (80029b8 <display_show_curve+0x3b0>)
 8002922:	4613      	mov	r3, r2
 8002924:	011b      	lsls	r3, r3, #4
 8002926:	1a9b      	subs	r3, r3, r2
 8002928:	019b      	lsls	r3, r3, #6
 800292a:	4403      	add	r3, r0
 800292c:	881b      	ldrh	r3, [r3, #0]
 800292e:	461a      	mov	r2, r3
 8002930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002932:	fb92 f3f3 	sdiv	r3, r2, r3
 8002936:	b29a      	uxth	r2, r3
 8002938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293a:	b29b      	uxth	r3, r3
 800293c:	4413      	add	r3, r2
 800293e:	b29b      	uxth	r3, r3
 8002940:	1acb      	subs	r3, r1, r3
 8002942:	b29a      	uxth	r2, r3
 8002944:	4b1d      	ldr	r3, [pc, #116]	; (80029bc <display_show_curve+0x3b4>)
 8002946:	801a      	strh	r2, [r3, #0]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8002948:	2301      	movs	r3, #1
 800294a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800294c:	e01d      	b.n	800298a <display_show_curve+0x382>
			// calculate reading pixel on display using the scale value
			curve_y[pos_x] = y_max - (aligned_curve[bufnum][pos_x] / scale_factor + y_offset);
 800294e:	6a3b      	ldr	r3, [r7, #32]
 8002950:	b299      	uxth	r1, r3
 8002952:	79fa      	ldrb	r2, [r7, #7]
 8002954:	4818      	ldr	r0, [pc, #96]	; (80029b8 <display_show_curve+0x3b0>)
 8002956:	4613      	mov	r3, r2
 8002958:	011b      	lsls	r3, r3, #4
 800295a:	1a9b      	subs	r3, r3, r2
 800295c:	015b      	lsls	r3, r3, #5
 800295e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002960:	4413      	add	r3, r2
 8002962:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8002966:	461a      	mov	r2, r3
 8002968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296a:	fb92 f3f3 	sdiv	r3, r2, r3
 800296e:	b29a      	uxth	r2, r3
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	b29b      	uxth	r3, r3
 8002974:	4413      	add	r3, r2
 8002976:	b29b      	uxth	r3, r3
 8002978:	1acb      	subs	r3, r1, r3
 800297a:	b299      	uxth	r1, r3
 800297c:	4a0f      	ldr	r2, [pc, #60]	; (80029bc <display_show_curve+0x3b4>)
 800297e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002980:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8002984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002986:	3301      	adds	r3, #1
 8002988:	62fb      	str	r3, [r7, #44]	; 0x2c
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <display_show_curve+0x3ac>)
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	461a      	mov	r2, r3
 8002990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002992:	4293      	cmp	r3, r2
 8002994:	dbdb      	blt.n	800294e <display_show_curve+0x346>
 8002996:	e051      	b.n	8002a3c <display_show_curve+0x434>
 8002998:	2000022c 	.word	0x2000022c
 800299c:	0800e77c 	.word	0x0800e77c
 80029a0:	20001544 	.word	0x20001544
 80029a4:	2000000c 	.word	0x2000000c
 80029a8:	0800e780 	.word	0x0800e780
 80029ac:	20000018 	.word	0x20000018
 80029b0:	0800e784 	.word	0x0800e784
 80029b4:	20001540 	.word	0x20001540
 80029b8:	20000640 	.word	0x20000640
 80029bc:	20000280 	.word	0x20000280
		}
	} else {
		// calculate start of first line
		curve_y[0] = y_max - (aligned_curve[bufnum][0] * scale_factor + y_offset) ;
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	b299      	uxth	r1, r3
 80029c4:	79fa      	ldrb	r2, [r7, #7]
 80029c6:	4825      	ldr	r0, [pc, #148]	; (8002a5c <display_show_curve+0x454>)
 80029c8:	4613      	mov	r3, r2
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	1a9b      	subs	r3, r3, r2
 80029ce:	019b      	lsls	r3, r3, #6
 80029d0:	4403      	add	r3, r0
 80029d2:	881a      	ldrh	r2, [r3, #0]
 80029d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	fb12 f303 	smulbb	r3, r2, r3
 80029dc:	b29a      	uxth	r2, r3
 80029de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	4413      	add	r3, r2
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	1acb      	subs	r3, r1, r3
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	4b1d      	ldr	r3, [pc, #116]	; (8002a60 <display_show_curve+0x458>)
 80029ec:	801a      	strh	r2, [r3, #0]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 80029ee:	2301      	movs	r3, #1
 80029f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80029f2:	e01d      	b.n	8002a30 <display_show_curve+0x428>
			// calculate reading pixel on display using the scale value
			curve_y[pos_x] = y_max - aligned_curve[bufnum][pos_x] * scale_factor + y_offset;
 80029f4:	6a3b      	ldr	r3, [r7, #32]
 80029f6:	b299      	uxth	r1, r3
 80029f8:	79fa      	ldrb	r2, [r7, #7]
 80029fa:	4818      	ldr	r0, [pc, #96]	; (8002a5c <display_show_curve+0x454>)
 80029fc:	4613      	mov	r3, r2
 80029fe:	011b      	lsls	r3, r3, #4
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	015b      	lsls	r3, r3, #5
 8002a04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a06:	4413      	add	r3, r2
 8002a08:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 8002a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	fb12 f303 	smulbb	r3, r2, r3
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	1acb      	subs	r3, r1, r3
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	4413      	add	r3, r2
 8002a20:	b299      	uxth	r1, r3
 8002a22:	4a0f      	ldr	r2, [pc, #60]	; (8002a60 <display_show_curve+0x458>)
 8002a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a26:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8002a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a30:	4b0c      	ldr	r3, [pc, #48]	; (8002a64 <display_show_curve+0x45c>)
 8002a32:	881b      	ldrh	r3, [r3, #0]
 8002a34:	461a      	mov	r2, r3
 8002a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	dbdb      	blt.n	80029f4 <display_show_curve+0x3ec>
		}
	}

	draw_curve(channel_colour[bufnum]);
 8002a3c:	79fb      	ldrb	r3, [r7, #7]
 8002a3e:	4a0a      	ldr	r2, [pc, #40]	; (8002a68 <display_show_curve+0x460>)
 8002a40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff fbc9 	bl	80021dc <draw_curve>

	lastbuf = bufnum;
 8002a4a:	4a08      	ldr	r2, [pc, #32]	; (8002a6c <display_show_curve+0x464>)
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
 8002a4e:	7013      	strb	r3, [r2, #0]
 8002a50:	e000      	b.n	8002a54 <display_show_curve+0x44c>
	if ( (bufnum >= ADC_NUM_BUFFERS) || (bufnum < 0) ) return;	// buffer range check
 8002a52:	bf00      	nop
}
 8002a54:	373c      	adds	r7, #60	; 0x3c
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	20000640 	.word	0x20000640
 8002a60:	20000280 	.word	0x20000280
 8002a64:	20001540 	.word	0x20001540
 8002a68:	20000000 	.word	0x20000000
 8002a6c:	20000008 	.word	0x20000008

08002a70 <start_adcs>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void start_adcs() {
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
	// Start ADC1 - keeps running via TIM2
	if ( HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buf[ADC1_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 8002a74:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 8002a78:	490d      	ldr	r1, [pc, #52]	; (8002ab0 <start_adcs+0x40>)
 8002a7a:	480e      	ldr	r0, [pc, #56]	; (8002ab4 <start_adcs+0x44>)
 8002a7c:	f003 fd36 	bl	80064ec <HAL_ADC_Start_DMA>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d004      	beq.n	8002a90 <start_adcs+0x20>
	  term_print("Error starting ADC1 DMA\r\n");
 8002a86:	480c      	ldr	r0, [pc, #48]	; (8002ab8 <start_adcs+0x48>)
 8002a88:	f001 f9dc 	bl	8003e44 <term_print>
  	  Error_Handler();
 8002a8c:	f000 fdfa 	bl	8003684 <Error_Handler>
	}
	//Start ADC2 - keeps running via TIM2
	if ( HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_dma_buf[ADC2_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 8002a90:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 8002a94:	4909      	ldr	r1, [pc, #36]	; (8002abc <start_adcs+0x4c>)
 8002a96:	480a      	ldr	r0, [pc, #40]	; (8002ac0 <start_adcs+0x50>)
 8002a98:	f003 fd28 	bl	80064ec <HAL_ADC_Start_DMA>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d004      	beq.n	8002aac <start_adcs+0x3c>
	  term_print("Error starting ADC2 DMA\r\n");
 8002aa2:	4808      	ldr	r0, [pc, #32]	; (8002ac4 <start_adcs+0x54>)
 8002aa4:	f001 f9ce 	bl	8003e44 <term_print>
 	  Error_Handler();
 8002aa8:	f000 fdec 	bl	8003684 <Error_Handler>
	}
}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	200018ac 	.word	0x200018ac
 8002ab4:	20001564 	.word	0x20001564
 8002ab8:	0800e788 	.word	0x0800e788
 8002abc:	200032ec 	.word	0x200032ec
 8002ac0:	200015ac 	.word	0x200015ac
 8002ac4:	0800e7a4 	.word	0x0800e7a4

08002ac8 <adjust_TIM2_period>:
 * This function is used in conjunction with the debug GPIO to tune each individual
 * board to produce 25us signal which is shown on the oscilloscope
 * as a 20kHz square wave (period 50us) as the signal changes
 * with every TIM2 call
 */
void adjust_TIM2_period(uint16_t newPeriod, uint8_t store) {
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	460a      	mov	r2, r1
 8002ad2:	80fb      	strh	r3, [r7, #6]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	717b      	strb	r3, [r7, #5]
	if ( (newPeriod > 2500) || (newPeriod < 2000) ) {
 8002ad8:	88fb      	ldrh	r3, [r7, #6]
 8002ada:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d803      	bhi.n	8002aea <adjust_TIM2_period+0x22>
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002ae8:	d205      	bcs.n	8002af6 <adjust_TIM2_period+0x2e>
		term_print("Invalid period for TIM (%u)\r\n", newPeriod);
 8002aea:	88fb      	ldrh	r3, [r7, #6]
 8002aec:	4619      	mov	r1, r3
 8002aee:	4808      	ldr	r0, [pc, #32]	; (8002b10 <adjust_TIM2_period+0x48>)
 8002af0:	f001 f9a8 	bl	8003e44 <term_print>
		return;
 8002af4:	e008      	b.n	8002b08 <adjust_TIM2_period+0x40>
	}
	TIM2->ARR = (uint32_t) newPeriod;	// change register directly
 8002af6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002afa:	88fb      	ldrh	r3, [r7, #6]
 8002afc:	62d3      	str	r3, [r2, #44]	; 0x2c
	term_print("TIM2 ARR = %u\r\n", newPeriod);
 8002afe:	88fb      	ldrh	r3, [r7, #6]
 8002b00:	4619      	mov	r1, r3
 8002b02:	4804      	ldr	r0, [pc, #16]	; (8002b14 <adjust_TIM2_period+0x4c>)
 8002b04:	f001 f99e 	bl	8003e44 <term_print>
			term_print("EEPROM write failed\r\n");
		} else {
			term_print("EEPROM write %u\r\n", newPeriod);
		}
	}*/
}
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	0800e7c0 	.word	0x0800e7c0
 8002b14:	0800e7e0 	.word	0x0800e7e0

08002b18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b18:	b590      	push	{r4, r7, lr}
 8002b1a:	b087      	sub	sp, #28
 8002b1c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b1e:	f003 fc0b 	bl	8006338 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b22:	f000 f9c9 	bl	8002eb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b26:	f000 fc0d 	bl	8003344 <MX_GPIO_Init>
  MX_DMA_Init();
 8002b2a:	f000 fbcd 	bl	80032c8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002b2e:	f000 fb77 	bl	8003220 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002b32:	f000 fb29 	bl	8003188 <MX_TIM2_Init>
  MX_ADC1_Init();
 8002b36:	f000 fa31 	bl	8002f9c <MX_ADC1_Init>
  MX_ADC2_Init();
 8002b3a:	f000 fa8f 	bl	800305c <MX_ADC2_Init>
  MX_SPI2_Init();
 8002b3e:	f000 faed 	bl	800311c <MX_SPI2_Init>
  MX_USART3_UART_Init();
 8002b42:	f000 fb97 	bl	8003274 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

#ifdef USE_DISPLAY
  // TFT Display
  Displ_Init(Displ_Orientat_90); // initialize the display and set the initial display orientation (90) - THIS FUNCTION MUST PRECEED ANY OTHER DISPLAY FUNCTION CALL.
 8002b46:	2001      	movs	r0, #1
 8002b48:	f001 fc86 	bl	8004458 <Displ_Init>
#endif

  // Start UART receive via interrupt
  if (HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1) != HAL_OK) {
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	4971      	ldr	r1, [pc, #452]	; (8002d14 <main+0x1fc>)
 8002b50:	4871      	ldr	r0, [pc, #452]	; (8002d18 <main+0x200>)
 8002b52:	f007 f820 	bl	8009b96 <HAL_UART_Receive_IT>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <main+0x48>
    Error_Handler();
 8002b5c:	f000 fd92 	bl	8003684 <Error_Handler>
  }

  // Start Timer for ADC readings
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 8002b60:	486e      	ldr	r0, [pc, #440]	; (8002d1c <main+0x204>)
 8002b62:	f006 fafd 	bl	8009160 <HAL_TIM_Base_Start_IT>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <main+0x58>
     Error_Handler();
 8002b6c:	f000 fd8a 	bl	8003684 <Error_Handler>
  }

  // Start ADCs
  start_adcs();
 8002b70:	f7ff ff7e 	bl	8002a70 <start_adcs>

#ifdef USE_DISPLAY
  // Draw initial TFT Display
  Displ_CLS(BLACK);			// after initialization (above) and before turning on backlight (below), you can draw the initial display appearance.
 8002b74:	2000      	movs	r0, #0
 8002b76:	f001 fedd 	bl	8004934 <Displ_CLS>
  Displ_Line(0, 160, 479, 160, BLUE);
 8002b7a:	231f      	movs	r3, #31
 8002b7c:	9300      	str	r3, [sp, #0]
 8002b7e:	23a0      	movs	r3, #160	; 0xa0
 8002b80:	f240 12df 	movw	r2, #479	; 0x1df
 8002b84:	21a0      	movs	r1, #160	; 0xa0
 8002b86:	2000      	movs	r0, #0
 8002b88:	f002 f8bd 	bl	8004d06 <Displ_Line>
  Displ_Line(0, 140, 240, 140, RED);
 8002b8c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002b90:	9300      	str	r3, [sp, #0]
 8002b92:	238c      	movs	r3, #140	; 0x8c
 8002b94:	22f0      	movs	r2, #240	; 0xf0
 8002b96:	218c      	movs	r1, #140	; 0x8c
 8002b98:	2000      	movs	r0, #0
 8002b9a:	f002 f8b4 	bl	8004d06 <Displ_Line>
  Displ_WString(10, 10, "10,10" , Font20, 1, RED, WHITE);
 8002b9e:	4b60      	ldr	r3, [pc, #384]	; (8002d20 <main+0x208>)
 8002ba0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ba4:	9204      	str	r2, [sp, #16]
 8002ba6:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002baa:	9203      	str	r2, [sp, #12]
 8002bac:	2201      	movs	r2, #1
 8002bae:	9202      	str	r2, [sp, #8]
 8002bb0:	466c      	mov	r4, sp
 8002bb2:	1d1a      	adds	r2, r3, #4
 8002bb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002bb8:	e884 0003 	stmia.w	r4, {r0, r1}
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a59      	ldr	r2, [pc, #356]	; (8002d24 <main+0x20c>)
 8002bc0:	210a      	movs	r1, #10
 8002bc2:	200a      	movs	r0, #10
 8002bc4:	f002 fe58 	bl	8005878 <Displ_WString>
  Displ_WString(380, 10, "380,10" , Font20, 1, RED, WHITE);
 8002bc8:	4b55      	ldr	r3, [pc, #340]	; (8002d20 <main+0x208>)
 8002bca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bce:	9204      	str	r2, [sp, #16]
 8002bd0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002bd4:	9203      	str	r2, [sp, #12]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	9202      	str	r2, [sp, #8]
 8002bda:	466c      	mov	r4, sp
 8002bdc:	1d1a      	adds	r2, r3, #4
 8002bde:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002be2:	e884 0003 	stmia.w	r4, {r0, r1}
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a4f      	ldr	r2, [pc, #316]	; (8002d28 <main+0x210>)
 8002bea:	210a      	movs	r1, #10
 8002bec:	f44f 70be 	mov.w	r0, #380	; 0x17c
 8002bf0:	f002 fe42 	bl	8005878 <Displ_WString>
  Displ_WString(10, 300, "10,300" , Font20, 1, RED, WHITE);
 8002bf4:	4b4a      	ldr	r3, [pc, #296]	; (8002d20 <main+0x208>)
 8002bf6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bfa:	9204      	str	r2, [sp, #16]
 8002bfc:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002c00:	9203      	str	r2, [sp, #12]
 8002c02:	2201      	movs	r2, #1
 8002c04:	9202      	str	r2, [sp, #8]
 8002c06:	466c      	mov	r4, sp
 8002c08:	1d1a      	adds	r2, r3, #4
 8002c0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c0e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a45      	ldr	r2, [pc, #276]	; (8002d2c <main+0x214>)
 8002c16:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002c1a:	200a      	movs	r0, #10
 8002c1c:	f002 fe2c 	bl	8005878 <Displ_WString>
  Displ_BackLight('1');
 8002c20:	2031      	movs	r0, #49	; 0x31
 8002c22:	f002 fe69 	bl	80058f8 <Displ_BackLight>
#endif

  // Startup message
  sprintf(msg_buf, "\r\n%s V%d.%02d\r\n%s\r\n",  product_msg ,VERSION_MAJOR, VERSION_MINOR, copyright_msg);
 8002c26:	4b42      	ldr	r3, [pc, #264]	; (8002d30 <main+0x218>)
 8002c28:	9301      	str	r3, [sp, #4]
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	2300      	movs	r3, #0
 8002c30:	4a40      	ldr	r2, [pc, #256]	; (8002d34 <main+0x21c>)
 8002c32:	4941      	ldr	r1, [pc, #260]	; (8002d38 <main+0x220>)
 8002c34:	4841      	ldr	r0, [pc, #260]	; (8002d3c <main+0x224>)
 8002c36:	f008 fbe1 	bl	800b3fc <siprintf>
  if (HAL_UART_Transmit(&huart2, (uint8_t*)msg_buf, strlen(msg_buf), 1000) != HAL_OK) {
 8002c3a:	4840      	ldr	r0, [pc, #256]	; (8002d3c <main+0x224>)
 8002c3c:	f7fd fb38 	bl	80002b0 <strlen>
 8002c40:	4603      	mov	r3, r0
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c48:	493c      	ldr	r1, [pc, #240]	; (8002d3c <main+0x224>)
 8002c4a:	4833      	ldr	r0, [pc, #204]	; (8002d18 <main+0x200>)
 8002c4c:	f006 ff11 	bl	8009a72 <HAL_UART_Transmit>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <main+0x142>
    Error_Handler();
 8002c56:	f000 fd15 	bl	8003684 <Error_Handler>
  }
  // Show active TIM2 configuration (for 25us ADC trigger)
  term_print("TIM2 ARR = %d\r\n",TIM2->ARR);
 8002c5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c60:	4619      	mov	r1, r3
 8002c62:	4837      	ldr	r0, [pc, #220]	; (8002d40 <main+0x228>)
 8002c64:	f001 f8ee 	bl	8003e44 <term_print>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // Handle UART communication
	  if (rx_cmd_ready) {
 8002c68:	4b36      	ldr	r3, [pc, #216]	; (8002d44 <main+0x22c>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d008      	beq.n	8002c82 <main+0x16a>
		  CMD_Handler((uint8_t*)rx_buff);
 8002c70:	4835      	ldr	r0, [pc, #212]	; (8002d48 <main+0x230>)
 8002c72:	f7ff fa93 	bl	800219c <CMD_Handler>
		  rx_count = 0;
 8002c76:	4b35      	ldr	r3, [pc, #212]	; (8002d4c <main+0x234>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	801a      	strh	r2, [r3, #0]
		  rx_cmd_ready = 0;
 8002c7c:	4b31      	ldr	r3, [pc, #196]	; (8002d44 <main+0x22c>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	701a      	strb	r2, [r3, #0]
	  }

	  if (adc_restart) {
 8002c82:	4b33      	ldr	r3, [pc, #204]	; (8002d50 <main+0x238>)
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d004      	beq.n	8002c94 <main+0x17c>
		  adc_restart = 0;
 8002c8a:	4b31      	ldr	r3, [pc, #196]	; (8002d50 <main+0x238>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	701a      	strb	r2, [r3, #0]
		  start_adcs();
 8002c90:	f7ff feee 	bl	8002a70 <start_adcs>
	  }

	  if (new_time_period) {
 8002c94:	4b2f      	ldr	r3, [pc, #188]	; (8002d54 <main+0x23c>)
 8002c96:	881b      	ldrh	r3, [r3, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d008      	beq.n	8002cae <main+0x196>
		  // change timer period to new value
		  adjust_TIM2_period(new_time_period, 1);
 8002c9c:	4b2d      	ldr	r3, [pc, #180]	; (8002d54 <main+0x23c>)
 8002c9e:	881b      	ldrh	r3, [r3, #0]
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff ff10 	bl	8002ac8 <adjust_TIM2_period>
		  new_time_period = 0;
 8002ca8:	4b2a      	ldr	r3, [pc, #168]	; (8002d54 <main+0x23c>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	801a      	strh	r2, [r3, #0]
	  /*if (cmd_display_buffer) {
		  display_show_curve(cmd_display_buffer-1);
	  	  cmd_display_buffer = 0;
	  }*/

	  if (tft_display) {
 8002cae:	4b2a      	ldr	r3, [pc, #168]	; (8002d58 <main+0x240>)
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d020      	beq.n	8002cf8 <main+0x1e0>
		  if (tft_display == 9) {
 8002cb6:	4b28      	ldr	r3, [pc, #160]	; (8002d58 <main+0x240>)
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b09      	cmp	r3, #9
 8002cbc:	d10e      	bne.n	8002cdc <main+0x1c4>
			  term_print("Running TFT performance test ...\r\n");
 8002cbe:	4827      	ldr	r0, [pc, #156]	; (8002d5c <main+0x244>)
 8002cc0:	f001 f8c0 	bl	8003e44 <term_print>
			  Displ_BackLight('1');
 8002cc4:	2031      	movs	r0, #49	; 0x31
 8002cc6:	f002 fe17 	bl	80058f8 <Displ_BackLight>
			  //Displ_PerfTest();
			  Displ_TestAll();
 8002cca:	f003 fadf 	bl	800628c <Displ_TestAll>
			  Displ_BackLight('0');
 8002cce:	2030      	movs	r0, #48	; 0x30
 8002cd0:	f002 fe12 	bl	80058f8 <Displ_BackLight>
			  term_print("....completed\r\n");
 8002cd4:	4822      	ldr	r0, [pc, #136]	; (8002d60 <main+0x248>)
 8002cd6:	f001 f8b5 	bl	8003e44 <term_print>
 8002cda:	e00a      	b.n	8002cf2 <main+0x1da>
		  } else {
			  if (tft_display == 1) {
 8002cdc:	4b1e      	ldr	r3, [pc, #120]	; (8002d58 <main+0x240>)
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d103      	bne.n	8002cec <main+0x1d4>
				  Displ_BackLight('0');
 8002ce4:	2030      	movs	r0, #48	; 0x30
 8002ce6:	f002 fe07 	bl	80058f8 <Displ_BackLight>
 8002cea:	e002      	b.n	8002cf2 <main+0x1da>
			  } else {
				  Displ_BackLight('1');
 8002cec:	2031      	movs	r0, #49	; 0x31
 8002cee:	f002 fe03 	bl	80058f8 <Displ_BackLight>
			  }
		  }
		  tft_display = 0;
 8002cf2:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <main+0x240>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	701a      	strb	r2, [r3, #0]
	  }
#endif

	  if (led_cmd) {
 8002cf8:	4b1a      	ldr	r3, [pc, #104]	; (8002d64 <main+0x24c>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d03d      	beq.n	8002d7c <main+0x264>
		  if (led_cmd > 1) {
 8002d00:	4b18      	ldr	r3, [pc, #96]	; (8002d64 <main+0x24c>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d931      	bls.n	8002d6c <main+0x254>
			  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002d08:	2201      	movs	r2, #1
 8002d0a:	2120      	movs	r1, #32
 8002d0c:	4816      	ldr	r0, [pc, #88]	; (8002d68 <main+0x250>)
 8002d0e:	f004 fe6d 	bl	80079ec <HAL_GPIO_WritePin>
 8002d12:	e030      	b.n	8002d76 <main+0x25e>
 8002d14:	2000187e 	.word	0x2000187e
 8002d18:	200017b4 	.word	0x200017b4
 8002d1c:	2000176c 	.word	0x2000176c
 8002d20:	20000018 	.word	0x20000018
 8002d24:	0800e7f0 	.word	0x0800e7f0
 8002d28:	0800e7f8 	.word	0x0800e7f8
 8002d2c:	0800e800 	.word	0x0800e800
 8002d30:	080105d4 	.word	0x080105d4
 8002d34:	080105d0 	.word	0x080105d0
 8002d38:	0800e808 	.word	0x0800e808
 8002d3c:	2000183c 	.word	0x2000183c
 8002d40:	0800e81c 	.word	0x0800e81c
 8002d44:	20001894 	.word	0x20001894
 8002d48:	20001880 	.word	0x20001880
 8002d4c:	2000187c 	.word	0x2000187c
 8002d50:	20001895 	.word	0x20001895
 8002d54:	20001898 	.word	0x20001898
 8002d58:	20001897 	.word	0x20001897
 8002d5c:	0800e82c 	.word	0x0800e82c
 8002d60:	0800e850 	.word	0x0800e850
 8002d64:	20001896 	.word	0x20001896
 8002d68:	40020000 	.word	0x40020000
		  } else {
			  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2120      	movs	r1, #32
 8002d70:	4846      	ldr	r0, [pc, #280]	; (8002e8c <main+0x374>)
 8002d72:	f004 fe3b 	bl	80079ec <HAL_GPIO_WritePin>
		  }
		  led_cmd = 0;
 8002d76:	4b46      	ldr	r3, [pc, #280]	; (8002e90 <main+0x378>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	701a      	strb	r2, [r3, #0]

	  //HAL_Delay(800);

	  // Check if we have missed processing DMA data sets
	  // This occurs if the main loop execution takes longer than 20ms (e.g. terminal output of lots of data)
	  if ( (adc1_dma_l_count > 1) || (adc1_dma_h_count > 1) || (adc2_dma_l_count > 1) || (adc2_dma_h_count > 1)) {
 8002d7c:	4b45      	ldr	r3, [pc, #276]	; (8002e94 <main+0x37c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	dc0b      	bgt.n	8002d9c <main+0x284>
 8002d84:	4b44      	ldr	r3, [pc, #272]	; (8002e98 <main+0x380>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	dc07      	bgt.n	8002d9c <main+0x284>
 8002d8c:	4b43      	ldr	r3, [pc, #268]	; (8002e9c <main+0x384>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	dc03      	bgt.n	8002d9c <main+0x284>
 8002d94:	4b42      	ldr	r3, [pc, #264]	; (8002ea0 <main+0x388>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	dd28      	ble.n	8002dee <main+0x2d6>
		  term_print("Processing missed data - %lu %lu %lu %lu\r\n", adc1_dma_l_count, adc1_dma_h_count, adc2_dma_l_count, adc2_dma_h_count);
 8002d9c:	4b3d      	ldr	r3, [pc, #244]	; (8002e94 <main+0x37c>)
 8002d9e:	6819      	ldr	r1, [r3, #0]
 8002da0:	4b3d      	ldr	r3, [pc, #244]	; (8002e98 <main+0x380>)
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	4b3d      	ldr	r3, [pc, #244]	; (8002e9c <main+0x384>)
 8002da6:	6818      	ldr	r0, [r3, #0]
 8002da8:	4b3d      	ldr	r3, [pc, #244]	; (8002ea0 <main+0x388>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	4603      	mov	r3, r0
 8002db0:	483c      	ldr	r0, [pc, #240]	; (8002ea4 <main+0x38c>)
 8002db2:	f001 f847 	bl	8003e44 <term_print>
		  if (adc1_dma_l_count > 1) { adc1_dma_l_count = 1; }
 8002db6:	4b37      	ldr	r3, [pc, #220]	; (8002e94 <main+0x37c>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	dd02      	ble.n	8002dc4 <main+0x2ac>
 8002dbe:	4b35      	ldr	r3, [pc, #212]	; (8002e94 <main+0x37c>)
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	601a      	str	r2, [r3, #0]
		  if (adc1_dma_h_count > 1) { adc1_dma_h_count = 1; }
 8002dc4:	4b34      	ldr	r3, [pc, #208]	; (8002e98 <main+0x380>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	dd02      	ble.n	8002dd2 <main+0x2ba>
 8002dcc:	4b32      	ldr	r3, [pc, #200]	; (8002e98 <main+0x380>)
 8002dce:	2201      	movs	r2, #1
 8002dd0:	601a      	str	r2, [r3, #0]
		  if (adc2_dma_l_count > 1) { adc2_dma_l_count = 1; }
 8002dd2:	4b32      	ldr	r3, [pc, #200]	; (8002e9c <main+0x384>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	dd02      	ble.n	8002de0 <main+0x2c8>
 8002dda:	4b30      	ldr	r3, [pc, #192]	; (8002e9c <main+0x384>)
 8002ddc:	2201      	movs	r2, #1
 8002dde:	601a      	str	r2, [r3, #0]
		  if (adc2_dma_h_count > 1) { adc2_dma_h_count = 1; }
 8002de0:	4b2f      	ldr	r3, [pc, #188]	; (8002ea0 <main+0x388>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	dd02      	ble.n	8002dee <main+0x2d6>
 8002de8:	4b2d      	ldr	r3, [pc, #180]	; (8002ea0 <main+0x388>)
 8002dea:	2201      	movs	r2, #1
 8002dec:	601a      	str	r2, [r3, #0]
	  }

	  // Process DMA buffers
	  if (adc1_dma_l_count > 0) {
 8002dee:	4b29      	ldr	r3, [pc, #164]	; (8002e94 <main+0x37c>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	dd0e      	ble.n	8002e14 <main+0x2fc>
		  if (calc_process_dma_buffer(0,ADC1_IDX) != 0) {
 8002df6:	2100      	movs	r1, #0
 8002df8:	2000      	movs	r0, #0
 8002dfa:	f7fe f8c3 	bl	8000f84 <calc_process_dma_buffer>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d002      	beq.n	8002e0a <main+0x2f2>
			  term_print("Processing ADC1 DMA 1st half failed\r\n");
 8002e04:	4828      	ldr	r0, [pc, #160]	; (8002ea8 <main+0x390>)
 8002e06:	f001 f81d 	bl	8003e44 <term_print>
		  }
		  adc1_dma_l_count--;
 8002e0a:	4b22      	ldr	r3, [pc, #136]	; (8002e94 <main+0x37c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	4a20      	ldr	r2, [pc, #128]	; (8002e94 <main+0x37c>)
 8002e12:	6013      	str	r3, [r2, #0]
	  }
	  if (adc1_dma_h_count > 0) {
 8002e14:	4b20      	ldr	r3, [pc, #128]	; (8002e98 <main+0x380>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	dd0e      	ble.n	8002e3a <main+0x322>
	  	  if (calc_process_dma_buffer(1,ADC1_IDX) != 0) {
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	2001      	movs	r0, #1
 8002e20:	f7fe f8b0 	bl	8000f84 <calc_process_dma_buffer>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d002      	beq.n	8002e30 <main+0x318>
	  		term_print("Processing ADC1 DMA 2nd half failed\r\n");
 8002e2a:	4820      	ldr	r0, [pc, #128]	; (8002eac <main+0x394>)
 8002e2c:	f001 f80a 	bl	8003e44 <term_print>
	  	  }
	  	  adc1_dma_h_count--;
 8002e30:	4b19      	ldr	r3, [pc, #100]	; (8002e98 <main+0x380>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	3b01      	subs	r3, #1
 8002e36:	4a18      	ldr	r2, [pc, #96]	; (8002e98 <main+0x380>)
 8002e38:	6013      	str	r3, [r2, #0]
	  }
	  if (adc2_dma_l_count > 0) {
 8002e3a:	4b18      	ldr	r3, [pc, #96]	; (8002e9c <main+0x384>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	dd0e      	ble.n	8002e60 <main+0x348>
	  	  if (calc_process_dma_buffer(0,ADC2_IDX) != 0) {
 8002e42:	2101      	movs	r1, #1
 8002e44:	2000      	movs	r0, #0
 8002e46:	f7fe f89d 	bl	8000f84 <calc_process_dma_buffer>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d002      	beq.n	8002e56 <main+0x33e>
	  		term_print("Processing ADC2 DMA 1st half failed\r\n");
 8002e50:	4817      	ldr	r0, [pc, #92]	; (8002eb0 <main+0x398>)
 8002e52:	f000 fff7 	bl	8003e44 <term_print>
	  	  }
	  	  adc2_dma_l_count--;
 8002e56:	4b11      	ldr	r3, [pc, #68]	; (8002e9c <main+0x384>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	4a0f      	ldr	r2, [pc, #60]	; (8002e9c <main+0x384>)
 8002e5e:	6013      	str	r3, [r2, #0]
	  }
	  if (adc2_dma_h_count > 0) {
 8002e60:	4b0f      	ldr	r3, [pc, #60]	; (8002ea0 <main+0x388>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	f77f aeff 	ble.w	8002c68 <main+0x150>
	  	  if (calc_process_dma_buffer(1,ADC2_IDX) != 0) {
 8002e6a:	2101      	movs	r1, #1
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	f7fe f889 	bl	8000f84 <calc_process_dma_buffer>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d002      	beq.n	8002e7e <main+0x366>
	  		term_print("Processing ADC2 DMA 2nd half failed\r\n");
 8002e78:	480e      	ldr	r0, [pc, #56]	; (8002eb4 <main+0x39c>)
 8002e7a:	f000 ffe3 	bl	8003e44 <term_print>
	  	  }
	   	  adc2_dma_h_count--;
 8002e7e:	4b08      	ldr	r3, [pc, #32]	; (8002ea0 <main+0x388>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	3b01      	subs	r3, #1
 8002e84:	4a06      	ldr	r2, [pc, #24]	; (8002ea0 <main+0x388>)
 8002e86:	6013      	str	r3, [r2, #0]
	  if (rx_cmd_ready) {
 8002e88:	e6ee      	b.n	8002c68 <main+0x150>
 8002e8a:	bf00      	nop
 8002e8c:	40020000 	.word	0x40020000
 8002e90:	20001896 	.word	0x20001896
 8002e94:	2000189c 	.word	0x2000189c
 8002e98:	200018a0 	.word	0x200018a0
 8002e9c:	200018a4 	.word	0x200018a4
 8002ea0:	200018a8 	.word	0x200018a8
 8002ea4:	0800e860 	.word	0x0800e860
 8002ea8:	0800e88c 	.word	0x0800e88c
 8002eac:	0800e8b4 	.word	0x0800e8b4
 8002eb0:	0800e8dc 	.word	0x0800e8dc
 8002eb4:	0800e904 	.word	0x0800e904

08002eb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b094      	sub	sp, #80	; 0x50
 8002ebc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ebe:	f107 031c 	add.w	r3, r7, #28
 8002ec2:	2234      	movs	r2, #52	; 0x34
 8002ec4:	2100      	movs	r1, #0
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f008 fc38 	bl	800b73c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ecc:	f107 0308 	add.w	r3, r7, #8
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	605a      	str	r2, [r3, #4]
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	60da      	str	r2, [r3, #12]
 8002eda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002edc:	2300      	movs	r3, #0
 8002ede:	607b      	str	r3, [r7, #4]
 8002ee0:	4b2c      	ldr	r3, [pc, #176]	; (8002f94 <SystemClock_Config+0xdc>)
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee4:	4a2b      	ldr	r2, [pc, #172]	; (8002f94 <SystemClock_Config+0xdc>)
 8002ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eea:	6413      	str	r3, [r2, #64]	; 0x40
 8002eec:	4b29      	ldr	r3, [pc, #164]	; (8002f94 <SystemClock_Config+0xdc>)
 8002eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef4:	607b      	str	r3, [r7, #4]
 8002ef6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ef8:	2300      	movs	r3, #0
 8002efa:	603b      	str	r3, [r7, #0]
 8002efc:	4b26      	ldr	r3, [pc, #152]	; (8002f98 <SystemClock_Config+0xe0>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a25      	ldr	r2, [pc, #148]	; (8002f98 <SystemClock_Config+0xe0>)
 8002f02:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f06:	6013      	str	r3, [r2, #0]
 8002f08:	4b23      	ldr	r3, [pc, #140]	; (8002f98 <SystemClock_Config+0xe0>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f10:	603b      	str	r3, [r7, #0]
 8002f12:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f14:	2302      	movs	r3, #2
 8002f16:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f1c:	2310      	movs	r3, #16
 8002f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f20:	2302      	movs	r3, #2
 8002f22:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f24:	2300      	movs	r3, #0
 8002f26:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002f28:	2308      	movs	r3, #8
 8002f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002f2c:	23b4      	movs	r3, #180	; 0xb4
 8002f2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f30:	2302      	movs	r3, #2
 8002f32:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002f34:	2302      	movs	r3, #2
 8002f36:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002f38:	2302      	movs	r3, #2
 8002f3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f3c:	f107 031c 	add.w	r3, r7, #28
 8002f40:	4618      	mov	r0, r3
 8002f42:	f005 f945 	bl	80081d0 <HAL_RCC_OscConfig>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002f4c:	f000 fb9a 	bl	8003684 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002f50:	f004 fda4 	bl	8007a9c <HAL_PWREx_EnableOverDrive>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002f5a:	f000 fb93 	bl	8003684 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f5e:	230f      	movs	r3, #15
 8002f60:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f62:	2302      	movs	r3, #2
 8002f64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f66:	2300      	movs	r3, #0
 8002f68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002f6a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002f6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f74:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002f76:	f107 0308 	add.w	r3, r7, #8
 8002f7a:	2105      	movs	r1, #5
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f004 fddd 	bl	8007b3c <HAL_RCC_ClockConfig>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002f88:	f000 fb7c 	bl	8003684 <Error_Handler>
  }
}
 8002f8c:	bf00      	nop
 8002f8e:	3750      	adds	r7, #80	; 0x50
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40023800 	.word	0x40023800
 8002f98:	40007000 	.word	0x40007000

08002f9c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002fa2:	463b      	mov	r3, r7
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	605a      	str	r2, [r3, #4]
 8002faa:	609a      	str	r2, [r3, #8]
 8002fac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002fae:	4b29      	ldr	r3, [pc, #164]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002fb0:	4a29      	ldr	r2, [pc, #164]	; (8003058 <MX_ADC1_Init+0xbc>)
 8002fb2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002fb4:	4b27      	ldr	r3, [pc, #156]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002fb6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002fba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002fbc:	4b25      	ldr	r3, [pc, #148]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002fc2:	4b24      	ldr	r3, [pc, #144]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002fc8:	4b22      	ldr	r3, [pc, #136]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002fce:	4b21      	ldr	r3, [pc, #132]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002fd6:	4b1f      	ldr	r3, [pc, #124]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002fd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fdc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8002fde:	4b1d      	ldr	r3, [pc, #116]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002fe0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002fe4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002fe6:	4b1b      	ldr	r3, [pc, #108]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8002fec:	4b19      	ldr	r3, [pc, #100]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002fee:	2202      	movs	r2, #2
 8002ff0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002ff2:	4b18      	ldr	r3, [pc, #96]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002ffa:	4b16      	ldr	r3, [pc, #88]	; (8003054 <MX_ADC1_Init+0xb8>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003000:	4814      	ldr	r0, [pc, #80]	; (8003054 <MX_ADC1_Init+0xb8>)
 8003002:	f003 fa2f 	bl	8006464 <HAL_ADC_Init>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800300c:	f000 fb3a 	bl	8003684 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003010:	2300      	movs	r3, #0
 8003012:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003014:	2301      	movs	r3, #1
 8003016:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8003018:	2303      	movs	r3, #3
 800301a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800301c:	463b      	mov	r3, r7
 800301e:	4619      	mov	r1, r3
 8003020:	480c      	ldr	r0, [pc, #48]	; (8003054 <MX_ADC1_Init+0xb8>)
 8003022:	f003 fb73 	bl	800670c <HAL_ADC_ConfigChannel>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800302c:	f000 fb2a 	bl	8003684 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003030:	230a      	movs	r3, #10
 8003032:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003034:	2302      	movs	r3, #2
 8003036:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003038:	463b      	mov	r3, r7
 800303a:	4619      	mov	r1, r3
 800303c:	4805      	ldr	r0, [pc, #20]	; (8003054 <MX_ADC1_Init+0xb8>)
 800303e:	f003 fb65 	bl	800670c <HAL_ADC_ConfigChannel>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8003048:	f000 fb1c 	bl	8003684 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800304c:	bf00      	nop
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	20001564 	.word	0x20001564
 8003058:	40012000 	.word	0x40012000

0800305c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003062:	463b      	mov	r3, r7
 8003064:	2200      	movs	r2, #0
 8003066:	601a      	str	r2, [r3, #0]
 8003068:	605a      	str	r2, [r3, #4]
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800306e:	4b29      	ldr	r3, [pc, #164]	; (8003114 <MX_ADC2_Init+0xb8>)
 8003070:	4a29      	ldr	r2, [pc, #164]	; (8003118 <MX_ADC2_Init+0xbc>)
 8003072:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8003074:	4b27      	ldr	r3, [pc, #156]	; (8003114 <MX_ADC2_Init+0xb8>)
 8003076:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800307a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800307c:	4b25      	ldr	r3, [pc, #148]	; (8003114 <MX_ADC2_Init+0xb8>)
 800307e:	2200      	movs	r2, #0
 8003080:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8003082:	4b24      	ldr	r3, [pc, #144]	; (8003114 <MX_ADC2_Init+0xb8>)
 8003084:	2201      	movs	r2, #1
 8003086:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8003088:	4b22      	ldr	r3, [pc, #136]	; (8003114 <MX_ADC2_Init+0xb8>)
 800308a:	2200      	movs	r2, #0
 800308c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800308e:	4b21      	ldr	r3, [pc, #132]	; (8003114 <MX_ADC2_Init+0xb8>)
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8003096:	4b1f      	ldr	r3, [pc, #124]	; (8003114 <MX_ADC2_Init+0xb8>)
 8003098:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800309c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800309e:	4b1d      	ldr	r3, [pc, #116]	; (8003114 <MX_ADC2_Init+0xb8>)
 80030a0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80030a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80030a6:	4b1b      	ldr	r3, [pc, #108]	; (8003114 <MX_ADC2_Init+0xb8>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 80030ac:	4b19      	ldr	r3, [pc, #100]	; (8003114 <MX_ADC2_Init+0xb8>)
 80030ae:	2202      	movs	r2, #2
 80030b0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80030b2:	4b18      	ldr	r3, [pc, #96]	; (8003114 <MX_ADC2_Init+0xb8>)
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80030ba:	4b16      	ldr	r3, [pc, #88]	; (8003114 <MX_ADC2_Init+0xb8>)
 80030bc:	2200      	movs	r2, #0
 80030be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80030c0:	4814      	ldr	r0, [pc, #80]	; (8003114 <MX_ADC2_Init+0xb8>)
 80030c2:	f003 f9cf 	bl	8006464 <HAL_ADC_Init>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 80030cc:	f000 fada 	bl	8003684 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80030d0:	2301      	movs	r3, #1
 80030d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80030d4:	2301      	movs	r3, #1
 80030d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80030d8:	2303      	movs	r3, #3
 80030da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80030dc:	463b      	mov	r3, r7
 80030de:	4619      	mov	r1, r3
 80030e0:	480c      	ldr	r0, [pc, #48]	; (8003114 <MX_ADC2_Init+0xb8>)
 80030e2:	f003 fb13 	bl	800670c <HAL_ADC_ConfigChannel>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 80030ec:	f000 faca 	bl	8003684 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80030f0:	230b      	movs	r3, #11
 80030f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80030f4:	2302      	movs	r3, #2
 80030f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80030f8:	463b      	mov	r3, r7
 80030fa:	4619      	mov	r1, r3
 80030fc:	4805      	ldr	r0, [pc, #20]	; (8003114 <MX_ADC2_Init+0xb8>)
 80030fe:	f003 fb05 	bl	800670c <HAL_ADC_ConfigChannel>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 8003108:	f000 fabc 	bl	8003684 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800310c:	bf00      	nop
 800310e:	3710      	adds	r7, #16
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	200015ac 	.word	0x200015ac
 8003118:	40012100 	.word	0x40012100

0800311c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003120:	4b17      	ldr	r3, [pc, #92]	; (8003180 <MX_SPI2_Init+0x64>)
 8003122:	4a18      	ldr	r2, [pc, #96]	; (8003184 <MX_SPI2_Init+0x68>)
 8003124:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003126:	4b16      	ldr	r3, [pc, #88]	; (8003180 <MX_SPI2_Init+0x64>)
 8003128:	f44f 7282 	mov.w	r2, #260	; 0x104
 800312c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800312e:	4b14      	ldr	r3, [pc, #80]	; (8003180 <MX_SPI2_Init+0x64>)
 8003130:	2200      	movs	r2, #0
 8003132:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003134:	4b12      	ldr	r3, [pc, #72]	; (8003180 <MX_SPI2_Init+0x64>)
 8003136:	2200      	movs	r2, #0
 8003138:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800313a:	4b11      	ldr	r3, [pc, #68]	; (8003180 <MX_SPI2_Init+0x64>)
 800313c:	2200      	movs	r2, #0
 800313e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003140:	4b0f      	ldr	r3, [pc, #60]	; (8003180 <MX_SPI2_Init+0x64>)
 8003142:	2200      	movs	r2, #0
 8003144:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003146:	4b0e      	ldr	r3, [pc, #56]	; (8003180 <MX_SPI2_Init+0x64>)
 8003148:	f44f 7200 	mov.w	r2, #512	; 0x200
 800314c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800314e:	4b0c      	ldr	r3, [pc, #48]	; (8003180 <MX_SPI2_Init+0x64>)
 8003150:	2200      	movs	r2, #0
 8003152:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003154:	4b0a      	ldr	r3, [pc, #40]	; (8003180 <MX_SPI2_Init+0x64>)
 8003156:	2200      	movs	r2, #0
 8003158:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800315a:	4b09      	ldr	r3, [pc, #36]	; (8003180 <MX_SPI2_Init+0x64>)
 800315c:	2200      	movs	r2, #0
 800315e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003160:	4b07      	ldr	r3, [pc, #28]	; (8003180 <MX_SPI2_Init+0x64>)
 8003162:	2200      	movs	r2, #0
 8003164:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003166:	4b06      	ldr	r3, [pc, #24]	; (8003180 <MX_SPI2_Init+0x64>)
 8003168:	220a      	movs	r2, #10
 800316a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800316c:	4804      	ldr	r0, [pc, #16]	; (8003180 <MX_SPI2_Init+0x64>)
 800316e:	f005 facd 	bl	800870c <HAL_SPI_Init>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003178:	f000 fa84 	bl	8003684 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800317c:	bf00      	nop
 800317e:	bd80      	pop	{r7, pc}
 8003180:	200016b4 	.word	0x200016b4
 8003184:	40003800 	.word	0x40003800

08003188 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800318e:	f107 0308 	add.w	r3, r7, #8
 8003192:	2200      	movs	r2, #0
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	605a      	str	r2, [r3, #4]
 8003198:	609a      	str	r2, [r3, #8]
 800319a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800319c:	463b      	mov	r3, r7
 800319e:	2200      	movs	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]
 80031a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80031a4:	4b1d      	ldr	r3, [pc, #116]	; (800321c <MX_TIM2_Init+0x94>)
 80031a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80031ac:	4b1b      	ldr	r3, [pc, #108]	; (800321c <MX_TIM2_Init+0x94>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031b2:	4b1a      	ldr	r3, [pc, #104]	; (800321c <MX_TIM2_Init+0x94>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2286;
 80031b8:	4b18      	ldr	r3, [pc, #96]	; (800321c <MX_TIM2_Init+0x94>)
 80031ba:	f640 02ee 	movw	r2, #2286	; 0x8ee
 80031be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031c0:	4b16      	ldr	r3, [pc, #88]	; (800321c <MX_TIM2_Init+0x94>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031c6:	4b15      	ldr	r3, [pc, #84]	; (800321c <MX_TIM2_Init+0x94>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031cc:	4813      	ldr	r0, [pc, #76]	; (800321c <MX_TIM2_Init+0x94>)
 80031ce:	f005 ff77 	bl	80090c0 <HAL_TIM_Base_Init>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80031d8:	f000 fa54 	bl	8003684 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031e2:	f107 0308 	add.w	r3, r7, #8
 80031e6:	4619      	mov	r1, r3
 80031e8:	480c      	ldr	r0, [pc, #48]	; (800321c <MX_TIM2_Init+0x94>)
 80031ea:	f006 f931 	bl	8009450 <HAL_TIM_ConfigClockSource>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80031f4:	f000 fa46 	bl	8003684 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80031f8:	2320      	movs	r3, #32
 80031fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031fc:	2300      	movs	r3, #0
 80031fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003200:	463b      	mov	r3, r7
 8003202:	4619      	mov	r1, r3
 8003204:	4805      	ldr	r0, [pc, #20]	; (800321c <MX_TIM2_Init+0x94>)
 8003206:	f006 fb57 	bl	80098b8 <HAL_TIMEx_MasterConfigSynchronization>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003210:	f000 fa38 	bl	8003684 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003214:	bf00      	nop
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	2000176c 	.word	0x2000176c

08003220 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003224:	4b11      	ldr	r3, [pc, #68]	; (800326c <MX_USART2_UART_Init+0x4c>)
 8003226:	4a12      	ldr	r2, [pc, #72]	; (8003270 <MX_USART2_UART_Init+0x50>)
 8003228:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800322a:	4b10      	ldr	r3, [pc, #64]	; (800326c <MX_USART2_UART_Init+0x4c>)
 800322c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003230:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003232:	4b0e      	ldr	r3, [pc, #56]	; (800326c <MX_USART2_UART_Init+0x4c>)
 8003234:	2200      	movs	r2, #0
 8003236:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003238:	4b0c      	ldr	r3, [pc, #48]	; (800326c <MX_USART2_UART_Init+0x4c>)
 800323a:	2200      	movs	r2, #0
 800323c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800323e:	4b0b      	ldr	r3, [pc, #44]	; (800326c <MX_USART2_UART_Init+0x4c>)
 8003240:	2200      	movs	r2, #0
 8003242:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003244:	4b09      	ldr	r3, [pc, #36]	; (800326c <MX_USART2_UART_Init+0x4c>)
 8003246:	220c      	movs	r2, #12
 8003248:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800324a:	4b08      	ldr	r3, [pc, #32]	; (800326c <MX_USART2_UART_Init+0x4c>)
 800324c:	2200      	movs	r2, #0
 800324e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003250:	4b06      	ldr	r3, [pc, #24]	; (800326c <MX_USART2_UART_Init+0x4c>)
 8003252:	2200      	movs	r2, #0
 8003254:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003256:	4805      	ldr	r0, [pc, #20]	; (800326c <MX_USART2_UART_Init+0x4c>)
 8003258:	f006 fbbe 	bl	80099d8 <HAL_UART_Init>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003262:	f000 fa0f 	bl	8003684 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003266:	bf00      	nop
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	200017b4 	.word	0x200017b4
 8003270:	40004400 	.word	0x40004400

08003274 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003278:	4b11      	ldr	r3, [pc, #68]	; (80032c0 <MX_USART3_UART_Init+0x4c>)
 800327a:	4a12      	ldr	r2, [pc, #72]	; (80032c4 <MX_USART3_UART_Init+0x50>)
 800327c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800327e:	4b10      	ldr	r3, [pc, #64]	; (80032c0 <MX_USART3_UART_Init+0x4c>)
 8003280:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003284:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003286:	4b0e      	ldr	r3, [pc, #56]	; (80032c0 <MX_USART3_UART_Init+0x4c>)
 8003288:	2200      	movs	r2, #0
 800328a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800328c:	4b0c      	ldr	r3, [pc, #48]	; (80032c0 <MX_USART3_UART_Init+0x4c>)
 800328e:	2200      	movs	r2, #0
 8003290:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003292:	4b0b      	ldr	r3, [pc, #44]	; (80032c0 <MX_USART3_UART_Init+0x4c>)
 8003294:	2200      	movs	r2, #0
 8003296:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003298:	4b09      	ldr	r3, [pc, #36]	; (80032c0 <MX_USART3_UART_Init+0x4c>)
 800329a:	220c      	movs	r2, #12
 800329c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800329e:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <MX_USART3_UART_Init+0x4c>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80032a4:	4b06      	ldr	r3, [pc, #24]	; (80032c0 <MX_USART3_UART_Init+0x4c>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80032aa:	4805      	ldr	r0, [pc, #20]	; (80032c0 <MX_USART3_UART_Init+0x4c>)
 80032ac:	f006 fb94 	bl	80099d8 <HAL_UART_Init>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80032b6:	f000 f9e5 	bl	8003684 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80032ba:	bf00      	nop
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	200017f8 	.word	0x200017f8
 80032c4:	40004800 	.word	0x40004800

080032c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80032ce:	2300      	movs	r3, #0
 80032d0:	607b      	str	r3, [r7, #4]
 80032d2:	4b1b      	ldr	r3, [pc, #108]	; (8003340 <MX_DMA_Init+0x78>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	4a1a      	ldr	r2, [pc, #104]	; (8003340 <MX_DMA_Init+0x78>)
 80032d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80032dc:	6313      	str	r3, [r2, #48]	; 0x30
 80032de:	4b18      	ldr	r3, [pc, #96]	; (8003340 <MX_DMA_Init+0x78>)
 80032e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032e6:	607b      	str	r3, [r7, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80032ea:	2300      	movs	r3, #0
 80032ec:	603b      	str	r3, [r7, #0]
 80032ee:	4b14      	ldr	r3, [pc, #80]	; (8003340 <MX_DMA_Init+0x78>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	4a13      	ldr	r2, [pc, #76]	; (8003340 <MX_DMA_Init+0x78>)
 80032f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80032f8:	6313      	str	r3, [r2, #48]	; 0x30
 80032fa:	4b11      	ldr	r3, [pc, #68]	; (8003340 <MX_DMA_Init+0x78>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003306:	2200      	movs	r2, #0
 8003308:	2100      	movs	r1, #0
 800330a:	200f      	movs	r0, #15
 800330c:	f003 fd89 	bl	8006e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003310:	200f      	movs	r0, #15
 8003312:	f003 fda2 	bl	8006e5a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003316:	2200      	movs	r2, #0
 8003318:	2100      	movs	r1, #0
 800331a:	2038      	movs	r0, #56	; 0x38
 800331c:	f003 fd81 	bl	8006e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003320:	2038      	movs	r0, #56	; 0x38
 8003322:	f003 fd9a 	bl	8006e5a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8003326:	2200      	movs	r2, #0
 8003328:	2100      	movs	r1, #0
 800332a:	203a      	movs	r0, #58	; 0x3a
 800332c:	f003 fd79 	bl	8006e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003330:	203a      	movs	r0, #58	; 0x3a
 8003332:	f003 fd92 	bl	8006e5a <HAL_NVIC_EnableIRQ>

}
 8003336:	bf00      	nop
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40023800 	.word	0x40023800

08003344 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b08a      	sub	sp, #40	; 0x28
 8003348:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800334a:	f107 0314 	add.w	r3, r7, #20
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	605a      	str	r2, [r3, #4]
 8003354:	609a      	str	r2, [r3, #8]
 8003356:	60da      	str	r2, [r3, #12]
 8003358:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800335a:	2300      	movs	r3, #0
 800335c:	613b      	str	r3, [r7, #16]
 800335e:	4b57      	ldr	r3, [pc, #348]	; (80034bc <MX_GPIO_Init+0x178>)
 8003360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003362:	4a56      	ldr	r2, [pc, #344]	; (80034bc <MX_GPIO_Init+0x178>)
 8003364:	f043 0304 	orr.w	r3, r3, #4
 8003368:	6313      	str	r3, [r2, #48]	; 0x30
 800336a:	4b54      	ldr	r3, [pc, #336]	; (80034bc <MX_GPIO_Init+0x178>)
 800336c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336e:	f003 0304 	and.w	r3, r3, #4
 8003372:	613b      	str	r3, [r7, #16]
 8003374:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003376:	2300      	movs	r3, #0
 8003378:	60fb      	str	r3, [r7, #12]
 800337a:	4b50      	ldr	r3, [pc, #320]	; (80034bc <MX_GPIO_Init+0x178>)
 800337c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337e:	4a4f      	ldr	r2, [pc, #316]	; (80034bc <MX_GPIO_Init+0x178>)
 8003380:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003384:	6313      	str	r3, [r2, #48]	; 0x30
 8003386:	4b4d      	ldr	r3, [pc, #308]	; (80034bc <MX_GPIO_Init+0x178>)
 8003388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003392:	2300      	movs	r3, #0
 8003394:	60bb      	str	r3, [r7, #8]
 8003396:	4b49      	ldr	r3, [pc, #292]	; (80034bc <MX_GPIO_Init+0x178>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339a:	4a48      	ldr	r2, [pc, #288]	; (80034bc <MX_GPIO_Init+0x178>)
 800339c:	f043 0301 	orr.w	r3, r3, #1
 80033a0:	6313      	str	r3, [r2, #48]	; 0x30
 80033a2:	4b46      	ldr	r3, [pc, #280]	; (80034bc <MX_GPIO_Init+0x178>)
 80033a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	60bb      	str	r3, [r7, #8]
 80033ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ae:	2300      	movs	r3, #0
 80033b0:	607b      	str	r3, [r7, #4]
 80033b2:	4b42      	ldr	r3, [pc, #264]	; (80034bc <MX_GPIO_Init+0x178>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b6:	4a41      	ldr	r2, [pc, #260]	; (80034bc <MX_GPIO_Init+0x178>)
 80033b8:	f043 0302 	orr.w	r3, r3, #2
 80033bc:	6313      	str	r3, [r2, #48]	; 0x30
 80033be:	4b3f      	ldr	r3, [pc, #252]	; (80034bc <MX_GPIO_Init+0x178>)
 80033c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c2:	f003 0302 	and.w	r3, r3, #2
 80033c6:	607b      	str	r3, [r7, #4]
 80033c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DISPL_LED_Pin|DISPL_DC_Pin|DEBUG_Pin
 80033ca:	2200      	movs	r2, #0
 80033cc:	f248 41e0 	movw	r1, #34016	; 0x84e0
 80033d0:	483b      	ldr	r0, [pc, #236]	; (80034c0 <MX_GPIO_Init+0x17c>)
 80033d2:	f004 fb0b 	bl	80079ec <HAL_GPIO_WritePin>
                          |ESP01_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET);
 80033d6:	2201      	movs	r2, #1
 80033d8:	2180      	movs	r1, #128	; 0x80
 80033da:	483a      	ldr	r0, [pc, #232]	; (80034c4 <MX_GPIO_Init+0x180>)
 80033dc:	f004 fb06 	bl	80079ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);
 80033e0:	2201      	movs	r2, #1
 80033e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80033e6:	4836      	ldr	r0, [pc, #216]	; (80034c0 <MX_GPIO_Init+0x17c>)
 80033e8:	f004 fb00 	bl	80079ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISPL_RST_Pin|ESP01_RST_Pin, GPIO_PIN_RESET);
 80033ec:	2200      	movs	r2, #0
 80033ee:	21c0      	movs	r1, #192	; 0xc0
 80033f0:	4835      	ldr	r0, [pc, #212]	; (80034c8 <MX_GPIO_Init+0x184>)
 80033f2:	f004 fafb 	bl	80079ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80033f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80033fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80033fc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003400:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003402:	2300      	movs	r3, #0
 8003404:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003406:	f107 0314 	add.w	r3, r7, #20
 800340a:	4619      	mov	r1, r3
 800340c:	482d      	ldr	r0, [pc, #180]	; (80034c4 <MX_GPIO_Init+0x180>)
 800340e:	f004 f941 	bl	8007694 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin DISPL_LED_Pin DEBUG_Pin ESP01_EN_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|DISPL_LED_Pin|DEBUG_Pin|ESP01_EN_Pin;
 8003412:	f248 4360 	movw	r3, #33888	; 0x8460
 8003416:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003418:	2301      	movs	r3, #1
 800341a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341c:	2300      	movs	r3, #0
 800341e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003420:	2300      	movs	r3, #0
 8003422:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003424:	f107 0314 	add.w	r3, r7, #20
 8003428:	4619      	mov	r1, r3
 800342a:	4825      	ldr	r0, [pc, #148]	; (80034c0 <MX_GPIO_Init+0x17c>)
 800342c:	f004 f932 	bl	8007694 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_DC_Pin */
  GPIO_InitStruct.Pin = DISPL_DC_Pin;
 8003430:	2380      	movs	r3, #128	; 0x80
 8003432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003434:	2301      	movs	r3, #1
 8003436:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003438:	2300      	movs	r3, #0
 800343a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800343c:	2302      	movs	r3, #2
 800343e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPL_DC_GPIO_Port, &GPIO_InitStruct);
 8003440:	f107 0314 	add.w	r3, r7, #20
 8003444:	4619      	mov	r1, r3
 8003446:	481e      	ldr	r0, [pc, #120]	; (80034c0 <MX_GPIO_Init+0x17c>)
 8003448:	f004 f924 	bl	8007694 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_CS_Pin */
  GPIO_InitStruct.Pin = DISPL_CS_Pin;
 800344c:	2380      	movs	r3, #128	; 0x80
 800344e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003450:	2301      	movs	r3, #1
 8003452:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003454:	2300      	movs	r3, #0
 8003456:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003458:	2303      	movs	r3, #3
 800345a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPL_CS_GPIO_Port, &GPIO_InitStruct);
 800345c:	f107 0314 	add.w	r3, r7, #20
 8003460:	4619      	mov	r1, r3
 8003462:	4818      	ldr	r0, [pc, #96]	; (80034c4 <MX_GPIO_Init+0x180>)
 8003464:	f004 f916 	bl	8007694 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_CS_Pin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 8003468:	f44f 7300 	mov.w	r3, #512	; 0x200
 800346c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800346e:	2301      	movs	r3, #1
 8003470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003472:	2300      	movs	r3, #0
 8003474:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003476:	2303      	movs	r3, #3
 8003478:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 800347a:	f107 0314 	add.w	r3, r7, #20
 800347e:	4619      	mov	r1, r3
 8003480:	480f      	ldr	r0, [pc, #60]	; (80034c0 <MX_GPIO_Init+0x17c>)
 8003482:	f004 f907 	bl	8007694 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPL_RST_Pin ESP01_RST_Pin */
  GPIO_InitStruct.Pin = DISPL_RST_Pin|ESP01_RST_Pin;
 8003486:	23c0      	movs	r3, #192	; 0xc0
 8003488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800348a:	2301      	movs	r3, #1
 800348c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800348e:	2300      	movs	r3, #0
 8003490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003492:	2300      	movs	r3, #0
 8003494:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003496:	f107 0314 	add.w	r3, r7, #20
 800349a:	4619      	mov	r1, r3
 800349c:	480a      	ldr	r0, [pc, #40]	; (80034c8 <MX_GPIO_Init+0x184>)
 800349e:	f004 f8f9 	bl	8007694 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80034a2:	2200      	movs	r2, #0
 80034a4:	2100      	movs	r1, #0
 80034a6:	2028      	movs	r0, #40	; 0x28
 80034a8:	f003 fcbb 	bl	8006e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80034ac:	2028      	movs	r0, #40	; 0x28
 80034ae:	f003 fcd4 	bl	8006e5a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80034b2:	bf00      	nop
 80034b4:	3728      	adds	r7, #40	; 0x28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	40023800 	.word	0x40023800
 80034c0:	40020000 	.word	0x40020000
 80034c4:	40020800 	.word	0x40020800
 80034c8:	40020400 	.word	0x40020400

080034cc <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

// ADC conversion - DMA buffer 2nd half full
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a0a      	ldr	r2, [pc, #40]	; (8003500 <HAL_ADC_ConvCpltCallback+0x34>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d105      	bne.n	80034e8 <HAL_ADC_ConvCpltCallback+0x1c>
		adc1_dma_h_count++;
 80034dc:	4b09      	ldr	r3, [pc, #36]	; (8003504 <HAL_ADC_ConvCpltCallback+0x38>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	3301      	adds	r3, #1
 80034e2:	4a08      	ldr	r2, [pc, #32]	; (8003504 <HAL_ADC_ConvCpltCallback+0x38>)
 80034e4:	6013      	str	r3, [r2, #0]
	} else {
		adc2_dma_h_count++;
	}
}
 80034e6:	e004      	b.n	80034f2 <HAL_ADC_ConvCpltCallback+0x26>
		adc2_dma_h_count++;
 80034e8:	4b07      	ldr	r3, [pc, #28]	; (8003508 <HAL_ADC_ConvCpltCallback+0x3c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	3301      	adds	r3, #1
 80034ee:	4a06      	ldr	r2, [pc, #24]	; (8003508 <HAL_ADC_ConvCpltCallback+0x3c>)
 80034f0:	6013      	str	r3, [r2, #0]
}
 80034f2:	bf00      	nop
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	20001564 	.word	0x20001564
 8003504:	200018a0 	.word	0x200018a0
 8003508:	200018a8 	.word	0x200018a8

0800350c <HAL_ADC_ConvHalfCpltCallback>:

// ADC conversion - DMA buffer 1st half full
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a0a      	ldr	r2, [pc, #40]	; (8003540 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d105      	bne.n	8003528 <HAL_ADC_ConvHalfCpltCallback+0x1c>
		adc1_dma_l_count++;
 800351c:	4b09      	ldr	r3, [pc, #36]	; (8003544 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	3301      	adds	r3, #1
 8003522:	4a08      	ldr	r2, [pc, #32]	; (8003544 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8003524:	6013      	str	r3, [r2, #0]
	} else {
		adc2_dma_l_count++;
	}
}
 8003526:	e004      	b.n	8003532 <HAL_ADC_ConvHalfCpltCallback+0x26>
		adc2_dma_l_count++;
 8003528:	4b07      	ldr	r3, [pc, #28]	; (8003548 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	3301      	adds	r3, #1
 800352e:	4a06      	ldr	r2, [pc, #24]	; (8003548 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8003530:	6013      	str	r3, [r2, #0]
}
 8003532:	bf00      	nop
 8003534:	370c      	adds	r7, #12
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	20001564 	.word	0x20001564
 8003544:	2000189c 	.word	0x2000189c
 8003548:	200018a4 	.word	0x200018a4

0800354c <HAL_ADC_ErrorCallback>:

// ADC errors
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
	int adc_num;
	if (hadc == &hadc1) {
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a22      	ldr	r2, [pc, #136]	; (80035e0 <HAL_ADC_ErrorCallback+0x94>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d102      	bne.n	8003562 <HAL_ADC_ErrorCallback+0x16>
	  adc_num = 1;
 800355c:	2301      	movs	r3, #1
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	e001      	b.n	8003566 <HAL_ADC_ErrorCallback+0x1a>
	} else {
	  adc_num = 2;
 8003562:	2302      	movs	r3, #2
 8003564:	60fb      	str	r3, [r7, #12]
	}
	switch (hadc->ErrorCode) {
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800356a:	2b04      	cmp	r3, #4
 800356c:	d82c      	bhi.n	80035c8 <HAL_ADC_ErrorCallback+0x7c>
 800356e:	a201      	add	r2, pc, #4	; (adr r2, 8003574 <HAL_ADC_ErrorCallback+0x28>)
 8003570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003574:	08003589 	.word	0x08003589
 8003578:	08003599 	.word	0x08003599
 800357c:	080035a9 	.word	0x080035a9
 8003580:	080035c9 	.word	0x080035c9
 8003584:	080035b9 	.word	0x080035b9
	case HAL_ADC_ERROR_NONE:
		term_print("ADC%d No Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358c:	461a      	mov	r2, r3
 800358e:	68f9      	ldr	r1, [r7, #12]
 8003590:	4814      	ldr	r0, [pc, #80]	; (80035e4 <HAL_ADC_ErrorCallback+0x98>)
 8003592:	f000 fc57 	bl	8003e44 <term_print>
		break;
 8003596:	e01e      	b.n	80035d6 <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_INTERNAL:
		term_print("ADC%d Internal Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359c:	461a      	mov	r2, r3
 800359e:	68f9      	ldr	r1, [r7, #12]
 80035a0:	4811      	ldr	r0, [pc, #68]	; (80035e8 <HAL_ADC_ErrorCallback+0x9c>)
 80035a2:	f000 fc4f 	bl	8003e44 <term_print>
		break;
 80035a6:	e016      	b.n	80035d6 <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_OVR:
		term_print("ADC%d Overrun Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ac:	461a      	mov	r2, r3
 80035ae:	68f9      	ldr	r1, [r7, #12]
 80035b0:	480e      	ldr	r0, [pc, #56]	; (80035ec <HAL_ADC_ErrorCallback+0xa0>)
 80035b2:	f000 fc47 	bl	8003e44 <term_print>
		break;
 80035b6:	e00e      	b.n	80035d6 <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_DMA:
		term_print("ADC%d DMA Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035bc:	461a      	mov	r2, r3
 80035be:	68f9      	ldr	r1, [r7, #12]
 80035c0:	480b      	ldr	r0, [pc, #44]	; (80035f0 <HAL_ADC_ErrorCallback+0xa4>)
 80035c2:	f000 fc3f 	bl	8003e44 <term_print>
		break;
 80035c6:	e006      	b.n	80035d6 <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_INVALID_CALLBACK:
		term_print("ADC%d Callback Error (0x%08lx)  [%d]\r\n", adc_num, hadc->ErrorCode);
		break;
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
	default:
		term_print("ADC Unknown Error: 0x%08lx\r\n", hadc->ErrorCode);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035cc:	4619      	mov	r1, r3
 80035ce:	4809      	ldr	r0, [pc, #36]	; (80035f4 <HAL_ADC_ErrorCallback+0xa8>)
 80035d0:	f000 fc38 	bl	8003e44 <term_print>
	}
}
 80035d4:	bf00      	nop
 80035d6:	bf00      	nop
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	20001564 	.word	0x20001564
 80035e4:	0800e92c 	.word	0x0800e92c
 80035e8:	0800e948 	.word	0x0800e948
 80035ec:	0800e96c 	.word	0x0800e96c
 80035f0:	0800e98c 	.word	0x0800e98c
 80035f4:	0800e9a8 	.word	0x0800e9a8

080035f8 <HAL_UART_RxCpltCallback>:

// UART has received
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
	if (rx_count >= sizeof(rx_buff)) {
 8003600:	4b1b      	ldr	r3, [pc, #108]	; (8003670 <HAL_UART_RxCpltCallback+0x78>)
 8003602:	881b      	ldrh	r3, [r3, #0]
 8003604:	2b13      	cmp	r3, #19
 8003606:	d902      	bls.n	800360e <HAL_UART_RxCpltCallback+0x16>
		rx_count = 0;		// wrap back to start
 8003608:	4b19      	ldr	r3, [pc, #100]	; (8003670 <HAL_UART_RxCpltCallback+0x78>)
 800360a:	2200      	movs	r2, #0
 800360c:	801a      	strh	r2, [r3, #0]
	}
	if ( HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1) == HAL_UART_ERROR_NONE) {
 800360e:	2201      	movs	r2, #1
 8003610:	4918      	ldr	r1, [pc, #96]	; (8003674 <HAL_UART_RxCpltCallback+0x7c>)
 8003612:	4819      	ldr	r0, [pc, #100]	; (8003678 <HAL_UART_RxCpltCallback+0x80>)
 8003614:	f006 fabf 	bl	8009b96 <HAL_UART_Receive_IT>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d124      	bne.n	8003668 <HAL_UART_RxCpltCallback+0x70>
		// check for End of input (CR or LF)
		if ( (rx_byte != 0x0A) && (rx_byte !=  0x0D) ) {
 800361e:	4b15      	ldr	r3, [pc, #84]	; (8003674 <HAL_UART_RxCpltCallback+0x7c>)
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	2b0a      	cmp	r3, #10
 8003624:	d00f      	beq.n	8003646 <HAL_UART_RxCpltCallback+0x4e>
 8003626:	4b13      	ldr	r3, [pc, #76]	; (8003674 <HAL_UART_RxCpltCallback+0x7c>)
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	2b0d      	cmp	r3, #13
 800362c:	d00b      	beq.n	8003646 <HAL_UART_RxCpltCallback+0x4e>
			rx_buff[rx_count++] = rx_byte;
 800362e:	4b10      	ldr	r3, [pc, #64]	; (8003670 <HAL_UART_RxCpltCallback+0x78>)
 8003630:	881b      	ldrh	r3, [r3, #0]
 8003632:	1c5a      	adds	r2, r3, #1
 8003634:	b291      	uxth	r1, r2
 8003636:	4a0e      	ldr	r2, [pc, #56]	; (8003670 <HAL_UART_RxCpltCallback+0x78>)
 8003638:	8011      	strh	r1, [r2, #0]
 800363a:	461a      	mov	r2, r3
 800363c:	4b0d      	ldr	r3, [pc, #52]	; (8003674 <HAL_UART_RxCpltCallback+0x7c>)
 800363e:	7819      	ldrb	r1, [r3, #0]
 8003640:	4b0e      	ldr	r3, [pc, #56]	; (800367c <HAL_UART_RxCpltCallback+0x84>)
 8003642:	5499      	strb	r1, [r3, r2]
				rx_cmd_ready = 1;
				rx_buff[rx_count++] = 0;	// end of string
			}
		}
	} // else { rx_error_count++; } // this should never happen
}
 8003644:	e010      	b.n	8003668 <HAL_UART_RxCpltCallback+0x70>
			if (rx_count != 0) {	// a CR or LF without any pre-ceeding chars gets ignored
 8003646:	4b0a      	ldr	r3, [pc, #40]	; (8003670 <HAL_UART_RxCpltCallback+0x78>)
 8003648:	881b      	ldrh	r3, [r3, #0]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00c      	beq.n	8003668 <HAL_UART_RxCpltCallback+0x70>
				rx_cmd_ready = 1;
 800364e:	4b0c      	ldr	r3, [pc, #48]	; (8003680 <HAL_UART_RxCpltCallback+0x88>)
 8003650:	2201      	movs	r2, #1
 8003652:	701a      	strb	r2, [r3, #0]
				rx_buff[rx_count++] = 0;	// end of string
 8003654:	4b06      	ldr	r3, [pc, #24]	; (8003670 <HAL_UART_RxCpltCallback+0x78>)
 8003656:	881b      	ldrh	r3, [r3, #0]
 8003658:	1c5a      	adds	r2, r3, #1
 800365a:	b291      	uxth	r1, r2
 800365c:	4a04      	ldr	r2, [pc, #16]	; (8003670 <HAL_UART_RxCpltCallback+0x78>)
 800365e:	8011      	strh	r1, [r2, #0]
 8003660:	461a      	mov	r2, r3
 8003662:	4b06      	ldr	r3, [pc, #24]	; (800367c <HAL_UART_RxCpltCallback+0x84>)
 8003664:	2100      	movs	r1, #0
 8003666:	5499      	strb	r1, [r3, r2]
}
 8003668:	bf00      	nop
 800366a:	3708      	adds	r7, #8
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	2000187c 	.word	0x2000187c
 8003674:	2000187e 	.word	0x2000187e
 8003678:	200017b4 	.word	0x200017b4
 800367c:	20001880 	.word	0x20001880
 8003680:	20001894 	.word	0x20001894

08003684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
	printf("Error_Handler() called - program execution stopped");
 8003688:	4802      	ldr	r0, [pc, #8]	; (8003694 <Error_Handler+0x10>)
 800368a:	f008 f845 	bl	800b718 <iprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800368e:	b672      	cpsid	i
}
 8003690:	bf00      	nop
    __disable_irq();
    while (1)
 8003692:	e7fe      	b.n	8003692 <Error_Handler+0xe>
 8003694:	0800e9c8 	.word	0x0800e9c8

08003698 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	607b      	str	r3, [r7, #4]
 80036a2:	4b10      	ldr	r3, [pc, #64]	; (80036e4 <HAL_MspInit+0x4c>)
 80036a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a6:	4a0f      	ldr	r2, [pc, #60]	; (80036e4 <HAL_MspInit+0x4c>)
 80036a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036ac:	6453      	str	r3, [r2, #68]	; 0x44
 80036ae:	4b0d      	ldr	r3, [pc, #52]	; (80036e4 <HAL_MspInit+0x4c>)
 80036b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036b6:	607b      	str	r3, [r7, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036ba:	2300      	movs	r3, #0
 80036bc:	603b      	str	r3, [r7, #0]
 80036be:	4b09      	ldr	r3, [pc, #36]	; (80036e4 <HAL_MspInit+0x4c>)
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	4a08      	ldr	r2, [pc, #32]	; (80036e4 <HAL_MspInit+0x4c>)
 80036c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036c8:	6413      	str	r3, [r2, #64]	; 0x40
 80036ca:	4b06      	ldr	r3, [pc, #24]	; (80036e4 <HAL_MspInit+0x4c>)
 80036cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d2:	603b      	str	r3, [r7, #0]
 80036d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80036d6:	2007      	movs	r0, #7
 80036d8:	f003 fb98 	bl	8006e0c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036dc:	bf00      	nop
 80036de:	3708      	adds	r7, #8
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40023800 	.word	0x40023800

080036e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b08e      	sub	sp, #56	; 0x38
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036f4:	2200      	movs	r2, #0
 80036f6:	601a      	str	r2, [r3, #0]
 80036f8:	605a      	str	r2, [r3, #4]
 80036fa:	609a      	str	r2, [r3, #8]
 80036fc:	60da      	str	r2, [r3, #12]
 80036fe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a79      	ldr	r2, [pc, #484]	; (80038ec <HAL_ADC_MspInit+0x204>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d173      	bne.n	80037f2 <HAL_ADC_MspInit+0x10a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800370a:	2300      	movs	r3, #0
 800370c:	623b      	str	r3, [r7, #32]
 800370e:	4b78      	ldr	r3, [pc, #480]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 8003710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003712:	4a77      	ldr	r2, [pc, #476]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 8003714:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003718:	6453      	str	r3, [r2, #68]	; 0x44
 800371a:	4b75      	ldr	r3, [pc, #468]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 800371c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003722:	623b      	str	r3, [r7, #32]
 8003724:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003726:	2300      	movs	r3, #0
 8003728:	61fb      	str	r3, [r7, #28]
 800372a:	4b71      	ldr	r3, [pc, #452]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 800372c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372e:	4a70      	ldr	r2, [pc, #448]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 8003730:	f043 0304 	orr.w	r3, r3, #4
 8003734:	6313      	str	r3, [r2, #48]	; 0x30
 8003736:	4b6e      	ldr	r3, [pc, #440]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800373a:	f003 0304 	and.w	r3, r3, #4
 800373e:	61fb      	str	r3, [r7, #28]
 8003740:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003742:	2300      	movs	r3, #0
 8003744:	61bb      	str	r3, [r7, #24]
 8003746:	4b6a      	ldr	r3, [pc, #424]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 8003748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374a:	4a69      	ldr	r2, [pc, #420]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 800374c:	f043 0301 	orr.w	r3, r3, #1
 8003750:	6313      	str	r3, [r2, #48]	; 0x30
 8003752:	4b67      	ldr	r3, [pc, #412]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 8003754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800375e:	2301      	movs	r3, #1
 8003760:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003762:	2303      	movs	r3, #3
 8003764:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003766:	2300      	movs	r3, #0
 8003768:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800376a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800376e:	4619      	mov	r1, r3
 8003770:	4860      	ldr	r0, [pc, #384]	; (80038f4 <HAL_ADC_MspInit+0x20c>)
 8003772:	f003 ff8f 	bl	8007694 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003776:	2301      	movs	r3, #1
 8003778:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800377a:	2303      	movs	r3, #3
 800377c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800377e:	2300      	movs	r3, #0
 8003780:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003782:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003786:	4619      	mov	r1, r3
 8003788:	485b      	ldr	r0, [pc, #364]	; (80038f8 <HAL_ADC_MspInit+0x210>)
 800378a:	f003 ff83 	bl	8007694 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800378e:	4b5b      	ldr	r3, [pc, #364]	; (80038fc <HAL_ADC_MspInit+0x214>)
 8003790:	4a5b      	ldr	r2, [pc, #364]	; (8003900 <HAL_ADC_MspInit+0x218>)
 8003792:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003794:	4b59      	ldr	r3, [pc, #356]	; (80038fc <HAL_ADC_MspInit+0x214>)
 8003796:	2200      	movs	r2, #0
 8003798:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800379a:	4b58      	ldr	r3, [pc, #352]	; (80038fc <HAL_ADC_MspInit+0x214>)
 800379c:	2200      	movs	r2, #0
 800379e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80037a0:	4b56      	ldr	r3, [pc, #344]	; (80038fc <HAL_ADC_MspInit+0x214>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80037a6:	4b55      	ldr	r3, [pc, #340]	; (80038fc <HAL_ADC_MspInit+0x214>)
 80037a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037ac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80037ae:	4b53      	ldr	r3, [pc, #332]	; (80038fc <HAL_ADC_MspInit+0x214>)
 80037b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037b4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80037b6:	4b51      	ldr	r3, [pc, #324]	; (80038fc <HAL_ADC_MspInit+0x214>)
 80037b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80037bc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80037be:	4b4f      	ldr	r3, [pc, #316]	; (80038fc <HAL_ADC_MspInit+0x214>)
 80037c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80037c4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80037c6:	4b4d      	ldr	r3, [pc, #308]	; (80038fc <HAL_ADC_MspInit+0x214>)
 80037c8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80037cc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037ce:	4b4b      	ldr	r3, [pc, #300]	; (80038fc <HAL_ADC_MspInit+0x214>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80037d4:	4849      	ldr	r0, [pc, #292]	; (80038fc <HAL_ADC_MspInit+0x214>)
 80037d6:	f003 fb5b 	bl	8006e90 <HAL_DMA_Init>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 80037e0:	f7ff ff50 	bl	8003684 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	4a45      	ldr	r2, [pc, #276]	; (80038fc <HAL_ADC_MspInit+0x214>)
 80037e8:	639a      	str	r2, [r3, #56]	; 0x38
 80037ea:	4a44      	ldr	r2, [pc, #272]	; (80038fc <HAL_ADC_MspInit+0x214>)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80037f0:	e078      	b.n	80038e4 <HAL_ADC_MspInit+0x1fc>
  else if(hadc->Instance==ADC2)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a43      	ldr	r2, [pc, #268]	; (8003904 <HAL_ADC_MspInit+0x21c>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d173      	bne.n	80038e4 <HAL_ADC_MspInit+0x1fc>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80037fc:	2300      	movs	r3, #0
 80037fe:	617b      	str	r3, [r7, #20]
 8003800:	4b3b      	ldr	r3, [pc, #236]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 8003802:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003804:	4a3a      	ldr	r2, [pc, #232]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 8003806:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800380a:	6453      	str	r3, [r2, #68]	; 0x44
 800380c:	4b38      	ldr	r3, [pc, #224]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 800380e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003810:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003818:	2300      	movs	r3, #0
 800381a:	613b      	str	r3, [r7, #16]
 800381c:	4b34      	ldr	r3, [pc, #208]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 800381e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003820:	4a33      	ldr	r2, [pc, #204]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 8003822:	f043 0304 	orr.w	r3, r3, #4
 8003826:	6313      	str	r3, [r2, #48]	; 0x30
 8003828:	4b31      	ldr	r3, [pc, #196]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 800382a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382c:	f003 0304 	and.w	r3, r3, #4
 8003830:	613b      	str	r3, [r7, #16]
 8003832:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003834:	2300      	movs	r3, #0
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	4b2d      	ldr	r3, [pc, #180]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 800383a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383c:	4a2c      	ldr	r2, [pc, #176]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 800383e:	f043 0301 	orr.w	r3, r3, #1
 8003842:	6313      	str	r3, [r2, #48]	; 0x30
 8003844:	4b2a      	ldr	r3, [pc, #168]	; (80038f0 <HAL_ADC_MspInit+0x208>)
 8003846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003850:	2302      	movs	r3, #2
 8003852:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003854:	2303      	movs	r3, #3
 8003856:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003858:	2300      	movs	r3, #0
 800385a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800385c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003860:	4619      	mov	r1, r3
 8003862:	4824      	ldr	r0, [pc, #144]	; (80038f4 <HAL_ADC_MspInit+0x20c>)
 8003864:	f003 ff16 	bl	8007694 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003868:	2302      	movs	r3, #2
 800386a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800386c:	2303      	movs	r3, #3
 800386e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003870:	2300      	movs	r3, #0
 8003872:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003874:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003878:	4619      	mov	r1, r3
 800387a:	481f      	ldr	r0, [pc, #124]	; (80038f8 <HAL_ADC_MspInit+0x210>)
 800387c:	f003 ff0a 	bl	8007694 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8003880:	4b21      	ldr	r3, [pc, #132]	; (8003908 <HAL_ADC_MspInit+0x220>)
 8003882:	4a22      	ldr	r2, [pc, #136]	; (800390c <HAL_ADC_MspInit+0x224>)
 8003884:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8003886:	4b20      	ldr	r3, [pc, #128]	; (8003908 <HAL_ADC_MspInit+0x220>)
 8003888:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800388c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800388e:	4b1e      	ldr	r3, [pc, #120]	; (8003908 <HAL_ADC_MspInit+0x220>)
 8003890:	2200      	movs	r2, #0
 8003892:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003894:	4b1c      	ldr	r3, [pc, #112]	; (8003908 <HAL_ADC_MspInit+0x220>)
 8003896:	2200      	movs	r2, #0
 8003898:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800389a:	4b1b      	ldr	r3, [pc, #108]	; (8003908 <HAL_ADC_MspInit+0x220>)
 800389c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038a0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80038a2:	4b19      	ldr	r3, [pc, #100]	; (8003908 <HAL_ADC_MspInit+0x220>)
 80038a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038a8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80038aa:	4b17      	ldr	r3, [pc, #92]	; (8003908 <HAL_ADC_MspInit+0x220>)
 80038ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038b0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80038b2:	4b15      	ldr	r3, [pc, #84]	; (8003908 <HAL_ADC_MspInit+0x220>)
 80038b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038b8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80038ba:	4b13      	ldr	r3, [pc, #76]	; (8003908 <HAL_ADC_MspInit+0x220>)
 80038bc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80038c0:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038c2:	4b11      	ldr	r3, [pc, #68]	; (8003908 <HAL_ADC_MspInit+0x220>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80038c8:	480f      	ldr	r0, [pc, #60]	; (8003908 <HAL_ADC_MspInit+0x220>)
 80038ca:	f003 fae1 	bl	8006e90 <HAL_DMA_Init>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d001      	beq.n	80038d8 <HAL_ADC_MspInit+0x1f0>
      Error_Handler();
 80038d4:	f7ff fed6 	bl	8003684 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a0b      	ldr	r2, [pc, #44]	; (8003908 <HAL_ADC_MspInit+0x220>)
 80038dc:	639a      	str	r2, [r3, #56]	; 0x38
 80038de:	4a0a      	ldr	r2, [pc, #40]	; (8003908 <HAL_ADC_MspInit+0x220>)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80038e4:	bf00      	nop
 80038e6:	3738      	adds	r7, #56	; 0x38
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	40012000 	.word	0x40012000
 80038f0:	40023800 	.word	0x40023800
 80038f4:	40020800 	.word	0x40020800
 80038f8:	40020000 	.word	0x40020000
 80038fc:	200015f4 	.word	0x200015f4
 8003900:	40026410 	.word	0x40026410
 8003904:	40012100 	.word	0x40012100
 8003908:	20001654 	.word	0x20001654
 800390c:	40026440 	.word	0x40026440

08003910 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b08a      	sub	sp, #40	; 0x28
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003918:	f107 0314 	add.w	r3, r7, #20
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	605a      	str	r2, [r3, #4]
 8003922:	609a      	str	r2, [r3, #8]
 8003924:	60da      	str	r2, [r3, #12]
 8003926:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a43      	ldr	r2, [pc, #268]	; (8003a3c <HAL_SPI_MspInit+0x12c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d17f      	bne.n	8003a32 <HAL_SPI_MspInit+0x122>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003932:	2300      	movs	r3, #0
 8003934:	613b      	str	r3, [r7, #16]
 8003936:	4b42      	ldr	r3, [pc, #264]	; (8003a40 <HAL_SPI_MspInit+0x130>)
 8003938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393a:	4a41      	ldr	r2, [pc, #260]	; (8003a40 <HAL_SPI_MspInit+0x130>)
 800393c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003940:	6413      	str	r3, [r2, #64]	; 0x40
 8003942:	4b3f      	ldr	r3, [pc, #252]	; (8003a40 <HAL_SPI_MspInit+0x130>)
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800394a:	613b      	str	r3, [r7, #16]
 800394c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800394e:	2300      	movs	r3, #0
 8003950:	60fb      	str	r3, [r7, #12]
 8003952:	4b3b      	ldr	r3, [pc, #236]	; (8003a40 <HAL_SPI_MspInit+0x130>)
 8003954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003956:	4a3a      	ldr	r2, [pc, #232]	; (8003a40 <HAL_SPI_MspInit+0x130>)
 8003958:	f043 0304 	orr.w	r3, r3, #4
 800395c:	6313      	str	r3, [r2, #48]	; 0x30
 800395e:	4b38      	ldr	r3, [pc, #224]	; (8003a40 <HAL_SPI_MspInit+0x130>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	f003 0304 	and.w	r3, r3, #4
 8003966:	60fb      	str	r3, [r7, #12]
 8003968:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800396a:	2300      	movs	r3, #0
 800396c:	60bb      	str	r3, [r7, #8]
 800396e:	4b34      	ldr	r3, [pc, #208]	; (8003a40 <HAL_SPI_MspInit+0x130>)
 8003970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003972:	4a33      	ldr	r2, [pc, #204]	; (8003a40 <HAL_SPI_MspInit+0x130>)
 8003974:	f043 0302 	orr.w	r3, r3, #2
 8003978:	6313      	str	r3, [r2, #48]	; 0x30
 800397a:	4b31      	ldr	r3, [pc, #196]	; (8003a40 <HAL_SPI_MspInit+0x130>)
 800397c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	60bb      	str	r3, [r7, #8]
 8003984:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = TOUCH_MISO_Pin|DISPL_MOSI_Pin;
 8003986:	230c      	movs	r3, #12
 8003988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800398a:	2302      	movs	r3, #2
 800398c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800398e:	2300      	movs	r3, #0
 8003990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003992:	2303      	movs	r3, #3
 8003994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003996:	2305      	movs	r3, #5
 8003998:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800399a:	f107 0314 	add.w	r3, r7, #20
 800399e:	4619      	mov	r1, r3
 80039a0:	4828      	ldr	r0, [pc, #160]	; (8003a44 <HAL_SPI_MspInit+0x134>)
 80039a2:	f003 fe77 	bl	8007694 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DISPL_SCK_Pin;
 80039a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ac:	2302      	movs	r3, #2
 80039ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b0:	2300      	movs	r3, #0
 80039b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039b4:	2303      	movs	r3, #3
 80039b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80039b8:	2305      	movs	r3, #5
 80039ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISPL_SCK_GPIO_Port, &GPIO_InitStruct);
 80039bc:	f107 0314 	add.w	r3, r7, #20
 80039c0:	4619      	mov	r1, r3
 80039c2:	4821      	ldr	r0, [pc, #132]	; (8003a48 <HAL_SPI_MspInit+0x138>)
 80039c4:	f003 fe66 	bl	8007694 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80039c8:	4b20      	ldr	r3, [pc, #128]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 80039ca:	4a21      	ldr	r2, [pc, #132]	; (8003a50 <HAL_SPI_MspInit+0x140>)
 80039cc:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80039ce:	4b1f      	ldr	r3, [pc, #124]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039d4:	4b1d      	ldr	r3, [pc, #116]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 80039d6:	2240      	movs	r2, #64	; 0x40
 80039d8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039da:	4b1c      	ldr	r3, [pc, #112]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 80039dc:	2200      	movs	r2, #0
 80039de:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039e0:	4b1a      	ldr	r3, [pc, #104]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 80039e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039e6:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039e8:	4b18      	ldr	r3, [pc, #96]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039ee:	4b17      	ldr	r3, [pc, #92]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80039f4:	4b15      	ldr	r3, [pc, #84]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80039fa:	4b14      	ldr	r3, [pc, #80]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a00:	4b12      	ldr	r3, [pc, #72]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003a06:	4811      	ldr	r0, [pc, #68]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 8003a08:	f003 fa42 	bl	8006e90 <HAL_DMA_Init>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8003a12:	f7ff fe37 	bl	8003684 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a0c      	ldr	r2, [pc, #48]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 8003a1a:	649a      	str	r2, [r3, #72]	; 0x48
 8003a1c:	4a0b      	ldr	r2, [pc, #44]	; (8003a4c <HAL_SPI_MspInit+0x13c>)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003a22:	2200      	movs	r2, #0
 8003a24:	2100      	movs	r1, #0
 8003a26:	2024      	movs	r0, #36	; 0x24
 8003a28:	f003 f9fb 	bl	8006e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003a2c:	2024      	movs	r0, #36	; 0x24
 8003a2e:	f003 fa14 	bl	8006e5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003a32:	bf00      	nop
 8003a34:	3728      	adds	r7, #40	; 0x28
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40003800 	.word	0x40003800
 8003a40:	40023800 	.word	0x40023800
 8003a44:	40020800 	.word	0x40020800
 8003a48:	40020400 	.word	0x40020400
 8003a4c:	2000170c 	.word	0x2000170c
 8003a50:	40026070 	.word	0x40026070

08003a54 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a64:	d115      	bne.n	8003a92 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]
 8003a6a:	4b0c      	ldr	r3, [pc, #48]	; (8003a9c <HAL_TIM_Base_MspInit+0x48>)
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	4a0b      	ldr	r2, [pc, #44]	; (8003a9c <HAL_TIM_Base_MspInit+0x48>)
 8003a70:	f043 0301 	orr.w	r3, r3, #1
 8003a74:	6413      	str	r3, [r2, #64]	; 0x40
 8003a76:	4b09      	ldr	r3, [pc, #36]	; (8003a9c <HAL_TIM_Base_MspInit+0x48>)
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	60fb      	str	r3, [r7, #12]
 8003a80:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003a82:	2200      	movs	r2, #0
 8003a84:	2100      	movs	r1, #0
 8003a86:	201c      	movs	r0, #28
 8003a88:	f003 f9cb 	bl	8006e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003a8c:	201c      	movs	r0, #28
 8003a8e:	f003 f9e4 	bl	8006e5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003a92:	bf00      	nop
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	40023800 	.word	0x40023800

08003aa0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b08c      	sub	sp, #48	; 0x30
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aa8:	f107 031c 	add.w	r3, r7, #28
 8003aac:	2200      	movs	r2, #0
 8003aae:	601a      	str	r2, [r3, #0]
 8003ab0:	605a      	str	r2, [r3, #4]
 8003ab2:	609a      	str	r2, [r3, #8]
 8003ab4:	60da      	str	r2, [r3, #12]
 8003ab6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a36      	ldr	r2, [pc, #216]	; (8003b98 <HAL_UART_MspInit+0xf8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d134      	bne.n	8003b2c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61bb      	str	r3, [r7, #24]
 8003ac6:	4b35      	ldr	r3, [pc, #212]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aca:	4a34      	ldr	r2, [pc, #208]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ad2:	4b32      	ldr	r3, [pc, #200]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ada:	61bb      	str	r3, [r7, #24]
 8003adc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ade:	2300      	movs	r3, #0
 8003ae0:	617b      	str	r3, [r7, #20]
 8003ae2:	4b2e      	ldr	r3, [pc, #184]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae6:	4a2d      	ldr	r2, [pc, #180]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003ae8:	f043 0301 	orr.w	r3, r3, #1
 8003aec:	6313      	str	r3, [r2, #48]	; 0x30
 8003aee:	4b2b      	ldr	r3, [pc, #172]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	617b      	str	r3, [r7, #20]
 8003af8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003afa:	230c      	movs	r3, #12
 8003afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003afe:	2302      	movs	r3, #2
 8003b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b02:	2300      	movs	r3, #0
 8003b04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b06:	2303      	movs	r3, #3
 8003b08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b0a:	2307      	movs	r3, #7
 8003b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b0e:	f107 031c 	add.w	r3, r7, #28
 8003b12:	4619      	mov	r1, r3
 8003b14:	4822      	ldr	r0, [pc, #136]	; (8003ba0 <HAL_UART_MspInit+0x100>)
 8003b16:	f003 fdbd 	bl	8007694 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	2026      	movs	r0, #38	; 0x26
 8003b20:	f003 f97f 	bl	8006e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b24:	2026      	movs	r0, #38	; 0x26
 8003b26:	f003 f998 	bl	8006e5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003b2a:	e031      	b.n	8003b90 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a1c      	ldr	r2, [pc, #112]	; (8003ba4 <HAL_UART_MspInit+0x104>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d12c      	bne.n	8003b90 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003b36:	2300      	movs	r3, #0
 8003b38:	613b      	str	r3, [r7, #16]
 8003b3a:	4b18      	ldr	r3, [pc, #96]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	4a17      	ldr	r2, [pc, #92]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003b40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b44:	6413      	str	r3, [r2, #64]	; 0x40
 8003b46:	4b15      	ldr	r3, [pc, #84]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b4e:	613b      	str	r3, [r7, #16]
 8003b50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	60fb      	str	r3, [r7, #12]
 8003b56:	4b11      	ldr	r3, [pc, #68]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5a:	4a10      	ldr	r2, [pc, #64]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003b5c:	f043 0304 	orr.w	r3, r3, #4
 8003b60:	6313      	str	r3, [r2, #48]	; 0x30
 8003b62:	4b0e      	ldr	r3, [pc, #56]	; (8003b9c <HAL_UART_MspInit+0xfc>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b66:	f003 0304 	and.w	r3, r3, #4
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8003b6e:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8003b72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b74:	2302      	movs	r3, #2
 8003b76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003b80:	2307      	movs	r3, #7
 8003b82:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b84:	f107 031c 	add.w	r3, r7, #28
 8003b88:	4619      	mov	r1, r3
 8003b8a:	4807      	ldr	r0, [pc, #28]	; (8003ba8 <HAL_UART_MspInit+0x108>)
 8003b8c:	f003 fd82 	bl	8007694 <HAL_GPIO_Init>
}
 8003b90:	bf00      	nop
 8003b92:	3730      	adds	r7, #48	; 0x30
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	40004400 	.word	0x40004400
 8003b9c:	40023800 	.word	0x40023800
 8003ba0:	40020000 	.word	0x40020000
 8003ba4:	40004800 	.word	0x40004800
 8003ba8:	40020800 	.word	0x40020800

08003bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003bb0:	e7fe      	b.n	8003bb0 <NMI_Handler+0x4>

08003bb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003bb6:	e7fe      	b.n	8003bb6 <HardFault_Handler+0x4>

08003bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003bbc:	e7fe      	b.n	8003bbc <MemManage_Handler+0x4>

08003bbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003bc2:	e7fe      	b.n	8003bc2 <BusFault_Handler+0x4>

08003bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003bc8:	e7fe      	b.n	8003bc8 <UsageFault_Handler+0x4>

08003bca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003bce:	bf00      	nop
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003bdc:	bf00      	nop
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr

08003be6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003be6:	b480      	push	{r7}
 8003be8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003bea:	bf00      	nop
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003bf8:	f002 fbf0 	bl	80063dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003bfc:	bf00      	nop
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003c04:	4802      	ldr	r0, [pc, #8]	; (8003c10 <DMA1_Stream4_IRQHandler+0x10>)
 8003c06:	f003 fadb 	bl	80071c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003c0a:	bf00      	nop
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	2000170c 	.word	0x2000170c

08003c14 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003c18:	4804      	ldr	r0, [pc, #16]	; (8003c2c <TIM2_IRQHandler+0x18>)
 8003c1a:	f005 fb11 	bl	8009240 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  // Debug (oscilloscope) indicator for ADC trigger
  HAL_GPIO_TogglePin (DEBUG_GPIO_Port, DEBUG_Pin);
 8003c1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003c22:	4803      	ldr	r0, [pc, #12]	; (8003c30 <TIM2_IRQHandler+0x1c>)
 8003c24:	f003 fefb 	bl	8007a1e <HAL_GPIO_TogglePin>
  /* USER CODE END TIM2_IRQn 1 */
}
 8003c28:	bf00      	nop
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	2000176c 	.word	0x2000176c
 8003c30:	40020000 	.word	0x40020000

08003c34 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8003c38:	4802      	ldr	r0, [pc, #8]	; (8003c44 <SPI2_IRQHandler+0x10>)
 8003c3a:	f004 ffe3 	bl	8008c04 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003c3e:	bf00      	nop
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	200016b4 	.word	0x200016b4

08003c48 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003c4c:	4802      	ldr	r0, [pc, #8]	; (8003c58 <USART2_IRQHandler+0x10>)
 8003c4e:	f005 ffd3 	bl	8009bf8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003c52:	bf00      	nop
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	200017b4 	.word	0x200017b4

08003c5c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003c60:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003c64:	f003 fef6 	bl	8007a54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003c68:	bf00      	nop
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003c70:	4802      	ldr	r0, [pc, #8]	; (8003c7c <DMA2_Stream0_IRQHandler+0x10>)
 8003c72:	f003 faa5 	bl	80071c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003c76:	bf00      	nop
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	200015f4 	.word	0x200015f4

08003c80 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003c84:	4802      	ldr	r0, [pc, #8]	; (8003c90 <DMA2_Stream2_IRQHandler+0x10>)
 8003c86:	f003 fa9b 	bl	80071c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003c8a:	bf00      	nop
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	20001654 	.word	0x20001654

08003c94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  return 1;
 8003c98:	2301      	movs	r3, #1
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr

08003ca4 <_kill>:

int _kill(int pid, int sig)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003cae:	f007 fd97 	bl	800b7e0 <__errno>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2216      	movs	r2, #22
 8003cb6:	601a      	str	r2, [r3, #0]
  return -1;
 8003cb8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3708      	adds	r7, #8
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <_exit>:

void _exit (int status)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003ccc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7ff ffe7 	bl	8003ca4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003cd6:	e7fe      	b.n	8003cd6 <_exit+0x12>

08003cd8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	617b      	str	r3, [r7, #20]
 8003ce8:	e00a      	b.n	8003d00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003cea:	f3af 8000 	nop.w
 8003cee:	4601      	mov	r1, r0
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	1c5a      	adds	r2, r3, #1
 8003cf4:	60ba      	str	r2, [r7, #8]
 8003cf6:	b2ca      	uxtb	r2, r1
 8003cf8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	dbf0      	blt.n	8003cea <_read+0x12>
  }

  return len;
 8003d08:	687b      	ldr	r3, [r7, #4]
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3718      	adds	r7, #24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b086      	sub	sp, #24
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	60f8      	str	r0, [r7, #12]
 8003d1a:	60b9      	str	r1, [r7, #8]
 8003d1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d1e:	2300      	movs	r3, #0
 8003d20:	617b      	str	r3, [r7, #20]
 8003d22:	e009      	b.n	8003d38 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	1c5a      	adds	r2, r3, #1
 8003d28:	60ba      	str	r2, [r7, #8]
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	3301      	adds	r3, #1
 8003d36:	617b      	str	r3, [r7, #20]
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	dbf1      	blt.n	8003d24 <_write+0x12>
  }
  return len;
 8003d40:	687b      	ldr	r3, [r7, #4]
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3718      	adds	r7, #24
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <_close>:

int _close(int file)
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	b083      	sub	sp, #12
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003d52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr

08003d62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d62:	b480      	push	{r7}
 8003d64:	b083      	sub	sp, #12
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	6078      	str	r0, [r7, #4]
 8003d6a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d72:	605a      	str	r2, [r3, #4]
  return 0;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <_isatty>:

int _isatty(int file)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b083      	sub	sp, #12
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003d8a:	2301      	movs	r3, #1
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3714      	adds	r7, #20
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
	...

08003db4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dbc:	4a14      	ldr	r2, [pc, #80]	; (8003e10 <_sbrk+0x5c>)
 8003dbe:	4b15      	ldr	r3, [pc, #84]	; (8003e14 <_sbrk+0x60>)
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003dc8:	4b13      	ldr	r3, [pc, #76]	; (8003e18 <_sbrk+0x64>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d102      	bne.n	8003dd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003dd0:	4b11      	ldr	r3, [pc, #68]	; (8003e18 <_sbrk+0x64>)
 8003dd2:	4a12      	ldr	r2, [pc, #72]	; (8003e1c <_sbrk+0x68>)
 8003dd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dd6:	4b10      	ldr	r3, [pc, #64]	; (8003e18 <_sbrk+0x64>)
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4413      	add	r3, r2
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d207      	bcs.n	8003df4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003de4:	f007 fcfc 	bl	800b7e0 <__errno>
 8003de8:	4603      	mov	r3, r0
 8003dea:	220c      	movs	r2, #12
 8003dec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003dee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003df2:	e009      	b.n	8003e08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003df4:	4b08      	ldr	r3, [pc, #32]	; (8003e18 <_sbrk+0x64>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003dfa:	4b07      	ldr	r3, [pc, #28]	; (8003e18 <_sbrk+0x64>)
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4413      	add	r3, r2
 8003e02:	4a05      	ldr	r2, [pc, #20]	; (8003e18 <_sbrk+0x64>)
 8003e04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e06:	68fb      	ldr	r3, [r7, #12]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3718      	adds	r7, #24
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	20020000 	.word	0x20020000
 8003e14:	00000400 	.word	0x00000400
 8003e18:	200074a0 	.word	0x200074a0
 8003e1c:	20007e88 	.word	0x20007e88

08003e20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e24:	4b06      	ldr	r3, [pc, #24]	; (8003e40 <SystemInit+0x20>)
 8003e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e2a:	4a05      	ldr	r2, [pc, #20]	; (8003e40 <SystemInit+0x20>)
 8003e2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e34:	bf00      	nop
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	e000ed00 	.word	0xe000ed00

08003e44 <term_print>:

int term_init(void) {
	return 0;
}

HAL_StatusTypeDef term_print(const char* format, ...) {
 8003e44:	b40f      	push	{r0, r1, r2, r3}
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b082      	sub	sp, #8
 8003e4a:	af00      	add	r7, sp, #0
	va_list argptr;
	va_start(argptr, format);
 8003e4c:	f107 0314 	add.w	r3, r7, #20
 8003e50:	607b      	str	r3, [r7, #4]
	vsnprintf((char*)term_buf, TERM_BUF_SIZE, format, argptr);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	2180      	movs	r1, #128	; 0x80
 8003e58:	480a      	ldr	r0, [pc, #40]	; (8003e84 <term_print+0x40>)
 8003e5a:	f007 fc4f 	bl	800b6fc <vsniprintf>
	va_end(argptr);
	return HAL_UART_Transmit(&huart2, term_buf, strlen((char*)term_buf), 1000);
 8003e5e:	4809      	ldr	r0, [pc, #36]	; (8003e84 <term_print+0x40>)
 8003e60:	f7fc fa26 	bl	80002b0 <strlen>
 8003e64:	4603      	mov	r3, r0
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e6c:	4905      	ldr	r1, [pc, #20]	; (8003e84 <term_print+0x40>)
 8003e6e:	4806      	ldr	r0, [pc, #24]	; (8003e88 <term_print+0x44>)
 8003e70:	f005 fdff 	bl	8009a72 <HAL_UART_Transmit>
 8003e74:	4603      	mov	r3, r0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3708      	adds	r7, #8
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e80:	b004      	add	sp, #16
 8003e82:	4770      	bx	lr
 8003e84:	200074a4 	.word	0x200074a4
 8003e88:	200017b4 	.word	0x200017b4

08003e8c <term_show_buffer>:

/*
 * Show the adc_raw_buf contents in terminal
 */
void term_show_buffer(uint8_t bufnum) {
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b086      	sub	sp, #24
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	4603      	mov	r3, r0
 8003e94:	71fb      	strb	r3, [r7, #7]
	int count = 0;
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]
	uint16_t address = 0;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	827b      	strh	r3, [r7, #18]

	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8003e9e:	79fb      	ldrb	r3, [r7, #7]
 8003ea0:	2b03      	cmp	r3, #3
 8003ea2:	d838      	bhi.n	8003f16 <term_show_buffer+0x8a>
	term_print("Buffer %d\r\n", bufnum);
 8003ea4:	79fb      	ldrb	r3, [r7, #7]
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	481d      	ldr	r0, [pc, #116]	; (8003f20 <term_show_buffer+0x94>)
 8003eaa:	f7ff ffcb 	bl	8003e44 <term_print>
	term_print("%3d: ", 0);
 8003eae:	2100      	movs	r1, #0
 8003eb0:	481c      	ldr	r0, [pc, #112]	; (8003f24 <term_show_buffer+0x98>)
 8003eb2:	f7ff ffc7 	bl	8003e44 <term_print>
	for (int i=0; i<SAMPLE_BUF_SIZE; i++) {
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60fb      	str	r3, [r7, #12]
 8003eba:	e020      	b.n	8003efe <term_show_buffer+0x72>
		if (count >= 20) {
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	2b13      	cmp	r3, #19
 8003ec0:	dd06      	ble.n	8003ed0 <term_show_buffer+0x44>
			count =0;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	617b      	str	r3, [r7, #20]
			term_print("\r\n%3d: ", address);
 8003ec6:	8a7b      	ldrh	r3, [r7, #18]
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4817      	ldr	r0, [pc, #92]	; (8003f28 <term_show_buffer+0x9c>)
 8003ecc:	f7ff ffba 	bl	8003e44 <term_print>
		}
		term_print("%04u ", sample_buf[bufnum][i]);
 8003ed0:	79fb      	ldrb	r3, [r7, #7]
 8003ed2:	4916      	ldr	r1, [pc, #88]	; (8003f2c <term_show_buffer+0xa0>)
 8003ed4:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8003ed8:	fb03 f202 	mul.w	r2, r3, r2
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	4413      	add	r3, r2
 8003ee0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4812      	ldr	r0, [pc, #72]	; (8003f30 <term_show_buffer+0xa4>)
 8003ee8:	f7ff ffac 	bl	8003e44 <term_print>
		count++; address++;
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	617b      	str	r3, [r7, #20]
 8003ef2:	8a7b      	ldrh	r3, [r7, #18]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	827b      	strh	r3, [r7, #18]
	for (int i=0; i<SAMPLE_BUF_SIZE; i++) {
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	3301      	adds	r3, #1
 8003efc:	60fb      	str	r3, [r7, #12]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8003f04:	d3da      	bcc.n	8003ebc <term_show_buffer+0x30>
	}
	term_print("\r\n");
 8003f06:	480b      	ldr	r0, [pc, #44]	; (8003f34 <term_show_buffer+0xa8>)
 8003f08:	f7ff ff9c 	bl	8003e44 <term_print>
	term_show_channel(bufnum);
 8003f0c:	79fb      	ldrb	r3, [r7, #7]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 f868 	bl	8003fe4 <term_show_channel>
 8003f14:	e000      	b.n	8003f18 <term_show_buffer+0x8c>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8003f16:	bf00      	nop
}
 8003f18:	3718      	adds	r7, #24
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	0800e9fc 	.word	0x0800e9fc
 8003f24:	0800ea08 	.word	0x0800ea08
 8003f28:	0800ea10 	.word	0x0800ea10
 8003f2c:	2000676c 	.word	0x2000676c
 8003f30:	0800ea18 	.word	0x0800ea18
 8003f34:	0800ea20 	.word	0x0800ea20

08003f38 <term_show_measurements>:

void term_show_measurements() {
 8003f38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f3c:	b08a      	sub	sp, #40	; 0x28
 8003f3e:	af08      	add	r7, sp, #32
	if (sample_buf_meta[ADC_CH_V].measurements_valid != 1) {
 8003f40:	4b20      	ldr	r3, [pc, #128]	; (8003fc4 <term_show_measurements+0x8c>)
 8003f42:	7b1b      	ldrb	r3, [r3, #12]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d008      	beq.n	8003f5a <term_show_measurements+0x22>
		if (calc_measurements() != 0) {
 8003f48:	f7fd fb2c 	bl	80015a4 <calc_measurements>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <term_show_measurements+0x22>
			term_print(" invalid readings\r\n");
 8003f52:	481d      	ldr	r0, [pc, #116]	; (8003fc8 <term_show_measurements+0x90>)
 8003f54:	f7ff ff76 	bl	8003e44 <term_print>
			return;
 8003f58:	e02f      	b.n	8003fba <term_show_measurements+0x82>
		}
	}
	term_print("%.1fV %.1fA %.1fVA %.1fW PF %.1f\r\n", metervalue_v, metervalue_i1, metervalue_va1, metervalue_kw1, metervalue_pf1);
 8003f5a:	4b1c      	ldr	r3, [pc, #112]	; (8003fcc <term_show_measurements+0x94>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7fc fb12 	bl	8000588 <__aeabi_f2d>
 8003f64:	e9c7 0100 	strd	r0, r1, [r7]
 8003f68:	4b19      	ldr	r3, [pc, #100]	; (8003fd0 <term_show_measurements+0x98>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7fc fb0b 	bl	8000588 <__aeabi_f2d>
 8003f72:	4604      	mov	r4, r0
 8003f74:	460d      	mov	r5, r1
 8003f76:	4b17      	ldr	r3, [pc, #92]	; (8003fd4 <term_show_measurements+0x9c>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7fc fb04 	bl	8000588 <__aeabi_f2d>
 8003f80:	4680      	mov	r8, r0
 8003f82:	4689      	mov	r9, r1
 8003f84:	4b14      	ldr	r3, [pc, #80]	; (8003fd8 <term_show_measurements+0xa0>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7fc fafd 	bl	8000588 <__aeabi_f2d>
 8003f8e:	4682      	mov	sl, r0
 8003f90:	468b      	mov	fp, r1
 8003f92:	4b12      	ldr	r3, [pc, #72]	; (8003fdc <term_show_measurements+0xa4>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fc faf6 	bl	8000588 <__aeabi_f2d>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003fa4:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8003fa8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003fac:	e9cd 4500 	strd	r4, r5, [sp]
 8003fb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fb4:	480a      	ldr	r0, [pc, #40]	; (8003fe0 <term_show_measurements+0xa8>)
 8003fb6:	f7ff ff45 	bl	8003e44 <term_print>
}
 8003fba:	3708      	adds	r7, #8
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fc2:	bf00      	nop
 8003fc4:	2000022c 	.word	0x2000022c
 8003fc8:	0800ea24 	.word	0x0800ea24
 8003fcc:	2000748c 	.word	0x2000748c
 8003fd0:	20007490 	.word	0x20007490
 8003fd4:	20007494 	.word	0x20007494
 8003fd8:	20007498 	.word	0x20007498
 8003fdc:	2000749c 	.word	0x2000749c
 8003fe0:	0800ea38 	.word	0x0800ea38

08003fe4 <term_show_channel>:

void term_show_channel(uint8_t bufnum) {
 8003fe4:	b5b0      	push	{r4, r5, r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	4603      	mov	r3, r0
 8003fec:	71fb      	strb	r3, [r7, #7]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8003fee:	79fb      	ldrb	r3, [r7, #7]
 8003ff0:	2b03      	cmp	r3, #3
 8003ff2:	f200 808a 	bhi.w	800410a <term_show_channel+0x126>
	if (sample_buf_meta[bufnum].measurements_valid != 1) {
 8003ff6:	79fa      	ldrb	r2, [r7, #7]
 8003ff8:	4946      	ldr	r1, [pc, #280]	; (8004114 <term_show_channel+0x130>)
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4413      	add	r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	440b      	add	r3, r1
 8004004:	330c      	adds	r3, #12
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d00c      	beq.n	8004026 <term_show_channel+0x42>
		if (calc_channel(bufnum) != 0) {
 800400c:	79fb      	ldrb	r3, [r7, #7]
 800400e:	4618      	mov	r0, r3
 8004010:	f7fd fd96 	bl	8001b40 <calc_channel>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d005      	beq.n	8004026 <term_show_channel+0x42>
			term_print("Buffer %d - invalid readings\r\n", bufnum);
 800401a:	79fb      	ldrb	r3, [r7, #7]
 800401c:	4619      	mov	r1, r3
 800401e:	483e      	ldr	r0, [pc, #248]	; (8004118 <term_show_channel+0x134>)
 8004020:	f7ff ff10 	bl	8003e44 <term_print>
			return; } ;
 8004024:	e072      	b.n	800410c <term_show_channel+0x128>
	}
	int pp_reading = sample_buf_meta[bufnum].max - sample_buf_meta[bufnum].min;
 8004026:	79fa      	ldrb	r2, [r7, #7]
 8004028:	493a      	ldr	r1, [pc, #232]	; (8004114 <term_show_channel+0x130>)
 800402a:	4613      	mov	r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	4413      	add	r3, r2
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	440b      	add	r3, r1
 8004034:	3302      	adds	r3, #2
 8004036:	881b      	ldrh	r3, [r3, #0]
 8004038:	4618      	mov	r0, r3
 800403a:	79fa      	ldrb	r2, [r7, #7]
 800403c:	4935      	ldr	r1, [pc, #212]	; (8004114 <term_show_channel+0x130>)
 800403e:	4613      	mov	r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	4413      	add	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	440b      	add	r3, r1
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	1ac3      	subs	r3, r0, r3
 800404c:	60fb      	str	r3, [r7, #12]
	term_print("Measurements Buffer %d:\r\n", bufnum);
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	4619      	mov	r1, r3
 8004052:	4832      	ldr	r0, [pc, #200]	; (800411c <term_show_channel+0x138>)
 8004054:	f7ff fef6 	bl	8003e44 <term_print>
	term_print("RMS: %dmV, P-P:%d mV, Zero: %dmV\r\n", calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].rms_value) ,
 8004058:	79fa      	ldrb	r2, [r7, #7]
 800405a:	492e      	ldr	r1, [pc, #184]	; (8004114 <term_show_channel+0x130>)
 800405c:	4613      	mov	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	440b      	add	r3, r1
 8004066:	3310      	adds	r3, #16
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	b21b      	sxth	r3, r3
 800406c:	4618      	mov	r0, r3
 800406e:	f7fd fea7 	bl	8001dc0 <calc_adc_raw_to_mv_int>
 8004072:	4604      	mov	r4, r0
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	b21b      	sxth	r3, r3
 8004078:	4618      	mov	r0, r3
 800407a:	f7fd fea1 	bl	8001dc0 <calc_adc_raw_to_mv_int>
 800407e:	4605      	mov	r5, r0
			calc_adc_raw_to_mv_int(pp_reading),
			calc_adc_raw_to_mv_int(pp_reading/2) );
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	0fda      	lsrs	r2, r3, #31
 8004084:	4413      	add	r3, r2
 8004086:	105b      	asrs	r3, r3, #1
	term_print("RMS: %dmV, P-P:%d mV, Zero: %dmV\r\n", calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].rms_value) ,
 8004088:	b21b      	sxth	r3, r3
 800408a:	4618      	mov	r0, r3
 800408c:	f7fd fe98 	bl	8001dc0 <calc_adc_raw_to_mv_int>
 8004090:	4603      	mov	r3, r0
 8004092:	462a      	mov	r2, r5
 8004094:	4621      	mov	r1, r4
 8004096:	4822      	ldr	r0, [pc, #136]	; (8004120 <term_show_channel+0x13c>)
 8004098:	f7ff fed4 	bl	8003e44 <term_print>
	term_print("Range: %dmV - %dmV\r\n", calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].min), calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].max) );
 800409c:	79fa      	ldrb	r2, [r7, #7]
 800409e:	491d      	ldr	r1, [pc, #116]	; (8004114 <term_show_channel+0x130>)
 80040a0:	4613      	mov	r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4413      	add	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	440b      	add	r3, r1
 80040aa:	881b      	ldrh	r3, [r3, #0]
 80040ac:	b21b      	sxth	r3, r3
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7fd fe86 	bl	8001dc0 <calc_adc_raw_to_mv_int>
 80040b4:	4604      	mov	r4, r0
 80040b6:	79fa      	ldrb	r2, [r7, #7]
 80040b8:	4916      	ldr	r1, [pc, #88]	; (8004114 <term_show_channel+0x130>)
 80040ba:	4613      	mov	r3, r2
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	4413      	add	r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	440b      	add	r3, r1
 80040c4:	3302      	adds	r3, #2
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	b21b      	sxth	r3, r3
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fd fe78 	bl	8001dc0 <calc_adc_raw_to_mv_int>
 80040d0:	4603      	mov	r3, r0
 80040d2:	461a      	mov	r2, r3
 80040d4:	4621      	mov	r1, r4
 80040d6:	4813      	ldr	r0, [pc, #76]	; (8004124 <term_show_channel+0x140>)
 80040d8:	f7ff feb4 	bl	8003e44 <term_print>
	term_print("Zero crossing: pos=%d neg=%d\r\n", sample_buf_meta[bufnum].zero_cross_pos, sample_buf_meta[bufnum].zero_cross_neg);
 80040dc:	79fa      	ldrb	r2, [r7, #7]
 80040de:	490d      	ldr	r1, [pc, #52]	; (8004114 <term_show_channel+0x130>)
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	440b      	add	r3, r1
 80040ea:	3304      	adds	r3, #4
 80040ec:	6819      	ldr	r1, [r3, #0]
 80040ee:	79fa      	ldrb	r2, [r7, #7]
 80040f0:	4808      	ldr	r0, [pc, #32]	; (8004114 <term_show_channel+0x130>)
 80040f2:	4613      	mov	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	4413      	add	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4403      	add	r3, r0
 80040fc:	3308      	adds	r3, #8
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	461a      	mov	r2, r3
 8004102:	4809      	ldr	r0, [pc, #36]	; (8004128 <term_show_channel+0x144>)
 8004104:	f7ff fe9e 	bl	8003e44 <term_print>
 8004108:	e000      	b.n	800410c <term_show_channel+0x128>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 800410a:	bf00      	nop
}
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	bdb0      	pop	{r4, r5, r7, pc}
 8004112:	bf00      	nop
 8004114:	2000022c 	.word	0x2000022c
 8004118:	0800ea5c 	.word	0x0800ea5c
 800411c:	0800ea7c 	.word	0x0800ea7c
 8004120:	0800ea98 	.word	0x0800ea98
 8004124:	0800eabc 	.word	0x0800eabc
 8004128:	0800ead4 	.word	0x0800ead4

0800412c <term_csv_buffer>:

/*
 * Output adc_raw_buf contents in CSV format to terminal
 */
void term_csv_buffer(uint8_t buf_num) {
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	4603      	mov	r3, r0
 8004134:	71fb      	strb	r3, [r7, #7]
	if (buf_num >= ADC_NUM_BUFFERS) { return; }
 8004136:	79fb      	ldrb	r3, [r7, #7]
 8004138:	2b03      	cmp	r3, #3
 800413a:	d821      	bhi.n	8004180 <term_csv_buffer+0x54>
	term_print("Buffer %d\r\n", buf_num);
 800413c:	79fb      	ldrb	r3, [r7, #7]
 800413e:	4619      	mov	r1, r3
 8004140:	4811      	ldr	r0, [pc, #68]	; (8004188 <term_csv_buffer+0x5c>)
 8004142:	f7ff fe7f 	bl	8003e44 <term_print>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 8004146:	2300      	movs	r3, #0
 8004148:	60fb      	str	r3, [r7, #12]
 800414a:	e011      	b.n	8004170 <term_csv_buffer+0x44>
		term_print("%d,%u\r\n", i, adc_raw_buf[buf_num][i]);
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	490f      	ldr	r1, [pc, #60]	; (800418c <term_csv_buffer+0x60>)
 8004150:	f44f 7252 	mov.w	r2, #840	; 0x348
 8004154:	fb03 f202 	mul.w	r2, r3, r2
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	4413      	add	r3, r2
 800415c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004160:	461a      	mov	r2, r3
 8004162:	68f9      	ldr	r1, [r7, #12]
 8004164:	480a      	ldr	r0, [pc, #40]	; (8004190 <term_csv_buffer+0x64>)
 8004166:	f7ff fe6d 	bl	8003e44 <term_print>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	3301      	adds	r3, #1
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f5b3 7f52 	cmp.w	r3, #840	; 0x348
 8004176:	d3e9      	bcc.n	800414c <term_csv_buffer+0x20>
	}
	term_print("\r\n\r\n");
 8004178:	4806      	ldr	r0, [pc, #24]	; (8004194 <term_csv_buffer+0x68>)
 800417a:	f7ff fe63 	bl	8003e44 <term_print>
 800417e:	e000      	b.n	8004182 <term_csv_buffer+0x56>
	if (buf_num >= ADC_NUM_BUFFERS) { return; }
 8004180:	bf00      	nop
}
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	0800e9fc 	.word	0x0800e9fc
 800418c:	20004d2c 	.word	0x20004d2c
 8004190:	0800eaf4 	.word	0x0800eaf4
 8004194:	0800eafc 	.word	0x0800eafc

08004198 <Displ_Select>:

/******************************************
 * @brief	enable display, disabling touch
 * 			device selected if CS low
 ******************************************/
void Displ_Select(void) {
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
	if (TOUCH_SPI==DISPL_SPI){														// if SPI port shared (display <-> touch)
		if (HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display not yet selected
 800419c:	2180      	movs	r1, #128	; 0x80
 800419e:	480f      	ldr	r0, [pc, #60]	; (80041dc <Displ_Select+0x44>)
 80041a0:	f003 fc0c 	bl	80079bc <HAL_GPIO_ReadPin>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d015      	beq.n	80041d6 <Displ_Select+0x3e>
			HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); 		// unselect touch
 80041aa:	2201      	movs	r2, #1
 80041ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80041b0:	480b      	ldr	r0, [pc, #44]	; (80041e0 <Displ_Select+0x48>)
 80041b2:	f003 fc1b 	bl	80079ec <HAL_GPIO_WritePin>
			SET_DISPL_SPI_BAUDRATE;				   									//change SPI port speed as per display needs
 80041b6:	4b0b      	ldr	r3, [pc, #44]	; (80041e4 <Displ_Select+0x4c>)
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	490a      	ldr	r1, [pc, #40]	; (80041e4 <Displ_Select+0x4c>)
 80041bc:	f64f 73c7 	movw	r3, #65479	; 0xffc7
 80041c0:	4013      	ands	r3, r2
 80041c2:	600b      	str	r3, [r1, #0]
 80041c4:	4b07      	ldr	r3, [pc, #28]	; (80041e4 <Displ_Select+0x4c>)
 80041c6:	4a07      	ldr	r2, [pc, #28]	; (80041e4 <Displ_Select+0x4c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET);	// select display
 80041cc:	2200      	movs	r2, #0
 80041ce:	2180      	movs	r1, #128	; 0x80
 80041d0:	4802      	ldr	r0, [pc, #8]	; (80041dc <Displ_Select+0x44>)
 80041d2:	f003 fc0b 	bl	80079ec <HAL_GPIO_WritePin>
		}
	}
}
 80041d6:	bf00      	nop
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	40020800 	.word	0x40020800
 80041e0:	40020000 	.word	0x40020000
 80041e4:	40003800 	.word	0x40003800

080041e8 <Displ_Transmit>:
 * @PARAM	DC_Status 	indicates if sending command or data
 * 			data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **************************/
void Displ_Transmit(GPIO_PinState DC_Status, uint8_t* data, uint16_t dataSize, uint8_t isTouchGFXBuffer ){
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6039      	str	r1, [r7, #0]
 80041f0:	4611      	mov	r1, r2
 80041f2:	461a      	mov	r2, r3
 80041f4:	4603      	mov	r3, r0
 80041f6:	71fb      	strb	r3, [r7, #7]
 80041f8:	460b      	mov	r3, r1
 80041fa:	80bb      	strh	r3, [r7, #4]
 80041fc:	4613      	mov	r3, r2
 80041fe:	71bb      	strb	r3, [r7, #6]

	while (!Displ_SpiAvailable) {};  // waiting for a free SPI port. Flag is set to 1 by transmission-complete interrupt callback
 8004200:	bf00      	nop
 8004202:	4b39      	ldr	r3, [pc, #228]	; (80042e8 <Displ_Transmit+0x100>)
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b00      	cmp	r3, #0
 800420a:	d0fa      	beq.n	8004202 <Displ_Transmit+0x1a>

	Displ_Select();
 800420c:	f7ff ffc4 	bl	8004198 <Displ_Select>
	HAL_GPIO_WritePin(DISPL_DC_GPIO_Port, DISPL_DC_Pin, DC_Status);
 8004210:	79fb      	ldrb	r3, [r7, #7]
 8004212:	461a      	mov	r2, r3
 8004214:	2180      	movs	r1, #128	; 0x80
 8004216:	4835      	ldr	r0, [pc, #212]	; (80042ec <Displ_Transmit+0x104>)
 8004218:	f003 fbe8 	bl	80079ec <HAL_GPIO_WritePin>

	if (isTouchGFXBuffer){
 800421c:	79bb      	ldrb	r3, [r7, #6]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d043      	beq.n	80042aa <Displ_Transmit+0xc2>
			*data32=__REV16(*data32);
		}
#else
//if display color format is RGB666: convert RGB565 received by TouchGFX and swap bytes

		uint8_t *buf8Pos=dispBuffer1; 							//using a local pointer
 8004222:	4b33      	ldr	r3, [pc, #204]	; (80042f0 <Displ_Transmit+0x108>)
 8004224:	617b      	str	r3, [r7, #20]

		uint16_t *limit=(uint16_t*)(data+dataSize);
 8004226:	88bb      	ldrh	r3, [r7, #4]
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	4413      	add	r3, r2
 800422c:	60fb      	str	r3, [r7, #12]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	613b      	str	r3, [r7, #16]
 8004232:	e020      	b.n	8004276 <Displ_Transmit+0x8e>

			*(buf8Pos++)=((*data16 & 0xF800)>>8);  // R color
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	881b      	ldrh	r3, [r3, #0]
 8004238:	121b      	asrs	r3, r3, #8
 800423a:	b2da      	uxtb	r2, r3
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	1c59      	adds	r1, r3, #1
 8004240:	6179      	str	r1, [r7, #20]
 8004242:	f022 0207 	bic.w	r2, r2, #7
 8004246:	b2d2      	uxtb	r2, r2
 8004248:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x07E0)>>3);  // G color
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	881b      	ldrh	r3, [r3, #0]
 800424e:	10db      	asrs	r3, r3, #3
 8004250:	b2da      	uxtb	r2, r3
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	1c59      	adds	r1, r3, #1
 8004256:	6179      	str	r1, [r7, #20]
 8004258:	f022 0203 	bic.w	r2, r2, #3
 800425c:	b2d2      	uxtb	r2, r2
 800425e:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x001F)<<3);  // B color
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	881b      	ldrh	r3, [r3, #0]
 8004264:	00d9      	lsls	r1, r3, #3
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	1c5a      	adds	r2, r3, #1
 800426a:	617a      	str	r2, [r7, #20]
 800426c:	b2ca      	uxtb	r2, r1
 800426e:	701a      	strb	r2, [r3, #0]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	3302      	adds	r3, #2
 8004274:	613b      	str	r3, [r7, #16]
 8004276:	693a      	ldr	r2, [r7, #16]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	429a      	cmp	r2, r3
 800427c:	bf34      	ite	cc
 800427e:	2301      	movcc	r3, #1
 8004280:	2300      	movcs	r3, #0
 8004282:	b2da      	uxtb	r2, r3
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	491a      	ldr	r1, [pc, #104]	; (80042f0 <Displ_Transmit+0x108>)
 8004288:	1a5b      	subs	r3, r3, r1
 800428a:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 800428e:	bfd4      	ite	le
 8004290:	2301      	movle	r3, #1
 8004292:	2300      	movgt	r3, #0
 8004294:	b2db      	uxtb	r3, r3
 8004296:	4013      	ands	r3, r2
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b00      	cmp	r3, #0
 800429c:	d1ca      	bne.n	8004234 <Displ_Transmit+0x4c>
		}

		data=dispBuffer1; 				//data (pointer to data to transfer via SPI) has to point to converted buffer
 800429e:	4b14      	ldr	r3, [pc, #80]	; (80042f0 <Displ_Transmit+0x108>)
 80042a0:	603b      	str	r3, [r7, #0]
		dataSize=(buf8Pos-dispBuffer1);	//and dataSize has to contain the converted buffer size
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	4a12      	ldr	r2, [pc, #72]	; (80042f0 <Displ_Transmit+0x108>)
 80042a6:	1a9b      	subs	r3, r3, r2
 80042a8:	80bb      	strh	r3, [r7, #4]
#ifdef DISPLAY_SPI_INTERRUPT_MODE
		Displ_SpiAvailable=0;
		HAL_SPI_Transmit_IT(&DISPL_SPI_PORT , data, dataSize);
#else
#ifdef DISPLAY_SPI_DMA_MODE
		if (dataSize<DISPL_DMA_CUTOFF) {
 80042aa:	88bb      	ldrh	r3, [r7, #4]
 80042ac:	2b13      	cmp	r3, #19
 80042ae:	d80d      	bhi.n	80042cc <Displ_Transmit+0xe4>
#endif //DISPLAY_SPI_DMA_MODE
			Displ_SpiAvailable=0;
 80042b0:	4b0d      	ldr	r3, [pc, #52]	; (80042e8 <Displ_Transmit+0x100>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit(&DISPL_SPI_PORT , data, dataSize, HAL_MAX_DELAY);
 80042b6:	88ba      	ldrh	r2, [r7, #4]
 80042b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042bc:	6839      	ldr	r1, [r7, #0]
 80042be:	480d      	ldr	r0, [pc, #52]	; (80042f4 <Displ_Transmit+0x10c>)
 80042c0:	f004 faad 	bl	800881e <HAL_SPI_Transmit>
			Displ_SpiAvailable=1;
 80042c4:	4b08      	ldr	r3, [pc, #32]	; (80042e8 <Displ_Transmit+0x100>)
 80042c6:	2201      	movs	r2, #1
 80042c8:	701a      	strb	r2, [r3, #0]
			Displ_SpiAvailable=0;
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
		}
#endif //DISPLAY_SPI_DMA_MODE
#endif //DISPLAY_SPI_INTERRUPT_MODE
	}
 80042ca:	e008      	b.n	80042de <Displ_Transmit+0xf6>
			Displ_SpiAvailable=0;
 80042cc:	4b06      	ldr	r3, [pc, #24]	; (80042e8 <Displ_Transmit+0x100>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
 80042d2:	88bb      	ldrh	r3, [r7, #4]
 80042d4:	461a      	mov	r2, r3
 80042d6:	6839      	ldr	r1, [r7, #0]
 80042d8:	4806      	ldr	r0, [pc, #24]	; (80042f4 <Displ_Transmit+0x10c>)
 80042da:	f004 fbdd 	bl	8008a98 <HAL_SPI_Transmit_DMA>
	}
 80042de:	bf00      	nop
 80042e0:	3718      	adds	r7, #24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	20000028 	.word	0x20000028
 80042ec:	40020000 	.word	0x40020000
 80042f0:	2000752c 	.word	0x2000752c
 80042f4:	200016b4 	.word	0x200016b4

080042f8 <Displ_WriteCommand>:


/**********************************
 * @BRIEF	transmit a byte in a SPI_COMMAND format
 **********************************/
void Displ_WriteCommand(uint8_t cmd){
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	4603      	mov	r3, r0
 8004300:	71fb      	strb	r3, [r7, #7]
	Displ_Transmit(SPI_COMMAND, &cmd, sizeof(cmd),0);
 8004302:	1df9      	adds	r1, r7, #7
 8004304:	2300      	movs	r3, #0
 8004306:	2201      	movs	r2, #1
 8004308:	2000      	movs	r0, #0
 800430a:	f7ff ff6d 	bl	80041e8 <Displ_Transmit>
}
 800430e:	bf00      	nop
 8004310:	3708      	adds	r7, #8
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}

08004316 <Displ_WriteData>:
 * @BRIEF	transmit a set of data in a SPI_DATA format
 * @PARAM 	data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **********************************/
void Displ_WriteData(uint8_t* buff, size_t buff_size, uint8_t isTouchGFXBuffer){
 8004316:	b580      	push	{r7, lr}
 8004318:	b084      	sub	sp, #16
 800431a:	af00      	add	r7, sp, #0
 800431c:	60f8      	str	r0, [r7, #12]
 800431e:	60b9      	str	r1, [r7, #8]
 8004320:	4613      	mov	r3, r2
 8004322:	71fb      	strb	r3, [r7, #7]
	if (buff_size==0) return;
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d007      	beq.n	800433a <Displ_WriteData+0x24>
	Displ_Transmit(SPI_DATA, buff, buff_size, isTouchGFXBuffer);
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	b29a      	uxth	r2, r3
 800432e:	79fb      	ldrb	r3, [r7, #7]
 8004330:	68f9      	ldr	r1, [r7, #12]
 8004332:	2001      	movs	r0, #1
 8004334:	f7ff ff58 	bl	80041e8 <Displ_Transmit>
 8004338:	e000      	b.n	800433c <Displ_WriteData+0x26>
	if (buff_size==0) return;
 800433a:	bf00      	nop
}
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
	...

08004344 <ILI9XXX_Init>:


/**********************************
 * @brief	ILIXXX initialization sequence
 **********************************/
void ILI9XXX_Init(){
 8004344:	b580      	push	{r7, lr}
 8004346:	af00      	add	r7, sp, #0
	Displ_Select();
 8004348:	f7ff ff26 	bl	8004198 <Displ_Select>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 800434c:	2200      	movs	r2, #0
 800434e:	2140      	movs	r1, #64	; 0x40
 8004350:	4819      	ldr	r0, [pc, #100]	; (80043b8 <ILI9XXX_Init+0x74>)
 8004352:	f003 fb4b 	bl	80079ec <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8004356:	2001      	movs	r0, #1
 8004358:	f002 f860 	bl	800641c <HAL_Delay>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_SET);
 800435c:	2201      	movs	r2, #1
 800435e:	2140      	movs	r1, #64	; 0x40
 8004360:	4815      	ldr	r0, [pc, #84]	; (80043b8 <ILI9XXX_Init+0x74>)
 8004362:	f003 fb43 	bl	80079ec <HAL_GPIO_WritePin>
	HAL_Delay(165);
 8004366:	20a5      	movs	r0, #165	; 0xa5
 8004368:	f002 f858 	bl	800641c <HAL_Delay>
		Displ_WriteData(data,3);
	#endif
*/


	Displ_WriteCommand(ILI9XXX_PIXEL_FORMAT);
 800436c:	203a      	movs	r0, #58	; 0x3a
 800436e:	f7ff ffc3 	bl	80042f8 <Displ_WriteCommand>
#ifdef Z_RGB666
	Displ_WriteData((uint8_t *)"\x66",1,0);		// RGB666
 8004372:	2200      	movs	r2, #0
 8004374:	2101      	movs	r1, #1
 8004376:	4811      	ldr	r0, [pc, #68]	; (80043bc <ILI9XXX_Init+0x78>)
 8004378:	f7ff ffcd 	bl	8004316 <Displ_WriteData>
#endif
#ifdef Z_RGB565
	Displ_WriteData((uint8_t *)"\x55",1,0);		// RGB565
#endif
	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 800437c:	20b0      	movs	r0, #176	; 0xb0
 800437e:	f7ff ffbb 	bl	80042f8 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8004382:	2200      	movs	r2, #0
 8004384:	2101      	movs	r1, #1
 8004386:	480e      	ldr	r0, [pc, #56]	; (80043c0 <ILI9XXX_Init+0x7c>)
 8004388:	f7ff ffc5 	bl	8004316 <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 800438c:	20b0      	movs	r0, #176	; 0xb0
 800438e:	f7ff ffb3 	bl	80042f8 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8004392:	2200      	movs	r2, #0
 8004394:	2101      	movs	r1, #1
 8004396:	480a      	ldr	r0, [pc, #40]	; (80043c0 <ILI9XXX_Init+0x7c>)
 8004398:	f7ff ffbd 	bl	8004316 <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_SLEEP_OUT);
 800439c:	2011      	movs	r0, #17
 800439e:	f7ff ffab 	bl	80042f8 <Displ_WriteCommand>
	HAL_Delay(120);
 80043a2:	2078      	movs	r0, #120	; 0x78
 80043a4:	f002 f83a 	bl	800641c <HAL_Delay>

	Displ_WriteCommand(ILI9XXX_DISPLAY_ON);
 80043a8:	2029      	movs	r0, #41	; 0x29
 80043aa:	f7ff ffa5 	bl	80042f8 <Displ_WriteCommand>
	HAL_Delay(5);
 80043ae:	2005      	movs	r0, #5
 80043b0:	f002 f834 	bl	800641c <HAL_Delay>

}
 80043b4:	bf00      	nop
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	40020400 	.word	0x40020400
 80043bc:	0800eb04 	.word	0x0800eb04
 80043c0:	0800eb08 	.word	0x0800eb08

080043c4 <Displ_SetAddressWindow>:
 * 			information
 * @param  x1,y1,x2,y2 top left and bottom
 * 					   right corner of the area
 * 					   to write
 **********************************************/
void Displ_SetAddressWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80043c4:	b590      	push	{r4, r7, lr}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	4604      	mov	r4, r0
 80043cc:	4608      	mov	r0, r1
 80043ce:	4611      	mov	r1, r2
 80043d0:	461a      	mov	r2, r3
 80043d2:	4623      	mov	r3, r4
 80043d4:	80fb      	strh	r3, [r7, #6]
 80043d6:	4603      	mov	r3, r0
 80043d8:	80bb      	strh	r3, [r7, #4]
 80043da:	460b      	mov	r3, r1
 80043dc:	807b      	strh	r3, [r7, #2]
 80043de:	4613      	mov	r3, r2
 80043e0:	803b      	strh	r3, [r7, #0]
	static uint8_t data[4];

	((uint32_t *)data)[0]=(((x2 & 0xFF)<<24) | ((x2 & 0xFF00)<<8) | ((x1 & 0xFF)<<8) | ((x1 & 0xFF00)>>8) );
 80043e2:	887b      	ldrh	r3, [r7, #2]
 80043e4:	061a      	lsls	r2, r3, #24
 80043e6:	887b      	ldrh	r3, [r7, #2]
 80043e8:	021b      	lsls	r3, r3, #8
 80043ea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80043ee:	431a      	orrs	r2, r3
 80043f0:	88fb      	ldrh	r3, [r7, #6]
 80043f2:	021b      	lsls	r3, r3, #8
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	4313      	orrs	r3, r2
 80043f8:	88fa      	ldrh	r2, [r7, #6]
 80043fa:	0a12      	lsrs	r2, r2, #8
 80043fc:	b292      	uxth	r2, r2
 80043fe:	431a      	orrs	r2, r3
 8004400:	4b14      	ldr	r3, [pc, #80]	; (8004454 <Displ_SetAddressWindow+0x90>)
 8004402:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_COLUMN_ADDR);
 8004404:	202a      	movs	r0, #42	; 0x2a
 8004406:	f7ff ff77 	bl	80042f8 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 800440a:	2200      	movs	r2, #0
 800440c:	2104      	movs	r1, #4
 800440e:	4811      	ldr	r0, [pc, #68]	; (8004454 <Displ_SetAddressWindow+0x90>)
 8004410:	f7ff ff81 	bl	8004316 <Displ_WriteData>

	((uint32_t *)data)[0]=(((y2 & 0xFF)<<24) | ((y2 & 0xFF00)<<8) | ((y1 & 0xFF)<<8) | ((y1 & 0xFF00)>>8) );
 8004414:	883b      	ldrh	r3, [r7, #0]
 8004416:	061a      	lsls	r2, r3, #24
 8004418:	883b      	ldrh	r3, [r7, #0]
 800441a:	021b      	lsls	r3, r3, #8
 800441c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004420:	431a      	orrs	r2, r3
 8004422:	88bb      	ldrh	r3, [r7, #4]
 8004424:	021b      	lsls	r3, r3, #8
 8004426:	b29b      	uxth	r3, r3
 8004428:	4313      	orrs	r3, r2
 800442a:	88ba      	ldrh	r2, [r7, #4]
 800442c:	0a12      	lsrs	r2, r2, #8
 800442e:	b292      	uxth	r2, r2
 8004430:	431a      	orrs	r2, r3
 8004432:	4b08      	ldr	r3, [pc, #32]	; (8004454 <Displ_SetAddressWindow+0x90>)
 8004434:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_PAGE_ADDR);
 8004436:	202b      	movs	r0, #43	; 0x2b
 8004438:	f7ff ff5e 	bl	80042f8 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 800443c:	2200      	movs	r2, #0
 800443e:	2104      	movs	r1, #4
 8004440:	4804      	ldr	r0, [pc, #16]	; (8004454 <Displ_SetAddressWindow+0x90>)
 8004442:	f7ff ff68 	bl	8004316 <Displ_WriteData>
	Displ_WriteCommand(ILI9XXX_MEMWR);
 8004446:	202c      	movs	r0, #44	; 0x2c
 8004448:	f7ff ff56 	bl	80042f8 <Displ_WriteCommand>
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	bd90      	pop	{r4, r7, pc}
 8004454:	20007d2c 	.word	0x20007d2c

08004458 <Displ_Init>:

/*****************************************************
 * @brief				first display initialization.
 * @param	orientation	display orientation
 *****************************************************/
void Displ_Init(Displ_Orientat_e orientation){
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	4603      	mov	r3, r0
 8004460:	71fb      	strb	r3, [r7, #7]
	if (TOUCH_SPI==DISPL_SPI){													// if touch and display share the same SPI port
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display (will be selected at writing time)
 8004462:	2201      	movs	r2, #1
 8004464:	2180      	movs	r1, #128	; 0x80
 8004466:	4809      	ldr	r0, [pc, #36]	; (800448c <Displ_Init+0x34>)
 8004468:	f003 fac0 	bl	80079ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);		// unselect touch (will be selected at writing time)
 800446c:	2201      	movs	r2, #1
 800446e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004472:	4807      	ldr	r0, [pc, #28]	; (8004490 <Displ_Init+0x38>)
 8004474:	f003 faba 	bl	80079ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET); 	// select display
		SET_DISPL_SPI_BAUDRATE;
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);	// select touch
		SET_TOUCH_SPI_BAUDRATE;
	}
	ILI9XXX_Init();
 8004478:	f7ff ff64 	bl	8004344 <ILI9XXX_Init>
	Displ_Orientation(orientation);
 800447c:	79fb      	ldrb	r3, [r7, #7]
 800447e:	4618      	mov	r0, r3
 8004480:	f000 f808 	bl	8004494 <Displ_Orientation>
}
 8004484:	bf00      	nop
 8004486:	3708      	adds	r7, #8
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	40020800 	.word	0x40020800
 8004490:	40020000 	.word	0x40020000

08004494 <Displ_Orientation>:

/**********************************************
 * @brief		set orientation of the display
 * @param  	m	orientation
 **********************************************/
void Displ_Orientation(Displ_Orientat_e orientation){
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	4603      	mov	r3, r0
 800449c:	71fb      	strb	r3, [r7, #7]
	static uint8_t data[1];
	switch(orientation) {
 800449e:	79fb      	ldrb	r3, [r7, #7]
 80044a0:	2b03      	cmp	r3, #3
 80044a2:	d83b      	bhi.n	800451c <Displ_Orientation+0x88>
 80044a4:	a201      	add	r2, pc, #4	; (adr r2, 80044ac <Displ_Orientation+0x18>)
 80044a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044aa:	bf00      	nop
 80044ac:	080044bd 	.word	0x080044bd
 80044b0:	080044d5 	.word	0x080044d5
 80044b4:	080044ed 	.word	0x080044ed
 80044b8:	08004505 	.word	0x08004505
		case Displ_Orientat_0:
			data[0]=ILI9XXX_MADCTL_0DEG;
 80044bc:	4b1f      	ldr	r3, [pc, #124]	; (800453c <Displ_Orientation+0xa8>)
 80044be:	2288      	movs	r2, #136	; 0x88
 80044c0:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 80044c2:	4b1f      	ldr	r3, [pc, #124]	; (8004540 <Displ_Orientation+0xac>)
 80044c4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80044c8:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 80044ca:	4b1e      	ldr	r3, [pc, #120]	; (8004544 <Displ_Orientation+0xb0>)
 80044cc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80044d0:	801a      	strh	r2, [r3, #0]
			break;
 80044d2:	e023      	b.n	800451c <Displ_Orientation+0x88>
		case Displ_Orientat_90:
			data[0]=ILI9XXX_MADCTL_90DEG;
 80044d4:	4b19      	ldr	r3, [pc, #100]	; (800453c <Displ_Orientation+0xa8>)
 80044d6:	22e8      	movs	r2, #232	; 0xe8
 80044d8:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 80044da:	4b19      	ldr	r3, [pc, #100]	; (8004540 <Displ_Orientation+0xac>)
 80044dc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80044e0:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 80044e2:	4b18      	ldr	r3, [pc, #96]	; (8004544 <Displ_Orientation+0xb0>)
 80044e4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80044e8:	801a      	strh	r2, [r3, #0]
			break;
 80044ea:	e017      	b.n	800451c <Displ_Orientation+0x88>
		case Displ_Orientat_180:
			data[0]=ILI9XXX_MADCTL_180DEG;
 80044ec:	4b13      	ldr	r3, [pc, #76]	; (800453c <Displ_Orientation+0xa8>)
 80044ee:	2248      	movs	r2, #72	; 0x48
 80044f0:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 80044f2:	4b13      	ldr	r3, [pc, #76]	; (8004540 <Displ_Orientation+0xac>)
 80044f4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80044f8:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 80044fa:	4b12      	ldr	r3, [pc, #72]	; (8004544 <Displ_Orientation+0xb0>)
 80044fc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004500:	801a      	strh	r2, [r3, #0]
			break;
 8004502:	e00b      	b.n	800451c <Displ_Orientation+0x88>
		case Displ_Orientat_270:
			data[0]=ILI9XXX_MADCTL_270DEG;
 8004504:	4b0d      	ldr	r3, [pc, #52]	; (800453c <Displ_Orientation+0xa8>)
 8004506:	2228      	movs	r2, #40	; 0x28
 8004508:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 800450a:	4b0d      	ldr	r3, [pc, #52]	; (8004540 <Displ_Orientation+0xac>)
 800450c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004510:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8004512:	4b0c      	ldr	r3, [pc, #48]	; (8004544 <Displ_Orientation+0xb0>)
 8004514:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8004518:	801a      	strh	r2, [r3, #0]
			break;
 800451a:	bf00      	nop
	}
	Displ_WriteCommand(ILI9XXX_MADCTL);
 800451c:	2036      	movs	r0, #54	; 0x36
 800451e:	f7ff feeb 	bl	80042f8 <Displ_WriteCommand>
	Displ_WriteData(data,1,0);
 8004522:	2200      	movs	r2, #0
 8004524:	2101      	movs	r1, #1
 8004526:	4805      	ldr	r0, [pc, #20]	; (800453c <Displ_Orientation+0xa8>)
 8004528:	f7ff fef5 	bl	8004316 <Displ_WriteData>
	current_orientation = orientation;  //stores active orientation into a global variable for touch routines
 800452c:	4a06      	ldr	r2, [pc, #24]	; (8004548 <Displ_Orientation+0xb4>)
 800452e:	79fb      	ldrb	r3, [r7, #7]
 8004530:	7013      	strb	r3, [r2, #0]
}
 8004532:	bf00      	nop
 8004534:	3708      	adds	r7, #8
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	20007d30 	.word	0x20007d30
 8004540:	20007528 	.word	0x20007528
 8004544:	20007526 	.word	0x20007526
 8004548:	20007524 	.word	0x20007524

0800454c <HAL_SPI_ErrorCallback>:




void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a05      	ldr	r2, [pc, #20]	; (8004570 <HAL_SPI_ErrorCallback+0x24>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d102      	bne.n	8004564 <HAL_SPI_ErrorCallback+0x18>
		Displ_SpiAvailable=1;
 800455e:	4b05      	ldr	r3, [pc, #20]	; (8004574 <HAL_SPI_ErrorCallback+0x28>)
 8004560:	2201      	movs	r2, #1
 8004562:	701a      	strb	r2, [r3, #0]
	}
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr
 8004570:	40003800 	.word	0x40003800
 8004574:	20000028 	.word	0x20000028

08004578 <HAL_SPI_TxCpltCallback>:





void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a05      	ldr	r2, [pc, #20]	; (800459c <HAL_SPI_TxCpltCallback+0x24>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d102      	bne.n	8004590 <HAL_SPI_TxCpltCallback+0x18>
		Displ_SpiAvailable=1;
 800458a:	4b05      	ldr	r3, [pc, #20]	; (80045a0 <HAL_SPI_TxCpltCallback+0x28>)
 800458c:	2201      	movs	r2, #1
 800458e:	701a      	strb	r2, [r3, #0]
	#ifdef DISPLAY_USING_TOUCHGFX
		DisplayDriver_TransferCompleteCallback();
	#endif

	}
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr
 800459c:	40003800 	.word	0x40003800
 80045a0:	20000028 	.word	0x20000028

080045a4 <Displ_FillArea>:
/*****************************
 * @brief	fill a rectangle with a color
 * @param	x, y	top left corner of the rectangle
 * 			w, h 	width and height of the rectangle
 ******************************/
void Displ_FillArea(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80045a4:	b590      	push	{r4, r7, lr}
 80045a6:	b08b      	sub	sp, #44	; 0x2c
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	4604      	mov	r4, r0
 80045ac:	4608      	mov	r0, r1
 80045ae:	4611      	mov	r1, r2
 80045b0:	461a      	mov	r2, r3
 80045b2:	4623      	mov	r3, r4
 80045b4:	80fb      	strh	r3, [r7, #6]
 80045b6:	4603      	mov	r3, r0
 80045b8:	80bb      	strh	r3, [r7, #4]
 80045ba:	460b      	mov	r3, r1
 80045bc:	807b      	strh	r3, [r7, #2]
 80045be:	4613      	mov	r3, r2
 80045c0:	803b      	strh	r3, [r7, #0]
 * -	swap buffers
 */

	uint32_t k,x1,y1,area,times;

	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 80045c2:	88fb      	ldrh	r3, [r7, #6]
 80045c4:	4a59      	ldr	r2, [pc, #356]	; (800472c <Displ_FillArea+0x188>)
 80045c6:	f9b2 2000 	ldrsh.w	r2, [r2]
 80045ca:	4293      	cmp	r3, r2
 80045cc:	f280 80aa 	bge.w	8004724 <Displ_FillArea+0x180>
 80045d0:	88bb      	ldrh	r3, [r7, #4]
 80045d2:	4a57      	ldr	r2, [pc, #348]	; (8004730 <Displ_FillArea+0x18c>)
 80045d4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80045d8:	4293      	cmp	r3, r2
 80045da:	f280 80a3 	bge.w	8004724 <Displ_FillArea+0x180>
 80045de:	887b      	ldrh	r3, [r7, #2]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	f000 809f 	beq.w	8004724 <Displ_FillArea+0x180>
 80045e6:	883b      	ldrh	r3, [r7, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	f000 809b 	beq.w	8004724 <Displ_FillArea+0x180>

	x1=x + w - 1;
 80045ee:	88fa      	ldrh	r2, [r7, #6]
 80045f0:	887b      	ldrh	r3, [r7, #2]
 80045f2:	4413      	add	r3, r2
 80045f4:	3b01      	subs	r3, #1
 80045f6:	623b      	str	r3, [r7, #32]
	if (x1 > _width) {
 80045f8:	4b4c      	ldr	r3, [pc, #304]	; (800472c <Displ_FillArea+0x188>)
 80045fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045fe:	461a      	mov	r2, r3
 8004600:	6a3b      	ldr	r3, [r7, #32]
 8004602:	4293      	cmp	r3, r2
 8004604:	d903      	bls.n	800460e <Displ_FillArea+0x6a>
		x1=_width;
 8004606:	4b49      	ldr	r3, [pc, #292]	; (800472c <Displ_FillArea+0x188>)
 8004608:	f9b3 3000 	ldrsh.w	r3, [r3]
 800460c:	623b      	str	r3, [r7, #32]
	}

	y1=y + h - 1;
 800460e:	88ba      	ldrh	r2, [r7, #4]
 8004610:	883b      	ldrh	r3, [r7, #0]
 8004612:	4413      	add	r3, r2
 8004614:	3b01      	subs	r3, #1
 8004616:	61fb      	str	r3, [r7, #28]
	if (y1 > _height) {
 8004618:	4b45      	ldr	r3, [pc, #276]	; (8004730 <Displ_FillArea+0x18c>)
 800461a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800461e:	461a      	mov	r2, r3
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	4293      	cmp	r3, r2
 8004624:	d903      	bls.n	800462e <Displ_FillArea+0x8a>
		y1=_height;
 8004626:	4b42      	ldr	r3, [pc, #264]	; (8004730 <Displ_FillArea+0x18c>)
 8004628:	f9b3 3000 	ldrsh.w	r3, [r3]
 800462c:	61fb      	str	r3, [r7, #28]

#endif
#ifdef Z_RGB666 // setting up dispBuffer in RGB666 format
	uint32_t datasize;

	uint8_t Rbyte=(color & 0xF800)>>8;
 800462e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004630:	121b      	asrs	r3, r3, #8
 8004632:	b2db      	uxtb	r3, r3
 8004634:	f023 0307 	bic.w	r3, r3, #7
 8004638:	75fb      	strb	r3, [r7, #23]
	uint8_t Gbyte=(color & 0x07E0)>>3;
 800463a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800463c:	10db      	asrs	r3, r3, #3
 800463e:	b2db      	uxtb	r3, r3
 8004640:	f023 0303 	bic.w	r3, r3, #3
 8004644:	75bb      	strb	r3, [r7, #22]
	uint8_t Bbyte=(color & 0x001F)<<3;
 8004646:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004648:	00db      	lsls	r3, r3, #3
 800464a:	757b      	strb	r3, [r7, #21]

	area=(((y1-y+1)*(x1-x+1))*3); 		// area to fill in bytes (3 bytes per pixel)
 800464c:	88bb      	ldrh	r3, [r7, #4]
 800464e:	69fa      	ldr	r2, [r7, #28]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	3301      	adds	r3, #1
 8004654:	88fa      	ldrh	r2, [r7, #6]
 8004656:	6a39      	ldr	r1, [r7, #32]
 8004658:	1a8a      	subs	r2, r1, r2
 800465a:	3201      	adds	r2, #1
 800465c:	fb03 f202 	mul.w	r2, r3, r2
 8004660:	4613      	mov	r3, r2
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	4413      	add	r3, r2
 8004666:	613b      	str	r3, [r7, #16]
	uint8_t *buf8Pos=dispBuffer; 		//using a local pointer: changing values next
 8004668:	4b32      	ldr	r3, [pc, #200]	; (8004734 <Displ_FillArea+0x190>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	61bb      	str	r3, [r7, #24]

	datasize = (area<(SIZEBUF-3) ? area : (SIZEBUF-3));  //as buf8Pos receives 3 bytes each cycle we must be sure that SIZEBUF will be not overridden in the next loop
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	f240 32fd 	movw	r2, #1021	; 0x3fd
 8004674:	4293      	cmp	r3, r2
 8004676:	bf28      	it	cs
 8004678:	4613      	movcs	r3, r2
 800467a:	60fb      	str	r3, [r7, #12]

	k=0;
 800467c:	2300      	movs	r3, #0
 800467e:	627b      	str	r3, [r7, #36]	; 0x24
	while ((buf8Pos-dispBuffer)<=datasize){
 8004680:	e00e      	b.n	80046a0 <Displ_FillArea+0xfc>
		*(buf8Pos++)=Rbyte;
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	1c5a      	adds	r2, r3, #1
 8004686:	61ba      	str	r2, [r7, #24]
 8004688:	7dfa      	ldrb	r2, [r7, #23]
 800468a:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Gbyte;
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	1c5a      	adds	r2, r3, #1
 8004690:	61ba      	str	r2, [r7, #24]
 8004692:	7dba      	ldrb	r2, [r7, #22]
 8004694:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Bbyte;
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	1c5a      	adds	r2, r3, #1
 800469a:	61ba      	str	r2, [r7, #24]
 800469c:	7d7a      	ldrb	r2, [r7, #21]
 800469e:	701a      	strb	r2, [r3, #0]
	while ((buf8Pos-dispBuffer)<=datasize){
 80046a0:	4b24      	ldr	r3, [pc, #144]	; (8004734 <Displ_FillArea+0x190>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	461a      	mov	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d2e8      	bcs.n	8004682 <Displ_FillArea+0xde>
	}
	datasize=(buf8Pos-dispBuffer);
 80046b0:	4b20      	ldr	r3, [pc, #128]	; (8004734 <Displ_FillArea+0x190>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	60fb      	str	r3, [r7, #12]
#endif

//START WRITING TO DISPLAY
	Displ_SetAddressWindow(x, y, x1, y1);
 80046ba:	6a3b      	ldr	r3, [r7, #32]
 80046bc:	b29a      	uxth	r2, r3
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	88b9      	ldrh	r1, [r7, #4]
 80046c4:	88f8      	ldrh	r0, [r7, #6]
 80046c6:	f7ff fe7d 	bl	80043c4 <Displ_SetAddressWindow>
		Displ_WriteData(dispBuffer,SIZEBUF,0);
	}
	Displ_WriteData(dispBuffer,(area<<1)-(times<<BUFLEVEL),0);
#endif
#ifdef Z_RGB666 // transferring RGB666 format dispBuffer
	times=(area/datasize);  					//how many times buffer must be sent via SPI.
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d2:	60bb      	str	r3, [r7, #8]
	for  (k=0;k<times;k++) {
 80046d4:	2300      	movs	r3, #0
 80046d6:	627b      	str	r3, [r7, #36]	; 0x24
 80046d8:	e009      	b.n	80046ee <Displ_FillArea+0x14a>
		Displ_WriteData(dispBuffer,datasize,0);
 80046da:	4b16      	ldr	r3, [pc, #88]	; (8004734 <Displ_FillArea+0x190>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2200      	movs	r2, #0
 80046e0:	68f9      	ldr	r1, [r7, #12]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7ff fe17 	bl	8004316 <Displ_WriteData>
	for  (k=0;k<times;k++) {
 80046e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ea:	3301      	adds	r3, #1
 80046ec:	627b      	str	r3, [r7, #36]	; 0x24
 80046ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d3f1      	bcc.n	80046da <Displ_FillArea+0x136>
	}
	Displ_WriteData(dispBuffer,(area-times*datasize),0);      //transfer last data frame
 80046f6:	4b0f      	ldr	r3, [pc, #60]	; (8004734 <Displ_FillArea+0x190>)
 80046f8:	6818      	ldr	r0, [r3, #0]
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	fb02 f303 	mul.w	r3, r2, r3
 8004702:	693a      	ldr	r2, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2200      	movs	r2, #0
 8004708:	4619      	mov	r1, r3
 800470a:	f7ff fe04 	bl	8004316 <Displ_WriteData>
#endif

//BUFFER SWAP
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 800470e:	4b09      	ldr	r3, [pc, #36]	; (8004734 <Displ_FillArea+0x190>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a09      	ldr	r2, [pc, #36]	; (8004738 <Displ_FillArea+0x194>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d101      	bne.n	800471c <Displ_FillArea+0x178>
 8004718:	4b08      	ldr	r3, [pc, #32]	; (800473c <Displ_FillArea+0x198>)
 800471a:	e000      	b.n	800471e <Displ_FillArea+0x17a>
 800471c:	4b06      	ldr	r3, [pc, #24]	; (8004738 <Displ_FillArea+0x194>)
 800471e:	4a05      	ldr	r2, [pc, #20]	; (8004734 <Displ_FillArea+0x190>)
 8004720:	6013      	str	r3, [r2, #0]
 8004722:	e000      	b.n	8004726 <Displ_FillArea+0x182>
	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8004724:	bf00      	nop

}
 8004726:	372c      	adds	r7, #44	; 0x2c
 8004728:	46bd      	mov	sp, r7
 800472a:	bd90      	pop	{r4, r7, pc}
 800472c:	20007526 	.word	0x20007526
 8004730:	20007528 	.word	0x20007528
 8004734:	2000002c 	.word	0x2000002c
 8004738:	2000752c 	.word	0x2000752c
 800473c:	2000792c 	.word	0x2000792c

08004740 <Displ_Pixel>:
/***********************
 * @brief	print a single pixel
 * @params	x, y	pixel position on display
 * 			color	... to be printed
 ***********************/
void Displ_Pixel(uint16_t x, uint16_t y, uint16_t color) {
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af02      	add	r7, sp, #8
 8004746:	4603      	mov	r3, r0
 8004748:	80fb      	strh	r3, [r7, #6]
 800474a:	460b      	mov	r3, r1
 800474c:	80bb      	strh	r3, [r7, #4]
 800474e:	4613      	mov	r3, r2
 8004750:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 8004752:	88fb      	ldrh	r3, [r7, #6]
 8004754:	4a0b      	ldr	r2, [pc, #44]	; (8004784 <Displ_Pixel+0x44>)
 8004756:	f9b2 2000 	ldrsh.w	r2, [r2]
 800475a:	4293      	cmp	r3, r2
 800475c:	da0e      	bge.n	800477c <Displ_Pixel+0x3c>
 800475e:	88bb      	ldrh	r3, [r7, #4]
 8004760:	4a09      	ldr	r2, [pc, #36]	; (8004788 <Displ_Pixel+0x48>)
 8004762:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004766:	4293      	cmp	r3, r2
 8004768:	da08      	bge.n	800477c <Displ_Pixel+0x3c>
        return;
    Displ_FillArea(x, y, 1, 1, color);
 800476a:	88b9      	ldrh	r1, [r7, #4]
 800476c:	88f8      	ldrh	r0, [r7, #6]
 800476e:	887b      	ldrh	r3, [r7, #2]
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	2301      	movs	r3, #1
 8004774:	2201      	movs	r2, #1
 8004776:	f7ff ff15 	bl	80045a4 <Displ_FillArea>
 800477a:	e000      	b.n	800477e <Displ_Pixel+0x3e>
        return;
 800477c:	bf00      	nop

}
 800477e:	3708      	adds	r7, #8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	20007526 	.word	0x20007526
 8004788:	20007528 	.word	0x20007528

0800478c <Displ_drawCircle>:




void Displ_drawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 800478c:	b590      	push	{r4, r7, lr}
 800478e:	b087      	sub	sp, #28
 8004790:	af00      	add	r7, sp, #0
 8004792:	4604      	mov	r4, r0
 8004794:	4608      	mov	r0, r1
 8004796:	4611      	mov	r1, r2
 8004798:	461a      	mov	r2, r3
 800479a:	4623      	mov	r3, r4
 800479c:	80fb      	strh	r3, [r7, #6]
 800479e:	4603      	mov	r3, r0
 80047a0:	80bb      	strh	r3, [r7, #4]
 80047a2:	460b      	mov	r3, r1
 80047a4:	807b      	strh	r3, [r7, #2]
 80047a6:	4613      	mov	r3, r2
 80047a8:	803b      	strh	r3, [r7, #0]
    int16_t f = 1 - r;
 80047aa:	887b      	ldrh	r3, [r7, #2]
 80047ac:	f1c3 0301 	rsb	r3, r3, #1
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 80047b4:	2301      	movs	r3, #1
 80047b6:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 80047b8:	887b      	ldrh	r3, [r7, #2]
 80047ba:	461a      	mov	r2, r3
 80047bc:	03d2      	lsls	r2, r2, #15
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	005b      	lsls	r3, r3, #1
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	827b      	strh	r3, [r7, #18]
    int16_t x = 0;
 80047c6:	2300      	movs	r3, #0
 80047c8:	823b      	strh	r3, [r7, #16]
    int16_t y = r;
 80047ca:	887b      	ldrh	r3, [r7, #2]
 80047cc:	81fb      	strh	r3, [r7, #14]

//    writePixel(x0  , y0+r, color);
    Displ_Pixel(x0  , y0+r, color);
 80047ce:	88f8      	ldrh	r0, [r7, #6]
 80047d0:	88ba      	ldrh	r2, [r7, #4]
 80047d2:	887b      	ldrh	r3, [r7, #2]
 80047d4:	4413      	add	r3, r2
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	883a      	ldrh	r2, [r7, #0]
 80047da:	4619      	mov	r1, r3
 80047dc:	f7ff ffb0 	bl	8004740 <Displ_Pixel>
    Displ_Pixel(x0  , y0-r, color);
 80047e0:	88f8      	ldrh	r0, [r7, #6]
 80047e2:	88ba      	ldrh	r2, [r7, #4]
 80047e4:	887b      	ldrh	r3, [r7, #2]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	883a      	ldrh	r2, [r7, #0]
 80047ec:	4619      	mov	r1, r3
 80047ee:	f7ff ffa7 	bl	8004740 <Displ_Pixel>
    Displ_Pixel(x0+r, y0  , color);
 80047f2:	88fa      	ldrh	r2, [r7, #6]
 80047f4:	887b      	ldrh	r3, [r7, #2]
 80047f6:	4413      	add	r3, r2
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	88b9      	ldrh	r1, [r7, #4]
 80047fc:	883a      	ldrh	r2, [r7, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff ff9e 	bl	8004740 <Displ_Pixel>
    Displ_Pixel(x0-r, y0  , color);
 8004804:	88fa      	ldrh	r2, [r7, #6]
 8004806:	887b      	ldrh	r3, [r7, #2]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	b29b      	uxth	r3, r3
 800480c:	88b9      	ldrh	r1, [r7, #4]
 800480e:	883a      	ldrh	r2, [r7, #0]
 8004810:	4618      	mov	r0, r3
 8004812:	f7ff ff95 	bl	8004740 <Displ_Pixel>

    while (x<y) {
 8004816:	e081      	b.n	800491c <Displ_drawCircle+0x190>
        if (f >= 0) {
 8004818:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800481c:	2b00      	cmp	r3, #0
 800481e:	db0e      	blt.n	800483e <Displ_drawCircle+0xb2>
            y--;
 8004820:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004824:	b29b      	uxth	r3, r3
 8004826:	3b01      	subs	r3, #1
 8004828:	b29b      	uxth	r3, r3
 800482a:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 800482c:	8a7b      	ldrh	r3, [r7, #18]
 800482e:	3302      	adds	r3, #2
 8004830:	b29b      	uxth	r3, r3
 8004832:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8004834:	8afa      	ldrh	r2, [r7, #22]
 8004836:	8a7b      	ldrh	r3, [r7, #18]
 8004838:	4413      	add	r3, r2
 800483a:	b29b      	uxth	r3, r3
 800483c:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800483e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004842:	b29b      	uxth	r3, r3
 8004844:	3301      	adds	r3, #1
 8004846:	b29b      	uxth	r3, r3
 8004848:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 800484a:	8abb      	ldrh	r3, [r7, #20]
 800484c:	3302      	adds	r3, #2
 800484e:	b29b      	uxth	r3, r3
 8004850:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8004852:	8afa      	ldrh	r2, [r7, #22]
 8004854:	8abb      	ldrh	r3, [r7, #20]
 8004856:	4413      	add	r3, r2
 8004858:	b29b      	uxth	r3, r3
 800485a:	82fb      	strh	r3, [r7, #22]

        Displ_Pixel(x0 + x, y0 + y, color);
 800485c:	88fa      	ldrh	r2, [r7, #6]
 800485e:	8a3b      	ldrh	r3, [r7, #16]
 8004860:	4413      	add	r3, r2
 8004862:	b298      	uxth	r0, r3
 8004864:	88ba      	ldrh	r2, [r7, #4]
 8004866:	89fb      	ldrh	r3, [r7, #14]
 8004868:	4413      	add	r3, r2
 800486a:	b29b      	uxth	r3, r3
 800486c:	883a      	ldrh	r2, [r7, #0]
 800486e:	4619      	mov	r1, r3
 8004870:	f7ff ff66 	bl	8004740 <Displ_Pixel>
        Displ_Pixel(x0 - x, y0 + y, color);
 8004874:	88fa      	ldrh	r2, [r7, #6]
 8004876:	8a3b      	ldrh	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	b298      	uxth	r0, r3
 800487c:	88ba      	ldrh	r2, [r7, #4]
 800487e:	89fb      	ldrh	r3, [r7, #14]
 8004880:	4413      	add	r3, r2
 8004882:	b29b      	uxth	r3, r3
 8004884:	883a      	ldrh	r2, [r7, #0]
 8004886:	4619      	mov	r1, r3
 8004888:	f7ff ff5a 	bl	8004740 <Displ_Pixel>
        Displ_Pixel(x0 + x, y0 - y, color);
 800488c:	88fa      	ldrh	r2, [r7, #6]
 800488e:	8a3b      	ldrh	r3, [r7, #16]
 8004890:	4413      	add	r3, r2
 8004892:	b298      	uxth	r0, r3
 8004894:	88ba      	ldrh	r2, [r7, #4]
 8004896:	89fb      	ldrh	r3, [r7, #14]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	b29b      	uxth	r3, r3
 800489c:	883a      	ldrh	r2, [r7, #0]
 800489e:	4619      	mov	r1, r3
 80048a0:	f7ff ff4e 	bl	8004740 <Displ_Pixel>
        Displ_Pixel(x0 - x, y0 - y, color);
 80048a4:	88fa      	ldrh	r2, [r7, #6]
 80048a6:	8a3b      	ldrh	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	b298      	uxth	r0, r3
 80048ac:	88ba      	ldrh	r2, [r7, #4]
 80048ae:	89fb      	ldrh	r3, [r7, #14]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	883a      	ldrh	r2, [r7, #0]
 80048b6:	4619      	mov	r1, r3
 80048b8:	f7ff ff42 	bl	8004740 <Displ_Pixel>
        Displ_Pixel(x0 + y, y0 + x, color);
 80048bc:	88fa      	ldrh	r2, [r7, #6]
 80048be:	89fb      	ldrh	r3, [r7, #14]
 80048c0:	4413      	add	r3, r2
 80048c2:	b298      	uxth	r0, r3
 80048c4:	88ba      	ldrh	r2, [r7, #4]
 80048c6:	8a3b      	ldrh	r3, [r7, #16]
 80048c8:	4413      	add	r3, r2
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	883a      	ldrh	r2, [r7, #0]
 80048ce:	4619      	mov	r1, r3
 80048d0:	f7ff ff36 	bl	8004740 <Displ_Pixel>
        Displ_Pixel(x0 - y, y0 + x, color);
 80048d4:	88fa      	ldrh	r2, [r7, #6]
 80048d6:	89fb      	ldrh	r3, [r7, #14]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	b298      	uxth	r0, r3
 80048dc:	88ba      	ldrh	r2, [r7, #4]
 80048de:	8a3b      	ldrh	r3, [r7, #16]
 80048e0:	4413      	add	r3, r2
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	883a      	ldrh	r2, [r7, #0]
 80048e6:	4619      	mov	r1, r3
 80048e8:	f7ff ff2a 	bl	8004740 <Displ_Pixel>
        Displ_Pixel(x0 + y, y0 - x, color);
 80048ec:	88fa      	ldrh	r2, [r7, #6]
 80048ee:	89fb      	ldrh	r3, [r7, #14]
 80048f0:	4413      	add	r3, r2
 80048f2:	b298      	uxth	r0, r3
 80048f4:	88ba      	ldrh	r2, [r7, #4]
 80048f6:	8a3b      	ldrh	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	883a      	ldrh	r2, [r7, #0]
 80048fe:	4619      	mov	r1, r3
 8004900:	f7ff ff1e 	bl	8004740 <Displ_Pixel>
        Displ_Pixel(x0 - y, y0 - x, color);
 8004904:	88fa      	ldrh	r2, [r7, #6]
 8004906:	89fb      	ldrh	r3, [r7, #14]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	b298      	uxth	r0, r3
 800490c:	88ba      	ldrh	r2, [r7, #4]
 800490e:	8a3b      	ldrh	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	b29b      	uxth	r3, r3
 8004914:	883a      	ldrh	r2, [r7, #0]
 8004916:	4619      	mov	r1, r3
 8004918:	f7ff ff12 	bl	8004740 <Displ_Pixel>
    while (x<y) {
 800491c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004920:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004924:	429a      	cmp	r2, r3
 8004926:	f6ff af77 	blt.w	8004818 <Displ_drawCircle+0x8c>
    }
}
 800492a:	bf00      	nop
 800492c:	bf00      	nop
 800492e:	371c      	adds	r7, #28
 8004930:	46bd      	mov	sp, r7
 8004932:	bd90      	pop	{r4, r7, pc}

08004934 <Displ_CLS>:

/*****************
 * @brief	clear display with a color.
 * @param	bgcolor
 *****************/
void Displ_CLS(uint16_t bgcolor){
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af02      	add	r7, sp, #8
 800493a:	4603      	mov	r3, r0
 800493c:	80fb      	strh	r3, [r7, #6]
	Displ_FillArea(0, 0, _width, _height, bgcolor);
 800493e:	4b09      	ldr	r3, [pc, #36]	; (8004964 <Displ_CLS+0x30>)
 8004940:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004944:	b29a      	uxth	r2, r3
 8004946:	4b08      	ldr	r3, [pc, #32]	; (8004968 <Displ_CLS+0x34>)
 8004948:	f9b3 3000 	ldrsh.w	r3, [r3]
 800494c:	b299      	uxth	r1, r3
 800494e:	88fb      	ldrh	r3, [r7, #6]
 8004950:	9300      	str	r3, [sp, #0]
 8004952:	460b      	mov	r3, r1
 8004954:	2100      	movs	r1, #0
 8004956:	2000      	movs	r0, #0
 8004958:	f7ff fe24 	bl	80045a4 <Displ_FillArea>
}
 800495c:	bf00      	nop
 800495e:	3708      	adds	r7, #8
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	20007526 	.word	0x20007526
 8004968:	20007528 	.word	0x20007528

0800496c <drawCircleHelper>:




void drawCircleHelper( int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 800496c:	b590      	push	{r4, r7, lr}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	4604      	mov	r4, r0
 8004974:	4608      	mov	r0, r1
 8004976:	4611      	mov	r1, r2
 8004978:	461a      	mov	r2, r3
 800497a:	4623      	mov	r3, r4
 800497c:	80fb      	strh	r3, [r7, #6]
 800497e:	4603      	mov	r3, r0
 8004980:	80bb      	strh	r3, [r7, #4]
 8004982:	460b      	mov	r3, r1
 8004984:	807b      	strh	r3, [r7, #2]
 8004986:	4613      	mov	r3, r2
 8004988:	707b      	strb	r3, [r7, #1]
    int16_t f     = 1 - r;
 800498a:	887b      	ldrh	r3, [r7, #2]
 800498c:	f1c3 0301 	rsb	r3, r3, #1
 8004990:	b29b      	uxth	r3, r3
 8004992:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8004994:	2301      	movs	r3, #1
 8004996:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 8004998:	887b      	ldrh	r3, [r7, #2]
 800499a:	461a      	mov	r2, r3
 800499c:	03d2      	lsls	r2, r2, #15
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	005b      	lsls	r3, r3, #1
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 80049a6:	2300      	movs	r3, #0
 80049a8:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 80049aa:	887b      	ldrh	r3, [r7, #2]
 80049ac:	81fb      	strh	r3, [r7, #14]

    while (x<y) {
 80049ae:	e095      	b.n	8004adc <drawCircleHelper+0x170>
        if (f >= 0) {
 80049b0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	db0e      	blt.n	80049d6 <drawCircleHelper+0x6a>
            y--;
 80049b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80049bc:	b29b      	uxth	r3, r3
 80049be:	3b01      	subs	r3, #1
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 80049c4:	8a7b      	ldrh	r3, [r7, #18]
 80049c6:	3302      	adds	r3, #2
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 80049cc:	8afa      	ldrh	r2, [r7, #22]
 80049ce:	8a7b      	ldrh	r3, [r7, #18]
 80049d0:	4413      	add	r3, r2
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 80049d6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80049da:	b29b      	uxth	r3, r3
 80049dc:	3301      	adds	r3, #1
 80049de:	b29b      	uxth	r3, r3
 80049e0:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 80049e2:	8abb      	ldrh	r3, [r7, #20]
 80049e4:	3302      	adds	r3, #2
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 80049ea:	8afa      	ldrh	r2, [r7, #22]
 80049ec:	8abb      	ldrh	r3, [r7, #20]
 80049ee:	4413      	add	r3, r2
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	82fb      	strh	r3, [r7, #22]
        if (cornername & 0x4) {
 80049f4:	787b      	ldrb	r3, [r7, #1]
 80049f6:	f003 0304 	and.w	r3, r3, #4
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d017      	beq.n	8004a2e <drawCircleHelper+0xc2>
            Displ_Pixel(x0 + x, y0 + y, color);
 80049fe:	88fa      	ldrh	r2, [r7, #6]
 8004a00:	8a3b      	ldrh	r3, [r7, #16]
 8004a02:	4413      	add	r3, r2
 8004a04:	b298      	uxth	r0, r3
 8004a06:	88ba      	ldrh	r2, [r7, #4]
 8004a08:	89fb      	ldrh	r3, [r7, #14]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004a10:	4619      	mov	r1, r3
 8004a12:	f7ff fe95 	bl	8004740 <Displ_Pixel>
            Displ_Pixel(x0 + y, y0 + x, color);
 8004a16:	88fa      	ldrh	r2, [r7, #6]
 8004a18:	89fb      	ldrh	r3, [r7, #14]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	b298      	uxth	r0, r3
 8004a1e:	88ba      	ldrh	r2, [r7, #4]
 8004a20:	8a3b      	ldrh	r3, [r7, #16]
 8004a22:	4413      	add	r3, r2
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004a28:	4619      	mov	r1, r3
 8004a2a:	f7ff fe89 	bl	8004740 <Displ_Pixel>
        }
        if (cornername & 0x2) {
 8004a2e:	787b      	ldrb	r3, [r7, #1]
 8004a30:	f003 0302 	and.w	r3, r3, #2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d017      	beq.n	8004a68 <drawCircleHelper+0xfc>
        	Displ_Pixel(x0 + x, y0 - y, color);
 8004a38:	88fa      	ldrh	r2, [r7, #6]
 8004a3a:	8a3b      	ldrh	r3, [r7, #16]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	b298      	uxth	r0, r3
 8004a40:	88ba      	ldrh	r2, [r7, #4]
 8004a42:	89fb      	ldrh	r3, [r7, #14]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	f7ff fe78 	bl	8004740 <Displ_Pixel>
        	Displ_Pixel(x0 + y, y0 - x, color);
 8004a50:	88fa      	ldrh	r2, [r7, #6]
 8004a52:	89fb      	ldrh	r3, [r7, #14]
 8004a54:	4413      	add	r3, r2
 8004a56:	b298      	uxth	r0, r3
 8004a58:	88ba      	ldrh	r2, [r7, #4]
 8004a5a:	8a3b      	ldrh	r3, [r7, #16]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004a62:	4619      	mov	r1, r3
 8004a64:	f7ff fe6c 	bl	8004740 <Displ_Pixel>
        }
        if (cornername & 0x8) {
 8004a68:	787b      	ldrb	r3, [r7, #1]
 8004a6a:	f003 0308 	and.w	r3, r3, #8
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d017      	beq.n	8004aa2 <drawCircleHelper+0x136>
        	Displ_Pixel(x0 - y, y0 + x, color);
 8004a72:	88fa      	ldrh	r2, [r7, #6]
 8004a74:	89fb      	ldrh	r3, [r7, #14]
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	b298      	uxth	r0, r3
 8004a7a:	88ba      	ldrh	r2, [r7, #4]
 8004a7c:	8a3b      	ldrh	r3, [r7, #16]
 8004a7e:	4413      	add	r3, r2
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004a84:	4619      	mov	r1, r3
 8004a86:	f7ff fe5b 	bl	8004740 <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 + y, color);
 8004a8a:	88fa      	ldrh	r2, [r7, #6]
 8004a8c:	8a3b      	ldrh	r3, [r7, #16]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	b298      	uxth	r0, r3
 8004a92:	88ba      	ldrh	r2, [r7, #4]
 8004a94:	89fb      	ldrh	r3, [r7, #14]
 8004a96:	4413      	add	r3, r2
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	f7ff fe4f 	bl	8004740 <Displ_Pixel>
        }
        if (cornername & 0x1) {
 8004aa2:	787b      	ldrb	r3, [r7, #1]
 8004aa4:	f003 0301 	and.w	r3, r3, #1
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d017      	beq.n	8004adc <drawCircleHelper+0x170>
        	Displ_Pixel(x0 - y, y0 - x, color);
 8004aac:	88fa      	ldrh	r2, [r7, #6]
 8004aae:	89fb      	ldrh	r3, [r7, #14]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	b298      	uxth	r0, r3
 8004ab4:	88ba      	ldrh	r2, [r7, #4]
 8004ab6:	8a3b      	ldrh	r3, [r7, #16]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004abe:	4619      	mov	r1, r3
 8004ac0:	f7ff fe3e 	bl	8004740 <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 - y, color);
 8004ac4:	88fa      	ldrh	r2, [r7, #6]
 8004ac6:	8a3b      	ldrh	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	b298      	uxth	r0, r3
 8004acc:	88ba      	ldrh	r2, [r7, #4]
 8004ace:	89fb      	ldrh	r3, [r7, #14]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	f7ff fe32 	bl	8004740 <Displ_Pixel>
    while (x<y) {
 8004adc:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004ae0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	f6ff af63 	blt.w	80049b0 <drawCircleHelper+0x44>
        }
    }
}
 8004aea:	bf00      	nop
 8004aec:	bf00      	nop
 8004aee:	371c      	adds	r7, #28
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd90      	pop	{r4, r7, pc}

08004af4 <fillCircleHelper>:




void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color)
{
 8004af4:	b590      	push	{r4, r7, lr}
 8004af6:	b089      	sub	sp, #36	; 0x24
 8004af8:	af02      	add	r7, sp, #8
 8004afa:	4604      	mov	r4, r0
 8004afc:	4608      	mov	r0, r1
 8004afe:	4611      	mov	r1, r2
 8004b00:	461a      	mov	r2, r3
 8004b02:	4623      	mov	r3, r4
 8004b04:	80fb      	strh	r3, [r7, #6]
 8004b06:	4603      	mov	r3, r0
 8004b08:	80bb      	strh	r3, [r7, #4]
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	807b      	strh	r3, [r7, #2]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	707b      	strb	r3, [r7, #1]
	int16_t f     = 1 - r;
 8004b12:	887b      	ldrh	r3, [r7, #2]
 8004b14:	f1c3 0301 	rsb	r3, r3, #1
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 8004b20:	887b      	ldrh	r3, [r7, #2]
 8004b22:	461a      	mov	r2, r3
 8004b24:	03d2      	lsls	r2, r2, #15
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	005b      	lsls	r3, r3, #1
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	827b      	strh	r3, [r7, #18]
  int16_t x     = 0;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	823b      	strh	r3, [r7, #16]
  int16_t y     = r;
 8004b32:	887b      	ldrh	r3, [r7, #2]
 8004b34:	81fb      	strh	r3, [r7, #14]

  while (x<y) {
 8004b36:	e0a7      	b.n	8004c88 <fillCircleHelper+0x194>
    if (f >= 0) {
 8004b38:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	db0e      	blt.n	8004b5e <fillCircleHelper+0x6a>
      y--;
 8004b40:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	3b01      	subs	r3, #1
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 8004b4c:	8a7b      	ldrh	r3, [r7, #18]
 8004b4e:	3302      	adds	r3, #2
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	827b      	strh	r3, [r7, #18]
      f     += ddF_y;
 8004b54:	8afa      	ldrh	r2, [r7, #22]
 8004b56:	8a7b      	ldrh	r3, [r7, #18]
 8004b58:	4413      	add	r3, r2
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 8004b5e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	3301      	adds	r3, #1
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 8004b6a:	8abb      	ldrh	r3, [r7, #20]
 8004b6c:	3302      	adds	r3, #2
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	82bb      	strh	r3, [r7, #20]
    f     += ddF_x;
 8004b72:	8afa      	ldrh	r2, [r7, #22]
 8004b74:	8abb      	ldrh	r3, [r7, #20]
 8004b76:	4413      	add	r3, r2
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	82fb      	strh	r3, [r7, #22]

    if (cornername & 0x1) {
 8004b7c:	787b      	ldrb	r3, [r7, #1]
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d03d      	beq.n	8004c02 <fillCircleHelper+0x10e>
    	 Displ_Line(x0+x, y0-y, x0+x, y0+y+1+delta, color);
 8004b86:	88fa      	ldrh	r2, [r7, #6]
 8004b88:	8a3b      	ldrh	r3, [r7, #16]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	b218      	sxth	r0, r3
 8004b90:	88ba      	ldrh	r2, [r7, #4]
 8004b92:	89fb      	ldrh	r3, [r7, #14]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	b219      	sxth	r1, r3
 8004b9a:	88fa      	ldrh	r2, [r7, #6]
 8004b9c:	8a3b      	ldrh	r3, [r7, #16]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	b21c      	sxth	r4, r3
 8004ba4:	88ba      	ldrh	r2, [r7, #4]
 8004ba6:	89fb      	ldrh	r3, [r7, #14]
 8004ba8:	4413      	add	r3, r2
 8004baa:	b29a      	uxth	r2, r3
 8004bac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004bae:	4413      	add	r3, r2
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	b21a      	sxth	r2, r3
 8004bb8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	4622      	mov	r2, r4
 8004bc0:	f000 f8a1 	bl	8004d06 <Displ_Line>
    	 Displ_Line(x0+y, y0-x,x0+y, y0+x+1+delta, color);
 8004bc4:	88fa      	ldrh	r2, [r7, #6]
 8004bc6:	89fb      	ldrh	r3, [r7, #14]
 8004bc8:	4413      	add	r3, r2
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	b218      	sxth	r0, r3
 8004bce:	88ba      	ldrh	r2, [r7, #4]
 8004bd0:	8a3b      	ldrh	r3, [r7, #16]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	b219      	sxth	r1, r3
 8004bd8:	88fa      	ldrh	r2, [r7, #6]
 8004bda:	89fb      	ldrh	r3, [r7, #14]
 8004bdc:	4413      	add	r3, r2
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	b21c      	sxth	r4, r3
 8004be2:	88ba      	ldrh	r2, [r7, #4]
 8004be4:	8a3b      	ldrh	r3, [r7, #16]
 8004be6:	4413      	add	r3, r2
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004bec:	4413      	add	r3, r2
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	b21a      	sxth	r2, r3
 8004bf6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	4622      	mov	r2, r4
 8004bfe:	f000 f882 	bl	8004d06 <Displ_Line>
    }
    if (cornername & 0x2) {
 8004c02:	787b      	ldrb	r3, [r7, #1]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d03d      	beq.n	8004c88 <fillCircleHelper+0x194>
      Displ_Line(x0-x, y0-y, x0-x, y0+y+1+delta, color);
 8004c0c:	88fa      	ldrh	r2, [r7, #6]
 8004c0e:	8a3b      	ldrh	r3, [r7, #16]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	b218      	sxth	r0, r3
 8004c16:	88ba      	ldrh	r2, [r7, #4]
 8004c18:	89fb      	ldrh	r3, [r7, #14]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	b219      	sxth	r1, r3
 8004c20:	88fa      	ldrh	r2, [r7, #6]
 8004c22:	8a3b      	ldrh	r3, [r7, #16]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	b21c      	sxth	r4, r3
 8004c2a:	88ba      	ldrh	r2, [r7, #4]
 8004c2c:	89fb      	ldrh	r3, [r7, #14]
 8004c2e:	4413      	add	r3, r2
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004c34:	4413      	add	r3, r2
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	3301      	adds	r3, #1
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	b21a      	sxth	r2, r3
 8004c3e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004c40:	9300      	str	r3, [sp, #0]
 8004c42:	4613      	mov	r3, r2
 8004c44:	4622      	mov	r2, r4
 8004c46:	f000 f85e 	bl	8004d06 <Displ_Line>
      Displ_Line(x0-y, y0-x, x0-y, y0+x+1+delta, color);
 8004c4a:	88fa      	ldrh	r2, [r7, #6]
 8004c4c:	89fb      	ldrh	r3, [r7, #14]
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	b218      	sxth	r0, r3
 8004c54:	88ba      	ldrh	r2, [r7, #4]
 8004c56:	8a3b      	ldrh	r3, [r7, #16]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	b219      	sxth	r1, r3
 8004c5e:	88fa      	ldrh	r2, [r7, #6]
 8004c60:	89fb      	ldrh	r3, [r7, #14]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	b21c      	sxth	r4, r3
 8004c68:	88ba      	ldrh	r2, [r7, #4]
 8004c6a:	8a3b      	ldrh	r3, [r7, #16]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004c72:	4413      	add	r3, r2
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	3301      	adds	r3, #1
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	b21a      	sxth	r2, r3
 8004c7c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004c7e:	9300      	str	r3, [sp, #0]
 8004c80:	4613      	mov	r3, r2
 8004c82:	4622      	mov	r2, r4
 8004c84:	f000 f83f 	bl	8004d06 <Displ_Line>
  while (x<y) {
 8004c88:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004c8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	f6ff af51 	blt.w	8004b38 <fillCircleHelper+0x44>
    }
  }
}
 8004c96:	bf00      	nop
 8004c98:	bf00      	nop
 8004c9a:	371c      	adds	r7, #28
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd90      	pop	{r4, r7, pc}

08004ca0 <Displ_fillCircle>:





void Displ_fillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8004ca0:	b590      	push	{r4, r7, lr}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af02      	add	r7, sp, #8
 8004ca6:	4604      	mov	r4, r0
 8004ca8:	4608      	mov	r0, r1
 8004caa:	4611      	mov	r1, r2
 8004cac:	461a      	mov	r2, r3
 8004cae:	4623      	mov	r3, r4
 8004cb0:	80fb      	strh	r3, [r7, #6]
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	80bb      	strh	r3, [r7, #4]
 8004cb6:	460b      	mov	r3, r1
 8004cb8:	807b      	strh	r3, [r7, #2]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	803b      	strh	r3, [r7, #0]
    Displ_Line(x0, y0-r, x0, y0+r, color);
 8004cbe:	88ba      	ldrh	r2, [r7, #4]
 8004cc0:	887b      	ldrh	r3, [r7, #2]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	b219      	sxth	r1, r3
 8004cc8:	88ba      	ldrh	r2, [r7, #4]
 8004cca:	887b      	ldrh	r3, [r7, #2]
 8004ccc:	4413      	add	r3, r2
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	b21c      	sxth	r4, r3
 8004cd2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004cd6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004cda:	883b      	ldrh	r3, [r7, #0]
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	4623      	mov	r3, r4
 8004ce0:	f000 f811 	bl	8004d06 <Displ_Line>
    fillCircleHelper(x0, y0, r, 3, 0, color);
 8004ce4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004ce8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004cec:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004cf0:	883b      	ldrh	r3, [r7, #0]
 8004cf2:	9301      	str	r3, [sp, #4]
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	f7ff fefb 	bl	8004af4 <fillCircleHelper>
}
 8004cfe:	bf00      	nop
 8004d00:	370c      	adds	r7, #12
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd90      	pop	{r4, r7, pc}

08004d06 <Displ_Line>:

/************************************************************************
 * @brief	draws a line from "x0","y0" to "x1","y1" of the given "color"
 ************************************************************************/
void Displ_Line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8004d06:	b590      	push	{r4, r7, lr}
 8004d08:	b08b      	sub	sp, #44	; 0x2c
 8004d0a:	af02      	add	r7, sp, #8
 8004d0c:	4604      	mov	r4, r0
 8004d0e:	4608      	mov	r0, r1
 8004d10:	4611      	mov	r1, r2
 8004d12:	461a      	mov	r2, r3
 8004d14:	4623      	mov	r3, r4
 8004d16:	80fb      	strh	r3, [r7, #6]
 8004d18:	4603      	mov	r3, r0
 8004d1a:	80bb      	strh	r3, [r7, #4]
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	807b      	strh	r3, [r7, #2]
 8004d20:	4613      	mov	r3, r2
 8004d22:	803b      	strh	r3, [r7, #0]
	int16_t l,x,steep,ystep,err,dx, dy;

    if (x0==x1){  // fast solve vertical lines
 8004d24:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d123      	bne.n	8004d78 <Displ_Line+0x72>
    	if (y1>y0){
 8004d30:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004d34:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	dd0e      	ble.n	8004d5a <Displ_Line+0x54>
    		Displ_FillArea(x0, y0, 1, y1-y0+1, color);
 8004d3c:	88f8      	ldrh	r0, [r7, #6]
 8004d3e:	88b9      	ldrh	r1, [r7, #4]
 8004d40:	883a      	ldrh	r2, [r7, #0]
 8004d42:	88bb      	ldrh	r3, [r7, #4]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	3301      	adds	r3, #1
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004d4e:	9300      	str	r3, [sp, #0]
 8004d50:	4613      	mov	r3, r2
 8004d52:	2201      	movs	r2, #1
 8004d54:	f7ff fc26 	bl	80045a4 <Displ_FillArea>
    	}
    	else {
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
    	}
    	return;
 8004d58:	e103      	b.n	8004f62 <Displ_Line+0x25c>
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
 8004d5a:	88f8      	ldrh	r0, [r7, #6]
 8004d5c:	8839      	ldrh	r1, [r7, #0]
 8004d5e:	88ba      	ldrh	r2, [r7, #4]
 8004d60:	883b      	ldrh	r3, [r7, #0]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	3301      	adds	r3, #1
 8004d68:	b29a      	uxth	r2, r3
 8004d6a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004d6c:	9300      	str	r3, [sp, #0]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	2201      	movs	r2, #1
 8004d72:	f7ff fc17 	bl	80045a4 <Displ_FillArea>
    	return;
 8004d76:	e0f4      	b.n	8004f62 <Displ_Line+0x25c>
    }
    if (y0==y1){ // fast solve horizontal lines
 8004d78:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004d7c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d121      	bne.n	8004dc8 <Displ_Line+0xc2>
    	if (x1>x0)
 8004d84:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004d88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	dd0d      	ble.n	8004dac <Displ_Line+0xa6>
    		Displ_FillArea(x0, y0, x1-x0+1, 1, color);
 8004d90:	88f8      	ldrh	r0, [r7, #6]
 8004d92:	88b9      	ldrh	r1, [r7, #4]
 8004d94:	887a      	ldrh	r2, [r7, #2]
 8004d96:	88fb      	ldrh	r3, [r7, #6]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004da2:	9300      	str	r3, [sp, #0]
 8004da4:	2301      	movs	r3, #1
 8004da6:	f7ff fbfd 	bl	80045a4 <Displ_FillArea>
    	else
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
    	return;
 8004daa:	e0da      	b.n	8004f62 <Displ_Line+0x25c>
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
 8004dac:	8878      	ldrh	r0, [r7, #2]
 8004dae:	8839      	ldrh	r1, [r7, #0]
 8004db0:	88fa      	ldrh	r2, [r7, #6]
 8004db2:	887b      	ldrh	r3, [r7, #2]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	3301      	adds	r3, #1
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004dbe:	9300      	str	r3, [sp, #0]
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	f7ff fbef 	bl	80045a4 <Displ_FillArea>
    	return;
 8004dc6:	e0cc      	b.n	8004f62 <Displ_Line+0x25c>
    }

    steep = (y1>y0 ? y1-y0 : y0-y1) > (x1>x0 ? x1-x0 : x0-x1);
 8004dc8:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004dcc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	dd05      	ble.n	8004de0 <Displ_Line+0xda>
 8004dd4:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004dd8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004ddc:	1ad2      	subs	r2, r2, r3
 8004dde:	e004      	b.n	8004dea <Displ_Line+0xe4>
 8004de0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004de4:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004de8:	1ad2      	subs	r2, r2, r3
 8004dea:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8004dee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004df2:	4299      	cmp	r1, r3
 8004df4:	dd05      	ble.n	8004e02 <Displ_Line+0xfc>
 8004df6:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8004dfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004dfe:	1acb      	subs	r3, r1, r3
 8004e00:	e004      	b.n	8004e0c <Displ_Line+0x106>
 8004e02:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8004e06:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004e0a:	1acb      	subs	r3, r1, r3
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	bfcc      	ite	gt
 8004e10:	2301      	movgt	r3, #1
 8004e12:	2300      	movle	r3, #0
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	82bb      	strh	r3, [r7, #20]

    if (steep) {
 8004e18:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d00b      	beq.n	8004e38 <Displ_Line+0x132>
        _swap_int16_t(x0, y0);
 8004e20:	88fb      	ldrh	r3, [r7, #6]
 8004e22:	827b      	strh	r3, [r7, #18]
 8004e24:	88bb      	ldrh	r3, [r7, #4]
 8004e26:	80fb      	strh	r3, [r7, #6]
 8004e28:	8a7b      	ldrh	r3, [r7, #18]
 8004e2a:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 8004e2c:	887b      	ldrh	r3, [r7, #2]
 8004e2e:	823b      	strh	r3, [r7, #16]
 8004e30:	883b      	ldrh	r3, [r7, #0]
 8004e32:	807b      	strh	r3, [r7, #2]
 8004e34:	8a3b      	ldrh	r3, [r7, #16]
 8004e36:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 8004e38:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004e3c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	dd0b      	ble.n	8004e5c <Displ_Line+0x156>
        _swap_int16_t(x0, x1);
 8004e44:	88fb      	ldrh	r3, [r7, #6]
 8004e46:	81fb      	strh	r3, [r7, #14]
 8004e48:	887b      	ldrh	r3, [r7, #2]
 8004e4a:	80fb      	strh	r3, [r7, #6]
 8004e4c:	89fb      	ldrh	r3, [r7, #14]
 8004e4e:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 8004e50:	88bb      	ldrh	r3, [r7, #4]
 8004e52:	81bb      	strh	r3, [r7, #12]
 8004e54:	883b      	ldrh	r3, [r7, #0]
 8004e56:	80bb      	strh	r3, [r7, #4]
 8004e58:	89bb      	ldrh	r3, [r7, #12]
 8004e5a:	803b      	strh	r3, [r7, #0]
    }

    dx = x1 - x0;
 8004e5c:	887a      	ldrh	r2, [r7, #2]
 8004e5e:	88fb      	ldrh	r3, [r7, #6]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	817b      	strh	r3, [r7, #10]
    err = dx >> 1;
 8004e66:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004e6a:	105b      	asrs	r3, r3, #1
 8004e6c:	833b      	strh	r3, [r7, #24]
    if (y0 < y1) {
 8004e6e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004e72:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004e76:	429a      	cmp	r2, r3
 8004e78:	da07      	bge.n	8004e8a <Displ_Line+0x184>
        dy = y1-y0;
 8004e7a:	883a      	ldrh	r2, [r7, #0]
 8004e7c:	88bb      	ldrh	r3, [r7, #4]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	82fb      	strh	r3, [r7, #22]
        ystep =  1 ;
 8004e84:	2301      	movs	r3, #1
 8004e86:	837b      	strh	r3, [r7, #26]
 8004e88:	e007      	b.n	8004e9a <Displ_Line+0x194>
    } else {
        dy = y0-y1;
 8004e8a:	88ba      	ldrh	r2, [r7, #4]
 8004e8c:	883b      	ldrh	r3, [r7, #0]
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	82fb      	strh	r3, [r7, #22]
        ystep =  -1 ;
 8004e94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004e98:	837b      	strh	r3, [r7, #26]
    }

    l=00;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	83fb      	strh	r3, [r7, #30]
    for (x=x0; x<=x1; x++) {
 8004e9e:	88fb      	ldrh	r3, [r7, #6]
 8004ea0:	83bb      	strh	r3, [r7, #28]
 8004ea2:	e03a      	b.n	8004f1a <Displ_Line+0x214>
    	l++;
 8004ea4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	3301      	adds	r3, #1
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	83fb      	strh	r3, [r7, #30]
        err -= dy;
 8004eb0:	8b3a      	ldrh	r2, [r7, #24]
 8004eb2:	8afb      	ldrh	r3, [r7, #22]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	833b      	strh	r3, [r7, #24]
        if (err < 0) {
 8004eba:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	da25      	bge.n	8004f0e <Displ_Line+0x208>
        	if (steep) {
 8004ec2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d009      	beq.n	8004ede <Displ_Line+0x1d8>
        		Displ_FillArea(y0, x0, 1, l, color);
 8004eca:	88b8      	ldrh	r0, [r7, #4]
 8004ecc:	88f9      	ldrh	r1, [r7, #6]
 8004ece:	8bfa      	ldrh	r2, [r7, #30]
 8004ed0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f7ff fb64 	bl	80045a4 <Displ_FillArea>
 8004edc:	e007      	b.n	8004eee <Displ_Line+0x1e8>
            } else {
            	Displ_FillArea(x0, y0, l, 1, color);
 8004ede:	88f8      	ldrh	r0, [r7, #6]
 8004ee0:	88b9      	ldrh	r1, [r7, #4]
 8004ee2:	8bfa      	ldrh	r2, [r7, #30]
 8004ee4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	2301      	movs	r3, #1
 8004eea:	f7ff fb5b 	bl	80045a4 <Displ_FillArea>
            }
            y0 += ystep;
 8004eee:	88ba      	ldrh	r2, [r7, #4]
 8004ef0:	8b7b      	ldrh	r3, [r7, #26]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	80bb      	strh	r3, [r7, #4]
            l=0;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	83fb      	strh	r3, [r7, #30]
            x0=x+1;
 8004efc:	8bbb      	ldrh	r3, [r7, #28]
 8004efe:	3301      	adds	r3, #1
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	80fb      	strh	r3, [r7, #6]
            err += dx;
 8004f04:	8b3a      	ldrh	r2, [r7, #24]
 8004f06:	897b      	ldrh	r3, [r7, #10]
 8004f08:	4413      	add	r3, r2
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	833b      	strh	r3, [r7, #24]
    for (x=x0; x<=x1; x++) {
 8004f0e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	3301      	adds	r3, #1
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	83bb      	strh	r3, [r7, #28]
 8004f1a:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004f1e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	ddbe      	ble.n	8004ea4 <Displ_Line+0x19e>
        }
    }
    if (l!=0){
 8004f26:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d019      	beq.n	8004f62 <Displ_Line+0x25c>
    	if (steep) {
 8004f2e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00b      	beq.n	8004f4e <Displ_Line+0x248>
    		Displ_FillArea(y0, x0, 1, l-1, color);
 8004f36:	88b8      	ldrh	r0, [r7, #4]
 8004f38:	88f9      	ldrh	r1, [r7, #6]
 8004f3a:	8bfb      	ldrh	r3, [r7, #30]
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004f42:	9300      	str	r3, [sp, #0]
 8004f44:	4613      	mov	r3, r2
 8004f46:	2201      	movs	r2, #1
 8004f48:	f7ff fb2c 	bl	80045a4 <Displ_FillArea>
 8004f4c:	e009      	b.n	8004f62 <Displ_Line+0x25c>
    	} else {
    		Displ_FillArea(x0, y0, l-1,1, color);
 8004f4e:	88f8      	ldrh	r0, [r7, #6]
 8004f50:	88b9      	ldrh	r1, [r7, #4]
 8004f52:	8bfb      	ldrh	r3, [r7, #30]
 8004f54:	3b01      	subs	r3, #1
 8004f56:	b29a      	uxth	r2, r3
 8004f58:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004f5a:	9300      	str	r3, [sp, #0]
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	f7ff fb21 	bl	80045a4 <Displ_FillArea>
    	}
    }
}
 8004f62:	3724      	adds	r7, #36	; 0x24
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd90      	pop	{r4, r7, pc}

08004f68 <Displ_Border>:
 * @params	x, y	top left corner
 * 			w, h	width and height
 * 			t		border thickness
 * 			color	border color, inner part unchanged
 ***********************/
void Displ_Border(int16_t x, int16_t y, int16_t w, int16_t h, int16_t t,  uint16_t color){
 8004f68:	b590      	push	{r4, r7, lr}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af02      	add	r7, sp, #8
 8004f6e:	4604      	mov	r4, r0
 8004f70:	4608      	mov	r0, r1
 8004f72:	4611      	mov	r1, r2
 8004f74:	461a      	mov	r2, r3
 8004f76:	4623      	mov	r3, r4
 8004f78:	80fb      	strh	r3, [r7, #6]
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	80bb      	strh	r3, [r7, #4]
 8004f7e:	460b      	mov	r3, r1
 8004f80:	807b      	strh	r3, [r7, #2]
 8004f82:	4613      	mov	r3, r2
 8004f84:	803b      	strh	r3, [r7, #0]
	Displ_FillArea(x, y, w, t, color);
 8004f86:	88f8      	ldrh	r0, [r7, #6]
 8004f88:	88b9      	ldrh	r1, [r7, #4]
 8004f8a:	887a      	ldrh	r2, [r7, #2]
 8004f8c:	8b3c      	ldrh	r4, [r7, #24]
 8004f8e:	8bbb      	ldrh	r3, [r7, #28]
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	4623      	mov	r3, r4
 8004f94:	f7ff fb06 	bl	80045a4 <Displ_FillArea>
	Displ_FillArea(x, y+h-t, w, t, color);
 8004f98:	88f8      	ldrh	r0, [r7, #6]
 8004f9a:	88ba      	ldrh	r2, [r7, #4]
 8004f9c:	883b      	ldrh	r3, [r7, #0]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	8b3b      	ldrh	r3, [r7, #24]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	b299      	uxth	r1, r3
 8004fa8:	887a      	ldrh	r2, [r7, #2]
 8004faa:	8b3c      	ldrh	r4, [r7, #24]
 8004fac:	8bbb      	ldrh	r3, [r7, #28]
 8004fae:	9300      	str	r3, [sp, #0]
 8004fb0:	4623      	mov	r3, r4
 8004fb2:	f7ff faf7 	bl	80045a4 <Displ_FillArea>
	Displ_FillArea(x, y, t, h, color);
 8004fb6:	88f8      	ldrh	r0, [r7, #6]
 8004fb8:	88b9      	ldrh	r1, [r7, #4]
 8004fba:	8b3a      	ldrh	r2, [r7, #24]
 8004fbc:	883c      	ldrh	r4, [r7, #0]
 8004fbe:	8bbb      	ldrh	r3, [r7, #28]
 8004fc0:	9300      	str	r3, [sp, #0]
 8004fc2:	4623      	mov	r3, r4
 8004fc4:	f7ff faee 	bl	80045a4 <Displ_FillArea>
	Displ_FillArea(x+w-t, y, t, h, color);
 8004fc8:	88fa      	ldrh	r2, [r7, #6]
 8004fca:	887b      	ldrh	r3, [r7, #2]
 8004fcc:	4413      	add	r3, r2
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	8b3b      	ldrh	r3, [r7, #24]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	b298      	uxth	r0, r3
 8004fd6:	88b9      	ldrh	r1, [r7, #4]
 8004fd8:	8b3a      	ldrh	r2, [r7, #24]
 8004fda:	883c      	ldrh	r4, [r7, #0]
 8004fdc:	8bbb      	ldrh	r3, [r7, #28]
 8004fde:	9300      	str	r3, [sp, #0]
 8004fe0:	4623      	mov	r3, r4
 8004fe2:	f7ff fadf 	bl	80045a4 <Displ_FillArea>
}
 8004fe6:	bf00      	nop
 8004fe8:	370c      	adds	r7, #12
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd90      	pop	{r4, r7, pc}

08004fee <Displ_drawTriangle>:




void Displ_drawTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8004fee:	b590      	push	{r4, r7, lr}
 8004ff0:	b085      	sub	sp, #20
 8004ff2:	af02      	add	r7, sp, #8
 8004ff4:	4604      	mov	r4, r0
 8004ff6:	4608      	mov	r0, r1
 8004ff8:	4611      	mov	r1, r2
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	4623      	mov	r3, r4
 8004ffe:	80fb      	strh	r3, [r7, #6]
 8005000:	4603      	mov	r3, r0
 8005002:	80bb      	strh	r3, [r7, #4]
 8005004:	460b      	mov	r3, r1
 8005006:	807b      	strh	r3, [r7, #2]
 8005008:	4613      	mov	r3, r2
 800500a:	803b      	strh	r3, [r7, #0]
    Displ_Line(x0, y0, x1, y1, color);
 800500c:	f9b7 4000 	ldrsh.w	r4, [r7]
 8005010:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005014:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005018:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800501c:	8c3b      	ldrh	r3, [r7, #32]
 800501e:	9300      	str	r3, [sp, #0]
 8005020:	4623      	mov	r3, r4
 8005022:	f7ff fe70 	bl	8004d06 <Displ_Line>
    Displ_Line(x1, y1, x2, y2, color);
 8005026:	f9b7 401c 	ldrsh.w	r4, [r7, #28]
 800502a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800502e:	f9b7 1000 	ldrsh.w	r1, [r7]
 8005032:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8005036:	8c3b      	ldrh	r3, [r7, #32]
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	4623      	mov	r3, r4
 800503c:	f7ff fe63 	bl	8004d06 <Displ_Line>
    Displ_Line(x2, y2, x0, y0, color);
 8005040:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8005044:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005048:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 800504c:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8005050:	8c3b      	ldrh	r3, [r7, #32]
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	4623      	mov	r3, r4
 8005056:	f7ff fe56 	bl	8004d06 <Displ_Line>
}
 800505a:	bf00      	nop
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	bd90      	pop	{r4, r7, pc}

08005062 <Displ_fillTriangle>:




void Displ_fillTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8005062:	b590      	push	{r4, r7, lr}
 8005064:	b091      	sub	sp, #68	; 0x44
 8005066:	af02      	add	r7, sp, #8
 8005068:	4604      	mov	r4, r0
 800506a:	4608      	mov	r0, r1
 800506c:	4611      	mov	r1, r2
 800506e:	461a      	mov	r2, r3
 8005070:	4623      	mov	r3, r4
 8005072:	80fb      	strh	r3, [r7, #6]
 8005074:	4603      	mov	r3, r0
 8005076:	80bb      	strh	r3, [r7, #4]
 8005078:	460b      	mov	r3, r1
 800507a:	807b      	strh	r3, [r7, #2]
 800507c:	4613      	mov	r3, r2
 800507e:	803b      	strh	r3, [r7, #0]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
 8005080:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005084:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005088:	429a      	cmp	r2, r3
 800508a:	dd0b      	ble.n	80050a4 <Displ_fillTriangle+0x42>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 800508c:	88bb      	ldrh	r3, [r7, #4]
 800508e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005090:	883b      	ldrh	r3, [r7, #0]
 8005092:	80bb      	strh	r3, [r7, #4]
 8005094:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005096:	803b      	strh	r3, [r7, #0]
 8005098:	88fb      	ldrh	r3, [r7, #6]
 800509a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800509c:	887b      	ldrh	r3, [r7, #2]
 800509e:	80fb      	strh	r3, [r7, #6]
 80050a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80050a2:	807b      	strh	r3, [r7, #2]
    }
    if (y1 > y2) {
 80050a4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80050a8:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80050ac:	429a      	cmp	r2, r3
 80050ae:	dd0f      	ble.n	80050d0 <Displ_fillTriangle+0x6e>
        _swap_int16_t(y2, y1); _swap_int16_t(x2, x1);
 80050b0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80050b4:	847b      	strh	r3, [r7, #34]	; 0x22
 80050b6:	883b      	ldrh	r3, [r7, #0]
 80050b8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80050bc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80050be:	803b      	strh	r3, [r7, #0]
 80050c0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80050c4:	843b      	strh	r3, [r7, #32]
 80050c6:	887b      	ldrh	r3, [r7, #2]
 80050c8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80050cc:	8c3b      	ldrh	r3, [r7, #32]
 80050ce:	807b      	strh	r3, [r7, #2]
    }
    if (y0 > y1) {
 80050d0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80050d4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80050d8:	429a      	cmp	r2, r3
 80050da:	dd0b      	ble.n	80050f4 <Displ_fillTriangle+0x92>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 80050dc:	88bb      	ldrh	r3, [r7, #4]
 80050de:	83fb      	strh	r3, [r7, #30]
 80050e0:	883b      	ldrh	r3, [r7, #0]
 80050e2:	80bb      	strh	r3, [r7, #4]
 80050e4:	8bfb      	ldrh	r3, [r7, #30]
 80050e6:	803b      	strh	r3, [r7, #0]
 80050e8:	88fb      	ldrh	r3, [r7, #6]
 80050ea:	83bb      	strh	r3, [r7, #28]
 80050ec:	887b      	ldrh	r3, [r7, #2]
 80050ee:	80fb      	strh	r3, [r7, #6]
 80050f0:	8bbb      	ldrh	r3, [r7, #28]
 80050f2:	807b      	strh	r3, [r7, #2]
    }

    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 80050f4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80050f8:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d136      	bne.n	800516e <Displ_fillTriangle+0x10c>
        a = b = x0;
 8005100:	88fb      	ldrh	r3, [r7, #6]
 8005102:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005104:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005106:	86fb      	strh	r3, [r7, #54]	; 0x36
        if(x1 < a)      a = x1;
 8005108:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800510c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8005110:	429a      	cmp	r2, r3
 8005112:	da02      	bge.n	800511a <Displ_fillTriangle+0xb8>
 8005114:	887b      	ldrh	r3, [r7, #2]
 8005116:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005118:	e007      	b.n	800512a <Displ_fillTriangle+0xc8>
        else if(x1 > b) b = x1;
 800511a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800511e:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8005122:	429a      	cmp	r2, r3
 8005124:	dd01      	ble.n	800512a <Displ_fillTriangle+0xc8>
 8005126:	887b      	ldrh	r3, [r7, #2]
 8005128:	86bb      	strh	r3, [r7, #52]	; 0x34
        if(x2 < a)      a = x2;
 800512a:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 800512e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8005132:	429a      	cmp	r2, r3
 8005134:	da03      	bge.n	800513e <Displ_fillTriangle+0xdc>
 8005136:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800513a:	86fb      	strh	r3, [r7, #54]	; 0x36
 800513c:	e008      	b.n	8005150 <Displ_fillTriangle+0xee>
        else if(x2 > b) b = x2;
 800513e:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 8005142:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8005146:	429a      	cmp	r2, r3
 8005148:	dd02      	ble.n	8005150 <Displ_fillTriangle+0xee>
 800514a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800514e:	86bb      	strh	r3, [r7, #52]	; 0x34
//        drawFastHLine(a, y0, b-a+1, color);
        Displ_Line(a, y0, b, y0, color);
 8005150:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8005154:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 8005158:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800515c:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 8005160:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	4623      	mov	r3, r4
 8005168:	f7ff fdcd 	bl	8004d06 <Displ_Line>
        return;
 800516c:	e0d2      	b.n	8005314 <Displ_fillTriangle+0x2b2>
    }

    int16_t
    dx01 = x1 - x0,
 800516e:	887a      	ldrh	r2, [r7, #2]
 8005170:	88fb      	ldrh	r3, [r7, #6]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	b29b      	uxth	r3, r3
 8005176:	837b      	strh	r3, [r7, #26]
    dy01 = y1 - y0,
 8005178:	883a      	ldrh	r2, [r7, #0]
 800517a:	88bb      	ldrh	r3, [r7, #4]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	b29b      	uxth	r3, r3
 8005180:	833b      	strh	r3, [r7, #24]
    dx02 = x2 - x0,
 8005182:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8005186:	88fb      	ldrh	r3, [r7, #6]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	b29b      	uxth	r3, r3
 800518c:	82fb      	strh	r3, [r7, #22]
    dy02 = y2 - y0,
 800518e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8005192:	88bb      	ldrh	r3, [r7, #4]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	b29b      	uxth	r3, r3
 8005198:	82bb      	strh	r3, [r7, #20]
    dx12 = x2 - x1,
 800519a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800519e:	887b      	ldrh	r3, [r7, #2]
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	827b      	strh	r3, [r7, #18]
    dy12 = y2 - y1;
 80051a6:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80051aa:	883b      	ldrh	r3, [r7, #0]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	823b      	strh	r3, [r7, #16]
    int32_t
    sa   = 0,
 80051b2:	2300      	movs	r3, #0
 80051b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb   = 0;
 80051b6:	2300      	movs	r3, #0
 80051b8:	62bb      	str	r3, [r7, #40]	; 0x28
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
 80051ba:	f9b7 2000 	ldrsh.w	r2, [r7]
 80051be:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d102      	bne.n	80051cc <Displ_fillTriangle+0x16a>
 80051c6:	883b      	ldrh	r3, [r7, #0]
 80051c8:	863b      	strh	r3, [r7, #48]	; 0x30
 80051ca:	e003      	b.n	80051d4 <Displ_fillTriangle+0x172>
    else         last = y1-1; // Skip it
 80051cc:	883b      	ldrh	r3, [r7, #0]
 80051ce:	3b01      	subs	r3, #1
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	863b      	strh	r3, [r7, #48]	; 0x30

    for(y=y0; y<=last; y++) {
 80051d4:	88bb      	ldrh	r3, [r7, #4]
 80051d6:	867b      	strh	r3, [r7, #50]	; 0x32
 80051d8:	e03d      	b.n	8005256 <Displ_fillTriangle+0x1f4>
        a   = x0 + sa / dy01;
 80051da:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80051de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051e0:	fb92 f3f3 	sdiv	r3, r2, r3
 80051e4:	b29a      	uxth	r2, r3
 80051e6:	88fb      	ldrh	r3, [r7, #6]
 80051e8:	4413      	add	r3, r2
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	86fb      	strh	r3, [r7, #54]	; 0x36
        b   = x0 + sb / dy02;
 80051ee:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80051f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051f4:	fb92 f3f3 	sdiv	r3, r2, r3
 80051f8:	b29a      	uxth	r2, r3
 80051fa:	88fb      	ldrh	r3, [r7, #6]
 80051fc:	4413      	add	r3, r2
 80051fe:	b29b      	uxth	r3, r3
 8005200:	86bb      	strh	r3, [r7, #52]	; 0x34
        sa += dx01;
 8005202:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8005206:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005208:	4413      	add	r3, r2
 800520a:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 800520c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005210:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005212:	4413      	add	r3, r2
 8005214:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 8005216:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 800521a:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800521e:	429a      	cmp	r2, r3
 8005220:	dd05      	ble.n	800522e <Displ_fillTriangle+0x1cc>
 8005222:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005224:	81bb      	strh	r3, [r7, #12]
 8005226:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005228:	86fb      	strh	r3, [r7, #54]	; 0x36
 800522a:	89bb      	ldrh	r3, [r7, #12]
 800522c:	86bb      	strh	r3, [r7, #52]	; 0x34
//        drawFastHLine(a, y, b-a+1, color);
        Displ_Line(a, y, b, y, color);
 800522e:	f9b7 4032 	ldrsh.w	r4, [r7, #50]	; 0x32
 8005232:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 8005236:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 800523a:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 800523e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	4623      	mov	r3, r4
 8005246:	f7ff fd5e 	bl	8004d06 <Displ_Line>
    for(y=y0; y<=last; y++) {
 800524a:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800524e:	b29b      	uxth	r3, r3
 8005250:	3301      	adds	r3, #1
 8005252:	b29b      	uxth	r3, r3
 8005254:	867b      	strh	r3, [r7, #50]	; 0x32
 8005256:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 800525a:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800525e:	429a      	cmp	r2, r3
 8005260:	ddbb      	ble.n	80051da <Displ_fillTriangle+0x178>
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = (int32_t)dx12 * (y - y1);
 8005262:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005266:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 800526a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800526e:	1a8a      	subs	r2, r1, r2
 8005270:	fb02 f303 	mul.w	r3, r2, r3
 8005274:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb = (int32_t)dx02 * (y - y0);
 8005276:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800527a:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 800527e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005282:	1a8a      	subs	r2, r1, r2
 8005284:	fb02 f303 	mul.w	r3, r2, r3
 8005288:	62bb      	str	r3, [r7, #40]	; 0x28
    for(; y<=y2; y++) {
 800528a:	e03d      	b.n	8005308 <Displ_fillTriangle+0x2a6>
        a   = x1 + sa / dy12;
 800528c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005290:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005292:	fb92 f3f3 	sdiv	r3, r2, r3
 8005296:	b29a      	uxth	r2, r3
 8005298:	887b      	ldrh	r3, [r7, #2]
 800529a:	4413      	add	r3, r2
 800529c:	b29b      	uxth	r3, r3
 800529e:	86fb      	strh	r3, [r7, #54]	; 0x36
        b   = x0 + sb / dy02;
 80052a0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80052a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80052aa:	b29a      	uxth	r2, r3
 80052ac:	88fb      	ldrh	r3, [r7, #6]
 80052ae:	4413      	add	r3, r2
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	86bb      	strh	r3, [r7, #52]	; 0x34
        sa += dx12;
 80052b4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80052b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052ba:	4413      	add	r3, r2
 80052bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 80052be:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80052c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052c4:	4413      	add	r3, r2
 80052c6:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 80052c8:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 80052cc:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80052d0:	429a      	cmp	r2, r3
 80052d2:	dd05      	ble.n	80052e0 <Displ_fillTriangle+0x27e>
 80052d4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80052d6:	81fb      	strh	r3, [r7, #14]
 80052d8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80052da:	86fb      	strh	r3, [r7, #54]	; 0x36
 80052dc:	89fb      	ldrh	r3, [r7, #14]
 80052de:	86bb      	strh	r3, [r7, #52]	; 0x34
//      drawFastHLine(a, y, b-a+1, color);
        Displ_Line(a, y, b, y, color);
 80052e0:	f9b7 4032 	ldrsh.w	r4, [r7, #50]	; 0x32
 80052e4:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 80052e8:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 80052ec:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 80052f0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	4623      	mov	r3, r4
 80052f8:	f7ff fd05 	bl	8004d06 <Displ_Line>
    for(; y<=y2; y++) {
 80052fc:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8005300:	b29b      	uxth	r3, r3
 8005302:	3301      	adds	r3, #1
 8005304:	b29b      	uxth	r3, r3
 8005306:	867b      	strh	r3, [r7, #50]	; 0x32
 8005308:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 800530c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8005310:	429a      	cmp	r2, r3
 8005312:	ddbb      	ble.n	800528c <Displ_fillTriangle+0x22a>
    }
}
 8005314:	373c      	adds	r7, #60	; 0x3c
 8005316:	46bd      	mov	sp, r7
 8005318:	bd90      	pop	{r4, r7, pc}
	...

0800531c <Displ_WChar>:
 * @brief	display one character on the display
 * @param 	x,y: top left corner of the character to be printed
 * 			ch, font, color, bgcolor: as per parameter name
 * 			size: (1 or 2) single or double wided printing
 **********************/
void Displ_WChar(uint16_t x, uint16_t y, char ch, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 800531c:	b082      	sub	sp, #8
 800531e:	b590      	push	{r4, r7, lr}
 8005320:	b08d      	sub	sp, #52	; 0x34
 8005322:	af00      	add	r7, sp, #0
 8005324:	647b      	str	r3, [r7, #68]	; 0x44
 8005326:	4603      	mov	r3, r0
 8005328:	80fb      	strh	r3, [r7, #6]
 800532a:	460b      	mov	r3, r1
 800532c:	80bb      	strh	r3, [r7, #4]
 800532e:	4613      	mov	r3, r2
 8005330:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, bytes, j, bufSize, mask;

    const uint8_t *pos;
	uint8_t wsize=font.Width; //printing char width
 8005332:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005336:	76fb      	strb	r3, [r7, #27]

	if (size==2)
 8005338:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800533c:	2b02      	cmp	r3, #2
 800533e:	d102      	bne.n	8005346 <Displ_WChar+0x2a>
		wsize<<= 1;
 8005340:	7efb      	ldrb	r3, [r7, #27]
 8005342:	005b      	lsls	r3, r3, #1
 8005344:	76fb      	strb	r3, [r7, #27]
	bufSize=0;
 8005346:	2300      	movs	r3, #0
 8005348:	623b      	str	r3, [r7, #32]
	bytes=font.Height * font.Size ;
 800534a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800534e:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8005352:	fb02 f303 	mul.w	r3, r2, r3
 8005356:	617b      	str	r3, [r7, #20]
	pos=font.table+(ch - 32) * bytes ;//that's char position in table
 8005358:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800535a:	78fb      	ldrb	r3, [r7, #3]
 800535c:	3b20      	subs	r3, #32
 800535e:	4619      	mov	r1, r3
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	fb01 f303 	mul.w	r3, r1, r3
 8005366:	4413      	add	r3, r2
 8005368:	613b      	str	r3, [r7, #16]
	switch (font.Size) {
 800536a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800536e:	2b02      	cmp	r3, #2
 8005370:	d005      	beq.n	800537e <Displ_WChar+0x62>
 8005372:	2b03      	cmp	r3, #3
 8005374:	d107      	bne.n	8005386 <Displ_WChar+0x6a>
		case 3:
			mask=0x800000;
 8005376:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800537a:	61fb      	str	r3, [r7, #28]
			break;
 800537c:	e005      	b.n	800538a <Displ_WChar+0x6e>
		case 2:
			mask=0x8000;
 800537e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005382:	61fb      	str	r3, [r7, #28]
			break;
 8005384:	e001      	b.n	800538a <Displ_WChar+0x6e>
		default:
			mask=0x80;
 8005386:	2380      	movs	r3, #128	; 0x80
 8005388:	61fb      	str	r3, [r7, #28]
#endif

#ifdef Z_RGB666
//  setting up char image in RGB666 format

	uint8_t Rcol=(color & 0xF800)>>8;
 800538a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800538e:	121b      	asrs	r3, r3, #8
 8005390:	b2db      	uxtb	r3, r3
 8005392:	f023 0307 	bic.w	r3, r3, #7
 8005396:	73fb      	strb	r3, [r7, #15]
	uint8_t Gcol=(color & 0x07E0)>>3;
 8005398:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800539c:	10db      	asrs	r3, r3, #3
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	f023 0303 	bic.w	r3, r3, #3
 80053a4:	73bb      	strb	r3, [r7, #14]
	uint8_t Bcol=(color & 0x001F)<<3;
 80053a6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80053aa:	00db      	lsls	r3, r3, #3
 80053ac:	737b      	strb	r3, [r7, #13]
	uint8_t Rbak=(bgcolor & 0xF800)>>8;
 80053ae:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80053b2:	121b      	asrs	r3, r3, #8
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	f023 0307 	bic.w	r3, r3, #7
 80053ba:	733b      	strb	r3, [r7, #12]
	uint8_t Gbak=(bgcolor & 0x07E0)>>3;
 80053bc:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80053c0:	10db      	asrs	r3, r3, #3
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	f023 0303 	bic.w	r3, r3, #3
 80053c8:	72fb      	strb	r3, [r7, #11]
	uint8_t Bbak=(bgcolor & 0x001F)<<3;
 80053ca:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80053ce:	00db      	lsls	r3, r3, #3
 80053d0:	72bb      	strb	r3, [r7, #10]

	for(i = 0; i < (bytes); i+=font.Size){
 80053d2:	2300      	movs	r3, #0
 80053d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053d6:	e0af      	b.n	8005538 <Displ_WChar+0x21c>
		b=0;
 80053d8:	2300      	movs	r3, #0
 80053da:	62bb      	str	r3, [r7, #40]	; 0x28
		switch (font.Size) {
 80053dc:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d015      	beq.n	8005410 <Displ_WChar+0xf4>
 80053e4:	2b03      	cmp	r3, #3
 80053e6:	d120      	bne.n	800542a <Displ_WChar+0x10e>
			case 3:
				b=pos[i]<<16 | pos[i+1]<<8 | pos[i+2];
 80053e8:	693a      	ldr	r2, [r7, #16]
 80053ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053ec:	4413      	add	r3, r2
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	041a      	lsls	r2, r3, #16
 80053f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f4:	3301      	adds	r3, #1
 80053f6:	6939      	ldr	r1, [r7, #16]
 80053f8:	440b      	add	r3, r1
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	021b      	lsls	r3, r3, #8
 80053fe:	4313      	orrs	r3, r2
 8005400:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005402:	3202      	adds	r2, #2
 8005404:	6939      	ldr	r1, [r7, #16]
 8005406:	440a      	add	r2, r1
 8005408:	7812      	ldrb	r2, [r2, #0]
 800540a:	4313      	orrs	r3, r2
 800540c:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 800540e:	e011      	b.n	8005434 <Displ_WChar+0x118>
			case 2:
				b=pos[i]<<8 | pos[i+1];
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005414:	4413      	add	r3, r2
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	021b      	lsls	r3, r3, #8
 800541a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800541c:	3201      	adds	r2, #1
 800541e:	6939      	ldr	r1, [r7, #16]
 8005420:	440a      	add	r2, r1
 8005422:	7812      	ldrb	r2, [r2, #0]
 8005424:	4313      	orrs	r3, r2
 8005426:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 8005428:	e004      	b.n	8005434 <Displ_WChar+0x118>
			default:
				b=pos[i];
 800542a:	693a      	ldr	r2, [r7, #16]
 800542c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800542e:	4413      	add	r3, r2
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		for(j = 0; j < font.Width; j++) {
 8005434:	2300      	movs	r3, #0
 8005436:	627b      	str	r3, [r7, #36]	; 0x24
 8005438:	e072      	b.n	8005520 <Displ_WChar+0x204>
			if((b << j) & mask)  {
 800543a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800543c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800543e:	409a      	lsls	r2, r3
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	4013      	ands	r3, r2
 8005444:	2b00      	cmp	r3, #0
 8005446:	d034      	beq.n	80054b2 <Displ_WChar+0x196>
				dispBuffer[bufSize++] = Rcol;
 8005448:	4b53      	ldr	r3, [pc, #332]	; (8005598 <Displ_WChar+0x27c>)
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	6a3b      	ldr	r3, [r7, #32]
 800544e:	1c59      	adds	r1, r3, #1
 8005450:	6239      	str	r1, [r7, #32]
 8005452:	4413      	add	r3, r2
 8005454:	7bfa      	ldrb	r2, [r7, #15]
 8005456:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gcol;
 8005458:	4b4f      	ldr	r3, [pc, #316]	; (8005598 <Displ_WChar+0x27c>)
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	6a3b      	ldr	r3, [r7, #32]
 800545e:	1c59      	adds	r1, r3, #1
 8005460:	6239      	str	r1, [r7, #32]
 8005462:	4413      	add	r3, r2
 8005464:	7bba      	ldrb	r2, [r7, #14]
 8005466:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bcol;
 8005468:	4b4b      	ldr	r3, [pc, #300]	; (8005598 <Displ_WChar+0x27c>)
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	6a3b      	ldr	r3, [r7, #32]
 800546e:	1c59      	adds	r1, r3, #1
 8005470:	6239      	str	r1, [r7, #32]
 8005472:	4413      	add	r3, r2
 8005474:	7b7a      	ldrb	r2, [r7, #13]
 8005476:	701a      	strb	r2, [r3, #0]

				if (size==2){
 8005478:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800547c:	2b02      	cmp	r3, #2
 800547e:	d14c      	bne.n	800551a <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rcol;
 8005480:	4b45      	ldr	r3, [pc, #276]	; (8005598 <Displ_WChar+0x27c>)
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	6a3b      	ldr	r3, [r7, #32]
 8005486:	1c59      	adds	r1, r3, #1
 8005488:	6239      	str	r1, [r7, #32]
 800548a:	4413      	add	r3, r2
 800548c:	7bfa      	ldrb	r2, [r7, #15]
 800548e:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gcol;
 8005490:	4b41      	ldr	r3, [pc, #260]	; (8005598 <Displ_WChar+0x27c>)
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	6a3b      	ldr	r3, [r7, #32]
 8005496:	1c59      	adds	r1, r3, #1
 8005498:	6239      	str	r1, [r7, #32]
 800549a:	4413      	add	r3, r2
 800549c:	7bba      	ldrb	r2, [r7, #14]
 800549e:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bcol;
 80054a0:	4b3d      	ldr	r3, [pc, #244]	; (8005598 <Displ_WChar+0x27c>)
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	1c59      	adds	r1, r3, #1
 80054a8:	6239      	str	r1, [r7, #32]
 80054aa:	4413      	add	r3, r2
 80054ac:	7b7a      	ldrb	r2, [r7, #13]
 80054ae:	701a      	strb	r2, [r3, #0]
 80054b0:	e033      	b.n	800551a <Displ_WChar+0x1fe>
				}
			} else {
				dispBuffer[bufSize++] = Rbak;
 80054b2:	4b39      	ldr	r3, [pc, #228]	; (8005598 <Displ_WChar+0x27c>)
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	1c59      	adds	r1, r3, #1
 80054ba:	6239      	str	r1, [r7, #32]
 80054bc:	4413      	add	r3, r2
 80054be:	7b3a      	ldrb	r2, [r7, #12]
 80054c0:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gbak;
 80054c2:	4b35      	ldr	r3, [pc, #212]	; (8005598 <Displ_WChar+0x27c>)
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	1c59      	adds	r1, r3, #1
 80054ca:	6239      	str	r1, [r7, #32]
 80054cc:	4413      	add	r3, r2
 80054ce:	7afa      	ldrb	r2, [r7, #11]
 80054d0:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bbak;
 80054d2:	4b31      	ldr	r3, [pc, #196]	; (8005598 <Displ_WChar+0x27c>)
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	6a3b      	ldr	r3, [r7, #32]
 80054d8:	1c59      	adds	r1, r3, #1
 80054da:	6239      	str	r1, [r7, #32]
 80054dc:	4413      	add	r3, r2
 80054de:	7aba      	ldrb	r2, [r7, #10]
 80054e0:	701a      	strb	r2, [r3, #0]
				if (size==2) {
 80054e2:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d117      	bne.n	800551a <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rbak;
 80054ea:	4b2b      	ldr	r3, [pc, #172]	; (8005598 <Displ_WChar+0x27c>)
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	1c59      	adds	r1, r3, #1
 80054f2:	6239      	str	r1, [r7, #32]
 80054f4:	4413      	add	r3, r2
 80054f6:	7b3a      	ldrb	r2, [r7, #12]
 80054f8:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gbak;
 80054fa:	4b27      	ldr	r3, [pc, #156]	; (8005598 <Displ_WChar+0x27c>)
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	6a3b      	ldr	r3, [r7, #32]
 8005500:	1c59      	adds	r1, r3, #1
 8005502:	6239      	str	r1, [r7, #32]
 8005504:	4413      	add	r3, r2
 8005506:	7afa      	ldrb	r2, [r7, #11]
 8005508:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bbak;
 800550a:	4b23      	ldr	r3, [pc, #140]	; (8005598 <Displ_WChar+0x27c>)
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	1c59      	adds	r1, r3, #1
 8005512:	6239      	str	r1, [r7, #32]
 8005514:	4413      	add	r3, r2
 8005516:	7aba      	ldrb	r2, [r7, #10]
 8005518:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < font.Width; j++) {
 800551a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551c:	3301      	adds	r3, #1
 800551e:	627b      	str	r3, [r7, #36]	; 0x24
 8005520:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005524:	461a      	mov	r2, r3
 8005526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005528:	4293      	cmp	r3, r2
 800552a:	d386      	bcc.n	800543a <Displ_WChar+0x11e>
	for(i = 0; i < (bytes); i+=font.Size){
 800552c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8005530:	461a      	mov	r2, r3
 8005532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005534:	4413      	add	r3, r2
 8005536:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005538:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	429a      	cmp	r2, r3
 800553e:	f4ff af4b 	bcc.w	80053d8 <Displ_WChar+0xbc>
			}
		}
	}
#endif

	Displ_SetAddressWindow(x, y, x+wsize-1, y+font.Height-1);
 8005542:	7efb      	ldrb	r3, [r7, #27]
 8005544:	b29a      	uxth	r2, r3
 8005546:	88fb      	ldrh	r3, [r7, #6]
 8005548:	4413      	add	r3, r2
 800554a:	b29b      	uxth	r3, r3
 800554c:	3b01      	subs	r3, #1
 800554e:	b29c      	uxth	r4, r3
 8005550:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8005554:	88bb      	ldrh	r3, [r7, #4]
 8005556:	4413      	add	r3, r2
 8005558:	b29b      	uxth	r3, r3
 800555a:	3b01      	subs	r3, #1
 800555c:	b29b      	uxth	r3, r3
 800555e:	88b9      	ldrh	r1, [r7, #4]
 8005560:	88f8      	ldrh	r0, [r7, #6]
 8005562:	4622      	mov	r2, r4
 8005564:	f7fe ff2e 	bl	80043c4 <Displ_SetAddressWindow>
	Displ_WriteData(dispBuffer,bufSize,0);
 8005568:	4b0b      	ldr	r3, [pc, #44]	; (8005598 <Displ_WChar+0x27c>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2200      	movs	r2, #0
 800556e:	6a39      	ldr	r1, [r7, #32]
 8005570:	4618      	mov	r0, r3
 8005572:	f7fe fed0 	bl	8004316 <Displ_WriteData>
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8005576:	4b08      	ldr	r3, [pc, #32]	; (8005598 <Displ_WChar+0x27c>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a08      	ldr	r2, [pc, #32]	; (800559c <Displ_WChar+0x280>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d101      	bne.n	8005584 <Displ_WChar+0x268>
 8005580:	4b07      	ldr	r3, [pc, #28]	; (80055a0 <Displ_WChar+0x284>)
 8005582:	e000      	b.n	8005586 <Displ_WChar+0x26a>
 8005584:	4b05      	ldr	r3, [pc, #20]	; (800559c <Displ_WChar+0x280>)
 8005586:	4a04      	ldr	r2, [pc, #16]	; (8005598 <Displ_WChar+0x27c>)
 8005588:	6013      	str	r3, [r2, #0]

}
 800558a:	bf00      	nop
 800558c:	3734      	adds	r7, #52	; 0x34
 800558e:	46bd      	mov	sp, r7
 8005590:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005594:	b002      	add	sp, #8
 8005596:	4770      	bx	lr
 8005598:	2000002c 	.word	0x2000002c
 800559c:	2000752c 	.word	0x2000752c
 80055a0:	2000792c 	.word	0x2000792c

080055a4 <Displ_drawRoundRect>:




void Displ_drawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 80055a4:	b590      	push	{r4, r7, lr}
 80055a6:	b087      	sub	sp, #28
 80055a8:	af02      	add	r7, sp, #8
 80055aa:	4604      	mov	r4, r0
 80055ac:	4608      	mov	r0, r1
 80055ae:	4611      	mov	r1, r2
 80055b0:	461a      	mov	r2, r3
 80055b2:	4623      	mov	r3, r4
 80055b4:	80fb      	strh	r3, [r7, #6]
 80055b6:	4603      	mov	r3, r0
 80055b8:	80bb      	strh	r3, [r7, #4]
 80055ba:	460b      	mov	r3, r1
 80055bc:	807b      	strh	r3, [r7, #2]
 80055be:	4613      	mov	r3, r2
 80055c0:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 80055c2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80055c6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80055ca:	4293      	cmp	r3, r2
 80055cc:	bfa8      	it	ge
 80055ce:	4613      	movge	r3, r2
 80055d0:	b21b      	sxth	r3, r3
 80055d2:	0fda      	lsrs	r2, r3, #31
 80055d4:	4413      	add	r3, r2
 80055d6:	105b      	asrs	r3, r3, #1
 80055d8:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 80055da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80055de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	dd01      	ble.n	80055ea <Displ_drawRoundRect+0x46>
 80055e6:	89fb      	ldrh	r3, [r7, #14]
 80055e8:	843b      	strh	r3, [r7, #32]
    Displ_Line(x+r, y, x+w-r-1, y, color);
 80055ea:	88fa      	ldrh	r2, [r7, #6]
 80055ec:	8c3b      	ldrh	r3, [r7, #32]
 80055ee:	4413      	add	r3, r2
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	b218      	sxth	r0, r3
 80055f4:	88fa      	ldrh	r2, [r7, #6]
 80055f6:	887b      	ldrh	r3, [r7, #2]
 80055f8:	4413      	add	r3, r2
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	8c3b      	ldrh	r3, [r7, #32]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	b29b      	uxth	r3, r3
 8005602:	3b01      	subs	r3, #1
 8005604:	b29b      	uxth	r3, r3
 8005606:	b21a      	sxth	r2, r3
 8005608:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800560c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005610:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005612:	9300      	str	r3, [sp, #0]
 8005614:	4623      	mov	r3, r4
 8005616:	f7ff fb76 	bl	8004d06 <Displ_Line>
    Displ_Line(x+r, y+h-1, x-1+w-r, y+h-1, color);
 800561a:	88fa      	ldrh	r2, [r7, #6]
 800561c:	8c3b      	ldrh	r3, [r7, #32]
 800561e:	4413      	add	r3, r2
 8005620:	b29b      	uxth	r3, r3
 8005622:	b218      	sxth	r0, r3
 8005624:	88ba      	ldrh	r2, [r7, #4]
 8005626:	883b      	ldrh	r3, [r7, #0]
 8005628:	4413      	add	r3, r2
 800562a:	b29b      	uxth	r3, r3
 800562c:	3b01      	subs	r3, #1
 800562e:	b29b      	uxth	r3, r3
 8005630:	b219      	sxth	r1, r3
 8005632:	88fa      	ldrh	r2, [r7, #6]
 8005634:	887b      	ldrh	r3, [r7, #2]
 8005636:	4413      	add	r3, r2
 8005638:	b29a      	uxth	r2, r3
 800563a:	8c3b      	ldrh	r3, [r7, #32]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	b29b      	uxth	r3, r3
 8005640:	3b01      	subs	r3, #1
 8005642:	b29b      	uxth	r3, r3
 8005644:	b21c      	sxth	r4, r3
 8005646:	88ba      	ldrh	r2, [r7, #4]
 8005648:	883b      	ldrh	r3, [r7, #0]
 800564a:	4413      	add	r3, r2
 800564c:	b29b      	uxth	r3, r3
 800564e:	3b01      	subs	r3, #1
 8005650:	b29b      	uxth	r3, r3
 8005652:	b21a      	sxth	r2, r3
 8005654:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	4613      	mov	r3, r2
 800565a:	4622      	mov	r2, r4
 800565c:	f7ff fb53 	bl	8004d06 <Displ_Line>
    Displ_Line(x, y+r, x, y-1+h-r, color); // Left
 8005660:	88ba      	ldrh	r2, [r7, #4]
 8005662:	8c3b      	ldrh	r3, [r7, #32]
 8005664:	4413      	add	r3, r2
 8005666:	b29b      	uxth	r3, r3
 8005668:	b219      	sxth	r1, r3
 800566a:	88ba      	ldrh	r2, [r7, #4]
 800566c:	883b      	ldrh	r3, [r7, #0]
 800566e:	4413      	add	r3, r2
 8005670:	b29a      	uxth	r2, r3
 8005672:	8c3b      	ldrh	r3, [r7, #32]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	b29b      	uxth	r3, r3
 8005678:	3b01      	subs	r3, #1
 800567a:	b29b      	uxth	r3, r3
 800567c:	b21c      	sxth	r4, r3
 800567e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005682:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005686:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005688:	9300      	str	r3, [sp, #0]
 800568a:	4623      	mov	r3, r4
 800568c:	f7ff fb3b 	bl	8004d06 <Displ_Line>
    Displ_Line(x+w-1, y+r, x+w-1, y-1+h-r, color); // Right
 8005690:	88fa      	ldrh	r2, [r7, #6]
 8005692:	887b      	ldrh	r3, [r7, #2]
 8005694:	4413      	add	r3, r2
 8005696:	b29b      	uxth	r3, r3
 8005698:	3b01      	subs	r3, #1
 800569a:	b29b      	uxth	r3, r3
 800569c:	b218      	sxth	r0, r3
 800569e:	88ba      	ldrh	r2, [r7, #4]
 80056a0:	8c3b      	ldrh	r3, [r7, #32]
 80056a2:	4413      	add	r3, r2
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	b219      	sxth	r1, r3
 80056a8:	88fa      	ldrh	r2, [r7, #6]
 80056aa:	887b      	ldrh	r3, [r7, #2]
 80056ac:	4413      	add	r3, r2
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	b21c      	sxth	r4, r3
 80056b6:	88ba      	ldrh	r2, [r7, #4]
 80056b8:	883b      	ldrh	r3, [r7, #0]
 80056ba:	4413      	add	r3, r2
 80056bc:	b29a      	uxth	r2, r3
 80056be:	8c3b      	ldrh	r3, [r7, #32]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	3b01      	subs	r3, #1
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	b21a      	sxth	r2, r3
 80056ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80056cc:	9300      	str	r3, [sp, #0]
 80056ce:	4613      	mov	r3, r2
 80056d0:	4622      	mov	r2, r4
 80056d2:	f7ff fb18 	bl	8004d06 <Displ_Line>
    drawCircleHelper(x+r    , y+r    , r, 1, color);
 80056d6:	88fa      	ldrh	r2, [r7, #6]
 80056d8:	8c3b      	ldrh	r3, [r7, #32]
 80056da:	4413      	add	r3, r2
 80056dc:	b29b      	uxth	r3, r3
 80056de:	b218      	sxth	r0, r3
 80056e0:	88ba      	ldrh	r2, [r7, #4]
 80056e2:	8c3b      	ldrh	r3, [r7, #32]
 80056e4:	4413      	add	r3, r2
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	b219      	sxth	r1, r3
 80056ea:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80056ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	2301      	movs	r3, #1
 80056f4:	f7ff f93a 	bl	800496c <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 80056f8:	88fa      	ldrh	r2, [r7, #6]
 80056fa:	887b      	ldrh	r3, [r7, #2]
 80056fc:	4413      	add	r3, r2
 80056fe:	b29a      	uxth	r2, r3
 8005700:	8c3b      	ldrh	r3, [r7, #32]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	b29b      	uxth	r3, r3
 8005706:	3b01      	subs	r3, #1
 8005708:	b29b      	uxth	r3, r3
 800570a:	b218      	sxth	r0, r3
 800570c:	88ba      	ldrh	r2, [r7, #4]
 800570e:	8c3b      	ldrh	r3, [r7, #32]
 8005710:	4413      	add	r3, r2
 8005712:	b29b      	uxth	r3, r3
 8005714:	b219      	sxth	r1, r3
 8005716:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800571a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800571c:	9300      	str	r3, [sp, #0]
 800571e:	2302      	movs	r3, #2
 8005720:	f7ff f924 	bl	800496c <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 8005724:	88fa      	ldrh	r2, [r7, #6]
 8005726:	887b      	ldrh	r3, [r7, #2]
 8005728:	4413      	add	r3, r2
 800572a:	b29a      	uxth	r2, r3
 800572c:	8c3b      	ldrh	r3, [r7, #32]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	b29b      	uxth	r3, r3
 8005732:	3b01      	subs	r3, #1
 8005734:	b29b      	uxth	r3, r3
 8005736:	b218      	sxth	r0, r3
 8005738:	88ba      	ldrh	r2, [r7, #4]
 800573a:	883b      	ldrh	r3, [r7, #0]
 800573c:	4413      	add	r3, r2
 800573e:	b29a      	uxth	r2, r3
 8005740:	8c3b      	ldrh	r3, [r7, #32]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	b29b      	uxth	r3, r3
 8005746:	3b01      	subs	r3, #1
 8005748:	b29b      	uxth	r3, r3
 800574a:	b219      	sxth	r1, r3
 800574c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005750:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005752:	9300      	str	r3, [sp, #0]
 8005754:	2304      	movs	r3, #4
 8005756:	f7ff f909 	bl	800496c <drawCircleHelper>
    drawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 800575a:	88fa      	ldrh	r2, [r7, #6]
 800575c:	8c3b      	ldrh	r3, [r7, #32]
 800575e:	4413      	add	r3, r2
 8005760:	b29b      	uxth	r3, r3
 8005762:	b218      	sxth	r0, r3
 8005764:	88ba      	ldrh	r2, [r7, #4]
 8005766:	883b      	ldrh	r3, [r7, #0]
 8005768:	4413      	add	r3, r2
 800576a:	b29a      	uxth	r2, r3
 800576c:	8c3b      	ldrh	r3, [r7, #32]
 800576e:	1ad3      	subs	r3, r2, r3
 8005770:	b29b      	uxth	r3, r3
 8005772:	3b01      	subs	r3, #1
 8005774:	b29b      	uxth	r3, r3
 8005776:	b219      	sxth	r1, r3
 8005778:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800577c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800577e:	9300      	str	r3, [sp, #0]
 8005780:	2308      	movs	r3, #8
 8005782:	f7ff f8f3 	bl	800496c <drawCircleHelper>
}
 8005786:	bf00      	nop
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	bd90      	pop	{r4, r7, pc}

0800578e <Displ_fillRoundRect>:




void Displ_fillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 800578e:	b590      	push	{r4, r7, lr}
 8005790:	b087      	sub	sp, #28
 8005792:	af02      	add	r7, sp, #8
 8005794:	4604      	mov	r4, r0
 8005796:	4608      	mov	r0, r1
 8005798:	4611      	mov	r1, r2
 800579a:	461a      	mov	r2, r3
 800579c:	4623      	mov	r3, r4
 800579e:	80fb      	strh	r3, [r7, #6]
 80057a0:	4603      	mov	r3, r0
 80057a2:	80bb      	strh	r3, [r7, #4]
 80057a4:	460b      	mov	r3, r1
 80057a6:	807b      	strh	r3, [r7, #2]
 80057a8:	4613      	mov	r3, r2
 80057aa:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 80057ac:	f9b7 2000 	ldrsh.w	r2, [r7]
 80057b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80057b4:	4293      	cmp	r3, r2
 80057b6:	bfa8      	it	ge
 80057b8:	4613      	movge	r3, r2
 80057ba:	b21b      	sxth	r3, r3
 80057bc:	0fda      	lsrs	r2, r3, #31
 80057be:	4413      	add	r3, r2
 80057c0:	105b      	asrs	r3, r3, #1
 80057c2:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 80057c4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80057c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	dd01      	ble.n	80057d4 <Displ_fillRoundRect+0x46>
 80057d0:	89fb      	ldrh	r3, [r7, #14]
 80057d2:	843b      	strh	r3, [r7, #32]
    Displ_FillArea(x+r, y, w-2*r, h, color);
 80057d4:	88fa      	ldrh	r2, [r7, #6]
 80057d6:	8c3b      	ldrh	r3, [r7, #32]
 80057d8:	4413      	add	r3, r2
 80057da:	b298      	uxth	r0, r3
 80057dc:	88b9      	ldrh	r1, [r7, #4]
 80057de:	887a      	ldrh	r2, [r7, #2]
 80057e0:	8c3b      	ldrh	r3, [r7, #32]
 80057e2:	005b      	lsls	r3, r3, #1
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	b29a      	uxth	r2, r3
 80057ea:	883c      	ldrh	r4, [r7, #0]
 80057ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80057ee:	9300      	str	r3, [sp, #0]
 80057f0:	4623      	mov	r3, r4
 80057f2:	f7fe fed7 	bl	80045a4 <Displ_FillArea>
    fillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 80057f6:	88fa      	ldrh	r2, [r7, #6]
 80057f8:	887b      	ldrh	r3, [r7, #2]
 80057fa:	4413      	add	r3, r2
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	8c3b      	ldrh	r3, [r7, #32]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	b29b      	uxth	r3, r3
 8005804:	3b01      	subs	r3, #1
 8005806:	b29b      	uxth	r3, r3
 8005808:	b218      	sxth	r0, r3
 800580a:	88ba      	ldrh	r2, [r7, #4]
 800580c:	8c3b      	ldrh	r3, [r7, #32]
 800580e:	4413      	add	r3, r2
 8005810:	b29b      	uxth	r3, r3
 8005812:	b219      	sxth	r1, r3
 8005814:	883a      	ldrh	r2, [r7, #0]
 8005816:	8c3b      	ldrh	r3, [r7, #32]
 8005818:	005b      	lsls	r3, r3, #1
 800581a:	b29b      	uxth	r3, r3
 800581c:	1ad3      	subs	r3, r2, r3
 800581e:	b29b      	uxth	r3, r3
 8005820:	3b01      	subs	r3, #1
 8005822:	b29b      	uxth	r3, r3
 8005824:	b21b      	sxth	r3, r3
 8005826:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 800582a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800582c:	9201      	str	r2, [sp, #4]
 800582e:	9300      	str	r3, [sp, #0]
 8005830:	2301      	movs	r3, #1
 8005832:	4622      	mov	r2, r4
 8005834:	f7ff f95e 	bl	8004af4 <fillCircleHelper>
    fillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 8005838:	88fa      	ldrh	r2, [r7, #6]
 800583a:	8c3b      	ldrh	r3, [r7, #32]
 800583c:	4413      	add	r3, r2
 800583e:	b29b      	uxth	r3, r3
 8005840:	b218      	sxth	r0, r3
 8005842:	88ba      	ldrh	r2, [r7, #4]
 8005844:	8c3b      	ldrh	r3, [r7, #32]
 8005846:	4413      	add	r3, r2
 8005848:	b29b      	uxth	r3, r3
 800584a:	b219      	sxth	r1, r3
 800584c:	883a      	ldrh	r2, [r7, #0]
 800584e:	8c3b      	ldrh	r3, [r7, #32]
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	b29b      	uxth	r3, r3
 8005854:	1ad3      	subs	r3, r2, r3
 8005856:	b29b      	uxth	r3, r3
 8005858:	3b01      	subs	r3, #1
 800585a:	b29b      	uxth	r3, r3
 800585c:	b21b      	sxth	r3, r3
 800585e:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8005862:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005864:	9201      	str	r2, [sp, #4]
 8005866:	9300      	str	r3, [sp, #0]
 8005868:	2302      	movs	r3, #2
 800586a:	4622      	mov	r2, r4
 800586c:	f7ff f942 	bl	8004af4 <fillCircleHelper>
}
 8005870:	bf00      	nop
 8005872:	3714      	adds	r7, #20
 8005874:	46bd      	mov	sp, r7
 8005876:	bd90      	pop	{r4, r7, pc}

08005878 <Displ_WString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_WString(uint16_t x, uint16_t y, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8005878:	b082      	sub	sp, #8
 800587a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800587c:	b08b      	sub	sp, #44	; 0x2c
 800587e:	af06      	add	r7, sp, #24
 8005880:	603a      	str	r2, [r7, #0]
 8005882:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005884:	4603      	mov	r3, r0
 8005886:	80fb      	strh	r3, [r7, #6]
 8005888:	460b      	mov	r3, r1
 800588a:	80bb      	strh	r3, [r7, #4]
	uint16_t delta=font.Width;
 800588c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800588e:	81fb      	strh	r3, [r7, #14]
	if (size>1)
 8005890:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8005894:	2b01      	cmp	r3, #1
 8005896:	d922      	bls.n	80058de <Displ_WString+0x66>
		delta<<=1;
 8005898:	89fb      	ldrh	r3, [r7, #14]
 800589a:	005b      	lsls	r3, r3, #1
 800589c:	81fb      	strh	r3, [r7, #14]

    while(*str) {
 800589e:	e01e      	b.n	80058de <Displ_WString+0x66>
                str++;
                continue;
            }
        }
 */
        Displ_WChar(x, y, *str, font, size, color, bgcolor);
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	781a      	ldrb	r2, [r3, #0]
 80058a4:	88bd      	ldrh	r5, [r7, #4]
 80058a6:	88fc      	ldrh	r4, [r7, #6]
 80058a8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80058ac:	9304      	str	r3, [sp, #16]
 80058ae:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80058b0:	9303      	str	r3, [sp, #12]
 80058b2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80058b6:	9302      	str	r3, [sp, #8]
 80058b8:	466e      	mov	r6, sp
 80058ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80058be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80058c2:	e886 0003 	stmia.w	r6, {r0, r1}
 80058c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c8:	4629      	mov	r1, r5
 80058ca:	4620      	mov	r0, r4
 80058cc:	f7ff fd26 	bl	800531c <Displ_WChar>
        x += delta;
 80058d0:	88fa      	ldrh	r2, [r7, #6]
 80058d2:	89fb      	ldrh	r3, [r7, #14]
 80058d4:	4413      	add	r3, r2
 80058d6:	80fb      	strh	r3, [r7, #6]
        str++;
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	3301      	adds	r3, #1
 80058dc:	603b      	str	r3, [r7, #0]
    while(*str) {
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d1dc      	bne.n	80058a0 <Displ_WString+0x28>
    }
}
 80058e6:	bf00      	nop
 80058e8:	bf00      	nop
 80058ea:	3714      	adds	r7, #20
 80058ec:	46bd      	mov	sp, r7
 80058ee:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80058f2:	b002      	add	sp, #8
 80058f4:	4770      	bx	lr
	...

080058f8 <Displ_BackLight>:
 *				'0'		set the display level to 0 (off)
 *				'I'		'Initialize'  IT MUST BE in dimming mode
 *              'Q'		do nothing, just return current level
 * @return		current backlight level
 **************************************/
uint32_t  Displ_BackLight(uint8_t cmd) {
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	4603      	mov	r3, r0
 8005900:	71fb      	strb	r3, [r7, #7]

#ifdef DISPLAY_DIMMING_MODE
	static uint16_t memCCR1=0;  			//it stores CCR1 value while in stand-by
#endif

	switch (cmd) {
 8005902:	79fb      	ldrb	r3, [r7, #7]
 8005904:	2b51      	cmp	r3, #81	; 0x51
 8005906:	d00a      	beq.n	800591e <Displ_BackLight+0x26>
 8005908:	2b51      	cmp	r3, #81	; 0x51
 800590a:	dc16      	bgt.n	800593a <Displ_BackLight+0x42>
 800590c:	2b46      	cmp	r3, #70	; 0x46
 800590e:	d008      	beq.n	8005922 <Displ_BackLight+0x2a>
 8005910:	2b46      	cmp	r3, #70	; 0x46
 8005912:	dc12      	bgt.n	800593a <Displ_BackLight+0x42>
 8005914:	2b30      	cmp	r3, #48	; 0x30
 8005916:	d00a      	beq.n	800592e <Displ_BackLight+0x36>
 8005918:	2b31      	cmp	r3, #49	; 0x31
 800591a:	d002      	beq.n	8005922 <Displ_BackLight+0x2a>
	  	HAL_TIM_PWM_Start(&BKLIT_T, BKLIT_CHANNEL);
		BKLIT_TIMER->BKLIT_CCR=BKLIT_INIT_LEVEL;
		break;
#endif
	default:
		break;
 800591c:	e00d      	b.n	800593a <Displ_BackLight+0x42>
		__NOP();
 800591e:	bf00      	nop
		break;
 8005920:	e00c      	b.n	800593c <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_SET);
 8005922:	2201      	movs	r2, #1
 8005924:	2140      	movs	r1, #64	; 0x40
 8005926:	480a      	ldr	r0, [pc, #40]	; (8005950 <Displ_BackLight+0x58>)
 8005928:	f002 f860 	bl	80079ec <HAL_GPIO_WritePin>
		break;
 800592c:	e006      	b.n	800593c <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 800592e:	2200      	movs	r2, #0
 8005930:	2140      	movs	r1, #64	; 0x40
 8005932:	4807      	ldr	r0, [pc, #28]	; (8005950 <Displ_BackLight+0x58>)
 8005934:	f002 f85a 	bl	80079ec <HAL_GPIO_WritePin>
		break;
 8005938:	e000      	b.n	800593c <Displ_BackLight+0x44>
		break;
 800593a:	bf00      	nop
	}
#ifndef DISPLAY_DIMMING_MODE
	return HAL_GPIO_ReadPin(DISPL_LED_GPIO_Port, DISPL_LED_Pin);
 800593c:	2140      	movs	r1, #64	; 0x40
 800593e:	4804      	ldr	r0, [pc, #16]	; (8005950 <Displ_BackLight+0x58>)
 8005940:	f002 f83c 	bl	80079bc <HAL_GPIO_ReadPin>
 8005944:	4603      	mov	r3, r0
#else
	return (BKLIT_TIMER->BKLIT_CCR);
#endif
}
 8005946:	4618      	mov	r0, r3
 8005948:	3708      	adds	r7, #8
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	40020000 	.word	0x40020000

08005954 <testLines>:




void testLines(uint16_t color)
{
 8005954:	b590      	push	{r4, r7, lr}
 8005956:	b08b      	sub	sp, #44	; 0x2c
 8005958:	af02      	add	r7, sp, #8
 800595a:	4603      	mov	r3, r0
 800595c:	80fb      	strh	r3, [r7, #6]
    int           x1, y1, x2, y2,
                  w = _width,
 800595e:	4b7c      	ldr	r3, [pc, #496]	; (8005b50 <testLines+0x1fc>)
 8005960:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005964:	617b      	str	r3, [r7, #20]
                  h = _height;
 8005966:	4b7b      	ldr	r3, [pc, #492]	; (8005b54 <testLines+0x200>)
 8005968:	f9b3 3000 	ldrsh.w	r3, [r3]
 800596c:	613b      	str	r3, [r7, #16]

    Displ_CLS(BLACK);
 800596e:	2000      	movs	r0, #0
 8005970:	f7fe ffe0 	bl	8004934 <Displ_CLS>

    x1 = y1 = 0;
 8005974:	2300      	movs	r3, #0
 8005976:	60fb      	str	r3, [r7, #12]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	60bb      	str	r3, [r7, #8]
    y2    = h - 1;
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	3b01      	subs	r3, #1
 8005980:	61bb      	str	r3, [r7, #24]
//    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005982:	2300      	movs	r3, #0
 8005984:	61fb      	str	r3, [r7, #28]
 8005986:	e00f      	b.n	80059a8 <testLines+0x54>
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	b218      	sxth	r0, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	b219      	sxth	r1, r3
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	b21a      	sxth	r2, r3
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	b21c      	sxth	r4, r3
 8005998:	88fb      	ldrh	r3, [r7, #6]
 800599a:	9300      	str	r3, [sp, #0]
 800599c:	4623      	mov	r3, r4
 800599e:	f7ff f9b2 	bl	8004d06 <Displ_Line>
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	3306      	adds	r3, #6
 80059a6:	61fb      	str	r3, [r7, #28]
 80059a8:	69fa      	ldr	r2, [r7, #28]
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	dbeb      	blt.n	8005988 <testLines+0x34>
    x2    = w - 1;
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	3b01      	subs	r3, #1
 80059b4:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 80059b6:	2300      	movs	r3, #0
 80059b8:	61bb      	str	r3, [r7, #24]
 80059ba:	e00f      	b.n	80059dc <testLines+0x88>
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	b218      	sxth	r0, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	b219      	sxth	r1, r3
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	b21a      	sxth	r2, r3
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	b21c      	sxth	r4, r3
 80059cc:	88fb      	ldrh	r3, [r7, #6]
 80059ce:	9300      	str	r3, [sp, #0]
 80059d0:	4623      	mov	r3, r4
 80059d2:	f7ff f998 	bl	8004d06 <Displ_Line>
 80059d6:	69bb      	ldr	r3, [r7, #24]
 80059d8:	3306      	adds	r3, #6
 80059da:	61bb      	str	r3, [r7, #24]
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	dbeb      	blt.n	80059bc <testLines+0x68>

    Displ_CLS(BLACK);
 80059e4:	2000      	movs	r0, #0
 80059e6:	f7fe ffa5 	bl	8004934 <Displ_CLS>

    x1    = w - 1;
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	3b01      	subs	r3, #1
 80059ee:	60bb      	str	r3, [r7, #8]
    y1    = 0;
 80059f0:	2300      	movs	r3, #0
 80059f2:	60fb      	str	r3, [r7, #12]
    y2    = h - 1;
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	3b01      	subs	r3, #1
 80059f8:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 80059fa:	2300      	movs	r3, #0
 80059fc:	61fb      	str	r3, [r7, #28]
 80059fe:	e00f      	b.n	8005a20 <testLines+0xcc>
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	b218      	sxth	r0, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	b219      	sxth	r1, r3
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	b21a      	sxth	r2, r3
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	b21c      	sxth	r4, r3
 8005a10:	88fb      	ldrh	r3, [r7, #6]
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	4623      	mov	r3, r4
 8005a16:	f7ff f976 	bl	8004d06 <Displ_Line>
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	3306      	adds	r3, #6
 8005a1e:	61fb      	str	r3, [r7, #28]
 8005a20:	69fa      	ldr	r2, [r7, #28]
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	dbeb      	blt.n	8005a00 <testLines+0xac>
    x2    = 0;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	61bb      	str	r3, [r7, #24]
 8005a30:	e00f      	b.n	8005a52 <testLines+0xfe>
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	b218      	sxth	r0, r3
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	b219      	sxth	r1, r3
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	b21a      	sxth	r2, r3
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	b21c      	sxth	r4, r3
 8005a42:	88fb      	ldrh	r3, [r7, #6]
 8005a44:	9300      	str	r3, [sp, #0]
 8005a46:	4623      	mov	r3, r4
 8005a48:	f7ff f95d 	bl	8004d06 <Displ_Line>
 8005a4c:	69bb      	ldr	r3, [r7, #24]
 8005a4e:	3306      	adds	r3, #6
 8005a50:	61bb      	str	r3, [r7, #24]
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	dbeb      	blt.n	8005a32 <testLines+0xde>

    Displ_CLS(BLACK);
 8005a5a:	2000      	movs	r0, #0
 8005a5c:	f7fe ff6a 	bl	8004934 <Displ_CLS>

    x1    = 0;
 8005a60:	2300      	movs	r3, #0
 8005a62:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	3b01      	subs	r3, #1
 8005a68:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005a6e:	2300      	movs	r3, #0
 8005a70:	61fb      	str	r3, [r7, #28]
 8005a72:	e00f      	b.n	8005a94 <testLines+0x140>
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	b218      	sxth	r0, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	b219      	sxth	r1, r3
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	b21a      	sxth	r2, r3
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	b21c      	sxth	r4, r3
 8005a84:	88fb      	ldrh	r3, [r7, #6]
 8005a86:	9300      	str	r3, [sp, #0]
 8005a88:	4623      	mov	r3, r4
 8005a8a:	f7ff f93c 	bl	8004d06 <Displ_Line>
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	3306      	adds	r3, #6
 8005a92:	61fb      	str	r3, [r7, #28]
 8005a94:	69fa      	ldr	r2, [r7, #28]
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	dbeb      	blt.n	8005a74 <testLines+0x120>
    x2    = w - 1;
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	61bb      	str	r3, [r7, #24]
 8005aa6:	e00f      	b.n	8005ac8 <testLines+0x174>
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	b218      	sxth	r0, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	b219      	sxth	r1, r3
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	b21a      	sxth	r2, r3
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	b21c      	sxth	r4, r3
 8005ab8:	88fb      	ldrh	r3, [r7, #6]
 8005aba:	9300      	str	r3, [sp, #0]
 8005abc:	4623      	mov	r3, r4
 8005abe:	f7ff f922 	bl	8004d06 <Displ_Line>
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	3306      	adds	r3, #6
 8005ac6:	61bb      	str	r3, [r7, #24]
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	dbeb      	blt.n	8005aa8 <testLines+0x154>

    Displ_CLS(BLACK);
 8005ad0:	2000      	movs	r0, #0
 8005ad2:	f7fe ff2f 	bl	8004934 <Displ_CLS>

    x1    = w - 1;
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	3b01      	subs	r3, #1
 8005ada:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	61fb      	str	r3, [r7, #28]
 8005aea:	e00f      	b.n	8005b0c <testLines+0x1b8>
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	b218      	sxth	r0, r3
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	b219      	sxth	r1, r3
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	b21a      	sxth	r2, r3
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	b21c      	sxth	r4, r3
 8005afc:	88fb      	ldrh	r3, [r7, #6]
 8005afe:	9300      	str	r3, [sp, #0]
 8005b00:	4623      	mov	r3, r4
 8005b02:	f7ff f900 	bl	8004d06 <Displ_Line>
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	3306      	adds	r3, #6
 8005b0a:	61fb      	str	r3, [r7, #28]
 8005b0c:	69fa      	ldr	r2, [r7, #28]
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	dbeb      	blt.n	8005aec <testLines+0x198>
    x2    = 0;
 8005b14:	2300      	movs	r3, #0
 8005b16:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005b18:	2300      	movs	r3, #0
 8005b1a:	61bb      	str	r3, [r7, #24]
 8005b1c:	e00f      	b.n	8005b3e <testLines+0x1ea>
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	b218      	sxth	r0, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	b219      	sxth	r1, r3
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	b21a      	sxth	r2, r3
 8005b2a:	69bb      	ldr	r3, [r7, #24]
 8005b2c:	b21c      	sxth	r4, r3
 8005b2e:	88fb      	ldrh	r3, [r7, #6]
 8005b30:	9300      	str	r3, [sp, #0]
 8005b32:	4623      	mov	r3, r4
 8005b34:	f7ff f8e7 	bl	8004d06 <Displ_Line>
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	3306      	adds	r3, #6
 8005b3c:	61bb      	str	r3, [r7, #24]
 8005b3e:	69ba      	ldr	r2, [r7, #24]
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	dbeb      	blt.n	8005b1e <testLines+0x1ca>

}
 8005b46:	bf00      	nop
 8005b48:	bf00      	nop
 8005b4a:	3724      	adds	r7, #36	; 0x24
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd90      	pop	{r4, r7, pc}
 8005b50:	20007526 	.word	0x20007526
 8005b54:	20007528 	.word	0x20007528

08005b58 <testFastLines>:




void testFastLines(uint16_t color1, uint16_t color2)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b088      	sub	sp, #32
 8005b5c:	af02      	add	r7, sp, #8
 8005b5e:	4603      	mov	r3, r0
 8005b60:	460a      	mov	r2, r1
 8005b62:	80fb      	strh	r3, [r7, #6]
 8005b64:	4613      	mov	r3, r2
 8005b66:	80bb      	strh	r3, [r7, #4]
    int           x, y, w = _width, h = _height;
 8005b68:	4b20      	ldr	r3, [pc, #128]	; (8005bec <testFastLines+0x94>)
 8005b6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b6e:	60fb      	str	r3, [r7, #12]
 8005b70:	4b1f      	ldr	r3, [pc, #124]	; (8005bf0 <testFastLines+0x98>)
 8005b72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b76:	60bb      	str	r3, [r7, #8]

    Displ_CLS(BLACK);
 8005b78:	2000      	movs	r0, #0
 8005b7a:	f7fe fedb 	bl	8004934 <Displ_CLS>
    for (y = 0; y < h; y += 5) Displ_Line(0, y, w-1, y, color1);
 8005b7e:	2300      	movs	r3, #0
 8005b80:	613b      	str	r3, [r7, #16]
 8005b82:	e011      	b.n	8005ba8 <testFastLines+0x50>
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	b219      	sxth	r1, r3
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	3b01      	subs	r3, #1
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	b21a      	sxth	r2, r3
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	b218      	sxth	r0, r3
 8005b96:	88fb      	ldrh	r3, [r7, #6]
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2000      	movs	r0, #0
 8005b9e:	f7ff f8b2 	bl	8004d06 <Displ_Line>
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	3305      	adds	r3, #5
 8005ba6:	613b      	str	r3, [r7, #16]
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	429a      	cmp	r2, r3
 8005bae:	dbe9      	blt.n	8005b84 <testFastLines+0x2c>
    for (x = 0; x < w; x += 5) Displ_Line(x, 0, x, h-1, color2);
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	617b      	str	r3, [r7, #20]
 8005bb4:	e011      	b.n	8005bda <testFastLines+0x82>
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	b218      	sxth	r0, r3
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	b21a      	sxth	r2, r3
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	b219      	sxth	r1, r3
 8005bc8:	88bb      	ldrh	r3, [r7, #4]
 8005bca:	9300      	str	r3, [sp, #0]
 8005bcc:	460b      	mov	r3, r1
 8005bce:	2100      	movs	r1, #0
 8005bd0:	f7ff f899 	bl	8004d06 <Displ_Line>
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	3305      	adds	r3, #5
 8005bd8:	617b      	str	r3, [r7, #20]
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	dbe9      	blt.n	8005bb6 <testFastLines+0x5e>
}
 8005be2:	bf00      	nop
 8005be4:	bf00      	nop
 8005be6:	3718      	adds	r7, #24
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	20007526 	.word	0x20007526
 8005bf0:	20007528 	.word	0x20007528

08005bf4 <testRects>:




void testRects(uint16_t color)
{
 8005bf4:	b590      	push	{r4, r7, lr}
 8005bf6:	b08b      	sub	sp, #44	; 0x2c
 8005bf8:	af02      	add	r7, sp, #8
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	80fb      	strh	r3, [r7, #6]
	int           n, i, i2,
	cx = _width  / 2,
 8005bfe:	4b25      	ldr	r3, [pc, #148]	; (8005c94 <testRects+0xa0>)
 8005c00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c04:	0fda      	lsrs	r2, r3, #31
 8005c06:	4413      	add	r3, r2
 8005c08:	105b      	asrs	r3, r3, #1
 8005c0a:	b21b      	sxth	r3, r3
 8005c0c:	61bb      	str	r3, [r7, #24]
	cy = _height / 2;
 8005c0e:	4b22      	ldr	r3, [pc, #136]	; (8005c98 <testRects+0xa4>)
 8005c10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c14:	0fda      	lsrs	r2, r3, #31
 8005c16:	4413      	add	r3, r2
 8005c18:	105b      	asrs	r3, r3, #1
 8005c1a:	b21b      	sxth	r3, r3
 8005c1c:	617b      	str	r3, [r7, #20]

	Displ_CLS(BLACK);
 8005c1e:	2000      	movs	r0, #0
 8005c20:	f7fe fe88 	bl	8004934 <Displ_CLS>
	n     = min(_width, _height);
 8005c24:	4b1c      	ldr	r3, [pc, #112]	; (8005c98 <testRects+0xa4>)
 8005c26:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005c2a:	4b1a      	ldr	r3, [pc, #104]	; (8005c94 <testRects+0xa0>)
 8005c2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c30:	4293      	cmp	r3, r2
 8005c32:	bfa8      	it	ge
 8005c34:	4613      	movge	r3, r2
 8005c36:	b21b      	sxth	r3, r3
 8005c38:	613b      	str	r3, [r7, #16]
	for (i = 2; i < n; i += 6) {
 8005c3a:	2302      	movs	r3, #2
 8005c3c:	61fb      	str	r3, [r7, #28]
 8005c3e:	e020      	b.n	8005c82 <testRects+0x8e>
		i2 = i / 2;
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	0fda      	lsrs	r2, r3, #31
 8005c44:	4413      	add	r3, r2
 8005c46:	105b      	asrs	r3, r3, #1
 8005c48:	60fb      	str	r3, [r7, #12]
		Displ_Border(cx - i2, cy - i2, i, i, 1, color);
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	b29a      	uxth	r2, r3
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	b218      	sxth	r0, r3
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	b29a      	uxth	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	b219      	sxth	r1, r3
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	b21a      	sxth	r2, r3
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	b21c      	sxth	r4, r3
 8005c6e:	88fb      	ldrh	r3, [r7, #6]
 8005c70:	9301      	str	r3, [sp, #4]
 8005c72:	2301      	movs	r3, #1
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	4623      	mov	r3, r4
 8005c78:	f7ff f976 	bl	8004f68 <Displ_Border>
	for (i = 2; i < n; i += 6) {
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	3306      	adds	r3, #6
 8005c80:	61fb      	str	r3, [r7, #28]
 8005c82:	69fa      	ldr	r2, [r7, #28]
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	dbda      	blt.n	8005c40 <testRects+0x4c>
	}
}
 8005c8a:	bf00      	nop
 8005c8c:	bf00      	nop
 8005c8e:	3724      	adds	r7, #36	; 0x24
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd90      	pop	{r4, r7, pc}
 8005c94:	20007526 	.word	0x20007526
 8005c98:	20007528 	.word	0x20007528

08005c9c <testFilledRects>:




void testFilledRects(uint16_t color1, uint16_t color2)
{
 8005c9c:	b590      	push	{r4, r7, lr}
 8005c9e:	b08b      	sub	sp, #44	; 0x2c
 8005ca0:	af02      	add	r7, sp, #8
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	460a      	mov	r2, r1
 8005ca6:	80fb      	strh	r3, [r7, #6]
 8005ca8:	4613      	mov	r3, r2
 8005caa:	80bb      	strh	r3, [r7, #4]
	int           n, i, i2,
	cx = _width  / 2 - 1,
 8005cac:	4b30      	ldr	r3, [pc, #192]	; (8005d70 <testFilledRects+0xd4>)
 8005cae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005cb2:	0fda      	lsrs	r2, r3, #31
 8005cb4:	4413      	add	r3, r2
 8005cb6:	105b      	asrs	r3, r3, #1
 8005cb8:	b21b      	sxth	r3, r3
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	61bb      	str	r3, [r7, #24]
	cy = _height / 2 - 1;
 8005cbe:	4b2d      	ldr	r3, [pc, #180]	; (8005d74 <testFilledRects+0xd8>)
 8005cc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005cc4:	0fda      	lsrs	r2, r3, #31
 8005cc6:	4413      	add	r3, r2
 8005cc8:	105b      	asrs	r3, r3, #1
 8005cca:	b21b      	sxth	r3, r3
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	617b      	str	r3, [r7, #20]

	Displ_CLS(BLACK);
 8005cd0:	2000      	movs	r0, #0
 8005cd2:	f7fe fe2f 	bl	8004934 <Displ_CLS>
	n = min(_width, _height);
 8005cd6:	4b27      	ldr	r3, [pc, #156]	; (8005d74 <testFilledRects+0xd8>)
 8005cd8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005cdc:	4b24      	ldr	r3, [pc, #144]	; (8005d70 <testFilledRects+0xd4>)
 8005cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	bfa8      	it	ge
 8005ce6:	4613      	movge	r3, r2
 8005ce8:	b21b      	sxth	r3, r3
 8005cea:	613b      	str	r3, [r7, #16]
	for (i = n; i > 0; i -= 6) {
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	61fb      	str	r3, [r7, #28]
 8005cf0:	e035      	b.n	8005d5e <testFilledRects+0xc2>
		i2    = i / 2;
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	0fda      	lsrs	r2, r3, #31
 8005cf6:	4413      	add	r3, r2
 8005cf8:	105b      	asrs	r3, r3, #1
 8005cfa:	60fb      	str	r3, [r7, #12]
		Displ_FillArea(cx - i2, cy - i2, i, i, color1);
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	b29a      	uxth	r2, r3
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	b298      	uxth	r0, r3
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	b29a      	uxth	r2, r3
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	b299      	uxth	r1, r3
 8005d14:	69fb      	ldr	r3, [r7, #28]
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	b29c      	uxth	r4, r3
 8005d1c:	88fb      	ldrh	r3, [r7, #6]
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	4623      	mov	r3, r4
 8005d22:	f7fe fc3f 	bl	80045a4 <Displ_FillArea>
		Displ_Border(cx - i2, cy - i2, i, i, 1, color2);
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	b218      	sxth	r0, r3
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	b29a      	uxth	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	b219      	sxth	r1, r3
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	b21a      	sxth	r2, r3
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	b21c      	sxth	r4, r3
 8005d4a:	88bb      	ldrh	r3, [r7, #4]
 8005d4c:	9301      	str	r3, [sp, #4]
 8005d4e:	2301      	movs	r3, #1
 8005d50:	9300      	str	r3, [sp, #0]
 8005d52:	4623      	mov	r3, r4
 8005d54:	f7ff f908 	bl	8004f68 <Displ_Border>
	for (i = n; i > 0; i -= 6) {
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	3b06      	subs	r3, #6
 8005d5c:	61fb      	str	r3, [r7, #28]
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	dcc6      	bgt.n	8005cf2 <testFilledRects+0x56>
	}
}
 8005d64:	bf00      	nop
 8005d66:	bf00      	nop
 8005d68:	3724      	adds	r7, #36	; 0x24
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd90      	pop	{r4, r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	20007526 	.word	0x20007526
 8005d74:	20007528 	.word	0x20007528

08005d78 <testFilledCircles>:




void testFilledCircles(uint8_t radius, uint16_t color)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b088      	sub	sp, #32
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	4603      	mov	r3, r0
 8005d80:	460a      	mov	r2, r1
 8005d82:	71fb      	strb	r3, [r7, #7]
 8005d84:	4613      	mov	r3, r2
 8005d86:	80bb      	strh	r3, [r7, #4]
    int x, y, w = _width, h = _height, r2 = radius * 2;
 8005d88:	4b18      	ldr	r3, [pc, #96]	; (8005dec <testFilledCircles+0x74>)
 8005d8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d8e:	617b      	str	r3, [r7, #20]
 8005d90:	4b17      	ldr	r3, [pc, #92]	; (8005df0 <testFilledCircles+0x78>)
 8005d92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d96:	613b      	str	r3, [r7, #16]
 8005d98:	79fb      	ldrb	r3, [r7, #7]
 8005d9a:	005b      	lsls	r3, r3, #1
 8005d9c:	60fb      	str	r3, [r7, #12]
    Displ_CLS(BLACK);
 8005d9e:	2000      	movs	r0, #0
 8005da0:	f7fe fdc8 	bl	8004934 <Displ_CLS>
    for (x = radius; x < w; x += r2) {
 8005da4:	79fb      	ldrb	r3, [r7, #7]
 8005da6:	61fb      	str	r3, [r7, #28]
 8005da8:	e017      	b.n	8005dda <testFilledCircles+0x62>
        for (y = radius; y < h; y += r2) {
 8005daa:	79fb      	ldrb	r3, [r7, #7]
 8005dac:	61bb      	str	r3, [r7, #24]
 8005dae:	e00c      	b.n	8005dca <testFilledCircles+0x52>
        	Displ_fillCircle(x, y, radius, color);
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	b218      	sxth	r0, r3
 8005db4:	69bb      	ldr	r3, [r7, #24]
 8005db6:	b219      	sxth	r1, r3
 8005db8:	79fb      	ldrb	r3, [r7, #7]
 8005dba:	b21a      	sxth	r2, r3
 8005dbc:	88bb      	ldrh	r3, [r7, #4]
 8005dbe:	f7fe ff6f 	bl	8004ca0 <Displ_fillCircle>
        for (y = radius; y < h; y += r2) {
 8005dc2:	69ba      	ldr	r2, [r7, #24]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	61bb      	str	r3, [r7, #24]
 8005dca:	69ba      	ldr	r2, [r7, #24]
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	dbee      	blt.n	8005db0 <testFilledCircles+0x38>
    for (x = radius; x < w; x += r2) {
 8005dd2:	69fa      	ldr	r2, [r7, #28]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	4413      	add	r3, r2
 8005dd8:	61fb      	str	r3, [r7, #28]
 8005dda:	69fa      	ldr	r2, [r7, #28]
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	dbe3      	blt.n	8005daa <testFilledCircles+0x32>
        }
    }
}
 8005de2:	bf00      	nop
 8005de4:	bf00      	nop
 8005de6:	3720      	adds	r7, #32
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	20007526 	.word	0x20007526
 8005df0:	20007528 	.word	0x20007528

08005df4 <testCircles>:




void testCircles(uint8_t radius, uint16_t color)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b088      	sub	sp, #32
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	460a      	mov	r2, r1
 8005dfe:	71fb      	strb	r3, [r7, #7]
 8005e00:	4613      	mov	r3, r2
 8005e02:	80bb      	strh	r3, [r7, #4]
    int           x, y, r2 = radius * 2,
 8005e04:	79fb      	ldrb	r3, [r7, #7]
 8005e06:	005b      	lsls	r3, r3, #1
 8005e08:	617b      	str	r3, [r7, #20]
                        w = _width  + radius,
 8005e0a:	4b19      	ldr	r3, [pc, #100]	; (8005e70 <testCircles+0x7c>)
 8005e0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e10:	461a      	mov	r2, r3
 8005e12:	79fb      	ldrb	r3, [r7, #7]
 8005e14:	4413      	add	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]
                        h = _height + radius;
 8005e18:	4b16      	ldr	r3, [pc, #88]	; (8005e74 <testCircles+0x80>)
 8005e1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e1e:	461a      	mov	r2, r3
 8005e20:	79fb      	ldrb	r3, [r7, #7]
 8005e22:	4413      	add	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]
    // Screen is not cleared for this one -- this is
    // intentional and does not affect the reported time.
    for (x = 0; x < w; x += r2) {
 8005e26:	2300      	movs	r3, #0
 8005e28:	61fb      	str	r3, [r7, #28]
 8005e2a:	e017      	b.n	8005e5c <testCircles+0x68>
        for (y = 0; y < h; y += r2) {
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	61bb      	str	r3, [r7, #24]
 8005e30:	e00c      	b.n	8005e4c <testCircles+0x58>
            Displ_drawCircle(x, y, radius, color);
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	b218      	sxth	r0, r3
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	b219      	sxth	r1, r3
 8005e3a:	79fb      	ldrb	r3, [r7, #7]
 8005e3c:	b21a      	sxth	r2, r3
 8005e3e:	88bb      	ldrh	r3, [r7, #4]
 8005e40:	f7fe fca4 	bl	800478c <Displ_drawCircle>
        for (y = 0; y < h; y += r2) {
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	4413      	add	r3, r2
 8005e4a:	61bb      	str	r3, [r7, #24]
 8005e4c:	69ba      	ldr	r2, [r7, #24]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	dbee      	blt.n	8005e32 <testCircles+0x3e>
    for (x = 0; x < w; x += r2) {
 8005e54:	69fa      	ldr	r2, [r7, #28]
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	4413      	add	r3, r2
 8005e5a:	61fb      	str	r3, [r7, #28]
 8005e5c:	69fa      	ldr	r2, [r7, #28]
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	dbe3      	blt.n	8005e2c <testCircles+0x38>
        }
    }
}
 8005e64:	bf00      	nop
 8005e66:	bf00      	nop
 8005e68:	3720      	adds	r7, #32
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	20007526 	.word	0x20007526
 8005e74:	20007528 	.word	0x20007528

08005e78 <testTriangles>:




void testTriangles()
{
 8005e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e7a:	b089      	sub	sp, #36	; 0x24
 8005e7c:	af04      	add	r7, sp, #16
    int           n, i, cx = _width  / 2 - 1,
 8005e7e:	4b2e      	ldr	r3, [pc, #184]	; (8005f38 <testTriangles+0xc0>)
 8005e80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e84:	0fda      	lsrs	r2, r3, #31
 8005e86:	4413      	add	r3, r2
 8005e88:	105b      	asrs	r3, r3, #1
 8005e8a:	b21b      	sxth	r3, r3
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	60bb      	str	r3, [r7, #8]
                        cy = _height / 2 - 1;
 8005e90:	4b2a      	ldr	r3, [pc, #168]	; (8005f3c <testTriangles+0xc4>)
 8005e92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e96:	0fda      	lsrs	r2, r3, #31
 8005e98:	4413      	add	r3, r2
 8005e9a:	105b      	asrs	r3, r3, #1
 8005e9c:	b21b      	sxth	r3, r3
 8005e9e:	3b01      	subs	r3, #1
 8005ea0:	607b      	str	r3, [r7, #4]

    Displ_CLS(BLACK);
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	f7fe fd46 	bl	8004934 <Displ_CLS>
    n     = min(cx, cy);
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	4293      	cmp	r3, r2
 8005eae:	bfa8      	it	ge
 8005eb0:	4613      	movge	r3, r2
 8005eb2:	603b      	str	r3, [r7, #0]
    for (i = 0; i < n; i += 5) {
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	60fb      	str	r3, [r7, #12]
 8005eb8:	e035      	b.n	8005f26 <testTriangles+0xae>
    	Displ_drawTriangle(
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	b218      	sxth	r0, r3
            cx    , cy - i, // peak
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 8005eca:	b21c      	sxth	r4, r3
            cx - i, cy + i, // bottom left
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	b29a      	uxth	r2, r3
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 8005ed8:	b21d      	sxth	r5, r3
            cx - i, cy + i, // bottom left
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	b29a      	uxth	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	4413      	add	r3, r2
 8005ee4:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 8005ee6:	b21e      	sxth	r6, r3
            cx + i, cy + i, // bottom right
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	b29a      	uxth	r2, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	4413      	add	r3, r2
 8005ef2:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 8005ef4:	b21b      	sxth	r3, r3
            cx + i, cy + i, // bottom right
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	b291      	uxth	r1, r2
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	b292      	uxth	r2, r2
 8005efe:	440a      	add	r2, r1
 8005f00:	b292      	uxth	r2, r2
    	Displ_drawTriangle(
 8005f02:	b212      	sxth	r2, r2
            color565(0, 0, i));
 8005f04:	68f9      	ldr	r1, [r7, #12]
 8005f06:	10c9      	asrs	r1, r1, #3
 8005f08:	b289      	uxth	r1, r1
    	Displ_drawTriangle(
 8005f0a:	f001 011f 	and.w	r1, r1, #31
 8005f0e:	b289      	uxth	r1, r1
 8005f10:	9102      	str	r1, [sp, #8]
 8005f12:	9201      	str	r2, [sp, #4]
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	4633      	mov	r3, r6
 8005f18:	462a      	mov	r2, r5
 8005f1a:	4621      	mov	r1, r4
 8005f1c:	f7ff f867 	bl	8004fee <Displ_drawTriangle>
    for (i = 0; i < n; i += 5) {
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	3305      	adds	r3, #5
 8005f24:	60fb      	str	r3, [r7, #12]
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	dbc5      	blt.n	8005eba <testTriangles+0x42>
    }
}
 8005f2e:	bf00      	nop
 8005f30:	bf00      	nop
 8005f32:	3714      	adds	r7, #20
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f38:	20007526 	.word	0x20007526
 8005f3c:	20007528 	.word	0x20007528

08005f40 <testFilledTriangles>:





void testFilledTriangles() {
 8005f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f42:	b089      	sub	sp, #36	; 0x24
 8005f44:	af04      	add	r7, sp, #16
    int           i, cx = _width  / 2 - 1,
 8005f46:	4b53      	ldr	r3, [pc, #332]	; (8006094 <testFilledTriangles+0x154>)
 8005f48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f4c:	0fda      	lsrs	r2, r3, #31
 8005f4e:	4413      	add	r3, r2
 8005f50:	105b      	asrs	r3, r3, #1
 8005f52:	b21b      	sxth	r3, r3
 8005f54:	3b01      	subs	r3, #1
 8005f56:	60bb      	str	r3, [r7, #8]
                     cy = _height / 2 - 1;
 8005f58:	4b4f      	ldr	r3, [pc, #316]	; (8006098 <testFilledTriangles+0x158>)
 8005f5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f5e:	0fda      	lsrs	r2, r3, #31
 8005f60:	4413      	add	r3, r2
 8005f62:	105b      	asrs	r3, r3, #1
 8005f64:	b21b      	sxth	r3, r3
 8005f66:	3b01      	subs	r3, #1
 8005f68:	607b      	str	r3, [r7, #4]

    Displ_CLS(BLACK);
 8005f6a:	2000      	movs	r0, #0
 8005f6c:	f7fe fce2 	bl	8004934 <Displ_CLS>
    for (i = min(cx, cy); i > 10; i -= 5) {
 8005f70:	687a      	ldr	r2, [r7, #4]
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	4293      	cmp	r3, r2
 8005f76:	bfa8      	it	ge
 8005f78:	4613      	movge	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]
 8005f7c:	e080      	b.n	8006080 <testFilledTriangles+0x140>
    	Displ_fillTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i, color565(0, i, i));
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	b21c      	sxth	r4, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	b21d      	sxth	r5, r3
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	1ad3      	subs	r3, r2, r3
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	b21e      	sxth	r6, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	b29a      	uxth	r2, r3
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	4413      	add	r3, r2
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	fa0f fc83 	sxth.w	ip, r3
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	b29a      	uxth	r2, r3
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	4413      	add	r3, r2
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	b21b      	sxth	r3, r3
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	b291      	uxth	r1, r2
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	b292      	uxth	r2, r2
 8005fc4:	440a      	add	r2, r1
 8005fc6:	b292      	uxth	r2, r2
 8005fc8:	b212      	sxth	r2, r2
 8005fca:	68f9      	ldr	r1, [r7, #12]
 8005fcc:	00c9      	lsls	r1, r1, #3
 8005fce:	b209      	sxth	r1, r1
 8005fd0:	f401 61fc 	and.w	r1, r1, #2016	; 0x7e0
 8005fd4:	b208      	sxth	r0, r1
 8005fd6:	68f9      	ldr	r1, [r7, #12]
 8005fd8:	10c9      	asrs	r1, r1, #3
 8005fda:	b209      	sxth	r1, r1
 8005fdc:	f001 011f 	and.w	r1, r1, #31
 8005fe0:	b209      	sxth	r1, r1
 8005fe2:	4301      	orrs	r1, r0
 8005fe4:	b209      	sxth	r1, r1
 8005fe6:	b289      	uxth	r1, r1
 8005fe8:	9102      	str	r1, [sp, #8]
 8005fea:	9201      	str	r2, [sp, #4]
 8005fec:	9300      	str	r3, [sp, #0]
 8005fee:	4663      	mov	r3, ip
 8005ff0:	4632      	mov	r2, r6
 8005ff2:	4629      	mov	r1, r5
 8005ff4:	4620      	mov	r0, r4
 8005ff6:	f7ff f834 	bl	8005062 <Displ_fillTriangle>
    	Displ_drawTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i, color565(i, i, 0));
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	b21c      	sxth	r4, r3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	b29a      	uxth	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	b29b      	uxth	r3, r3
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	b29b      	uxth	r3, r3
 800600a:	b21d      	sxth	r5, r3
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	b29a      	uxth	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	b29b      	uxth	r3, r3
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	b29b      	uxth	r3, r3
 8006018:	b21e      	sxth	r6, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	b29a      	uxth	r2, r3
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	b29b      	uxth	r3, r3
 8006022:	4413      	add	r3, r2
 8006024:	b29b      	uxth	r3, r3
 8006026:	fa0f fc83 	sxth.w	ip, r3
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	b29a      	uxth	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	b29b      	uxth	r3, r3
 8006032:	4413      	add	r3, r2
 8006034:	b29b      	uxth	r3, r3
 8006036:	b21a      	sxth	r2, r3
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	b299      	uxth	r1, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	b29b      	uxth	r3, r3
 8006040:	440b      	add	r3, r1
 8006042:	b29b      	uxth	r3, r3
 8006044:	b219      	sxth	r1, r3
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	021b      	lsls	r3, r3, #8
 800604a:	b21b      	sxth	r3, r3
 800604c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006050:	f023 0307 	bic.w	r3, r3, #7
 8006054:	b218      	sxth	r0, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	00db      	lsls	r3, r3, #3
 800605a:	b21b      	sxth	r3, r3
 800605c:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8006060:	b21b      	sxth	r3, r3
 8006062:	4303      	orrs	r3, r0
 8006064:	b21b      	sxth	r3, r3
 8006066:	b29b      	uxth	r3, r3
 8006068:	9302      	str	r3, [sp, #8]
 800606a:	9101      	str	r1, [sp, #4]
 800606c:	9200      	str	r2, [sp, #0]
 800606e:	4663      	mov	r3, ip
 8006070:	4632      	mov	r2, r6
 8006072:	4629      	mov	r1, r5
 8006074:	4620      	mov	r0, r4
 8006076:	f7fe ffba 	bl	8004fee <Displ_drawTriangle>
    for (i = min(cx, cy); i > 10; i -= 5) {
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	3b05      	subs	r3, #5
 800607e:	60fb      	str	r3, [r7, #12]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2b0a      	cmp	r3, #10
 8006084:	f73f af7b 	bgt.w	8005f7e <testFilledTriangles+0x3e>
    }
}
 8006088:	bf00      	nop
 800608a:	bf00      	nop
 800608c:	3714      	adds	r7, #20
 800608e:	46bd      	mov	sp, r7
 8006090:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006092:	bf00      	nop
 8006094:	20007526 	.word	0x20007526
 8006098:	20007528 	.word	0x20007528

0800609c <testRoundRects>:





void testRoundRects() {
 800609c:	b5b0      	push	{r4, r5, r7, lr}
 800609e:	b08a      	sub	sp, #40	; 0x28
 80060a0:	af02      	add	r7, sp, #8
    int           w, i, i2, red, step,
                  cx = _width  / 2 - 1,
 80060a2:	4b33      	ldr	r3, [pc, #204]	; (8006170 <testRoundRects+0xd4>)
 80060a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80060a8:	0fda      	lsrs	r2, r3, #31
 80060aa:	4413      	add	r3, r2
 80060ac:	105b      	asrs	r3, r3, #1
 80060ae:	b21b      	sxth	r3, r3
 80060b0:	3b01      	subs	r3, #1
 80060b2:	617b      	str	r3, [r7, #20]
                  cy = _height / 2 - 1;
 80060b4:	4b2f      	ldr	r3, [pc, #188]	; (8006174 <testRoundRects+0xd8>)
 80060b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80060ba:	0fda      	lsrs	r2, r3, #31
 80060bc:	4413      	add	r3, r2
 80060be:	105b      	asrs	r3, r3, #1
 80060c0:	b21b      	sxth	r3, r3
 80060c2:	3b01      	subs	r3, #1
 80060c4:	613b      	str	r3, [r7, #16]

    Displ_CLS(BLACK);
 80060c6:	2000      	movs	r0, #0
 80060c8:	f7fe fc34 	bl	8004934 <Displ_CLS>
    w     = min(_width, _height);
 80060cc:	4b29      	ldr	r3, [pc, #164]	; (8006174 <testRoundRects+0xd8>)
 80060ce:	f9b3 2000 	ldrsh.w	r2, [r3]
 80060d2:	4b27      	ldr	r3, [pc, #156]	; (8006170 <testRoundRects+0xd4>)
 80060d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80060d8:	4293      	cmp	r3, r2
 80060da:	bfa8      	it	ge
 80060dc:	4613      	movge	r3, r2
 80060de:	b21b      	sxth	r3, r3
 80060e0:	60fb      	str	r3, [r7, #12]
    red = 0;
 80060e2:	2300      	movs	r3, #0
 80060e4:	61bb      	str	r3, [r7, #24]
    step = (256 * 6) / w;
 80060e6:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	fb92 f3f3 	sdiv	r3, r2, r3
 80060f0:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < w; i += 6) {
 80060f2:	2300      	movs	r3, #0
 80060f4:	61fb      	str	r3, [r7, #28]
 80060f6:	e031      	b.n	800615c <testRoundRects+0xc0>
        i2 = i / 2;
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	0fda      	lsrs	r2, r3, #31
 80060fc:	4413      	add	r3, r2
 80060fe:	105b      	asrs	r3, r3, #1
 8006100:	607b      	str	r3, [r7, #4]
        red += step;
 8006102:	69ba      	ldr	r2, [r7, #24]
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	4413      	add	r3, r2
 8006108:	61bb      	str	r3, [r7, #24]
        Displ_drawRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(red, 0, 0));
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	b29a      	uxth	r2, r3
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	b29b      	uxth	r3, r3
 8006112:	1ad3      	subs	r3, r2, r3
 8006114:	b29b      	uxth	r3, r3
 8006116:	b218      	sxth	r0, r3
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	b29a      	uxth	r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	b29b      	uxth	r3, r3
 8006120:	1ad3      	subs	r3, r2, r3
 8006122:	b29b      	uxth	r3, r3
 8006124:	b219      	sxth	r1, r3
 8006126:	69fb      	ldr	r3, [r7, #28]
 8006128:	b21c      	sxth	r4, r3
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	b21d      	sxth	r5, r3
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	2b00      	cmp	r3, #0
 8006132:	da00      	bge.n	8006136 <testRoundRects+0x9a>
 8006134:	3307      	adds	r3, #7
 8006136:	10db      	asrs	r3, r3, #3
 8006138:	b21a      	sxth	r2, r3
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	021b      	lsls	r3, r3, #8
 800613e:	b29b      	uxth	r3, r3
 8006140:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006144:	f023 0307 	bic.w	r3, r3, #7
 8006148:	b29b      	uxth	r3, r3
 800614a:	9301      	str	r3, [sp, #4]
 800614c:	9200      	str	r2, [sp, #0]
 800614e:	462b      	mov	r3, r5
 8006150:	4622      	mov	r2, r4
 8006152:	f7ff fa27 	bl	80055a4 <Displ_drawRoundRect>
    for (i = 0; i < w; i += 6) {
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	3306      	adds	r3, #6
 800615a:	61fb      	str	r3, [r7, #28]
 800615c:	69fa      	ldr	r2, [r7, #28]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	429a      	cmp	r2, r3
 8006162:	dbc9      	blt.n	80060f8 <testRoundRects+0x5c>
    }
}
 8006164:	bf00      	nop
 8006166:	bf00      	nop
 8006168:	3720      	adds	r7, #32
 800616a:	46bd      	mov	sp, r7
 800616c:	bdb0      	pop	{r4, r5, r7, pc}
 800616e:	bf00      	nop
 8006170:	20007526 	.word	0x20007526
 8006174:	20007528 	.word	0x20007528

08006178 <testFilledRoundRects>:





void testFilledRoundRects() {
 8006178:	b5b0      	push	{r4, r5, r7, lr}
 800617a:	b088      	sub	sp, #32
 800617c:	af02      	add	r7, sp, #8
    int           i, i2, green, step,
                  cx = _width  / 2 - 1,
 800617e:	4b36      	ldr	r3, [pc, #216]	; (8006258 <testFilledRoundRects+0xe0>)
 8006180:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006184:	0fda      	lsrs	r2, r3, #31
 8006186:	4413      	add	r3, r2
 8006188:	105b      	asrs	r3, r3, #1
 800618a:	b21b      	sxth	r3, r3
 800618c:	3b01      	subs	r3, #1
 800618e:	60fb      	str	r3, [r7, #12]
                  cy = _height / 2 - 1;
 8006190:	4b32      	ldr	r3, [pc, #200]	; (800625c <testFilledRoundRects+0xe4>)
 8006192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006196:	0fda      	lsrs	r2, r3, #31
 8006198:	4413      	add	r3, r2
 800619a:	105b      	asrs	r3, r3, #1
 800619c:	b21b      	sxth	r3, r3
 800619e:	3b01      	subs	r3, #1
 80061a0:	60bb      	str	r3, [r7, #8]

    Displ_CLS(BLACK);
 80061a2:	2000      	movs	r0, #0
 80061a4:	f7fe fbc6 	bl	8004934 <Displ_CLS>
    green = 256;
 80061a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80061ac:	613b      	str	r3, [r7, #16]
    step = (256 * 6) / min(_width, _height);
 80061ae:	4b2b      	ldr	r3, [pc, #172]	; (800625c <testFilledRoundRects+0xe4>)
 80061b0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80061b4:	4b28      	ldr	r3, [pc, #160]	; (8006258 <testFilledRoundRects+0xe0>)
 80061b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061ba:	4293      	cmp	r3, r2
 80061bc:	bfa8      	it	ge
 80061be:	4613      	movge	r3, r2
 80061c0:	b21b      	sxth	r3, r3
 80061c2:	461a      	mov	r2, r3
 80061c4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80061c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80061cc:	607b      	str	r3, [r7, #4]
    for (i = min(_width, _height); i > 20; i -= 6) {
 80061ce:	4b23      	ldr	r3, [pc, #140]	; (800625c <testFilledRoundRects+0xe4>)
 80061d0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80061d4:	4b20      	ldr	r3, [pc, #128]	; (8006258 <testFilledRoundRects+0xe0>)
 80061d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061da:	4293      	cmp	r3, r2
 80061dc:	bfa8      	it	ge
 80061de:	4613      	movge	r3, r2
 80061e0:	b21b      	sxth	r3, r3
 80061e2:	617b      	str	r3, [r7, #20]
 80061e4:	e02f      	b.n	8006246 <testFilledRoundRects+0xce>
        i2 = i / 2;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	0fda      	lsrs	r2, r3, #31
 80061ea:	4413      	add	r3, r2
 80061ec:	105b      	asrs	r3, r3, #1
 80061ee:	603b      	str	r3, [r7, #0]
        green -= step;
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	1ad3      	subs	r3, r2, r3
 80061f6:	613b      	str	r3, [r7, #16]
        Displ_fillRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(0, green, 0));
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	b29b      	uxth	r3, r3
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	b29b      	uxth	r3, r3
 8006204:	b218      	sxth	r0, r3
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	b29a      	uxth	r2, r3
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	b29b      	uxth	r3, r3
 800620e:	1ad3      	subs	r3, r2, r3
 8006210:	b29b      	uxth	r3, r3
 8006212:	b219      	sxth	r1, r3
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	b21c      	sxth	r4, r3
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	b21d      	sxth	r5, r3
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	2b00      	cmp	r3, #0
 8006220:	da00      	bge.n	8006224 <testFilledRoundRects+0xac>
 8006222:	3307      	adds	r3, #7
 8006224:	10db      	asrs	r3, r3, #3
 8006226:	b21b      	sxth	r3, r3
 8006228:	693a      	ldr	r2, [r7, #16]
 800622a:	00d2      	lsls	r2, r2, #3
 800622c:	b292      	uxth	r2, r2
 800622e:	f402 62fc 	and.w	r2, r2, #2016	; 0x7e0
 8006232:	b292      	uxth	r2, r2
 8006234:	9201      	str	r2, [sp, #4]
 8006236:	9300      	str	r3, [sp, #0]
 8006238:	462b      	mov	r3, r5
 800623a:	4622      	mov	r2, r4
 800623c:	f7ff faa7 	bl	800578e <Displ_fillRoundRect>
    for (i = min(_width, _height); i > 20; i -= 6) {
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	3b06      	subs	r3, #6
 8006244:	617b      	str	r3, [r7, #20]
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	2b14      	cmp	r3, #20
 800624a:	dccc      	bgt.n	80061e6 <testFilledRoundRects+0x6e>
    }
}
 800624c:	bf00      	nop
 800624e:	bf00      	nop
 8006250:	3718      	adds	r7, #24
 8006252:	46bd      	mov	sp, r7
 8006254:	bdb0      	pop	{r4, r5, r7, pc}
 8006256:	bf00      	nop
 8006258:	20007526 	.word	0x20007526
 800625c:	20007528 	.word	0x20007528

08006260 <testFillScreen>:




void testFillScreen()
{
 8006260:	b580      	push	{r7, lr}
 8006262:	af00      	add	r7, sp, #0
	Displ_CLS(RED);
 8006264:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8006268:	f7fe fb64 	bl	8004934 <Displ_CLS>
	Displ_CLS(GREEN);
 800626c:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8006270:	f7fe fb60 	bl	8004934 <Displ_CLS>
	Displ_CLS(BLUE);
 8006274:	201f      	movs	r0, #31
 8006276:	f7fe fb5d 	bl	8004934 <Displ_CLS>
	Displ_CLS(YELLOW);
 800627a:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 800627e:	f7fe fb59 	bl	8004934 <Displ_CLS>
	Displ_CLS(BLACK);
 8006282:	2000      	movs	r0, #0
 8006284:	f7fe fb56 	bl	8004934 <Displ_CLS>
}
 8006288:	bf00      	nop
 800628a:	bd80      	pop	{r7, pc}

0800628c <Displ_TestAll>:





void Displ_TestAll (){
 800628c:	b580      	push	{r7, lr}
 800628e:	af00      	add	r7, sp, #0
	testFillScreen();
 8006290:	f7ff ffe6 	bl	8006260 <testFillScreen>
	testLines(CYAN);
 8006294:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8006298:	f7ff fb5c 	bl	8005954 <testLines>
	testFastLines(RED, BLUE);
 800629c:	211f      	movs	r1, #31
 800629e:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80062a2:	f7ff fc59 	bl	8005b58 <testFastLines>
	testRects(GREEN);
 80062a6:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 80062aa:	f7ff fca3 	bl	8005bf4 <testRects>
	testFilledRects(YELLOW, MAGENTA);
 80062ae:	f64f 011f 	movw	r1, #63519	; 0xf81f
 80062b2:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80062b6:	f7ff fcf1 	bl	8005c9c <testFilledRects>
	testFilledCircles(10, MAGENTA);
 80062ba:	f64f 011f 	movw	r1, #63519	; 0xf81f
 80062be:	200a      	movs	r0, #10
 80062c0:	f7ff fd5a 	bl	8005d78 <testFilledCircles>
	testCircles(10, WHITE);
 80062c4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80062c8:	200a      	movs	r0, #10
 80062ca:	f7ff fd93 	bl	8005df4 <testCircles>
	testTriangles();
 80062ce:	f7ff fdd3 	bl	8005e78 <testTriangles>
	testFilledTriangles();
 80062d2:	f7ff fe35 	bl	8005f40 <testFilledTriangles>
	testRoundRects();
 80062d6:	f7ff fee1 	bl	800609c <testRoundRects>
	testFilledRoundRects();
 80062da:	f7ff ff4d 	bl	8006178 <testFilledRoundRects>
}
 80062de:	bf00      	nop
 80062e0:	bd80      	pop	{r7, pc}
	...

080062e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80062e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800631c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80062e8:	480d      	ldr	r0, [pc, #52]	; (8006320 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80062ea:	490e      	ldr	r1, [pc, #56]	; (8006324 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80062ec:	4a0e      	ldr	r2, [pc, #56]	; (8006328 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80062ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80062f0:	e002      	b.n	80062f8 <LoopCopyDataInit>

080062f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80062f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80062f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80062f6:	3304      	adds	r3, #4

080062f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80062f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80062fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80062fc:	d3f9      	bcc.n	80062f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80062fe:	4a0b      	ldr	r2, [pc, #44]	; (800632c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006300:	4c0b      	ldr	r4, [pc, #44]	; (8006330 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006302:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006304:	e001      	b.n	800630a <LoopFillZerobss>

08006306 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006306:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006308:	3204      	adds	r2, #4

0800630a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800630a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800630c:	d3fb      	bcc.n	8006306 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800630e:	f7fd fd87 	bl	8003e20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006312:	f005 fa6b 	bl	800b7ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006316:	f7fc fbff 	bl	8002b18 <main>
  bx  lr    
 800631a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800631c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006320:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006324:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8006328:	080109b0 	.word	0x080109b0
  ldr r2, =_sbss
 800632c:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8006330:	20007e84 	.word	0x20007e84

08006334 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006334:	e7fe      	b.n	8006334 <ADC_IRQHandler>
	...

08006338 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800633c:	4b0e      	ldr	r3, [pc, #56]	; (8006378 <HAL_Init+0x40>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a0d      	ldr	r2, [pc, #52]	; (8006378 <HAL_Init+0x40>)
 8006342:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006346:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006348:	4b0b      	ldr	r3, [pc, #44]	; (8006378 <HAL_Init+0x40>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a0a      	ldr	r2, [pc, #40]	; (8006378 <HAL_Init+0x40>)
 800634e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006352:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006354:	4b08      	ldr	r3, [pc, #32]	; (8006378 <HAL_Init+0x40>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a07      	ldr	r2, [pc, #28]	; (8006378 <HAL_Init+0x40>)
 800635a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800635e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006360:	2003      	movs	r0, #3
 8006362:	f000 fd53 	bl	8006e0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006366:	2000      	movs	r0, #0
 8006368:	f000 f808 	bl	800637c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800636c:	f7fd f994 	bl	8003698 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	40023c00 	.word	0x40023c00

0800637c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b082      	sub	sp, #8
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006384:	4b12      	ldr	r3, [pc, #72]	; (80063d0 <HAL_InitTick+0x54>)
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	4b12      	ldr	r3, [pc, #72]	; (80063d4 <HAL_InitTick+0x58>)
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	4619      	mov	r1, r3
 800638e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006392:	fbb3 f3f1 	udiv	r3, r3, r1
 8006396:	fbb2 f3f3 	udiv	r3, r2, r3
 800639a:	4618      	mov	r0, r3
 800639c:	f000 fd6b 	bl	8006e76 <HAL_SYSTICK_Config>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d001      	beq.n	80063aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e00e      	b.n	80063c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2b0f      	cmp	r3, #15
 80063ae:	d80a      	bhi.n	80063c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80063b0:	2200      	movs	r2, #0
 80063b2:	6879      	ldr	r1, [r7, #4]
 80063b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063b8:	f000 fd33 	bl	8006e22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80063bc:	4a06      	ldr	r2, [pc, #24]	; (80063d8 <HAL_InitTick+0x5c>)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
 80063c4:	e000      	b.n	80063c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3708      	adds	r7, #8
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	20000024 	.word	0x20000024
 80063d4:	20000034 	.word	0x20000034
 80063d8:	20000030 	.word	0x20000030

080063dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80063e0:	4b06      	ldr	r3, [pc, #24]	; (80063fc <HAL_IncTick+0x20>)
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	461a      	mov	r2, r3
 80063e6:	4b06      	ldr	r3, [pc, #24]	; (8006400 <HAL_IncTick+0x24>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4413      	add	r3, r2
 80063ec:	4a04      	ldr	r2, [pc, #16]	; (8006400 <HAL_IncTick+0x24>)
 80063ee:	6013      	str	r3, [r2, #0]
}
 80063f0:	bf00      	nop
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr
 80063fa:	bf00      	nop
 80063fc:	20000034 	.word	0x20000034
 8006400:	20007d34 	.word	0x20007d34

08006404 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006404:	b480      	push	{r7}
 8006406:	af00      	add	r7, sp, #0
  return uwTick;
 8006408:	4b03      	ldr	r3, [pc, #12]	; (8006418 <HAL_GetTick+0x14>)
 800640a:	681b      	ldr	r3, [r3, #0]
}
 800640c:	4618      	mov	r0, r3
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	20007d34 	.word	0x20007d34

0800641c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006424:	f7ff ffee 	bl	8006404 <HAL_GetTick>
 8006428:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006434:	d005      	beq.n	8006442 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006436:	4b0a      	ldr	r3, [pc, #40]	; (8006460 <HAL_Delay+0x44>)
 8006438:	781b      	ldrb	r3, [r3, #0]
 800643a:	461a      	mov	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	4413      	add	r3, r2
 8006440:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006442:	bf00      	nop
 8006444:	f7ff ffde 	bl	8006404 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	429a      	cmp	r2, r3
 8006452:	d8f7      	bhi.n	8006444 <HAL_Delay+0x28>
  {
  }
}
 8006454:	bf00      	nop
 8006456:	bf00      	nop
 8006458:	3710      	adds	r7, #16
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	20000034 	.word	0x20000034

08006464 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800646c:	2300      	movs	r3, #0
 800646e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e033      	b.n	80064e2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647e:	2b00      	cmp	r3, #0
 8006480:	d109      	bne.n	8006496 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f7fd f930 	bl	80036e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649a:	f003 0310 	and.w	r3, r3, #16
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d118      	bne.n	80064d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80064aa:	f023 0302 	bic.w	r3, r3, #2
 80064ae:	f043 0202 	orr.w	r2, r3, #2
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 fa5a 	bl	8006970 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c6:	f023 0303 	bic.w	r3, r3, #3
 80064ca:	f043 0201 	orr.w	r2, r3, #1
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	641a      	str	r2, [r3, #64]	; 0x40
 80064d2:	e001      	b.n	80064d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80064e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
	...

080064ec <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b086      	sub	sp, #24
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80064f8:	2300      	movs	r3, #0
 80064fa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006502:	2b01      	cmp	r3, #1
 8006504:	d101      	bne.n	800650a <HAL_ADC_Start_DMA+0x1e>
 8006506:	2302      	movs	r3, #2
 8006508:	e0e9      	b.n	80066de <HAL_ADC_Start_DMA+0x1f2>
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2201      	movs	r2, #1
 800650e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	f003 0301 	and.w	r3, r3, #1
 800651c:	2b01      	cmp	r3, #1
 800651e:	d018      	beq.n	8006552 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	689a      	ldr	r2, [r3, #8]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f042 0201 	orr.w	r2, r2, #1
 800652e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006530:	4b6d      	ldr	r3, [pc, #436]	; (80066e8 <HAL_ADC_Start_DMA+0x1fc>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a6d      	ldr	r2, [pc, #436]	; (80066ec <HAL_ADC_Start_DMA+0x200>)
 8006536:	fba2 2303 	umull	r2, r3, r2, r3
 800653a:	0c9a      	lsrs	r2, r3, #18
 800653c:	4613      	mov	r3, r2
 800653e:	005b      	lsls	r3, r3, #1
 8006540:	4413      	add	r3, r2
 8006542:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006544:	e002      	b.n	800654c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	3b01      	subs	r3, #1
 800654a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1f9      	bne.n	8006546 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800655c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006560:	d107      	bne.n	8006572 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006570:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f003 0301 	and.w	r3, r3, #1
 800657c:	2b01      	cmp	r3, #1
 800657e:	f040 80a1 	bne.w	80066c4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006586:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800658a:	f023 0301 	bic.w	r3, r3, #1
 800658e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d007      	beq.n	80065b4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80065ac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065c0:	d106      	bne.n	80065d0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065c6:	f023 0206 	bic.w	r2, r3, #6
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	645a      	str	r2, [r3, #68]	; 0x44
 80065ce:	e002      	b.n	80065d6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80065de:	4b44      	ldr	r3, [pc, #272]	; (80066f0 <HAL_ADC_Start_DMA+0x204>)
 80065e0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e6:	4a43      	ldr	r2, [pc, #268]	; (80066f4 <HAL_ADC_Start_DMA+0x208>)
 80065e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ee:	4a42      	ldr	r2, [pc, #264]	; (80066f8 <HAL_ADC_Start_DMA+0x20c>)
 80065f0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f6:	4a41      	ldr	r2, [pc, #260]	; (80066fc <HAL_ADC_Start_DMA+0x210>)
 80065f8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006602:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	685a      	ldr	r2, [r3, #4]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006612:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	689a      	ldr	r2, [r3, #8]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006622:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	334c      	adds	r3, #76	; 0x4c
 800662e:	4619      	mov	r1, r3
 8006630:	68ba      	ldr	r2, [r7, #8]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f000 fcda 	bl	8006fec <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f003 031f 	and.w	r3, r3, #31
 8006640:	2b00      	cmp	r3, #0
 8006642:	d12a      	bne.n	800669a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a2d      	ldr	r2, [pc, #180]	; (8006700 <HAL_ADC_Start_DMA+0x214>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d015      	beq.n	800667a <HAL_ADC_Start_DMA+0x18e>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a2c      	ldr	r2, [pc, #176]	; (8006704 <HAL_ADC_Start_DMA+0x218>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d105      	bne.n	8006664 <HAL_ADC_Start_DMA+0x178>
 8006658:	4b25      	ldr	r3, [pc, #148]	; (80066f0 <HAL_ADC_Start_DMA+0x204>)
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f003 031f 	and.w	r3, r3, #31
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00a      	beq.n	800667a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a27      	ldr	r2, [pc, #156]	; (8006708 <HAL_ADC_Start_DMA+0x21c>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d136      	bne.n	80066dc <HAL_ADC_Start_DMA+0x1f0>
 800666e:	4b20      	ldr	r3, [pc, #128]	; (80066f0 <HAL_ADC_Start_DMA+0x204>)
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	f003 0310 	and.w	r3, r3, #16
 8006676:	2b00      	cmp	r3, #0
 8006678:	d130      	bne.n	80066dc <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006684:	2b00      	cmp	r3, #0
 8006686:	d129      	bne.n	80066dc <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	689a      	ldr	r2, [r3, #8]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006696:	609a      	str	r2, [r3, #8]
 8006698:	e020      	b.n	80066dc <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a18      	ldr	r2, [pc, #96]	; (8006700 <HAL_ADC_Start_DMA+0x214>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d11b      	bne.n	80066dc <HAL_ADC_Start_DMA+0x1f0>
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d114      	bne.n	80066dc <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	689a      	ldr	r2, [r3, #8]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80066c0:	609a      	str	r2, [r3, #8]
 80066c2:	e00b      	b.n	80066dc <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c8:	f043 0210 	orr.w	r2, r3, #16
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066d4:	f043 0201 	orr.w	r2, r3, #1
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3718      	adds	r7, #24
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	20000024 	.word	0x20000024
 80066ec:	431bde83 	.word	0x431bde83
 80066f0:	40012300 	.word	0x40012300
 80066f4:	08006b69 	.word	0x08006b69
 80066f8:	08006c23 	.word	0x08006c23
 80066fc:	08006c3f 	.word	0x08006c3f
 8006700:	40012000 	.word	0x40012000
 8006704:	40012100 	.word	0x40012100
 8006708:	40012200 	.word	0x40012200

0800670c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800670c:	b480      	push	{r7}
 800670e:	b085      	sub	sp, #20
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006716:	2300      	movs	r3, #0
 8006718:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006720:	2b01      	cmp	r3, #1
 8006722:	d101      	bne.n	8006728 <HAL_ADC_ConfigChannel+0x1c>
 8006724:	2302      	movs	r3, #2
 8006726:	e113      	b.n	8006950 <HAL_ADC_ConfigChannel+0x244>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b09      	cmp	r3, #9
 8006736:	d925      	bls.n	8006784 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68d9      	ldr	r1, [r3, #12]
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	b29b      	uxth	r3, r3
 8006744:	461a      	mov	r2, r3
 8006746:	4613      	mov	r3, r2
 8006748:	005b      	lsls	r3, r3, #1
 800674a:	4413      	add	r3, r2
 800674c:	3b1e      	subs	r3, #30
 800674e:	2207      	movs	r2, #7
 8006750:	fa02 f303 	lsl.w	r3, r2, r3
 8006754:	43da      	mvns	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	400a      	ands	r2, r1
 800675c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68d9      	ldr	r1, [r3, #12]
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	689a      	ldr	r2, [r3, #8]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	b29b      	uxth	r3, r3
 800676e:	4618      	mov	r0, r3
 8006770:	4603      	mov	r3, r0
 8006772:	005b      	lsls	r3, r3, #1
 8006774:	4403      	add	r3, r0
 8006776:	3b1e      	subs	r3, #30
 8006778:	409a      	lsls	r2, r3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	430a      	orrs	r2, r1
 8006780:	60da      	str	r2, [r3, #12]
 8006782:	e022      	b.n	80067ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6919      	ldr	r1, [r3, #16]
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	b29b      	uxth	r3, r3
 8006790:	461a      	mov	r2, r3
 8006792:	4613      	mov	r3, r2
 8006794:	005b      	lsls	r3, r3, #1
 8006796:	4413      	add	r3, r2
 8006798:	2207      	movs	r2, #7
 800679a:	fa02 f303 	lsl.w	r3, r2, r3
 800679e:	43da      	mvns	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	400a      	ands	r2, r1
 80067a6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	6919      	ldr	r1, [r3, #16]
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	689a      	ldr	r2, [r3, #8]
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	4618      	mov	r0, r3
 80067ba:	4603      	mov	r3, r0
 80067bc:	005b      	lsls	r3, r3, #1
 80067be:	4403      	add	r3, r0
 80067c0:	409a      	lsls	r2, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	430a      	orrs	r2, r1
 80067c8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	2b06      	cmp	r3, #6
 80067d0:	d824      	bhi.n	800681c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	685a      	ldr	r2, [r3, #4]
 80067dc:	4613      	mov	r3, r2
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	4413      	add	r3, r2
 80067e2:	3b05      	subs	r3, #5
 80067e4:	221f      	movs	r2, #31
 80067e6:	fa02 f303 	lsl.w	r3, r2, r3
 80067ea:	43da      	mvns	r2, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	400a      	ands	r2, r1
 80067f2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	b29b      	uxth	r3, r3
 8006800:	4618      	mov	r0, r3
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	685a      	ldr	r2, [r3, #4]
 8006806:	4613      	mov	r3, r2
 8006808:	009b      	lsls	r3, r3, #2
 800680a:	4413      	add	r3, r2
 800680c:	3b05      	subs	r3, #5
 800680e:	fa00 f203 	lsl.w	r2, r0, r3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	635a      	str	r2, [r3, #52]	; 0x34
 800681a:	e04c      	b.n	80068b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	2b0c      	cmp	r3, #12
 8006822:	d824      	bhi.n	800686e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	685a      	ldr	r2, [r3, #4]
 800682e:	4613      	mov	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	4413      	add	r3, r2
 8006834:	3b23      	subs	r3, #35	; 0x23
 8006836:	221f      	movs	r2, #31
 8006838:	fa02 f303 	lsl.w	r3, r2, r3
 800683c:	43da      	mvns	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	400a      	ands	r2, r1
 8006844:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	b29b      	uxth	r3, r3
 8006852:	4618      	mov	r0, r3
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	4613      	mov	r3, r2
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	4413      	add	r3, r2
 800685e:	3b23      	subs	r3, #35	; 0x23
 8006860:	fa00 f203 	lsl.w	r2, r0, r3
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	430a      	orrs	r2, r1
 800686a:	631a      	str	r2, [r3, #48]	; 0x30
 800686c:	e023      	b.n	80068b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	4613      	mov	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	3b41      	subs	r3, #65	; 0x41
 8006880:	221f      	movs	r2, #31
 8006882:	fa02 f303 	lsl.w	r3, r2, r3
 8006886:	43da      	mvns	r2, r3
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	400a      	ands	r2, r1
 800688e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	b29b      	uxth	r3, r3
 800689c:	4618      	mov	r0, r3
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	685a      	ldr	r2, [r3, #4]
 80068a2:	4613      	mov	r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	4413      	add	r3, r2
 80068a8:	3b41      	subs	r3, #65	; 0x41
 80068aa:	fa00 f203 	lsl.w	r2, r0, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	430a      	orrs	r2, r1
 80068b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80068b6:	4b29      	ldr	r3, [pc, #164]	; (800695c <HAL_ADC_ConfigChannel+0x250>)
 80068b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a28      	ldr	r2, [pc, #160]	; (8006960 <HAL_ADC_ConfigChannel+0x254>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d10f      	bne.n	80068e4 <HAL_ADC_ConfigChannel+0x1d8>
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2b12      	cmp	r3, #18
 80068ca:	d10b      	bne.n	80068e4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a1d      	ldr	r2, [pc, #116]	; (8006960 <HAL_ADC_ConfigChannel+0x254>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d12b      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x23a>
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a1c      	ldr	r2, [pc, #112]	; (8006964 <HAL_ADC_ConfigChannel+0x258>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d003      	beq.n	8006900 <HAL_ADC_ConfigChannel+0x1f4>
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b11      	cmp	r3, #17
 80068fe:	d122      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a11      	ldr	r2, [pc, #68]	; (8006964 <HAL_ADC_ConfigChannel+0x258>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d111      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006922:	4b11      	ldr	r3, [pc, #68]	; (8006968 <HAL_ADC_ConfigChannel+0x25c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a11      	ldr	r2, [pc, #68]	; (800696c <HAL_ADC_ConfigChannel+0x260>)
 8006928:	fba2 2303 	umull	r2, r3, r2, r3
 800692c:	0c9a      	lsrs	r2, r3, #18
 800692e:	4613      	mov	r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4413      	add	r3, r2
 8006934:	005b      	lsls	r3, r3, #1
 8006936:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006938:	e002      	b.n	8006940 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	3b01      	subs	r3, #1
 800693e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d1f9      	bne.n	800693a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr
 800695c:	40012300 	.word	0x40012300
 8006960:	40012000 	.word	0x40012000
 8006964:	10000012 	.word	0x10000012
 8006968:	20000024 	.word	0x20000024
 800696c:	431bde83 	.word	0x431bde83

08006970 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006970:	b480      	push	{r7}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006978:	4b79      	ldr	r3, [pc, #484]	; (8006b60 <ADC_Init+0x1f0>)
 800697a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	431a      	orrs	r2, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685a      	ldr	r2, [r3, #4]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80069a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	6859      	ldr	r1, [r3, #4]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	021a      	lsls	r2, r3, #8
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	430a      	orrs	r2, r1
 80069b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	685a      	ldr	r2, [r3, #4]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80069c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	6859      	ldr	r1, [r3, #4]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689a      	ldr	r2, [r3, #8]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	430a      	orrs	r2, r1
 80069da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	689a      	ldr	r2, [r3, #8]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	6899      	ldr	r1, [r3, #8]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	68da      	ldr	r2, [r3, #12]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	430a      	orrs	r2, r1
 80069fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a02:	4a58      	ldr	r2, [pc, #352]	; (8006b64 <ADC_Init+0x1f4>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d022      	beq.n	8006a4e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	689a      	ldr	r2, [r3, #8]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a16:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	6899      	ldr	r1, [r3, #8]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	689a      	ldr	r2, [r3, #8]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006a38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	6899      	ldr	r1, [r3, #8]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	430a      	orrs	r2, r1
 8006a4a:	609a      	str	r2, [r3, #8]
 8006a4c:	e00f      	b.n	8006a6e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	689a      	ldr	r2, [r3, #8]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	689a      	ldr	r2, [r3, #8]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006a6c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	689a      	ldr	r2, [r3, #8]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f022 0202 	bic.w	r2, r2, #2
 8006a7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	6899      	ldr	r1, [r3, #8]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	7e1b      	ldrb	r3, [r3, #24]
 8006a88:	005a      	lsls	r2, r3, #1
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	430a      	orrs	r2, r1
 8006a90:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d01b      	beq.n	8006ad4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	685a      	ldr	r2, [r3, #4]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aaa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006aba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6859      	ldr	r1, [r3, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	035a      	lsls	r2, r3, #13
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	605a      	str	r2, [r3, #4]
 8006ad2:	e007      	b.n	8006ae4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685a      	ldr	r2, [r3, #4]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ae2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006af2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	69db      	ldr	r3, [r3, #28]
 8006afe:	3b01      	subs	r3, #1
 8006b00:	051a      	lsls	r2, r3, #20
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	430a      	orrs	r2, r1
 8006b08:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	689a      	ldr	r2, [r3, #8]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006b18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	6899      	ldr	r1, [r3, #8]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006b26:	025a      	lsls	r2, r3, #9
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689a      	ldr	r2, [r3, #8]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	6899      	ldr	r1, [r3, #8]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	695b      	ldr	r3, [r3, #20]
 8006b4a:	029a      	lsls	r2, r3, #10
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	430a      	orrs	r2, r1
 8006b52:	609a      	str	r2, [r3, #8]
}
 8006b54:	bf00      	nop
 8006b56:	3714      	adds	r7, #20
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr
 8006b60:	40012300 	.word	0x40012300
 8006b64:	0f000001 	.word	0x0f000001

08006b68 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b74:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d13c      	bne.n	8006bfc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b86:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d12b      	bne.n	8006bf4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d127      	bne.n	8006bf4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006baa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d006      	beq.n	8006bc0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d119      	bne.n	8006bf4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	685a      	ldr	r2, [r3, #4]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f022 0220 	bic.w	r2, r2, #32
 8006bce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d105      	bne.n	8006bf4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bec:	f043 0201 	orr.w	r2, r3, #1
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006bf4:	68f8      	ldr	r0, [r7, #12]
 8006bf6:	f7fc fc69 	bl	80034cc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006bfa:	e00e      	b.n	8006c1a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c00:	f003 0310 	and.w	r3, r3, #16
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d003      	beq.n	8006c10 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006c08:	68f8      	ldr	r0, [r7, #12]
 8006c0a:	f7fc fc9f 	bl	800354c <HAL_ADC_ErrorCallback>
}
 8006c0e:	e004      	b.n	8006c1a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	4798      	blx	r3
}
 8006c1a:	bf00      	nop
 8006c1c:	3710      	adds	r7, #16
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}

08006c22 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006c22:	b580      	push	{r7, lr}
 8006c24:	b084      	sub	sp, #16
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c2e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f7fc fc6b 	bl	800350c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006c36:	bf00      	nop
 8006c38:	3710      	adds	r7, #16
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b084      	sub	sp, #16
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c4a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2240      	movs	r2, #64	; 0x40
 8006c50:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c56:	f043 0204 	orr.w	r2, r3, #4
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006c5e:	68f8      	ldr	r0, [r7, #12]
 8006c60:	f7fc fc74 	bl	800354c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006c64:	bf00      	nop
 8006c66:	3710      	adds	r7, #16
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}

08006c6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b085      	sub	sp, #20
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f003 0307 	and.w	r3, r3, #7
 8006c7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006c7c:	4b0c      	ldr	r3, [pc, #48]	; (8006cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006c82:	68ba      	ldr	r2, [r7, #8]
 8006c84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006c88:	4013      	ands	r3, r2
 8006c8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006c94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006c98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006c9e:	4a04      	ldr	r2, [pc, #16]	; (8006cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	60d3      	str	r3, [r2, #12]
}
 8006ca4:	bf00      	nop
 8006ca6:	3714      	adds	r7, #20
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr
 8006cb0:	e000ed00 	.word	0xe000ed00

08006cb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006cb8:	4b04      	ldr	r3, [pc, #16]	; (8006ccc <__NVIC_GetPriorityGrouping+0x18>)
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	0a1b      	lsrs	r3, r3, #8
 8006cbe:	f003 0307 	and.w	r3, r3, #7
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr
 8006ccc:	e000ed00 	.word	0xe000ed00

08006cd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	db0b      	blt.n	8006cfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006ce2:	79fb      	ldrb	r3, [r7, #7]
 8006ce4:	f003 021f 	and.w	r2, r3, #31
 8006ce8:	4907      	ldr	r1, [pc, #28]	; (8006d08 <__NVIC_EnableIRQ+0x38>)
 8006cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cee:	095b      	lsrs	r3, r3, #5
 8006cf0:	2001      	movs	r0, #1
 8006cf2:	fa00 f202 	lsl.w	r2, r0, r2
 8006cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006cfa:	bf00      	nop
 8006cfc:	370c      	adds	r7, #12
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	e000e100 	.word	0xe000e100

08006d0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	4603      	mov	r3, r0
 8006d14:	6039      	str	r1, [r7, #0]
 8006d16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	db0a      	blt.n	8006d36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	b2da      	uxtb	r2, r3
 8006d24:	490c      	ldr	r1, [pc, #48]	; (8006d58 <__NVIC_SetPriority+0x4c>)
 8006d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d2a:	0112      	lsls	r2, r2, #4
 8006d2c:	b2d2      	uxtb	r2, r2
 8006d2e:	440b      	add	r3, r1
 8006d30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006d34:	e00a      	b.n	8006d4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	b2da      	uxtb	r2, r3
 8006d3a:	4908      	ldr	r1, [pc, #32]	; (8006d5c <__NVIC_SetPriority+0x50>)
 8006d3c:	79fb      	ldrb	r3, [r7, #7]
 8006d3e:	f003 030f 	and.w	r3, r3, #15
 8006d42:	3b04      	subs	r3, #4
 8006d44:	0112      	lsls	r2, r2, #4
 8006d46:	b2d2      	uxtb	r2, r2
 8006d48:	440b      	add	r3, r1
 8006d4a:	761a      	strb	r2, [r3, #24]
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr
 8006d58:	e000e100 	.word	0xe000e100
 8006d5c:	e000ed00 	.word	0xe000ed00

08006d60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b089      	sub	sp, #36	; 0x24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f003 0307 	and.w	r3, r3, #7
 8006d72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	f1c3 0307 	rsb	r3, r3, #7
 8006d7a:	2b04      	cmp	r3, #4
 8006d7c:	bf28      	it	cs
 8006d7e:	2304      	movcs	r3, #4
 8006d80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	3304      	adds	r3, #4
 8006d86:	2b06      	cmp	r3, #6
 8006d88:	d902      	bls.n	8006d90 <NVIC_EncodePriority+0x30>
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	3b03      	subs	r3, #3
 8006d8e:	e000      	b.n	8006d92 <NVIC_EncodePriority+0x32>
 8006d90:	2300      	movs	r3, #0
 8006d92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9e:	43da      	mvns	r2, r3
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	401a      	ands	r2, r3
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006da8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	fa01 f303 	lsl.w	r3, r1, r3
 8006db2:	43d9      	mvns	r1, r3
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006db8:	4313      	orrs	r3, r2
         );
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3724      	adds	r7, #36	; 0x24
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
	...

08006dc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b082      	sub	sp, #8
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	3b01      	subs	r3, #1
 8006dd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006dd8:	d301      	bcc.n	8006dde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e00f      	b.n	8006dfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006dde:	4a0a      	ldr	r2, [pc, #40]	; (8006e08 <SysTick_Config+0x40>)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	3b01      	subs	r3, #1
 8006de4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006de6:	210f      	movs	r1, #15
 8006de8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006dec:	f7ff ff8e 	bl	8006d0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006df0:	4b05      	ldr	r3, [pc, #20]	; (8006e08 <SysTick_Config+0x40>)
 8006df2:	2200      	movs	r2, #0
 8006df4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006df6:	4b04      	ldr	r3, [pc, #16]	; (8006e08 <SysTick_Config+0x40>)
 8006df8:	2207      	movs	r2, #7
 8006dfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006dfc:	2300      	movs	r3, #0
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3708      	adds	r7, #8
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	e000e010 	.word	0xe000e010

08006e0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f7ff ff29 	bl	8006c6c <__NVIC_SetPriorityGrouping>
}
 8006e1a:	bf00      	nop
 8006e1c:	3708      	adds	r7, #8
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}

08006e22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006e22:	b580      	push	{r7, lr}
 8006e24:	b086      	sub	sp, #24
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	4603      	mov	r3, r0
 8006e2a:	60b9      	str	r1, [r7, #8]
 8006e2c:	607a      	str	r2, [r7, #4]
 8006e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006e30:	2300      	movs	r3, #0
 8006e32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006e34:	f7ff ff3e 	bl	8006cb4 <__NVIC_GetPriorityGrouping>
 8006e38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	68b9      	ldr	r1, [r7, #8]
 8006e3e:	6978      	ldr	r0, [r7, #20]
 8006e40:	f7ff ff8e 	bl	8006d60 <NVIC_EncodePriority>
 8006e44:	4602      	mov	r2, r0
 8006e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e4a:	4611      	mov	r1, r2
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f7ff ff5d 	bl	8006d0c <__NVIC_SetPriority>
}
 8006e52:	bf00      	nop
 8006e54:	3718      	adds	r7, #24
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}

08006e5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e5a:	b580      	push	{r7, lr}
 8006e5c:	b082      	sub	sp, #8
 8006e5e:	af00      	add	r7, sp, #0
 8006e60:	4603      	mov	r3, r0
 8006e62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f7ff ff31 	bl	8006cd0 <__NVIC_EnableIRQ>
}
 8006e6e:	bf00      	nop
 8006e70:	3708      	adds	r7, #8
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}

08006e76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006e76:	b580      	push	{r7, lr}
 8006e78:	b082      	sub	sp, #8
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7ff ffa2 	bl	8006dc8 <SysTick_Config>
 8006e84:	4603      	mov	r3, r0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3708      	adds	r7, #8
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
	...

08006e90 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b086      	sub	sp, #24
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006e9c:	f7ff fab2 	bl	8006404 <HAL_GetTick>
 8006ea0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d101      	bne.n	8006eac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e099      	b.n	8006fe0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2202      	movs	r2, #2
 8006eb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f022 0201 	bic.w	r2, r2, #1
 8006eca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ecc:	e00f      	b.n	8006eee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006ece:	f7ff fa99 	bl	8006404 <HAL_GetTick>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	2b05      	cmp	r3, #5
 8006eda:	d908      	bls.n	8006eee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2220      	movs	r2, #32
 8006ee0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2203      	movs	r2, #3
 8006ee6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006eea:	2303      	movs	r3, #3
 8006eec:	e078      	b.n	8006fe0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 0301 	and.w	r3, r3, #1
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e8      	bne.n	8006ece <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006f04:	697a      	ldr	r2, [r7, #20]
 8006f06:	4b38      	ldr	r3, [pc, #224]	; (8006fe8 <HAL_DMA_Init+0x158>)
 8006f08:	4013      	ands	r3, r2
 8006f0a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	685a      	ldr	r2, [r3, #4]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6a1b      	ldr	r3, [r3, #32]
 8006f38:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f3a:	697a      	ldr	r2, [r7, #20]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f44:	2b04      	cmp	r3, #4
 8006f46:	d107      	bne.n	8006f58 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f50:	4313      	orrs	r3, r2
 8006f52:	697a      	ldr	r2, [r7, #20]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	697a      	ldr	r2, [r7, #20]
 8006f5e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	695b      	ldr	r3, [r3, #20]
 8006f66:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	f023 0307 	bic.w	r3, r3, #7
 8006f6e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f74:	697a      	ldr	r2, [r7, #20]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7e:	2b04      	cmp	r3, #4
 8006f80:	d117      	bne.n	8006fb2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f86:	697a      	ldr	r2, [r7, #20]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d00e      	beq.n	8006fb2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 fb01 	bl	800759c <DMA_CheckFifoParam>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d008      	beq.n	8006fb2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2240      	movs	r2, #64	; 0x40
 8006fa4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e016      	b.n	8006fe0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	697a      	ldr	r2, [r7, #20]
 8006fb8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 fab8 	bl	8007530 <DMA_CalcBaseAndBitshift>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fc8:	223f      	movs	r2, #63	; 0x3f
 8006fca:	409a      	lsls	r2, r3
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3718      	adds	r7, #24
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	f010803f 	.word	0xf010803f

08006fec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b086      	sub	sp, #24
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	607a      	str	r2, [r7, #4]
 8006ff8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007002:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800700a:	2b01      	cmp	r3, #1
 800700c:	d101      	bne.n	8007012 <HAL_DMA_Start_IT+0x26>
 800700e:	2302      	movs	r3, #2
 8007010:	e040      	b.n	8007094 <HAL_DMA_Start_IT+0xa8>
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2201      	movs	r2, #1
 8007016:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2b01      	cmp	r3, #1
 8007024:	d12f      	bne.n	8007086 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2202      	movs	r2, #2
 800702a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2200      	movs	r2, #0
 8007032:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	68b9      	ldr	r1, [r7, #8]
 800703a:	68f8      	ldr	r0, [r7, #12]
 800703c:	f000 fa4a 	bl	80074d4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007044:	223f      	movs	r2, #63	; 0x3f
 8007046:	409a      	lsls	r2, r3
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f042 0216 	orr.w	r2, r2, #22
 800705a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007060:	2b00      	cmp	r3, #0
 8007062:	d007      	beq.n	8007074 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f042 0208 	orr.w	r2, r2, #8
 8007072:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f042 0201 	orr.w	r2, r2, #1
 8007082:	601a      	str	r2, [r3, #0]
 8007084:	e005      	b.n	8007092 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800708e:	2302      	movs	r3, #2
 8007090:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007092:	7dfb      	ldrb	r3, [r7, #23]
}
 8007094:	4618      	mov	r0, r3
 8007096:	3718      	adds	r7, #24
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}

0800709c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80070aa:	f7ff f9ab 	bl	8006404 <HAL_GetTick>
 80070ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d008      	beq.n	80070ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2280      	movs	r2, #128	; 0x80
 80070c0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e052      	b.n	8007174 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f022 0216 	bic.w	r2, r2, #22
 80070dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	695a      	ldr	r2, [r3, #20]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d103      	bne.n	80070fe <HAL_DMA_Abort+0x62>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d007      	beq.n	800710e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f022 0208 	bic.w	r2, r2, #8
 800710c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f022 0201 	bic.w	r2, r2, #1
 800711c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800711e:	e013      	b.n	8007148 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007120:	f7ff f970 	bl	8006404 <HAL_GetTick>
 8007124:	4602      	mov	r2, r0
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	2b05      	cmp	r3, #5
 800712c:	d90c      	bls.n	8007148 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2220      	movs	r2, #32
 8007132:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2203      	movs	r2, #3
 8007138:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8007144:	2303      	movs	r3, #3
 8007146:	e015      	b.n	8007174 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1e4      	bne.n	8007120 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800715a:	223f      	movs	r2, #63	; 0x3f
 800715c:	409a      	lsls	r2, r3
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2201      	movs	r2, #1
 8007166:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8007172:	2300      	movs	r3, #0
}
 8007174:	4618      	mov	r0, r3
 8007176:	3710      	adds	r7, #16
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}

0800717c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800718a:	b2db      	uxtb	r3, r3
 800718c:	2b02      	cmp	r3, #2
 800718e:	d004      	beq.n	800719a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2280      	movs	r2, #128	; 0x80
 8007194:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e00c      	b.n	80071b4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2205      	movs	r2, #5
 800719e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f022 0201 	bic.w	r2, r2, #1
 80071b0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	370c      	adds	r7, #12
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b086      	sub	sp, #24
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80071c8:	2300      	movs	r3, #0
 80071ca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80071cc:	4b8e      	ldr	r3, [pc, #568]	; (8007408 <HAL_DMA_IRQHandler+0x248>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a8e      	ldr	r2, [pc, #568]	; (800740c <HAL_DMA_IRQHandler+0x24c>)
 80071d2:	fba2 2303 	umull	r2, r3, r2, r3
 80071d6:	0a9b      	lsrs	r3, r3, #10
 80071d8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071de:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071ea:	2208      	movs	r2, #8
 80071ec:	409a      	lsls	r2, r3
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	4013      	ands	r3, r2
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d01a      	beq.n	800722c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0304 	and.w	r3, r3, #4
 8007200:	2b00      	cmp	r3, #0
 8007202:	d013      	beq.n	800722c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f022 0204 	bic.w	r2, r2, #4
 8007212:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007218:	2208      	movs	r2, #8
 800721a:	409a      	lsls	r2, r3
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007224:	f043 0201 	orr.w	r2, r3, #1
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007230:	2201      	movs	r2, #1
 8007232:	409a      	lsls	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	4013      	ands	r3, r2
 8007238:	2b00      	cmp	r3, #0
 800723a:	d012      	beq.n	8007262 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007246:	2b00      	cmp	r3, #0
 8007248:	d00b      	beq.n	8007262 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800724e:	2201      	movs	r2, #1
 8007250:	409a      	lsls	r2, r3
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800725a:	f043 0202 	orr.w	r2, r3, #2
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007266:	2204      	movs	r2, #4
 8007268:	409a      	lsls	r2, r3
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	4013      	ands	r3, r2
 800726e:	2b00      	cmp	r3, #0
 8007270:	d012      	beq.n	8007298 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f003 0302 	and.w	r3, r3, #2
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00b      	beq.n	8007298 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007284:	2204      	movs	r2, #4
 8007286:	409a      	lsls	r2, r3
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007290:	f043 0204 	orr.w	r2, r3, #4
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800729c:	2210      	movs	r2, #16
 800729e:	409a      	lsls	r2, r3
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	4013      	ands	r3, r2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d043      	beq.n	8007330 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 0308 	and.w	r3, r3, #8
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d03c      	beq.n	8007330 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072ba:	2210      	movs	r2, #16
 80072bc:	409a      	lsls	r2, r3
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d018      	beq.n	8007302 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d108      	bne.n	80072f0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d024      	beq.n	8007330 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	4798      	blx	r3
 80072ee:	e01f      	b.n	8007330 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d01b      	beq.n	8007330 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	4798      	blx	r3
 8007300:	e016      	b.n	8007330 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800730c:	2b00      	cmp	r3, #0
 800730e:	d107      	bne.n	8007320 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f022 0208 	bic.w	r2, r2, #8
 800731e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007324:	2b00      	cmp	r3, #0
 8007326:	d003      	beq.n	8007330 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007334:	2220      	movs	r2, #32
 8007336:	409a      	lsls	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	4013      	ands	r3, r2
 800733c:	2b00      	cmp	r3, #0
 800733e:	f000 808f 	beq.w	8007460 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f003 0310 	and.w	r3, r3, #16
 800734c:	2b00      	cmp	r3, #0
 800734e:	f000 8087 	beq.w	8007460 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007356:	2220      	movs	r2, #32
 8007358:	409a      	lsls	r2, r3
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007364:	b2db      	uxtb	r3, r3
 8007366:	2b05      	cmp	r3, #5
 8007368:	d136      	bne.n	80073d8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f022 0216 	bic.w	r2, r2, #22
 8007378:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	695a      	ldr	r2, [r3, #20]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007388:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738e:	2b00      	cmp	r3, #0
 8007390:	d103      	bne.n	800739a <HAL_DMA_IRQHandler+0x1da>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007396:	2b00      	cmp	r3, #0
 8007398:	d007      	beq.n	80073aa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f022 0208 	bic.w	r2, r2, #8
 80073a8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073ae:	223f      	movs	r2, #63	; 0x3f
 80073b0:	409a      	lsls	r2, r3
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2201      	movs	r2, #1
 80073ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d07e      	beq.n	80074cc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	4798      	blx	r3
        }
        return;
 80073d6:	e079      	b.n	80074cc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d01d      	beq.n	8007422 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d10d      	bne.n	8007410 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d031      	beq.n	8007460 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	4798      	blx	r3
 8007404:	e02c      	b.n	8007460 <HAL_DMA_IRQHandler+0x2a0>
 8007406:	bf00      	nop
 8007408:	20000024 	.word	0x20000024
 800740c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007414:	2b00      	cmp	r3, #0
 8007416:	d023      	beq.n	8007460 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	4798      	blx	r3
 8007420:	e01e      	b.n	8007460 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800742c:	2b00      	cmp	r3, #0
 800742e:	d10f      	bne.n	8007450 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f022 0210 	bic.w	r2, r2, #16
 800743e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007454:	2b00      	cmp	r3, #0
 8007456:	d003      	beq.n	8007460 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007464:	2b00      	cmp	r3, #0
 8007466:	d032      	beq.n	80074ce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800746c:	f003 0301 	and.w	r3, r3, #1
 8007470:	2b00      	cmp	r3, #0
 8007472:	d022      	beq.n	80074ba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2205      	movs	r2, #5
 8007478:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f022 0201 	bic.w	r2, r2, #1
 800748a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	3301      	adds	r3, #1
 8007490:	60bb      	str	r3, [r7, #8]
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	429a      	cmp	r2, r3
 8007496:	d307      	bcc.n	80074a8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 0301 	and.w	r3, r3, #1
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1f2      	bne.n	800748c <HAL_DMA_IRQHandler+0x2cc>
 80074a6:	e000      	b.n	80074aa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80074a8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2201      	movs	r2, #1
 80074ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d005      	beq.n	80074ce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	4798      	blx	r3
 80074ca:	e000      	b.n	80074ce <HAL_DMA_IRQHandler+0x30e>
        return;
 80074cc:	bf00      	nop
    }
  }
}
 80074ce:	3718      	adds	r7, #24
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b085      	sub	sp, #20
 80074d8:	af00      	add	r7, sp, #0
 80074da:	60f8      	str	r0, [r7, #12]
 80074dc:	60b9      	str	r1, [r7, #8]
 80074de:	607a      	str	r2, [r7, #4]
 80074e0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80074f0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	683a      	ldr	r2, [r7, #0]
 80074f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	2b40      	cmp	r3, #64	; 0x40
 8007500:	d108      	bne.n	8007514 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007512:	e007      	b.n	8007524 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68ba      	ldr	r2, [r7, #8]
 800751a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	60da      	str	r2, [r3, #12]
}
 8007524:	bf00      	nop
 8007526:	3714      	adds	r7, #20
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007530:	b480      	push	{r7}
 8007532:	b085      	sub	sp, #20
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	b2db      	uxtb	r3, r3
 800753e:	3b10      	subs	r3, #16
 8007540:	4a14      	ldr	r2, [pc, #80]	; (8007594 <DMA_CalcBaseAndBitshift+0x64>)
 8007542:	fba2 2303 	umull	r2, r3, r2, r3
 8007546:	091b      	lsrs	r3, r3, #4
 8007548:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800754a:	4a13      	ldr	r2, [pc, #76]	; (8007598 <DMA_CalcBaseAndBitshift+0x68>)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	4413      	add	r3, r2
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	461a      	mov	r2, r3
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2b03      	cmp	r3, #3
 800755c:	d909      	bls.n	8007572 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007566:	f023 0303 	bic.w	r3, r3, #3
 800756a:	1d1a      	adds	r2, r3, #4
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	659a      	str	r2, [r3, #88]	; 0x58
 8007570:	e007      	b.n	8007582 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800757a:	f023 0303 	bic.w	r3, r3, #3
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007586:	4618      	mov	r0, r3
 8007588:	3714      	adds	r7, #20
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	aaaaaaab 	.word	0xaaaaaaab
 8007598:	08010610 	.word	0x08010610

0800759c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800759c:	b480      	push	{r7}
 800759e:	b085      	sub	sp, #20
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075a4:	2300      	movs	r3, #0
 80075a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	699b      	ldr	r3, [r3, #24]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d11f      	bne.n	80075f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	2b03      	cmp	r3, #3
 80075ba:	d856      	bhi.n	800766a <DMA_CheckFifoParam+0xce>
 80075bc:	a201      	add	r2, pc, #4	; (adr r2, 80075c4 <DMA_CheckFifoParam+0x28>)
 80075be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c2:	bf00      	nop
 80075c4:	080075d5 	.word	0x080075d5
 80075c8:	080075e7 	.word	0x080075e7
 80075cc:	080075d5 	.word	0x080075d5
 80075d0:	0800766b 	.word	0x0800766b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d046      	beq.n	800766e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80075e0:	2301      	movs	r3, #1
 80075e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80075e4:	e043      	b.n	800766e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80075ee:	d140      	bne.n	8007672 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80075f4:	e03d      	b.n	8007672 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	699b      	ldr	r3, [r3, #24]
 80075fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075fe:	d121      	bne.n	8007644 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	2b03      	cmp	r3, #3
 8007604:	d837      	bhi.n	8007676 <DMA_CheckFifoParam+0xda>
 8007606:	a201      	add	r2, pc, #4	; (adr r2, 800760c <DMA_CheckFifoParam+0x70>)
 8007608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800760c:	0800761d 	.word	0x0800761d
 8007610:	08007623 	.word	0x08007623
 8007614:	0800761d 	.word	0x0800761d
 8007618:	08007635 	.word	0x08007635
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	73fb      	strb	r3, [r7, #15]
      break;
 8007620:	e030      	b.n	8007684 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007626:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800762a:	2b00      	cmp	r3, #0
 800762c:	d025      	beq.n	800767a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800762e:	2301      	movs	r3, #1
 8007630:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007632:	e022      	b.n	800767a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007638:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800763c:	d11f      	bne.n	800767e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007642:	e01c      	b.n	800767e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	2b02      	cmp	r3, #2
 8007648:	d903      	bls.n	8007652 <DMA_CheckFifoParam+0xb6>
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	2b03      	cmp	r3, #3
 800764e:	d003      	beq.n	8007658 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007650:	e018      	b.n	8007684 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	73fb      	strb	r3, [r7, #15]
      break;
 8007656:	e015      	b.n	8007684 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800765c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00e      	beq.n	8007682 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	73fb      	strb	r3, [r7, #15]
      break;
 8007668:	e00b      	b.n	8007682 <DMA_CheckFifoParam+0xe6>
      break;
 800766a:	bf00      	nop
 800766c:	e00a      	b.n	8007684 <DMA_CheckFifoParam+0xe8>
      break;
 800766e:	bf00      	nop
 8007670:	e008      	b.n	8007684 <DMA_CheckFifoParam+0xe8>
      break;
 8007672:	bf00      	nop
 8007674:	e006      	b.n	8007684 <DMA_CheckFifoParam+0xe8>
      break;
 8007676:	bf00      	nop
 8007678:	e004      	b.n	8007684 <DMA_CheckFifoParam+0xe8>
      break;
 800767a:	bf00      	nop
 800767c:	e002      	b.n	8007684 <DMA_CheckFifoParam+0xe8>
      break;   
 800767e:	bf00      	nop
 8007680:	e000      	b.n	8007684 <DMA_CheckFifoParam+0xe8>
      break;
 8007682:	bf00      	nop
    }
  } 
  
  return status; 
 8007684:	7bfb      	ldrb	r3, [r7, #15]
}
 8007686:	4618      	mov	r0, r3
 8007688:	3714      	adds	r7, #20
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop

08007694 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007694:	b480      	push	{r7}
 8007696:	b089      	sub	sp, #36	; 0x24
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800769e:	2300      	movs	r3, #0
 80076a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80076a2:	2300      	movs	r3, #0
 80076a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80076a6:	2300      	movs	r3, #0
 80076a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80076aa:	2300      	movs	r3, #0
 80076ac:	61fb      	str	r3, [r7, #28]
 80076ae:	e165      	b.n	800797c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80076b0:	2201      	movs	r2, #1
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	fa02 f303 	lsl.w	r3, r2, r3
 80076b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	697a      	ldr	r2, [r7, #20]
 80076c0:	4013      	ands	r3, r2
 80076c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80076c4:	693a      	ldr	r2, [r7, #16]
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	429a      	cmp	r2, r3
 80076ca:	f040 8154 	bne.w	8007976 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	f003 0303 	and.w	r3, r3, #3
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d005      	beq.n	80076e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80076e2:	2b02      	cmp	r3, #2
 80076e4:	d130      	bne.n	8007748 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80076ec:	69fb      	ldr	r3, [r7, #28]
 80076ee:	005b      	lsls	r3, r3, #1
 80076f0:	2203      	movs	r2, #3
 80076f2:	fa02 f303 	lsl.w	r3, r2, r3
 80076f6:	43db      	mvns	r3, r3
 80076f8:	69ba      	ldr	r2, [r7, #24]
 80076fa:	4013      	ands	r3, r2
 80076fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	68da      	ldr	r2, [r3, #12]
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	005b      	lsls	r3, r3, #1
 8007706:	fa02 f303 	lsl.w	r3, r2, r3
 800770a:	69ba      	ldr	r2, [r7, #24]
 800770c:	4313      	orrs	r3, r2
 800770e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	69ba      	ldr	r2, [r7, #24]
 8007714:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	685b      	ldr	r3, [r3, #4]
 800771a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800771c:	2201      	movs	r2, #1
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	fa02 f303 	lsl.w	r3, r2, r3
 8007724:	43db      	mvns	r3, r3
 8007726:	69ba      	ldr	r2, [r7, #24]
 8007728:	4013      	ands	r3, r2
 800772a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	091b      	lsrs	r3, r3, #4
 8007732:	f003 0201 	and.w	r2, r3, #1
 8007736:	69fb      	ldr	r3, [r7, #28]
 8007738:	fa02 f303 	lsl.w	r3, r2, r3
 800773c:	69ba      	ldr	r2, [r7, #24]
 800773e:	4313      	orrs	r3, r2
 8007740:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	69ba      	ldr	r2, [r7, #24]
 8007746:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	f003 0303 	and.w	r3, r3, #3
 8007750:	2b03      	cmp	r3, #3
 8007752:	d017      	beq.n	8007784 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	005b      	lsls	r3, r3, #1
 800775e:	2203      	movs	r2, #3
 8007760:	fa02 f303 	lsl.w	r3, r2, r3
 8007764:	43db      	mvns	r3, r3
 8007766:	69ba      	ldr	r2, [r7, #24]
 8007768:	4013      	ands	r3, r2
 800776a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	689a      	ldr	r2, [r3, #8]
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	005b      	lsls	r3, r3, #1
 8007774:	fa02 f303 	lsl.w	r3, r2, r3
 8007778:	69ba      	ldr	r2, [r7, #24]
 800777a:	4313      	orrs	r3, r2
 800777c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	69ba      	ldr	r2, [r7, #24]
 8007782:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	f003 0303 	and.w	r3, r3, #3
 800778c:	2b02      	cmp	r3, #2
 800778e:	d123      	bne.n	80077d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	08da      	lsrs	r2, r3, #3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	3208      	adds	r2, #8
 8007798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800779c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800779e:	69fb      	ldr	r3, [r7, #28]
 80077a0:	f003 0307 	and.w	r3, r3, #7
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	220f      	movs	r2, #15
 80077a8:	fa02 f303 	lsl.w	r3, r2, r3
 80077ac:	43db      	mvns	r3, r3
 80077ae:	69ba      	ldr	r2, [r7, #24]
 80077b0:	4013      	ands	r3, r2
 80077b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	691a      	ldr	r2, [r3, #16]
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	f003 0307 	and.w	r3, r3, #7
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	fa02 f303 	lsl.w	r3, r2, r3
 80077c4:	69ba      	ldr	r2, [r7, #24]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80077ca:	69fb      	ldr	r3, [r7, #28]
 80077cc:	08da      	lsrs	r2, r3, #3
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	3208      	adds	r2, #8
 80077d2:	69b9      	ldr	r1, [r7, #24]
 80077d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	005b      	lsls	r3, r3, #1
 80077e2:	2203      	movs	r2, #3
 80077e4:	fa02 f303 	lsl.w	r3, r2, r3
 80077e8:	43db      	mvns	r3, r3
 80077ea:	69ba      	ldr	r2, [r7, #24]
 80077ec:	4013      	ands	r3, r2
 80077ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	f003 0203 	and.w	r2, r3, #3
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	005b      	lsls	r3, r3, #1
 80077fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007800:	69ba      	ldr	r2, [r7, #24]
 8007802:	4313      	orrs	r3, r2
 8007804:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	69ba      	ldr	r2, [r7, #24]
 800780a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007814:	2b00      	cmp	r3, #0
 8007816:	f000 80ae 	beq.w	8007976 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800781a:	2300      	movs	r3, #0
 800781c:	60fb      	str	r3, [r7, #12]
 800781e:	4b5d      	ldr	r3, [pc, #372]	; (8007994 <HAL_GPIO_Init+0x300>)
 8007820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007822:	4a5c      	ldr	r2, [pc, #368]	; (8007994 <HAL_GPIO_Init+0x300>)
 8007824:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007828:	6453      	str	r3, [r2, #68]	; 0x44
 800782a:	4b5a      	ldr	r3, [pc, #360]	; (8007994 <HAL_GPIO_Init+0x300>)
 800782c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800782e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007832:	60fb      	str	r3, [r7, #12]
 8007834:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007836:	4a58      	ldr	r2, [pc, #352]	; (8007998 <HAL_GPIO_Init+0x304>)
 8007838:	69fb      	ldr	r3, [r7, #28]
 800783a:	089b      	lsrs	r3, r3, #2
 800783c:	3302      	adds	r3, #2
 800783e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007842:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	f003 0303 	and.w	r3, r3, #3
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	220f      	movs	r2, #15
 800784e:	fa02 f303 	lsl.w	r3, r2, r3
 8007852:	43db      	mvns	r3, r3
 8007854:	69ba      	ldr	r2, [r7, #24]
 8007856:	4013      	ands	r3, r2
 8007858:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a4f      	ldr	r2, [pc, #316]	; (800799c <HAL_GPIO_Init+0x308>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d025      	beq.n	80078ae <HAL_GPIO_Init+0x21a>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a4e      	ldr	r2, [pc, #312]	; (80079a0 <HAL_GPIO_Init+0x30c>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d01f      	beq.n	80078aa <HAL_GPIO_Init+0x216>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a4d      	ldr	r2, [pc, #308]	; (80079a4 <HAL_GPIO_Init+0x310>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d019      	beq.n	80078a6 <HAL_GPIO_Init+0x212>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a4c      	ldr	r2, [pc, #304]	; (80079a8 <HAL_GPIO_Init+0x314>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d013      	beq.n	80078a2 <HAL_GPIO_Init+0x20e>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a4b      	ldr	r2, [pc, #300]	; (80079ac <HAL_GPIO_Init+0x318>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d00d      	beq.n	800789e <HAL_GPIO_Init+0x20a>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a4a      	ldr	r2, [pc, #296]	; (80079b0 <HAL_GPIO_Init+0x31c>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d007      	beq.n	800789a <HAL_GPIO_Init+0x206>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a49      	ldr	r2, [pc, #292]	; (80079b4 <HAL_GPIO_Init+0x320>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d101      	bne.n	8007896 <HAL_GPIO_Init+0x202>
 8007892:	2306      	movs	r3, #6
 8007894:	e00c      	b.n	80078b0 <HAL_GPIO_Init+0x21c>
 8007896:	2307      	movs	r3, #7
 8007898:	e00a      	b.n	80078b0 <HAL_GPIO_Init+0x21c>
 800789a:	2305      	movs	r3, #5
 800789c:	e008      	b.n	80078b0 <HAL_GPIO_Init+0x21c>
 800789e:	2304      	movs	r3, #4
 80078a0:	e006      	b.n	80078b0 <HAL_GPIO_Init+0x21c>
 80078a2:	2303      	movs	r3, #3
 80078a4:	e004      	b.n	80078b0 <HAL_GPIO_Init+0x21c>
 80078a6:	2302      	movs	r3, #2
 80078a8:	e002      	b.n	80078b0 <HAL_GPIO_Init+0x21c>
 80078aa:	2301      	movs	r3, #1
 80078ac:	e000      	b.n	80078b0 <HAL_GPIO_Init+0x21c>
 80078ae:	2300      	movs	r3, #0
 80078b0:	69fa      	ldr	r2, [r7, #28]
 80078b2:	f002 0203 	and.w	r2, r2, #3
 80078b6:	0092      	lsls	r2, r2, #2
 80078b8:	4093      	lsls	r3, r2
 80078ba:	69ba      	ldr	r2, [r7, #24]
 80078bc:	4313      	orrs	r3, r2
 80078be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80078c0:	4935      	ldr	r1, [pc, #212]	; (8007998 <HAL_GPIO_Init+0x304>)
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	089b      	lsrs	r3, r3, #2
 80078c6:	3302      	adds	r3, #2
 80078c8:	69ba      	ldr	r2, [r7, #24]
 80078ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80078ce:	4b3a      	ldr	r3, [pc, #232]	; (80079b8 <HAL_GPIO_Init+0x324>)
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	43db      	mvns	r3, r3
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	4013      	ands	r3, r2
 80078dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d003      	beq.n	80078f2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80078ea:	69ba      	ldr	r2, [r7, #24]
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80078f2:	4a31      	ldr	r2, [pc, #196]	; (80079b8 <HAL_GPIO_Init+0x324>)
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80078f8:	4b2f      	ldr	r3, [pc, #188]	; (80079b8 <HAL_GPIO_Init+0x324>)
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	43db      	mvns	r3, r3
 8007902:	69ba      	ldr	r2, [r7, #24]
 8007904:	4013      	ands	r3, r2
 8007906:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007910:	2b00      	cmp	r3, #0
 8007912:	d003      	beq.n	800791c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8007914:	69ba      	ldr	r2, [r7, #24]
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	4313      	orrs	r3, r2
 800791a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800791c:	4a26      	ldr	r2, [pc, #152]	; (80079b8 <HAL_GPIO_Init+0x324>)
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007922:	4b25      	ldr	r3, [pc, #148]	; (80079b8 <HAL_GPIO_Init+0x324>)
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	43db      	mvns	r3, r3
 800792c:	69ba      	ldr	r2, [r7, #24]
 800792e:	4013      	ands	r3, r2
 8007930:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800793a:	2b00      	cmp	r3, #0
 800793c:	d003      	beq.n	8007946 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800793e:	69ba      	ldr	r2, [r7, #24]
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	4313      	orrs	r3, r2
 8007944:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007946:	4a1c      	ldr	r2, [pc, #112]	; (80079b8 <HAL_GPIO_Init+0x324>)
 8007948:	69bb      	ldr	r3, [r7, #24]
 800794a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800794c:	4b1a      	ldr	r3, [pc, #104]	; (80079b8 <HAL_GPIO_Init+0x324>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	43db      	mvns	r3, r3
 8007956:	69ba      	ldr	r2, [r7, #24]
 8007958:	4013      	ands	r3, r2
 800795a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007964:	2b00      	cmp	r3, #0
 8007966:	d003      	beq.n	8007970 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007968:	69ba      	ldr	r2, [r7, #24]
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	4313      	orrs	r3, r2
 800796e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007970:	4a11      	ldr	r2, [pc, #68]	; (80079b8 <HAL_GPIO_Init+0x324>)
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007976:	69fb      	ldr	r3, [r7, #28]
 8007978:	3301      	adds	r3, #1
 800797a:	61fb      	str	r3, [r7, #28]
 800797c:	69fb      	ldr	r3, [r7, #28]
 800797e:	2b0f      	cmp	r3, #15
 8007980:	f67f ae96 	bls.w	80076b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007984:	bf00      	nop
 8007986:	bf00      	nop
 8007988:	3724      	adds	r7, #36	; 0x24
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr
 8007992:	bf00      	nop
 8007994:	40023800 	.word	0x40023800
 8007998:	40013800 	.word	0x40013800
 800799c:	40020000 	.word	0x40020000
 80079a0:	40020400 	.word	0x40020400
 80079a4:	40020800 	.word	0x40020800
 80079a8:	40020c00 	.word	0x40020c00
 80079ac:	40021000 	.word	0x40021000
 80079b0:	40021400 	.word	0x40021400
 80079b4:	40021800 	.word	0x40021800
 80079b8:	40013c00 	.word	0x40013c00

080079bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80079bc:	b480      	push	{r7}
 80079be:	b085      	sub	sp, #20
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	460b      	mov	r3, r1
 80079c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	691a      	ldr	r2, [r3, #16]
 80079cc:	887b      	ldrh	r3, [r7, #2]
 80079ce:	4013      	ands	r3, r2
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d002      	beq.n	80079da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80079d4:	2301      	movs	r3, #1
 80079d6:	73fb      	strb	r3, [r7, #15]
 80079d8:	e001      	b.n	80079de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80079da:	2300      	movs	r3, #0
 80079dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80079de:	7bfb      	ldrb	r3, [r7, #15]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3714      	adds	r7, #20
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	460b      	mov	r3, r1
 80079f6:	807b      	strh	r3, [r7, #2]
 80079f8:	4613      	mov	r3, r2
 80079fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80079fc:	787b      	ldrb	r3, [r7, #1]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d003      	beq.n	8007a0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007a02:	887a      	ldrh	r2, [r7, #2]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007a08:	e003      	b.n	8007a12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007a0a:	887b      	ldrh	r3, [r7, #2]
 8007a0c:	041a      	lsls	r2, r3, #16
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	619a      	str	r2, [r3, #24]
}
 8007a12:	bf00      	nop
 8007a14:	370c      	adds	r7, #12
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr

08007a1e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	b085      	sub	sp, #20
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
 8007a26:	460b      	mov	r3, r1
 8007a28:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	695b      	ldr	r3, [r3, #20]
 8007a2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007a30:	887a      	ldrh	r2, [r7, #2]
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	4013      	ands	r3, r2
 8007a36:	041a      	lsls	r2, r3, #16
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	43d9      	mvns	r1, r3
 8007a3c:	887b      	ldrh	r3, [r7, #2]
 8007a3e:	400b      	ands	r3, r1
 8007a40:	431a      	orrs	r2, r3
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	619a      	str	r2, [r3, #24]
}
 8007a46:	bf00      	nop
 8007a48:	3714      	adds	r7, #20
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
	...

08007a54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b082      	sub	sp, #8
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007a5e:	4b08      	ldr	r3, [pc, #32]	; (8007a80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a60:	695a      	ldr	r2, [r3, #20]
 8007a62:	88fb      	ldrh	r3, [r7, #6]
 8007a64:	4013      	ands	r3, r2
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d006      	beq.n	8007a78 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007a6a:	4a05      	ldr	r2, [pc, #20]	; (8007a80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a6c:	88fb      	ldrh	r3, [r7, #6]
 8007a6e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007a70:	88fb      	ldrh	r3, [r7, #6]
 8007a72:	4618      	mov	r0, r3
 8007a74:	f000 f806 	bl	8007a84 <HAL_GPIO_EXTI_Callback>
  }
}
 8007a78:	bf00      	nop
 8007a7a:	3708      	adds	r7, #8
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}
 8007a80:	40013c00 	.word	0x40013c00

08007a84 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007a8e:	bf00      	nop
 8007a90:	370c      	adds	r7, #12
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
	...

08007a9c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	603b      	str	r3, [r7, #0]
 8007aaa:	4b20      	ldr	r3, [pc, #128]	; (8007b2c <HAL_PWREx_EnableOverDrive+0x90>)
 8007aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aae:	4a1f      	ldr	r2, [pc, #124]	; (8007b2c <HAL_PWREx_EnableOverDrive+0x90>)
 8007ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8007ab6:	4b1d      	ldr	r3, [pc, #116]	; (8007b2c <HAL_PWREx_EnableOverDrive+0x90>)
 8007ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007abe:	603b      	str	r3, [r7, #0]
 8007ac0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007ac2:	4b1b      	ldr	r3, [pc, #108]	; (8007b30 <HAL_PWREx_EnableOverDrive+0x94>)
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007ac8:	f7fe fc9c 	bl	8006404 <HAL_GetTick>
 8007acc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007ace:	e009      	b.n	8007ae4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007ad0:	f7fe fc98 	bl	8006404 <HAL_GetTick>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007ade:	d901      	bls.n	8007ae4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007ae0:	2303      	movs	r3, #3
 8007ae2:	e01f      	b.n	8007b24 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007ae4:	4b13      	ldr	r3, [pc, #76]	; (8007b34 <HAL_PWREx_EnableOverDrive+0x98>)
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007aec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007af0:	d1ee      	bne.n	8007ad0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007af2:	4b11      	ldr	r3, [pc, #68]	; (8007b38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007af4:	2201      	movs	r2, #1
 8007af6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007af8:	f7fe fc84 	bl	8006404 <HAL_GetTick>
 8007afc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007afe:	e009      	b.n	8007b14 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007b00:	f7fe fc80 	bl	8006404 <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b0e:	d901      	bls.n	8007b14 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007b10:	2303      	movs	r3, #3
 8007b12:	e007      	b.n	8007b24 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007b14:	4b07      	ldr	r3, [pc, #28]	; (8007b34 <HAL_PWREx_EnableOverDrive+0x98>)
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b1c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b20:	d1ee      	bne.n	8007b00 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3708      	adds	r7, #8
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	40023800 	.word	0x40023800
 8007b30:	420e0040 	.word	0x420e0040
 8007b34:	40007000 	.word	0x40007000
 8007b38:	420e0044 	.word	0x420e0044

08007b3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b084      	sub	sp, #16
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
 8007b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d101      	bne.n	8007b50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e0cc      	b.n	8007cea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007b50:	4b68      	ldr	r3, [pc, #416]	; (8007cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 030f 	and.w	r3, r3, #15
 8007b58:	683a      	ldr	r2, [r7, #0]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d90c      	bls.n	8007b78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b5e:	4b65      	ldr	r3, [pc, #404]	; (8007cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	b2d2      	uxtb	r2, r2
 8007b64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b66:	4b63      	ldr	r3, [pc, #396]	; (8007cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 030f 	and.w	r3, r3, #15
 8007b6e:	683a      	ldr	r2, [r7, #0]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d001      	beq.n	8007b78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	e0b8      	b.n	8007cea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0302 	and.w	r3, r3, #2
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d020      	beq.n	8007bc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f003 0304 	and.w	r3, r3, #4
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d005      	beq.n	8007b9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b90:	4b59      	ldr	r3, [pc, #356]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	4a58      	ldr	r2, [pc, #352]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007b9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f003 0308 	and.w	r3, r3, #8
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d005      	beq.n	8007bb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007ba8:	4b53      	ldr	r3, [pc, #332]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	4a52      	ldr	r2, [pc, #328]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007bb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bb4:	4b50      	ldr	r3, [pc, #320]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	494d      	ldr	r1, [pc, #308]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d044      	beq.n	8007c5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d107      	bne.n	8007bea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bda:	4b47      	ldr	r3, [pc, #284]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d119      	bne.n	8007c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	e07f      	b.n	8007cea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d003      	beq.n	8007bfa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007bf6:	2b03      	cmp	r3, #3
 8007bf8:	d107      	bne.n	8007c0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bfa:	4b3f      	ldr	r3, [pc, #252]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d109      	bne.n	8007c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e06f      	b.n	8007cea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c0a:	4b3b      	ldr	r3, [pc, #236]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 0302 	and.w	r3, r3, #2
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d101      	bne.n	8007c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e067      	b.n	8007cea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c1a:	4b37      	ldr	r3, [pc, #220]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f023 0203 	bic.w	r2, r3, #3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	4934      	ldr	r1, [pc, #208]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c2c:	f7fe fbea 	bl	8006404 <HAL_GetTick>
 8007c30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c32:	e00a      	b.n	8007c4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c34:	f7fe fbe6 	bl	8006404 <HAL_GetTick>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	1ad3      	subs	r3, r2, r3
 8007c3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d901      	bls.n	8007c4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e04f      	b.n	8007cea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c4a:	4b2b      	ldr	r3, [pc, #172]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	f003 020c 	and.w	r2, r3, #12
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d1eb      	bne.n	8007c34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007c5c:	4b25      	ldr	r3, [pc, #148]	; (8007cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 030f 	and.w	r3, r3, #15
 8007c64:	683a      	ldr	r2, [r7, #0]
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d20c      	bcs.n	8007c84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c6a:	4b22      	ldr	r3, [pc, #136]	; (8007cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8007c6c:	683a      	ldr	r2, [r7, #0]
 8007c6e:	b2d2      	uxtb	r2, r2
 8007c70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c72:	4b20      	ldr	r3, [pc, #128]	; (8007cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f003 030f 	and.w	r3, r3, #15
 8007c7a:	683a      	ldr	r2, [r7, #0]
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d001      	beq.n	8007c84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	e032      	b.n	8007cea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f003 0304 	and.w	r3, r3, #4
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d008      	beq.n	8007ca2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c90:	4b19      	ldr	r3, [pc, #100]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	68db      	ldr	r3, [r3, #12]
 8007c9c:	4916      	ldr	r1, [pc, #88]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f003 0308 	and.w	r3, r3, #8
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d009      	beq.n	8007cc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007cae:	4b12      	ldr	r3, [pc, #72]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	691b      	ldr	r3, [r3, #16]
 8007cba:	00db      	lsls	r3, r3, #3
 8007cbc:	490e      	ldr	r1, [pc, #56]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007cc2:	f000 f855 	bl	8007d70 <HAL_RCC_GetSysClockFreq>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	4b0b      	ldr	r3, [pc, #44]	; (8007cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8007cca:	689b      	ldr	r3, [r3, #8]
 8007ccc:	091b      	lsrs	r3, r3, #4
 8007cce:	f003 030f 	and.w	r3, r3, #15
 8007cd2:	490a      	ldr	r1, [pc, #40]	; (8007cfc <HAL_RCC_ClockConfig+0x1c0>)
 8007cd4:	5ccb      	ldrb	r3, [r1, r3]
 8007cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8007cda:	4a09      	ldr	r2, [pc, #36]	; (8007d00 <HAL_RCC_ClockConfig+0x1c4>)
 8007cdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007cde:	4b09      	ldr	r3, [pc, #36]	; (8007d04 <HAL_RCC_ClockConfig+0x1c8>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f7fe fb4a 	bl	800637c <HAL_InitTick>

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3710      	adds	r7, #16
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	bf00      	nop
 8007cf4:	40023c00 	.word	0x40023c00
 8007cf8:	40023800 	.word	0x40023800
 8007cfc:	080105f8 	.word	0x080105f8
 8007d00:	20000024 	.word	0x20000024
 8007d04:	20000030 	.word	0x20000030

08007d08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d0c:	4b03      	ldr	r3, [pc, #12]	; (8007d1c <HAL_RCC_GetHCLKFreq+0x14>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	20000024 	.word	0x20000024

08007d20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007d24:	f7ff fff0 	bl	8007d08 <HAL_RCC_GetHCLKFreq>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	4b05      	ldr	r3, [pc, #20]	; (8007d40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	0a9b      	lsrs	r3, r3, #10
 8007d30:	f003 0307 	and.w	r3, r3, #7
 8007d34:	4903      	ldr	r1, [pc, #12]	; (8007d44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d36:	5ccb      	ldrb	r3, [r1, r3]
 8007d38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	bd80      	pop	{r7, pc}
 8007d40:	40023800 	.word	0x40023800
 8007d44:	08010608 	.word	0x08010608

08007d48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007d4c:	f7ff ffdc 	bl	8007d08 <HAL_RCC_GetHCLKFreq>
 8007d50:	4602      	mov	r2, r0
 8007d52:	4b05      	ldr	r3, [pc, #20]	; (8007d68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	0b5b      	lsrs	r3, r3, #13
 8007d58:	f003 0307 	and.w	r3, r3, #7
 8007d5c:	4903      	ldr	r1, [pc, #12]	; (8007d6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d5e:	5ccb      	ldrb	r3, [r1, r3]
 8007d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	40023800 	.word	0x40023800
 8007d6c:	08010608 	.word	0x08010608

08007d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d74:	b0ae      	sub	sp, #184	; 0xb8
 8007d76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8007d84:	2300      	movs	r3, #0
 8007d86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007d90:	2300      	movs	r3, #0
 8007d92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d96:	4bcb      	ldr	r3, [pc, #812]	; (80080c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	f003 030c 	and.w	r3, r3, #12
 8007d9e:	2b0c      	cmp	r3, #12
 8007da0:	f200 8206 	bhi.w	80081b0 <HAL_RCC_GetSysClockFreq+0x440>
 8007da4:	a201      	add	r2, pc, #4	; (adr r2, 8007dac <HAL_RCC_GetSysClockFreq+0x3c>)
 8007da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007daa:	bf00      	nop
 8007dac:	08007de1 	.word	0x08007de1
 8007db0:	080081b1 	.word	0x080081b1
 8007db4:	080081b1 	.word	0x080081b1
 8007db8:	080081b1 	.word	0x080081b1
 8007dbc:	08007de9 	.word	0x08007de9
 8007dc0:	080081b1 	.word	0x080081b1
 8007dc4:	080081b1 	.word	0x080081b1
 8007dc8:	080081b1 	.word	0x080081b1
 8007dcc:	08007df1 	.word	0x08007df1
 8007dd0:	080081b1 	.word	0x080081b1
 8007dd4:	080081b1 	.word	0x080081b1
 8007dd8:	080081b1 	.word	0x080081b1
 8007ddc:	08007fe1 	.word	0x08007fe1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007de0:	4bb9      	ldr	r3, [pc, #740]	; (80080c8 <HAL_RCC_GetSysClockFreq+0x358>)
 8007de2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8007de6:	e1e7      	b.n	80081b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007de8:	4bb8      	ldr	r3, [pc, #736]	; (80080cc <HAL_RCC_GetSysClockFreq+0x35c>)
 8007dea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007dee:	e1e3      	b.n	80081b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007df0:	4bb4      	ldr	r3, [pc, #720]	; (80080c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007df8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007dfc:	4bb1      	ldr	r3, [pc, #708]	; (80080c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d071      	beq.n	8007eec <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e08:	4bae      	ldr	r3, [pc, #696]	; (80080c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	099b      	lsrs	r3, r3, #6
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007e14:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007e18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007e1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e20:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007e24:	2300      	movs	r3, #0
 8007e26:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007e2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007e2e:	4622      	mov	r2, r4
 8007e30:	462b      	mov	r3, r5
 8007e32:	f04f 0000 	mov.w	r0, #0
 8007e36:	f04f 0100 	mov.w	r1, #0
 8007e3a:	0159      	lsls	r1, r3, #5
 8007e3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e40:	0150      	lsls	r0, r2, #5
 8007e42:	4602      	mov	r2, r0
 8007e44:	460b      	mov	r3, r1
 8007e46:	4621      	mov	r1, r4
 8007e48:	1a51      	subs	r1, r2, r1
 8007e4a:	6439      	str	r1, [r7, #64]	; 0x40
 8007e4c:	4629      	mov	r1, r5
 8007e4e:	eb63 0301 	sbc.w	r3, r3, r1
 8007e52:	647b      	str	r3, [r7, #68]	; 0x44
 8007e54:	f04f 0200 	mov.w	r2, #0
 8007e58:	f04f 0300 	mov.w	r3, #0
 8007e5c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007e60:	4649      	mov	r1, r9
 8007e62:	018b      	lsls	r3, r1, #6
 8007e64:	4641      	mov	r1, r8
 8007e66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e6a:	4641      	mov	r1, r8
 8007e6c:	018a      	lsls	r2, r1, #6
 8007e6e:	4641      	mov	r1, r8
 8007e70:	1a51      	subs	r1, r2, r1
 8007e72:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e74:	4649      	mov	r1, r9
 8007e76:	eb63 0301 	sbc.w	r3, r3, r1
 8007e7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e7c:	f04f 0200 	mov.w	r2, #0
 8007e80:	f04f 0300 	mov.w	r3, #0
 8007e84:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007e88:	4649      	mov	r1, r9
 8007e8a:	00cb      	lsls	r3, r1, #3
 8007e8c:	4641      	mov	r1, r8
 8007e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e92:	4641      	mov	r1, r8
 8007e94:	00ca      	lsls	r2, r1, #3
 8007e96:	4610      	mov	r0, r2
 8007e98:	4619      	mov	r1, r3
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	4622      	mov	r2, r4
 8007e9e:	189b      	adds	r3, r3, r2
 8007ea0:	633b      	str	r3, [r7, #48]	; 0x30
 8007ea2:	462b      	mov	r3, r5
 8007ea4:	460a      	mov	r2, r1
 8007ea6:	eb42 0303 	adc.w	r3, r2, r3
 8007eaa:	637b      	str	r3, [r7, #52]	; 0x34
 8007eac:	f04f 0200 	mov.w	r2, #0
 8007eb0:	f04f 0300 	mov.w	r3, #0
 8007eb4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007eb8:	4629      	mov	r1, r5
 8007eba:	024b      	lsls	r3, r1, #9
 8007ebc:	4621      	mov	r1, r4
 8007ebe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007ec2:	4621      	mov	r1, r4
 8007ec4:	024a      	lsls	r2, r1, #9
 8007ec6:	4610      	mov	r0, r2
 8007ec8:	4619      	mov	r1, r3
 8007eca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007ed4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007ed8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007edc:	f7f8 fed4 	bl	8000c88 <__aeabi_uldivmod>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	4613      	mov	r3, r2
 8007ee6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007eea:	e067      	b.n	8007fbc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007eec:	4b75      	ldr	r3, [pc, #468]	; (80080c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	099b      	lsrs	r3, r3, #6
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007ef8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007efc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007f00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f04:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f06:	2300      	movs	r3, #0
 8007f08:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007f0a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007f0e:	4622      	mov	r2, r4
 8007f10:	462b      	mov	r3, r5
 8007f12:	f04f 0000 	mov.w	r0, #0
 8007f16:	f04f 0100 	mov.w	r1, #0
 8007f1a:	0159      	lsls	r1, r3, #5
 8007f1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f20:	0150      	lsls	r0, r2, #5
 8007f22:	4602      	mov	r2, r0
 8007f24:	460b      	mov	r3, r1
 8007f26:	4621      	mov	r1, r4
 8007f28:	1a51      	subs	r1, r2, r1
 8007f2a:	62b9      	str	r1, [r7, #40]	; 0x28
 8007f2c:	4629      	mov	r1, r5
 8007f2e:	eb63 0301 	sbc.w	r3, r3, r1
 8007f32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f34:	f04f 0200 	mov.w	r2, #0
 8007f38:	f04f 0300 	mov.w	r3, #0
 8007f3c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8007f40:	4649      	mov	r1, r9
 8007f42:	018b      	lsls	r3, r1, #6
 8007f44:	4641      	mov	r1, r8
 8007f46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f4a:	4641      	mov	r1, r8
 8007f4c:	018a      	lsls	r2, r1, #6
 8007f4e:	4641      	mov	r1, r8
 8007f50:	ebb2 0a01 	subs.w	sl, r2, r1
 8007f54:	4649      	mov	r1, r9
 8007f56:	eb63 0b01 	sbc.w	fp, r3, r1
 8007f5a:	f04f 0200 	mov.w	r2, #0
 8007f5e:	f04f 0300 	mov.w	r3, #0
 8007f62:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007f66:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007f6a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f6e:	4692      	mov	sl, r2
 8007f70:	469b      	mov	fp, r3
 8007f72:	4623      	mov	r3, r4
 8007f74:	eb1a 0303 	adds.w	r3, sl, r3
 8007f78:	623b      	str	r3, [r7, #32]
 8007f7a:	462b      	mov	r3, r5
 8007f7c:	eb4b 0303 	adc.w	r3, fp, r3
 8007f80:	627b      	str	r3, [r7, #36]	; 0x24
 8007f82:	f04f 0200 	mov.w	r2, #0
 8007f86:	f04f 0300 	mov.w	r3, #0
 8007f8a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007f8e:	4629      	mov	r1, r5
 8007f90:	028b      	lsls	r3, r1, #10
 8007f92:	4621      	mov	r1, r4
 8007f94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f98:	4621      	mov	r1, r4
 8007f9a:	028a      	lsls	r2, r1, #10
 8007f9c:	4610      	mov	r0, r2
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	673b      	str	r3, [r7, #112]	; 0x70
 8007fa8:	677a      	str	r2, [r7, #116]	; 0x74
 8007faa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007fae:	f7f8 fe6b 	bl	8000c88 <__aeabi_uldivmod>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007fbc:	4b41      	ldr	r3, [pc, #260]	; (80080c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	0c1b      	lsrs	r3, r3, #16
 8007fc2:	f003 0303 	and.w	r3, r3, #3
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	005b      	lsls	r3, r3, #1
 8007fca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8007fce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007fd2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007fde:	e0eb      	b.n	80081b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007fe0:	4b38      	ldr	r3, [pc, #224]	; (80080c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007fe8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007fec:	4b35      	ldr	r3, [pc, #212]	; (80080c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d06b      	beq.n	80080d0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ff8:	4b32      	ldr	r3, [pc, #200]	; (80080c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	099b      	lsrs	r3, r3, #6
 8007ffe:	2200      	movs	r2, #0
 8008000:	66bb      	str	r3, [r7, #104]	; 0x68
 8008002:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008004:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008006:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800800a:	663b      	str	r3, [r7, #96]	; 0x60
 800800c:	2300      	movs	r3, #0
 800800e:	667b      	str	r3, [r7, #100]	; 0x64
 8008010:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8008014:	4622      	mov	r2, r4
 8008016:	462b      	mov	r3, r5
 8008018:	f04f 0000 	mov.w	r0, #0
 800801c:	f04f 0100 	mov.w	r1, #0
 8008020:	0159      	lsls	r1, r3, #5
 8008022:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008026:	0150      	lsls	r0, r2, #5
 8008028:	4602      	mov	r2, r0
 800802a:	460b      	mov	r3, r1
 800802c:	4621      	mov	r1, r4
 800802e:	1a51      	subs	r1, r2, r1
 8008030:	61b9      	str	r1, [r7, #24]
 8008032:	4629      	mov	r1, r5
 8008034:	eb63 0301 	sbc.w	r3, r3, r1
 8008038:	61fb      	str	r3, [r7, #28]
 800803a:	f04f 0200 	mov.w	r2, #0
 800803e:	f04f 0300 	mov.w	r3, #0
 8008042:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8008046:	4659      	mov	r1, fp
 8008048:	018b      	lsls	r3, r1, #6
 800804a:	4651      	mov	r1, sl
 800804c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008050:	4651      	mov	r1, sl
 8008052:	018a      	lsls	r2, r1, #6
 8008054:	4651      	mov	r1, sl
 8008056:	ebb2 0801 	subs.w	r8, r2, r1
 800805a:	4659      	mov	r1, fp
 800805c:	eb63 0901 	sbc.w	r9, r3, r1
 8008060:	f04f 0200 	mov.w	r2, #0
 8008064:	f04f 0300 	mov.w	r3, #0
 8008068:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800806c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008070:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008074:	4690      	mov	r8, r2
 8008076:	4699      	mov	r9, r3
 8008078:	4623      	mov	r3, r4
 800807a:	eb18 0303 	adds.w	r3, r8, r3
 800807e:	613b      	str	r3, [r7, #16]
 8008080:	462b      	mov	r3, r5
 8008082:	eb49 0303 	adc.w	r3, r9, r3
 8008086:	617b      	str	r3, [r7, #20]
 8008088:	f04f 0200 	mov.w	r2, #0
 800808c:	f04f 0300 	mov.w	r3, #0
 8008090:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008094:	4629      	mov	r1, r5
 8008096:	024b      	lsls	r3, r1, #9
 8008098:	4621      	mov	r1, r4
 800809a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800809e:	4621      	mov	r1, r4
 80080a0:	024a      	lsls	r2, r1, #9
 80080a2:	4610      	mov	r0, r2
 80080a4:	4619      	mov	r1, r3
 80080a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80080aa:	2200      	movs	r2, #0
 80080ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80080ae:	65fa      	str	r2, [r7, #92]	; 0x5c
 80080b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80080b4:	f7f8 fde8 	bl	8000c88 <__aeabi_uldivmod>
 80080b8:	4602      	mov	r2, r0
 80080ba:	460b      	mov	r3, r1
 80080bc:	4613      	mov	r3, r2
 80080be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80080c2:	e065      	b.n	8008190 <HAL_RCC_GetSysClockFreq+0x420>
 80080c4:	40023800 	.word	0x40023800
 80080c8:	00f42400 	.word	0x00f42400
 80080cc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080d0:	4b3d      	ldr	r3, [pc, #244]	; (80081c8 <HAL_RCC_GetSysClockFreq+0x458>)
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	099b      	lsrs	r3, r3, #6
 80080d6:	2200      	movs	r2, #0
 80080d8:	4618      	mov	r0, r3
 80080da:	4611      	mov	r1, r2
 80080dc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80080e0:	653b      	str	r3, [r7, #80]	; 0x50
 80080e2:	2300      	movs	r3, #0
 80080e4:	657b      	str	r3, [r7, #84]	; 0x54
 80080e6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80080ea:	4642      	mov	r2, r8
 80080ec:	464b      	mov	r3, r9
 80080ee:	f04f 0000 	mov.w	r0, #0
 80080f2:	f04f 0100 	mov.w	r1, #0
 80080f6:	0159      	lsls	r1, r3, #5
 80080f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80080fc:	0150      	lsls	r0, r2, #5
 80080fe:	4602      	mov	r2, r0
 8008100:	460b      	mov	r3, r1
 8008102:	4641      	mov	r1, r8
 8008104:	1a51      	subs	r1, r2, r1
 8008106:	60b9      	str	r1, [r7, #8]
 8008108:	4649      	mov	r1, r9
 800810a:	eb63 0301 	sbc.w	r3, r3, r1
 800810e:	60fb      	str	r3, [r7, #12]
 8008110:	f04f 0200 	mov.w	r2, #0
 8008114:	f04f 0300 	mov.w	r3, #0
 8008118:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800811c:	4659      	mov	r1, fp
 800811e:	018b      	lsls	r3, r1, #6
 8008120:	4651      	mov	r1, sl
 8008122:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008126:	4651      	mov	r1, sl
 8008128:	018a      	lsls	r2, r1, #6
 800812a:	4651      	mov	r1, sl
 800812c:	1a54      	subs	r4, r2, r1
 800812e:	4659      	mov	r1, fp
 8008130:	eb63 0501 	sbc.w	r5, r3, r1
 8008134:	f04f 0200 	mov.w	r2, #0
 8008138:	f04f 0300 	mov.w	r3, #0
 800813c:	00eb      	lsls	r3, r5, #3
 800813e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008142:	00e2      	lsls	r2, r4, #3
 8008144:	4614      	mov	r4, r2
 8008146:	461d      	mov	r5, r3
 8008148:	4643      	mov	r3, r8
 800814a:	18e3      	adds	r3, r4, r3
 800814c:	603b      	str	r3, [r7, #0]
 800814e:	464b      	mov	r3, r9
 8008150:	eb45 0303 	adc.w	r3, r5, r3
 8008154:	607b      	str	r3, [r7, #4]
 8008156:	f04f 0200 	mov.w	r2, #0
 800815a:	f04f 0300 	mov.w	r3, #0
 800815e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008162:	4629      	mov	r1, r5
 8008164:	028b      	lsls	r3, r1, #10
 8008166:	4621      	mov	r1, r4
 8008168:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800816c:	4621      	mov	r1, r4
 800816e:	028a      	lsls	r2, r1, #10
 8008170:	4610      	mov	r0, r2
 8008172:	4619      	mov	r1, r3
 8008174:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008178:	2200      	movs	r2, #0
 800817a:	64bb      	str	r3, [r7, #72]	; 0x48
 800817c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800817e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008182:	f7f8 fd81 	bl	8000c88 <__aeabi_uldivmod>
 8008186:	4602      	mov	r2, r0
 8008188:	460b      	mov	r3, r1
 800818a:	4613      	mov	r3, r2
 800818c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008190:	4b0d      	ldr	r3, [pc, #52]	; (80081c8 <HAL_RCC_GetSysClockFreq+0x458>)
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	0f1b      	lsrs	r3, r3, #28
 8008196:	f003 0307 	and.w	r3, r3, #7
 800819a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800819e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80081a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80081a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80081aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80081ae:	e003      	b.n	80081b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80081b0:	4b06      	ldr	r3, [pc, #24]	; (80081cc <HAL_RCC_GetSysClockFreq+0x45c>)
 80081b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80081b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80081b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	37b8      	adds	r7, #184	; 0xb8
 80081c0:	46bd      	mov	sp, r7
 80081c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80081c6:	bf00      	nop
 80081c8:	40023800 	.word	0x40023800
 80081cc:	00f42400 	.word	0x00f42400

080081d0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b086      	sub	sp, #24
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d101      	bne.n	80081e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e28d      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f003 0301 	and.w	r3, r3, #1
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	f000 8083 	beq.w	80082f6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80081f0:	4b94      	ldr	r3, [pc, #592]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	f003 030c 	and.w	r3, r3, #12
 80081f8:	2b04      	cmp	r3, #4
 80081fa:	d019      	beq.n	8008230 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80081fc:	4b91      	ldr	r3, [pc, #580]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008204:	2b08      	cmp	r3, #8
 8008206:	d106      	bne.n	8008216 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008208:	4b8e      	ldr	r3, [pc, #568]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008210:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008214:	d00c      	beq.n	8008230 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008216:	4b8b      	ldr	r3, [pc, #556]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800821e:	2b0c      	cmp	r3, #12
 8008220:	d112      	bne.n	8008248 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008222:	4b88      	ldr	r3, [pc, #544]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800822a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800822e:	d10b      	bne.n	8008248 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008230:	4b84      	ldr	r3, [pc, #528]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008238:	2b00      	cmp	r3, #0
 800823a:	d05b      	beq.n	80082f4 <HAL_RCC_OscConfig+0x124>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d157      	bne.n	80082f4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008244:	2301      	movs	r3, #1
 8008246:	e25a      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008250:	d106      	bne.n	8008260 <HAL_RCC_OscConfig+0x90>
 8008252:	4b7c      	ldr	r3, [pc, #496]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a7b      	ldr	r2, [pc, #492]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800825c:	6013      	str	r3, [r2, #0]
 800825e:	e01d      	b.n	800829c <HAL_RCC_OscConfig+0xcc>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008268:	d10c      	bne.n	8008284 <HAL_RCC_OscConfig+0xb4>
 800826a:	4b76      	ldr	r3, [pc, #472]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a75      	ldr	r2, [pc, #468]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008270:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008274:	6013      	str	r3, [r2, #0]
 8008276:	4b73      	ldr	r3, [pc, #460]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a72      	ldr	r2, [pc, #456]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 800827c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008280:	6013      	str	r3, [r2, #0]
 8008282:	e00b      	b.n	800829c <HAL_RCC_OscConfig+0xcc>
 8008284:	4b6f      	ldr	r3, [pc, #444]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a6e      	ldr	r2, [pc, #440]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 800828a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800828e:	6013      	str	r3, [r2, #0]
 8008290:	4b6c      	ldr	r3, [pc, #432]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a6b      	ldr	r2, [pc, #428]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008296:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800829a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d013      	beq.n	80082cc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082a4:	f7fe f8ae 	bl	8006404 <HAL_GetTick>
 80082a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80082aa:	e008      	b.n	80082be <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80082ac:	f7fe f8aa 	bl	8006404 <HAL_GetTick>
 80082b0:	4602      	mov	r2, r0
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	1ad3      	subs	r3, r2, r3
 80082b6:	2b64      	cmp	r3, #100	; 0x64
 80082b8:	d901      	bls.n	80082be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80082ba:	2303      	movs	r3, #3
 80082bc:	e21f      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80082be:	4b61      	ldr	r3, [pc, #388]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d0f0      	beq.n	80082ac <HAL_RCC_OscConfig+0xdc>
 80082ca:	e014      	b.n	80082f6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082cc:	f7fe f89a 	bl	8006404 <HAL_GetTick>
 80082d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80082d2:	e008      	b.n	80082e6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80082d4:	f7fe f896 	bl	8006404 <HAL_GetTick>
 80082d8:	4602      	mov	r2, r0
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	1ad3      	subs	r3, r2, r3
 80082de:	2b64      	cmp	r3, #100	; 0x64
 80082e0:	d901      	bls.n	80082e6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80082e2:	2303      	movs	r3, #3
 80082e4:	e20b      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80082e6:	4b57      	ldr	r3, [pc, #348]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1f0      	bne.n	80082d4 <HAL_RCC_OscConfig+0x104>
 80082f2:	e000      	b.n	80082f6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f003 0302 	and.w	r3, r3, #2
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d06f      	beq.n	80083e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008302:	4b50      	ldr	r3, [pc, #320]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008304:	689b      	ldr	r3, [r3, #8]
 8008306:	f003 030c 	and.w	r3, r3, #12
 800830a:	2b00      	cmp	r3, #0
 800830c:	d017      	beq.n	800833e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800830e:	4b4d      	ldr	r3, [pc, #308]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008316:	2b08      	cmp	r3, #8
 8008318:	d105      	bne.n	8008326 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800831a:	4b4a      	ldr	r3, [pc, #296]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00b      	beq.n	800833e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008326:	4b47      	ldr	r3, [pc, #284]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800832e:	2b0c      	cmp	r3, #12
 8008330:	d11c      	bne.n	800836c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008332:	4b44      	ldr	r3, [pc, #272]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800833a:	2b00      	cmp	r3, #0
 800833c:	d116      	bne.n	800836c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800833e:	4b41      	ldr	r3, [pc, #260]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f003 0302 	and.w	r3, r3, #2
 8008346:	2b00      	cmp	r3, #0
 8008348:	d005      	beq.n	8008356 <HAL_RCC_OscConfig+0x186>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	2b01      	cmp	r3, #1
 8008350:	d001      	beq.n	8008356 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	e1d3      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008356:	4b3b      	ldr	r3, [pc, #236]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	691b      	ldr	r3, [r3, #16]
 8008362:	00db      	lsls	r3, r3, #3
 8008364:	4937      	ldr	r1, [pc, #220]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008366:	4313      	orrs	r3, r2
 8008368:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800836a:	e03a      	b.n	80083e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d020      	beq.n	80083b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008374:	4b34      	ldr	r3, [pc, #208]	; (8008448 <HAL_RCC_OscConfig+0x278>)
 8008376:	2201      	movs	r2, #1
 8008378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800837a:	f7fe f843 	bl	8006404 <HAL_GetTick>
 800837e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008380:	e008      	b.n	8008394 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008382:	f7fe f83f 	bl	8006404 <HAL_GetTick>
 8008386:	4602      	mov	r2, r0
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	1ad3      	subs	r3, r2, r3
 800838c:	2b02      	cmp	r3, #2
 800838e:	d901      	bls.n	8008394 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008390:	2303      	movs	r3, #3
 8008392:	e1b4      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008394:	4b2b      	ldr	r3, [pc, #172]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f003 0302 	and.w	r3, r3, #2
 800839c:	2b00      	cmp	r3, #0
 800839e:	d0f0      	beq.n	8008382 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80083a0:	4b28      	ldr	r3, [pc, #160]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	691b      	ldr	r3, [r3, #16]
 80083ac:	00db      	lsls	r3, r3, #3
 80083ae:	4925      	ldr	r1, [pc, #148]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 80083b0:	4313      	orrs	r3, r2
 80083b2:	600b      	str	r3, [r1, #0]
 80083b4:	e015      	b.n	80083e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80083b6:	4b24      	ldr	r3, [pc, #144]	; (8008448 <HAL_RCC_OscConfig+0x278>)
 80083b8:	2200      	movs	r2, #0
 80083ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083bc:	f7fe f822 	bl	8006404 <HAL_GetTick>
 80083c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80083c2:	e008      	b.n	80083d6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80083c4:	f7fe f81e 	bl	8006404 <HAL_GetTick>
 80083c8:	4602      	mov	r2, r0
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	1ad3      	subs	r3, r2, r3
 80083ce:	2b02      	cmp	r3, #2
 80083d0:	d901      	bls.n	80083d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80083d2:	2303      	movs	r3, #3
 80083d4:	e193      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80083d6:	4b1b      	ldr	r3, [pc, #108]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f003 0302 	and.w	r3, r3, #2
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d1f0      	bne.n	80083c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f003 0308 	and.w	r3, r3, #8
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d036      	beq.n	800845c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d016      	beq.n	8008424 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80083f6:	4b15      	ldr	r3, [pc, #84]	; (800844c <HAL_RCC_OscConfig+0x27c>)
 80083f8:	2201      	movs	r2, #1
 80083fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083fc:	f7fe f802 	bl	8006404 <HAL_GetTick>
 8008400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008402:	e008      	b.n	8008416 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008404:	f7fd fffe 	bl	8006404 <HAL_GetTick>
 8008408:	4602      	mov	r2, r0
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	1ad3      	subs	r3, r2, r3
 800840e:	2b02      	cmp	r3, #2
 8008410:	d901      	bls.n	8008416 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8008412:	2303      	movs	r3, #3
 8008414:	e173      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008416:	4b0b      	ldr	r3, [pc, #44]	; (8008444 <HAL_RCC_OscConfig+0x274>)
 8008418:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800841a:	f003 0302 	and.w	r3, r3, #2
 800841e:	2b00      	cmp	r3, #0
 8008420:	d0f0      	beq.n	8008404 <HAL_RCC_OscConfig+0x234>
 8008422:	e01b      	b.n	800845c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008424:	4b09      	ldr	r3, [pc, #36]	; (800844c <HAL_RCC_OscConfig+0x27c>)
 8008426:	2200      	movs	r2, #0
 8008428:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800842a:	f7fd ffeb 	bl	8006404 <HAL_GetTick>
 800842e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008430:	e00e      	b.n	8008450 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008432:	f7fd ffe7 	bl	8006404 <HAL_GetTick>
 8008436:	4602      	mov	r2, r0
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	1ad3      	subs	r3, r2, r3
 800843c:	2b02      	cmp	r3, #2
 800843e:	d907      	bls.n	8008450 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008440:	2303      	movs	r3, #3
 8008442:	e15c      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
 8008444:	40023800 	.word	0x40023800
 8008448:	42470000 	.word	0x42470000
 800844c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008450:	4b8a      	ldr	r3, [pc, #552]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008452:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008454:	f003 0302 	and.w	r3, r3, #2
 8008458:	2b00      	cmp	r3, #0
 800845a:	d1ea      	bne.n	8008432 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f003 0304 	and.w	r3, r3, #4
 8008464:	2b00      	cmp	r3, #0
 8008466:	f000 8097 	beq.w	8008598 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800846a:	2300      	movs	r3, #0
 800846c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800846e:	4b83      	ldr	r3, [pc, #524]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008476:	2b00      	cmp	r3, #0
 8008478:	d10f      	bne.n	800849a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800847a:	2300      	movs	r3, #0
 800847c:	60bb      	str	r3, [r7, #8]
 800847e:	4b7f      	ldr	r3, [pc, #508]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008482:	4a7e      	ldr	r2, [pc, #504]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008488:	6413      	str	r3, [r2, #64]	; 0x40
 800848a:	4b7c      	ldr	r3, [pc, #496]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 800848c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008492:	60bb      	str	r3, [r7, #8]
 8008494:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008496:	2301      	movs	r3, #1
 8008498:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800849a:	4b79      	ldr	r3, [pc, #484]	; (8008680 <HAL_RCC_OscConfig+0x4b0>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d118      	bne.n	80084d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80084a6:	4b76      	ldr	r3, [pc, #472]	; (8008680 <HAL_RCC_OscConfig+0x4b0>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a75      	ldr	r2, [pc, #468]	; (8008680 <HAL_RCC_OscConfig+0x4b0>)
 80084ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80084b2:	f7fd ffa7 	bl	8006404 <HAL_GetTick>
 80084b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80084b8:	e008      	b.n	80084cc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80084ba:	f7fd ffa3 	bl	8006404 <HAL_GetTick>
 80084be:	4602      	mov	r2, r0
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	1ad3      	subs	r3, r2, r3
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	d901      	bls.n	80084cc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80084c8:	2303      	movs	r3, #3
 80084ca:	e118      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80084cc:	4b6c      	ldr	r3, [pc, #432]	; (8008680 <HAL_RCC_OscConfig+0x4b0>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d0f0      	beq.n	80084ba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d106      	bne.n	80084ee <HAL_RCC_OscConfig+0x31e>
 80084e0:	4b66      	ldr	r3, [pc, #408]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 80084e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084e4:	4a65      	ldr	r2, [pc, #404]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 80084e6:	f043 0301 	orr.w	r3, r3, #1
 80084ea:	6713      	str	r3, [r2, #112]	; 0x70
 80084ec:	e01c      	b.n	8008528 <HAL_RCC_OscConfig+0x358>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	689b      	ldr	r3, [r3, #8]
 80084f2:	2b05      	cmp	r3, #5
 80084f4:	d10c      	bne.n	8008510 <HAL_RCC_OscConfig+0x340>
 80084f6:	4b61      	ldr	r3, [pc, #388]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 80084f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084fa:	4a60      	ldr	r2, [pc, #384]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 80084fc:	f043 0304 	orr.w	r3, r3, #4
 8008500:	6713      	str	r3, [r2, #112]	; 0x70
 8008502:	4b5e      	ldr	r3, [pc, #376]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008506:	4a5d      	ldr	r2, [pc, #372]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008508:	f043 0301 	orr.w	r3, r3, #1
 800850c:	6713      	str	r3, [r2, #112]	; 0x70
 800850e:	e00b      	b.n	8008528 <HAL_RCC_OscConfig+0x358>
 8008510:	4b5a      	ldr	r3, [pc, #360]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008514:	4a59      	ldr	r2, [pc, #356]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008516:	f023 0301 	bic.w	r3, r3, #1
 800851a:	6713      	str	r3, [r2, #112]	; 0x70
 800851c:	4b57      	ldr	r3, [pc, #348]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 800851e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008520:	4a56      	ldr	r2, [pc, #344]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008522:	f023 0304 	bic.w	r3, r3, #4
 8008526:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	689b      	ldr	r3, [r3, #8]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d015      	beq.n	800855c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008530:	f7fd ff68 	bl	8006404 <HAL_GetTick>
 8008534:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008536:	e00a      	b.n	800854e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008538:	f7fd ff64 	bl	8006404 <HAL_GetTick>
 800853c:	4602      	mov	r2, r0
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	1ad3      	subs	r3, r2, r3
 8008542:	f241 3288 	movw	r2, #5000	; 0x1388
 8008546:	4293      	cmp	r3, r2
 8008548:	d901      	bls.n	800854e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800854a:	2303      	movs	r3, #3
 800854c:	e0d7      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800854e:	4b4b      	ldr	r3, [pc, #300]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008552:	f003 0302 	and.w	r3, r3, #2
 8008556:	2b00      	cmp	r3, #0
 8008558:	d0ee      	beq.n	8008538 <HAL_RCC_OscConfig+0x368>
 800855a:	e014      	b.n	8008586 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800855c:	f7fd ff52 	bl	8006404 <HAL_GetTick>
 8008560:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008562:	e00a      	b.n	800857a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008564:	f7fd ff4e 	bl	8006404 <HAL_GetTick>
 8008568:	4602      	mov	r2, r0
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	1ad3      	subs	r3, r2, r3
 800856e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008572:	4293      	cmp	r3, r2
 8008574:	d901      	bls.n	800857a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008576:	2303      	movs	r3, #3
 8008578:	e0c1      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800857a:	4b40      	ldr	r3, [pc, #256]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 800857c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800857e:	f003 0302 	and.w	r3, r3, #2
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1ee      	bne.n	8008564 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008586:	7dfb      	ldrb	r3, [r7, #23]
 8008588:	2b01      	cmp	r3, #1
 800858a:	d105      	bne.n	8008598 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800858c:	4b3b      	ldr	r3, [pc, #236]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 800858e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008590:	4a3a      	ldr	r2, [pc, #232]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008592:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008596:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	699b      	ldr	r3, [r3, #24]
 800859c:	2b00      	cmp	r3, #0
 800859e:	f000 80ad 	beq.w	80086fc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80085a2:	4b36      	ldr	r3, [pc, #216]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	f003 030c 	and.w	r3, r3, #12
 80085aa:	2b08      	cmp	r3, #8
 80085ac:	d060      	beq.n	8008670 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	699b      	ldr	r3, [r3, #24]
 80085b2:	2b02      	cmp	r3, #2
 80085b4:	d145      	bne.n	8008642 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085b6:	4b33      	ldr	r3, [pc, #204]	; (8008684 <HAL_RCC_OscConfig+0x4b4>)
 80085b8:	2200      	movs	r2, #0
 80085ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085bc:	f7fd ff22 	bl	8006404 <HAL_GetTick>
 80085c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085c2:	e008      	b.n	80085d6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085c4:	f7fd ff1e 	bl	8006404 <HAL_GetTick>
 80085c8:	4602      	mov	r2, r0
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	2b02      	cmp	r3, #2
 80085d0:	d901      	bls.n	80085d6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80085d2:	2303      	movs	r3, #3
 80085d4:	e093      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085d6:	4b29      	ldr	r3, [pc, #164]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d1f0      	bne.n	80085c4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	69da      	ldr	r2, [r3, #28]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a1b      	ldr	r3, [r3, #32]
 80085ea:	431a      	orrs	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f0:	019b      	lsls	r3, r3, #6
 80085f2:	431a      	orrs	r2, r3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085f8:	085b      	lsrs	r3, r3, #1
 80085fa:	3b01      	subs	r3, #1
 80085fc:	041b      	lsls	r3, r3, #16
 80085fe:	431a      	orrs	r2, r3
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008604:	061b      	lsls	r3, r3, #24
 8008606:	431a      	orrs	r2, r3
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800860c:	071b      	lsls	r3, r3, #28
 800860e:	491b      	ldr	r1, [pc, #108]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008610:	4313      	orrs	r3, r2
 8008612:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008614:	4b1b      	ldr	r3, [pc, #108]	; (8008684 <HAL_RCC_OscConfig+0x4b4>)
 8008616:	2201      	movs	r2, #1
 8008618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800861a:	f7fd fef3 	bl	8006404 <HAL_GetTick>
 800861e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008620:	e008      	b.n	8008634 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008622:	f7fd feef 	bl	8006404 <HAL_GetTick>
 8008626:	4602      	mov	r2, r0
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	1ad3      	subs	r3, r2, r3
 800862c:	2b02      	cmp	r3, #2
 800862e:	d901      	bls.n	8008634 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008630:	2303      	movs	r3, #3
 8008632:	e064      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008634:	4b11      	ldr	r3, [pc, #68]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800863c:	2b00      	cmp	r3, #0
 800863e:	d0f0      	beq.n	8008622 <HAL_RCC_OscConfig+0x452>
 8008640:	e05c      	b.n	80086fc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008642:	4b10      	ldr	r3, [pc, #64]	; (8008684 <HAL_RCC_OscConfig+0x4b4>)
 8008644:	2200      	movs	r2, #0
 8008646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008648:	f7fd fedc 	bl	8006404 <HAL_GetTick>
 800864c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800864e:	e008      	b.n	8008662 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008650:	f7fd fed8 	bl	8006404 <HAL_GetTick>
 8008654:	4602      	mov	r2, r0
 8008656:	693b      	ldr	r3, [r7, #16]
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	2b02      	cmp	r3, #2
 800865c:	d901      	bls.n	8008662 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800865e:	2303      	movs	r3, #3
 8008660:	e04d      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008662:	4b06      	ldr	r3, [pc, #24]	; (800867c <HAL_RCC_OscConfig+0x4ac>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d1f0      	bne.n	8008650 <HAL_RCC_OscConfig+0x480>
 800866e:	e045      	b.n	80086fc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	2b01      	cmp	r3, #1
 8008676:	d107      	bne.n	8008688 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	e040      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
 800867c:	40023800 	.word	0x40023800
 8008680:	40007000 	.word	0x40007000
 8008684:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008688:	4b1f      	ldr	r3, [pc, #124]	; (8008708 <HAL_RCC_OscConfig+0x538>)
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	699b      	ldr	r3, [r3, #24]
 8008692:	2b01      	cmp	r3, #1
 8008694:	d030      	beq.n	80086f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d129      	bne.n	80086f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086ae:	429a      	cmp	r2, r3
 80086b0:	d122      	bne.n	80086f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80086b8:	4013      	ands	r3, r2
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80086be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d119      	bne.n	80086f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ce:	085b      	lsrs	r3, r3, #1
 80086d0:	3b01      	subs	r3, #1
 80086d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d10f      	bne.n	80086f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d107      	bne.n	80086f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086f2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d001      	beq.n	80086fc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80086f8:	2301      	movs	r3, #1
 80086fa:	e000      	b.n	80086fe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3718      	adds	r7, #24
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
 8008706:	bf00      	nop
 8008708:	40023800 	.word	0x40023800

0800870c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b082      	sub	sp, #8
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d101      	bne.n	800871e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800871a:	2301      	movs	r3, #1
 800871c:	e07b      	b.n	8008816 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008722:	2b00      	cmp	r3, #0
 8008724:	d108      	bne.n	8008738 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800872e:	d009      	beq.n	8008744 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2200      	movs	r2, #0
 8008734:	61da      	str	r2, [r3, #28]
 8008736:	e005      	b.n	8008744 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2200      	movs	r2, #0
 800873c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2200      	movs	r2, #0
 8008742:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008750:	b2db      	uxtb	r3, r3
 8008752:	2b00      	cmp	r3, #0
 8008754:	d106      	bne.n	8008764 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f7fb f8d6 	bl	8003910 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2202      	movs	r2, #2
 8008768:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800877a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800878c:	431a      	orrs	r2, r3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	68db      	ldr	r3, [r3, #12]
 8008792:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008796:	431a      	orrs	r2, r3
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	691b      	ldr	r3, [r3, #16]
 800879c:	f003 0302 	and.w	r3, r3, #2
 80087a0:	431a      	orrs	r2, r3
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	695b      	ldr	r3, [r3, #20]
 80087a6:	f003 0301 	and.w	r3, r3, #1
 80087aa:	431a      	orrs	r2, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	699b      	ldr	r3, [r3, #24]
 80087b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087b4:	431a      	orrs	r2, r3
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	69db      	ldr	r3, [r3, #28]
 80087ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80087be:	431a      	orrs	r2, r3
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6a1b      	ldr	r3, [r3, #32]
 80087c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087c8:	ea42 0103 	orr.w	r1, r2, r3
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087d0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	430a      	orrs	r2, r1
 80087da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	699b      	ldr	r3, [r3, #24]
 80087e0:	0c1b      	lsrs	r3, r3, #16
 80087e2:	f003 0104 	and.w	r1, r3, #4
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ea:	f003 0210 	and.w	r2, r3, #16
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	430a      	orrs	r2, r1
 80087f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	69da      	ldr	r2, [r3, #28]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008804:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2200      	movs	r2, #0
 800880a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008814:	2300      	movs	r3, #0
}
 8008816:	4618      	mov	r0, r3
 8008818:	3708      	adds	r7, #8
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}

0800881e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800881e:	b580      	push	{r7, lr}
 8008820:	b088      	sub	sp, #32
 8008822:	af00      	add	r7, sp, #0
 8008824:	60f8      	str	r0, [r7, #12]
 8008826:	60b9      	str	r1, [r7, #8]
 8008828:	603b      	str	r3, [r7, #0]
 800882a:	4613      	mov	r3, r2
 800882c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800882e:	2300      	movs	r3, #0
 8008830:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008838:	2b01      	cmp	r3, #1
 800883a:	d101      	bne.n	8008840 <HAL_SPI_Transmit+0x22>
 800883c:	2302      	movs	r3, #2
 800883e:	e126      	b.n	8008a8e <HAL_SPI_Transmit+0x270>
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008848:	f7fd fddc 	bl	8006404 <HAL_GetTick>
 800884c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800884e:	88fb      	ldrh	r3, [r7, #6]
 8008850:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008858:	b2db      	uxtb	r3, r3
 800885a:	2b01      	cmp	r3, #1
 800885c:	d002      	beq.n	8008864 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800885e:	2302      	movs	r3, #2
 8008860:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008862:	e10b      	b.n	8008a7c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d002      	beq.n	8008870 <HAL_SPI_Transmit+0x52>
 800886a:	88fb      	ldrh	r3, [r7, #6]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d102      	bne.n	8008876 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008870:	2301      	movs	r3, #1
 8008872:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008874:	e102      	b.n	8008a7c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2203      	movs	r2, #3
 800887a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2200      	movs	r2, #0
 8008882:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	68ba      	ldr	r2, [r7, #8]
 8008888:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	88fa      	ldrh	r2, [r7, #6]
 800888e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	88fa      	ldrh	r2, [r7, #6]
 8008894:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2200      	movs	r2, #0
 800889a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2200      	movs	r2, #0
 80088a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2200      	movs	r2, #0
 80088a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2200      	movs	r2, #0
 80088ac:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2200      	movs	r2, #0
 80088b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	689b      	ldr	r3, [r3, #8]
 80088b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088bc:	d10f      	bne.n	80088de <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	681a      	ldr	r2, [r3, #0]
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80088dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088e8:	2b40      	cmp	r3, #64	; 0x40
 80088ea:	d007      	beq.n	80088fc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	681a      	ldr	r2, [r3, #0]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008904:	d14b      	bne.n	800899e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d002      	beq.n	8008914 <HAL_SPI_Transmit+0xf6>
 800890e:	8afb      	ldrh	r3, [r7, #22]
 8008910:	2b01      	cmp	r3, #1
 8008912:	d13e      	bne.n	8008992 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008918:	881a      	ldrh	r2, [r3, #0]
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008924:	1c9a      	adds	r2, r3, #2
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800892e:	b29b      	uxth	r3, r3
 8008930:	3b01      	subs	r3, #1
 8008932:	b29a      	uxth	r2, r3
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008938:	e02b      	b.n	8008992 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	689b      	ldr	r3, [r3, #8]
 8008940:	f003 0302 	and.w	r3, r3, #2
 8008944:	2b02      	cmp	r3, #2
 8008946:	d112      	bne.n	800896e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800894c:	881a      	ldrh	r2, [r3, #0]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008958:	1c9a      	adds	r2, r3, #2
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008962:	b29b      	uxth	r3, r3
 8008964:	3b01      	subs	r3, #1
 8008966:	b29a      	uxth	r2, r3
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	86da      	strh	r2, [r3, #54]	; 0x36
 800896c:	e011      	b.n	8008992 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800896e:	f7fd fd49 	bl	8006404 <HAL_GetTick>
 8008972:	4602      	mov	r2, r0
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	1ad3      	subs	r3, r2, r3
 8008978:	683a      	ldr	r2, [r7, #0]
 800897a:	429a      	cmp	r2, r3
 800897c:	d803      	bhi.n	8008986 <HAL_SPI_Transmit+0x168>
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008984:	d102      	bne.n	800898c <HAL_SPI_Transmit+0x16e>
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d102      	bne.n	8008992 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800898c:	2303      	movs	r3, #3
 800898e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008990:	e074      	b.n	8008a7c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008996:	b29b      	uxth	r3, r3
 8008998:	2b00      	cmp	r3, #0
 800899a:	d1ce      	bne.n	800893a <HAL_SPI_Transmit+0x11c>
 800899c:	e04c      	b.n	8008a38 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d002      	beq.n	80089ac <HAL_SPI_Transmit+0x18e>
 80089a6:	8afb      	ldrh	r3, [r7, #22]
 80089a8:	2b01      	cmp	r3, #1
 80089aa:	d140      	bne.n	8008a2e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	330c      	adds	r3, #12
 80089b6:	7812      	ldrb	r2, [r2, #0]
 80089b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089be:	1c5a      	adds	r2, r3, #1
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	3b01      	subs	r3, #1
 80089cc:	b29a      	uxth	r2, r3
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80089d2:	e02c      	b.n	8008a2e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	689b      	ldr	r3, [r3, #8]
 80089da:	f003 0302 	and.w	r3, r3, #2
 80089de:	2b02      	cmp	r3, #2
 80089e0:	d113      	bne.n	8008a0a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	330c      	adds	r3, #12
 80089ec:	7812      	ldrb	r2, [r2, #0]
 80089ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089f4:	1c5a      	adds	r2, r3, #1
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089fe:	b29b      	uxth	r3, r3
 8008a00:	3b01      	subs	r3, #1
 8008a02:	b29a      	uxth	r2, r3
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	86da      	strh	r2, [r3, #54]	; 0x36
 8008a08:	e011      	b.n	8008a2e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a0a:	f7fd fcfb 	bl	8006404 <HAL_GetTick>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	69bb      	ldr	r3, [r7, #24]
 8008a12:	1ad3      	subs	r3, r2, r3
 8008a14:	683a      	ldr	r2, [r7, #0]
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d803      	bhi.n	8008a22 <HAL_SPI_Transmit+0x204>
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a20:	d102      	bne.n	8008a28 <HAL_SPI_Transmit+0x20a>
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d102      	bne.n	8008a2e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008a28:	2303      	movs	r3, #3
 8008a2a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008a2c:	e026      	b.n	8008a7c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a32:	b29b      	uxth	r3, r3
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d1cd      	bne.n	80089d4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a38:	69ba      	ldr	r2, [r7, #24]
 8008a3a:	6839      	ldr	r1, [r7, #0]
 8008a3c:	68f8      	ldr	r0, [r7, #12]
 8008a3e:	f000 fafd 	bl	800903c <SPI_EndRxTxTransaction>
 8008a42:	4603      	mov	r3, r0
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d002      	beq.n	8008a4e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2220      	movs	r2, #32
 8008a4c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d10a      	bne.n	8008a6c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a56:	2300      	movs	r3, #0
 8008a58:	613b      	str	r3, [r7, #16]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	613b      	str	r3, [r7, #16]
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	613b      	str	r3, [r7, #16]
 8008a6a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d002      	beq.n	8008a7a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8008a74:	2301      	movs	r3, #1
 8008a76:	77fb      	strb	r3, [r7, #31]
 8008a78:	e000      	b.n	8008a7c <HAL_SPI_Transmit+0x25e>
  }

error:
 8008a7a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008a8c:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3720      	adds	r7, #32
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}
	...

08008a98 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b086      	sub	sp, #24
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	60f8      	str	r0, [r7, #12]
 8008aa0:	60b9      	str	r1, [r7, #8]
 8008aa2:	4613      	mov	r3, r2
 8008aa4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	d101      	bne.n	8008ab8 <HAL_SPI_Transmit_DMA+0x20>
 8008ab4:	2302      	movs	r3, #2
 8008ab6:	e09b      	b.n	8008bf0 <HAL_SPI_Transmit_DMA+0x158>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	2b01      	cmp	r3, #1
 8008aca:	d002      	beq.n	8008ad2 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8008acc:	2302      	movs	r3, #2
 8008ace:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008ad0:	e089      	b.n	8008be6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d002      	beq.n	8008ade <HAL_SPI_Transmit_DMA+0x46>
 8008ad8:	88fb      	ldrh	r3, [r7, #6]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d102      	bne.n	8008ae4 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008ae2:	e080      	b.n	8008be6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2203      	movs	r2, #3
 8008ae8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2200      	movs	r2, #0
 8008af0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	68ba      	ldr	r2, [r7, #8]
 8008af6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	88fa      	ldrh	r2, [r7, #6]
 8008afc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	88fa      	ldrh	r2, [r7, #6]
 8008b02:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2200      	movs	r2, #0
 8008b08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2200      	movs	r2, #0
 8008b14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b2a:	d10f      	bne.n	8008b4c <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	681a      	ldr	r2, [r3, #0]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b3a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	681a      	ldr	r2, [r3, #0]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b4a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b50:	4a29      	ldr	r2, [pc, #164]	; (8008bf8 <HAL_SPI_Transmit_DMA+0x160>)
 8008b52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b58:	4a28      	ldr	r2, [pc, #160]	; (8008bfc <HAL_SPI_Transmit_DMA+0x164>)
 8008b5a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b60:	4a27      	ldr	r2, [pc, #156]	; (8008c00 <HAL_SPI_Transmit_DMA+0x168>)
 8008b62:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b68:	2200      	movs	r2, #0
 8008b6a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b74:	4619      	mov	r1, r3
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	330c      	adds	r3, #12
 8008b7c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008b82:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008b84:	f7fe fa32 	bl	8006fec <HAL_DMA_Start_IT>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d00c      	beq.n	8008ba8 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b92:	f043 0210 	orr.w	r2, r3, #16
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2201      	movs	r2, #1
 8008ba2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8008ba6:	e01e      	b.n	8008be6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb2:	2b40      	cmp	r3, #64	; 0x40
 8008bb4:	d007      	beq.n	8008bc6 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bc4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	685a      	ldr	r2, [r3, #4]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f042 0220 	orr.w	r2, r2, #32
 8008bd4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	685a      	ldr	r2, [r3, #4]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f042 0202 	orr.w	r2, r2, #2
 8008be4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2200      	movs	r2, #0
 8008bea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008bee:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3718      	adds	r7, #24
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}
 8008bf8:	08008ea9 	.word	0x08008ea9
 8008bfc:	08008e01 	.word	0x08008e01
 8008c00:	08008ec5 	.word	0x08008ec5

08008c04 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b088      	sub	sp, #32
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008c1c:	69bb      	ldr	r3, [r7, #24]
 8008c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d10e      	bne.n	8008c44 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008c26:	69bb      	ldr	r3, [r7, #24]
 8008c28:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d009      	beq.n	8008c44 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d004      	beq.n	8008c44 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	4798      	blx	r3
    return;
 8008c42:	e0ce      	b.n	8008de2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	f003 0302 	and.w	r3, r3, #2
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d009      	beq.n	8008c62 <HAL_SPI_IRQHandler+0x5e>
 8008c4e:	69fb      	ldr	r3, [r7, #28]
 8008c50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d004      	beq.n	8008c62 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	4798      	blx	r3
    return;
 8008c60:	e0bf      	b.n	8008de2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008c62:	69bb      	ldr	r3, [r7, #24]
 8008c64:	f003 0320 	and.w	r3, r3, #32
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d10a      	bne.n	8008c82 <HAL_SPI_IRQHandler+0x7e>
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d105      	bne.n	8008c82 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008c76:	69bb      	ldr	r3, [r7, #24]
 8008c78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	f000 80b0 	beq.w	8008de2 <HAL_SPI_IRQHandler+0x1de>
 8008c82:	69fb      	ldr	r3, [r7, #28]
 8008c84:	f003 0320 	and.w	r3, r3, #32
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	f000 80aa 	beq.w	8008de2 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008c8e:	69bb      	ldr	r3, [r7, #24]
 8008c90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d023      	beq.n	8008ce0 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c9e:	b2db      	uxtb	r3, r3
 8008ca0:	2b03      	cmp	r3, #3
 8008ca2:	d011      	beq.n	8008cc8 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ca8:	f043 0204 	orr.w	r2, r3, #4
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	617b      	str	r3, [r7, #20]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	617b      	str	r3, [r7, #20]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	617b      	str	r3, [r7, #20]
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	e00b      	b.n	8008ce0 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008cc8:	2300      	movs	r3, #0
 8008cca:	613b      	str	r3, [r7, #16]
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	68db      	ldr	r3, [r3, #12]
 8008cd2:	613b      	str	r3, [r7, #16]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	613b      	str	r3, [r7, #16]
 8008cdc:	693b      	ldr	r3, [r7, #16]
        return;
 8008cde:	e080      	b.n	8008de2 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	f003 0320 	and.w	r3, r3, #32
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d014      	beq.n	8008d14 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cee:	f043 0201 	orr.w	r2, r3, #1
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	60fb      	str	r3, [r7, #12]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	60fb      	str	r3, [r7, #12]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	681a      	ldr	r2, [r3, #0]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d10:	601a      	str	r2, [r3, #0]
 8008d12:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008d14:	69bb      	ldr	r3, [r7, #24]
 8008d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00c      	beq.n	8008d38 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d22:	f043 0208 	orr.w	r2, r3, #8
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	60bb      	str	r3, [r7, #8]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	60bb      	str	r3, [r7, #8]
 8008d36:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d04f      	beq.n	8008de0 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	685a      	ldr	r2, [r3, #4]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008d4e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2201      	movs	r2, #1
 8008d54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008d58:	69fb      	ldr	r3, [r7, #28]
 8008d5a:	f003 0302 	and.w	r3, r3, #2
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d104      	bne.n	8008d6c <HAL_SPI_IRQHandler+0x168>
 8008d62:	69fb      	ldr	r3, [r7, #28]
 8008d64:	f003 0301 	and.w	r3, r3, #1
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d034      	beq.n	8008dd6 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	685a      	ldr	r2, [r3, #4]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f022 0203 	bic.w	r2, r2, #3
 8008d7a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d011      	beq.n	8008da8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d88:	4a17      	ldr	r2, [pc, #92]	; (8008de8 <HAL_SPI_IRQHandler+0x1e4>)
 8008d8a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d90:	4618      	mov	r0, r3
 8008d92:	f7fe f9f3 	bl	800717c <HAL_DMA_Abort_IT>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d005      	beq.n	8008da8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008da0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d016      	beq.n	8008dde <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008db4:	4a0c      	ldr	r2, [pc, #48]	; (8008de8 <HAL_SPI_IRQHandler+0x1e4>)
 8008db6:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7fe f9dd 	bl	800717c <HAL_DMA_Abort_IT>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d00a      	beq.n	8008dde <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dcc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8008dd4:	e003      	b.n	8008dde <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f7fb fbb8 	bl	800454c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008ddc:	e000      	b.n	8008de0 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8008dde:	bf00      	nop
    return;
 8008de0:	bf00      	nop
  }
}
 8008de2:	3720      	adds	r7, #32
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	08008f05 	.word	0x08008f05

08008dec <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008df4:	bf00      	nop
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b086      	sub	sp, #24
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e0c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e0e:	f7fd faf9 	bl	8006404 <HAL_GetTick>
 8008e12:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e22:	d03b      	beq.n	8008e9c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	685a      	ldr	r2, [r3, #4]
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f022 0220 	bic.w	r2, r2, #32
 8008e32:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	685a      	ldr	r2, [r3, #4]
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f022 0202 	bic.w	r2, r2, #2
 8008e42:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008e44:	693a      	ldr	r2, [r7, #16]
 8008e46:	2164      	movs	r1, #100	; 0x64
 8008e48:	6978      	ldr	r0, [r7, #20]
 8008e4a:	f000 f8f7 	bl	800903c <SPI_EndRxTxTransaction>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d005      	beq.n	8008e60 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e58:	f043 0220 	orr.w	r2, r3, #32
 8008e5c:	697b      	ldr	r3, [r7, #20]
 8008e5e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d10a      	bne.n	8008e7e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e68:	2300      	movs	r3, #0
 8008e6a:	60fb      	str	r3, [r7, #12]
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	68db      	ldr	r3, [r3, #12]
 8008e72:	60fb      	str	r3, [r7, #12]
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	689b      	ldr	r3, [r3, #8]
 8008e7a:	60fb      	str	r3, [r7, #12]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	2200      	movs	r2, #0
 8008e82:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	2201      	movs	r2, #1
 8008e88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d003      	beq.n	8008e9c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008e94:	6978      	ldr	r0, [r7, #20]
 8008e96:	f7fb fb59 	bl	800454c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008e9a:	e002      	b.n	8008ea2 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8008e9c:	6978      	ldr	r0, [r7, #20]
 8008e9e:	f7fb fb6b 	bl	8004578 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008ea2:	3718      	adds	r7, #24
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b084      	sub	sp, #16
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eb4:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8008eb6:	68f8      	ldr	r0, [r7, #12]
 8008eb8:	f7ff ff98 	bl	8008dec <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008ebc:	bf00      	nop
 8008ebe:	3710      	adds	r7, #16
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b084      	sub	sp, #16
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ed0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	685a      	ldr	r2, [r3, #4]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f022 0203 	bic.w	r2, r2, #3
 8008ee0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ee6:	f043 0210 	orr.w	r2, r3, #16
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2201      	movs	r2, #1
 8008ef2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f7fb fb28 	bl	800454c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008efc:	bf00      	nop
 8008efe:	3710      	adds	r7, #16
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b084      	sub	sp, #16
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f10:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	2200      	movs	r2, #0
 8008f16:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f7fb fb14 	bl	800454c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008f24:	bf00      	nop
 8008f26:	3710      	adds	r7, #16
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b088      	sub	sp, #32
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	603b      	str	r3, [r7, #0]
 8008f38:	4613      	mov	r3, r2
 8008f3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008f3c:	f7fd fa62 	bl	8006404 <HAL_GetTick>
 8008f40:	4602      	mov	r2, r0
 8008f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f44:	1a9b      	subs	r3, r3, r2
 8008f46:	683a      	ldr	r2, [r7, #0]
 8008f48:	4413      	add	r3, r2
 8008f4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008f4c:	f7fd fa5a 	bl	8006404 <HAL_GetTick>
 8008f50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008f52:	4b39      	ldr	r3, [pc, #228]	; (8009038 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	015b      	lsls	r3, r3, #5
 8008f58:	0d1b      	lsrs	r3, r3, #20
 8008f5a:	69fa      	ldr	r2, [r7, #28]
 8008f5c:	fb02 f303 	mul.w	r3, r2, r3
 8008f60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f62:	e054      	b.n	800900e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f6a:	d050      	beq.n	800900e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f6c:	f7fd fa4a 	bl	8006404 <HAL_GetTick>
 8008f70:	4602      	mov	r2, r0
 8008f72:	69bb      	ldr	r3, [r7, #24]
 8008f74:	1ad3      	subs	r3, r2, r3
 8008f76:	69fa      	ldr	r2, [r7, #28]
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d902      	bls.n	8008f82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008f7c:	69fb      	ldr	r3, [r7, #28]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d13d      	bne.n	8008ffe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	685a      	ldr	r2, [r3, #4]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008f90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f9a:	d111      	bne.n	8008fc0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	689b      	ldr	r3, [r3, #8]
 8008fa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fa4:	d004      	beq.n	8008fb0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	689b      	ldr	r3, [r3, #8]
 8008faa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fae:	d107      	bne.n	8008fc0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008fbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008fc8:	d10f      	bne.n	8008fea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	681a      	ldr	r2, [r3, #0]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008fd8:	601a      	str	r2, [r3, #0]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008fe8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2201      	movs	r2, #1
 8008fee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008ffa:	2303      	movs	r3, #3
 8008ffc:	e017      	b.n	800902e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d101      	bne.n	8009008 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009004:	2300      	movs	r3, #0
 8009006:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	3b01      	subs	r3, #1
 800900c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	689a      	ldr	r2, [r3, #8]
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	4013      	ands	r3, r2
 8009018:	68ba      	ldr	r2, [r7, #8]
 800901a:	429a      	cmp	r2, r3
 800901c:	bf0c      	ite	eq
 800901e:	2301      	moveq	r3, #1
 8009020:	2300      	movne	r3, #0
 8009022:	b2db      	uxtb	r3, r3
 8009024:	461a      	mov	r2, r3
 8009026:	79fb      	ldrb	r3, [r7, #7]
 8009028:	429a      	cmp	r2, r3
 800902a:	d19b      	bne.n	8008f64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800902c:	2300      	movs	r3, #0
}
 800902e:	4618      	mov	r0, r3
 8009030:	3720      	adds	r7, #32
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}
 8009036:	bf00      	nop
 8009038:	20000024 	.word	0x20000024

0800903c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b088      	sub	sp, #32
 8009040:	af02      	add	r7, sp, #8
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009048:	4b1b      	ldr	r3, [pc, #108]	; (80090b8 <SPI_EndRxTxTransaction+0x7c>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a1b      	ldr	r2, [pc, #108]	; (80090bc <SPI_EndRxTxTransaction+0x80>)
 800904e:	fba2 2303 	umull	r2, r3, r2, r3
 8009052:	0d5b      	lsrs	r3, r3, #21
 8009054:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009058:	fb02 f303 	mul.w	r3, r2, r3
 800905c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009066:	d112      	bne.n	800908e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	9300      	str	r3, [sp, #0]
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	2200      	movs	r2, #0
 8009070:	2180      	movs	r1, #128	; 0x80
 8009072:	68f8      	ldr	r0, [r7, #12]
 8009074:	f7ff ff5a 	bl	8008f2c <SPI_WaitFlagStateUntilTimeout>
 8009078:	4603      	mov	r3, r0
 800907a:	2b00      	cmp	r3, #0
 800907c:	d016      	beq.n	80090ac <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009082:	f043 0220 	orr.w	r2, r3, #32
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800908a:	2303      	movs	r3, #3
 800908c:	e00f      	b.n	80090ae <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d00a      	beq.n	80090aa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	3b01      	subs	r3, #1
 8009098:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	689b      	ldr	r3, [r3, #8]
 80090a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090a4:	2b80      	cmp	r3, #128	; 0x80
 80090a6:	d0f2      	beq.n	800908e <SPI_EndRxTxTransaction+0x52>
 80090a8:	e000      	b.n	80090ac <SPI_EndRxTxTransaction+0x70>
        break;
 80090aa:	bf00      	nop
  }

  return HAL_OK;
 80090ac:	2300      	movs	r3, #0
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3718      	adds	r7, #24
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}
 80090b6:	bf00      	nop
 80090b8:	20000024 	.word	0x20000024
 80090bc:	165e9f81 	.word	0x165e9f81

080090c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b082      	sub	sp, #8
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d101      	bne.n	80090d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80090ce:	2301      	movs	r3, #1
 80090d0:	e041      	b.n	8009156 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090d8:	b2db      	uxtb	r3, r3
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d106      	bne.n	80090ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2200      	movs	r2, #0
 80090e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f7fa fcb4 	bl	8003a54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2202      	movs	r2, #2
 80090f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	3304      	adds	r3, #4
 80090fc:	4619      	mov	r1, r3
 80090fe:	4610      	mov	r0, r2
 8009100:	f000 faa0 	bl	8009644 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2201      	movs	r2, #1
 8009108:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2201      	movs	r2, #1
 8009110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2201      	movs	r2, #1
 8009118:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2201      	movs	r2, #1
 8009120:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2201      	movs	r2, #1
 8009128:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2201      	movs	r2, #1
 8009130:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2201      	movs	r2, #1
 8009138:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2201      	movs	r2, #1
 8009140:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2201      	movs	r2, #1
 8009148:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2201      	movs	r2, #1
 8009150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009154:	2300      	movs	r3, #0
}
 8009156:	4618      	mov	r0, r3
 8009158:	3708      	adds	r7, #8
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
	...

08009160 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009160:	b480      	push	{r7}
 8009162:	b085      	sub	sp, #20
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800916e:	b2db      	uxtb	r3, r3
 8009170:	2b01      	cmp	r3, #1
 8009172:	d001      	beq.n	8009178 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009174:	2301      	movs	r3, #1
 8009176:	e04e      	b.n	8009216 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2202      	movs	r2, #2
 800917c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	68da      	ldr	r2, [r3, #12]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f042 0201 	orr.w	r2, r2, #1
 800918e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	4a23      	ldr	r2, [pc, #140]	; (8009224 <HAL_TIM_Base_Start_IT+0xc4>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d022      	beq.n	80091e0 <HAL_TIM_Base_Start_IT+0x80>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091a2:	d01d      	beq.n	80091e0 <HAL_TIM_Base_Start_IT+0x80>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4a1f      	ldr	r2, [pc, #124]	; (8009228 <HAL_TIM_Base_Start_IT+0xc8>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d018      	beq.n	80091e0 <HAL_TIM_Base_Start_IT+0x80>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a1e      	ldr	r2, [pc, #120]	; (800922c <HAL_TIM_Base_Start_IT+0xcc>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d013      	beq.n	80091e0 <HAL_TIM_Base_Start_IT+0x80>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a1c      	ldr	r2, [pc, #112]	; (8009230 <HAL_TIM_Base_Start_IT+0xd0>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d00e      	beq.n	80091e0 <HAL_TIM_Base_Start_IT+0x80>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4a1b      	ldr	r2, [pc, #108]	; (8009234 <HAL_TIM_Base_Start_IT+0xd4>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d009      	beq.n	80091e0 <HAL_TIM_Base_Start_IT+0x80>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a19      	ldr	r2, [pc, #100]	; (8009238 <HAL_TIM_Base_Start_IT+0xd8>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d004      	beq.n	80091e0 <HAL_TIM_Base_Start_IT+0x80>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a18      	ldr	r2, [pc, #96]	; (800923c <HAL_TIM_Base_Start_IT+0xdc>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d111      	bne.n	8009204 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	f003 0307 	and.w	r3, r3, #7
 80091ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	2b06      	cmp	r3, #6
 80091f0:	d010      	beq.n	8009214 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f042 0201 	orr.w	r2, r2, #1
 8009200:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009202:	e007      	b.n	8009214 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f042 0201 	orr.w	r2, r2, #1
 8009212:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	3714      	adds	r7, #20
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop
 8009224:	40010000 	.word	0x40010000
 8009228:	40000400 	.word	0x40000400
 800922c:	40000800 	.word	0x40000800
 8009230:	40000c00 	.word	0x40000c00
 8009234:	40010400 	.word	0x40010400
 8009238:	40014000 	.word	0x40014000
 800923c:	40001800 	.word	0x40001800

08009240 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b082      	sub	sp, #8
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	691b      	ldr	r3, [r3, #16]
 800924e:	f003 0302 	and.w	r3, r3, #2
 8009252:	2b02      	cmp	r3, #2
 8009254:	d122      	bne.n	800929c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	f003 0302 	and.w	r3, r3, #2
 8009260:	2b02      	cmp	r3, #2
 8009262:	d11b      	bne.n	800929c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f06f 0202 	mvn.w	r2, #2
 800926c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2201      	movs	r2, #1
 8009272:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	699b      	ldr	r3, [r3, #24]
 800927a:	f003 0303 	and.w	r3, r3, #3
 800927e:	2b00      	cmp	r3, #0
 8009280:	d003      	beq.n	800928a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 f9bf 	bl	8009606 <HAL_TIM_IC_CaptureCallback>
 8009288:	e005      	b.n	8009296 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 f9b1 	bl	80095f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f000 f9c2 	bl	800961a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	691b      	ldr	r3, [r3, #16]
 80092a2:	f003 0304 	and.w	r3, r3, #4
 80092a6:	2b04      	cmp	r3, #4
 80092a8:	d122      	bne.n	80092f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	68db      	ldr	r3, [r3, #12]
 80092b0:	f003 0304 	and.w	r3, r3, #4
 80092b4:	2b04      	cmp	r3, #4
 80092b6:	d11b      	bne.n	80092f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f06f 0204 	mvn.w	r2, #4
 80092c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2202      	movs	r2, #2
 80092c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d003      	beq.n	80092de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 f995 	bl	8009606 <HAL_TIM_IC_CaptureCallback>
 80092dc:	e005      	b.n	80092ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f987 	bl	80095f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f000 f998 	bl	800961a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2200      	movs	r2, #0
 80092ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	691b      	ldr	r3, [r3, #16]
 80092f6:	f003 0308 	and.w	r3, r3, #8
 80092fa:	2b08      	cmp	r3, #8
 80092fc:	d122      	bne.n	8009344 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	f003 0308 	and.w	r3, r3, #8
 8009308:	2b08      	cmp	r3, #8
 800930a:	d11b      	bne.n	8009344 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f06f 0208 	mvn.w	r2, #8
 8009314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2204      	movs	r2, #4
 800931a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	69db      	ldr	r3, [r3, #28]
 8009322:	f003 0303 	and.w	r3, r3, #3
 8009326:	2b00      	cmp	r3, #0
 8009328:	d003      	beq.n	8009332 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 f96b 	bl	8009606 <HAL_TIM_IC_CaptureCallback>
 8009330:	e005      	b.n	800933e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 f95d 	bl	80095f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 f96e 	bl	800961a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2200      	movs	r2, #0
 8009342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	691b      	ldr	r3, [r3, #16]
 800934a:	f003 0310 	and.w	r3, r3, #16
 800934e:	2b10      	cmp	r3, #16
 8009350:	d122      	bne.n	8009398 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	68db      	ldr	r3, [r3, #12]
 8009358:	f003 0310 	and.w	r3, r3, #16
 800935c:	2b10      	cmp	r3, #16
 800935e:	d11b      	bne.n	8009398 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f06f 0210 	mvn.w	r2, #16
 8009368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2208      	movs	r2, #8
 800936e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	69db      	ldr	r3, [r3, #28]
 8009376:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800937a:	2b00      	cmp	r3, #0
 800937c:	d003      	beq.n	8009386 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f000 f941 	bl	8009606 <HAL_TIM_IC_CaptureCallback>
 8009384:	e005      	b.n	8009392 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f000 f933 	bl	80095f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 f944 	bl	800961a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2200      	movs	r2, #0
 8009396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	691b      	ldr	r3, [r3, #16]
 800939e:	f003 0301 	and.w	r3, r3, #1
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d10e      	bne.n	80093c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	68db      	ldr	r3, [r3, #12]
 80093ac:	f003 0301 	and.w	r3, r3, #1
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d107      	bne.n	80093c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f06f 0201 	mvn.w	r2, #1
 80093bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 f90d 	bl	80095de <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	691b      	ldr	r3, [r3, #16]
 80093ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093ce:	2b80      	cmp	r3, #128	; 0x80
 80093d0:	d10e      	bne.n	80093f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093dc:	2b80      	cmp	r3, #128	; 0x80
 80093de:	d107      	bne.n	80093f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80093e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 faea 	bl	80099c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093fa:	2b40      	cmp	r3, #64	; 0x40
 80093fc:	d10e      	bne.n	800941c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009408:	2b40      	cmp	r3, #64	; 0x40
 800940a:	d107      	bne.n	800941c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 f909 	bl	800962e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	691b      	ldr	r3, [r3, #16]
 8009422:	f003 0320 	and.w	r3, r3, #32
 8009426:	2b20      	cmp	r3, #32
 8009428:	d10e      	bne.n	8009448 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	f003 0320 	and.w	r3, r3, #32
 8009434:	2b20      	cmp	r3, #32
 8009436:	d107      	bne.n	8009448 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f06f 0220 	mvn.w	r2, #32
 8009440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f000 fab4 	bl	80099b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009448:	bf00      	nop
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b084      	sub	sp, #16
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
 8009458:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800945a:	2300      	movs	r3, #0
 800945c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009464:	2b01      	cmp	r3, #1
 8009466:	d101      	bne.n	800946c <HAL_TIM_ConfigClockSource+0x1c>
 8009468:	2302      	movs	r3, #2
 800946a:	e0b4      	b.n	80095d6 <HAL_TIM_ConfigClockSource+0x186>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2201      	movs	r2, #1
 8009470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2202      	movs	r2, #2
 8009478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	689b      	ldr	r3, [r3, #8]
 8009482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800948a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009492:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	68ba      	ldr	r2, [r7, #8]
 800949a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094a4:	d03e      	beq.n	8009524 <HAL_TIM_ConfigClockSource+0xd4>
 80094a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094aa:	f200 8087 	bhi.w	80095bc <HAL_TIM_ConfigClockSource+0x16c>
 80094ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094b2:	f000 8086 	beq.w	80095c2 <HAL_TIM_ConfigClockSource+0x172>
 80094b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094ba:	d87f      	bhi.n	80095bc <HAL_TIM_ConfigClockSource+0x16c>
 80094bc:	2b70      	cmp	r3, #112	; 0x70
 80094be:	d01a      	beq.n	80094f6 <HAL_TIM_ConfigClockSource+0xa6>
 80094c0:	2b70      	cmp	r3, #112	; 0x70
 80094c2:	d87b      	bhi.n	80095bc <HAL_TIM_ConfigClockSource+0x16c>
 80094c4:	2b60      	cmp	r3, #96	; 0x60
 80094c6:	d050      	beq.n	800956a <HAL_TIM_ConfigClockSource+0x11a>
 80094c8:	2b60      	cmp	r3, #96	; 0x60
 80094ca:	d877      	bhi.n	80095bc <HAL_TIM_ConfigClockSource+0x16c>
 80094cc:	2b50      	cmp	r3, #80	; 0x50
 80094ce:	d03c      	beq.n	800954a <HAL_TIM_ConfigClockSource+0xfa>
 80094d0:	2b50      	cmp	r3, #80	; 0x50
 80094d2:	d873      	bhi.n	80095bc <HAL_TIM_ConfigClockSource+0x16c>
 80094d4:	2b40      	cmp	r3, #64	; 0x40
 80094d6:	d058      	beq.n	800958a <HAL_TIM_ConfigClockSource+0x13a>
 80094d8:	2b40      	cmp	r3, #64	; 0x40
 80094da:	d86f      	bhi.n	80095bc <HAL_TIM_ConfigClockSource+0x16c>
 80094dc:	2b30      	cmp	r3, #48	; 0x30
 80094de:	d064      	beq.n	80095aa <HAL_TIM_ConfigClockSource+0x15a>
 80094e0:	2b30      	cmp	r3, #48	; 0x30
 80094e2:	d86b      	bhi.n	80095bc <HAL_TIM_ConfigClockSource+0x16c>
 80094e4:	2b20      	cmp	r3, #32
 80094e6:	d060      	beq.n	80095aa <HAL_TIM_ConfigClockSource+0x15a>
 80094e8:	2b20      	cmp	r3, #32
 80094ea:	d867      	bhi.n	80095bc <HAL_TIM_ConfigClockSource+0x16c>
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d05c      	beq.n	80095aa <HAL_TIM_ConfigClockSource+0x15a>
 80094f0:	2b10      	cmp	r3, #16
 80094f2:	d05a      	beq.n	80095aa <HAL_TIM_ConfigClockSource+0x15a>
 80094f4:	e062      	b.n	80095bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6818      	ldr	r0, [r3, #0]
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	6899      	ldr	r1, [r3, #8]
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	685a      	ldr	r2, [r3, #4]
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	68db      	ldr	r3, [r3, #12]
 8009506:	f000 f9b7 	bl	8009878 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	689b      	ldr	r3, [r3, #8]
 8009510:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009518:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	68ba      	ldr	r2, [r7, #8]
 8009520:	609a      	str	r2, [r3, #8]
      break;
 8009522:	e04f      	b.n	80095c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6818      	ldr	r0, [r3, #0]
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	6899      	ldr	r1, [r3, #8]
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	685a      	ldr	r2, [r3, #4]
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	f000 f9a0 	bl	8009878 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	689a      	ldr	r2, [r3, #8]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009546:	609a      	str	r2, [r3, #8]
      break;
 8009548:	e03c      	b.n	80095c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6818      	ldr	r0, [r3, #0]
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	6859      	ldr	r1, [r3, #4]
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	68db      	ldr	r3, [r3, #12]
 8009556:	461a      	mov	r2, r3
 8009558:	f000 f914 	bl	8009784 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	2150      	movs	r1, #80	; 0x50
 8009562:	4618      	mov	r0, r3
 8009564:	f000 f96d 	bl	8009842 <TIM_ITRx_SetConfig>
      break;
 8009568:	e02c      	b.n	80095c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6818      	ldr	r0, [r3, #0]
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	6859      	ldr	r1, [r3, #4]
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	68db      	ldr	r3, [r3, #12]
 8009576:	461a      	mov	r2, r3
 8009578:	f000 f933 	bl	80097e2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	2160      	movs	r1, #96	; 0x60
 8009582:	4618      	mov	r0, r3
 8009584:	f000 f95d 	bl	8009842 <TIM_ITRx_SetConfig>
      break;
 8009588:	e01c      	b.n	80095c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6818      	ldr	r0, [r3, #0]
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	6859      	ldr	r1, [r3, #4]
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	68db      	ldr	r3, [r3, #12]
 8009596:	461a      	mov	r2, r3
 8009598:	f000 f8f4 	bl	8009784 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	2140      	movs	r1, #64	; 0x40
 80095a2:	4618      	mov	r0, r3
 80095a4:	f000 f94d 	bl	8009842 <TIM_ITRx_SetConfig>
      break;
 80095a8:	e00c      	b.n	80095c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681a      	ldr	r2, [r3, #0]
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4619      	mov	r1, r3
 80095b4:	4610      	mov	r0, r2
 80095b6:	f000 f944 	bl	8009842 <TIM_ITRx_SetConfig>
      break;
 80095ba:	e003      	b.n	80095c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80095bc:	2301      	movs	r3, #1
 80095be:	73fb      	strb	r3, [r7, #15]
      break;
 80095c0:	e000      	b.n	80095c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80095c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2201      	movs	r2, #1
 80095c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80095d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}

080095de <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80095de:	b480      	push	{r7}
 80095e0:	b083      	sub	sp, #12
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80095e6:	bf00      	nop
 80095e8:	370c      	adds	r7, #12
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr

080095f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80095f2:	b480      	push	{r7}
 80095f4:	b083      	sub	sp, #12
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80095fa:	bf00      	nop
 80095fc:	370c      	adds	r7, #12
 80095fe:	46bd      	mov	sp, r7
 8009600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009604:	4770      	bx	lr

08009606 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009606:	b480      	push	{r7}
 8009608:	b083      	sub	sp, #12
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800960e:	bf00      	nop
 8009610:	370c      	adds	r7, #12
 8009612:	46bd      	mov	sp, r7
 8009614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009618:	4770      	bx	lr

0800961a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800961a:	b480      	push	{r7}
 800961c:	b083      	sub	sp, #12
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009622:	bf00      	nop
 8009624:	370c      	adds	r7, #12
 8009626:	46bd      	mov	sp, r7
 8009628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962c:	4770      	bx	lr

0800962e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800962e:	b480      	push	{r7}
 8009630:	b083      	sub	sp, #12
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009636:	bf00      	nop
 8009638:	370c      	adds	r7, #12
 800963a:	46bd      	mov	sp, r7
 800963c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009640:	4770      	bx	lr
	...

08009644 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009644:	b480      	push	{r7}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	4a40      	ldr	r2, [pc, #256]	; (8009758 <TIM_Base_SetConfig+0x114>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d013      	beq.n	8009684 <TIM_Base_SetConfig+0x40>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009662:	d00f      	beq.n	8009684 <TIM_Base_SetConfig+0x40>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	4a3d      	ldr	r2, [pc, #244]	; (800975c <TIM_Base_SetConfig+0x118>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d00b      	beq.n	8009684 <TIM_Base_SetConfig+0x40>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	4a3c      	ldr	r2, [pc, #240]	; (8009760 <TIM_Base_SetConfig+0x11c>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d007      	beq.n	8009684 <TIM_Base_SetConfig+0x40>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a3b      	ldr	r2, [pc, #236]	; (8009764 <TIM_Base_SetConfig+0x120>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d003      	beq.n	8009684 <TIM_Base_SetConfig+0x40>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a3a      	ldr	r2, [pc, #232]	; (8009768 <TIM_Base_SetConfig+0x124>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d108      	bne.n	8009696 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800968a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	68fa      	ldr	r2, [r7, #12]
 8009692:	4313      	orrs	r3, r2
 8009694:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	4a2f      	ldr	r2, [pc, #188]	; (8009758 <TIM_Base_SetConfig+0x114>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d02b      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096a4:	d027      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4a2c      	ldr	r2, [pc, #176]	; (800975c <TIM_Base_SetConfig+0x118>)
 80096aa:	4293      	cmp	r3, r2
 80096ac:	d023      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	4a2b      	ldr	r2, [pc, #172]	; (8009760 <TIM_Base_SetConfig+0x11c>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d01f      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	4a2a      	ldr	r2, [pc, #168]	; (8009764 <TIM_Base_SetConfig+0x120>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d01b      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a29      	ldr	r2, [pc, #164]	; (8009768 <TIM_Base_SetConfig+0x124>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d017      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a28      	ldr	r2, [pc, #160]	; (800976c <TIM_Base_SetConfig+0x128>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d013      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	4a27      	ldr	r2, [pc, #156]	; (8009770 <TIM_Base_SetConfig+0x12c>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d00f      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a26      	ldr	r2, [pc, #152]	; (8009774 <TIM_Base_SetConfig+0x130>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d00b      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a25      	ldr	r2, [pc, #148]	; (8009778 <TIM_Base_SetConfig+0x134>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d007      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	4a24      	ldr	r2, [pc, #144]	; (800977c <TIM_Base_SetConfig+0x138>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d003      	beq.n	80096f6 <TIM_Base_SetConfig+0xb2>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	4a23      	ldr	r2, [pc, #140]	; (8009780 <TIM_Base_SetConfig+0x13c>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d108      	bne.n	8009708 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	68db      	ldr	r3, [r3, #12]
 8009702:	68fa      	ldr	r2, [r7, #12]
 8009704:	4313      	orrs	r3, r2
 8009706:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	695b      	ldr	r3, [r3, #20]
 8009712:	4313      	orrs	r3, r2
 8009714:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	68fa      	ldr	r2, [r7, #12]
 800971a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	689a      	ldr	r2, [r3, #8]
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	4a0a      	ldr	r2, [pc, #40]	; (8009758 <TIM_Base_SetConfig+0x114>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d003      	beq.n	800973c <TIM_Base_SetConfig+0xf8>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	4a0c      	ldr	r2, [pc, #48]	; (8009768 <TIM_Base_SetConfig+0x124>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d103      	bne.n	8009744 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	691a      	ldr	r2, [r3, #16]
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2201      	movs	r2, #1
 8009748:	615a      	str	r2, [r3, #20]
}
 800974a:	bf00      	nop
 800974c:	3714      	adds	r7, #20
 800974e:	46bd      	mov	sp, r7
 8009750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009754:	4770      	bx	lr
 8009756:	bf00      	nop
 8009758:	40010000 	.word	0x40010000
 800975c:	40000400 	.word	0x40000400
 8009760:	40000800 	.word	0x40000800
 8009764:	40000c00 	.word	0x40000c00
 8009768:	40010400 	.word	0x40010400
 800976c:	40014000 	.word	0x40014000
 8009770:	40014400 	.word	0x40014400
 8009774:	40014800 	.word	0x40014800
 8009778:	40001800 	.word	0x40001800
 800977c:	40001c00 	.word	0x40001c00
 8009780:	40002000 	.word	0x40002000

08009784 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009784:	b480      	push	{r7}
 8009786:	b087      	sub	sp, #28
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6a1b      	ldr	r3, [r3, #32]
 8009794:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6a1b      	ldr	r3, [r3, #32]
 800979a:	f023 0201 	bic.w	r2, r3, #1
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	699b      	ldr	r3, [r3, #24]
 80097a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80097ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	011b      	lsls	r3, r3, #4
 80097b4:	693a      	ldr	r2, [r7, #16]
 80097b6:	4313      	orrs	r3, r2
 80097b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	f023 030a 	bic.w	r3, r3, #10
 80097c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80097c2:	697a      	ldr	r2, [r7, #20]
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	4313      	orrs	r3, r2
 80097c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	693a      	ldr	r2, [r7, #16]
 80097ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	697a      	ldr	r2, [r7, #20]
 80097d4:	621a      	str	r2, [r3, #32]
}
 80097d6:	bf00      	nop
 80097d8:	371c      	adds	r7, #28
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr

080097e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097e2:	b480      	push	{r7}
 80097e4:	b087      	sub	sp, #28
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	60f8      	str	r0, [r7, #12]
 80097ea:	60b9      	str	r1, [r7, #8]
 80097ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	6a1b      	ldr	r3, [r3, #32]
 80097f2:	f023 0210 	bic.w	r2, r3, #16
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	699b      	ldr	r3, [r3, #24]
 80097fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6a1b      	ldr	r3, [r3, #32]
 8009804:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800980c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	031b      	lsls	r3, r3, #12
 8009812:	697a      	ldr	r2, [r7, #20]
 8009814:	4313      	orrs	r3, r2
 8009816:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800981e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	011b      	lsls	r3, r3, #4
 8009824:	693a      	ldr	r2, [r7, #16]
 8009826:	4313      	orrs	r3, r2
 8009828:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	697a      	ldr	r2, [r7, #20]
 800982e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	693a      	ldr	r2, [r7, #16]
 8009834:	621a      	str	r2, [r3, #32]
}
 8009836:	bf00      	nop
 8009838:	371c      	adds	r7, #28
 800983a:	46bd      	mov	sp, r7
 800983c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009840:	4770      	bx	lr

08009842 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009842:	b480      	push	{r7}
 8009844:	b085      	sub	sp, #20
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
 800984a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009858:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800985a:	683a      	ldr	r2, [r7, #0]
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	4313      	orrs	r3, r2
 8009860:	f043 0307 	orr.w	r3, r3, #7
 8009864:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	68fa      	ldr	r2, [r7, #12]
 800986a:	609a      	str	r2, [r3, #8]
}
 800986c:	bf00      	nop
 800986e:	3714      	adds	r7, #20
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr

08009878 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009878:	b480      	push	{r7}
 800987a:	b087      	sub	sp, #28
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	607a      	str	r2, [r7, #4]
 8009884:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	689b      	ldr	r3, [r3, #8]
 800988a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009892:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	021a      	lsls	r2, r3, #8
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	431a      	orrs	r2, r3
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	4313      	orrs	r3, r2
 80098a0:	697a      	ldr	r2, [r7, #20]
 80098a2:	4313      	orrs	r3, r2
 80098a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	697a      	ldr	r2, [r7, #20]
 80098aa:	609a      	str	r2, [r3, #8]
}
 80098ac:	bf00      	nop
 80098ae:	371c      	adds	r7, #28
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b085      	sub	sp, #20
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d101      	bne.n	80098d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80098cc:	2302      	movs	r3, #2
 80098ce:	e05a      	b.n	8009986 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2201      	movs	r2, #1
 80098d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2202      	movs	r2, #2
 80098dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	685b      	ldr	r3, [r3, #4]
 80098e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	689b      	ldr	r3, [r3, #8]
 80098ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	68fa      	ldr	r2, [r7, #12]
 80098fe:	4313      	orrs	r3, r2
 8009900:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	68fa      	ldr	r2, [r7, #12]
 8009908:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a21      	ldr	r2, [pc, #132]	; (8009994 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d022      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800991c:	d01d      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a1d      	ldr	r2, [pc, #116]	; (8009998 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d018      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a1b      	ldr	r2, [pc, #108]	; (800999c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d013      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a1a      	ldr	r2, [pc, #104]	; (80099a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d00e      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a18      	ldr	r2, [pc, #96]	; (80099a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d009      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a17      	ldr	r2, [pc, #92]	; (80099a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d004      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	4a15      	ldr	r2, [pc, #84]	; (80099ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d10c      	bne.n	8009974 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009960:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	68ba      	ldr	r2, [r7, #8]
 8009968:	4313      	orrs	r3, r2
 800996a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	68ba      	ldr	r2, [r7, #8]
 8009972:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2201      	movs	r2, #1
 8009978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2200      	movs	r2, #0
 8009980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009984:	2300      	movs	r3, #0
}
 8009986:	4618      	mov	r0, r3
 8009988:	3714      	adds	r7, #20
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr
 8009992:	bf00      	nop
 8009994:	40010000 	.word	0x40010000
 8009998:	40000400 	.word	0x40000400
 800999c:	40000800 	.word	0x40000800
 80099a0:	40000c00 	.word	0x40000c00
 80099a4:	40010400 	.word	0x40010400
 80099a8:	40014000 	.word	0x40014000
 80099ac:	40001800 	.word	0x40001800

080099b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80099cc:	bf00      	nop
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr

080099d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b082      	sub	sp, #8
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d101      	bne.n	80099ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099e6:	2301      	movs	r3, #1
 80099e8:	e03f      	b.n	8009a6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d106      	bne.n	8009a04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2200      	movs	r2, #0
 80099fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f7fa f84e 	bl	8003aa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2224      	movs	r2, #36	; 0x24
 8009a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	68da      	ldr	r2, [r3, #12]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009a1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 fddf 	bl	800a5e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	691a      	ldr	r2, [r3, #16]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009a30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	695a      	ldr	r2, [r3, #20]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009a40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	68da      	ldr	r2, [r3, #12]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009a50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2220      	movs	r2, #32
 8009a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2220      	movs	r2, #32
 8009a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009a68:	2300      	movs	r3, #0
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3708      	adds	r7, #8
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}

08009a72 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a72:	b580      	push	{r7, lr}
 8009a74:	b08a      	sub	sp, #40	; 0x28
 8009a76:	af02      	add	r7, sp, #8
 8009a78:	60f8      	str	r0, [r7, #12]
 8009a7a:	60b9      	str	r1, [r7, #8]
 8009a7c:	603b      	str	r3, [r7, #0]
 8009a7e:	4613      	mov	r3, r2
 8009a80:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009a82:	2300      	movs	r3, #0
 8009a84:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a8c:	b2db      	uxtb	r3, r3
 8009a8e:	2b20      	cmp	r3, #32
 8009a90:	d17c      	bne.n	8009b8c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a92:	68bb      	ldr	r3, [r7, #8]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d002      	beq.n	8009a9e <HAL_UART_Transmit+0x2c>
 8009a98:	88fb      	ldrh	r3, [r7, #6]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d101      	bne.n	8009aa2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	e075      	b.n	8009b8e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009aa8:	2b01      	cmp	r3, #1
 8009aaa:	d101      	bne.n	8009ab0 <HAL_UART_Transmit+0x3e>
 8009aac:	2302      	movs	r3, #2
 8009aae:	e06e      	b.n	8009b8e <HAL_UART_Transmit+0x11c>
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2200      	movs	r2, #0
 8009abc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	2221      	movs	r2, #33	; 0x21
 8009ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009ac6:	f7fc fc9d 	bl	8006404 <HAL_GetTick>
 8009aca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	88fa      	ldrh	r2, [r7, #6]
 8009ad0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	88fa      	ldrh	r2, [r7, #6]
 8009ad6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	689b      	ldr	r3, [r3, #8]
 8009adc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ae0:	d108      	bne.n	8009af4 <HAL_UART_Transmit+0x82>
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	691b      	ldr	r3, [r3, #16]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d104      	bne.n	8009af4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009aea:	2300      	movs	r3, #0
 8009aec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	61bb      	str	r3, [r7, #24]
 8009af2:	e003      	b.n	8009afc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009af8:	2300      	movs	r3, #0
 8009afa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	2200      	movs	r2, #0
 8009b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009b04:	e02a      	b.n	8009b5c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	9300      	str	r3, [sp, #0]
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	2180      	movs	r1, #128	; 0x80
 8009b10:	68f8      	ldr	r0, [r7, #12]
 8009b12:	f000 fb1f 	bl	800a154 <UART_WaitOnFlagUntilTimeout>
 8009b16:	4603      	mov	r3, r0
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d001      	beq.n	8009b20 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009b1c:	2303      	movs	r3, #3
 8009b1e:	e036      	b.n	8009b8e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009b20:	69fb      	ldr	r3, [r7, #28]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d10b      	bne.n	8009b3e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b26:	69bb      	ldr	r3, [r7, #24]
 8009b28:	881b      	ldrh	r3, [r3, #0]
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	3302      	adds	r3, #2
 8009b3a:	61bb      	str	r3, [r7, #24]
 8009b3c:	e007      	b.n	8009b4e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	781a      	ldrb	r2, [r3, #0]
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009b48:	69fb      	ldr	r3, [r7, #28]
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b52:	b29b      	uxth	r3, r3
 8009b54:	3b01      	subs	r3, #1
 8009b56:	b29a      	uxth	r2, r3
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b60:	b29b      	uxth	r3, r3
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1cf      	bne.n	8009b06 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	9300      	str	r3, [sp, #0]
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	2140      	movs	r1, #64	; 0x40
 8009b70:	68f8      	ldr	r0, [r7, #12]
 8009b72:	f000 faef 	bl	800a154 <UART_WaitOnFlagUntilTimeout>
 8009b76:	4603      	mov	r3, r0
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d001      	beq.n	8009b80 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	e006      	b.n	8009b8e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	2220      	movs	r2, #32
 8009b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	e000      	b.n	8009b8e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009b8c:	2302      	movs	r3, #2
  }
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3720      	adds	r7, #32
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}

08009b96 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b96:	b580      	push	{r7, lr}
 8009b98:	b084      	sub	sp, #16
 8009b9a:	af00      	add	r7, sp, #0
 8009b9c:	60f8      	str	r0, [r7, #12]
 8009b9e:	60b9      	str	r1, [r7, #8]
 8009ba0:	4613      	mov	r3, r2
 8009ba2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009baa:	b2db      	uxtb	r3, r3
 8009bac:	2b20      	cmp	r3, #32
 8009bae:	d11d      	bne.n	8009bec <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d002      	beq.n	8009bbc <HAL_UART_Receive_IT+0x26>
 8009bb6:	88fb      	ldrh	r3, [r7, #6]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d101      	bne.n	8009bc0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	e016      	b.n	8009bee <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bc6:	2b01      	cmp	r3, #1
 8009bc8:	d101      	bne.n	8009bce <HAL_UART_Receive_IT+0x38>
 8009bca:	2302      	movs	r3, #2
 8009bcc:	e00f      	b.n	8009bee <HAL_UART_Receive_IT+0x58>
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009bdc:	88fb      	ldrh	r3, [r7, #6]
 8009bde:	461a      	mov	r2, r3
 8009be0:	68b9      	ldr	r1, [r7, #8]
 8009be2:	68f8      	ldr	r0, [r7, #12]
 8009be4:	f000 fb24 	bl	800a230 <UART_Start_Receive_IT>
 8009be8:	4603      	mov	r3, r0
 8009bea:	e000      	b.n	8009bee <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009bec:	2302      	movs	r3, #2
  }
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3710      	adds	r7, #16
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
	...

08009bf8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b0ba      	sub	sp, #232	; 0xe8
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	68db      	ldr	r3, [r3, #12]
 8009c10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	695b      	ldr	r3, [r3, #20]
 8009c1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009c24:	2300      	movs	r3, #0
 8009c26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c2e:	f003 030f 	and.w	r3, r3, #15
 8009c32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009c36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d10f      	bne.n	8009c5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c42:	f003 0320 	and.w	r3, r3, #32
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d009      	beq.n	8009c5e <HAL_UART_IRQHandler+0x66>
 8009c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c4e:	f003 0320 	and.w	r3, r3, #32
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d003      	beq.n	8009c5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 fc07 	bl	800a46a <UART_Receive_IT>
      return;
 8009c5c:	e256      	b.n	800a10c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009c5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	f000 80de 	beq.w	8009e24 <HAL_UART_IRQHandler+0x22c>
 8009c68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c6c:	f003 0301 	and.w	r3, r3, #1
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d106      	bne.n	8009c82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c78:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	f000 80d1 	beq.w	8009e24 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c86:	f003 0301 	and.w	r3, r3, #1
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d00b      	beq.n	8009ca6 <HAL_UART_IRQHandler+0xae>
 8009c8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d005      	beq.n	8009ca6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c9e:	f043 0201 	orr.w	r2, r3, #1
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009caa:	f003 0304 	and.w	r3, r3, #4
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d00b      	beq.n	8009cca <HAL_UART_IRQHandler+0xd2>
 8009cb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009cb6:	f003 0301 	and.w	r3, r3, #1
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d005      	beq.n	8009cca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cc2:	f043 0202 	orr.w	r2, r3, #2
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cce:	f003 0302 	and.w	r3, r3, #2
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d00b      	beq.n	8009cee <HAL_UART_IRQHandler+0xf6>
 8009cd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009cda:	f003 0301 	and.w	r3, r3, #1
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d005      	beq.n	8009cee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ce6:	f043 0204 	orr.w	r2, r3, #4
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cf2:	f003 0308 	and.w	r3, r3, #8
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d011      	beq.n	8009d1e <HAL_UART_IRQHandler+0x126>
 8009cfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cfe:	f003 0320 	and.w	r3, r3, #32
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d105      	bne.n	8009d12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009d06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009d0a:	f003 0301 	and.w	r3, r3, #1
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d005      	beq.n	8009d1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d16:	f043 0208 	orr.w	r2, r3, #8
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	f000 81ed 	beq.w	800a102 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d2c:	f003 0320 	and.w	r3, r3, #32
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d008      	beq.n	8009d46 <HAL_UART_IRQHandler+0x14e>
 8009d34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d38:	f003 0320 	and.w	r3, r3, #32
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d002      	beq.n	8009d46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 fb92 	bl	800a46a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	695b      	ldr	r3, [r3, #20]
 8009d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d50:	2b40      	cmp	r3, #64	; 0x40
 8009d52:	bf0c      	ite	eq
 8009d54:	2301      	moveq	r3, #1
 8009d56:	2300      	movne	r3, #0
 8009d58:	b2db      	uxtb	r3, r3
 8009d5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d62:	f003 0308 	and.w	r3, r3, #8
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d103      	bne.n	8009d72 <HAL_UART_IRQHandler+0x17a>
 8009d6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d04f      	beq.n	8009e12 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 fa9a 	bl	800a2ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	695b      	ldr	r3, [r3, #20]
 8009d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d82:	2b40      	cmp	r3, #64	; 0x40
 8009d84:	d141      	bne.n	8009e0a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	3314      	adds	r3, #20
 8009d8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d94:	e853 3f00 	ldrex	r3, [r3]
 8009d98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009d9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009da0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009da4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	3314      	adds	r3, #20
 8009dae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009db2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009db6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009dbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009dc2:	e841 2300 	strex	r3, r2, [r1]
 8009dc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009dca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d1d9      	bne.n	8009d86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d013      	beq.n	8009e02 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dde:	4a7d      	ldr	r2, [pc, #500]	; (8009fd4 <HAL_UART_IRQHandler+0x3dc>)
 8009de0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009de6:	4618      	mov	r0, r3
 8009de8:	f7fd f9c8 	bl	800717c <HAL_DMA_Abort_IT>
 8009dec:	4603      	mov	r3, r0
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d016      	beq.n	8009e20 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009df6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009dfc:	4610      	mov	r0, r2
 8009dfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e00:	e00e      	b.n	8009e20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 f990 	bl	800a128 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e08:	e00a      	b.n	8009e20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 f98c 	bl	800a128 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e10:	e006      	b.n	8009e20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 f988 	bl	800a128 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009e1e:	e170      	b.n	800a102 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e20:	bf00      	nop
    return;
 8009e22:	e16e      	b.n	800a102 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e28:	2b01      	cmp	r3, #1
 8009e2a:	f040 814a 	bne.w	800a0c2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e32:	f003 0310 	and.w	r3, r3, #16
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	f000 8143 	beq.w	800a0c2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e40:	f003 0310 	and.w	r3, r3, #16
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	f000 813c 	beq.w	800a0c2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	60bb      	str	r3, [r7, #8]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	60bb      	str	r3, [r7, #8]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	685b      	ldr	r3, [r3, #4]
 8009e5c:	60bb      	str	r3, [r7, #8]
 8009e5e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	695b      	ldr	r3, [r3, #20]
 8009e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e6a:	2b40      	cmp	r3, #64	; 0x40
 8009e6c:	f040 80b4 	bne.w	8009fd8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	685b      	ldr	r3, [r3, #4]
 8009e78:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009e7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	f000 8140 	beq.w	800a106 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009e8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e8e:	429a      	cmp	r2, r3
 8009e90:	f080 8139 	bcs.w	800a106 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e9a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ea0:	69db      	ldr	r3, [r3, #28]
 8009ea2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ea6:	f000 8088 	beq.w	8009fba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	330c      	adds	r3, #12
 8009eb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009eb8:	e853 3f00 	ldrex	r3, [r3]
 8009ebc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009ec0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ec4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ec8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	330c      	adds	r3, #12
 8009ed2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009ed6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009eda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ede:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009ee2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009ee6:	e841 2300 	strex	r3, r2, [r1]
 8009eea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009eee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d1d9      	bne.n	8009eaa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	3314      	adds	r3, #20
 8009efc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f00:	e853 3f00 	ldrex	r3, [r3]
 8009f04:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009f06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009f08:	f023 0301 	bic.w	r3, r3, #1
 8009f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	3314      	adds	r3, #20
 8009f16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009f1a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009f1e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f20:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009f22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009f26:	e841 2300 	strex	r3, r2, [r1]
 8009f2a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009f2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d1e1      	bne.n	8009ef6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	3314      	adds	r3, #20
 8009f38:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f3c:	e853 3f00 	ldrex	r3, [r3]
 8009f40:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009f42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	3314      	adds	r3, #20
 8009f52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009f56:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009f58:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f5a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009f5c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f5e:	e841 2300 	strex	r3, r2, [r1]
 8009f62:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009f64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d1e3      	bne.n	8009f32 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2220      	movs	r2, #32
 8009f6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2200      	movs	r2, #0
 8009f76:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	330c      	adds	r3, #12
 8009f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f82:	e853 3f00 	ldrex	r3, [r3]
 8009f86:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009f88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f8a:	f023 0310 	bic.w	r3, r3, #16
 8009f8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	330c      	adds	r3, #12
 8009f98:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009f9c:	65ba      	str	r2, [r7, #88]	; 0x58
 8009f9e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009fa2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009fa4:	e841 2300 	strex	r3, r2, [r1]
 8009fa8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009faa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d1e3      	bne.n	8009f78 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f7fd f871 	bl	800709c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fc2:	b29b      	uxth	r3, r3
 8009fc4:	1ad3      	subs	r3, r2, r3
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	4619      	mov	r1, r3
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f8b6 	bl	800a13c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009fd0:	e099      	b.n	800a106 <HAL_UART_IRQHandler+0x50e>
 8009fd2:	bf00      	nop
 8009fd4:	0800a373 	.word	0x0800a373
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fe0:	b29b      	uxth	r3, r3
 8009fe2:	1ad3      	subs	r3, r2, r3
 8009fe4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fec:	b29b      	uxth	r3, r3
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	f000 808b 	beq.w	800a10a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009ff4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	f000 8086 	beq.w	800a10a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	330c      	adds	r3, #12
 800a004:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a008:	e853 3f00 	ldrex	r3, [r3]
 800a00c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a00e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a010:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a014:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	330c      	adds	r3, #12
 800a01e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a022:	647a      	str	r2, [r7, #68]	; 0x44
 800a024:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a026:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a028:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a02a:	e841 2300 	strex	r3, r2, [r1]
 800a02e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a032:	2b00      	cmp	r3, #0
 800a034:	d1e3      	bne.n	8009ffe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	3314      	adds	r3, #20
 800a03c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a03e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a040:	e853 3f00 	ldrex	r3, [r3]
 800a044:	623b      	str	r3, [r7, #32]
   return(result);
 800a046:	6a3b      	ldr	r3, [r7, #32]
 800a048:	f023 0301 	bic.w	r3, r3, #1
 800a04c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	3314      	adds	r3, #20
 800a056:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a05a:	633a      	str	r2, [r7, #48]	; 0x30
 800a05c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a05e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a062:	e841 2300 	strex	r3, r2, [r1]
 800a066:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d1e3      	bne.n	800a036 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2220      	movs	r2, #32
 800a072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2200      	movs	r2, #0
 800a07a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	330c      	adds	r3, #12
 800a082:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	e853 3f00 	ldrex	r3, [r3]
 800a08a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f023 0310 	bic.w	r3, r3, #16
 800a092:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	330c      	adds	r3, #12
 800a09c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a0a0:	61fa      	str	r2, [r7, #28]
 800a0a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0a4:	69b9      	ldr	r1, [r7, #24]
 800a0a6:	69fa      	ldr	r2, [r7, #28]
 800a0a8:	e841 2300 	strex	r3, r2, [r1]
 800a0ac:	617b      	str	r3, [r7, #20]
   return(result);
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d1e3      	bne.n	800a07c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a0b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f000 f83e 	bl	800a13c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a0c0:	e023      	b.n	800a10a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a0c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d009      	beq.n	800a0e2 <HAL_UART_IRQHandler+0x4ea>
 800a0ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d003      	beq.n	800a0e2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f000 f95d 	bl	800a39a <UART_Transmit_IT>
    return;
 800a0e0:	e014      	b.n	800a10c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a0e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d00e      	beq.n	800a10c <HAL_UART_IRQHandler+0x514>
 800a0ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d008      	beq.n	800a10c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 f99d 	bl	800a43a <UART_EndTransmit_IT>
    return;
 800a100:	e004      	b.n	800a10c <HAL_UART_IRQHandler+0x514>
    return;
 800a102:	bf00      	nop
 800a104:	e002      	b.n	800a10c <HAL_UART_IRQHandler+0x514>
      return;
 800a106:	bf00      	nop
 800a108:	e000      	b.n	800a10c <HAL_UART_IRQHandler+0x514>
      return;
 800a10a:	bf00      	nop
  }
}
 800a10c:	37e8      	adds	r7, #232	; 0xe8
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}
 800a112:	bf00      	nop

0800a114 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a114:	b480      	push	{r7}
 800a116:	b083      	sub	sp, #12
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a11c:	bf00      	nop
 800a11e:	370c      	adds	r7, #12
 800a120:	46bd      	mov	sp, r7
 800a122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a126:	4770      	bx	lr

0800a128 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a130:	bf00      	nop
 800a132:	370c      	adds	r7, #12
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	460b      	mov	r3, r1
 800a146:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a148:	bf00      	nop
 800a14a:	370c      	adds	r7, #12
 800a14c:	46bd      	mov	sp, r7
 800a14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a152:	4770      	bx	lr

0800a154 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b090      	sub	sp, #64	; 0x40
 800a158:	af00      	add	r7, sp, #0
 800a15a:	60f8      	str	r0, [r7, #12]
 800a15c:	60b9      	str	r1, [r7, #8]
 800a15e:	603b      	str	r3, [r7, #0]
 800a160:	4613      	mov	r3, r2
 800a162:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a164:	e050      	b.n	800a208 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a166:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a168:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a16c:	d04c      	beq.n	800a208 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a16e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a170:	2b00      	cmp	r3, #0
 800a172:	d007      	beq.n	800a184 <UART_WaitOnFlagUntilTimeout+0x30>
 800a174:	f7fc f946 	bl	8006404 <HAL_GetTick>
 800a178:	4602      	mov	r2, r0
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	1ad3      	subs	r3, r2, r3
 800a17e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a180:	429a      	cmp	r2, r3
 800a182:	d241      	bcs.n	800a208 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	330c      	adds	r3, #12
 800a18a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a18c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a18e:	e853 3f00 	ldrex	r3, [r3]
 800a192:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a196:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a19a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	330c      	adds	r3, #12
 800a1a2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a1a4:	637a      	str	r2, [r7, #52]	; 0x34
 800a1a6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a1aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1ac:	e841 2300 	strex	r3, r2, [r1]
 800a1b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a1b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d1e5      	bne.n	800a184 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	3314      	adds	r3, #20
 800a1be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	e853 3f00 	ldrex	r3, [r3]
 800a1c6:	613b      	str	r3, [r7, #16]
   return(result);
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	f023 0301 	bic.w	r3, r3, #1
 800a1ce:	63bb      	str	r3, [r7, #56]	; 0x38
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	3314      	adds	r3, #20
 800a1d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a1d8:	623a      	str	r2, [r7, #32]
 800a1da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1dc:	69f9      	ldr	r1, [r7, #28]
 800a1de:	6a3a      	ldr	r2, [r7, #32]
 800a1e0:	e841 2300 	strex	r3, r2, [r1]
 800a1e4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1e6:	69bb      	ldr	r3, [r7, #24]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d1e5      	bne.n	800a1b8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	2220      	movs	r2, #32
 800a1f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	2220      	movs	r2, #32
 800a1f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2200      	movs	r2, #0
 800a200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a204:	2303      	movs	r3, #3
 800a206:	e00f      	b.n	800a228 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	681a      	ldr	r2, [r3, #0]
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	4013      	ands	r3, r2
 800a212:	68ba      	ldr	r2, [r7, #8]
 800a214:	429a      	cmp	r2, r3
 800a216:	bf0c      	ite	eq
 800a218:	2301      	moveq	r3, #1
 800a21a:	2300      	movne	r3, #0
 800a21c:	b2db      	uxtb	r3, r3
 800a21e:	461a      	mov	r2, r3
 800a220:	79fb      	ldrb	r3, [r7, #7]
 800a222:	429a      	cmp	r2, r3
 800a224:	d09f      	beq.n	800a166 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a226:	2300      	movs	r3, #0
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3740      	adds	r7, #64	; 0x40
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}

0800a230 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a230:	b480      	push	{r7}
 800a232:	b085      	sub	sp, #20
 800a234:	af00      	add	r7, sp, #0
 800a236:	60f8      	str	r0, [r7, #12]
 800a238:	60b9      	str	r1, [r7, #8]
 800a23a:	4613      	mov	r3, r2
 800a23c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	68ba      	ldr	r2, [r7, #8]
 800a242:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	88fa      	ldrh	r2, [r7, #6]
 800a248:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	88fa      	ldrh	r2, [r7, #6]
 800a24e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	2200      	movs	r2, #0
 800a254:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2222      	movs	r2, #34	; 0x22
 800a25a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2200      	movs	r2, #0
 800a262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	691b      	ldr	r3, [r3, #16]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d007      	beq.n	800a27e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	68da      	ldr	r2, [r3, #12]
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a27c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	695a      	ldr	r2, [r3, #20]
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f042 0201 	orr.w	r2, r2, #1
 800a28c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	68da      	ldr	r2, [r3, #12]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f042 0220 	orr.w	r2, r2, #32
 800a29c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a29e:	2300      	movs	r3, #0
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3714      	adds	r7, #20
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2aa:	4770      	bx	lr

0800a2ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b095      	sub	sp, #84	; 0x54
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	330c      	adds	r3, #12
 800a2ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2be:	e853 3f00 	ldrex	r3, [r3]
 800a2c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a2c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a2ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	330c      	adds	r3, #12
 800a2d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a2d4:	643a      	str	r2, [r7, #64]	; 0x40
 800a2d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a2da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a2dc:	e841 2300 	strex	r3, r2, [r1]
 800a2e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a2e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d1e5      	bne.n	800a2b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	3314      	adds	r3, #20
 800a2ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f0:	6a3b      	ldr	r3, [r7, #32]
 800a2f2:	e853 3f00 	ldrex	r3, [r3]
 800a2f6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2f8:	69fb      	ldr	r3, [r7, #28]
 800a2fa:	f023 0301 	bic.w	r3, r3, #1
 800a2fe:	64bb      	str	r3, [r7, #72]	; 0x48
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	3314      	adds	r3, #20
 800a306:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a308:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a30a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a30c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a30e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a310:	e841 2300 	strex	r3, r2, [r1]
 800a314:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d1e5      	bne.n	800a2e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a320:	2b01      	cmp	r3, #1
 800a322:	d119      	bne.n	800a358 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	330c      	adds	r3, #12
 800a32a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	e853 3f00 	ldrex	r3, [r3]
 800a332:	60bb      	str	r3, [r7, #8]
   return(result);
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	f023 0310 	bic.w	r3, r3, #16
 800a33a:	647b      	str	r3, [r7, #68]	; 0x44
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	330c      	adds	r3, #12
 800a342:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a344:	61ba      	str	r2, [r7, #24]
 800a346:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a348:	6979      	ldr	r1, [r7, #20]
 800a34a:	69ba      	ldr	r2, [r7, #24]
 800a34c:	e841 2300 	strex	r3, r2, [r1]
 800a350:	613b      	str	r3, [r7, #16]
   return(result);
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d1e5      	bne.n	800a324 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2220      	movs	r2, #32
 800a35c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2200      	movs	r2, #0
 800a364:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a366:	bf00      	nop
 800a368:	3754      	adds	r7, #84	; 0x54
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr

0800a372 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a372:	b580      	push	{r7, lr}
 800a374:	b084      	sub	sp, #16
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a37e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	2200      	movs	r2, #0
 800a384:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	2200      	movs	r2, #0
 800a38a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a38c:	68f8      	ldr	r0, [r7, #12]
 800a38e:	f7ff fecb 	bl	800a128 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a392:	bf00      	nop
 800a394:	3710      	adds	r7, #16
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}

0800a39a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a39a:	b480      	push	{r7}
 800a39c:	b085      	sub	sp, #20
 800a39e:	af00      	add	r7, sp, #0
 800a3a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3a8:	b2db      	uxtb	r3, r3
 800a3aa:	2b21      	cmp	r3, #33	; 0x21
 800a3ac:	d13e      	bne.n	800a42c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3b6:	d114      	bne.n	800a3e2 <UART_Transmit_IT+0x48>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d110      	bne.n	800a3e2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6a1b      	ldr	r3, [r3, #32]
 800a3c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	881b      	ldrh	r3, [r3, #0]
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a3d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6a1b      	ldr	r3, [r3, #32]
 800a3da:	1c9a      	adds	r2, r3, #2
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	621a      	str	r2, [r3, #32]
 800a3e0:	e008      	b.n	800a3f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6a1b      	ldr	r3, [r3, #32]
 800a3e6:	1c59      	adds	r1, r3, #1
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	6211      	str	r1, [r2, #32]
 800a3ec:	781a      	ldrb	r2, [r3, #0]
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	3b01      	subs	r3, #1
 800a3fc:	b29b      	uxth	r3, r3
 800a3fe:	687a      	ldr	r2, [r7, #4]
 800a400:	4619      	mov	r1, r3
 800a402:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a404:	2b00      	cmp	r3, #0
 800a406:	d10f      	bne.n	800a428 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	68da      	ldr	r2, [r3, #12]
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a416:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	68da      	ldr	r2, [r3, #12]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a426:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a428:	2300      	movs	r3, #0
 800a42a:	e000      	b.n	800a42e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a42c:	2302      	movs	r3, #2
  }
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3714      	adds	r7, #20
 800a432:	46bd      	mov	sp, r7
 800a434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a438:	4770      	bx	lr

0800a43a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a43a:	b580      	push	{r7, lr}
 800a43c:	b082      	sub	sp, #8
 800a43e:	af00      	add	r7, sp, #0
 800a440:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	68da      	ldr	r2, [r3, #12]
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a450:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2220      	movs	r2, #32
 800a456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f7ff fe5a 	bl	800a114 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a460:	2300      	movs	r3, #0
}
 800a462:	4618      	mov	r0, r3
 800a464:	3708      	adds	r7, #8
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}

0800a46a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a46a:	b580      	push	{r7, lr}
 800a46c:	b08c      	sub	sp, #48	; 0x30
 800a46e:	af00      	add	r7, sp, #0
 800a470:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a478:	b2db      	uxtb	r3, r3
 800a47a:	2b22      	cmp	r3, #34	; 0x22
 800a47c:	f040 80ab 	bne.w	800a5d6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	689b      	ldr	r3, [r3, #8]
 800a484:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a488:	d117      	bne.n	800a4ba <UART_Receive_IT+0x50>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	691b      	ldr	r3, [r3, #16]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d113      	bne.n	800a4ba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a492:	2300      	movs	r3, #0
 800a494:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a49a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	685b      	ldr	r3, [r3, #4]
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4a8:	b29a      	uxth	r2, r3
 800a4aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4ac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4b2:	1c9a      	adds	r2, r3, #2
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	629a      	str	r2, [r3, #40]	; 0x28
 800a4b8:	e026      	b.n	800a508 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4be:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4cc:	d007      	beq.n	800a4de <UART_Receive_IT+0x74>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d10a      	bne.n	800a4ec <UART_Receive_IT+0x82>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	691b      	ldr	r3, [r3, #16]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d106      	bne.n	800a4ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	b2da      	uxtb	r2, r3
 800a4e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4e8:	701a      	strb	r2, [r3, #0]
 800a4ea:	e008      	b.n	800a4fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a4f8:	b2da      	uxtb	r2, r3
 800a4fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a502:	1c5a      	adds	r2, r3, #1
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a50c:	b29b      	uxth	r3, r3
 800a50e:	3b01      	subs	r3, #1
 800a510:	b29b      	uxth	r3, r3
 800a512:	687a      	ldr	r2, [r7, #4]
 800a514:	4619      	mov	r1, r3
 800a516:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d15a      	bne.n	800a5d2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	68da      	ldr	r2, [r3, #12]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f022 0220 	bic.w	r2, r2, #32
 800a52a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	68da      	ldr	r2, [r3, #12]
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a53a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	695a      	ldr	r2, [r3, #20]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f022 0201 	bic.w	r2, r2, #1
 800a54a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2220      	movs	r2, #32
 800a550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d135      	bne.n	800a5c8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2200      	movs	r2, #0
 800a560:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	330c      	adds	r3, #12
 800a568:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	e853 3f00 	ldrex	r3, [r3]
 800a570:	613b      	str	r3, [r7, #16]
   return(result);
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	f023 0310 	bic.w	r3, r3, #16
 800a578:	627b      	str	r3, [r7, #36]	; 0x24
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	330c      	adds	r3, #12
 800a580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a582:	623a      	str	r2, [r7, #32]
 800a584:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a586:	69f9      	ldr	r1, [r7, #28]
 800a588:	6a3a      	ldr	r2, [r7, #32]
 800a58a:	e841 2300 	strex	r3, r2, [r1]
 800a58e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a590:	69bb      	ldr	r3, [r7, #24]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d1e5      	bne.n	800a562 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f003 0310 	and.w	r3, r3, #16
 800a5a0:	2b10      	cmp	r3, #16
 800a5a2:	d10a      	bne.n	800a5ba <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	60fb      	str	r3, [r7, #12]
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	60fb      	str	r3, [r7, #12]
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	685b      	ldr	r3, [r3, #4]
 800a5b6:	60fb      	str	r3, [r7, #12]
 800a5b8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a5be:	4619      	mov	r1, r3
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f7ff fdbb 	bl	800a13c <HAL_UARTEx_RxEventCallback>
 800a5c6:	e002      	b.n	800a5ce <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f7f9 f815 	bl	80035f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	e002      	b.n	800a5d8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	e000      	b.n	800a5d8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a5d6:	2302      	movs	r3, #2
  }
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3730      	adds	r7, #48	; 0x30
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}

0800a5e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a5e4:	b0c0      	sub	sp, #256	; 0x100
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	691b      	ldr	r3, [r3, #16]
 800a5f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a5f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5fc:	68d9      	ldr	r1, [r3, #12]
 800a5fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a602:	681a      	ldr	r2, [r3, #0]
 800a604:	ea40 0301 	orr.w	r3, r0, r1
 800a608:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a60a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a60e:	689a      	ldr	r2, [r3, #8]
 800a610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a614:	691b      	ldr	r3, [r3, #16]
 800a616:	431a      	orrs	r2, r3
 800a618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a61c:	695b      	ldr	r3, [r3, #20]
 800a61e:	431a      	orrs	r2, r3
 800a620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a624:	69db      	ldr	r3, [r3, #28]
 800a626:	4313      	orrs	r3, r2
 800a628:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a62c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	68db      	ldr	r3, [r3, #12]
 800a634:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a638:	f021 010c 	bic.w	r1, r1, #12
 800a63c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a646:	430b      	orrs	r3, r1
 800a648:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a64a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	695b      	ldr	r3, [r3, #20]
 800a652:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a65a:	6999      	ldr	r1, [r3, #24]
 800a65c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a660:	681a      	ldr	r2, [r3, #0]
 800a662:	ea40 0301 	orr.w	r3, r0, r1
 800a666:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a66c:	681a      	ldr	r2, [r3, #0]
 800a66e:	4b8f      	ldr	r3, [pc, #572]	; (800a8ac <UART_SetConfig+0x2cc>)
 800a670:	429a      	cmp	r2, r3
 800a672:	d005      	beq.n	800a680 <UART_SetConfig+0xa0>
 800a674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a678:	681a      	ldr	r2, [r3, #0]
 800a67a:	4b8d      	ldr	r3, [pc, #564]	; (800a8b0 <UART_SetConfig+0x2d0>)
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d104      	bne.n	800a68a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a680:	f7fd fb62 	bl	8007d48 <HAL_RCC_GetPCLK2Freq>
 800a684:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a688:	e003      	b.n	800a692 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a68a:	f7fd fb49 	bl	8007d20 <HAL_RCC_GetPCLK1Freq>
 800a68e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a696:	69db      	ldr	r3, [r3, #28]
 800a698:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a69c:	f040 810c 	bne.w	800a8b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a6a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a6aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a6ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a6b2:	4622      	mov	r2, r4
 800a6b4:	462b      	mov	r3, r5
 800a6b6:	1891      	adds	r1, r2, r2
 800a6b8:	65b9      	str	r1, [r7, #88]	; 0x58
 800a6ba:	415b      	adcs	r3, r3
 800a6bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a6be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a6c2:	4621      	mov	r1, r4
 800a6c4:	eb12 0801 	adds.w	r8, r2, r1
 800a6c8:	4629      	mov	r1, r5
 800a6ca:	eb43 0901 	adc.w	r9, r3, r1
 800a6ce:	f04f 0200 	mov.w	r2, #0
 800a6d2:	f04f 0300 	mov.w	r3, #0
 800a6d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a6da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a6de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a6e2:	4690      	mov	r8, r2
 800a6e4:	4699      	mov	r9, r3
 800a6e6:	4623      	mov	r3, r4
 800a6e8:	eb18 0303 	adds.w	r3, r8, r3
 800a6ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a6f0:	462b      	mov	r3, r5
 800a6f2:	eb49 0303 	adc.w	r3, r9, r3
 800a6f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a6fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	2200      	movs	r2, #0
 800a702:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a706:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a70a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a70e:	460b      	mov	r3, r1
 800a710:	18db      	adds	r3, r3, r3
 800a712:	653b      	str	r3, [r7, #80]	; 0x50
 800a714:	4613      	mov	r3, r2
 800a716:	eb42 0303 	adc.w	r3, r2, r3
 800a71a:	657b      	str	r3, [r7, #84]	; 0x54
 800a71c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a720:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a724:	f7f6 fab0 	bl	8000c88 <__aeabi_uldivmod>
 800a728:	4602      	mov	r2, r0
 800a72a:	460b      	mov	r3, r1
 800a72c:	4b61      	ldr	r3, [pc, #388]	; (800a8b4 <UART_SetConfig+0x2d4>)
 800a72e:	fba3 2302 	umull	r2, r3, r3, r2
 800a732:	095b      	lsrs	r3, r3, #5
 800a734:	011c      	lsls	r4, r3, #4
 800a736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a73a:	2200      	movs	r2, #0
 800a73c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a740:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a744:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a748:	4642      	mov	r2, r8
 800a74a:	464b      	mov	r3, r9
 800a74c:	1891      	adds	r1, r2, r2
 800a74e:	64b9      	str	r1, [r7, #72]	; 0x48
 800a750:	415b      	adcs	r3, r3
 800a752:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a754:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a758:	4641      	mov	r1, r8
 800a75a:	eb12 0a01 	adds.w	sl, r2, r1
 800a75e:	4649      	mov	r1, r9
 800a760:	eb43 0b01 	adc.w	fp, r3, r1
 800a764:	f04f 0200 	mov.w	r2, #0
 800a768:	f04f 0300 	mov.w	r3, #0
 800a76c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a770:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a774:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a778:	4692      	mov	sl, r2
 800a77a:	469b      	mov	fp, r3
 800a77c:	4643      	mov	r3, r8
 800a77e:	eb1a 0303 	adds.w	r3, sl, r3
 800a782:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a786:	464b      	mov	r3, r9
 800a788:	eb4b 0303 	adc.w	r3, fp, r3
 800a78c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a794:	685b      	ldr	r3, [r3, #4]
 800a796:	2200      	movs	r2, #0
 800a798:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a79c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a7a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a7a4:	460b      	mov	r3, r1
 800a7a6:	18db      	adds	r3, r3, r3
 800a7a8:	643b      	str	r3, [r7, #64]	; 0x40
 800a7aa:	4613      	mov	r3, r2
 800a7ac:	eb42 0303 	adc.w	r3, r2, r3
 800a7b0:	647b      	str	r3, [r7, #68]	; 0x44
 800a7b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a7b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a7ba:	f7f6 fa65 	bl	8000c88 <__aeabi_uldivmod>
 800a7be:	4602      	mov	r2, r0
 800a7c0:	460b      	mov	r3, r1
 800a7c2:	4611      	mov	r1, r2
 800a7c4:	4b3b      	ldr	r3, [pc, #236]	; (800a8b4 <UART_SetConfig+0x2d4>)
 800a7c6:	fba3 2301 	umull	r2, r3, r3, r1
 800a7ca:	095b      	lsrs	r3, r3, #5
 800a7cc:	2264      	movs	r2, #100	; 0x64
 800a7ce:	fb02 f303 	mul.w	r3, r2, r3
 800a7d2:	1acb      	subs	r3, r1, r3
 800a7d4:	00db      	lsls	r3, r3, #3
 800a7d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a7da:	4b36      	ldr	r3, [pc, #216]	; (800a8b4 <UART_SetConfig+0x2d4>)
 800a7dc:	fba3 2302 	umull	r2, r3, r3, r2
 800a7e0:	095b      	lsrs	r3, r3, #5
 800a7e2:	005b      	lsls	r3, r3, #1
 800a7e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a7e8:	441c      	add	r4, r3
 800a7ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a7f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a7f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a7fc:	4642      	mov	r2, r8
 800a7fe:	464b      	mov	r3, r9
 800a800:	1891      	adds	r1, r2, r2
 800a802:	63b9      	str	r1, [r7, #56]	; 0x38
 800a804:	415b      	adcs	r3, r3
 800a806:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a808:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a80c:	4641      	mov	r1, r8
 800a80e:	1851      	adds	r1, r2, r1
 800a810:	6339      	str	r1, [r7, #48]	; 0x30
 800a812:	4649      	mov	r1, r9
 800a814:	414b      	adcs	r3, r1
 800a816:	637b      	str	r3, [r7, #52]	; 0x34
 800a818:	f04f 0200 	mov.w	r2, #0
 800a81c:	f04f 0300 	mov.w	r3, #0
 800a820:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a824:	4659      	mov	r1, fp
 800a826:	00cb      	lsls	r3, r1, #3
 800a828:	4651      	mov	r1, sl
 800a82a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a82e:	4651      	mov	r1, sl
 800a830:	00ca      	lsls	r2, r1, #3
 800a832:	4610      	mov	r0, r2
 800a834:	4619      	mov	r1, r3
 800a836:	4603      	mov	r3, r0
 800a838:	4642      	mov	r2, r8
 800a83a:	189b      	adds	r3, r3, r2
 800a83c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a840:	464b      	mov	r3, r9
 800a842:	460a      	mov	r2, r1
 800a844:	eb42 0303 	adc.w	r3, r2, r3
 800a848:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a84c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a850:	685b      	ldr	r3, [r3, #4]
 800a852:	2200      	movs	r2, #0
 800a854:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a858:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a85c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a860:	460b      	mov	r3, r1
 800a862:	18db      	adds	r3, r3, r3
 800a864:	62bb      	str	r3, [r7, #40]	; 0x28
 800a866:	4613      	mov	r3, r2
 800a868:	eb42 0303 	adc.w	r3, r2, r3
 800a86c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a86e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a872:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a876:	f7f6 fa07 	bl	8000c88 <__aeabi_uldivmod>
 800a87a:	4602      	mov	r2, r0
 800a87c:	460b      	mov	r3, r1
 800a87e:	4b0d      	ldr	r3, [pc, #52]	; (800a8b4 <UART_SetConfig+0x2d4>)
 800a880:	fba3 1302 	umull	r1, r3, r3, r2
 800a884:	095b      	lsrs	r3, r3, #5
 800a886:	2164      	movs	r1, #100	; 0x64
 800a888:	fb01 f303 	mul.w	r3, r1, r3
 800a88c:	1ad3      	subs	r3, r2, r3
 800a88e:	00db      	lsls	r3, r3, #3
 800a890:	3332      	adds	r3, #50	; 0x32
 800a892:	4a08      	ldr	r2, [pc, #32]	; (800a8b4 <UART_SetConfig+0x2d4>)
 800a894:	fba2 2303 	umull	r2, r3, r2, r3
 800a898:	095b      	lsrs	r3, r3, #5
 800a89a:	f003 0207 	and.w	r2, r3, #7
 800a89e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	4422      	add	r2, r4
 800a8a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a8a8:	e106      	b.n	800aab8 <UART_SetConfig+0x4d8>
 800a8aa:	bf00      	nop
 800a8ac:	40011000 	.word	0x40011000
 800a8b0:	40011400 	.word	0x40011400
 800a8b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a8b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a8c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a8c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a8ca:	4642      	mov	r2, r8
 800a8cc:	464b      	mov	r3, r9
 800a8ce:	1891      	adds	r1, r2, r2
 800a8d0:	6239      	str	r1, [r7, #32]
 800a8d2:	415b      	adcs	r3, r3
 800a8d4:	627b      	str	r3, [r7, #36]	; 0x24
 800a8d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a8da:	4641      	mov	r1, r8
 800a8dc:	1854      	adds	r4, r2, r1
 800a8de:	4649      	mov	r1, r9
 800a8e0:	eb43 0501 	adc.w	r5, r3, r1
 800a8e4:	f04f 0200 	mov.w	r2, #0
 800a8e8:	f04f 0300 	mov.w	r3, #0
 800a8ec:	00eb      	lsls	r3, r5, #3
 800a8ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a8f2:	00e2      	lsls	r2, r4, #3
 800a8f4:	4614      	mov	r4, r2
 800a8f6:	461d      	mov	r5, r3
 800a8f8:	4643      	mov	r3, r8
 800a8fa:	18e3      	adds	r3, r4, r3
 800a8fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a900:	464b      	mov	r3, r9
 800a902:	eb45 0303 	adc.w	r3, r5, r3
 800a906:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a90a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a90e:	685b      	ldr	r3, [r3, #4]
 800a910:	2200      	movs	r2, #0
 800a912:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a916:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a91a:	f04f 0200 	mov.w	r2, #0
 800a91e:	f04f 0300 	mov.w	r3, #0
 800a922:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a926:	4629      	mov	r1, r5
 800a928:	008b      	lsls	r3, r1, #2
 800a92a:	4621      	mov	r1, r4
 800a92c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a930:	4621      	mov	r1, r4
 800a932:	008a      	lsls	r2, r1, #2
 800a934:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a938:	f7f6 f9a6 	bl	8000c88 <__aeabi_uldivmod>
 800a93c:	4602      	mov	r2, r0
 800a93e:	460b      	mov	r3, r1
 800a940:	4b60      	ldr	r3, [pc, #384]	; (800aac4 <UART_SetConfig+0x4e4>)
 800a942:	fba3 2302 	umull	r2, r3, r3, r2
 800a946:	095b      	lsrs	r3, r3, #5
 800a948:	011c      	lsls	r4, r3, #4
 800a94a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a94e:	2200      	movs	r2, #0
 800a950:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a954:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a958:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a95c:	4642      	mov	r2, r8
 800a95e:	464b      	mov	r3, r9
 800a960:	1891      	adds	r1, r2, r2
 800a962:	61b9      	str	r1, [r7, #24]
 800a964:	415b      	adcs	r3, r3
 800a966:	61fb      	str	r3, [r7, #28]
 800a968:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a96c:	4641      	mov	r1, r8
 800a96e:	1851      	adds	r1, r2, r1
 800a970:	6139      	str	r1, [r7, #16]
 800a972:	4649      	mov	r1, r9
 800a974:	414b      	adcs	r3, r1
 800a976:	617b      	str	r3, [r7, #20]
 800a978:	f04f 0200 	mov.w	r2, #0
 800a97c:	f04f 0300 	mov.w	r3, #0
 800a980:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a984:	4659      	mov	r1, fp
 800a986:	00cb      	lsls	r3, r1, #3
 800a988:	4651      	mov	r1, sl
 800a98a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a98e:	4651      	mov	r1, sl
 800a990:	00ca      	lsls	r2, r1, #3
 800a992:	4610      	mov	r0, r2
 800a994:	4619      	mov	r1, r3
 800a996:	4603      	mov	r3, r0
 800a998:	4642      	mov	r2, r8
 800a99a:	189b      	adds	r3, r3, r2
 800a99c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a9a0:	464b      	mov	r3, r9
 800a9a2:	460a      	mov	r2, r1
 800a9a4:	eb42 0303 	adc.w	r3, r2, r3
 800a9a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a9ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	67bb      	str	r3, [r7, #120]	; 0x78
 800a9b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a9b8:	f04f 0200 	mov.w	r2, #0
 800a9bc:	f04f 0300 	mov.w	r3, #0
 800a9c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a9c4:	4649      	mov	r1, r9
 800a9c6:	008b      	lsls	r3, r1, #2
 800a9c8:	4641      	mov	r1, r8
 800a9ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a9ce:	4641      	mov	r1, r8
 800a9d0:	008a      	lsls	r2, r1, #2
 800a9d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a9d6:	f7f6 f957 	bl	8000c88 <__aeabi_uldivmod>
 800a9da:	4602      	mov	r2, r0
 800a9dc:	460b      	mov	r3, r1
 800a9de:	4611      	mov	r1, r2
 800a9e0:	4b38      	ldr	r3, [pc, #224]	; (800aac4 <UART_SetConfig+0x4e4>)
 800a9e2:	fba3 2301 	umull	r2, r3, r3, r1
 800a9e6:	095b      	lsrs	r3, r3, #5
 800a9e8:	2264      	movs	r2, #100	; 0x64
 800a9ea:	fb02 f303 	mul.w	r3, r2, r3
 800a9ee:	1acb      	subs	r3, r1, r3
 800a9f0:	011b      	lsls	r3, r3, #4
 800a9f2:	3332      	adds	r3, #50	; 0x32
 800a9f4:	4a33      	ldr	r2, [pc, #204]	; (800aac4 <UART_SetConfig+0x4e4>)
 800a9f6:	fba2 2303 	umull	r2, r3, r2, r3
 800a9fa:	095b      	lsrs	r3, r3, #5
 800a9fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aa00:	441c      	add	r4, r3
 800aa02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aa06:	2200      	movs	r2, #0
 800aa08:	673b      	str	r3, [r7, #112]	; 0x70
 800aa0a:	677a      	str	r2, [r7, #116]	; 0x74
 800aa0c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800aa10:	4642      	mov	r2, r8
 800aa12:	464b      	mov	r3, r9
 800aa14:	1891      	adds	r1, r2, r2
 800aa16:	60b9      	str	r1, [r7, #8]
 800aa18:	415b      	adcs	r3, r3
 800aa1a:	60fb      	str	r3, [r7, #12]
 800aa1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800aa20:	4641      	mov	r1, r8
 800aa22:	1851      	adds	r1, r2, r1
 800aa24:	6039      	str	r1, [r7, #0]
 800aa26:	4649      	mov	r1, r9
 800aa28:	414b      	adcs	r3, r1
 800aa2a:	607b      	str	r3, [r7, #4]
 800aa2c:	f04f 0200 	mov.w	r2, #0
 800aa30:	f04f 0300 	mov.w	r3, #0
 800aa34:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800aa38:	4659      	mov	r1, fp
 800aa3a:	00cb      	lsls	r3, r1, #3
 800aa3c:	4651      	mov	r1, sl
 800aa3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aa42:	4651      	mov	r1, sl
 800aa44:	00ca      	lsls	r2, r1, #3
 800aa46:	4610      	mov	r0, r2
 800aa48:	4619      	mov	r1, r3
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	4642      	mov	r2, r8
 800aa4e:	189b      	adds	r3, r3, r2
 800aa50:	66bb      	str	r3, [r7, #104]	; 0x68
 800aa52:	464b      	mov	r3, r9
 800aa54:	460a      	mov	r2, r1
 800aa56:	eb42 0303 	adc.w	r3, r2, r3
 800aa5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800aa5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa60:	685b      	ldr	r3, [r3, #4]
 800aa62:	2200      	movs	r2, #0
 800aa64:	663b      	str	r3, [r7, #96]	; 0x60
 800aa66:	667a      	str	r2, [r7, #100]	; 0x64
 800aa68:	f04f 0200 	mov.w	r2, #0
 800aa6c:	f04f 0300 	mov.w	r3, #0
 800aa70:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800aa74:	4649      	mov	r1, r9
 800aa76:	008b      	lsls	r3, r1, #2
 800aa78:	4641      	mov	r1, r8
 800aa7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aa7e:	4641      	mov	r1, r8
 800aa80:	008a      	lsls	r2, r1, #2
 800aa82:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800aa86:	f7f6 f8ff 	bl	8000c88 <__aeabi_uldivmod>
 800aa8a:	4602      	mov	r2, r0
 800aa8c:	460b      	mov	r3, r1
 800aa8e:	4b0d      	ldr	r3, [pc, #52]	; (800aac4 <UART_SetConfig+0x4e4>)
 800aa90:	fba3 1302 	umull	r1, r3, r3, r2
 800aa94:	095b      	lsrs	r3, r3, #5
 800aa96:	2164      	movs	r1, #100	; 0x64
 800aa98:	fb01 f303 	mul.w	r3, r1, r3
 800aa9c:	1ad3      	subs	r3, r2, r3
 800aa9e:	011b      	lsls	r3, r3, #4
 800aaa0:	3332      	adds	r3, #50	; 0x32
 800aaa2:	4a08      	ldr	r2, [pc, #32]	; (800aac4 <UART_SetConfig+0x4e4>)
 800aaa4:	fba2 2303 	umull	r2, r3, r2, r3
 800aaa8:	095b      	lsrs	r3, r3, #5
 800aaaa:	f003 020f 	and.w	r2, r3, #15
 800aaae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	4422      	add	r2, r4
 800aab6:	609a      	str	r2, [r3, #8]
}
 800aab8:	bf00      	nop
 800aaba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800aabe:	46bd      	mov	sp, r7
 800aac0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aac4:	51eb851f 	.word	0x51eb851f

0800aac8 <__cvt>:
 800aac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aacc:	ec55 4b10 	vmov	r4, r5, d0
 800aad0:	2d00      	cmp	r5, #0
 800aad2:	460e      	mov	r6, r1
 800aad4:	4619      	mov	r1, r3
 800aad6:	462b      	mov	r3, r5
 800aad8:	bfbb      	ittet	lt
 800aada:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aade:	461d      	movlt	r5, r3
 800aae0:	2300      	movge	r3, #0
 800aae2:	232d      	movlt	r3, #45	; 0x2d
 800aae4:	700b      	strb	r3, [r1, #0]
 800aae6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aae8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aaec:	4691      	mov	r9, r2
 800aaee:	f023 0820 	bic.w	r8, r3, #32
 800aaf2:	bfbc      	itt	lt
 800aaf4:	4622      	movlt	r2, r4
 800aaf6:	4614      	movlt	r4, r2
 800aaf8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aafc:	d005      	beq.n	800ab0a <__cvt+0x42>
 800aafe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ab02:	d100      	bne.n	800ab06 <__cvt+0x3e>
 800ab04:	3601      	adds	r6, #1
 800ab06:	2102      	movs	r1, #2
 800ab08:	e000      	b.n	800ab0c <__cvt+0x44>
 800ab0a:	2103      	movs	r1, #3
 800ab0c:	ab03      	add	r3, sp, #12
 800ab0e:	9301      	str	r3, [sp, #4]
 800ab10:	ab02      	add	r3, sp, #8
 800ab12:	9300      	str	r3, [sp, #0]
 800ab14:	ec45 4b10 	vmov	d0, r4, r5
 800ab18:	4653      	mov	r3, sl
 800ab1a:	4632      	mov	r2, r6
 800ab1c:	f000 ff34 	bl	800b988 <_dtoa_r>
 800ab20:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ab24:	4607      	mov	r7, r0
 800ab26:	d102      	bne.n	800ab2e <__cvt+0x66>
 800ab28:	f019 0f01 	tst.w	r9, #1
 800ab2c:	d022      	beq.n	800ab74 <__cvt+0xac>
 800ab2e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ab32:	eb07 0906 	add.w	r9, r7, r6
 800ab36:	d110      	bne.n	800ab5a <__cvt+0x92>
 800ab38:	783b      	ldrb	r3, [r7, #0]
 800ab3a:	2b30      	cmp	r3, #48	; 0x30
 800ab3c:	d10a      	bne.n	800ab54 <__cvt+0x8c>
 800ab3e:	2200      	movs	r2, #0
 800ab40:	2300      	movs	r3, #0
 800ab42:	4620      	mov	r0, r4
 800ab44:	4629      	mov	r1, r5
 800ab46:	f7f5 ffdf 	bl	8000b08 <__aeabi_dcmpeq>
 800ab4a:	b918      	cbnz	r0, 800ab54 <__cvt+0x8c>
 800ab4c:	f1c6 0601 	rsb	r6, r6, #1
 800ab50:	f8ca 6000 	str.w	r6, [sl]
 800ab54:	f8da 3000 	ldr.w	r3, [sl]
 800ab58:	4499      	add	r9, r3
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	4620      	mov	r0, r4
 800ab60:	4629      	mov	r1, r5
 800ab62:	f7f5 ffd1 	bl	8000b08 <__aeabi_dcmpeq>
 800ab66:	b108      	cbz	r0, 800ab6c <__cvt+0xa4>
 800ab68:	f8cd 900c 	str.w	r9, [sp, #12]
 800ab6c:	2230      	movs	r2, #48	; 0x30
 800ab6e:	9b03      	ldr	r3, [sp, #12]
 800ab70:	454b      	cmp	r3, r9
 800ab72:	d307      	bcc.n	800ab84 <__cvt+0xbc>
 800ab74:	9b03      	ldr	r3, [sp, #12]
 800ab76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab78:	1bdb      	subs	r3, r3, r7
 800ab7a:	4638      	mov	r0, r7
 800ab7c:	6013      	str	r3, [r2, #0]
 800ab7e:	b004      	add	sp, #16
 800ab80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab84:	1c59      	adds	r1, r3, #1
 800ab86:	9103      	str	r1, [sp, #12]
 800ab88:	701a      	strb	r2, [r3, #0]
 800ab8a:	e7f0      	b.n	800ab6e <__cvt+0xa6>

0800ab8c <__exponent>:
 800ab8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab8e:	4603      	mov	r3, r0
 800ab90:	2900      	cmp	r1, #0
 800ab92:	bfb8      	it	lt
 800ab94:	4249      	neglt	r1, r1
 800ab96:	f803 2b02 	strb.w	r2, [r3], #2
 800ab9a:	bfb4      	ite	lt
 800ab9c:	222d      	movlt	r2, #45	; 0x2d
 800ab9e:	222b      	movge	r2, #43	; 0x2b
 800aba0:	2909      	cmp	r1, #9
 800aba2:	7042      	strb	r2, [r0, #1]
 800aba4:	dd2a      	ble.n	800abfc <__exponent+0x70>
 800aba6:	f10d 0207 	add.w	r2, sp, #7
 800abaa:	4617      	mov	r7, r2
 800abac:	260a      	movs	r6, #10
 800abae:	4694      	mov	ip, r2
 800abb0:	fb91 f5f6 	sdiv	r5, r1, r6
 800abb4:	fb06 1415 	mls	r4, r6, r5, r1
 800abb8:	3430      	adds	r4, #48	; 0x30
 800abba:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800abbe:	460c      	mov	r4, r1
 800abc0:	2c63      	cmp	r4, #99	; 0x63
 800abc2:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800abc6:	4629      	mov	r1, r5
 800abc8:	dcf1      	bgt.n	800abae <__exponent+0x22>
 800abca:	3130      	adds	r1, #48	; 0x30
 800abcc:	f1ac 0402 	sub.w	r4, ip, #2
 800abd0:	f802 1c01 	strb.w	r1, [r2, #-1]
 800abd4:	1c41      	adds	r1, r0, #1
 800abd6:	4622      	mov	r2, r4
 800abd8:	42ba      	cmp	r2, r7
 800abda:	d30a      	bcc.n	800abf2 <__exponent+0x66>
 800abdc:	f10d 0209 	add.w	r2, sp, #9
 800abe0:	eba2 020c 	sub.w	r2, r2, ip
 800abe4:	42bc      	cmp	r4, r7
 800abe6:	bf88      	it	hi
 800abe8:	2200      	movhi	r2, #0
 800abea:	4413      	add	r3, r2
 800abec:	1a18      	subs	r0, r3, r0
 800abee:	b003      	add	sp, #12
 800abf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abf2:	f812 5b01 	ldrb.w	r5, [r2], #1
 800abf6:	f801 5f01 	strb.w	r5, [r1, #1]!
 800abfa:	e7ed      	b.n	800abd8 <__exponent+0x4c>
 800abfc:	2330      	movs	r3, #48	; 0x30
 800abfe:	3130      	adds	r1, #48	; 0x30
 800ac00:	7083      	strb	r3, [r0, #2]
 800ac02:	70c1      	strb	r1, [r0, #3]
 800ac04:	1d03      	adds	r3, r0, #4
 800ac06:	e7f1      	b.n	800abec <__exponent+0x60>

0800ac08 <_printf_float>:
 800ac08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac0c:	ed2d 8b02 	vpush	{d8}
 800ac10:	b08d      	sub	sp, #52	; 0x34
 800ac12:	460c      	mov	r4, r1
 800ac14:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ac18:	4616      	mov	r6, r2
 800ac1a:	461f      	mov	r7, r3
 800ac1c:	4605      	mov	r5, r0
 800ac1e:	f000 fd95 	bl	800b74c <_localeconv_r>
 800ac22:	f8d0 a000 	ldr.w	sl, [r0]
 800ac26:	4650      	mov	r0, sl
 800ac28:	f7f5 fb42 	bl	80002b0 <strlen>
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	930a      	str	r3, [sp, #40]	; 0x28
 800ac30:	6823      	ldr	r3, [r4, #0]
 800ac32:	9305      	str	r3, [sp, #20]
 800ac34:	f8d8 3000 	ldr.w	r3, [r8]
 800ac38:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ac3c:	3307      	adds	r3, #7
 800ac3e:	f023 0307 	bic.w	r3, r3, #7
 800ac42:	f103 0208 	add.w	r2, r3, #8
 800ac46:	f8c8 2000 	str.w	r2, [r8]
 800ac4a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac4e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ac52:	9307      	str	r3, [sp, #28]
 800ac54:	f8cd 8018 	str.w	r8, [sp, #24]
 800ac58:	ee08 0a10 	vmov	s16, r0
 800ac5c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800ac60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac64:	4b9e      	ldr	r3, [pc, #632]	; (800aee0 <_printf_float+0x2d8>)
 800ac66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ac6a:	f7f5 ff7f 	bl	8000b6c <__aeabi_dcmpun>
 800ac6e:	bb88      	cbnz	r0, 800acd4 <_printf_float+0xcc>
 800ac70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac74:	4b9a      	ldr	r3, [pc, #616]	; (800aee0 <_printf_float+0x2d8>)
 800ac76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ac7a:	f7f5 ff59 	bl	8000b30 <__aeabi_dcmple>
 800ac7e:	bb48      	cbnz	r0, 800acd4 <_printf_float+0xcc>
 800ac80:	2200      	movs	r2, #0
 800ac82:	2300      	movs	r3, #0
 800ac84:	4640      	mov	r0, r8
 800ac86:	4649      	mov	r1, r9
 800ac88:	f7f5 ff48 	bl	8000b1c <__aeabi_dcmplt>
 800ac8c:	b110      	cbz	r0, 800ac94 <_printf_float+0x8c>
 800ac8e:	232d      	movs	r3, #45	; 0x2d
 800ac90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac94:	4a93      	ldr	r2, [pc, #588]	; (800aee4 <_printf_float+0x2dc>)
 800ac96:	4b94      	ldr	r3, [pc, #592]	; (800aee8 <_printf_float+0x2e0>)
 800ac98:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ac9c:	bf94      	ite	ls
 800ac9e:	4690      	movls	r8, r2
 800aca0:	4698      	movhi	r8, r3
 800aca2:	2303      	movs	r3, #3
 800aca4:	6123      	str	r3, [r4, #16]
 800aca6:	9b05      	ldr	r3, [sp, #20]
 800aca8:	f023 0304 	bic.w	r3, r3, #4
 800acac:	6023      	str	r3, [r4, #0]
 800acae:	f04f 0900 	mov.w	r9, #0
 800acb2:	9700      	str	r7, [sp, #0]
 800acb4:	4633      	mov	r3, r6
 800acb6:	aa0b      	add	r2, sp, #44	; 0x2c
 800acb8:	4621      	mov	r1, r4
 800acba:	4628      	mov	r0, r5
 800acbc:	f000 f9da 	bl	800b074 <_printf_common>
 800acc0:	3001      	adds	r0, #1
 800acc2:	f040 8090 	bne.w	800ade6 <_printf_float+0x1de>
 800acc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800acca:	b00d      	add	sp, #52	; 0x34
 800accc:	ecbd 8b02 	vpop	{d8}
 800acd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acd4:	4642      	mov	r2, r8
 800acd6:	464b      	mov	r3, r9
 800acd8:	4640      	mov	r0, r8
 800acda:	4649      	mov	r1, r9
 800acdc:	f7f5 ff46 	bl	8000b6c <__aeabi_dcmpun>
 800ace0:	b140      	cbz	r0, 800acf4 <_printf_float+0xec>
 800ace2:	464b      	mov	r3, r9
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	bfbc      	itt	lt
 800ace8:	232d      	movlt	r3, #45	; 0x2d
 800acea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800acee:	4a7f      	ldr	r2, [pc, #508]	; (800aeec <_printf_float+0x2e4>)
 800acf0:	4b7f      	ldr	r3, [pc, #508]	; (800aef0 <_printf_float+0x2e8>)
 800acf2:	e7d1      	b.n	800ac98 <_printf_float+0x90>
 800acf4:	6863      	ldr	r3, [r4, #4]
 800acf6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800acfa:	9206      	str	r2, [sp, #24]
 800acfc:	1c5a      	adds	r2, r3, #1
 800acfe:	d13f      	bne.n	800ad80 <_printf_float+0x178>
 800ad00:	2306      	movs	r3, #6
 800ad02:	6063      	str	r3, [r4, #4]
 800ad04:	9b05      	ldr	r3, [sp, #20]
 800ad06:	6861      	ldr	r1, [r4, #4]
 800ad08:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	9303      	str	r3, [sp, #12]
 800ad10:	ab0a      	add	r3, sp, #40	; 0x28
 800ad12:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ad16:	ab09      	add	r3, sp, #36	; 0x24
 800ad18:	ec49 8b10 	vmov	d0, r8, r9
 800ad1c:	9300      	str	r3, [sp, #0]
 800ad1e:	6022      	str	r2, [r4, #0]
 800ad20:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ad24:	4628      	mov	r0, r5
 800ad26:	f7ff fecf 	bl	800aac8 <__cvt>
 800ad2a:	9b06      	ldr	r3, [sp, #24]
 800ad2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ad2e:	2b47      	cmp	r3, #71	; 0x47
 800ad30:	4680      	mov	r8, r0
 800ad32:	d108      	bne.n	800ad46 <_printf_float+0x13e>
 800ad34:	1cc8      	adds	r0, r1, #3
 800ad36:	db02      	blt.n	800ad3e <_printf_float+0x136>
 800ad38:	6863      	ldr	r3, [r4, #4]
 800ad3a:	4299      	cmp	r1, r3
 800ad3c:	dd41      	ble.n	800adc2 <_printf_float+0x1ba>
 800ad3e:	f1ab 0302 	sub.w	r3, fp, #2
 800ad42:	fa5f fb83 	uxtb.w	fp, r3
 800ad46:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ad4a:	d820      	bhi.n	800ad8e <_printf_float+0x186>
 800ad4c:	3901      	subs	r1, #1
 800ad4e:	465a      	mov	r2, fp
 800ad50:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ad54:	9109      	str	r1, [sp, #36]	; 0x24
 800ad56:	f7ff ff19 	bl	800ab8c <__exponent>
 800ad5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad5c:	1813      	adds	r3, r2, r0
 800ad5e:	2a01      	cmp	r2, #1
 800ad60:	4681      	mov	r9, r0
 800ad62:	6123      	str	r3, [r4, #16]
 800ad64:	dc02      	bgt.n	800ad6c <_printf_float+0x164>
 800ad66:	6822      	ldr	r2, [r4, #0]
 800ad68:	07d2      	lsls	r2, r2, #31
 800ad6a:	d501      	bpl.n	800ad70 <_printf_float+0x168>
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	6123      	str	r3, [r4, #16]
 800ad70:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d09c      	beq.n	800acb2 <_printf_float+0xaa>
 800ad78:	232d      	movs	r3, #45	; 0x2d
 800ad7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad7e:	e798      	b.n	800acb2 <_printf_float+0xaa>
 800ad80:	9a06      	ldr	r2, [sp, #24]
 800ad82:	2a47      	cmp	r2, #71	; 0x47
 800ad84:	d1be      	bne.n	800ad04 <_printf_float+0xfc>
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d1bc      	bne.n	800ad04 <_printf_float+0xfc>
 800ad8a:	2301      	movs	r3, #1
 800ad8c:	e7b9      	b.n	800ad02 <_printf_float+0xfa>
 800ad8e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ad92:	d118      	bne.n	800adc6 <_printf_float+0x1be>
 800ad94:	2900      	cmp	r1, #0
 800ad96:	6863      	ldr	r3, [r4, #4]
 800ad98:	dd0b      	ble.n	800adb2 <_printf_float+0x1aa>
 800ad9a:	6121      	str	r1, [r4, #16]
 800ad9c:	b913      	cbnz	r3, 800ada4 <_printf_float+0x19c>
 800ad9e:	6822      	ldr	r2, [r4, #0]
 800ada0:	07d0      	lsls	r0, r2, #31
 800ada2:	d502      	bpl.n	800adaa <_printf_float+0x1a2>
 800ada4:	3301      	adds	r3, #1
 800ada6:	440b      	add	r3, r1
 800ada8:	6123      	str	r3, [r4, #16]
 800adaa:	65a1      	str	r1, [r4, #88]	; 0x58
 800adac:	f04f 0900 	mov.w	r9, #0
 800adb0:	e7de      	b.n	800ad70 <_printf_float+0x168>
 800adb2:	b913      	cbnz	r3, 800adba <_printf_float+0x1b2>
 800adb4:	6822      	ldr	r2, [r4, #0]
 800adb6:	07d2      	lsls	r2, r2, #31
 800adb8:	d501      	bpl.n	800adbe <_printf_float+0x1b6>
 800adba:	3302      	adds	r3, #2
 800adbc:	e7f4      	b.n	800ada8 <_printf_float+0x1a0>
 800adbe:	2301      	movs	r3, #1
 800adc0:	e7f2      	b.n	800ada8 <_printf_float+0x1a0>
 800adc2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800adc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adc8:	4299      	cmp	r1, r3
 800adca:	db05      	blt.n	800add8 <_printf_float+0x1d0>
 800adcc:	6823      	ldr	r3, [r4, #0]
 800adce:	6121      	str	r1, [r4, #16]
 800add0:	07d8      	lsls	r0, r3, #31
 800add2:	d5ea      	bpl.n	800adaa <_printf_float+0x1a2>
 800add4:	1c4b      	adds	r3, r1, #1
 800add6:	e7e7      	b.n	800ada8 <_printf_float+0x1a0>
 800add8:	2900      	cmp	r1, #0
 800adda:	bfd4      	ite	le
 800addc:	f1c1 0202 	rsble	r2, r1, #2
 800ade0:	2201      	movgt	r2, #1
 800ade2:	4413      	add	r3, r2
 800ade4:	e7e0      	b.n	800ada8 <_printf_float+0x1a0>
 800ade6:	6823      	ldr	r3, [r4, #0]
 800ade8:	055a      	lsls	r2, r3, #21
 800adea:	d407      	bmi.n	800adfc <_printf_float+0x1f4>
 800adec:	6923      	ldr	r3, [r4, #16]
 800adee:	4642      	mov	r2, r8
 800adf0:	4631      	mov	r1, r6
 800adf2:	4628      	mov	r0, r5
 800adf4:	47b8      	blx	r7
 800adf6:	3001      	adds	r0, #1
 800adf8:	d12c      	bne.n	800ae54 <_printf_float+0x24c>
 800adfa:	e764      	b.n	800acc6 <_printf_float+0xbe>
 800adfc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ae00:	f240 80e0 	bls.w	800afc4 <_printf_float+0x3bc>
 800ae04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ae08:	2200      	movs	r2, #0
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	f7f5 fe7c 	bl	8000b08 <__aeabi_dcmpeq>
 800ae10:	2800      	cmp	r0, #0
 800ae12:	d034      	beq.n	800ae7e <_printf_float+0x276>
 800ae14:	4a37      	ldr	r2, [pc, #220]	; (800aef4 <_printf_float+0x2ec>)
 800ae16:	2301      	movs	r3, #1
 800ae18:	4631      	mov	r1, r6
 800ae1a:	4628      	mov	r0, r5
 800ae1c:	47b8      	blx	r7
 800ae1e:	3001      	adds	r0, #1
 800ae20:	f43f af51 	beq.w	800acc6 <_printf_float+0xbe>
 800ae24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	db02      	blt.n	800ae32 <_printf_float+0x22a>
 800ae2c:	6823      	ldr	r3, [r4, #0]
 800ae2e:	07d8      	lsls	r0, r3, #31
 800ae30:	d510      	bpl.n	800ae54 <_printf_float+0x24c>
 800ae32:	ee18 3a10 	vmov	r3, s16
 800ae36:	4652      	mov	r2, sl
 800ae38:	4631      	mov	r1, r6
 800ae3a:	4628      	mov	r0, r5
 800ae3c:	47b8      	blx	r7
 800ae3e:	3001      	adds	r0, #1
 800ae40:	f43f af41 	beq.w	800acc6 <_printf_float+0xbe>
 800ae44:	f04f 0800 	mov.w	r8, #0
 800ae48:	f104 091a 	add.w	r9, r4, #26
 800ae4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae4e:	3b01      	subs	r3, #1
 800ae50:	4543      	cmp	r3, r8
 800ae52:	dc09      	bgt.n	800ae68 <_printf_float+0x260>
 800ae54:	6823      	ldr	r3, [r4, #0]
 800ae56:	079b      	lsls	r3, r3, #30
 800ae58:	f100 8107 	bmi.w	800b06a <_printf_float+0x462>
 800ae5c:	68e0      	ldr	r0, [r4, #12]
 800ae5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae60:	4298      	cmp	r0, r3
 800ae62:	bfb8      	it	lt
 800ae64:	4618      	movlt	r0, r3
 800ae66:	e730      	b.n	800acca <_printf_float+0xc2>
 800ae68:	2301      	movs	r3, #1
 800ae6a:	464a      	mov	r2, r9
 800ae6c:	4631      	mov	r1, r6
 800ae6e:	4628      	mov	r0, r5
 800ae70:	47b8      	blx	r7
 800ae72:	3001      	adds	r0, #1
 800ae74:	f43f af27 	beq.w	800acc6 <_printf_float+0xbe>
 800ae78:	f108 0801 	add.w	r8, r8, #1
 800ae7c:	e7e6      	b.n	800ae4c <_printf_float+0x244>
 800ae7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	dc39      	bgt.n	800aef8 <_printf_float+0x2f0>
 800ae84:	4a1b      	ldr	r2, [pc, #108]	; (800aef4 <_printf_float+0x2ec>)
 800ae86:	2301      	movs	r3, #1
 800ae88:	4631      	mov	r1, r6
 800ae8a:	4628      	mov	r0, r5
 800ae8c:	47b8      	blx	r7
 800ae8e:	3001      	adds	r0, #1
 800ae90:	f43f af19 	beq.w	800acc6 <_printf_float+0xbe>
 800ae94:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ae98:	4313      	orrs	r3, r2
 800ae9a:	d102      	bne.n	800aea2 <_printf_float+0x29a>
 800ae9c:	6823      	ldr	r3, [r4, #0]
 800ae9e:	07d9      	lsls	r1, r3, #31
 800aea0:	d5d8      	bpl.n	800ae54 <_printf_float+0x24c>
 800aea2:	ee18 3a10 	vmov	r3, s16
 800aea6:	4652      	mov	r2, sl
 800aea8:	4631      	mov	r1, r6
 800aeaa:	4628      	mov	r0, r5
 800aeac:	47b8      	blx	r7
 800aeae:	3001      	adds	r0, #1
 800aeb0:	f43f af09 	beq.w	800acc6 <_printf_float+0xbe>
 800aeb4:	f04f 0900 	mov.w	r9, #0
 800aeb8:	f104 0a1a 	add.w	sl, r4, #26
 800aebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aebe:	425b      	negs	r3, r3
 800aec0:	454b      	cmp	r3, r9
 800aec2:	dc01      	bgt.n	800aec8 <_printf_float+0x2c0>
 800aec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aec6:	e792      	b.n	800adee <_printf_float+0x1e6>
 800aec8:	2301      	movs	r3, #1
 800aeca:	4652      	mov	r2, sl
 800aecc:	4631      	mov	r1, r6
 800aece:	4628      	mov	r0, r5
 800aed0:	47b8      	blx	r7
 800aed2:	3001      	adds	r0, #1
 800aed4:	f43f aef7 	beq.w	800acc6 <_printf_float+0xbe>
 800aed8:	f109 0901 	add.w	r9, r9, #1
 800aedc:	e7ee      	b.n	800aebc <_printf_float+0x2b4>
 800aede:	bf00      	nop
 800aee0:	7fefffff 	.word	0x7fefffff
 800aee4:	08010618 	.word	0x08010618
 800aee8:	0801061c 	.word	0x0801061c
 800aeec:	08010620 	.word	0x08010620
 800aef0:	08010624 	.word	0x08010624
 800aef4:	0801073a 	.word	0x0801073a
 800aef8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aefa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aefc:	429a      	cmp	r2, r3
 800aefe:	bfa8      	it	ge
 800af00:	461a      	movge	r2, r3
 800af02:	2a00      	cmp	r2, #0
 800af04:	4691      	mov	r9, r2
 800af06:	dc37      	bgt.n	800af78 <_printf_float+0x370>
 800af08:	f04f 0b00 	mov.w	fp, #0
 800af0c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af10:	f104 021a 	add.w	r2, r4, #26
 800af14:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af16:	9305      	str	r3, [sp, #20]
 800af18:	eba3 0309 	sub.w	r3, r3, r9
 800af1c:	455b      	cmp	r3, fp
 800af1e:	dc33      	bgt.n	800af88 <_printf_float+0x380>
 800af20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af24:	429a      	cmp	r2, r3
 800af26:	db3b      	blt.n	800afa0 <_printf_float+0x398>
 800af28:	6823      	ldr	r3, [r4, #0]
 800af2a:	07da      	lsls	r2, r3, #31
 800af2c:	d438      	bmi.n	800afa0 <_printf_float+0x398>
 800af2e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800af32:	eba2 0903 	sub.w	r9, r2, r3
 800af36:	9b05      	ldr	r3, [sp, #20]
 800af38:	1ad2      	subs	r2, r2, r3
 800af3a:	4591      	cmp	r9, r2
 800af3c:	bfa8      	it	ge
 800af3e:	4691      	movge	r9, r2
 800af40:	f1b9 0f00 	cmp.w	r9, #0
 800af44:	dc35      	bgt.n	800afb2 <_printf_float+0x3aa>
 800af46:	f04f 0800 	mov.w	r8, #0
 800af4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af4e:	f104 0a1a 	add.w	sl, r4, #26
 800af52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af56:	1a9b      	subs	r3, r3, r2
 800af58:	eba3 0309 	sub.w	r3, r3, r9
 800af5c:	4543      	cmp	r3, r8
 800af5e:	f77f af79 	ble.w	800ae54 <_printf_float+0x24c>
 800af62:	2301      	movs	r3, #1
 800af64:	4652      	mov	r2, sl
 800af66:	4631      	mov	r1, r6
 800af68:	4628      	mov	r0, r5
 800af6a:	47b8      	blx	r7
 800af6c:	3001      	adds	r0, #1
 800af6e:	f43f aeaa 	beq.w	800acc6 <_printf_float+0xbe>
 800af72:	f108 0801 	add.w	r8, r8, #1
 800af76:	e7ec      	b.n	800af52 <_printf_float+0x34a>
 800af78:	4613      	mov	r3, r2
 800af7a:	4631      	mov	r1, r6
 800af7c:	4642      	mov	r2, r8
 800af7e:	4628      	mov	r0, r5
 800af80:	47b8      	blx	r7
 800af82:	3001      	adds	r0, #1
 800af84:	d1c0      	bne.n	800af08 <_printf_float+0x300>
 800af86:	e69e      	b.n	800acc6 <_printf_float+0xbe>
 800af88:	2301      	movs	r3, #1
 800af8a:	4631      	mov	r1, r6
 800af8c:	4628      	mov	r0, r5
 800af8e:	9205      	str	r2, [sp, #20]
 800af90:	47b8      	blx	r7
 800af92:	3001      	adds	r0, #1
 800af94:	f43f ae97 	beq.w	800acc6 <_printf_float+0xbe>
 800af98:	9a05      	ldr	r2, [sp, #20]
 800af9a:	f10b 0b01 	add.w	fp, fp, #1
 800af9e:	e7b9      	b.n	800af14 <_printf_float+0x30c>
 800afa0:	ee18 3a10 	vmov	r3, s16
 800afa4:	4652      	mov	r2, sl
 800afa6:	4631      	mov	r1, r6
 800afa8:	4628      	mov	r0, r5
 800afaa:	47b8      	blx	r7
 800afac:	3001      	adds	r0, #1
 800afae:	d1be      	bne.n	800af2e <_printf_float+0x326>
 800afb0:	e689      	b.n	800acc6 <_printf_float+0xbe>
 800afb2:	9a05      	ldr	r2, [sp, #20]
 800afb4:	464b      	mov	r3, r9
 800afb6:	4442      	add	r2, r8
 800afb8:	4631      	mov	r1, r6
 800afba:	4628      	mov	r0, r5
 800afbc:	47b8      	blx	r7
 800afbe:	3001      	adds	r0, #1
 800afc0:	d1c1      	bne.n	800af46 <_printf_float+0x33e>
 800afc2:	e680      	b.n	800acc6 <_printf_float+0xbe>
 800afc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afc6:	2a01      	cmp	r2, #1
 800afc8:	dc01      	bgt.n	800afce <_printf_float+0x3c6>
 800afca:	07db      	lsls	r3, r3, #31
 800afcc:	d53a      	bpl.n	800b044 <_printf_float+0x43c>
 800afce:	2301      	movs	r3, #1
 800afd0:	4642      	mov	r2, r8
 800afd2:	4631      	mov	r1, r6
 800afd4:	4628      	mov	r0, r5
 800afd6:	47b8      	blx	r7
 800afd8:	3001      	adds	r0, #1
 800afda:	f43f ae74 	beq.w	800acc6 <_printf_float+0xbe>
 800afde:	ee18 3a10 	vmov	r3, s16
 800afe2:	4652      	mov	r2, sl
 800afe4:	4631      	mov	r1, r6
 800afe6:	4628      	mov	r0, r5
 800afe8:	47b8      	blx	r7
 800afea:	3001      	adds	r0, #1
 800afec:	f43f ae6b 	beq.w	800acc6 <_printf_float+0xbe>
 800aff0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aff4:	2200      	movs	r2, #0
 800aff6:	2300      	movs	r3, #0
 800aff8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800affc:	f7f5 fd84 	bl	8000b08 <__aeabi_dcmpeq>
 800b000:	b9d8      	cbnz	r0, 800b03a <_printf_float+0x432>
 800b002:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800b006:	f108 0201 	add.w	r2, r8, #1
 800b00a:	4631      	mov	r1, r6
 800b00c:	4628      	mov	r0, r5
 800b00e:	47b8      	blx	r7
 800b010:	3001      	adds	r0, #1
 800b012:	d10e      	bne.n	800b032 <_printf_float+0x42a>
 800b014:	e657      	b.n	800acc6 <_printf_float+0xbe>
 800b016:	2301      	movs	r3, #1
 800b018:	4652      	mov	r2, sl
 800b01a:	4631      	mov	r1, r6
 800b01c:	4628      	mov	r0, r5
 800b01e:	47b8      	blx	r7
 800b020:	3001      	adds	r0, #1
 800b022:	f43f ae50 	beq.w	800acc6 <_printf_float+0xbe>
 800b026:	f108 0801 	add.w	r8, r8, #1
 800b02a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b02c:	3b01      	subs	r3, #1
 800b02e:	4543      	cmp	r3, r8
 800b030:	dcf1      	bgt.n	800b016 <_printf_float+0x40e>
 800b032:	464b      	mov	r3, r9
 800b034:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b038:	e6da      	b.n	800adf0 <_printf_float+0x1e8>
 800b03a:	f04f 0800 	mov.w	r8, #0
 800b03e:	f104 0a1a 	add.w	sl, r4, #26
 800b042:	e7f2      	b.n	800b02a <_printf_float+0x422>
 800b044:	2301      	movs	r3, #1
 800b046:	4642      	mov	r2, r8
 800b048:	e7df      	b.n	800b00a <_printf_float+0x402>
 800b04a:	2301      	movs	r3, #1
 800b04c:	464a      	mov	r2, r9
 800b04e:	4631      	mov	r1, r6
 800b050:	4628      	mov	r0, r5
 800b052:	47b8      	blx	r7
 800b054:	3001      	adds	r0, #1
 800b056:	f43f ae36 	beq.w	800acc6 <_printf_float+0xbe>
 800b05a:	f108 0801 	add.w	r8, r8, #1
 800b05e:	68e3      	ldr	r3, [r4, #12]
 800b060:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b062:	1a5b      	subs	r3, r3, r1
 800b064:	4543      	cmp	r3, r8
 800b066:	dcf0      	bgt.n	800b04a <_printf_float+0x442>
 800b068:	e6f8      	b.n	800ae5c <_printf_float+0x254>
 800b06a:	f04f 0800 	mov.w	r8, #0
 800b06e:	f104 0919 	add.w	r9, r4, #25
 800b072:	e7f4      	b.n	800b05e <_printf_float+0x456>

0800b074 <_printf_common>:
 800b074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b078:	4616      	mov	r6, r2
 800b07a:	4699      	mov	r9, r3
 800b07c:	688a      	ldr	r2, [r1, #8]
 800b07e:	690b      	ldr	r3, [r1, #16]
 800b080:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b084:	4293      	cmp	r3, r2
 800b086:	bfb8      	it	lt
 800b088:	4613      	movlt	r3, r2
 800b08a:	6033      	str	r3, [r6, #0]
 800b08c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b090:	4607      	mov	r7, r0
 800b092:	460c      	mov	r4, r1
 800b094:	b10a      	cbz	r2, 800b09a <_printf_common+0x26>
 800b096:	3301      	adds	r3, #1
 800b098:	6033      	str	r3, [r6, #0]
 800b09a:	6823      	ldr	r3, [r4, #0]
 800b09c:	0699      	lsls	r1, r3, #26
 800b09e:	bf42      	ittt	mi
 800b0a0:	6833      	ldrmi	r3, [r6, #0]
 800b0a2:	3302      	addmi	r3, #2
 800b0a4:	6033      	strmi	r3, [r6, #0]
 800b0a6:	6825      	ldr	r5, [r4, #0]
 800b0a8:	f015 0506 	ands.w	r5, r5, #6
 800b0ac:	d106      	bne.n	800b0bc <_printf_common+0x48>
 800b0ae:	f104 0a19 	add.w	sl, r4, #25
 800b0b2:	68e3      	ldr	r3, [r4, #12]
 800b0b4:	6832      	ldr	r2, [r6, #0]
 800b0b6:	1a9b      	subs	r3, r3, r2
 800b0b8:	42ab      	cmp	r3, r5
 800b0ba:	dc26      	bgt.n	800b10a <_printf_common+0x96>
 800b0bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b0c0:	1e13      	subs	r3, r2, #0
 800b0c2:	6822      	ldr	r2, [r4, #0]
 800b0c4:	bf18      	it	ne
 800b0c6:	2301      	movne	r3, #1
 800b0c8:	0692      	lsls	r2, r2, #26
 800b0ca:	d42b      	bmi.n	800b124 <_printf_common+0xb0>
 800b0cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b0d0:	4649      	mov	r1, r9
 800b0d2:	4638      	mov	r0, r7
 800b0d4:	47c0      	blx	r8
 800b0d6:	3001      	adds	r0, #1
 800b0d8:	d01e      	beq.n	800b118 <_printf_common+0xa4>
 800b0da:	6823      	ldr	r3, [r4, #0]
 800b0dc:	6922      	ldr	r2, [r4, #16]
 800b0de:	f003 0306 	and.w	r3, r3, #6
 800b0e2:	2b04      	cmp	r3, #4
 800b0e4:	bf02      	ittt	eq
 800b0e6:	68e5      	ldreq	r5, [r4, #12]
 800b0e8:	6833      	ldreq	r3, [r6, #0]
 800b0ea:	1aed      	subeq	r5, r5, r3
 800b0ec:	68a3      	ldr	r3, [r4, #8]
 800b0ee:	bf0c      	ite	eq
 800b0f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b0f4:	2500      	movne	r5, #0
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	bfc4      	itt	gt
 800b0fa:	1a9b      	subgt	r3, r3, r2
 800b0fc:	18ed      	addgt	r5, r5, r3
 800b0fe:	2600      	movs	r6, #0
 800b100:	341a      	adds	r4, #26
 800b102:	42b5      	cmp	r5, r6
 800b104:	d11a      	bne.n	800b13c <_printf_common+0xc8>
 800b106:	2000      	movs	r0, #0
 800b108:	e008      	b.n	800b11c <_printf_common+0xa8>
 800b10a:	2301      	movs	r3, #1
 800b10c:	4652      	mov	r2, sl
 800b10e:	4649      	mov	r1, r9
 800b110:	4638      	mov	r0, r7
 800b112:	47c0      	blx	r8
 800b114:	3001      	adds	r0, #1
 800b116:	d103      	bne.n	800b120 <_printf_common+0xac>
 800b118:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b11c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b120:	3501      	adds	r5, #1
 800b122:	e7c6      	b.n	800b0b2 <_printf_common+0x3e>
 800b124:	18e1      	adds	r1, r4, r3
 800b126:	1c5a      	adds	r2, r3, #1
 800b128:	2030      	movs	r0, #48	; 0x30
 800b12a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b12e:	4422      	add	r2, r4
 800b130:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b134:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b138:	3302      	adds	r3, #2
 800b13a:	e7c7      	b.n	800b0cc <_printf_common+0x58>
 800b13c:	2301      	movs	r3, #1
 800b13e:	4622      	mov	r2, r4
 800b140:	4649      	mov	r1, r9
 800b142:	4638      	mov	r0, r7
 800b144:	47c0      	blx	r8
 800b146:	3001      	adds	r0, #1
 800b148:	d0e6      	beq.n	800b118 <_printf_common+0xa4>
 800b14a:	3601      	adds	r6, #1
 800b14c:	e7d9      	b.n	800b102 <_printf_common+0x8e>
	...

0800b150 <_printf_i>:
 800b150:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b154:	7e0f      	ldrb	r7, [r1, #24]
 800b156:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b158:	2f78      	cmp	r7, #120	; 0x78
 800b15a:	4691      	mov	r9, r2
 800b15c:	4680      	mov	r8, r0
 800b15e:	460c      	mov	r4, r1
 800b160:	469a      	mov	sl, r3
 800b162:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b166:	d807      	bhi.n	800b178 <_printf_i+0x28>
 800b168:	2f62      	cmp	r7, #98	; 0x62
 800b16a:	d80a      	bhi.n	800b182 <_printf_i+0x32>
 800b16c:	2f00      	cmp	r7, #0
 800b16e:	f000 80d4 	beq.w	800b31a <_printf_i+0x1ca>
 800b172:	2f58      	cmp	r7, #88	; 0x58
 800b174:	f000 80c0 	beq.w	800b2f8 <_printf_i+0x1a8>
 800b178:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b17c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b180:	e03a      	b.n	800b1f8 <_printf_i+0xa8>
 800b182:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b186:	2b15      	cmp	r3, #21
 800b188:	d8f6      	bhi.n	800b178 <_printf_i+0x28>
 800b18a:	a101      	add	r1, pc, #4	; (adr r1, 800b190 <_printf_i+0x40>)
 800b18c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b190:	0800b1e9 	.word	0x0800b1e9
 800b194:	0800b1fd 	.word	0x0800b1fd
 800b198:	0800b179 	.word	0x0800b179
 800b19c:	0800b179 	.word	0x0800b179
 800b1a0:	0800b179 	.word	0x0800b179
 800b1a4:	0800b179 	.word	0x0800b179
 800b1a8:	0800b1fd 	.word	0x0800b1fd
 800b1ac:	0800b179 	.word	0x0800b179
 800b1b0:	0800b179 	.word	0x0800b179
 800b1b4:	0800b179 	.word	0x0800b179
 800b1b8:	0800b179 	.word	0x0800b179
 800b1bc:	0800b301 	.word	0x0800b301
 800b1c0:	0800b229 	.word	0x0800b229
 800b1c4:	0800b2bb 	.word	0x0800b2bb
 800b1c8:	0800b179 	.word	0x0800b179
 800b1cc:	0800b179 	.word	0x0800b179
 800b1d0:	0800b323 	.word	0x0800b323
 800b1d4:	0800b179 	.word	0x0800b179
 800b1d8:	0800b229 	.word	0x0800b229
 800b1dc:	0800b179 	.word	0x0800b179
 800b1e0:	0800b179 	.word	0x0800b179
 800b1e4:	0800b2c3 	.word	0x0800b2c3
 800b1e8:	682b      	ldr	r3, [r5, #0]
 800b1ea:	1d1a      	adds	r2, r3, #4
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	602a      	str	r2, [r5, #0]
 800b1f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b1f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	e09f      	b.n	800b33c <_printf_i+0x1ec>
 800b1fc:	6820      	ldr	r0, [r4, #0]
 800b1fe:	682b      	ldr	r3, [r5, #0]
 800b200:	0607      	lsls	r7, r0, #24
 800b202:	f103 0104 	add.w	r1, r3, #4
 800b206:	6029      	str	r1, [r5, #0]
 800b208:	d501      	bpl.n	800b20e <_printf_i+0xbe>
 800b20a:	681e      	ldr	r6, [r3, #0]
 800b20c:	e003      	b.n	800b216 <_printf_i+0xc6>
 800b20e:	0646      	lsls	r6, r0, #25
 800b210:	d5fb      	bpl.n	800b20a <_printf_i+0xba>
 800b212:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b216:	2e00      	cmp	r6, #0
 800b218:	da03      	bge.n	800b222 <_printf_i+0xd2>
 800b21a:	232d      	movs	r3, #45	; 0x2d
 800b21c:	4276      	negs	r6, r6
 800b21e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b222:	485a      	ldr	r0, [pc, #360]	; (800b38c <_printf_i+0x23c>)
 800b224:	230a      	movs	r3, #10
 800b226:	e012      	b.n	800b24e <_printf_i+0xfe>
 800b228:	682b      	ldr	r3, [r5, #0]
 800b22a:	6820      	ldr	r0, [r4, #0]
 800b22c:	1d19      	adds	r1, r3, #4
 800b22e:	6029      	str	r1, [r5, #0]
 800b230:	0605      	lsls	r5, r0, #24
 800b232:	d501      	bpl.n	800b238 <_printf_i+0xe8>
 800b234:	681e      	ldr	r6, [r3, #0]
 800b236:	e002      	b.n	800b23e <_printf_i+0xee>
 800b238:	0641      	lsls	r1, r0, #25
 800b23a:	d5fb      	bpl.n	800b234 <_printf_i+0xe4>
 800b23c:	881e      	ldrh	r6, [r3, #0]
 800b23e:	4853      	ldr	r0, [pc, #332]	; (800b38c <_printf_i+0x23c>)
 800b240:	2f6f      	cmp	r7, #111	; 0x6f
 800b242:	bf0c      	ite	eq
 800b244:	2308      	moveq	r3, #8
 800b246:	230a      	movne	r3, #10
 800b248:	2100      	movs	r1, #0
 800b24a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b24e:	6865      	ldr	r5, [r4, #4]
 800b250:	60a5      	str	r5, [r4, #8]
 800b252:	2d00      	cmp	r5, #0
 800b254:	bfa2      	ittt	ge
 800b256:	6821      	ldrge	r1, [r4, #0]
 800b258:	f021 0104 	bicge.w	r1, r1, #4
 800b25c:	6021      	strge	r1, [r4, #0]
 800b25e:	b90e      	cbnz	r6, 800b264 <_printf_i+0x114>
 800b260:	2d00      	cmp	r5, #0
 800b262:	d04b      	beq.n	800b2fc <_printf_i+0x1ac>
 800b264:	4615      	mov	r5, r2
 800b266:	fbb6 f1f3 	udiv	r1, r6, r3
 800b26a:	fb03 6711 	mls	r7, r3, r1, r6
 800b26e:	5dc7      	ldrb	r7, [r0, r7]
 800b270:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b274:	4637      	mov	r7, r6
 800b276:	42bb      	cmp	r3, r7
 800b278:	460e      	mov	r6, r1
 800b27a:	d9f4      	bls.n	800b266 <_printf_i+0x116>
 800b27c:	2b08      	cmp	r3, #8
 800b27e:	d10b      	bne.n	800b298 <_printf_i+0x148>
 800b280:	6823      	ldr	r3, [r4, #0]
 800b282:	07de      	lsls	r6, r3, #31
 800b284:	d508      	bpl.n	800b298 <_printf_i+0x148>
 800b286:	6923      	ldr	r3, [r4, #16]
 800b288:	6861      	ldr	r1, [r4, #4]
 800b28a:	4299      	cmp	r1, r3
 800b28c:	bfde      	ittt	le
 800b28e:	2330      	movle	r3, #48	; 0x30
 800b290:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b294:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b298:	1b52      	subs	r2, r2, r5
 800b29a:	6122      	str	r2, [r4, #16]
 800b29c:	f8cd a000 	str.w	sl, [sp]
 800b2a0:	464b      	mov	r3, r9
 800b2a2:	aa03      	add	r2, sp, #12
 800b2a4:	4621      	mov	r1, r4
 800b2a6:	4640      	mov	r0, r8
 800b2a8:	f7ff fee4 	bl	800b074 <_printf_common>
 800b2ac:	3001      	adds	r0, #1
 800b2ae:	d14a      	bne.n	800b346 <_printf_i+0x1f6>
 800b2b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2b4:	b004      	add	sp, #16
 800b2b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ba:	6823      	ldr	r3, [r4, #0]
 800b2bc:	f043 0320 	orr.w	r3, r3, #32
 800b2c0:	6023      	str	r3, [r4, #0]
 800b2c2:	4833      	ldr	r0, [pc, #204]	; (800b390 <_printf_i+0x240>)
 800b2c4:	2778      	movs	r7, #120	; 0x78
 800b2c6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b2ca:	6823      	ldr	r3, [r4, #0]
 800b2cc:	6829      	ldr	r1, [r5, #0]
 800b2ce:	061f      	lsls	r7, r3, #24
 800b2d0:	f851 6b04 	ldr.w	r6, [r1], #4
 800b2d4:	d402      	bmi.n	800b2dc <_printf_i+0x18c>
 800b2d6:	065f      	lsls	r7, r3, #25
 800b2d8:	bf48      	it	mi
 800b2da:	b2b6      	uxthmi	r6, r6
 800b2dc:	07df      	lsls	r7, r3, #31
 800b2de:	bf48      	it	mi
 800b2e0:	f043 0320 	orrmi.w	r3, r3, #32
 800b2e4:	6029      	str	r1, [r5, #0]
 800b2e6:	bf48      	it	mi
 800b2e8:	6023      	strmi	r3, [r4, #0]
 800b2ea:	b91e      	cbnz	r6, 800b2f4 <_printf_i+0x1a4>
 800b2ec:	6823      	ldr	r3, [r4, #0]
 800b2ee:	f023 0320 	bic.w	r3, r3, #32
 800b2f2:	6023      	str	r3, [r4, #0]
 800b2f4:	2310      	movs	r3, #16
 800b2f6:	e7a7      	b.n	800b248 <_printf_i+0xf8>
 800b2f8:	4824      	ldr	r0, [pc, #144]	; (800b38c <_printf_i+0x23c>)
 800b2fa:	e7e4      	b.n	800b2c6 <_printf_i+0x176>
 800b2fc:	4615      	mov	r5, r2
 800b2fe:	e7bd      	b.n	800b27c <_printf_i+0x12c>
 800b300:	682b      	ldr	r3, [r5, #0]
 800b302:	6826      	ldr	r6, [r4, #0]
 800b304:	6961      	ldr	r1, [r4, #20]
 800b306:	1d18      	adds	r0, r3, #4
 800b308:	6028      	str	r0, [r5, #0]
 800b30a:	0635      	lsls	r5, r6, #24
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	d501      	bpl.n	800b314 <_printf_i+0x1c4>
 800b310:	6019      	str	r1, [r3, #0]
 800b312:	e002      	b.n	800b31a <_printf_i+0x1ca>
 800b314:	0670      	lsls	r0, r6, #25
 800b316:	d5fb      	bpl.n	800b310 <_printf_i+0x1c0>
 800b318:	8019      	strh	r1, [r3, #0]
 800b31a:	2300      	movs	r3, #0
 800b31c:	6123      	str	r3, [r4, #16]
 800b31e:	4615      	mov	r5, r2
 800b320:	e7bc      	b.n	800b29c <_printf_i+0x14c>
 800b322:	682b      	ldr	r3, [r5, #0]
 800b324:	1d1a      	adds	r2, r3, #4
 800b326:	602a      	str	r2, [r5, #0]
 800b328:	681d      	ldr	r5, [r3, #0]
 800b32a:	6862      	ldr	r2, [r4, #4]
 800b32c:	2100      	movs	r1, #0
 800b32e:	4628      	mov	r0, r5
 800b330:	f7f4 ff6e 	bl	8000210 <memchr>
 800b334:	b108      	cbz	r0, 800b33a <_printf_i+0x1ea>
 800b336:	1b40      	subs	r0, r0, r5
 800b338:	6060      	str	r0, [r4, #4]
 800b33a:	6863      	ldr	r3, [r4, #4]
 800b33c:	6123      	str	r3, [r4, #16]
 800b33e:	2300      	movs	r3, #0
 800b340:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b344:	e7aa      	b.n	800b29c <_printf_i+0x14c>
 800b346:	6923      	ldr	r3, [r4, #16]
 800b348:	462a      	mov	r2, r5
 800b34a:	4649      	mov	r1, r9
 800b34c:	4640      	mov	r0, r8
 800b34e:	47d0      	blx	sl
 800b350:	3001      	adds	r0, #1
 800b352:	d0ad      	beq.n	800b2b0 <_printf_i+0x160>
 800b354:	6823      	ldr	r3, [r4, #0]
 800b356:	079b      	lsls	r3, r3, #30
 800b358:	d413      	bmi.n	800b382 <_printf_i+0x232>
 800b35a:	68e0      	ldr	r0, [r4, #12]
 800b35c:	9b03      	ldr	r3, [sp, #12]
 800b35e:	4298      	cmp	r0, r3
 800b360:	bfb8      	it	lt
 800b362:	4618      	movlt	r0, r3
 800b364:	e7a6      	b.n	800b2b4 <_printf_i+0x164>
 800b366:	2301      	movs	r3, #1
 800b368:	4632      	mov	r2, r6
 800b36a:	4649      	mov	r1, r9
 800b36c:	4640      	mov	r0, r8
 800b36e:	47d0      	blx	sl
 800b370:	3001      	adds	r0, #1
 800b372:	d09d      	beq.n	800b2b0 <_printf_i+0x160>
 800b374:	3501      	adds	r5, #1
 800b376:	68e3      	ldr	r3, [r4, #12]
 800b378:	9903      	ldr	r1, [sp, #12]
 800b37a:	1a5b      	subs	r3, r3, r1
 800b37c:	42ab      	cmp	r3, r5
 800b37e:	dcf2      	bgt.n	800b366 <_printf_i+0x216>
 800b380:	e7eb      	b.n	800b35a <_printf_i+0x20a>
 800b382:	2500      	movs	r5, #0
 800b384:	f104 0619 	add.w	r6, r4, #25
 800b388:	e7f5      	b.n	800b376 <_printf_i+0x226>
 800b38a:	bf00      	nop
 800b38c:	08010628 	.word	0x08010628
 800b390:	08010639 	.word	0x08010639

0800b394 <sniprintf>:
 800b394:	b40c      	push	{r2, r3}
 800b396:	b530      	push	{r4, r5, lr}
 800b398:	4b17      	ldr	r3, [pc, #92]	; (800b3f8 <sniprintf+0x64>)
 800b39a:	1e0c      	subs	r4, r1, #0
 800b39c:	681d      	ldr	r5, [r3, #0]
 800b39e:	b09d      	sub	sp, #116	; 0x74
 800b3a0:	da08      	bge.n	800b3b4 <sniprintf+0x20>
 800b3a2:	238b      	movs	r3, #139	; 0x8b
 800b3a4:	602b      	str	r3, [r5, #0]
 800b3a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b3aa:	b01d      	add	sp, #116	; 0x74
 800b3ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b3b0:	b002      	add	sp, #8
 800b3b2:	4770      	bx	lr
 800b3b4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b3b8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b3bc:	bf14      	ite	ne
 800b3be:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800b3c2:	4623      	moveq	r3, r4
 800b3c4:	9304      	str	r3, [sp, #16]
 800b3c6:	9307      	str	r3, [sp, #28]
 800b3c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b3cc:	9002      	str	r0, [sp, #8]
 800b3ce:	9006      	str	r0, [sp, #24]
 800b3d0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b3d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b3d6:	ab21      	add	r3, sp, #132	; 0x84
 800b3d8:	a902      	add	r1, sp, #8
 800b3da:	4628      	mov	r0, r5
 800b3dc:	9301      	str	r3, [sp, #4]
 800b3de:	f001 f96b 	bl	800c6b8 <_svfiprintf_r>
 800b3e2:	1c43      	adds	r3, r0, #1
 800b3e4:	bfbc      	itt	lt
 800b3e6:	238b      	movlt	r3, #139	; 0x8b
 800b3e8:	602b      	strlt	r3, [r5, #0]
 800b3ea:	2c00      	cmp	r4, #0
 800b3ec:	d0dd      	beq.n	800b3aa <sniprintf+0x16>
 800b3ee:	9b02      	ldr	r3, [sp, #8]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	701a      	strb	r2, [r3, #0]
 800b3f4:	e7d9      	b.n	800b3aa <sniprintf+0x16>
 800b3f6:	bf00      	nop
 800b3f8:	20000090 	.word	0x20000090

0800b3fc <siprintf>:
 800b3fc:	b40e      	push	{r1, r2, r3}
 800b3fe:	b500      	push	{lr}
 800b400:	b09c      	sub	sp, #112	; 0x70
 800b402:	ab1d      	add	r3, sp, #116	; 0x74
 800b404:	9002      	str	r0, [sp, #8]
 800b406:	9006      	str	r0, [sp, #24]
 800b408:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b40c:	4809      	ldr	r0, [pc, #36]	; (800b434 <siprintf+0x38>)
 800b40e:	9107      	str	r1, [sp, #28]
 800b410:	9104      	str	r1, [sp, #16]
 800b412:	4909      	ldr	r1, [pc, #36]	; (800b438 <siprintf+0x3c>)
 800b414:	f853 2b04 	ldr.w	r2, [r3], #4
 800b418:	9105      	str	r1, [sp, #20]
 800b41a:	6800      	ldr	r0, [r0, #0]
 800b41c:	9301      	str	r3, [sp, #4]
 800b41e:	a902      	add	r1, sp, #8
 800b420:	f001 f94a 	bl	800c6b8 <_svfiprintf_r>
 800b424:	9b02      	ldr	r3, [sp, #8]
 800b426:	2200      	movs	r2, #0
 800b428:	701a      	strb	r2, [r3, #0]
 800b42a:	b01c      	add	sp, #112	; 0x70
 800b42c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b430:	b003      	add	sp, #12
 800b432:	4770      	bx	lr
 800b434:	20000090 	.word	0x20000090
 800b438:	ffff0208 	.word	0xffff0208

0800b43c <siscanf>:
 800b43c:	b40e      	push	{r1, r2, r3}
 800b43e:	b510      	push	{r4, lr}
 800b440:	b09f      	sub	sp, #124	; 0x7c
 800b442:	ac21      	add	r4, sp, #132	; 0x84
 800b444:	f44f 7101 	mov.w	r1, #516	; 0x204
 800b448:	f854 2b04 	ldr.w	r2, [r4], #4
 800b44c:	9201      	str	r2, [sp, #4]
 800b44e:	f8ad 101c 	strh.w	r1, [sp, #28]
 800b452:	9004      	str	r0, [sp, #16]
 800b454:	9008      	str	r0, [sp, #32]
 800b456:	f7f4 ff2b 	bl	80002b0 <strlen>
 800b45a:	4b0c      	ldr	r3, [pc, #48]	; (800b48c <siscanf+0x50>)
 800b45c:	9005      	str	r0, [sp, #20]
 800b45e:	9009      	str	r0, [sp, #36]	; 0x24
 800b460:	930d      	str	r3, [sp, #52]	; 0x34
 800b462:	480b      	ldr	r0, [pc, #44]	; (800b490 <siscanf+0x54>)
 800b464:	9a01      	ldr	r2, [sp, #4]
 800b466:	6800      	ldr	r0, [r0, #0]
 800b468:	9403      	str	r4, [sp, #12]
 800b46a:	2300      	movs	r3, #0
 800b46c:	9311      	str	r3, [sp, #68]	; 0x44
 800b46e:	9316      	str	r3, [sp, #88]	; 0x58
 800b470:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b474:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b478:	a904      	add	r1, sp, #16
 800b47a:	4623      	mov	r3, r4
 800b47c:	f001 fa74 	bl	800c968 <__ssvfiscanf_r>
 800b480:	b01f      	add	sp, #124	; 0x7c
 800b482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b486:	b003      	add	sp, #12
 800b488:	4770      	bx	lr
 800b48a:	bf00      	nop
 800b48c:	0800b4b7 	.word	0x0800b4b7
 800b490:	20000090 	.word	0x20000090

0800b494 <__sread>:
 800b494:	b510      	push	{r4, lr}
 800b496:	460c      	mov	r4, r1
 800b498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b49c:	f000 f97c 	bl	800b798 <_read_r>
 800b4a0:	2800      	cmp	r0, #0
 800b4a2:	bfab      	itete	ge
 800b4a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b4a6:	89a3      	ldrhlt	r3, [r4, #12]
 800b4a8:	181b      	addge	r3, r3, r0
 800b4aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b4ae:	bfac      	ite	ge
 800b4b0:	6563      	strge	r3, [r4, #84]	; 0x54
 800b4b2:	81a3      	strhlt	r3, [r4, #12]
 800b4b4:	bd10      	pop	{r4, pc}

0800b4b6 <__seofread>:
 800b4b6:	2000      	movs	r0, #0
 800b4b8:	4770      	bx	lr

0800b4ba <__swrite>:
 800b4ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4be:	461f      	mov	r7, r3
 800b4c0:	898b      	ldrh	r3, [r1, #12]
 800b4c2:	05db      	lsls	r3, r3, #23
 800b4c4:	4605      	mov	r5, r0
 800b4c6:	460c      	mov	r4, r1
 800b4c8:	4616      	mov	r6, r2
 800b4ca:	d505      	bpl.n	800b4d8 <__swrite+0x1e>
 800b4cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4d0:	2302      	movs	r3, #2
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	f000 f94e 	bl	800b774 <_lseek_r>
 800b4d8:	89a3      	ldrh	r3, [r4, #12]
 800b4da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b4de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b4e2:	81a3      	strh	r3, [r4, #12]
 800b4e4:	4632      	mov	r2, r6
 800b4e6:	463b      	mov	r3, r7
 800b4e8:	4628      	mov	r0, r5
 800b4ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4ee:	f000 b965 	b.w	800b7bc <_write_r>

0800b4f2 <__sseek>:
 800b4f2:	b510      	push	{r4, lr}
 800b4f4:	460c      	mov	r4, r1
 800b4f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4fa:	f000 f93b 	bl	800b774 <_lseek_r>
 800b4fe:	1c43      	adds	r3, r0, #1
 800b500:	89a3      	ldrh	r3, [r4, #12]
 800b502:	bf15      	itete	ne
 800b504:	6560      	strne	r0, [r4, #84]	; 0x54
 800b506:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b50a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b50e:	81a3      	strheq	r3, [r4, #12]
 800b510:	bf18      	it	ne
 800b512:	81a3      	strhne	r3, [r4, #12]
 800b514:	bd10      	pop	{r4, pc}

0800b516 <__sclose>:
 800b516:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b51a:	f000 b91b 	b.w	800b754 <_close_r>
	...

0800b520 <std>:
 800b520:	2300      	movs	r3, #0
 800b522:	b510      	push	{r4, lr}
 800b524:	4604      	mov	r4, r0
 800b526:	e9c0 3300 	strd	r3, r3, [r0]
 800b52a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b52e:	6083      	str	r3, [r0, #8]
 800b530:	8181      	strh	r1, [r0, #12]
 800b532:	6643      	str	r3, [r0, #100]	; 0x64
 800b534:	81c2      	strh	r2, [r0, #14]
 800b536:	6183      	str	r3, [r0, #24]
 800b538:	4619      	mov	r1, r3
 800b53a:	2208      	movs	r2, #8
 800b53c:	305c      	adds	r0, #92	; 0x5c
 800b53e:	f000 f8fd 	bl	800b73c <memset>
 800b542:	4b0d      	ldr	r3, [pc, #52]	; (800b578 <std+0x58>)
 800b544:	6263      	str	r3, [r4, #36]	; 0x24
 800b546:	4b0d      	ldr	r3, [pc, #52]	; (800b57c <std+0x5c>)
 800b548:	62a3      	str	r3, [r4, #40]	; 0x28
 800b54a:	4b0d      	ldr	r3, [pc, #52]	; (800b580 <std+0x60>)
 800b54c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b54e:	4b0d      	ldr	r3, [pc, #52]	; (800b584 <std+0x64>)
 800b550:	6323      	str	r3, [r4, #48]	; 0x30
 800b552:	4b0d      	ldr	r3, [pc, #52]	; (800b588 <std+0x68>)
 800b554:	6224      	str	r4, [r4, #32]
 800b556:	429c      	cmp	r4, r3
 800b558:	d006      	beq.n	800b568 <std+0x48>
 800b55a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b55e:	4294      	cmp	r4, r2
 800b560:	d002      	beq.n	800b568 <std+0x48>
 800b562:	33d0      	adds	r3, #208	; 0xd0
 800b564:	429c      	cmp	r4, r3
 800b566:	d105      	bne.n	800b574 <std+0x54>
 800b568:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b56c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b570:	f000 b960 	b.w	800b834 <__retarget_lock_init_recursive>
 800b574:	bd10      	pop	{r4, pc}
 800b576:	bf00      	nop
 800b578:	0800b495 	.word	0x0800b495
 800b57c:	0800b4bb 	.word	0x0800b4bb
 800b580:	0800b4f3 	.word	0x0800b4f3
 800b584:	0800b517 	.word	0x0800b517
 800b588:	20007d38 	.word	0x20007d38

0800b58c <stdio_exit_handler>:
 800b58c:	4a02      	ldr	r2, [pc, #8]	; (800b598 <stdio_exit_handler+0xc>)
 800b58e:	4903      	ldr	r1, [pc, #12]	; (800b59c <stdio_exit_handler+0x10>)
 800b590:	4803      	ldr	r0, [pc, #12]	; (800b5a0 <stdio_exit_handler+0x14>)
 800b592:	f000 b869 	b.w	800b668 <_fwalk_sglue>
 800b596:	bf00      	nop
 800b598:	20000038 	.word	0x20000038
 800b59c:	0800d44d 	.word	0x0800d44d
 800b5a0:	20000044 	.word	0x20000044

0800b5a4 <cleanup_stdio>:
 800b5a4:	6841      	ldr	r1, [r0, #4]
 800b5a6:	4b0c      	ldr	r3, [pc, #48]	; (800b5d8 <cleanup_stdio+0x34>)
 800b5a8:	4299      	cmp	r1, r3
 800b5aa:	b510      	push	{r4, lr}
 800b5ac:	4604      	mov	r4, r0
 800b5ae:	d001      	beq.n	800b5b4 <cleanup_stdio+0x10>
 800b5b0:	f001 ff4c 	bl	800d44c <_fflush_r>
 800b5b4:	68a1      	ldr	r1, [r4, #8]
 800b5b6:	4b09      	ldr	r3, [pc, #36]	; (800b5dc <cleanup_stdio+0x38>)
 800b5b8:	4299      	cmp	r1, r3
 800b5ba:	d002      	beq.n	800b5c2 <cleanup_stdio+0x1e>
 800b5bc:	4620      	mov	r0, r4
 800b5be:	f001 ff45 	bl	800d44c <_fflush_r>
 800b5c2:	68e1      	ldr	r1, [r4, #12]
 800b5c4:	4b06      	ldr	r3, [pc, #24]	; (800b5e0 <cleanup_stdio+0x3c>)
 800b5c6:	4299      	cmp	r1, r3
 800b5c8:	d004      	beq.n	800b5d4 <cleanup_stdio+0x30>
 800b5ca:	4620      	mov	r0, r4
 800b5cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5d0:	f001 bf3c 	b.w	800d44c <_fflush_r>
 800b5d4:	bd10      	pop	{r4, pc}
 800b5d6:	bf00      	nop
 800b5d8:	20007d38 	.word	0x20007d38
 800b5dc:	20007da0 	.word	0x20007da0
 800b5e0:	20007e08 	.word	0x20007e08

0800b5e4 <global_stdio_init.part.0>:
 800b5e4:	b510      	push	{r4, lr}
 800b5e6:	4b0b      	ldr	r3, [pc, #44]	; (800b614 <global_stdio_init.part.0+0x30>)
 800b5e8:	4c0b      	ldr	r4, [pc, #44]	; (800b618 <global_stdio_init.part.0+0x34>)
 800b5ea:	4a0c      	ldr	r2, [pc, #48]	; (800b61c <global_stdio_init.part.0+0x38>)
 800b5ec:	601a      	str	r2, [r3, #0]
 800b5ee:	4620      	mov	r0, r4
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	2104      	movs	r1, #4
 800b5f4:	f7ff ff94 	bl	800b520 <std>
 800b5f8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b5fc:	2201      	movs	r2, #1
 800b5fe:	2109      	movs	r1, #9
 800b600:	f7ff ff8e 	bl	800b520 <std>
 800b604:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b608:	2202      	movs	r2, #2
 800b60a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b60e:	2112      	movs	r1, #18
 800b610:	f7ff bf86 	b.w	800b520 <std>
 800b614:	20007e70 	.word	0x20007e70
 800b618:	20007d38 	.word	0x20007d38
 800b61c:	0800b58d 	.word	0x0800b58d

0800b620 <__sfp_lock_acquire>:
 800b620:	4801      	ldr	r0, [pc, #4]	; (800b628 <__sfp_lock_acquire+0x8>)
 800b622:	f000 b908 	b.w	800b836 <__retarget_lock_acquire_recursive>
 800b626:	bf00      	nop
 800b628:	20007e79 	.word	0x20007e79

0800b62c <__sfp_lock_release>:
 800b62c:	4801      	ldr	r0, [pc, #4]	; (800b634 <__sfp_lock_release+0x8>)
 800b62e:	f000 b903 	b.w	800b838 <__retarget_lock_release_recursive>
 800b632:	bf00      	nop
 800b634:	20007e79 	.word	0x20007e79

0800b638 <__sinit>:
 800b638:	b510      	push	{r4, lr}
 800b63a:	4604      	mov	r4, r0
 800b63c:	f7ff fff0 	bl	800b620 <__sfp_lock_acquire>
 800b640:	6a23      	ldr	r3, [r4, #32]
 800b642:	b11b      	cbz	r3, 800b64c <__sinit+0x14>
 800b644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b648:	f7ff bff0 	b.w	800b62c <__sfp_lock_release>
 800b64c:	4b04      	ldr	r3, [pc, #16]	; (800b660 <__sinit+0x28>)
 800b64e:	6223      	str	r3, [r4, #32]
 800b650:	4b04      	ldr	r3, [pc, #16]	; (800b664 <__sinit+0x2c>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d1f5      	bne.n	800b644 <__sinit+0xc>
 800b658:	f7ff ffc4 	bl	800b5e4 <global_stdio_init.part.0>
 800b65c:	e7f2      	b.n	800b644 <__sinit+0xc>
 800b65e:	bf00      	nop
 800b660:	0800b5a5 	.word	0x0800b5a5
 800b664:	20007e70 	.word	0x20007e70

0800b668 <_fwalk_sglue>:
 800b668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b66c:	4607      	mov	r7, r0
 800b66e:	4688      	mov	r8, r1
 800b670:	4614      	mov	r4, r2
 800b672:	2600      	movs	r6, #0
 800b674:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b678:	f1b9 0901 	subs.w	r9, r9, #1
 800b67c:	d505      	bpl.n	800b68a <_fwalk_sglue+0x22>
 800b67e:	6824      	ldr	r4, [r4, #0]
 800b680:	2c00      	cmp	r4, #0
 800b682:	d1f7      	bne.n	800b674 <_fwalk_sglue+0xc>
 800b684:	4630      	mov	r0, r6
 800b686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b68a:	89ab      	ldrh	r3, [r5, #12]
 800b68c:	2b01      	cmp	r3, #1
 800b68e:	d907      	bls.n	800b6a0 <_fwalk_sglue+0x38>
 800b690:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b694:	3301      	adds	r3, #1
 800b696:	d003      	beq.n	800b6a0 <_fwalk_sglue+0x38>
 800b698:	4629      	mov	r1, r5
 800b69a:	4638      	mov	r0, r7
 800b69c:	47c0      	blx	r8
 800b69e:	4306      	orrs	r6, r0
 800b6a0:	3568      	adds	r5, #104	; 0x68
 800b6a2:	e7e9      	b.n	800b678 <_fwalk_sglue+0x10>

0800b6a4 <_vsniprintf_r>:
 800b6a4:	b530      	push	{r4, r5, lr}
 800b6a6:	4614      	mov	r4, r2
 800b6a8:	2c00      	cmp	r4, #0
 800b6aa:	b09b      	sub	sp, #108	; 0x6c
 800b6ac:	4605      	mov	r5, r0
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	da05      	bge.n	800b6be <_vsniprintf_r+0x1a>
 800b6b2:	238b      	movs	r3, #139	; 0x8b
 800b6b4:	6003      	str	r3, [r0, #0]
 800b6b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6ba:	b01b      	add	sp, #108	; 0x6c
 800b6bc:	bd30      	pop	{r4, r5, pc}
 800b6be:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b6c2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b6c6:	bf14      	ite	ne
 800b6c8:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800b6cc:	4623      	moveq	r3, r4
 800b6ce:	9302      	str	r3, [sp, #8]
 800b6d0:	9305      	str	r3, [sp, #20]
 800b6d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b6d6:	9100      	str	r1, [sp, #0]
 800b6d8:	9104      	str	r1, [sp, #16]
 800b6da:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b6de:	4669      	mov	r1, sp
 800b6e0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b6e2:	f000 ffe9 	bl	800c6b8 <_svfiprintf_r>
 800b6e6:	1c43      	adds	r3, r0, #1
 800b6e8:	bfbc      	itt	lt
 800b6ea:	238b      	movlt	r3, #139	; 0x8b
 800b6ec:	602b      	strlt	r3, [r5, #0]
 800b6ee:	2c00      	cmp	r4, #0
 800b6f0:	d0e3      	beq.n	800b6ba <_vsniprintf_r+0x16>
 800b6f2:	9b00      	ldr	r3, [sp, #0]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	701a      	strb	r2, [r3, #0]
 800b6f8:	e7df      	b.n	800b6ba <_vsniprintf_r+0x16>
	...

0800b6fc <vsniprintf>:
 800b6fc:	b507      	push	{r0, r1, r2, lr}
 800b6fe:	9300      	str	r3, [sp, #0]
 800b700:	4613      	mov	r3, r2
 800b702:	460a      	mov	r2, r1
 800b704:	4601      	mov	r1, r0
 800b706:	4803      	ldr	r0, [pc, #12]	; (800b714 <vsniprintf+0x18>)
 800b708:	6800      	ldr	r0, [r0, #0]
 800b70a:	f7ff ffcb 	bl	800b6a4 <_vsniprintf_r>
 800b70e:	b003      	add	sp, #12
 800b710:	f85d fb04 	ldr.w	pc, [sp], #4
 800b714:	20000090 	.word	0x20000090

0800b718 <iprintf>:
 800b718:	b40f      	push	{r0, r1, r2, r3}
 800b71a:	b507      	push	{r0, r1, r2, lr}
 800b71c:	4906      	ldr	r1, [pc, #24]	; (800b738 <iprintf+0x20>)
 800b71e:	ab04      	add	r3, sp, #16
 800b720:	6808      	ldr	r0, [r1, #0]
 800b722:	f853 2b04 	ldr.w	r2, [r3], #4
 800b726:	6881      	ldr	r1, [r0, #8]
 800b728:	9301      	str	r3, [sp, #4]
 800b72a:	f001 fabf 	bl	800ccac <_vfiprintf_r>
 800b72e:	b003      	add	sp, #12
 800b730:	f85d eb04 	ldr.w	lr, [sp], #4
 800b734:	b004      	add	sp, #16
 800b736:	4770      	bx	lr
 800b738:	20000090 	.word	0x20000090

0800b73c <memset>:
 800b73c:	4402      	add	r2, r0
 800b73e:	4603      	mov	r3, r0
 800b740:	4293      	cmp	r3, r2
 800b742:	d100      	bne.n	800b746 <memset+0xa>
 800b744:	4770      	bx	lr
 800b746:	f803 1b01 	strb.w	r1, [r3], #1
 800b74a:	e7f9      	b.n	800b740 <memset+0x4>

0800b74c <_localeconv_r>:
 800b74c:	4800      	ldr	r0, [pc, #0]	; (800b750 <_localeconv_r+0x4>)
 800b74e:	4770      	bx	lr
 800b750:	20000184 	.word	0x20000184

0800b754 <_close_r>:
 800b754:	b538      	push	{r3, r4, r5, lr}
 800b756:	4d06      	ldr	r5, [pc, #24]	; (800b770 <_close_r+0x1c>)
 800b758:	2300      	movs	r3, #0
 800b75a:	4604      	mov	r4, r0
 800b75c:	4608      	mov	r0, r1
 800b75e:	602b      	str	r3, [r5, #0]
 800b760:	f7f8 faf3 	bl	8003d4a <_close>
 800b764:	1c43      	adds	r3, r0, #1
 800b766:	d102      	bne.n	800b76e <_close_r+0x1a>
 800b768:	682b      	ldr	r3, [r5, #0]
 800b76a:	b103      	cbz	r3, 800b76e <_close_r+0x1a>
 800b76c:	6023      	str	r3, [r4, #0]
 800b76e:	bd38      	pop	{r3, r4, r5, pc}
 800b770:	20007e74 	.word	0x20007e74

0800b774 <_lseek_r>:
 800b774:	b538      	push	{r3, r4, r5, lr}
 800b776:	4d07      	ldr	r5, [pc, #28]	; (800b794 <_lseek_r+0x20>)
 800b778:	4604      	mov	r4, r0
 800b77a:	4608      	mov	r0, r1
 800b77c:	4611      	mov	r1, r2
 800b77e:	2200      	movs	r2, #0
 800b780:	602a      	str	r2, [r5, #0]
 800b782:	461a      	mov	r2, r3
 800b784:	f7f8 fb08 	bl	8003d98 <_lseek>
 800b788:	1c43      	adds	r3, r0, #1
 800b78a:	d102      	bne.n	800b792 <_lseek_r+0x1e>
 800b78c:	682b      	ldr	r3, [r5, #0]
 800b78e:	b103      	cbz	r3, 800b792 <_lseek_r+0x1e>
 800b790:	6023      	str	r3, [r4, #0]
 800b792:	bd38      	pop	{r3, r4, r5, pc}
 800b794:	20007e74 	.word	0x20007e74

0800b798 <_read_r>:
 800b798:	b538      	push	{r3, r4, r5, lr}
 800b79a:	4d07      	ldr	r5, [pc, #28]	; (800b7b8 <_read_r+0x20>)
 800b79c:	4604      	mov	r4, r0
 800b79e:	4608      	mov	r0, r1
 800b7a0:	4611      	mov	r1, r2
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	602a      	str	r2, [r5, #0]
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	f7f8 fa96 	bl	8003cd8 <_read>
 800b7ac:	1c43      	adds	r3, r0, #1
 800b7ae:	d102      	bne.n	800b7b6 <_read_r+0x1e>
 800b7b0:	682b      	ldr	r3, [r5, #0]
 800b7b2:	b103      	cbz	r3, 800b7b6 <_read_r+0x1e>
 800b7b4:	6023      	str	r3, [r4, #0]
 800b7b6:	bd38      	pop	{r3, r4, r5, pc}
 800b7b8:	20007e74 	.word	0x20007e74

0800b7bc <_write_r>:
 800b7bc:	b538      	push	{r3, r4, r5, lr}
 800b7be:	4d07      	ldr	r5, [pc, #28]	; (800b7dc <_write_r+0x20>)
 800b7c0:	4604      	mov	r4, r0
 800b7c2:	4608      	mov	r0, r1
 800b7c4:	4611      	mov	r1, r2
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	602a      	str	r2, [r5, #0]
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	f7f8 faa1 	bl	8003d12 <_write>
 800b7d0:	1c43      	adds	r3, r0, #1
 800b7d2:	d102      	bne.n	800b7da <_write_r+0x1e>
 800b7d4:	682b      	ldr	r3, [r5, #0]
 800b7d6:	b103      	cbz	r3, 800b7da <_write_r+0x1e>
 800b7d8:	6023      	str	r3, [r4, #0]
 800b7da:	bd38      	pop	{r3, r4, r5, pc}
 800b7dc:	20007e74 	.word	0x20007e74

0800b7e0 <__errno>:
 800b7e0:	4b01      	ldr	r3, [pc, #4]	; (800b7e8 <__errno+0x8>)
 800b7e2:	6818      	ldr	r0, [r3, #0]
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop
 800b7e8:	20000090 	.word	0x20000090

0800b7ec <__libc_init_array>:
 800b7ec:	b570      	push	{r4, r5, r6, lr}
 800b7ee:	4d0d      	ldr	r5, [pc, #52]	; (800b824 <__libc_init_array+0x38>)
 800b7f0:	4c0d      	ldr	r4, [pc, #52]	; (800b828 <__libc_init_array+0x3c>)
 800b7f2:	1b64      	subs	r4, r4, r5
 800b7f4:	10a4      	asrs	r4, r4, #2
 800b7f6:	2600      	movs	r6, #0
 800b7f8:	42a6      	cmp	r6, r4
 800b7fa:	d109      	bne.n	800b810 <__libc_init_array+0x24>
 800b7fc:	4d0b      	ldr	r5, [pc, #44]	; (800b82c <__libc_init_array+0x40>)
 800b7fe:	4c0c      	ldr	r4, [pc, #48]	; (800b830 <__libc_init_array+0x44>)
 800b800:	f002 feaa 	bl	800e558 <_init>
 800b804:	1b64      	subs	r4, r4, r5
 800b806:	10a4      	asrs	r4, r4, #2
 800b808:	2600      	movs	r6, #0
 800b80a:	42a6      	cmp	r6, r4
 800b80c:	d105      	bne.n	800b81a <__libc_init_array+0x2e>
 800b80e:	bd70      	pop	{r4, r5, r6, pc}
 800b810:	f855 3b04 	ldr.w	r3, [r5], #4
 800b814:	4798      	blx	r3
 800b816:	3601      	adds	r6, #1
 800b818:	e7ee      	b.n	800b7f8 <__libc_init_array+0xc>
 800b81a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b81e:	4798      	blx	r3
 800b820:	3601      	adds	r6, #1
 800b822:	e7f2      	b.n	800b80a <__libc_init_array+0x1e>
 800b824:	080109a8 	.word	0x080109a8
 800b828:	080109a8 	.word	0x080109a8
 800b82c:	080109a8 	.word	0x080109a8
 800b830:	080109ac 	.word	0x080109ac

0800b834 <__retarget_lock_init_recursive>:
 800b834:	4770      	bx	lr

0800b836 <__retarget_lock_acquire_recursive>:
 800b836:	4770      	bx	lr

0800b838 <__retarget_lock_release_recursive>:
 800b838:	4770      	bx	lr
	...

0800b83c <__assert_func>:
 800b83c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b83e:	4614      	mov	r4, r2
 800b840:	461a      	mov	r2, r3
 800b842:	4b09      	ldr	r3, [pc, #36]	; (800b868 <__assert_func+0x2c>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	4605      	mov	r5, r0
 800b848:	68d8      	ldr	r0, [r3, #12]
 800b84a:	b14c      	cbz	r4, 800b860 <__assert_func+0x24>
 800b84c:	4b07      	ldr	r3, [pc, #28]	; (800b86c <__assert_func+0x30>)
 800b84e:	9100      	str	r1, [sp, #0]
 800b850:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b854:	4906      	ldr	r1, [pc, #24]	; (800b870 <__assert_func+0x34>)
 800b856:	462b      	mov	r3, r5
 800b858:	f002 f9a8 	bl	800dbac <fiprintf>
 800b85c:	f002 fc6c 	bl	800e138 <abort>
 800b860:	4b04      	ldr	r3, [pc, #16]	; (800b874 <__assert_func+0x38>)
 800b862:	461c      	mov	r4, r3
 800b864:	e7f3      	b.n	800b84e <__assert_func+0x12>
 800b866:	bf00      	nop
 800b868:	20000090 	.word	0x20000090
 800b86c:	0801064a 	.word	0x0801064a
 800b870:	08010657 	.word	0x08010657
 800b874:	08010685 	.word	0x08010685

0800b878 <quorem>:
 800b878:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b87c:	6903      	ldr	r3, [r0, #16]
 800b87e:	690c      	ldr	r4, [r1, #16]
 800b880:	42a3      	cmp	r3, r4
 800b882:	4607      	mov	r7, r0
 800b884:	db7e      	blt.n	800b984 <quorem+0x10c>
 800b886:	3c01      	subs	r4, #1
 800b888:	f101 0814 	add.w	r8, r1, #20
 800b88c:	f100 0514 	add.w	r5, r0, #20
 800b890:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b894:	9301      	str	r3, [sp, #4]
 800b896:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b89a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b89e:	3301      	adds	r3, #1
 800b8a0:	429a      	cmp	r2, r3
 800b8a2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b8a6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b8aa:	fbb2 f6f3 	udiv	r6, r2, r3
 800b8ae:	d331      	bcc.n	800b914 <quorem+0x9c>
 800b8b0:	f04f 0e00 	mov.w	lr, #0
 800b8b4:	4640      	mov	r0, r8
 800b8b6:	46ac      	mov	ip, r5
 800b8b8:	46f2      	mov	sl, lr
 800b8ba:	f850 2b04 	ldr.w	r2, [r0], #4
 800b8be:	b293      	uxth	r3, r2
 800b8c0:	fb06 e303 	mla	r3, r6, r3, lr
 800b8c4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b8c8:	0c1a      	lsrs	r2, r3, #16
 800b8ca:	b29b      	uxth	r3, r3
 800b8cc:	ebaa 0303 	sub.w	r3, sl, r3
 800b8d0:	f8dc a000 	ldr.w	sl, [ip]
 800b8d4:	fa13 f38a 	uxtah	r3, r3, sl
 800b8d8:	fb06 220e 	mla	r2, r6, lr, r2
 800b8dc:	9300      	str	r3, [sp, #0]
 800b8de:	9b00      	ldr	r3, [sp, #0]
 800b8e0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b8e4:	b292      	uxth	r2, r2
 800b8e6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b8ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8ee:	f8bd 3000 	ldrh.w	r3, [sp]
 800b8f2:	4581      	cmp	r9, r0
 800b8f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8f8:	f84c 3b04 	str.w	r3, [ip], #4
 800b8fc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b900:	d2db      	bcs.n	800b8ba <quorem+0x42>
 800b902:	f855 300b 	ldr.w	r3, [r5, fp]
 800b906:	b92b      	cbnz	r3, 800b914 <quorem+0x9c>
 800b908:	9b01      	ldr	r3, [sp, #4]
 800b90a:	3b04      	subs	r3, #4
 800b90c:	429d      	cmp	r5, r3
 800b90e:	461a      	mov	r2, r3
 800b910:	d32c      	bcc.n	800b96c <quorem+0xf4>
 800b912:	613c      	str	r4, [r7, #16]
 800b914:	4638      	mov	r0, r7
 800b916:	f002 f849 	bl	800d9ac <__mcmp>
 800b91a:	2800      	cmp	r0, #0
 800b91c:	db22      	blt.n	800b964 <quorem+0xec>
 800b91e:	3601      	adds	r6, #1
 800b920:	4629      	mov	r1, r5
 800b922:	2000      	movs	r0, #0
 800b924:	f858 2b04 	ldr.w	r2, [r8], #4
 800b928:	f8d1 c000 	ldr.w	ip, [r1]
 800b92c:	b293      	uxth	r3, r2
 800b92e:	1ac3      	subs	r3, r0, r3
 800b930:	0c12      	lsrs	r2, r2, #16
 800b932:	fa13 f38c 	uxtah	r3, r3, ip
 800b936:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b93a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b93e:	b29b      	uxth	r3, r3
 800b940:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b944:	45c1      	cmp	r9, r8
 800b946:	f841 3b04 	str.w	r3, [r1], #4
 800b94a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b94e:	d2e9      	bcs.n	800b924 <quorem+0xac>
 800b950:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b954:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b958:	b922      	cbnz	r2, 800b964 <quorem+0xec>
 800b95a:	3b04      	subs	r3, #4
 800b95c:	429d      	cmp	r5, r3
 800b95e:	461a      	mov	r2, r3
 800b960:	d30a      	bcc.n	800b978 <quorem+0x100>
 800b962:	613c      	str	r4, [r7, #16]
 800b964:	4630      	mov	r0, r6
 800b966:	b003      	add	sp, #12
 800b968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b96c:	6812      	ldr	r2, [r2, #0]
 800b96e:	3b04      	subs	r3, #4
 800b970:	2a00      	cmp	r2, #0
 800b972:	d1ce      	bne.n	800b912 <quorem+0x9a>
 800b974:	3c01      	subs	r4, #1
 800b976:	e7c9      	b.n	800b90c <quorem+0x94>
 800b978:	6812      	ldr	r2, [r2, #0]
 800b97a:	3b04      	subs	r3, #4
 800b97c:	2a00      	cmp	r2, #0
 800b97e:	d1f0      	bne.n	800b962 <quorem+0xea>
 800b980:	3c01      	subs	r4, #1
 800b982:	e7eb      	b.n	800b95c <quorem+0xe4>
 800b984:	2000      	movs	r0, #0
 800b986:	e7ee      	b.n	800b966 <quorem+0xee>

0800b988 <_dtoa_r>:
 800b988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b98c:	ed2d 8b04 	vpush	{d8-d9}
 800b990:	69c5      	ldr	r5, [r0, #28]
 800b992:	b093      	sub	sp, #76	; 0x4c
 800b994:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b998:	ec57 6b10 	vmov	r6, r7, d0
 800b99c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b9a0:	9107      	str	r1, [sp, #28]
 800b9a2:	4604      	mov	r4, r0
 800b9a4:	920a      	str	r2, [sp, #40]	; 0x28
 800b9a6:	930d      	str	r3, [sp, #52]	; 0x34
 800b9a8:	b975      	cbnz	r5, 800b9c8 <_dtoa_r+0x40>
 800b9aa:	2010      	movs	r0, #16
 800b9ac:	f001 fa98 	bl	800cee0 <malloc>
 800b9b0:	4602      	mov	r2, r0
 800b9b2:	61e0      	str	r0, [r4, #28]
 800b9b4:	b920      	cbnz	r0, 800b9c0 <_dtoa_r+0x38>
 800b9b6:	4bae      	ldr	r3, [pc, #696]	; (800bc70 <_dtoa_r+0x2e8>)
 800b9b8:	21ef      	movs	r1, #239	; 0xef
 800b9ba:	48ae      	ldr	r0, [pc, #696]	; (800bc74 <_dtoa_r+0x2ec>)
 800b9bc:	f7ff ff3e 	bl	800b83c <__assert_func>
 800b9c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b9c4:	6005      	str	r5, [r0, #0]
 800b9c6:	60c5      	str	r5, [r0, #12]
 800b9c8:	69e3      	ldr	r3, [r4, #28]
 800b9ca:	6819      	ldr	r1, [r3, #0]
 800b9cc:	b151      	cbz	r1, 800b9e4 <_dtoa_r+0x5c>
 800b9ce:	685a      	ldr	r2, [r3, #4]
 800b9d0:	604a      	str	r2, [r1, #4]
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	4093      	lsls	r3, r2
 800b9d6:	608b      	str	r3, [r1, #8]
 800b9d8:	4620      	mov	r0, r4
 800b9da:	f001 fdab 	bl	800d534 <_Bfree>
 800b9de:	69e3      	ldr	r3, [r4, #28]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	601a      	str	r2, [r3, #0]
 800b9e4:	1e3b      	subs	r3, r7, #0
 800b9e6:	bfbb      	ittet	lt
 800b9e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b9ec:	9303      	strlt	r3, [sp, #12]
 800b9ee:	2300      	movge	r3, #0
 800b9f0:	2201      	movlt	r2, #1
 800b9f2:	bfac      	ite	ge
 800b9f4:	f8c8 3000 	strge.w	r3, [r8]
 800b9f8:	f8c8 2000 	strlt.w	r2, [r8]
 800b9fc:	4b9e      	ldr	r3, [pc, #632]	; (800bc78 <_dtoa_r+0x2f0>)
 800b9fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ba02:	ea33 0308 	bics.w	r3, r3, r8
 800ba06:	d11b      	bne.n	800ba40 <_dtoa_r+0xb8>
 800ba08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba0a:	f242 730f 	movw	r3, #9999	; 0x270f
 800ba0e:	6013      	str	r3, [r2, #0]
 800ba10:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ba14:	4333      	orrs	r3, r6
 800ba16:	f000 8593 	beq.w	800c540 <_dtoa_r+0xbb8>
 800ba1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba1c:	b963      	cbnz	r3, 800ba38 <_dtoa_r+0xb0>
 800ba1e:	4b97      	ldr	r3, [pc, #604]	; (800bc7c <_dtoa_r+0x2f4>)
 800ba20:	e027      	b.n	800ba72 <_dtoa_r+0xea>
 800ba22:	4b97      	ldr	r3, [pc, #604]	; (800bc80 <_dtoa_r+0x2f8>)
 800ba24:	9300      	str	r3, [sp, #0]
 800ba26:	3308      	adds	r3, #8
 800ba28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ba2a:	6013      	str	r3, [r2, #0]
 800ba2c:	9800      	ldr	r0, [sp, #0]
 800ba2e:	b013      	add	sp, #76	; 0x4c
 800ba30:	ecbd 8b04 	vpop	{d8-d9}
 800ba34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba38:	4b90      	ldr	r3, [pc, #576]	; (800bc7c <_dtoa_r+0x2f4>)
 800ba3a:	9300      	str	r3, [sp, #0]
 800ba3c:	3303      	adds	r3, #3
 800ba3e:	e7f3      	b.n	800ba28 <_dtoa_r+0xa0>
 800ba40:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ba44:	2200      	movs	r2, #0
 800ba46:	ec51 0b17 	vmov	r0, r1, d7
 800ba4a:	eeb0 8a47 	vmov.f32	s16, s14
 800ba4e:	eef0 8a67 	vmov.f32	s17, s15
 800ba52:	2300      	movs	r3, #0
 800ba54:	f7f5 f858 	bl	8000b08 <__aeabi_dcmpeq>
 800ba58:	4681      	mov	r9, r0
 800ba5a:	b160      	cbz	r0, 800ba76 <_dtoa_r+0xee>
 800ba5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba5e:	2301      	movs	r3, #1
 800ba60:	6013      	str	r3, [r2, #0]
 800ba62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	f000 8568 	beq.w	800c53a <_dtoa_r+0xbb2>
 800ba6a:	4b86      	ldr	r3, [pc, #536]	; (800bc84 <_dtoa_r+0x2fc>)
 800ba6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ba6e:	6013      	str	r3, [r2, #0]
 800ba70:	3b01      	subs	r3, #1
 800ba72:	9300      	str	r3, [sp, #0]
 800ba74:	e7da      	b.n	800ba2c <_dtoa_r+0xa4>
 800ba76:	aa10      	add	r2, sp, #64	; 0x40
 800ba78:	a911      	add	r1, sp, #68	; 0x44
 800ba7a:	4620      	mov	r0, r4
 800ba7c:	eeb0 0a48 	vmov.f32	s0, s16
 800ba80:	eef0 0a68 	vmov.f32	s1, s17
 800ba84:	f002 f838 	bl	800daf8 <__d2b>
 800ba88:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ba8c:	4682      	mov	sl, r0
 800ba8e:	2d00      	cmp	r5, #0
 800ba90:	d07f      	beq.n	800bb92 <_dtoa_r+0x20a>
 800ba92:	ee18 3a90 	vmov	r3, s17
 800ba96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba9a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ba9e:	ec51 0b18 	vmov	r0, r1, d8
 800baa2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800baa6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800baaa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800baae:	4619      	mov	r1, r3
 800bab0:	2200      	movs	r2, #0
 800bab2:	4b75      	ldr	r3, [pc, #468]	; (800bc88 <_dtoa_r+0x300>)
 800bab4:	f7f4 fc08 	bl	80002c8 <__aeabi_dsub>
 800bab8:	a367      	add	r3, pc, #412	; (adr r3, 800bc58 <_dtoa_r+0x2d0>)
 800baba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800babe:	f7f4 fdbb 	bl	8000638 <__aeabi_dmul>
 800bac2:	a367      	add	r3, pc, #412	; (adr r3, 800bc60 <_dtoa_r+0x2d8>)
 800bac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac8:	f7f4 fc00 	bl	80002cc <__adddf3>
 800bacc:	4606      	mov	r6, r0
 800bace:	4628      	mov	r0, r5
 800bad0:	460f      	mov	r7, r1
 800bad2:	f7f4 fd47 	bl	8000564 <__aeabi_i2d>
 800bad6:	a364      	add	r3, pc, #400	; (adr r3, 800bc68 <_dtoa_r+0x2e0>)
 800bad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800badc:	f7f4 fdac 	bl	8000638 <__aeabi_dmul>
 800bae0:	4602      	mov	r2, r0
 800bae2:	460b      	mov	r3, r1
 800bae4:	4630      	mov	r0, r6
 800bae6:	4639      	mov	r1, r7
 800bae8:	f7f4 fbf0 	bl	80002cc <__adddf3>
 800baec:	4606      	mov	r6, r0
 800baee:	460f      	mov	r7, r1
 800baf0:	f7f5 f852 	bl	8000b98 <__aeabi_d2iz>
 800baf4:	2200      	movs	r2, #0
 800baf6:	4683      	mov	fp, r0
 800baf8:	2300      	movs	r3, #0
 800bafa:	4630      	mov	r0, r6
 800bafc:	4639      	mov	r1, r7
 800bafe:	f7f5 f80d 	bl	8000b1c <__aeabi_dcmplt>
 800bb02:	b148      	cbz	r0, 800bb18 <_dtoa_r+0x190>
 800bb04:	4658      	mov	r0, fp
 800bb06:	f7f4 fd2d 	bl	8000564 <__aeabi_i2d>
 800bb0a:	4632      	mov	r2, r6
 800bb0c:	463b      	mov	r3, r7
 800bb0e:	f7f4 fffb 	bl	8000b08 <__aeabi_dcmpeq>
 800bb12:	b908      	cbnz	r0, 800bb18 <_dtoa_r+0x190>
 800bb14:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800bb18:	f1bb 0f16 	cmp.w	fp, #22
 800bb1c:	d857      	bhi.n	800bbce <_dtoa_r+0x246>
 800bb1e:	4b5b      	ldr	r3, [pc, #364]	; (800bc8c <_dtoa_r+0x304>)
 800bb20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bb24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb28:	ec51 0b18 	vmov	r0, r1, d8
 800bb2c:	f7f4 fff6 	bl	8000b1c <__aeabi_dcmplt>
 800bb30:	2800      	cmp	r0, #0
 800bb32:	d04e      	beq.n	800bbd2 <_dtoa_r+0x24a>
 800bb34:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800bb38:	2300      	movs	r3, #0
 800bb3a:	930c      	str	r3, [sp, #48]	; 0x30
 800bb3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb3e:	1b5b      	subs	r3, r3, r5
 800bb40:	1e5a      	subs	r2, r3, #1
 800bb42:	bf45      	ittet	mi
 800bb44:	f1c3 0301 	rsbmi	r3, r3, #1
 800bb48:	9305      	strmi	r3, [sp, #20]
 800bb4a:	2300      	movpl	r3, #0
 800bb4c:	2300      	movmi	r3, #0
 800bb4e:	9206      	str	r2, [sp, #24]
 800bb50:	bf54      	ite	pl
 800bb52:	9305      	strpl	r3, [sp, #20]
 800bb54:	9306      	strmi	r3, [sp, #24]
 800bb56:	f1bb 0f00 	cmp.w	fp, #0
 800bb5a:	db3c      	blt.n	800bbd6 <_dtoa_r+0x24e>
 800bb5c:	9b06      	ldr	r3, [sp, #24]
 800bb5e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bb62:	445b      	add	r3, fp
 800bb64:	9306      	str	r3, [sp, #24]
 800bb66:	2300      	movs	r3, #0
 800bb68:	9308      	str	r3, [sp, #32]
 800bb6a:	9b07      	ldr	r3, [sp, #28]
 800bb6c:	2b09      	cmp	r3, #9
 800bb6e:	d868      	bhi.n	800bc42 <_dtoa_r+0x2ba>
 800bb70:	2b05      	cmp	r3, #5
 800bb72:	bfc4      	itt	gt
 800bb74:	3b04      	subgt	r3, #4
 800bb76:	9307      	strgt	r3, [sp, #28]
 800bb78:	9b07      	ldr	r3, [sp, #28]
 800bb7a:	f1a3 0302 	sub.w	r3, r3, #2
 800bb7e:	bfcc      	ite	gt
 800bb80:	2500      	movgt	r5, #0
 800bb82:	2501      	movle	r5, #1
 800bb84:	2b03      	cmp	r3, #3
 800bb86:	f200 8085 	bhi.w	800bc94 <_dtoa_r+0x30c>
 800bb8a:	e8df f003 	tbb	[pc, r3]
 800bb8e:	3b2e      	.short	0x3b2e
 800bb90:	5839      	.short	0x5839
 800bb92:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bb96:	441d      	add	r5, r3
 800bb98:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bb9c:	2b20      	cmp	r3, #32
 800bb9e:	bfc1      	itttt	gt
 800bba0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bba4:	fa08 f803 	lslgt.w	r8, r8, r3
 800bba8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800bbac:	fa26 f303 	lsrgt.w	r3, r6, r3
 800bbb0:	bfd6      	itet	le
 800bbb2:	f1c3 0320 	rsble	r3, r3, #32
 800bbb6:	ea48 0003 	orrgt.w	r0, r8, r3
 800bbba:	fa06 f003 	lslle.w	r0, r6, r3
 800bbbe:	f7f4 fcc1 	bl	8000544 <__aeabi_ui2d>
 800bbc2:	2201      	movs	r2, #1
 800bbc4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800bbc8:	3d01      	subs	r5, #1
 800bbca:	920e      	str	r2, [sp, #56]	; 0x38
 800bbcc:	e76f      	b.n	800baae <_dtoa_r+0x126>
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e7b3      	b.n	800bb3a <_dtoa_r+0x1b2>
 800bbd2:	900c      	str	r0, [sp, #48]	; 0x30
 800bbd4:	e7b2      	b.n	800bb3c <_dtoa_r+0x1b4>
 800bbd6:	9b05      	ldr	r3, [sp, #20]
 800bbd8:	eba3 030b 	sub.w	r3, r3, fp
 800bbdc:	9305      	str	r3, [sp, #20]
 800bbde:	f1cb 0300 	rsb	r3, fp, #0
 800bbe2:	9308      	str	r3, [sp, #32]
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	930b      	str	r3, [sp, #44]	; 0x2c
 800bbe8:	e7bf      	b.n	800bb6a <_dtoa_r+0x1e2>
 800bbea:	2300      	movs	r3, #0
 800bbec:	9309      	str	r3, [sp, #36]	; 0x24
 800bbee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	dc52      	bgt.n	800bc9a <_dtoa_r+0x312>
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	9301      	str	r3, [sp, #4]
 800bbf8:	9304      	str	r3, [sp, #16]
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	920a      	str	r2, [sp, #40]	; 0x28
 800bbfe:	e00b      	b.n	800bc18 <_dtoa_r+0x290>
 800bc00:	2301      	movs	r3, #1
 800bc02:	e7f3      	b.n	800bbec <_dtoa_r+0x264>
 800bc04:	2300      	movs	r3, #0
 800bc06:	9309      	str	r3, [sp, #36]	; 0x24
 800bc08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc0a:	445b      	add	r3, fp
 800bc0c:	9301      	str	r3, [sp, #4]
 800bc0e:	3301      	adds	r3, #1
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	9304      	str	r3, [sp, #16]
 800bc14:	bfb8      	it	lt
 800bc16:	2301      	movlt	r3, #1
 800bc18:	69e0      	ldr	r0, [r4, #28]
 800bc1a:	2100      	movs	r1, #0
 800bc1c:	2204      	movs	r2, #4
 800bc1e:	f102 0614 	add.w	r6, r2, #20
 800bc22:	429e      	cmp	r6, r3
 800bc24:	d93d      	bls.n	800bca2 <_dtoa_r+0x31a>
 800bc26:	6041      	str	r1, [r0, #4]
 800bc28:	4620      	mov	r0, r4
 800bc2a:	f001 fc43 	bl	800d4b4 <_Balloc>
 800bc2e:	9000      	str	r0, [sp, #0]
 800bc30:	2800      	cmp	r0, #0
 800bc32:	d139      	bne.n	800bca8 <_dtoa_r+0x320>
 800bc34:	4b16      	ldr	r3, [pc, #88]	; (800bc90 <_dtoa_r+0x308>)
 800bc36:	4602      	mov	r2, r0
 800bc38:	f240 11af 	movw	r1, #431	; 0x1af
 800bc3c:	e6bd      	b.n	800b9ba <_dtoa_r+0x32>
 800bc3e:	2301      	movs	r3, #1
 800bc40:	e7e1      	b.n	800bc06 <_dtoa_r+0x27e>
 800bc42:	2501      	movs	r5, #1
 800bc44:	2300      	movs	r3, #0
 800bc46:	9307      	str	r3, [sp, #28]
 800bc48:	9509      	str	r5, [sp, #36]	; 0x24
 800bc4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bc4e:	9301      	str	r3, [sp, #4]
 800bc50:	9304      	str	r3, [sp, #16]
 800bc52:	2200      	movs	r2, #0
 800bc54:	2312      	movs	r3, #18
 800bc56:	e7d1      	b.n	800bbfc <_dtoa_r+0x274>
 800bc58:	636f4361 	.word	0x636f4361
 800bc5c:	3fd287a7 	.word	0x3fd287a7
 800bc60:	8b60c8b3 	.word	0x8b60c8b3
 800bc64:	3fc68a28 	.word	0x3fc68a28
 800bc68:	509f79fb 	.word	0x509f79fb
 800bc6c:	3fd34413 	.word	0x3fd34413
 800bc70:	08010693 	.word	0x08010693
 800bc74:	080106aa 	.word	0x080106aa
 800bc78:	7ff00000 	.word	0x7ff00000
 800bc7c:	0801068f 	.word	0x0801068f
 800bc80:	08010686 	.word	0x08010686
 800bc84:	0801073b 	.word	0x0801073b
 800bc88:	3ff80000 	.word	0x3ff80000
 800bc8c:	080107c0 	.word	0x080107c0
 800bc90:	08010702 	.word	0x08010702
 800bc94:	2301      	movs	r3, #1
 800bc96:	9309      	str	r3, [sp, #36]	; 0x24
 800bc98:	e7d7      	b.n	800bc4a <_dtoa_r+0x2c2>
 800bc9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc9c:	9301      	str	r3, [sp, #4]
 800bc9e:	9304      	str	r3, [sp, #16]
 800bca0:	e7ba      	b.n	800bc18 <_dtoa_r+0x290>
 800bca2:	3101      	adds	r1, #1
 800bca4:	0052      	lsls	r2, r2, #1
 800bca6:	e7ba      	b.n	800bc1e <_dtoa_r+0x296>
 800bca8:	69e3      	ldr	r3, [r4, #28]
 800bcaa:	9a00      	ldr	r2, [sp, #0]
 800bcac:	601a      	str	r2, [r3, #0]
 800bcae:	9b04      	ldr	r3, [sp, #16]
 800bcb0:	2b0e      	cmp	r3, #14
 800bcb2:	f200 80a8 	bhi.w	800be06 <_dtoa_r+0x47e>
 800bcb6:	2d00      	cmp	r5, #0
 800bcb8:	f000 80a5 	beq.w	800be06 <_dtoa_r+0x47e>
 800bcbc:	f1bb 0f00 	cmp.w	fp, #0
 800bcc0:	dd38      	ble.n	800bd34 <_dtoa_r+0x3ac>
 800bcc2:	4bc0      	ldr	r3, [pc, #768]	; (800bfc4 <_dtoa_r+0x63c>)
 800bcc4:	f00b 020f 	and.w	r2, fp, #15
 800bcc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bccc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bcd0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bcd4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800bcd8:	d019      	beq.n	800bd0e <_dtoa_r+0x386>
 800bcda:	4bbb      	ldr	r3, [pc, #748]	; (800bfc8 <_dtoa_r+0x640>)
 800bcdc:	ec51 0b18 	vmov	r0, r1, d8
 800bce0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bce4:	f7f4 fdd2 	bl	800088c <__aeabi_ddiv>
 800bce8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcec:	f008 080f 	and.w	r8, r8, #15
 800bcf0:	2503      	movs	r5, #3
 800bcf2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800bfc8 <_dtoa_r+0x640>
 800bcf6:	f1b8 0f00 	cmp.w	r8, #0
 800bcfa:	d10a      	bne.n	800bd12 <_dtoa_r+0x38a>
 800bcfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd00:	4632      	mov	r2, r6
 800bd02:	463b      	mov	r3, r7
 800bd04:	f7f4 fdc2 	bl	800088c <__aeabi_ddiv>
 800bd08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd0c:	e02b      	b.n	800bd66 <_dtoa_r+0x3de>
 800bd0e:	2502      	movs	r5, #2
 800bd10:	e7ef      	b.n	800bcf2 <_dtoa_r+0x36a>
 800bd12:	f018 0f01 	tst.w	r8, #1
 800bd16:	d008      	beq.n	800bd2a <_dtoa_r+0x3a2>
 800bd18:	4630      	mov	r0, r6
 800bd1a:	4639      	mov	r1, r7
 800bd1c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bd20:	f7f4 fc8a 	bl	8000638 <__aeabi_dmul>
 800bd24:	3501      	adds	r5, #1
 800bd26:	4606      	mov	r6, r0
 800bd28:	460f      	mov	r7, r1
 800bd2a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bd2e:	f109 0908 	add.w	r9, r9, #8
 800bd32:	e7e0      	b.n	800bcf6 <_dtoa_r+0x36e>
 800bd34:	f000 809f 	beq.w	800be76 <_dtoa_r+0x4ee>
 800bd38:	f1cb 0600 	rsb	r6, fp, #0
 800bd3c:	4ba1      	ldr	r3, [pc, #644]	; (800bfc4 <_dtoa_r+0x63c>)
 800bd3e:	4fa2      	ldr	r7, [pc, #648]	; (800bfc8 <_dtoa_r+0x640>)
 800bd40:	f006 020f 	and.w	r2, r6, #15
 800bd44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd4c:	ec51 0b18 	vmov	r0, r1, d8
 800bd50:	f7f4 fc72 	bl	8000638 <__aeabi_dmul>
 800bd54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd58:	1136      	asrs	r6, r6, #4
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	2502      	movs	r5, #2
 800bd5e:	2e00      	cmp	r6, #0
 800bd60:	d17e      	bne.n	800be60 <_dtoa_r+0x4d8>
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d1d0      	bne.n	800bd08 <_dtoa_r+0x380>
 800bd66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd68:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	f000 8084 	beq.w	800be7a <_dtoa_r+0x4f2>
 800bd72:	4b96      	ldr	r3, [pc, #600]	; (800bfcc <_dtoa_r+0x644>)
 800bd74:	2200      	movs	r2, #0
 800bd76:	4640      	mov	r0, r8
 800bd78:	4649      	mov	r1, r9
 800bd7a:	f7f4 fecf 	bl	8000b1c <__aeabi_dcmplt>
 800bd7e:	2800      	cmp	r0, #0
 800bd80:	d07b      	beq.n	800be7a <_dtoa_r+0x4f2>
 800bd82:	9b04      	ldr	r3, [sp, #16]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d078      	beq.n	800be7a <_dtoa_r+0x4f2>
 800bd88:	9b01      	ldr	r3, [sp, #4]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	dd39      	ble.n	800be02 <_dtoa_r+0x47a>
 800bd8e:	4b90      	ldr	r3, [pc, #576]	; (800bfd0 <_dtoa_r+0x648>)
 800bd90:	2200      	movs	r2, #0
 800bd92:	4640      	mov	r0, r8
 800bd94:	4649      	mov	r1, r9
 800bd96:	f7f4 fc4f 	bl	8000638 <__aeabi_dmul>
 800bd9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd9e:	9e01      	ldr	r6, [sp, #4]
 800bda0:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800bda4:	3501      	adds	r5, #1
 800bda6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bdaa:	4628      	mov	r0, r5
 800bdac:	f7f4 fbda 	bl	8000564 <__aeabi_i2d>
 800bdb0:	4642      	mov	r2, r8
 800bdb2:	464b      	mov	r3, r9
 800bdb4:	f7f4 fc40 	bl	8000638 <__aeabi_dmul>
 800bdb8:	4b86      	ldr	r3, [pc, #536]	; (800bfd4 <_dtoa_r+0x64c>)
 800bdba:	2200      	movs	r2, #0
 800bdbc:	f7f4 fa86 	bl	80002cc <__adddf3>
 800bdc0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800bdc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bdc8:	9303      	str	r3, [sp, #12]
 800bdca:	2e00      	cmp	r6, #0
 800bdcc:	d158      	bne.n	800be80 <_dtoa_r+0x4f8>
 800bdce:	4b82      	ldr	r3, [pc, #520]	; (800bfd8 <_dtoa_r+0x650>)
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	4640      	mov	r0, r8
 800bdd4:	4649      	mov	r1, r9
 800bdd6:	f7f4 fa77 	bl	80002c8 <__aeabi_dsub>
 800bdda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bdde:	4680      	mov	r8, r0
 800bde0:	4689      	mov	r9, r1
 800bde2:	f7f4 feb9 	bl	8000b58 <__aeabi_dcmpgt>
 800bde6:	2800      	cmp	r0, #0
 800bde8:	f040 8296 	bne.w	800c318 <_dtoa_r+0x990>
 800bdec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800bdf0:	4640      	mov	r0, r8
 800bdf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bdf6:	4649      	mov	r1, r9
 800bdf8:	f7f4 fe90 	bl	8000b1c <__aeabi_dcmplt>
 800bdfc:	2800      	cmp	r0, #0
 800bdfe:	f040 8289 	bne.w	800c314 <_dtoa_r+0x98c>
 800be02:	ed8d 8b02 	vstr	d8, [sp, #8]
 800be06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800be08:	2b00      	cmp	r3, #0
 800be0a:	f2c0 814e 	blt.w	800c0aa <_dtoa_r+0x722>
 800be0e:	f1bb 0f0e 	cmp.w	fp, #14
 800be12:	f300 814a 	bgt.w	800c0aa <_dtoa_r+0x722>
 800be16:	4b6b      	ldr	r3, [pc, #428]	; (800bfc4 <_dtoa_r+0x63c>)
 800be18:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800be1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be22:	2b00      	cmp	r3, #0
 800be24:	f280 80dc 	bge.w	800bfe0 <_dtoa_r+0x658>
 800be28:	9b04      	ldr	r3, [sp, #16]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	f300 80d8 	bgt.w	800bfe0 <_dtoa_r+0x658>
 800be30:	f040 826f 	bne.w	800c312 <_dtoa_r+0x98a>
 800be34:	4b68      	ldr	r3, [pc, #416]	; (800bfd8 <_dtoa_r+0x650>)
 800be36:	2200      	movs	r2, #0
 800be38:	4640      	mov	r0, r8
 800be3a:	4649      	mov	r1, r9
 800be3c:	f7f4 fbfc 	bl	8000638 <__aeabi_dmul>
 800be40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be44:	f7f4 fe7e 	bl	8000b44 <__aeabi_dcmpge>
 800be48:	9e04      	ldr	r6, [sp, #16]
 800be4a:	4637      	mov	r7, r6
 800be4c:	2800      	cmp	r0, #0
 800be4e:	f040 8245 	bne.w	800c2dc <_dtoa_r+0x954>
 800be52:	9d00      	ldr	r5, [sp, #0]
 800be54:	2331      	movs	r3, #49	; 0x31
 800be56:	f805 3b01 	strb.w	r3, [r5], #1
 800be5a:	f10b 0b01 	add.w	fp, fp, #1
 800be5e:	e241      	b.n	800c2e4 <_dtoa_r+0x95c>
 800be60:	07f2      	lsls	r2, r6, #31
 800be62:	d505      	bpl.n	800be70 <_dtoa_r+0x4e8>
 800be64:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be68:	f7f4 fbe6 	bl	8000638 <__aeabi_dmul>
 800be6c:	3501      	adds	r5, #1
 800be6e:	2301      	movs	r3, #1
 800be70:	1076      	asrs	r6, r6, #1
 800be72:	3708      	adds	r7, #8
 800be74:	e773      	b.n	800bd5e <_dtoa_r+0x3d6>
 800be76:	2502      	movs	r5, #2
 800be78:	e775      	b.n	800bd66 <_dtoa_r+0x3de>
 800be7a:	9e04      	ldr	r6, [sp, #16]
 800be7c:	465f      	mov	r7, fp
 800be7e:	e792      	b.n	800bda6 <_dtoa_r+0x41e>
 800be80:	9900      	ldr	r1, [sp, #0]
 800be82:	4b50      	ldr	r3, [pc, #320]	; (800bfc4 <_dtoa_r+0x63c>)
 800be84:	ed9d 7b02 	vldr	d7, [sp, #8]
 800be88:	4431      	add	r1, r6
 800be8a:	9102      	str	r1, [sp, #8]
 800be8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be8e:	eeb0 9a47 	vmov.f32	s18, s14
 800be92:	eef0 9a67 	vmov.f32	s19, s15
 800be96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800be9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800be9e:	2900      	cmp	r1, #0
 800bea0:	d044      	beq.n	800bf2c <_dtoa_r+0x5a4>
 800bea2:	494e      	ldr	r1, [pc, #312]	; (800bfdc <_dtoa_r+0x654>)
 800bea4:	2000      	movs	r0, #0
 800bea6:	f7f4 fcf1 	bl	800088c <__aeabi_ddiv>
 800beaa:	ec53 2b19 	vmov	r2, r3, d9
 800beae:	f7f4 fa0b 	bl	80002c8 <__aeabi_dsub>
 800beb2:	9d00      	ldr	r5, [sp, #0]
 800beb4:	ec41 0b19 	vmov	d9, r0, r1
 800beb8:	4649      	mov	r1, r9
 800beba:	4640      	mov	r0, r8
 800bebc:	f7f4 fe6c 	bl	8000b98 <__aeabi_d2iz>
 800bec0:	4606      	mov	r6, r0
 800bec2:	f7f4 fb4f 	bl	8000564 <__aeabi_i2d>
 800bec6:	4602      	mov	r2, r0
 800bec8:	460b      	mov	r3, r1
 800beca:	4640      	mov	r0, r8
 800becc:	4649      	mov	r1, r9
 800bece:	f7f4 f9fb 	bl	80002c8 <__aeabi_dsub>
 800bed2:	3630      	adds	r6, #48	; 0x30
 800bed4:	f805 6b01 	strb.w	r6, [r5], #1
 800bed8:	ec53 2b19 	vmov	r2, r3, d9
 800bedc:	4680      	mov	r8, r0
 800bede:	4689      	mov	r9, r1
 800bee0:	f7f4 fe1c 	bl	8000b1c <__aeabi_dcmplt>
 800bee4:	2800      	cmp	r0, #0
 800bee6:	d164      	bne.n	800bfb2 <_dtoa_r+0x62a>
 800bee8:	4642      	mov	r2, r8
 800beea:	464b      	mov	r3, r9
 800beec:	4937      	ldr	r1, [pc, #220]	; (800bfcc <_dtoa_r+0x644>)
 800beee:	2000      	movs	r0, #0
 800bef0:	f7f4 f9ea 	bl	80002c8 <__aeabi_dsub>
 800bef4:	ec53 2b19 	vmov	r2, r3, d9
 800bef8:	f7f4 fe10 	bl	8000b1c <__aeabi_dcmplt>
 800befc:	2800      	cmp	r0, #0
 800befe:	f040 80b6 	bne.w	800c06e <_dtoa_r+0x6e6>
 800bf02:	9b02      	ldr	r3, [sp, #8]
 800bf04:	429d      	cmp	r5, r3
 800bf06:	f43f af7c 	beq.w	800be02 <_dtoa_r+0x47a>
 800bf0a:	4b31      	ldr	r3, [pc, #196]	; (800bfd0 <_dtoa_r+0x648>)
 800bf0c:	ec51 0b19 	vmov	r0, r1, d9
 800bf10:	2200      	movs	r2, #0
 800bf12:	f7f4 fb91 	bl	8000638 <__aeabi_dmul>
 800bf16:	4b2e      	ldr	r3, [pc, #184]	; (800bfd0 <_dtoa_r+0x648>)
 800bf18:	ec41 0b19 	vmov	d9, r0, r1
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	4640      	mov	r0, r8
 800bf20:	4649      	mov	r1, r9
 800bf22:	f7f4 fb89 	bl	8000638 <__aeabi_dmul>
 800bf26:	4680      	mov	r8, r0
 800bf28:	4689      	mov	r9, r1
 800bf2a:	e7c5      	b.n	800beb8 <_dtoa_r+0x530>
 800bf2c:	ec51 0b17 	vmov	r0, r1, d7
 800bf30:	f7f4 fb82 	bl	8000638 <__aeabi_dmul>
 800bf34:	9b02      	ldr	r3, [sp, #8]
 800bf36:	9d00      	ldr	r5, [sp, #0]
 800bf38:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf3a:	ec41 0b19 	vmov	d9, r0, r1
 800bf3e:	4649      	mov	r1, r9
 800bf40:	4640      	mov	r0, r8
 800bf42:	f7f4 fe29 	bl	8000b98 <__aeabi_d2iz>
 800bf46:	4606      	mov	r6, r0
 800bf48:	f7f4 fb0c 	bl	8000564 <__aeabi_i2d>
 800bf4c:	3630      	adds	r6, #48	; 0x30
 800bf4e:	4602      	mov	r2, r0
 800bf50:	460b      	mov	r3, r1
 800bf52:	4640      	mov	r0, r8
 800bf54:	4649      	mov	r1, r9
 800bf56:	f7f4 f9b7 	bl	80002c8 <__aeabi_dsub>
 800bf5a:	f805 6b01 	strb.w	r6, [r5], #1
 800bf5e:	9b02      	ldr	r3, [sp, #8]
 800bf60:	429d      	cmp	r5, r3
 800bf62:	4680      	mov	r8, r0
 800bf64:	4689      	mov	r9, r1
 800bf66:	f04f 0200 	mov.w	r2, #0
 800bf6a:	d124      	bne.n	800bfb6 <_dtoa_r+0x62e>
 800bf6c:	4b1b      	ldr	r3, [pc, #108]	; (800bfdc <_dtoa_r+0x654>)
 800bf6e:	ec51 0b19 	vmov	r0, r1, d9
 800bf72:	f7f4 f9ab 	bl	80002cc <__adddf3>
 800bf76:	4602      	mov	r2, r0
 800bf78:	460b      	mov	r3, r1
 800bf7a:	4640      	mov	r0, r8
 800bf7c:	4649      	mov	r1, r9
 800bf7e:	f7f4 fdeb 	bl	8000b58 <__aeabi_dcmpgt>
 800bf82:	2800      	cmp	r0, #0
 800bf84:	d173      	bne.n	800c06e <_dtoa_r+0x6e6>
 800bf86:	ec53 2b19 	vmov	r2, r3, d9
 800bf8a:	4914      	ldr	r1, [pc, #80]	; (800bfdc <_dtoa_r+0x654>)
 800bf8c:	2000      	movs	r0, #0
 800bf8e:	f7f4 f99b 	bl	80002c8 <__aeabi_dsub>
 800bf92:	4602      	mov	r2, r0
 800bf94:	460b      	mov	r3, r1
 800bf96:	4640      	mov	r0, r8
 800bf98:	4649      	mov	r1, r9
 800bf9a:	f7f4 fdbf 	bl	8000b1c <__aeabi_dcmplt>
 800bf9e:	2800      	cmp	r0, #0
 800bfa0:	f43f af2f 	beq.w	800be02 <_dtoa_r+0x47a>
 800bfa4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bfa6:	1e6b      	subs	r3, r5, #1
 800bfa8:	930f      	str	r3, [sp, #60]	; 0x3c
 800bfaa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bfae:	2b30      	cmp	r3, #48	; 0x30
 800bfb0:	d0f8      	beq.n	800bfa4 <_dtoa_r+0x61c>
 800bfb2:	46bb      	mov	fp, r7
 800bfb4:	e04a      	b.n	800c04c <_dtoa_r+0x6c4>
 800bfb6:	4b06      	ldr	r3, [pc, #24]	; (800bfd0 <_dtoa_r+0x648>)
 800bfb8:	f7f4 fb3e 	bl	8000638 <__aeabi_dmul>
 800bfbc:	4680      	mov	r8, r0
 800bfbe:	4689      	mov	r9, r1
 800bfc0:	e7bd      	b.n	800bf3e <_dtoa_r+0x5b6>
 800bfc2:	bf00      	nop
 800bfc4:	080107c0 	.word	0x080107c0
 800bfc8:	08010798 	.word	0x08010798
 800bfcc:	3ff00000 	.word	0x3ff00000
 800bfd0:	40240000 	.word	0x40240000
 800bfd4:	401c0000 	.word	0x401c0000
 800bfd8:	40140000 	.word	0x40140000
 800bfdc:	3fe00000 	.word	0x3fe00000
 800bfe0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bfe4:	9d00      	ldr	r5, [sp, #0]
 800bfe6:	4642      	mov	r2, r8
 800bfe8:	464b      	mov	r3, r9
 800bfea:	4630      	mov	r0, r6
 800bfec:	4639      	mov	r1, r7
 800bfee:	f7f4 fc4d 	bl	800088c <__aeabi_ddiv>
 800bff2:	f7f4 fdd1 	bl	8000b98 <__aeabi_d2iz>
 800bff6:	9001      	str	r0, [sp, #4]
 800bff8:	f7f4 fab4 	bl	8000564 <__aeabi_i2d>
 800bffc:	4642      	mov	r2, r8
 800bffe:	464b      	mov	r3, r9
 800c000:	f7f4 fb1a 	bl	8000638 <__aeabi_dmul>
 800c004:	4602      	mov	r2, r0
 800c006:	460b      	mov	r3, r1
 800c008:	4630      	mov	r0, r6
 800c00a:	4639      	mov	r1, r7
 800c00c:	f7f4 f95c 	bl	80002c8 <__aeabi_dsub>
 800c010:	9e01      	ldr	r6, [sp, #4]
 800c012:	9f04      	ldr	r7, [sp, #16]
 800c014:	3630      	adds	r6, #48	; 0x30
 800c016:	f805 6b01 	strb.w	r6, [r5], #1
 800c01a:	9e00      	ldr	r6, [sp, #0]
 800c01c:	1bae      	subs	r6, r5, r6
 800c01e:	42b7      	cmp	r7, r6
 800c020:	4602      	mov	r2, r0
 800c022:	460b      	mov	r3, r1
 800c024:	d134      	bne.n	800c090 <_dtoa_r+0x708>
 800c026:	f7f4 f951 	bl	80002cc <__adddf3>
 800c02a:	4642      	mov	r2, r8
 800c02c:	464b      	mov	r3, r9
 800c02e:	4606      	mov	r6, r0
 800c030:	460f      	mov	r7, r1
 800c032:	f7f4 fd91 	bl	8000b58 <__aeabi_dcmpgt>
 800c036:	b9c8      	cbnz	r0, 800c06c <_dtoa_r+0x6e4>
 800c038:	4642      	mov	r2, r8
 800c03a:	464b      	mov	r3, r9
 800c03c:	4630      	mov	r0, r6
 800c03e:	4639      	mov	r1, r7
 800c040:	f7f4 fd62 	bl	8000b08 <__aeabi_dcmpeq>
 800c044:	b110      	cbz	r0, 800c04c <_dtoa_r+0x6c4>
 800c046:	9b01      	ldr	r3, [sp, #4]
 800c048:	07db      	lsls	r3, r3, #31
 800c04a:	d40f      	bmi.n	800c06c <_dtoa_r+0x6e4>
 800c04c:	4651      	mov	r1, sl
 800c04e:	4620      	mov	r0, r4
 800c050:	f001 fa70 	bl	800d534 <_Bfree>
 800c054:	2300      	movs	r3, #0
 800c056:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c058:	702b      	strb	r3, [r5, #0]
 800c05a:	f10b 0301 	add.w	r3, fp, #1
 800c05e:	6013      	str	r3, [r2, #0]
 800c060:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c062:	2b00      	cmp	r3, #0
 800c064:	f43f ace2 	beq.w	800ba2c <_dtoa_r+0xa4>
 800c068:	601d      	str	r5, [r3, #0]
 800c06a:	e4df      	b.n	800ba2c <_dtoa_r+0xa4>
 800c06c:	465f      	mov	r7, fp
 800c06e:	462b      	mov	r3, r5
 800c070:	461d      	mov	r5, r3
 800c072:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c076:	2a39      	cmp	r2, #57	; 0x39
 800c078:	d106      	bne.n	800c088 <_dtoa_r+0x700>
 800c07a:	9a00      	ldr	r2, [sp, #0]
 800c07c:	429a      	cmp	r2, r3
 800c07e:	d1f7      	bne.n	800c070 <_dtoa_r+0x6e8>
 800c080:	9900      	ldr	r1, [sp, #0]
 800c082:	2230      	movs	r2, #48	; 0x30
 800c084:	3701      	adds	r7, #1
 800c086:	700a      	strb	r2, [r1, #0]
 800c088:	781a      	ldrb	r2, [r3, #0]
 800c08a:	3201      	adds	r2, #1
 800c08c:	701a      	strb	r2, [r3, #0]
 800c08e:	e790      	b.n	800bfb2 <_dtoa_r+0x62a>
 800c090:	4ba3      	ldr	r3, [pc, #652]	; (800c320 <_dtoa_r+0x998>)
 800c092:	2200      	movs	r2, #0
 800c094:	f7f4 fad0 	bl	8000638 <__aeabi_dmul>
 800c098:	2200      	movs	r2, #0
 800c09a:	2300      	movs	r3, #0
 800c09c:	4606      	mov	r6, r0
 800c09e:	460f      	mov	r7, r1
 800c0a0:	f7f4 fd32 	bl	8000b08 <__aeabi_dcmpeq>
 800c0a4:	2800      	cmp	r0, #0
 800c0a6:	d09e      	beq.n	800bfe6 <_dtoa_r+0x65e>
 800c0a8:	e7d0      	b.n	800c04c <_dtoa_r+0x6c4>
 800c0aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0ac:	2a00      	cmp	r2, #0
 800c0ae:	f000 80ca 	beq.w	800c246 <_dtoa_r+0x8be>
 800c0b2:	9a07      	ldr	r2, [sp, #28]
 800c0b4:	2a01      	cmp	r2, #1
 800c0b6:	f300 80ad 	bgt.w	800c214 <_dtoa_r+0x88c>
 800c0ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c0bc:	2a00      	cmp	r2, #0
 800c0be:	f000 80a5 	beq.w	800c20c <_dtoa_r+0x884>
 800c0c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c0c6:	9e08      	ldr	r6, [sp, #32]
 800c0c8:	9d05      	ldr	r5, [sp, #20]
 800c0ca:	9a05      	ldr	r2, [sp, #20]
 800c0cc:	441a      	add	r2, r3
 800c0ce:	9205      	str	r2, [sp, #20]
 800c0d0:	9a06      	ldr	r2, [sp, #24]
 800c0d2:	2101      	movs	r1, #1
 800c0d4:	441a      	add	r2, r3
 800c0d6:	4620      	mov	r0, r4
 800c0d8:	9206      	str	r2, [sp, #24]
 800c0da:	f001 fae1 	bl	800d6a0 <__i2b>
 800c0de:	4607      	mov	r7, r0
 800c0e0:	b165      	cbz	r5, 800c0fc <_dtoa_r+0x774>
 800c0e2:	9b06      	ldr	r3, [sp, #24]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	dd09      	ble.n	800c0fc <_dtoa_r+0x774>
 800c0e8:	42ab      	cmp	r3, r5
 800c0ea:	9a05      	ldr	r2, [sp, #20]
 800c0ec:	bfa8      	it	ge
 800c0ee:	462b      	movge	r3, r5
 800c0f0:	1ad2      	subs	r2, r2, r3
 800c0f2:	9205      	str	r2, [sp, #20]
 800c0f4:	9a06      	ldr	r2, [sp, #24]
 800c0f6:	1aed      	subs	r5, r5, r3
 800c0f8:	1ad3      	subs	r3, r2, r3
 800c0fa:	9306      	str	r3, [sp, #24]
 800c0fc:	9b08      	ldr	r3, [sp, #32]
 800c0fe:	b1f3      	cbz	r3, 800c13e <_dtoa_r+0x7b6>
 800c100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c102:	2b00      	cmp	r3, #0
 800c104:	f000 80a3 	beq.w	800c24e <_dtoa_r+0x8c6>
 800c108:	2e00      	cmp	r6, #0
 800c10a:	dd10      	ble.n	800c12e <_dtoa_r+0x7a6>
 800c10c:	4639      	mov	r1, r7
 800c10e:	4632      	mov	r2, r6
 800c110:	4620      	mov	r0, r4
 800c112:	f001 fb85 	bl	800d820 <__pow5mult>
 800c116:	4652      	mov	r2, sl
 800c118:	4601      	mov	r1, r0
 800c11a:	4607      	mov	r7, r0
 800c11c:	4620      	mov	r0, r4
 800c11e:	f001 fad5 	bl	800d6cc <__multiply>
 800c122:	4651      	mov	r1, sl
 800c124:	4680      	mov	r8, r0
 800c126:	4620      	mov	r0, r4
 800c128:	f001 fa04 	bl	800d534 <_Bfree>
 800c12c:	46c2      	mov	sl, r8
 800c12e:	9b08      	ldr	r3, [sp, #32]
 800c130:	1b9a      	subs	r2, r3, r6
 800c132:	d004      	beq.n	800c13e <_dtoa_r+0x7b6>
 800c134:	4651      	mov	r1, sl
 800c136:	4620      	mov	r0, r4
 800c138:	f001 fb72 	bl	800d820 <__pow5mult>
 800c13c:	4682      	mov	sl, r0
 800c13e:	2101      	movs	r1, #1
 800c140:	4620      	mov	r0, r4
 800c142:	f001 faad 	bl	800d6a0 <__i2b>
 800c146:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c148:	2b00      	cmp	r3, #0
 800c14a:	4606      	mov	r6, r0
 800c14c:	f340 8081 	ble.w	800c252 <_dtoa_r+0x8ca>
 800c150:	461a      	mov	r2, r3
 800c152:	4601      	mov	r1, r0
 800c154:	4620      	mov	r0, r4
 800c156:	f001 fb63 	bl	800d820 <__pow5mult>
 800c15a:	9b07      	ldr	r3, [sp, #28]
 800c15c:	2b01      	cmp	r3, #1
 800c15e:	4606      	mov	r6, r0
 800c160:	dd7a      	ble.n	800c258 <_dtoa_r+0x8d0>
 800c162:	f04f 0800 	mov.w	r8, #0
 800c166:	6933      	ldr	r3, [r6, #16]
 800c168:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c16c:	6918      	ldr	r0, [r3, #16]
 800c16e:	f001 fa49 	bl	800d604 <__hi0bits>
 800c172:	f1c0 0020 	rsb	r0, r0, #32
 800c176:	9b06      	ldr	r3, [sp, #24]
 800c178:	4418      	add	r0, r3
 800c17a:	f010 001f 	ands.w	r0, r0, #31
 800c17e:	f000 8094 	beq.w	800c2aa <_dtoa_r+0x922>
 800c182:	f1c0 0320 	rsb	r3, r0, #32
 800c186:	2b04      	cmp	r3, #4
 800c188:	f340 8085 	ble.w	800c296 <_dtoa_r+0x90e>
 800c18c:	9b05      	ldr	r3, [sp, #20]
 800c18e:	f1c0 001c 	rsb	r0, r0, #28
 800c192:	4403      	add	r3, r0
 800c194:	9305      	str	r3, [sp, #20]
 800c196:	9b06      	ldr	r3, [sp, #24]
 800c198:	4403      	add	r3, r0
 800c19a:	4405      	add	r5, r0
 800c19c:	9306      	str	r3, [sp, #24]
 800c19e:	9b05      	ldr	r3, [sp, #20]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	dd05      	ble.n	800c1b0 <_dtoa_r+0x828>
 800c1a4:	4651      	mov	r1, sl
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	4620      	mov	r0, r4
 800c1aa:	f001 fb93 	bl	800d8d4 <__lshift>
 800c1ae:	4682      	mov	sl, r0
 800c1b0:	9b06      	ldr	r3, [sp, #24]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	dd05      	ble.n	800c1c2 <_dtoa_r+0x83a>
 800c1b6:	4631      	mov	r1, r6
 800c1b8:	461a      	mov	r2, r3
 800c1ba:	4620      	mov	r0, r4
 800c1bc:	f001 fb8a 	bl	800d8d4 <__lshift>
 800c1c0:	4606      	mov	r6, r0
 800c1c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d072      	beq.n	800c2ae <_dtoa_r+0x926>
 800c1c8:	4631      	mov	r1, r6
 800c1ca:	4650      	mov	r0, sl
 800c1cc:	f001 fbee 	bl	800d9ac <__mcmp>
 800c1d0:	2800      	cmp	r0, #0
 800c1d2:	da6c      	bge.n	800c2ae <_dtoa_r+0x926>
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	4651      	mov	r1, sl
 800c1d8:	220a      	movs	r2, #10
 800c1da:	4620      	mov	r0, r4
 800c1dc:	f001 f9cc 	bl	800d578 <__multadd>
 800c1e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1e2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c1e6:	4682      	mov	sl, r0
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	f000 81b0 	beq.w	800c54e <_dtoa_r+0xbc6>
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	4639      	mov	r1, r7
 800c1f2:	220a      	movs	r2, #10
 800c1f4:	4620      	mov	r0, r4
 800c1f6:	f001 f9bf 	bl	800d578 <__multadd>
 800c1fa:	9b01      	ldr	r3, [sp, #4]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	4607      	mov	r7, r0
 800c200:	f300 8096 	bgt.w	800c330 <_dtoa_r+0x9a8>
 800c204:	9b07      	ldr	r3, [sp, #28]
 800c206:	2b02      	cmp	r3, #2
 800c208:	dc59      	bgt.n	800c2be <_dtoa_r+0x936>
 800c20a:	e091      	b.n	800c330 <_dtoa_r+0x9a8>
 800c20c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c20e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c212:	e758      	b.n	800c0c6 <_dtoa_r+0x73e>
 800c214:	9b04      	ldr	r3, [sp, #16]
 800c216:	1e5e      	subs	r6, r3, #1
 800c218:	9b08      	ldr	r3, [sp, #32]
 800c21a:	42b3      	cmp	r3, r6
 800c21c:	bfbf      	itttt	lt
 800c21e:	9b08      	ldrlt	r3, [sp, #32]
 800c220:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c222:	9608      	strlt	r6, [sp, #32]
 800c224:	1af3      	sublt	r3, r6, r3
 800c226:	bfb4      	ite	lt
 800c228:	18d2      	addlt	r2, r2, r3
 800c22a:	1b9e      	subge	r6, r3, r6
 800c22c:	9b04      	ldr	r3, [sp, #16]
 800c22e:	bfbc      	itt	lt
 800c230:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c232:	2600      	movlt	r6, #0
 800c234:	2b00      	cmp	r3, #0
 800c236:	bfb7      	itett	lt
 800c238:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c23c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c240:	1a9d      	sublt	r5, r3, r2
 800c242:	2300      	movlt	r3, #0
 800c244:	e741      	b.n	800c0ca <_dtoa_r+0x742>
 800c246:	9e08      	ldr	r6, [sp, #32]
 800c248:	9d05      	ldr	r5, [sp, #20]
 800c24a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c24c:	e748      	b.n	800c0e0 <_dtoa_r+0x758>
 800c24e:	9a08      	ldr	r2, [sp, #32]
 800c250:	e770      	b.n	800c134 <_dtoa_r+0x7ac>
 800c252:	9b07      	ldr	r3, [sp, #28]
 800c254:	2b01      	cmp	r3, #1
 800c256:	dc19      	bgt.n	800c28c <_dtoa_r+0x904>
 800c258:	9b02      	ldr	r3, [sp, #8]
 800c25a:	b9bb      	cbnz	r3, 800c28c <_dtoa_r+0x904>
 800c25c:	9b03      	ldr	r3, [sp, #12]
 800c25e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c262:	b99b      	cbnz	r3, 800c28c <_dtoa_r+0x904>
 800c264:	9b03      	ldr	r3, [sp, #12]
 800c266:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c26a:	0d1b      	lsrs	r3, r3, #20
 800c26c:	051b      	lsls	r3, r3, #20
 800c26e:	b183      	cbz	r3, 800c292 <_dtoa_r+0x90a>
 800c270:	9b05      	ldr	r3, [sp, #20]
 800c272:	3301      	adds	r3, #1
 800c274:	9305      	str	r3, [sp, #20]
 800c276:	9b06      	ldr	r3, [sp, #24]
 800c278:	3301      	adds	r3, #1
 800c27a:	9306      	str	r3, [sp, #24]
 800c27c:	f04f 0801 	mov.w	r8, #1
 800c280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c282:	2b00      	cmp	r3, #0
 800c284:	f47f af6f 	bne.w	800c166 <_dtoa_r+0x7de>
 800c288:	2001      	movs	r0, #1
 800c28a:	e774      	b.n	800c176 <_dtoa_r+0x7ee>
 800c28c:	f04f 0800 	mov.w	r8, #0
 800c290:	e7f6      	b.n	800c280 <_dtoa_r+0x8f8>
 800c292:	4698      	mov	r8, r3
 800c294:	e7f4      	b.n	800c280 <_dtoa_r+0x8f8>
 800c296:	d082      	beq.n	800c19e <_dtoa_r+0x816>
 800c298:	9a05      	ldr	r2, [sp, #20]
 800c29a:	331c      	adds	r3, #28
 800c29c:	441a      	add	r2, r3
 800c29e:	9205      	str	r2, [sp, #20]
 800c2a0:	9a06      	ldr	r2, [sp, #24]
 800c2a2:	441a      	add	r2, r3
 800c2a4:	441d      	add	r5, r3
 800c2a6:	9206      	str	r2, [sp, #24]
 800c2a8:	e779      	b.n	800c19e <_dtoa_r+0x816>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	e7f4      	b.n	800c298 <_dtoa_r+0x910>
 800c2ae:	9b04      	ldr	r3, [sp, #16]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	dc37      	bgt.n	800c324 <_dtoa_r+0x99c>
 800c2b4:	9b07      	ldr	r3, [sp, #28]
 800c2b6:	2b02      	cmp	r3, #2
 800c2b8:	dd34      	ble.n	800c324 <_dtoa_r+0x99c>
 800c2ba:	9b04      	ldr	r3, [sp, #16]
 800c2bc:	9301      	str	r3, [sp, #4]
 800c2be:	9b01      	ldr	r3, [sp, #4]
 800c2c0:	b963      	cbnz	r3, 800c2dc <_dtoa_r+0x954>
 800c2c2:	4631      	mov	r1, r6
 800c2c4:	2205      	movs	r2, #5
 800c2c6:	4620      	mov	r0, r4
 800c2c8:	f001 f956 	bl	800d578 <__multadd>
 800c2cc:	4601      	mov	r1, r0
 800c2ce:	4606      	mov	r6, r0
 800c2d0:	4650      	mov	r0, sl
 800c2d2:	f001 fb6b 	bl	800d9ac <__mcmp>
 800c2d6:	2800      	cmp	r0, #0
 800c2d8:	f73f adbb 	bgt.w	800be52 <_dtoa_r+0x4ca>
 800c2dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2de:	9d00      	ldr	r5, [sp, #0]
 800c2e0:	ea6f 0b03 	mvn.w	fp, r3
 800c2e4:	f04f 0800 	mov.w	r8, #0
 800c2e8:	4631      	mov	r1, r6
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	f001 f922 	bl	800d534 <_Bfree>
 800c2f0:	2f00      	cmp	r7, #0
 800c2f2:	f43f aeab 	beq.w	800c04c <_dtoa_r+0x6c4>
 800c2f6:	f1b8 0f00 	cmp.w	r8, #0
 800c2fa:	d005      	beq.n	800c308 <_dtoa_r+0x980>
 800c2fc:	45b8      	cmp	r8, r7
 800c2fe:	d003      	beq.n	800c308 <_dtoa_r+0x980>
 800c300:	4641      	mov	r1, r8
 800c302:	4620      	mov	r0, r4
 800c304:	f001 f916 	bl	800d534 <_Bfree>
 800c308:	4639      	mov	r1, r7
 800c30a:	4620      	mov	r0, r4
 800c30c:	f001 f912 	bl	800d534 <_Bfree>
 800c310:	e69c      	b.n	800c04c <_dtoa_r+0x6c4>
 800c312:	2600      	movs	r6, #0
 800c314:	4637      	mov	r7, r6
 800c316:	e7e1      	b.n	800c2dc <_dtoa_r+0x954>
 800c318:	46bb      	mov	fp, r7
 800c31a:	4637      	mov	r7, r6
 800c31c:	e599      	b.n	800be52 <_dtoa_r+0x4ca>
 800c31e:	bf00      	nop
 800c320:	40240000 	.word	0x40240000
 800c324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c326:	2b00      	cmp	r3, #0
 800c328:	f000 80c8 	beq.w	800c4bc <_dtoa_r+0xb34>
 800c32c:	9b04      	ldr	r3, [sp, #16]
 800c32e:	9301      	str	r3, [sp, #4]
 800c330:	2d00      	cmp	r5, #0
 800c332:	dd05      	ble.n	800c340 <_dtoa_r+0x9b8>
 800c334:	4639      	mov	r1, r7
 800c336:	462a      	mov	r2, r5
 800c338:	4620      	mov	r0, r4
 800c33a:	f001 facb 	bl	800d8d4 <__lshift>
 800c33e:	4607      	mov	r7, r0
 800c340:	f1b8 0f00 	cmp.w	r8, #0
 800c344:	d05b      	beq.n	800c3fe <_dtoa_r+0xa76>
 800c346:	6879      	ldr	r1, [r7, #4]
 800c348:	4620      	mov	r0, r4
 800c34a:	f001 f8b3 	bl	800d4b4 <_Balloc>
 800c34e:	4605      	mov	r5, r0
 800c350:	b928      	cbnz	r0, 800c35e <_dtoa_r+0x9d6>
 800c352:	4b83      	ldr	r3, [pc, #524]	; (800c560 <_dtoa_r+0xbd8>)
 800c354:	4602      	mov	r2, r0
 800c356:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c35a:	f7ff bb2e 	b.w	800b9ba <_dtoa_r+0x32>
 800c35e:	693a      	ldr	r2, [r7, #16]
 800c360:	3202      	adds	r2, #2
 800c362:	0092      	lsls	r2, r2, #2
 800c364:	f107 010c 	add.w	r1, r7, #12
 800c368:	300c      	adds	r0, #12
 800c36a:	f001 fed7 	bl	800e11c <memcpy>
 800c36e:	2201      	movs	r2, #1
 800c370:	4629      	mov	r1, r5
 800c372:	4620      	mov	r0, r4
 800c374:	f001 faae 	bl	800d8d4 <__lshift>
 800c378:	9b00      	ldr	r3, [sp, #0]
 800c37a:	3301      	adds	r3, #1
 800c37c:	9304      	str	r3, [sp, #16]
 800c37e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c382:	4413      	add	r3, r2
 800c384:	9308      	str	r3, [sp, #32]
 800c386:	9b02      	ldr	r3, [sp, #8]
 800c388:	f003 0301 	and.w	r3, r3, #1
 800c38c:	46b8      	mov	r8, r7
 800c38e:	9306      	str	r3, [sp, #24]
 800c390:	4607      	mov	r7, r0
 800c392:	9b04      	ldr	r3, [sp, #16]
 800c394:	4631      	mov	r1, r6
 800c396:	3b01      	subs	r3, #1
 800c398:	4650      	mov	r0, sl
 800c39a:	9301      	str	r3, [sp, #4]
 800c39c:	f7ff fa6c 	bl	800b878 <quorem>
 800c3a0:	4641      	mov	r1, r8
 800c3a2:	9002      	str	r0, [sp, #8]
 800c3a4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c3a8:	4650      	mov	r0, sl
 800c3aa:	f001 faff 	bl	800d9ac <__mcmp>
 800c3ae:	463a      	mov	r2, r7
 800c3b0:	9005      	str	r0, [sp, #20]
 800c3b2:	4631      	mov	r1, r6
 800c3b4:	4620      	mov	r0, r4
 800c3b6:	f001 fb15 	bl	800d9e4 <__mdiff>
 800c3ba:	68c2      	ldr	r2, [r0, #12]
 800c3bc:	4605      	mov	r5, r0
 800c3be:	bb02      	cbnz	r2, 800c402 <_dtoa_r+0xa7a>
 800c3c0:	4601      	mov	r1, r0
 800c3c2:	4650      	mov	r0, sl
 800c3c4:	f001 faf2 	bl	800d9ac <__mcmp>
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	4629      	mov	r1, r5
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	9209      	str	r2, [sp, #36]	; 0x24
 800c3d0:	f001 f8b0 	bl	800d534 <_Bfree>
 800c3d4:	9b07      	ldr	r3, [sp, #28]
 800c3d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3d8:	9d04      	ldr	r5, [sp, #16]
 800c3da:	ea43 0102 	orr.w	r1, r3, r2
 800c3de:	9b06      	ldr	r3, [sp, #24]
 800c3e0:	4319      	orrs	r1, r3
 800c3e2:	d110      	bne.n	800c406 <_dtoa_r+0xa7e>
 800c3e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c3e8:	d029      	beq.n	800c43e <_dtoa_r+0xab6>
 800c3ea:	9b05      	ldr	r3, [sp, #20]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	dd02      	ble.n	800c3f6 <_dtoa_r+0xa6e>
 800c3f0:	9b02      	ldr	r3, [sp, #8]
 800c3f2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c3f6:	9b01      	ldr	r3, [sp, #4]
 800c3f8:	f883 9000 	strb.w	r9, [r3]
 800c3fc:	e774      	b.n	800c2e8 <_dtoa_r+0x960>
 800c3fe:	4638      	mov	r0, r7
 800c400:	e7ba      	b.n	800c378 <_dtoa_r+0x9f0>
 800c402:	2201      	movs	r2, #1
 800c404:	e7e1      	b.n	800c3ca <_dtoa_r+0xa42>
 800c406:	9b05      	ldr	r3, [sp, #20]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	db04      	blt.n	800c416 <_dtoa_r+0xa8e>
 800c40c:	9907      	ldr	r1, [sp, #28]
 800c40e:	430b      	orrs	r3, r1
 800c410:	9906      	ldr	r1, [sp, #24]
 800c412:	430b      	orrs	r3, r1
 800c414:	d120      	bne.n	800c458 <_dtoa_r+0xad0>
 800c416:	2a00      	cmp	r2, #0
 800c418:	dded      	ble.n	800c3f6 <_dtoa_r+0xa6e>
 800c41a:	4651      	mov	r1, sl
 800c41c:	2201      	movs	r2, #1
 800c41e:	4620      	mov	r0, r4
 800c420:	f001 fa58 	bl	800d8d4 <__lshift>
 800c424:	4631      	mov	r1, r6
 800c426:	4682      	mov	sl, r0
 800c428:	f001 fac0 	bl	800d9ac <__mcmp>
 800c42c:	2800      	cmp	r0, #0
 800c42e:	dc03      	bgt.n	800c438 <_dtoa_r+0xab0>
 800c430:	d1e1      	bne.n	800c3f6 <_dtoa_r+0xa6e>
 800c432:	f019 0f01 	tst.w	r9, #1
 800c436:	d0de      	beq.n	800c3f6 <_dtoa_r+0xa6e>
 800c438:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c43c:	d1d8      	bne.n	800c3f0 <_dtoa_r+0xa68>
 800c43e:	9a01      	ldr	r2, [sp, #4]
 800c440:	2339      	movs	r3, #57	; 0x39
 800c442:	7013      	strb	r3, [r2, #0]
 800c444:	462b      	mov	r3, r5
 800c446:	461d      	mov	r5, r3
 800c448:	3b01      	subs	r3, #1
 800c44a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c44e:	2a39      	cmp	r2, #57	; 0x39
 800c450:	d06c      	beq.n	800c52c <_dtoa_r+0xba4>
 800c452:	3201      	adds	r2, #1
 800c454:	701a      	strb	r2, [r3, #0]
 800c456:	e747      	b.n	800c2e8 <_dtoa_r+0x960>
 800c458:	2a00      	cmp	r2, #0
 800c45a:	dd07      	ble.n	800c46c <_dtoa_r+0xae4>
 800c45c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c460:	d0ed      	beq.n	800c43e <_dtoa_r+0xab6>
 800c462:	9a01      	ldr	r2, [sp, #4]
 800c464:	f109 0301 	add.w	r3, r9, #1
 800c468:	7013      	strb	r3, [r2, #0]
 800c46a:	e73d      	b.n	800c2e8 <_dtoa_r+0x960>
 800c46c:	9b04      	ldr	r3, [sp, #16]
 800c46e:	9a08      	ldr	r2, [sp, #32]
 800c470:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c474:	4293      	cmp	r3, r2
 800c476:	d043      	beq.n	800c500 <_dtoa_r+0xb78>
 800c478:	4651      	mov	r1, sl
 800c47a:	2300      	movs	r3, #0
 800c47c:	220a      	movs	r2, #10
 800c47e:	4620      	mov	r0, r4
 800c480:	f001 f87a 	bl	800d578 <__multadd>
 800c484:	45b8      	cmp	r8, r7
 800c486:	4682      	mov	sl, r0
 800c488:	f04f 0300 	mov.w	r3, #0
 800c48c:	f04f 020a 	mov.w	r2, #10
 800c490:	4641      	mov	r1, r8
 800c492:	4620      	mov	r0, r4
 800c494:	d107      	bne.n	800c4a6 <_dtoa_r+0xb1e>
 800c496:	f001 f86f 	bl	800d578 <__multadd>
 800c49a:	4680      	mov	r8, r0
 800c49c:	4607      	mov	r7, r0
 800c49e:	9b04      	ldr	r3, [sp, #16]
 800c4a0:	3301      	adds	r3, #1
 800c4a2:	9304      	str	r3, [sp, #16]
 800c4a4:	e775      	b.n	800c392 <_dtoa_r+0xa0a>
 800c4a6:	f001 f867 	bl	800d578 <__multadd>
 800c4aa:	4639      	mov	r1, r7
 800c4ac:	4680      	mov	r8, r0
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	220a      	movs	r2, #10
 800c4b2:	4620      	mov	r0, r4
 800c4b4:	f001 f860 	bl	800d578 <__multadd>
 800c4b8:	4607      	mov	r7, r0
 800c4ba:	e7f0      	b.n	800c49e <_dtoa_r+0xb16>
 800c4bc:	9b04      	ldr	r3, [sp, #16]
 800c4be:	9301      	str	r3, [sp, #4]
 800c4c0:	9d00      	ldr	r5, [sp, #0]
 800c4c2:	4631      	mov	r1, r6
 800c4c4:	4650      	mov	r0, sl
 800c4c6:	f7ff f9d7 	bl	800b878 <quorem>
 800c4ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c4ce:	9b00      	ldr	r3, [sp, #0]
 800c4d0:	f805 9b01 	strb.w	r9, [r5], #1
 800c4d4:	1aea      	subs	r2, r5, r3
 800c4d6:	9b01      	ldr	r3, [sp, #4]
 800c4d8:	4293      	cmp	r3, r2
 800c4da:	dd07      	ble.n	800c4ec <_dtoa_r+0xb64>
 800c4dc:	4651      	mov	r1, sl
 800c4de:	2300      	movs	r3, #0
 800c4e0:	220a      	movs	r2, #10
 800c4e2:	4620      	mov	r0, r4
 800c4e4:	f001 f848 	bl	800d578 <__multadd>
 800c4e8:	4682      	mov	sl, r0
 800c4ea:	e7ea      	b.n	800c4c2 <_dtoa_r+0xb3a>
 800c4ec:	9b01      	ldr	r3, [sp, #4]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	bfc8      	it	gt
 800c4f2:	461d      	movgt	r5, r3
 800c4f4:	9b00      	ldr	r3, [sp, #0]
 800c4f6:	bfd8      	it	le
 800c4f8:	2501      	movle	r5, #1
 800c4fa:	441d      	add	r5, r3
 800c4fc:	f04f 0800 	mov.w	r8, #0
 800c500:	4651      	mov	r1, sl
 800c502:	2201      	movs	r2, #1
 800c504:	4620      	mov	r0, r4
 800c506:	f001 f9e5 	bl	800d8d4 <__lshift>
 800c50a:	4631      	mov	r1, r6
 800c50c:	4682      	mov	sl, r0
 800c50e:	f001 fa4d 	bl	800d9ac <__mcmp>
 800c512:	2800      	cmp	r0, #0
 800c514:	dc96      	bgt.n	800c444 <_dtoa_r+0xabc>
 800c516:	d102      	bne.n	800c51e <_dtoa_r+0xb96>
 800c518:	f019 0f01 	tst.w	r9, #1
 800c51c:	d192      	bne.n	800c444 <_dtoa_r+0xabc>
 800c51e:	462b      	mov	r3, r5
 800c520:	461d      	mov	r5, r3
 800c522:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c526:	2a30      	cmp	r2, #48	; 0x30
 800c528:	d0fa      	beq.n	800c520 <_dtoa_r+0xb98>
 800c52a:	e6dd      	b.n	800c2e8 <_dtoa_r+0x960>
 800c52c:	9a00      	ldr	r2, [sp, #0]
 800c52e:	429a      	cmp	r2, r3
 800c530:	d189      	bne.n	800c446 <_dtoa_r+0xabe>
 800c532:	f10b 0b01 	add.w	fp, fp, #1
 800c536:	2331      	movs	r3, #49	; 0x31
 800c538:	e796      	b.n	800c468 <_dtoa_r+0xae0>
 800c53a:	4b0a      	ldr	r3, [pc, #40]	; (800c564 <_dtoa_r+0xbdc>)
 800c53c:	f7ff ba99 	b.w	800ba72 <_dtoa_r+0xea>
 800c540:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c542:	2b00      	cmp	r3, #0
 800c544:	f47f aa6d 	bne.w	800ba22 <_dtoa_r+0x9a>
 800c548:	4b07      	ldr	r3, [pc, #28]	; (800c568 <_dtoa_r+0xbe0>)
 800c54a:	f7ff ba92 	b.w	800ba72 <_dtoa_r+0xea>
 800c54e:	9b01      	ldr	r3, [sp, #4]
 800c550:	2b00      	cmp	r3, #0
 800c552:	dcb5      	bgt.n	800c4c0 <_dtoa_r+0xb38>
 800c554:	9b07      	ldr	r3, [sp, #28]
 800c556:	2b02      	cmp	r3, #2
 800c558:	f73f aeb1 	bgt.w	800c2be <_dtoa_r+0x936>
 800c55c:	e7b0      	b.n	800c4c0 <_dtoa_r+0xb38>
 800c55e:	bf00      	nop
 800c560:	08010702 	.word	0x08010702
 800c564:	0801073a 	.word	0x0801073a
 800c568:	08010686 	.word	0x08010686

0800c56c <_free_r>:
 800c56c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c56e:	2900      	cmp	r1, #0
 800c570:	d044      	beq.n	800c5fc <_free_r+0x90>
 800c572:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c576:	9001      	str	r0, [sp, #4]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	f1a1 0404 	sub.w	r4, r1, #4
 800c57e:	bfb8      	it	lt
 800c580:	18e4      	addlt	r4, r4, r3
 800c582:	f000 ff8b 	bl	800d49c <__malloc_lock>
 800c586:	4a1e      	ldr	r2, [pc, #120]	; (800c600 <_free_r+0x94>)
 800c588:	9801      	ldr	r0, [sp, #4]
 800c58a:	6813      	ldr	r3, [r2, #0]
 800c58c:	b933      	cbnz	r3, 800c59c <_free_r+0x30>
 800c58e:	6063      	str	r3, [r4, #4]
 800c590:	6014      	str	r4, [r2, #0]
 800c592:	b003      	add	sp, #12
 800c594:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c598:	f000 bf86 	b.w	800d4a8 <__malloc_unlock>
 800c59c:	42a3      	cmp	r3, r4
 800c59e:	d908      	bls.n	800c5b2 <_free_r+0x46>
 800c5a0:	6825      	ldr	r5, [r4, #0]
 800c5a2:	1961      	adds	r1, r4, r5
 800c5a4:	428b      	cmp	r3, r1
 800c5a6:	bf01      	itttt	eq
 800c5a8:	6819      	ldreq	r1, [r3, #0]
 800c5aa:	685b      	ldreq	r3, [r3, #4]
 800c5ac:	1949      	addeq	r1, r1, r5
 800c5ae:	6021      	streq	r1, [r4, #0]
 800c5b0:	e7ed      	b.n	800c58e <_free_r+0x22>
 800c5b2:	461a      	mov	r2, r3
 800c5b4:	685b      	ldr	r3, [r3, #4]
 800c5b6:	b10b      	cbz	r3, 800c5bc <_free_r+0x50>
 800c5b8:	42a3      	cmp	r3, r4
 800c5ba:	d9fa      	bls.n	800c5b2 <_free_r+0x46>
 800c5bc:	6811      	ldr	r1, [r2, #0]
 800c5be:	1855      	adds	r5, r2, r1
 800c5c0:	42a5      	cmp	r5, r4
 800c5c2:	d10b      	bne.n	800c5dc <_free_r+0x70>
 800c5c4:	6824      	ldr	r4, [r4, #0]
 800c5c6:	4421      	add	r1, r4
 800c5c8:	1854      	adds	r4, r2, r1
 800c5ca:	42a3      	cmp	r3, r4
 800c5cc:	6011      	str	r1, [r2, #0]
 800c5ce:	d1e0      	bne.n	800c592 <_free_r+0x26>
 800c5d0:	681c      	ldr	r4, [r3, #0]
 800c5d2:	685b      	ldr	r3, [r3, #4]
 800c5d4:	6053      	str	r3, [r2, #4]
 800c5d6:	440c      	add	r4, r1
 800c5d8:	6014      	str	r4, [r2, #0]
 800c5da:	e7da      	b.n	800c592 <_free_r+0x26>
 800c5dc:	d902      	bls.n	800c5e4 <_free_r+0x78>
 800c5de:	230c      	movs	r3, #12
 800c5e0:	6003      	str	r3, [r0, #0]
 800c5e2:	e7d6      	b.n	800c592 <_free_r+0x26>
 800c5e4:	6825      	ldr	r5, [r4, #0]
 800c5e6:	1961      	adds	r1, r4, r5
 800c5e8:	428b      	cmp	r3, r1
 800c5ea:	bf04      	itt	eq
 800c5ec:	6819      	ldreq	r1, [r3, #0]
 800c5ee:	685b      	ldreq	r3, [r3, #4]
 800c5f0:	6063      	str	r3, [r4, #4]
 800c5f2:	bf04      	itt	eq
 800c5f4:	1949      	addeq	r1, r1, r5
 800c5f6:	6021      	streq	r1, [r4, #0]
 800c5f8:	6054      	str	r4, [r2, #4]
 800c5fa:	e7ca      	b.n	800c592 <_free_r+0x26>
 800c5fc:	b003      	add	sp, #12
 800c5fe:	bd30      	pop	{r4, r5, pc}
 800c600:	20007e7c 	.word	0x20007e7c

0800c604 <__ssputs_r>:
 800c604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c608:	688e      	ldr	r6, [r1, #8]
 800c60a:	461f      	mov	r7, r3
 800c60c:	42be      	cmp	r6, r7
 800c60e:	680b      	ldr	r3, [r1, #0]
 800c610:	4682      	mov	sl, r0
 800c612:	460c      	mov	r4, r1
 800c614:	4690      	mov	r8, r2
 800c616:	d82c      	bhi.n	800c672 <__ssputs_r+0x6e>
 800c618:	898a      	ldrh	r2, [r1, #12]
 800c61a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c61e:	d026      	beq.n	800c66e <__ssputs_r+0x6a>
 800c620:	6965      	ldr	r5, [r4, #20]
 800c622:	6909      	ldr	r1, [r1, #16]
 800c624:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c628:	eba3 0901 	sub.w	r9, r3, r1
 800c62c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c630:	1c7b      	adds	r3, r7, #1
 800c632:	444b      	add	r3, r9
 800c634:	106d      	asrs	r5, r5, #1
 800c636:	429d      	cmp	r5, r3
 800c638:	bf38      	it	cc
 800c63a:	461d      	movcc	r5, r3
 800c63c:	0553      	lsls	r3, r2, #21
 800c63e:	d527      	bpl.n	800c690 <__ssputs_r+0x8c>
 800c640:	4629      	mov	r1, r5
 800c642:	f000 fc75 	bl	800cf30 <_malloc_r>
 800c646:	4606      	mov	r6, r0
 800c648:	b360      	cbz	r0, 800c6a4 <__ssputs_r+0xa0>
 800c64a:	6921      	ldr	r1, [r4, #16]
 800c64c:	464a      	mov	r2, r9
 800c64e:	f001 fd65 	bl	800e11c <memcpy>
 800c652:	89a3      	ldrh	r3, [r4, #12]
 800c654:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c658:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c65c:	81a3      	strh	r3, [r4, #12]
 800c65e:	6126      	str	r6, [r4, #16]
 800c660:	6165      	str	r5, [r4, #20]
 800c662:	444e      	add	r6, r9
 800c664:	eba5 0509 	sub.w	r5, r5, r9
 800c668:	6026      	str	r6, [r4, #0]
 800c66a:	60a5      	str	r5, [r4, #8]
 800c66c:	463e      	mov	r6, r7
 800c66e:	42be      	cmp	r6, r7
 800c670:	d900      	bls.n	800c674 <__ssputs_r+0x70>
 800c672:	463e      	mov	r6, r7
 800c674:	6820      	ldr	r0, [r4, #0]
 800c676:	4632      	mov	r2, r6
 800c678:	4641      	mov	r1, r8
 800c67a:	f001 fd03 	bl	800e084 <memmove>
 800c67e:	68a3      	ldr	r3, [r4, #8]
 800c680:	1b9b      	subs	r3, r3, r6
 800c682:	60a3      	str	r3, [r4, #8]
 800c684:	6823      	ldr	r3, [r4, #0]
 800c686:	4433      	add	r3, r6
 800c688:	6023      	str	r3, [r4, #0]
 800c68a:	2000      	movs	r0, #0
 800c68c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c690:	462a      	mov	r2, r5
 800c692:	f001 fad7 	bl	800dc44 <_realloc_r>
 800c696:	4606      	mov	r6, r0
 800c698:	2800      	cmp	r0, #0
 800c69a:	d1e0      	bne.n	800c65e <__ssputs_r+0x5a>
 800c69c:	6921      	ldr	r1, [r4, #16]
 800c69e:	4650      	mov	r0, sl
 800c6a0:	f7ff ff64 	bl	800c56c <_free_r>
 800c6a4:	230c      	movs	r3, #12
 800c6a6:	f8ca 3000 	str.w	r3, [sl]
 800c6aa:	89a3      	ldrh	r3, [r4, #12]
 800c6ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6b0:	81a3      	strh	r3, [r4, #12]
 800c6b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6b6:	e7e9      	b.n	800c68c <__ssputs_r+0x88>

0800c6b8 <_svfiprintf_r>:
 800c6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6bc:	4698      	mov	r8, r3
 800c6be:	898b      	ldrh	r3, [r1, #12]
 800c6c0:	061b      	lsls	r3, r3, #24
 800c6c2:	b09d      	sub	sp, #116	; 0x74
 800c6c4:	4607      	mov	r7, r0
 800c6c6:	460d      	mov	r5, r1
 800c6c8:	4614      	mov	r4, r2
 800c6ca:	d50e      	bpl.n	800c6ea <_svfiprintf_r+0x32>
 800c6cc:	690b      	ldr	r3, [r1, #16]
 800c6ce:	b963      	cbnz	r3, 800c6ea <_svfiprintf_r+0x32>
 800c6d0:	2140      	movs	r1, #64	; 0x40
 800c6d2:	f000 fc2d 	bl	800cf30 <_malloc_r>
 800c6d6:	6028      	str	r0, [r5, #0]
 800c6d8:	6128      	str	r0, [r5, #16]
 800c6da:	b920      	cbnz	r0, 800c6e6 <_svfiprintf_r+0x2e>
 800c6dc:	230c      	movs	r3, #12
 800c6de:	603b      	str	r3, [r7, #0]
 800c6e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6e4:	e0d0      	b.n	800c888 <_svfiprintf_r+0x1d0>
 800c6e6:	2340      	movs	r3, #64	; 0x40
 800c6e8:	616b      	str	r3, [r5, #20]
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	9309      	str	r3, [sp, #36]	; 0x24
 800c6ee:	2320      	movs	r3, #32
 800c6f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c6f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6f8:	2330      	movs	r3, #48	; 0x30
 800c6fa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c8a0 <_svfiprintf_r+0x1e8>
 800c6fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c702:	f04f 0901 	mov.w	r9, #1
 800c706:	4623      	mov	r3, r4
 800c708:	469a      	mov	sl, r3
 800c70a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c70e:	b10a      	cbz	r2, 800c714 <_svfiprintf_r+0x5c>
 800c710:	2a25      	cmp	r2, #37	; 0x25
 800c712:	d1f9      	bne.n	800c708 <_svfiprintf_r+0x50>
 800c714:	ebba 0b04 	subs.w	fp, sl, r4
 800c718:	d00b      	beq.n	800c732 <_svfiprintf_r+0x7a>
 800c71a:	465b      	mov	r3, fp
 800c71c:	4622      	mov	r2, r4
 800c71e:	4629      	mov	r1, r5
 800c720:	4638      	mov	r0, r7
 800c722:	f7ff ff6f 	bl	800c604 <__ssputs_r>
 800c726:	3001      	adds	r0, #1
 800c728:	f000 80a9 	beq.w	800c87e <_svfiprintf_r+0x1c6>
 800c72c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c72e:	445a      	add	r2, fp
 800c730:	9209      	str	r2, [sp, #36]	; 0x24
 800c732:	f89a 3000 	ldrb.w	r3, [sl]
 800c736:	2b00      	cmp	r3, #0
 800c738:	f000 80a1 	beq.w	800c87e <_svfiprintf_r+0x1c6>
 800c73c:	2300      	movs	r3, #0
 800c73e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c742:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c746:	f10a 0a01 	add.w	sl, sl, #1
 800c74a:	9304      	str	r3, [sp, #16]
 800c74c:	9307      	str	r3, [sp, #28]
 800c74e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c752:	931a      	str	r3, [sp, #104]	; 0x68
 800c754:	4654      	mov	r4, sl
 800c756:	2205      	movs	r2, #5
 800c758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c75c:	4850      	ldr	r0, [pc, #320]	; (800c8a0 <_svfiprintf_r+0x1e8>)
 800c75e:	f7f3 fd57 	bl	8000210 <memchr>
 800c762:	9a04      	ldr	r2, [sp, #16]
 800c764:	b9d8      	cbnz	r0, 800c79e <_svfiprintf_r+0xe6>
 800c766:	06d0      	lsls	r0, r2, #27
 800c768:	bf44      	itt	mi
 800c76a:	2320      	movmi	r3, #32
 800c76c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c770:	0711      	lsls	r1, r2, #28
 800c772:	bf44      	itt	mi
 800c774:	232b      	movmi	r3, #43	; 0x2b
 800c776:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c77a:	f89a 3000 	ldrb.w	r3, [sl]
 800c77e:	2b2a      	cmp	r3, #42	; 0x2a
 800c780:	d015      	beq.n	800c7ae <_svfiprintf_r+0xf6>
 800c782:	9a07      	ldr	r2, [sp, #28]
 800c784:	4654      	mov	r4, sl
 800c786:	2000      	movs	r0, #0
 800c788:	f04f 0c0a 	mov.w	ip, #10
 800c78c:	4621      	mov	r1, r4
 800c78e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c792:	3b30      	subs	r3, #48	; 0x30
 800c794:	2b09      	cmp	r3, #9
 800c796:	d94d      	bls.n	800c834 <_svfiprintf_r+0x17c>
 800c798:	b1b0      	cbz	r0, 800c7c8 <_svfiprintf_r+0x110>
 800c79a:	9207      	str	r2, [sp, #28]
 800c79c:	e014      	b.n	800c7c8 <_svfiprintf_r+0x110>
 800c79e:	eba0 0308 	sub.w	r3, r0, r8
 800c7a2:	fa09 f303 	lsl.w	r3, r9, r3
 800c7a6:	4313      	orrs	r3, r2
 800c7a8:	9304      	str	r3, [sp, #16]
 800c7aa:	46a2      	mov	sl, r4
 800c7ac:	e7d2      	b.n	800c754 <_svfiprintf_r+0x9c>
 800c7ae:	9b03      	ldr	r3, [sp, #12]
 800c7b0:	1d19      	adds	r1, r3, #4
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	9103      	str	r1, [sp, #12]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	bfbb      	ittet	lt
 800c7ba:	425b      	neglt	r3, r3
 800c7bc:	f042 0202 	orrlt.w	r2, r2, #2
 800c7c0:	9307      	strge	r3, [sp, #28]
 800c7c2:	9307      	strlt	r3, [sp, #28]
 800c7c4:	bfb8      	it	lt
 800c7c6:	9204      	strlt	r2, [sp, #16]
 800c7c8:	7823      	ldrb	r3, [r4, #0]
 800c7ca:	2b2e      	cmp	r3, #46	; 0x2e
 800c7cc:	d10c      	bne.n	800c7e8 <_svfiprintf_r+0x130>
 800c7ce:	7863      	ldrb	r3, [r4, #1]
 800c7d0:	2b2a      	cmp	r3, #42	; 0x2a
 800c7d2:	d134      	bne.n	800c83e <_svfiprintf_r+0x186>
 800c7d4:	9b03      	ldr	r3, [sp, #12]
 800c7d6:	1d1a      	adds	r2, r3, #4
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	9203      	str	r2, [sp, #12]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	bfb8      	it	lt
 800c7e0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c7e4:	3402      	adds	r4, #2
 800c7e6:	9305      	str	r3, [sp, #20]
 800c7e8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c8b0 <_svfiprintf_r+0x1f8>
 800c7ec:	7821      	ldrb	r1, [r4, #0]
 800c7ee:	2203      	movs	r2, #3
 800c7f0:	4650      	mov	r0, sl
 800c7f2:	f7f3 fd0d 	bl	8000210 <memchr>
 800c7f6:	b138      	cbz	r0, 800c808 <_svfiprintf_r+0x150>
 800c7f8:	9b04      	ldr	r3, [sp, #16]
 800c7fa:	eba0 000a 	sub.w	r0, r0, sl
 800c7fe:	2240      	movs	r2, #64	; 0x40
 800c800:	4082      	lsls	r2, r0
 800c802:	4313      	orrs	r3, r2
 800c804:	3401      	adds	r4, #1
 800c806:	9304      	str	r3, [sp, #16]
 800c808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c80c:	4825      	ldr	r0, [pc, #148]	; (800c8a4 <_svfiprintf_r+0x1ec>)
 800c80e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c812:	2206      	movs	r2, #6
 800c814:	f7f3 fcfc 	bl	8000210 <memchr>
 800c818:	2800      	cmp	r0, #0
 800c81a:	d038      	beq.n	800c88e <_svfiprintf_r+0x1d6>
 800c81c:	4b22      	ldr	r3, [pc, #136]	; (800c8a8 <_svfiprintf_r+0x1f0>)
 800c81e:	bb1b      	cbnz	r3, 800c868 <_svfiprintf_r+0x1b0>
 800c820:	9b03      	ldr	r3, [sp, #12]
 800c822:	3307      	adds	r3, #7
 800c824:	f023 0307 	bic.w	r3, r3, #7
 800c828:	3308      	adds	r3, #8
 800c82a:	9303      	str	r3, [sp, #12]
 800c82c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c82e:	4433      	add	r3, r6
 800c830:	9309      	str	r3, [sp, #36]	; 0x24
 800c832:	e768      	b.n	800c706 <_svfiprintf_r+0x4e>
 800c834:	fb0c 3202 	mla	r2, ip, r2, r3
 800c838:	460c      	mov	r4, r1
 800c83a:	2001      	movs	r0, #1
 800c83c:	e7a6      	b.n	800c78c <_svfiprintf_r+0xd4>
 800c83e:	2300      	movs	r3, #0
 800c840:	3401      	adds	r4, #1
 800c842:	9305      	str	r3, [sp, #20]
 800c844:	4619      	mov	r1, r3
 800c846:	f04f 0c0a 	mov.w	ip, #10
 800c84a:	4620      	mov	r0, r4
 800c84c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c850:	3a30      	subs	r2, #48	; 0x30
 800c852:	2a09      	cmp	r2, #9
 800c854:	d903      	bls.n	800c85e <_svfiprintf_r+0x1a6>
 800c856:	2b00      	cmp	r3, #0
 800c858:	d0c6      	beq.n	800c7e8 <_svfiprintf_r+0x130>
 800c85a:	9105      	str	r1, [sp, #20]
 800c85c:	e7c4      	b.n	800c7e8 <_svfiprintf_r+0x130>
 800c85e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c862:	4604      	mov	r4, r0
 800c864:	2301      	movs	r3, #1
 800c866:	e7f0      	b.n	800c84a <_svfiprintf_r+0x192>
 800c868:	ab03      	add	r3, sp, #12
 800c86a:	9300      	str	r3, [sp, #0]
 800c86c:	462a      	mov	r2, r5
 800c86e:	4b0f      	ldr	r3, [pc, #60]	; (800c8ac <_svfiprintf_r+0x1f4>)
 800c870:	a904      	add	r1, sp, #16
 800c872:	4638      	mov	r0, r7
 800c874:	f7fe f9c8 	bl	800ac08 <_printf_float>
 800c878:	1c42      	adds	r2, r0, #1
 800c87a:	4606      	mov	r6, r0
 800c87c:	d1d6      	bne.n	800c82c <_svfiprintf_r+0x174>
 800c87e:	89ab      	ldrh	r3, [r5, #12]
 800c880:	065b      	lsls	r3, r3, #25
 800c882:	f53f af2d 	bmi.w	800c6e0 <_svfiprintf_r+0x28>
 800c886:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c888:	b01d      	add	sp, #116	; 0x74
 800c88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c88e:	ab03      	add	r3, sp, #12
 800c890:	9300      	str	r3, [sp, #0]
 800c892:	462a      	mov	r2, r5
 800c894:	4b05      	ldr	r3, [pc, #20]	; (800c8ac <_svfiprintf_r+0x1f4>)
 800c896:	a904      	add	r1, sp, #16
 800c898:	4638      	mov	r0, r7
 800c89a:	f7fe fc59 	bl	800b150 <_printf_i>
 800c89e:	e7eb      	b.n	800c878 <_svfiprintf_r+0x1c0>
 800c8a0:	08010713 	.word	0x08010713
 800c8a4:	0801071d 	.word	0x0801071d
 800c8a8:	0800ac09 	.word	0x0800ac09
 800c8ac:	0800c605 	.word	0x0800c605
 800c8b0:	08010719 	.word	0x08010719

0800c8b4 <_sungetc_r>:
 800c8b4:	b538      	push	{r3, r4, r5, lr}
 800c8b6:	1c4b      	adds	r3, r1, #1
 800c8b8:	4614      	mov	r4, r2
 800c8ba:	d103      	bne.n	800c8c4 <_sungetc_r+0x10>
 800c8bc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c8c0:	4628      	mov	r0, r5
 800c8c2:	bd38      	pop	{r3, r4, r5, pc}
 800c8c4:	8993      	ldrh	r3, [r2, #12]
 800c8c6:	f023 0320 	bic.w	r3, r3, #32
 800c8ca:	8193      	strh	r3, [r2, #12]
 800c8cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c8ce:	6852      	ldr	r2, [r2, #4]
 800c8d0:	b2cd      	uxtb	r5, r1
 800c8d2:	b18b      	cbz	r3, 800c8f8 <_sungetc_r+0x44>
 800c8d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c8d6:	4293      	cmp	r3, r2
 800c8d8:	dd08      	ble.n	800c8ec <_sungetc_r+0x38>
 800c8da:	6823      	ldr	r3, [r4, #0]
 800c8dc:	1e5a      	subs	r2, r3, #1
 800c8de:	6022      	str	r2, [r4, #0]
 800c8e0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c8e4:	6863      	ldr	r3, [r4, #4]
 800c8e6:	3301      	adds	r3, #1
 800c8e8:	6063      	str	r3, [r4, #4]
 800c8ea:	e7e9      	b.n	800c8c0 <_sungetc_r+0xc>
 800c8ec:	4621      	mov	r1, r4
 800c8ee:	f001 f96f 	bl	800dbd0 <__submore>
 800c8f2:	2800      	cmp	r0, #0
 800c8f4:	d0f1      	beq.n	800c8da <_sungetc_r+0x26>
 800c8f6:	e7e1      	b.n	800c8bc <_sungetc_r+0x8>
 800c8f8:	6921      	ldr	r1, [r4, #16]
 800c8fa:	6823      	ldr	r3, [r4, #0]
 800c8fc:	b151      	cbz	r1, 800c914 <_sungetc_r+0x60>
 800c8fe:	4299      	cmp	r1, r3
 800c900:	d208      	bcs.n	800c914 <_sungetc_r+0x60>
 800c902:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c906:	42a9      	cmp	r1, r5
 800c908:	d104      	bne.n	800c914 <_sungetc_r+0x60>
 800c90a:	3b01      	subs	r3, #1
 800c90c:	3201      	adds	r2, #1
 800c90e:	6023      	str	r3, [r4, #0]
 800c910:	6062      	str	r2, [r4, #4]
 800c912:	e7d5      	b.n	800c8c0 <_sungetc_r+0xc>
 800c914:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c918:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c91c:	6363      	str	r3, [r4, #52]	; 0x34
 800c91e:	2303      	movs	r3, #3
 800c920:	63a3      	str	r3, [r4, #56]	; 0x38
 800c922:	4623      	mov	r3, r4
 800c924:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c928:	6023      	str	r3, [r4, #0]
 800c92a:	2301      	movs	r3, #1
 800c92c:	e7dc      	b.n	800c8e8 <_sungetc_r+0x34>

0800c92e <__ssrefill_r>:
 800c92e:	b510      	push	{r4, lr}
 800c930:	460c      	mov	r4, r1
 800c932:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c934:	b169      	cbz	r1, 800c952 <__ssrefill_r+0x24>
 800c936:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c93a:	4299      	cmp	r1, r3
 800c93c:	d001      	beq.n	800c942 <__ssrefill_r+0x14>
 800c93e:	f7ff fe15 	bl	800c56c <_free_r>
 800c942:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c944:	6063      	str	r3, [r4, #4]
 800c946:	2000      	movs	r0, #0
 800c948:	6360      	str	r0, [r4, #52]	; 0x34
 800c94a:	b113      	cbz	r3, 800c952 <__ssrefill_r+0x24>
 800c94c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c94e:	6023      	str	r3, [r4, #0]
 800c950:	bd10      	pop	{r4, pc}
 800c952:	6923      	ldr	r3, [r4, #16]
 800c954:	6023      	str	r3, [r4, #0]
 800c956:	2300      	movs	r3, #0
 800c958:	6063      	str	r3, [r4, #4]
 800c95a:	89a3      	ldrh	r3, [r4, #12]
 800c95c:	f043 0320 	orr.w	r3, r3, #32
 800c960:	81a3      	strh	r3, [r4, #12]
 800c962:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c966:	e7f3      	b.n	800c950 <__ssrefill_r+0x22>

0800c968 <__ssvfiscanf_r>:
 800c968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c96c:	460c      	mov	r4, r1
 800c96e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800c972:	2100      	movs	r1, #0
 800c974:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c978:	49a6      	ldr	r1, [pc, #664]	; (800cc14 <__ssvfiscanf_r+0x2ac>)
 800c97a:	91a0      	str	r1, [sp, #640]	; 0x280
 800c97c:	f10d 0804 	add.w	r8, sp, #4
 800c980:	49a5      	ldr	r1, [pc, #660]	; (800cc18 <__ssvfiscanf_r+0x2b0>)
 800c982:	4fa6      	ldr	r7, [pc, #664]	; (800cc1c <__ssvfiscanf_r+0x2b4>)
 800c984:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800cc20 <__ssvfiscanf_r+0x2b8>
 800c988:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c98c:	4606      	mov	r6, r0
 800c98e:	91a1      	str	r1, [sp, #644]	; 0x284
 800c990:	9300      	str	r3, [sp, #0]
 800c992:	7813      	ldrb	r3, [r2, #0]
 800c994:	2b00      	cmp	r3, #0
 800c996:	f000 815a 	beq.w	800cc4e <__ssvfiscanf_r+0x2e6>
 800c99a:	5cf9      	ldrb	r1, [r7, r3]
 800c99c:	f011 0108 	ands.w	r1, r1, #8
 800c9a0:	f102 0501 	add.w	r5, r2, #1
 800c9a4:	d019      	beq.n	800c9da <__ssvfiscanf_r+0x72>
 800c9a6:	6863      	ldr	r3, [r4, #4]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	dd0f      	ble.n	800c9cc <__ssvfiscanf_r+0x64>
 800c9ac:	6823      	ldr	r3, [r4, #0]
 800c9ae:	781a      	ldrb	r2, [r3, #0]
 800c9b0:	5cba      	ldrb	r2, [r7, r2]
 800c9b2:	0712      	lsls	r2, r2, #28
 800c9b4:	d401      	bmi.n	800c9ba <__ssvfiscanf_r+0x52>
 800c9b6:	462a      	mov	r2, r5
 800c9b8:	e7eb      	b.n	800c992 <__ssvfiscanf_r+0x2a>
 800c9ba:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c9bc:	3201      	adds	r2, #1
 800c9be:	9245      	str	r2, [sp, #276]	; 0x114
 800c9c0:	6862      	ldr	r2, [r4, #4]
 800c9c2:	3301      	adds	r3, #1
 800c9c4:	3a01      	subs	r2, #1
 800c9c6:	6062      	str	r2, [r4, #4]
 800c9c8:	6023      	str	r3, [r4, #0]
 800c9ca:	e7ec      	b.n	800c9a6 <__ssvfiscanf_r+0x3e>
 800c9cc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c9ce:	4621      	mov	r1, r4
 800c9d0:	4630      	mov	r0, r6
 800c9d2:	4798      	blx	r3
 800c9d4:	2800      	cmp	r0, #0
 800c9d6:	d0e9      	beq.n	800c9ac <__ssvfiscanf_r+0x44>
 800c9d8:	e7ed      	b.n	800c9b6 <__ssvfiscanf_r+0x4e>
 800c9da:	2b25      	cmp	r3, #37	; 0x25
 800c9dc:	d012      	beq.n	800ca04 <__ssvfiscanf_r+0x9c>
 800c9de:	469a      	mov	sl, r3
 800c9e0:	6863      	ldr	r3, [r4, #4]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	f340 8091 	ble.w	800cb0a <__ssvfiscanf_r+0x1a2>
 800c9e8:	6822      	ldr	r2, [r4, #0]
 800c9ea:	7813      	ldrb	r3, [r2, #0]
 800c9ec:	4553      	cmp	r3, sl
 800c9ee:	f040 812e 	bne.w	800cc4e <__ssvfiscanf_r+0x2e6>
 800c9f2:	6863      	ldr	r3, [r4, #4]
 800c9f4:	3b01      	subs	r3, #1
 800c9f6:	6063      	str	r3, [r4, #4]
 800c9f8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c9fa:	3201      	adds	r2, #1
 800c9fc:	3301      	adds	r3, #1
 800c9fe:	6022      	str	r2, [r4, #0]
 800ca00:	9345      	str	r3, [sp, #276]	; 0x114
 800ca02:	e7d8      	b.n	800c9b6 <__ssvfiscanf_r+0x4e>
 800ca04:	9141      	str	r1, [sp, #260]	; 0x104
 800ca06:	9143      	str	r1, [sp, #268]	; 0x10c
 800ca08:	7853      	ldrb	r3, [r2, #1]
 800ca0a:	2b2a      	cmp	r3, #42	; 0x2a
 800ca0c:	bf02      	ittt	eq
 800ca0e:	2310      	moveq	r3, #16
 800ca10:	1c95      	addeq	r5, r2, #2
 800ca12:	9341      	streq	r3, [sp, #260]	; 0x104
 800ca14:	220a      	movs	r2, #10
 800ca16:	46aa      	mov	sl, r5
 800ca18:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ca1c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ca20:	2b09      	cmp	r3, #9
 800ca22:	d91c      	bls.n	800ca5e <__ssvfiscanf_r+0xf6>
 800ca24:	487e      	ldr	r0, [pc, #504]	; (800cc20 <__ssvfiscanf_r+0x2b8>)
 800ca26:	2203      	movs	r2, #3
 800ca28:	f7f3 fbf2 	bl	8000210 <memchr>
 800ca2c:	b138      	cbz	r0, 800ca3e <__ssvfiscanf_r+0xd6>
 800ca2e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ca30:	eba0 0009 	sub.w	r0, r0, r9
 800ca34:	2301      	movs	r3, #1
 800ca36:	4083      	lsls	r3, r0
 800ca38:	4313      	orrs	r3, r2
 800ca3a:	9341      	str	r3, [sp, #260]	; 0x104
 800ca3c:	4655      	mov	r5, sl
 800ca3e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ca42:	2b78      	cmp	r3, #120	; 0x78
 800ca44:	d806      	bhi.n	800ca54 <__ssvfiscanf_r+0xec>
 800ca46:	2b57      	cmp	r3, #87	; 0x57
 800ca48:	d810      	bhi.n	800ca6c <__ssvfiscanf_r+0x104>
 800ca4a:	2b25      	cmp	r3, #37	; 0x25
 800ca4c:	d0c7      	beq.n	800c9de <__ssvfiscanf_r+0x76>
 800ca4e:	d857      	bhi.n	800cb00 <__ssvfiscanf_r+0x198>
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d065      	beq.n	800cb20 <__ssvfiscanf_r+0x1b8>
 800ca54:	2303      	movs	r3, #3
 800ca56:	9347      	str	r3, [sp, #284]	; 0x11c
 800ca58:	230a      	movs	r3, #10
 800ca5a:	9342      	str	r3, [sp, #264]	; 0x108
 800ca5c:	e076      	b.n	800cb4c <__ssvfiscanf_r+0x1e4>
 800ca5e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800ca60:	fb02 1103 	mla	r1, r2, r3, r1
 800ca64:	3930      	subs	r1, #48	; 0x30
 800ca66:	9143      	str	r1, [sp, #268]	; 0x10c
 800ca68:	4655      	mov	r5, sl
 800ca6a:	e7d4      	b.n	800ca16 <__ssvfiscanf_r+0xae>
 800ca6c:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800ca70:	2a20      	cmp	r2, #32
 800ca72:	d8ef      	bhi.n	800ca54 <__ssvfiscanf_r+0xec>
 800ca74:	a101      	add	r1, pc, #4	; (adr r1, 800ca7c <__ssvfiscanf_r+0x114>)
 800ca76:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ca7a:	bf00      	nop
 800ca7c:	0800cb2f 	.word	0x0800cb2f
 800ca80:	0800ca55 	.word	0x0800ca55
 800ca84:	0800ca55 	.word	0x0800ca55
 800ca88:	0800cb8d 	.word	0x0800cb8d
 800ca8c:	0800ca55 	.word	0x0800ca55
 800ca90:	0800ca55 	.word	0x0800ca55
 800ca94:	0800ca55 	.word	0x0800ca55
 800ca98:	0800ca55 	.word	0x0800ca55
 800ca9c:	0800ca55 	.word	0x0800ca55
 800caa0:	0800ca55 	.word	0x0800ca55
 800caa4:	0800ca55 	.word	0x0800ca55
 800caa8:	0800cba3 	.word	0x0800cba3
 800caac:	0800cb89 	.word	0x0800cb89
 800cab0:	0800cb07 	.word	0x0800cb07
 800cab4:	0800cb07 	.word	0x0800cb07
 800cab8:	0800cb07 	.word	0x0800cb07
 800cabc:	0800ca55 	.word	0x0800ca55
 800cac0:	0800cb45 	.word	0x0800cb45
 800cac4:	0800ca55 	.word	0x0800ca55
 800cac8:	0800ca55 	.word	0x0800ca55
 800cacc:	0800ca55 	.word	0x0800ca55
 800cad0:	0800ca55 	.word	0x0800ca55
 800cad4:	0800cbb3 	.word	0x0800cbb3
 800cad8:	0800cb81 	.word	0x0800cb81
 800cadc:	0800cb27 	.word	0x0800cb27
 800cae0:	0800ca55 	.word	0x0800ca55
 800cae4:	0800ca55 	.word	0x0800ca55
 800cae8:	0800cbaf 	.word	0x0800cbaf
 800caec:	0800ca55 	.word	0x0800ca55
 800caf0:	0800cb89 	.word	0x0800cb89
 800caf4:	0800ca55 	.word	0x0800ca55
 800caf8:	0800ca55 	.word	0x0800ca55
 800cafc:	0800cb2f 	.word	0x0800cb2f
 800cb00:	3b45      	subs	r3, #69	; 0x45
 800cb02:	2b02      	cmp	r3, #2
 800cb04:	d8a6      	bhi.n	800ca54 <__ssvfiscanf_r+0xec>
 800cb06:	2305      	movs	r3, #5
 800cb08:	e01f      	b.n	800cb4a <__ssvfiscanf_r+0x1e2>
 800cb0a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cb0c:	4621      	mov	r1, r4
 800cb0e:	4630      	mov	r0, r6
 800cb10:	4798      	blx	r3
 800cb12:	2800      	cmp	r0, #0
 800cb14:	f43f af68 	beq.w	800c9e8 <__ssvfiscanf_r+0x80>
 800cb18:	9844      	ldr	r0, [sp, #272]	; 0x110
 800cb1a:	2800      	cmp	r0, #0
 800cb1c:	f040 808d 	bne.w	800cc3a <__ssvfiscanf_r+0x2d2>
 800cb20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cb24:	e08f      	b.n	800cc46 <__ssvfiscanf_r+0x2de>
 800cb26:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800cb28:	f042 0220 	orr.w	r2, r2, #32
 800cb2c:	9241      	str	r2, [sp, #260]	; 0x104
 800cb2e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800cb30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cb34:	9241      	str	r2, [sp, #260]	; 0x104
 800cb36:	2210      	movs	r2, #16
 800cb38:	2b6f      	cmp	r3, #111	; 0x6f
 800cb3a:	9242      	str	r2, [sp, #264]	; 0x108
 800cb3c:	bf34      	ite	cc
 800cb3e:	2303      	movcc	r3, #3
 800cb40:	2304      	movcs	r3, #4
 800cb42:	e002      	b.n	800cb4a <__ssvfiscanf_r+0x1e2>
 800cb44:	2300      	movs	r3, #0
 800cb46:	9342      	str	r3, [sp, #264]	; 0x108
 800cb48:	2303      	movs	r3, #3
 800cb4a:	9347      	str	r3, [sp, #284]	; 0x11c
 800cb4c:	6863      	ldr	r3, [r4, #4]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	dd3d      	ble.n	800cbce <__ssvfiscanf_r+0x266>
 800cb52:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cb54:	0659      	lsls	r1, r3, #25
 800cb56:	d404      	bmi.n	800cb62 <__ssvfiscanf_r+0x1fa>
 800cb58:	6823      	ldr	r3, [r4, #0]
 800cb5a:	781a      	ldrb	r2, [r3, #0]
 800cb5c:	5cba      	ldrb	r2, [r7, r2]
 800cb5e:	0712      	lsls	r2, r2, #28
 800cb60:	d43c      	bmi.n	800cbdc <__ssvfiscanf_r+0x274>
 800cb62:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800cb64:	2b02      	cmp	r3, #2
 800cb66:	dc4b      	bgt.n	800cc00 <__ssvfiscanf_r+0x298>
 800cb68:	466b      	mov	r3, sp
 800cb6a:	4622      	mov	r2, r4
 800cb6c:	a941      	add	r1, sp, #260	; 0x104
 800cb6e:	4630      	mov	r0, r6
 800cb70:	f000 fa5e 	bl	800d030 <_scanf_chars>
 800cb74:	2801      	cmp	r0, #1
 800cb76:	d06a      	beq.n	800cc4e <__ssvfiscanf_r+0x2e6>
 800cb78:	2802      	cmp	r0, #2
 800cb7a:	f47f af1c 	bne.w	800c9b6 <__ssvfiscanf_r+0x4e>
 800cb7e:	e7cb      	b.n	800cb18 <__ssvfiscanf_r+0x1b0>
 800cb80:	2308      	movs	r3, #8
 800cb82:	9342      	str	r3, [sp, #264]	; 0x108
 800cb84:	2304      	movs	r3, #4
 800cb86:	e7e0      	b.n	800cb4a <__ssvfiscanf_r+0x1e2>
 800cb88:	220a      	movs	r2, #10
 800cb8a:	e7d5      	b.n	800cb38 <__ssvfiscanf_r+0x1d0>
 800cb8c:	4629      	mov	r1, r5
 800cb8e:	4640      	mov	r0, r8
 800cb90:	f000 fb9c 	bl	800d2cc <__sccl>
 800cb94:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cb96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb9a:	9341      	str	r3, [sp, #260]	; 0x104
 800cb9c:	4605      	mov	r5, r0
 800cb9e:	2301      	movs	r3, #1
 800cba0:	e7d3      	b.n	800cb4a <__ssvfiscanf_r+0x1e2>
 800cba2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cba4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cba8:	9341      	str	r3, [sp, #260]	; 0x104
 800cbaa:	2300      	movs	r3, #0
 800cbac:	e7cd      	b.n	800cb4a <__ssvfiscanf_r+0x1e2>
 800cbae:	2302      	movs	r3, #2
 800cbb0:	e7cb      	b.n	800cb4a <__ssvfiscanf_r+0x1e2>
 800cbb2:	9841      	ldr	r0, [sp, #260]	; 0x104
 800cbb4:	06c3      	lsls	r3, r0, #27
 800cbb6:	f53f aefe 	bmi.w	800c9b6 <__ssvfiscanf_r+0x4e>
 800cbba:	9b00      	ldr	r3, [sp, #0]
 800cbbc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cbbe:	1d19      	adds	r1, r3, #4
 800cbc0:	9100      	str	r1, [sp, #0]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	07c0      	lsls	r0, r0, #31
 800cbc6:	bf4c      	ite	mi
 800cbc8:	801a      	strhmi	r2, [r3, #0]
 800cbca:	601a      	strpl	r2, [r3, #0]
 800cbcc:	e6f3      	b.n	800c9b6 <__ssvfiscanf_r+0x4e>
 800cbce:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cbd0:	4621      	mov	r1, r4
 800cbd2:	4630      	mov	r0, r6
 800cbd4:	4798      	blx	r3
 800cbd6:	2800      	cmp	r0, #0
 800cbd8:	d0bb      	beq.n	800cb52 <__ssvfiscanf_r+0x1ea>
 800cbda:	e79d      	b.n	800cb18 <__ssvfiscanf_r+0x1b0>
 800cbdc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cbde:	3201      	adds	r2, #1
 800cbe0:	9245      	str	r2, [sp, #276]	; 0x114
 800cbe2:	6862      	ldr	r2, [r4, #4]
 800cbe4:	3a01      	subs	r2, #1
 800cbe6:	2a00      	cmp	r2, #0
 800cbe8:	6062      	str	r2, [r4, #4]
 800cbea:	dd02      	ble.n	800cbf2 <__ssvfiscanf_r+0x28a>
 800cbec:	3301      	adds	r3, #1
 800cbee:	6023      	str	r3, [r4, #0]
 800cbf0:	e7b2      	b.n	800cb58 <__ssvfiscanf_r+0x1f0>
 800cbf2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cbf4:	4621      	mov	r1, r4
 800cbf6:	4630      	mov	r0, r6
 800cbf8:	4798      	blx	r3
 800cbfa:	2800      	cmp	r0, #0
 800cbfc:	d0ac      	beq.n	800cb58 <__ssvfiscanf_r+0x1f0>
 800cbfe:	e78b      	b.n	800cb18 <__ssvfiscanf_r+0x1b0>
 800cc00:	2b04      	cmp	r3, #4
 800cc02:	dc0f      	bgt.n	800cc24 <__ssvfiscanf_r+0x2bc>
 800cc04:	466b      	mov	r3, sp
 800cc06:	4622      	mov	r2, r4
 800cc08:	a941      	add	r1, sp, #260	; 0x104
 800cc0a:	4630      	mov	r0, r6
 800cc0c:	f000 fa6a 	bl	800d0e4 <_scanf_i>
 800cc10:	e7b0      	b.n	800cb74 <__ssvfiscanf_r+0x20c>
 800cc12:	bf00      	nop
 800cc14:	0800c8b5 	.word	0x0800c8b5
 800cc18:	0800c92f 	.word	0x0800c92f
 800cc1c:	0801089f 	.word	0x0801089f
 800cc20:	08010719 	.word	0x08010719
 800cc24:	4b0b      	ldr	r3, [pc, #44]	; (800cc54 <__ssvfiscanf_r+0x2ec>)
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	f43f aec5 	beq.w	800c9b6 <__ssvfiscanf_r+0x4e>
 800cc2c:	466b      	mov	r3, sp
 800cc2e:	4622      	mov	r2, r4
 800cc30:	a941      	add	r1, sp, #260	; 0x104
 800cc32:	4630      	mov	r0, r6
 800cc34:	f3af 8000 	nop.w
 800cc38:	e79c      	b.n	800cb74 <__ssvfiscanf_r+0x20c>
 800cc3a:	89a3      	ldrh	r3, [r4, #12]
 800cc3c:	f013 0f40 	tst.w	r3, #64	; 0x40
 800cc40:	bf18      	it	ne
 800cc42:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800cc46:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800cc4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc4e:	9844      	ldr	r0, [sp, #272]	; 0x110
 800cc50:	e7f9      	b.n	800cc46 <__ssvfiscanf_r+0x2de>
 800cc52:	bf00      	nop
 800cc54:	00000000 	.word	0x00000000

0800cc58 <__sfputc_r>:
 800cc58:	6893      	ldr	r3, [r2, #8]
 800cc5a:	3b01      	subs	r3, #1
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	b410      	push	{r4}
 800cc60:	6093      	str	r3, [r2, #8]
 800cc62:	da08      	bge.n	800cc76 <__sfputc_r+0x1e>
 800cc64:	6994      	ldr	r4, [r2, #24]
 800cc66:	42a3      	cmp	r3, r4
 800cc68:	db01      	blt.n	800cc6e <__sfputc_r+0x16>
 800cc6a:	290a      	cmp	r1, #10
 800cc6c:	d103      	bne.n	800cc76 <__sfputc_r+0x1e>
 800cc6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc72:	f001 b90f 	b.w	800de94 <__swbuf_r>
 800cc76:	6813      	ldr	r3, [r2, #0]
 800cc78:	1c58      	adds	r0, r3, #1
 800cc7a:	6010      	str	r0, [r2, #0]
 800cc7c:	7019      	strb	r1, [r3, #0]
 800cc7e:	4608      	mov	r0, r1
 800cc80:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc84:	4770      	bx	lr

0800cc86 <__sfputs_r>:
 800cc86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc88:	4606      	mov	r6, r0
 800cc8a:	460f      	mov	r7, r1
 800cc8c:	4614      	mov	r4, r2
 800cc8e:	18d5      	adds	r5, r2, r3
 800cc90:	42ac      	cmp	r4, r5
 800cc92:	d101      	bne.n	800cc98 <__sfputs_r+0x12>
 800cc94:	2000      	movs	r0, #0
 800cc96:	e007      	b.n	800cca8 <__sfputs_r+0x22>
 800cc98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc9c:	463a      	mov	r2, r7
 800cc9e:	4630      	mov	r0, r6
 800cca0:	f7ff ffda 	bl	800cc58 <__sfputc_r>
 800cca4:	1c43      	adds	r3, r0, #1
 800cca6:	d1f3      	bne.n	800cc90 <__sfputs_r+0xa>
 800cca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ccac <_vfiprintf_r>:
 800ccac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccb0:	460d      	mov	r5, r1
 800ccb2:	b09d      	sub	sp, #116	; 0x74
 800ccb4:	4614      	mov	r4, r2
 800ccb6:	4698      	mov	r8, r3
 800ccb8:	4606      	mov	r6, r0
 800ccba:	b118      	cbz	r0, 800ccc4 <_vfiprintf_r+0x18>
 800ccbc:	6a03      	ldr	r3, [r0, #32]
 800ccbe:	b90b      	cbnz	r3, 800ccc4 <_vfiprintf_r+0x18>
 800ccc0:	f7fe fcba 	bl	800b638 <__sinit>
 800ccc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ccc6:	07d9      	lsls	r1, r3, #31
 800ccc8:	d405      	bmi.n	800ccd6 <_vfiprintf_r+0x2a>
 800ccca:	89ab      	ldrh	r3, [r5, #12]
 800cccc:	059a      	lsls	r2, r3, #22
 800ccce:	d402      	bmi.n	800ccd6 <_vfiprintf_r+0x2a>
 800ccd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ccd2:	f7fe fdb0 	bl	800b836 <__retarget_lock_acquire_recursive>
 800ccd6:	89ab      	ldrh	r3, [r5, #12]
 800ccd8:	071b      	lsls	r3, r3, #28
 800ccda:	d501      	bpl.n	800cce0 <_vfiprintf_r+0x34>
 800ccdc:	692b      	ldr	r3, [r5, #16]
 800ccde:	b99b      	cbnz	r3, 800cd08 <_vfiprintf_r+0x5c>
 800cce0:	4629      	mov	r1, r5
 800cce2:	4630      	mov	r0, r6
 800cce4:	f001 f914 	bl	800df10 <__swsetup_r>
 800cce8:	b170      	cbz	r0, 800cd08 <_vfiprintf_r+0x5c>
 800ccea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ccec:	07dc      	lsls	r4, r3, #31
 800ccee:	d504      	bpl.n	800ccfa <_vfiprintf_r+0x4e>
 800ccf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ccf4:	b01d      	add	sp, #116	; 0x74
 800ccf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccfa:	89ab      	ldrh	r3, [r5, #12]
 800ccfc:	0598      	lsls	r0, r3, #22
 800ccfe:	d4f7      	bmi.n	800ccf0 <_vfiprintf_r+0x44>
 800cd00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd02:	f7fe fd99 	bl	800b838 <__retarget_lock_release_recursive>
 800cd06:	e7f3      	b.n	800ccf0 <_vfiprintf_r+0x44>
 800cd08:	2300      	movs	r3, #0
 800cd0a:	9309      	str	r3, [sp, #36]	; 0x24
 800cd0c:	2320      	movs	r3, #32
 800cd0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd12:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd16:	2330      	movs	r3, #48	; 0x30
 800cd18:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800cecc <_vfiprintf_r+0x220>
 800cd1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd20:	f04f 0901 	mov.w	r9, #1
 800cd24:	4623      	mov	r3, r4
 800cd26:	469a      	mov	sl, r3
 800cd28:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd2c:	b10a      	cbz	r2, 800cd32 <_vfiprintf_r+0x86>
 800cd2e:	2a25      	cmp	r2, #37	; 0x25
 800cd30:	d1f9      	bne.n	800cd26 <_vfiprintf_r+0x7a>
 800cd32:	ebba 0b04 	subs.w	fp, sl, r4
 800cd36:	d00b      	beq.n	800cd50 <_vfiprintf_r+0xa4>
 800cd38:	465b      	mov	r3, fp
 800cd3a:	4622      	mov	r2, r4
 800cd3c:	4629      	mov	r1, r5
 800cd3e:	4630      	mov	r0, r6
 800cd40:	f7ff ffa1 	bl	800cc86 <__sfputs_r>
 800cd44:	3001      	adds	r0, #1
 800cd46:	f000 80a9 	beq.w	800ce9c <_vfiprintf_r+0x1f0>
 800cd4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd4c:	445a      	add	r2, fp
 800cd4e:	9209      	str	r2, [sp, #36]	; 0x24
 800cd50:	f89a 3000 	ldrb.w	r3, [sl]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	f000 80a1 	beq.w	800ce9c <_vfiprintf_r+0x1f0>
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cd60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd64:	f10a 0a01 	add.w	sl, sl, #1
 800cd68:	9304      	str	r3, [sp, #16]
 800cd6a:	9307      	str	r3, [sp, #28]
 800cd6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cd70:	931a      	str	r3, [sp, #104]	; 0x68
 800cd72:	4654      	mov	r4, sl
 800cd74:	2205      	movs	r2, #5
 800cd76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd7a:	4854      	ldr	r0, [pc, #336]	; (800cecc <_vfiprintf_r+0x220>)
 800cd7c:	f7f3 fa48 	bl	8000210 <memchr>
 800cd80:	9a04      	ldr	r2, [sp, #16]
 800cd82:	b9d8      	cbnz	r0, 800cdbc <_vfiprintf_r+0x110>
 800cd84:	06d1      	lsls	r1, r2, #27
 800cd86:	bf44      	itt	mi
 800cd88:	2320      	movmi	r3, #32
 800cd8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd8e:	0713      	lsls	r3, r2, #28
 800cd90:	bf44      	itt	mi
 800cd92:	232b      	movmi	r3, #43	; 0x2b
 800cd94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd98:	f89a 3000 	ldrb.w	r3, [sl]
 800cd9c:	2b2a      	cmp	r3, #42	; 0x2a
 800cd9e:	d015      	beq.n	800cdcc <_vfiprintf_r+0x120>
 800cda0:	9a07      	ldr	r2, [sp, #28]
 800cda2:	4654      	mov	r4, sl
 800cda4:	2000      	movs	r0, #0
 800cda6:	f04f 0c0a 	mov.w	ip, #10
 800cdaa:	4621      	mov	r1, r4
 800cdac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cdb0:	3b30      	subs	r3, #48	; 0x30
 800cdb2:	2b09      	cmp	r3, #9
 800cdb4:	d94d      	bls.n	800ce52 <_vfiprintf_r+0x1a6>
 800cdb6:	b1b0      	cbz	r0, 800cde6 <_vfiprintf_r+0x13a>
 800cdb8:	9207      	str	r2, [sp, #28]
 800cdba:	e014      	b.n	800cde6 <_vfiprintf_r+0x13a>
 800cdbc:	eba0 0308 	sub.w	r3, r0, r8
 800cdc0:	fa09 f303 	lsl.w	r3, r9, r3
 800cdc4:	4313      	orrs	r3, r2
 800cdc6:	9304      	str	r3, [sp, #16]
 800cdc8:	46a2      	mov	sl, r4
 800cdca:	e7d2      	b.n	800cd72 <_vfiprintf_r+0xc6>
 800cdcc:	9b03      	ldr	r3, [sp, #12]
 800cdce:	1d19      	adds	r1, r3, #4
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	9103      	str	r1, [sp, #12]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	bfbb      	ittet	lt
 800cdd8:	425b      	neglt	r3, r3
 800cdda:	f042 0202 	orrlt.w	r2, r2, #2
 800cdde:	9307      	strge	r3, [sp, #28]
 800cde0:	9307      	strlt	r3, [sp, #28]
 800cde2:	bfb8      	it	lt
 800cde4:	9204      	strlt	r2, [sp, #16]
 800cde6:	7823      	ldrb	r3, [r4, #0]
 800cde8:	2b2e      	cmp	r3, #46	; 0x2e
 800cdea:	d10c      	bne.n	800ce06 <_vfiprintf_r+0x15a>
 800cdec:	7863      	ldrb	r3, [r4, #1]
 800cdee:	2b2a      	cmp	r3, #42	; 0x2a
 800cdf0:	d134      	bne.n	800ce5c <_vfiprintf_r+0x1b0>
 800cdf2:	9b03      	ldr	r3, [sp, #12]
 800cdf4:	1d1a      	adds	r2, r3, #4
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	9203      	str	r2, [sp, #12]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	bfb8      	it	lt
 800cdfe:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ce02:	3402      	adds	r4, #2
 800ce04:	9305      	str	r3, [sp, #20]
 800ce06:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800cedc <_vfiprintf_r+0x230>
 800ce0a:	7821      	ldrb	r1, [r4, #0]
 800ce0c:	2203      	movs	r2, #3
 800ce0e:	4650      	mov	r0, sl
 800ce10:	f7f3 f9fe 	bl	8000210 <memchr>
 800ce14:	b138      	cbz	r0, 800ce26 <_vfiprintf_r+0x17a>
 800ce16:	9b04      	ldr	r3, [sp, #16]
 800ce18:	eba0 000a 	sub.w	r0, r0, sl
 800ce1c:	2240      	movs	r2, #64	; 0x40
 800ce1e:	4082      	lsls	r2, r0
 800ce20:	4313      	orrs	r3, r2
 800ce22:	3401      	adds	r4, #1
 800ce24:	9304      	str	r3, [sp, #16]
 800ce26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce2a:	4829      	ldr	r0, [pc, #164]	; (800ced0 <_vfiprintf_r+0x224>)
 800ce2c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ce30:	2206      	movs	r2, #6
 800ce32:	f7f3 f9ed 	bl	8000210 <memchr>
 800ce36:	2800      	cmp	r0, #0
 800ce38:	d03f      	beq.n	800ceba <_vfiprintf_r+0x20e>
 800ce3a:	4b26      	ldr	r3, [pc, #152]	; (800ced4 <_vfiprintf_r+0x228>)
 800ce3c:	bb1b      	cbnz	r3, 800ce86 <_vfiprintf_r+0x1da>
 800ce3e:	9b03      	ldr	r3, [sp, #12]
 800ce40:	3307      	adds	r3, #7
 800ce42:	f023 0307 	bic.w	r3, r3, #7
 800ce46:	3308      	adds	r3, #8
 800ce48:	9303      	str	r3, [sp, #12]
 800ce4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce4c:	443b      	add	r3, r7
 800ce4e:	9309      	str	r3, [sp, #36]	; 0x24
 800ce50:	e768      	b.n	800cd24 <_vfiprintf_r+0x78>
 800ce52:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce56:	460c      	mov	r4, r1
 800ce58:	2001      	movs	r0, #1
 800ce5a:	e7a6      	b.n	800cdaa <_vfiprintf_r+0xfe>
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	3401      	adds	r4, #1
 800ce60:	9305      	str	r3, [sp, #20]
 800ce62:	4619      	mov	r1, r3
 800ce64:	f04f 0c0a 	mov.w	ip, #10
 800ce68:	4620      	mov	r0, r4
 800ce6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce6e:	3a30      	subs	r2, #48	; 0x30
 800ce70:	2a09      	cmp	r2, #9
 800ce72:	d903      	bls.n	800ce7c <_vfiprintf_r+0x1d0>
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d0c6      	beq.n	800ce06 <_vfiprintf_r+0x15a>
 800ce78:	9105      	str	r1, [sp, #20]
 800ce7a:	e7c4      	b.n	800ce06 <_vfiprintf_r+0x15a>
 800ce7c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce80:	4604      	mov	r4, r0
 800ce82:	2301      	movs	r3, #1
 800ce84:	e7f0      	b.n	800ce68 <_vfiprintf_r+0x1bc>
 800ce86:	ab03      	add	r3, sp, #12
 800ce88:	9300      	str	r3, [sp, #0]
 800ce8a:	462a      	mov	r2, r5
 800ce8c:	4b12      	ldr	r3, [pc, #72]	; (800ced8 <_vfiprintf_r+0x22c>)
 800ce8e:	a904      	add	r1, sp, #16
 800ce90:	4630      	mov	r0, r6
 800ce92:	f7fd feb9 	bl	800ac08 <_printf_float>
 800ce96:	4607      	mov	r7, r0
 800ce98:	1c78      	adds	r0, r7, #1
 800ce9a:	d1d6      	bne.n	800ce4a <_vfiprintf_r+0x19e>
 800ce9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce9e:	07d9      	lsls	r1, r3, #31
 800cea0:	d405      	bmi.n	800ceae <_vfiprintf_r+0x202>
 800cea2:	89ab      	ldrh	r3, [r5, #12]
 800cea4:	059a      	lsls	r2, r3, #22
 800cea6:	d402      	bmi.n	800ceae <_vfiprintf_r+0x202>
 800cea8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ceaa:	f7fe fcc5 	bl	800b838 <__retarget_lock_release_recursive>
 800ceae:	89ab      	ldrh	r3, [r5, #12]
 800ceb0:	065b      	lsls	r3, r3, #25
 800ceb2:	f53f af1d 	bmi.w	800ccf0 <_vfiprintf_r+0x44>
 800ceb6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ceb8:	e71c      	b.n	800ccf4 <_vfiprintf_r+0x48>
 800ceba:	ab03      	add	r3, sp, #12
 800cebc:	9300      	str	r3, [sp, #0]
 800cebe:	462a      	mov	r2, r5
 800cec0:	4b05      	ldr	r3, [pc, #20]	; (800ced8 <_vfiprintf_r+0x22c>)
 800cec2:	a904      	add	r1, sp, #16
 800cec4:	4630      	mov	r0, r6
 800cec6:	f7fe f943 	bl	800b150 <_printf_i>
 800ceca:	e7e4      	b.n	800ce96 <_vfiprintf_r+0x1ea>
 800cecc:	08010713 	.word	0x08010713
 800ced0:	0801071d 	.word	0x0801071d
 800ced4:	0800ac09 	.word	0x0800ac09
 800ced8:	0800cc87 	.word	0x0800cc87
 800cedc:	08010719 	.word	0x08010719

0800cee0 <malloc>:
 800cee0:	4b02      	ldr	r3, [pc, #8]	; (800ceec <malloc+0xc>)
 800cee2:	4601      	mov	r1, r0
 800cee4:	6818      	ldr	r0, [r3, #0]
 800cee6:	f000 b823 	b.w	800cf30 <_malloc_r>
 800ceea:	bf00      	nop
 800ceec:	20000090 	.word	0x20000090

0800cef0 <sbrk_aligned>:
 800cef0:	b570      	push	{r4, r5, r6, lr}
 800cef2:	4e0e      	ldr	r6, [pc, #56]	; (800cf2c <sbrk_aligned+0x3c>)
 800cef4:	460c      	mov	r4, r1
 800cef6:	6831      	ldr	r1, [r6, #0]
 800cef8:	4605      	mov	r5, r0
 800cefa:	b911      	cbnz	r1, 800cf02 <sbrk_aligned+0x12>
 800cefc:	f001 f8fe 	bl	800e0fc <_sbrk_r>
 800cf00:	6030      	str	r0, [r6, #0]
 800cf02:	4621      	mov	r1, r4
 800cf04:	4628      	mov	r0, r5
 800cf06:	f001 f8f9 	bl	800e0fc <_sbrk_r>
 800cf0a:	1c43      	adds	r3, r0, #1
 800cf0c:	d00a      	beq.n	800cf24 <sbrk_aligned+0x34>
 800cf0e:	1cc4      	adds	r4, r0, #3
 800cf10:	f024 0403 	bic.w	r4, r4, #3
 800cf14:	42a0      	cmp	r0, r4
 800cf16:	d007      	beq.n	800cf28 <sbrk_aligned+0x38>
 800cf18:	1a21      	subs	r1, r4, r0
 800cf1a:	4628      	mov	r0, r5
 800cf1c:	f001 f8ee 	bl	800e0fc <_sbrk_r>
 800cf20:	3001      	adds	r0, #1
 800cf22:	d101      	bne.n	800cf28 <sbrk_aligned+0x38>
 800cf24:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800cf28:	4620      	mov	r0, r4
 800cf2a:	bd70      	pop	{r4, r5, r6, pc}
 800cf2c:	20007e80 	.word	0x20007e80

0800cf30 <_malloc_r>:
 800cf30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf34:	1ccd      	adds	r5, r1, #3
 800cf36:	f025 0503 	bic.w	r5, r5, #3
 800cf3a:	3508      	adds	r5, #8
 800cf3c:	2d0c      	cmp	r5, #12
 800cf3e:	bf38      	it	cc
 800cf40:	250c      	movcc	r5, #12
 800cf42:	2d00      	cmp	r5, #0
 800cf44:	4607      	mov	r7, r0
 800cf46:	db01      	blt.n	800cf4c <_malloc_r+0x1c>
 800cf48:	42a9      	cmp	r1, r5
 800cf4a:	d905      	bls.n	800cf58 <_malloc_r+0x28>
 800cf4c:	230c      	movs	r3, #12
 800cf4e:	603b      	str	r3, [r7, #0]
 800cf50:	2600      	movs	r6, #0
 800cf52:	4630      	mov	r0, r6
 800cf54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf58:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d02c <_malloc_r+0xfc>
 800cf5c:	f000 fa9e 	bl	800d49c <__malloc_lock>
 800cf60:	f8d8 3000 	ldr.w	r3, [r8]
 800cf64:	461c      	mov	r4, r3
 800cf66:	bb5c      	cbnz	r4, 800cfc0 <_malloc_r+0x90>
 800cf68:	4629      	mov	r1, r5
 800cf6a:	4638      	mov	r0, r7
 800cf6c:	f7ff ffc0 	bl	800cef0 <sbrk_aligned>
 800cf70:	1c43      	adds	r3, r0, #1
 800cf72:	4604      	mov	r4, r0
 800cf74:	d155      	bne.n	800d022 <_malloc_r+0xf2>
 800cf76:	f8d8 4000 	ldr.w	r4, [r8]
 800cf7a:	4626      	mov	r6, r4
 800cf7c:	2e00      	cmp	r6, #0
 800cf7e:	d145      	bne.n	800d00c <_malloc_r+0xdc>
 800cf80:	2c00      	cmp	r4, #0
 800cf82:	d048      	beq.n	800d016 <_malloc_r+0xe6>
 800cf84:	6823      	ldr	r3, [r4, #0]
 800cf86:	4631      	mov	r1, r6
 800cf88:	4638      	mov	r0, r7
 800cf8a:	eb04 0903 	add.w	r9, r4, r3
 800cf8e:	f001 f8b5 	bl	800e0fc <_sbrk_r>
 800cf92:	4581      	cmp	r9, r0
 800cf94:	d13f      	bne.n	800d016 <_malloc_r+0xe6>
 800cf96:	6821      	ldr	r1, [r4, #0]
 800cf98:	1a6d      	subs	r5, r5, r1
 800cf9a:	4629      	mov	r1, r5
 800cf9c:	4638      	mov	r0, r7
 800cf9e:	f7ff ffa7 	bl	800cef0 <sbrk_aligned>
 800cfa2:	3001      	adds	r0, #1
 800cfa4:	d037      	beq.n	800d016 <_malloc_r+0xe6>
 800cfa6:	6823      	ldr	r3, [r4, #0]
 800cfa8:	442b      	add	r3, r5
 800cfaa:	6023      	str	r3, [r4, #0]
 800cfac:	f8d8 3000 	ldr.w	r3, [r8]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d038      	beq.n	800d026 <_malloc_r+0xf6>
 800cfb4:	685a      	ldr	r2, [r3, #4]
 800cfb6:	42a2      	cmp	r2, r4
 800cfb8:	d12b      	bne.n	800d012 <_malloc_r+0xe2>
 800cfba:	2200      	movs	r2, #0
 800cfbc:	605a      	str	r2, [r3, #4]
 800cfbe:	e00f      	b.n	800cfe0 <_malloc_r+0xb0>
 800cfc0:	6822      	ldr	r2, [r4, #0]
 800cfc2:	1b52      	subs	r2, r2, r5
 800cfc4:	d41f      	bmi.n	800d006 <_malloc_r+0xd6>
 800cfc6:	2a0b      	cmp	r2, #11
 800cfc8:	d917      	bls.n	800cffa <_malloc_r+0xca>
 800cfca:	1961      	adds	r1, r4, r5
 800cfcc:	42a3      	cmp	r3, r4
 800cfce:	6025      	str	r5, [r4, #0]
 800cfd0:	bf18      	it	ne
 800cfd2:	6059      	strne	r1, [r3, #4]
 800cfd4:	6863      	ldr	r3, [r4, #4]
 800cfd6:	bf08      	it	eq
 800cfd8:	f8c8 1000 	streq.w	r1, [r8]
 800cfdc:	5162      	str	r2, [r4, r5]
 800cfde:	604b      	str	r3, [r1, #4]
 800cfe0:	4638      	mov	r0, r7
 800cfe2:	f104 060b 	add.w	r6, r4, #11
 800cfe6:	f000 fa5f 	bl	800d4a8 <__malloc_unlock>
 800cfea:	f026 0607 	bic.w	r6, r6, #7
 800cfee:	1d23      	adds	r3, r4, #4
 800cff0:	1af2      	subs	r2, r6, r3
 800cff2:	d0ae      	beq.n	800cf52 <_malloc_r+0x22>
 800cff4:	1b9b      	subs	r3, r3, r6
 800cff6:	50a3      	str	r3, [r4, r2]
 800cff8:	e7ab      	b.n	800cf52 <_malloc_r+0x22>
 800cffa:	42a3      	cmp	r3, r4
 800cffc:	6862      	ldr	r2, [r4, #4]
 800cffe:	d1dd      	bne.n	800cfbc <_malloc_r+0x8c>
 800d000:	f8c8 2000 	str.w	r2, [r8]
 800d004:	e7ec      	b.n	800cfe0 <_malloc_r+0xb0>
 800d006:	4623      	mov	r3, r4
 800d008:	6864      	ldr	r4, [r4, #4]
 800d00a:	e7ac      	b.n	800cf66 <_malloc_r+0x36>
 800d00c:	4634      	mov	r4, r6
 800d00e:	6876      	ldr	r6, [r6, #4]
 800d010:	e7b4      	b.n	800cf7c <_malloc_r+0x4c>
 800d012:	4613      	mov	r3, r2
 800d014:	e7cc      	b.n	800cfb0 <_malloc_r+0x80>
 800d016:	230c      	movs	r3, #12
 800d018:	603b      	str	r3, [r7, #0]
 800d01a:	4638      	mov	r0, r7
 800d01c:	f000 fa44 	bl	800d4a8 <__malloc_unlock>
 800d020:	e797      	b.n	800cf52 <_malloc_r+0x22>
 800d022:	6025      	str	r5, [r4, #0]
 800d024:	e7dc      	b.n	800cfe0 <_malloc_r+0xb0>
 800d026:	605b      	str	r3, [r3, #4]
 800d028:	deff      	udf	#255	; 0xff
 800d02a:	bf00      	nop
 800d02c:	20007e7c 	.word	0x20007e7c

0800d030 <_scanf_chars>:
 800d030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d034:	4615      	mov	r5, r2
 800d036:	688a      	ldr	r2, [r1, #8]
 800d038:	4680      	mov	r8, r0
 800d03a:	460c      	mov	r4, r1
 800d03c:	b932      	cbnz	r2, 800d04c <_scanf_chars+0x1c>
 800d03e:	698a      	ldr	r2, [r1, #24]
 800d040:	2a00      	cmp	r2, #0
 800d042:	bf0c      	ite	eq
 800d044:	2201      	moveq	r2, #1
 800d046:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800d04a:	608a      	str	r2, [r1, #8]
 800d04c:	6822      	ldr	r2, [r4, #0]
 800d04e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800d0e0 <_scanf_chars+0xb0>
 800d052:	06d1      	lsls	r1, r2, #27
 800d054:	bf5f      	itttt	pl
 800d056:	681a      	ldrpl	r2, [r3, #0]
 800d058:	1d11      	addpl	r1, r2, #4
 800d05a:	6019      	strpl	r1, [r3, #0]
 800d05c:	6816      	ldrpl	r6, [r2, #0]
 800d05e:	2700      	movs	r7, #0
 800d060:	69a0      	ldr	r0, [r4, #24]
 800d062:	b188      	cbz	r0, 800d088 <_scanf_chars+0x58>
 800d064:	2801      	cmp	r0, #1
 800d066:	d107      	bne.n	800d078 <_scanf_chars+0x48>
 800d068:	682a      	ldr	r2, [r5, #0]
 800d06a:	7811      	ldrb	r1, [r2, #0]
 800d06c:	6962      	ldr	r2, [r4, #20]
 800d06e:	5c52      	ldrb	r2, [r2, r1]
 800d070:	b952      	cbnz	r2, 800d088 <_scanf_chars+0x58>
 800d072:	2f00      	cmp	r7, #0
 800d074:	d031      	beq.n	800d0da <_scanf_chars+0xaa>
 800d076:	e022      	b.n	800d0be <_scanf_chars+0x8e>
 800d078:	2802      	cmp	r0, #2
 800d07a:	d120      	bne.n	800d0be <_scanf_chars+0x8e>
 800d07c:	682b      	ldr	r3, [r5, #0]
 800d07e:	781b      	ldrb	r3, [r3, #0]
 800d080:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d084:	071b      	lsls	r3, r3, #28
 800d086:	d41a      	bmi.n	800d0be <_scanf_chars+0x8e>
 800d088:	6823      	ldr	r3, [r4, #0]
 800d08a:	06da      	lsls	r2, r3, #27
 800d08c:	bf5e      	ittt	pl
 800d08e:	682b      	ldrpl	r3, [r5, #0]
 800d090:	781b      	ldrbpl	r3, [r3, #0]
 800d092:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d096:	682a      	ldr	r2, [r5, #0]
 800d098:	686b      	ldr	r3, [r5, #4]
 800d09a:	3201      	adds	r2, #1
 800d09c:	602a      	str	r2, [r5, #0]
 800d09e:	68a2      	ldr	r2, [r4, #8]
 800d0a0:	3b01      	subs	r3, #1
 800d0a2:	3a01      	subs	r2, #1
 800d0a4:	606b      	str	r3, [r5, #4]
 800d0a6:	3701      	adds	r7, #1
 800d0a8:	60a2      	str	r2, [r4, #8]
 800d0aa:	b142      	cbz	r2, 800d0be <_scanf_chars+0x8e>
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	dcd7      	bgt.n	800d060 <_scanf_chars+0x30>
 800d0b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d0b4:	4629      	mov	r1, r5
 800d0b6:	4640      	mov	r0, r8
 800d0b8:	4798      	blx	r3
 800d0ba:	2800      	cmp	r0, #0
 800d0bc:	d0d0      	beq.n	800d060 <_scanf_chars+0x30>
 800d0be:	6823      	ldr	r3, [r4, #0]
 800d0c0:	f013 0310 	ands.w	r3, r3, #16
 800d0c4:	d105      	bne.n	800d0d2 <_scanf_chars+0xa2>
 800d0c6:	68e2      	ldr	r2, [r4, #12]
 800d0c8:	3201      	adds	r2, #1
 800d0ca:	60e2      	str	r2, [r4, #12]
 800d0cc:	69a2      	ldr	r2, [r4, #24]
 800d0ce:	b102      	cbz	r2, 800d0d2 <_scanf_chars+0xa2>
 800d0d0:	7033      	strb	r3, [r6, #0]
 800d0d2:	6923      	ldr	r3, [r4, #16]
 800d0d4:	443b      	add	r3, r7
 800d0d6:	6123      	str	r3, [r4, #16]
 800d0d8:	2000      	movs	r0, #0
 800d0da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0de:	bf00      	nop
 800d0e0:	0801089f 	.word	0x0801089f

0800d0e4 <_scanf_i>:
 800d0e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e8:	4698      	mov	r8, r3
 800d0ea:	4b74      	ldr	r3, [pc, #464]	; (800d2bc <_scanf_i+0x1d8>)
 800d0ec:	460c      	mov	r4, r1
 800d0ee:	4682      	mov	sl, r0
 800d0f0:	4616      	mov	r6, r2
 800d0f2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d0f6:	b087      	sub	sp, #28
 800d0f8:	ab03      	add	r3, sp, #12
 800d0fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d0fe:	4b70      	ldr	r3, [pc, #448]	; (800d2c0 <_scanf_i+0x1dc>)
 800d100:	69a1      	ldr	r1, [r4, #24]
 800d102:	4a70      	ldr	r2, [pc, #448]	; (800d2c4 <_scanf_i+0x1e0>)
 800d104:	2903      	cmp	r1, #3
 800d106:	bf18      	it	ne
 800d108:	461a      	movne	r2, r3
 800d10a:	68a3      	ldr	r3, [r4, #8]
 800d10c:	9201      	str	r2, [sp, #4]
 800d10e:	1e5a      	subs	r2, r3, #1
 800d110:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d114:	bf88      	it	hi
 800d116:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d11a:	4627      	mov	r7, r4
 800d11c:	bf82      	ittt	hi
 800d11e:	eb03 0905 	addhi.w	r9, r3, r5
 800d122:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d126:	60a3      	strhi	r3, [r4, #8]
 800d128:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d12c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d130:	bf98      	it	ls
 800d132:	f04f 0900 	movls.w	r9, #0
 800d136:	6023      	str	r3, [r4, #0]
 800d138:	463d      	mov	r5, r7
 800d13a:	f04f 0b00 	mov.w	fp, #0
 800d13e:	6831      	ldr	r1, [r6, #0]
 800d140:	ab03      	add	r3, sp, #12
 800d142:	7809      	ldrb	r1, [r1, #0]
 800d144:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d148:	2202      	movs	r2, #2
 800d14a:	f7f3 f861 	bl	8000210 <memchr>
 800d14e:	b328      	cbz	r0, 800d19c <_scanf_i+0xb8>
 800d150:	f1bb 0f01 	cmp.w	fp, #1
 800d154:	d159      	bne.n	800d20a <_scanf_i+0x126>
 800d156:	6862      	ldr	r2, [r4, #4]
 800d158:	b92a      	cbnz	r2, 800d166 <_scanf_i+0x82>
 800d15a:	6822      	ldr	r2, [r4, #0]
 800d15c:	2308      	movs	r3, #8
 800d15e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d162:	6063      	str	r3, [r4, #4]
 800d164:	6022      	str	r2, [r4, #0]
 800d166:	6822      	ldr	r2, [r4, #0]
 800d168:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d16c:	6022      	str	r2, [r4, #0]
 800d16e:	68a2      	ldr	r2, [r4, #8]
 800d170:	1e51      	subs	r1, r2, #1
 800d172:	60a1      	str	r1, [r4, #8]
 800d174:	b192      	cbz	r2, 800d19c <_scanf_i+0xb8>
 800d176:	6832      	ldr	r2, [r6, #0]
 800d178:	1c51      	adds	r1, r2, #1
 800d17a:	6031      	str	r1, [r6, #0]
 800d17c:	7812      	ldrb	r2, [r2, #0]
 800d17e:	f805 2b01 	strb.w	r2, [r5], #1
 800d182:	6872      	ldr	r2, [r6, #4]
 800d184:	3a01      	subs	r2, #1
 800d186:	2a00      	cmp	r2, #0
 800d188:	6072      	str	r2, [r6, #4]
 800d18a:	dc07      	bgt.n	800d19c <_scanf_i+0xb8>
 800d18c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d190:	4631      	mov	r1, r6
 800d192:	4650      	mov	r0, sl
 800d194:	4790      	blx	r2
 800d196:	2800      	cmp	r0, #0
 800d198:	f040 8085 	bne.w	800d2a6 <_scanf_i+0x1c2>
 800d19c:	f10b 0b01 	add.w	fp, fp, #1
 800d1a0:	f1bb 0f03 	cmp.w	fp, #3
 800d1a4:	d1cb      	bne.n	800d13e <_scanf_i+0x5a>
 800d1a6:	6863      	ldr	r3, [r4, #4]
 800d1a8:	b90b      	cbnz	r3, 800d1ae <_scanf_i+0xca>
 800d1aa:	230a      	movs	r3, #10
 800d1ac:	6063      	str	r3, [r4, #4]
 800d1ae:	6863      	ldr	r3, [r4, #4]
 800d1b0:	4945      	ldr	r1, [pc, #276]	; (800d2c8 <_scanf_i+0x1e4>)
 800d1b2:	6960      	ldr	r0, [r4, #20]
 800d1b4:	1ac9      	subs	r1, r1, r3
 800d1b6:	f000 f889 	bl	800d2cc <__sccl>
 800d1ba:	f04f 0b00 	mov.w	fp, #0
 800d1be:	68a3      	ldr	r3, [r4, #8]
 800d1c0:	6822      	ldr	r2, [r4, #0]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d03d      	beq.n	800d242 <_scanf_i+0x15e>
 800d1c6:	6831      	ldr	r1, [r6, #0]
 800d1c8:	6960      	ldr	r0, [r4, #20]
 800d1ca:	f891 c000 	ldrb.w	ip, [r1]
 800d1ce:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d1d2:	2800      	cmp	r0, #0
 800d1d4:	d035      	beq.n	800d242 <_scanf_i+0x15e>
 800d1d6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d1da:	d124      	bne.n	800d226 <_scanf_i+0x142>
 800d1dc:	0510      	lsls	r0, r2, #20
 800d1de:	d522      	bpl.n	800d226 <_scanf_i+0x142>
 800d1e0:	f10b 0b01 	add.w	fp, fp, #1
 800d1e4:	f1b9 0f00 	cmp.w	r9, #0
 800d1e8:	d003      	beq.n	800d1f2 <_scanf_i+0x10e>
 800d1ea:	3301      	adds	r3, #1
 800d1ec:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800d1f0:	60a3      	str	r3, [r4, #8]
 800d1f2:	6873      	ldr	r3, [r6, #4]
 800d1f4:	3b01      	subs	r3, #1
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	6073      	str	r3, [r6, #4]
 800d1fa:	dd1b      	ble.n	800d234 <_scanf_i+0x150>
 800d1fc:	6833      	ldr	r3, [r6, #0]
 800d1fe:	3301      	adds	r3, #1
 800d200:	6033      	str	r3, [r6, #0]
 800d202:	68a3      	ldr	r3, [r4, #8]
 800d204:	3b01      	subs	r3, #1
 800d206:	60a3      	str	r3, [r4, #8]
 800d208:	e7d9      	b.n	800d1be <_scanf_i+0xda>
 800d20a:	f1bb 0f02 	cmp.w	fp, #2
 800d20e:	d1ae      	bne.n	800d16e <_scanf_i+0x8a>
 800d210:	6822      	ldr	r2, [r4, #0]
 800d212:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d216:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d21a:	d1bf      	bne.n	800d19c <_scanf_i+0xb8>
 800d21c:	2310      	movs	r3, #16
 800d21e:	6063      	str	r3, [r4, #4]
 800d220:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d224:	e7a2      	b.n	800d16c <_scanf_i+0x88>
 800d226:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d22a:	6022      	str	r2, [r4, #0]
 800d22c:	780b      	ldrb	r3, [r1, #0]
 800d22e:	f805 3b01 	strb.w	r3, [r5], #1
 800d232:	e7de      	b.n	800d1f2 <_scanf_i+0x10e>
 800d234:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d238:	4631      	mov	r1, r6
 800d23a:	4650      	mov	r0, sl
 800d23c:	4798      	blx	r3
 800d23e:	2800      	cmp	r0, #0
 800d240:	d0df      	beq.n	800d202 <_scanf_i+0x11e>
 800d242:	6823      	ldr	r3, [r4, #0]
 800d244:	05d9      	lsls	r1, r3, #23
 800d246:	d50d      	bpl.n	800d264 <_scanf_i+0x180>
 800d248:	42bd      	cmp	r5, r7
 800d24a:	d909      	bls.n	800d260 <_scanf_i+0x17c>
 800d24c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d250:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d254:	4632      	mov	r2, r6
 800d256:	4650      	mov	r0, sl
 800d258:	4798      	blx	r3
 800d25a:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800d25e:	464d      	mov	r5, r9
 800d260:	42bd      	cmp	r5, r7
 800d262:	d028      	beq.n	800d2b6 <_scanf_i+0x1d2>
 800d264:	6822      	ldr	r2, [r4, #0]
 800d266:	f012 0210 	ands.w	r2, r2, #16
 800d26a:	d113      	bne.n	800d294 <_scanf_i+0x1b0>
 800d26c:	702a      	strb	r2, [r5, #0]
 800d26e:	6863      	ldr	r3, [r4, #4]
 800d270:	9e01      	ldr	r6, [sp, #4]
 800d272:	4639      	mov	r1, r7
 800d274:	4650      	mov	r0, sl
 800d276:	47b0      	blx	r6
 800d278:	f8d8 3000 	ldr.w	r3, [r8]
 800d27c:	6821      	ldr	r1, [r4, #0]
 800d27e:	1d1a      	adds	r2, r3, #4
 800d280:	f8c8 2000 	str.w	r2, [r8]
 800d284:	f011 0f20 	tst.w	r1, #32
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	d00f      	beq.n	800d2ac <_scanf_i+0x1c8>
 800d28c:	6018      	str	r0, [r3, #0]
 800d28e:	68e3      	ldr	r3, [r4, #12]
 800d290:	3301      	adds	r3, #1
 800d292:	60e3      	str	r3, [r4, #12]
 800d294:	6923      	ldr	r3, [r4, #16]
 800d296:	1bed      	subs	r5, r5, r7
 800d298:	445d      	add	r5, fp
 800d29a:	442b      	add	r3, r5
 800d29c:	6123      	str	r3, [r4, #16]
 800d29e:	2000      	movs	r0, #0
 800d2a0:	b007      	add	sp, #28
 800d2a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2a6:	f04f 0b00 	mov.w	fp, #0
 800d2aa:	e7ca      	b.n	800d242 <_scanf_i+0x15e>
 800d2ac:	07ca      	lsls	r2, r1, #31
 800d2ae:	bf4c      	ite	mi
 800d2b0:	8018      	strhmi	r0, [r3, #0]
 800d2b2:	6018      	strpl	r0, [r3, #0]
 800d2b4:	e7eb      	b.n	800d28e <_scanf_i+0x1aa>
 800d2b6:	2001      	movs	r0, #1
 800d2b8:	e7f2      	b.n	800d2a0 <_scanf_i+0x1bc>
 800d2ba:	bf00      	nop
 800d2bc:	0800eb0c 	.word	0x0800eb0c
 800d2c0:	0800de91 	.word	0x0800de91
 800d2c4:	0800dda9 	.word	0x0800dda9
 800d2c8:	08010734 	.word	0x08010734

0800d2cc <__sccl>:
 800d2cc:	b570      	push	{r4, r5, r6, lr}
 800d2ce:	780b      	ldrb	r3, [r1, #0]
 800d2d0:	4604      	mov	r4, r0
 800d2d2:	2b5e      	cmp	r3, #94	; 0x5e
 800d2d4:	bf0b      	itete	eq
 800d2d6:	784b      	ldrbeq	r3, [r1, #1]
 800d2d8:	1c4a      	addne	r2, r1, #1
 800d2da:	1c8a      	addeq	r2, r1, #2
 800d2dc:	2100      	movne	r1, #0
 800d2de:	bf08      	it	eq
 800d2e0:	2101      	moveq	r1, #1
 800d2e2:	3801      	subs	r0, #1
 800d2e4:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d2e8:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d2ec:	42a8      	cmp	r0, r5
 800d2ee:	d1fb      	bne.n	800d2e8 <__sccl+0x1c>
 800d2f0:	b90b      	cbnz	r3, 800d2f6 <__sccl+0x2a>
 800d2f2:	1e50      	subs	r0, r2, #1
 800d2f4:	bd70      	pop	{r4, r5, r6, pc}
 800d2f6:	f081 0101 	eor.w	r1, r1, #1
 800d2fa:	54e1      	strb	r1, [r4, r3]
 800d2fc:	4610      	mov	r0, r2
 800d2fe:	4602      	mov	r2, r0
 800d300:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d304:	2d2d      	cmp	r5, #45	; 0x2d
 800d306:	d005      	beq.n	800d314 <__sccl+0x48>
 800d308:	2d5d      	cmp	r5, #93	; 0x5d
 800d30a:	d016      	beq.n	800d33a <__sccl+0x6e>
 800d30c:	2d00      	cmp	r5, #0
 800d30e:	d0f1      	beq.n	800d2f4 <__sccl+0x28>
 800d310:	462b      	mov	r3, r5
 800d312:	e7f2      	b.n	800d2fa <__sccl+0x2e>
 800d314:	7846      	ldrb	r6, [r0, #1]
 800d316:	2e5d      	cmp	r6, #93	; 0x5d
 800d318:	d0fa      	beq.n	800d310 <__sccl+0x44>
 800d31a:	42b3      	cmp	r3, r6
 800d31c:	dcf8      	bgt.n	800d310 <__sccl+0x44>
 800d31e:	3002      	adds	r0, #2
 800d320:	461a      	mov	r2, r3
 800d322:	3201      	adds	r2, #1
 800d324:	4296      	cmp	r6, r2
 800d326:	54a1      	strb	r1, [r4, r2]
 800d328:	dcfb      	bgt.n	800d322 <__sccl+0x56>
 800d32a:	1af2      	subs	r2, r6, r3
 800d32c:	3a01      	subs	r2, #1
 800d32e:	1c5d      	adds	r5, r3, #1
 800d330:	42b3      	cmp	r3, r6
 800d332:	bfa8      	it	ge
 800d334:	2200      	movge	r2, #0
 800d336:	18ab      	adds	r3, r5, r2
 800d338:	e7e1      	b.n	800d2fe <__sccl+0x32>
 800d33a:	4610      	mov	r0, r2
 800d33c:	e7da      	b.n	800d2f4 <__sccl+0x28>
	...

0800d340 <__sflush_r>:
 800d340:	898a      	ldrh	r2, [r1, #12]
 800d342:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d346:	4605      	mov	r5, r0
 800d348:	0710      	lsls	r0, r2, #28
 800d34a:	460c      	mov	r4, r1
 800d34c:	d458      	bmi.n	800d400 <__sflush_r+0xc0>
 800d34e:	684b      	ldr	r3, [r1, #4]
 800d350:	2b00      	cmp	r3, #0
 800d352:	dc05      	bgt.n	800d360 <__sflush_r+0x20>
 800d354:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d356:	2b00      	cmp	r3, #0
 800d358:	dc02      	bgt.n	800d360 <__sflush_r+0x20>
 800d35a:	2000      	movs	r0, #0
 800d35c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d360:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d362:	2e00      	cmp	r6, #0
 800d364:	d0f9      	beq.n	800d35a <__sflush_r+0x1a>
 800d366:	2300      	movs	r3, #0
 800d368:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d36c:	682f      	ldr	r7, [r5, #0]
 800d36e:	6a21      	ldr	r1, [r4, #32]
 800d370:	602b      	str	r3, [r5, #0]
 800d372:	d032      	beq.n	800d3da <__sflush_r+0x9a>
 800d374:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d376:	89a3      	ldrh	r3, [r4, #12]
 800d378:	075a      	lsls	r2, r3, #29
 800d37a:	d505      	bpl.n	800d388 <__sflush_r+0x48>
 800d37c:	6863      	ldr	r3, [r4, #4]
 800d37e:	1ac0      	subs	r0, r0, r3
 800d380:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d382:	b10b      	cbz	r3, 800d388 <__sflush_r+0x48>
 800d384:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d386:	1ac0      	subs	r0, r0, r3
 800d388:	2300      	movs	r3, #0
 800d38a:	4602      	mov	r2, r0
 800d38c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d38e:	6a21      	ldr	r1, [r4, #32]
 800d390:	4628      	mov	r0, r5
 800d392:	47b0      	blx	r6
 800d394:	1c43      	adds	r3, r0, #1
 800d396:	89a3      	ldrh	r3, [r4, #12]
 800d398:	d106      	bne.n	800d3a8 <__sflush_r+0x68>
 800d39a:	6829      	ldr	r1, [r5, #0]
 800d39c:	291d      	cmp	r1, #29
 800d39e:	d82b      	bhi.n	800d3f8 <__sflush_r+0xb8>
 800d3a0:	4a29      	ldr	r2, [pc, #164]	; (800d448 <__sflush_r+0x108>)
 800d3a2:	410a      	asrs	r2, r1
 800d3a4:	07d6      	lsls	r6, r2, #31
 800d3a6:	d427      	bmi.n	800d3f8 <__sflush_r+0xb8>
 800d3a8:	2200      	movs	r2, #0
 800d3aa:	6062      	str	r2, [r4, #4]
 800d3ac:	04d9      	lsls	r1, r3, #19
 800d3ae:	6922      	ldr	r2, [r4, #16]
 800d3b0:	6022      	str	r2, [r4, #0]
 800d3b2:	d504      	bpl.n	800d3be <__sflush_r+0x7e>
 800d3b4:	1c42      	adds	r2, r0, #1
 800d3b6:	d101      	bne.n	800d3bc <__sflush_r+0x7c>
 800d3b8:	682b      	ldr	r3, [r5, #0]
 800d3ba:	b903      	cbnz	r3, 800d3be <__sflush_r+0x7e>
 800d3bc:	6560      	str	r0, [r4, #84]	; 0x54
 800d3be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d3c0:	602f      	str	r7, [r5, #0]
 800d3c2:	2900      	cmp	r1, #0
 800d3c4:	d0c9      	beq.n	800d35a <__sflush_r+0x1a>
 800d3c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d3ca:	4299      	cmp	r1, r3
 800d3cc:	d002      	beq.n	800d3d4 <__sflush_r+0x94>
 800d3ce:	4628      	mov	r0, r5
 800d3d0:	f7ff f8cc 	bl	800c56c <_free_r>
 800d3d4:	2000      	movs	r0, #0
 800d3d6:	6360      	str	r0, [r4, #52]	; 0x34
 800d3d8:	e7c0      	b.n	800d35c <__sflush_r+0x1c>
 800d3da:	2301      	movs	r3, #1
 800d3dc:	4628      	mov	r0, r5
 800d3de:	47b0      	blx	r6
 800d3e0:	1c41      	adds	r1, r0, #1
 800d3e2:	d1c8      	bne.n	800d376 <__sflush_r+0x36>
 800d3e4:	682b      	ldr	r3, [r5, #0]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d0c5      	beq.n	800d376 <__sflush_r+0x36>
 800d3ea:	2b1d      	cmp	r3, #29
 800d3ec:	d001      	beq.n	800d3f2 <__sflush_r+0xb2>
 800d3ee:	2b16      	cmp	r3, #22
 800d3f0:	d101      	bne.n	800d3f6 <__sflush_r+0xb6>
 800d3f2:	602f      	str	r7, [r5, #0]
 800d3f4:	e7b1      	b.n	800d35a <__sflush_r+0x1a>
 800d3f6:	89a3      	ldrh	r3, [r4, #12]
 800d3f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3fc:	81a3      	strh	r3, [r4, #12]
 800d3fe:	e7ad      	b.n	800d35c <__sflush_r+0x1c>
 800d400:	690f      	ldr	r7, [r1, #16]
 800d402:	2f00      	cmp	r7, #0
 800d404:	d0a9      	beq.n	800d35a <__sflush_r+0x1a>
 800d406:	0793      	lsls	r3, r2, #30
 800d408:	680e      	ldr	r6, [r1, #0]
 800d40a:	bf08      	it	eq
 800d40c:	694b      	ldreq	r3, [r1, #20]
 800d40e:	600f      	str	r7, [r1, #0]
 800d410:	bf18      	it	ne
 800d412:	2300      	movne	r3, #0
 800d414:	eba6 0807 	sub.w	r8, r6, r7
 800d418:	608b      	str	r3, [r1, #8]
 800d41a:	f1b8 0f00 	cmp.w	r8, #0
 800d41e:	dd9c      	ble.n	800d35a <__sflush_r+0x1a>
 800d420:	6a21      	ldr	r1, [r4, #32]
 800d422:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d424:	4643      	mov	r3, r8
 800d426:	463a      	mov	r2, r7
 800d428:	4628      	mov	r0, r5
 800d42a:	47b0      	blx	r6
 800d42c:	2800      	cmp	r0, #0
 800d42e:	dc06      	bgt.n	800d43e <__sflush_r+0xfe>
 800d430:	89a3      	ldrh	r3, [r4, #12]
 800d432:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d436:	81a3      	strh	r3, [r4, #12]
 800d438:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d43c:	e78e      	b.n	800d35c <__sflush_r+0x1c>
 800d43e:	4407      	add	r7, r0
 800d440:	eba8 0800 	sub.w	r8, r8, r0
 800d444:	e7e9      	b.n	800d41a <__sflush_r+0xda>
 800d446:	bf00      	nop
 800d448:	dfbffffe 	.word	0xdfbffffe

0800d44c <_fflush_r>:
 800d44c:	b538      	push	{r3, r4, r5, lr}
 800d44e:	690b      	ldr	r3, [r1, #16]
 800d450:	4605      	mov	r5, r0
 800d452:	460c      	mov	r4, r1
 800d454:	b913      	cbnz	r3, 800d45c <_fflush_r+0x10>
 800d456:	2500      	movs	r5, #0
 800d458:	4628      	mov	r0, r5
 800d45a:	bd38      	pop	{r3, r4, r5, pc}
 800d45c:	b118      	cbz	r0, 800d466 <_fflush_r+0x1a>
 800d45e:	6a03      	ldr	r3, [r0, #32]
 800d460:	b90b      	cbnz	r3, 800d466 <_fflush_r+0x1a>
 800d462:	f7fe f8e9 	bl	800b638 <__sinit>
 800d466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d0f3      	beq.n	800d456 <_fflush_r+0xa>
 800d46e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d470:	07d0      	lsls	r0, r2, #31
 800d472:	d404      	bmi.n	800d47e <_fflush_r+0x32>
 800d474:	0599      	lsls	r1, r3, #22
 800d476:	d402      	bmi.n	800d47e <_fflush_r+0x32>
 800d478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d47a:	f7fe f9dc 	bl	800b836 <__retarget_lock_acquire_recursive>
 800d47e:	4628      	mov	r0, r5
 800d480:	4621      	mov	r1, r4
 800d482:	f7ff ff5d 	bl	800d340 <__sflush_r>
 800d486:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d488:	07da      	lsls	r2, r3, #31
 800d48a:	4605      	mov	r5, r0
 800d48c:	d4e4      	bmi.n	800d458 <_fflush_r+0xc>
 800d48e:	89a3      	ldrh	r3, [r4, #12]
 800d490:	059b      	lsls	r3, r3, #22
 800d492:	d4e1      	bmi.n	800d458 <_fflush_r+0xc>
 800d494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d496:	f7fe f9cf 	bl	800b838 <__retarget_lock_release_recursive>
 800d49a:	e7dd      	b.n	800d458 <_fflush_r+0xc>

0800d49c <__malloc_lock>:
 800d49c:	4801      	ldr	r0, [pc, #4]	; (800d4a4 <__malloc_lock+0x8>)
 800d49e:	f7fe b9ca 	b.w	800b836 <__retarget_lock_acquire_recursive>
 800d4a2:	bf00      	nop
 800d4a4:	20007e78 	.word	0x20007e78

0800d4a8 <__malloc_unlock>:
 800d4a8:	4801      	ldr	r0, [pc, #4]	; (800d4b0 <__malloc_unlock+0x8>)
 800d4aa:	f7fe b9c5 	b.w	800b838 <__retarget_lock_release_recursive>
 800d4ae:	bf00      	nop
 800d4b0:	20007e78 	.word	0x20007e78

0800d4b4 <_Balloc>:
 800d4b4:	b570      	push	{r4, r5, r6, lr}
 800d4b6:	69c6      	ldr	r6, [r0, #28]
 800d4b8:	4604      	mov	r4, r0
 800d4ba:	460d      	mov	r5, r1
 800d4bc:	b976      	cbnz	r6, 800d4dc <_Balloc+0x28>
 800d4be:	2010      	movs	r0, #16
 800d4c0:	f7ff fd0e 	bl	800cee0 <malloc>
 800d4c4:	4602      	mov	r2, r0
 800d4c6:	61e0      	str	r0, [r4, #28]
 800d4c8:	b920      	cbnz	r0, 800d4d4 <_Balloc+0x20>
 800d4ca:	4b18      	ldr	r3, [pc, #96]	; (800d52c <_Balloc+0x78>)
 800d4cc:	4818      	ldr	r0, [pc, #96]	; (800d530 <_Balloc+0x7c>)
 800d4ce:	216b      	movs	r1, #107	; 0x6b
 800d4d0:	f7fe f9b4 	bl	800b83c <__assert_func>
 800d4d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d4d8:	6006      	str	r6, [r0, #0]
 800d4da:	60c6      	str	r6, [r0, #12]
 800d4dc:	69e6      	ldr	r6, [r4, #28]
 800d4de:	68f3      	ldr	r3, [r6, #12]
 800d4e0:	b183      	cbz	r3, 800d504 <_Balloc+0x50>
 800d4e2:	69e3      	ldr	r3, [r4, #28]
 800d4e4:	68db      	ldr	r3, [r3, #12]
 800d4e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d4ea:	b9b8      	cbnz	r0, 800d51c <_Balloc+0x68>
 800d4ec:	2101      	movs	r1, #1
 800d4ee:	fa01 f605 	lsl.w	r6, r1, r5
 800d4f2:	1d72      	adds	r2, r6, #5
 800d4f4:	0092      	lsls	r2, r2, #2
 800d4f6:	4620      	mov	r0, r4
 800d4f8:	f000 fe25 	bl	800e146 <_calloc_r>
 800d4fc:	b160      	cbz	r0, 800d518 <_Balloc+0x64>
 800d4fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d502:	e00e      	b.n	800d522 <_Balloc+0x6e>
 800d504:	2221      	movs	r2, #33	; 0x21
 800d506:	2104      	movs	r1, #4
 800d508:	4620      	mov	r0, r4
 800d50a:	f000 fe1c 	bl	800e146 <_calloc_r>
 800d50e:	69e3      	ldr	r3, [r4, #28]
 800d510:	60f0      	str	r0, [r6, #12]
 800d512:	68db      	ldr	r3, [r3, #12]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d1e4      	bne.n	800d4e2 <_Balloc+0x2e>
 800d518:	2000      	movs	r0, #0
 800d51a:	bd70      	pop	{r4, r5, r6, pc}
 800d51c:	6802      	ldr	r2, [r0, #0]
 800d51e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d522:	2300      	movs	r3, #0
 800d524:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d528:	e7f7      	b.n	800d51a <_Balloc+0x66>
 800d52a:	bf00      	nop
 800d52c:	08010693 	.word	0x08010693
 800d530:	0801073f 	.word	0x0801073f

0800d534 <_Bfree>:
 800d534:	b570      	push	{r4, r5, r6, lr}
 800d536:	69c6      	ldr	r6, [r0, #28]
 800d538:	4605      	mov	r5, r0
 800d53a:	460c      	mov	r4, r1
 800d53c:	b976      	cbnz	r6, 800d55c <_Bfree+0x28>
 800d53e:	2010      	movs	r0, #16
 800d540:	f7ff fcce 	bl	800cee0 <malloc>
 800d544:	4602      	mov	r2, r0
 800d546:	61e8      	str	r0, [r5, #28]
 800d548:	b920      	cbnz	r0, 800d554 <_Bfree+0x20>
 800d54a:	4b09      	ldr	r3, [pc, #36]	; (800d570 <_Bfree+0x3c>)
 800d54c:	4809      	ldr	r0, [pc, #36]	; (800d574 <_Bfree+0x40>)
 800d54e:	218f      	movs	r1, #143	; 0x8f
 800d550:	f7fe f974 	bl	800b83c <__assert_func>
 800d554:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d558:	6006      	str	r6, [r0, #0]
 800d55a:	60c6      	str	r6, [r0, #12]
 800d55c:	b13c      	cbz	r4, 800d56e <_Bfree+0x3a>
 800d55e:	69eb      	ldr	r3, [r5, #28]
 800d560:	6862      	ldr	r2, [r4, #4]
 800d562:	68db      	ldr	r3, [r3, #12]
 800d564:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d568:	6021      	str	r1, [r4, #0]
 800d56a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d56e:	bd70      	pop	{r4, r5, r6, pc}
 800d570:	08010693 	.word	0x08010693
 800d574:	0801073f 	.word	0x0801073f

0800d578 <__multadd>:
 800d578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d57c:	690d      	ldr	r5, [r1, #16]
 800d57e:	4607      	mov	r7, r0
 800d580:	460c      	mov	r4, r1
 800d582:	461e      	mov	r6, r3
 800d584:	f101 0c14 	add.w	ip, r1, #20
 800d588:	2000      	movs	r0, #0
 800d58a:	f8dc 3000 	ldr.w	r3, [ip]
 800d58e:	b299      	uxth	r1, r3
 800d590:	fb02 6101 	mla	r1, r2, r1, r6
 800d594:	0c1e      	lsrs	r6, r3, #16
 800d596:	0c0b      	lsrs	r3, r1, #16
 800d598:	fb02 3306 	mla	r3, r2, r6, r3
 800d59c:	b289      	uxth	r1, r1
 800d59e:	3001      	adds	r0, #1
 800d5a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d5a4:	4285      	cmp	r5, r0
 800d5a6:	f84c 1b04 	str.w	r1, [ip], #4
 800d5aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d5ae:	dcec      	bgt.n	800d58a <__multadd+0x12>
 800d5b0:	b30e      	cbz	r6, 800d5f6 <__multadd+0x7e>
 800d5b2:	68a3      	ldr	r3, [r4, #8]
 800d5b4:	42ab      	cmp	r3, r5
 800d5b6:	dc19      	bgt.n	800d5ec <__multadd+0x74>
 800d5b8:	6861      	ldr	r1, [r4, #4]
 800d5ba:	4638      	mov	r0, r7
 800d5bc:	3101      	adds	r1, #1
 800d5be:	f7ff ff79 	bl	800d4b4 <_Balloc>
 800d5c2:	4680      	mov	r8, r0
 800d5c4:	b928      	cbnz	r0, 800d5d2 <__multadd+0x5a>
 800d5c6:	4602      	mov	r2, r0
 800d5c8:	4b0c      	ldr	r3, [pc, #48]	; (800d5fc <__multadd+0x84>)
 800d5ca:	480d      	ldr	r0, [pc, #52]	; (800d600 <__multadd+0x88>)
 800d5cc:	21ba      	movs	r1, #186	; 0xba
 800d5ce:	f7fe f935 	bl	800b83c <__assert_func>
 800d5d2:	6922      	ldr	r2, [r4, #16]
 800d5d4:	3202      	adds	r2, #2
 800d5d6:	f104 010c 	add.w	r1, r4, #12
 800d5da:	0092      	lsls	r2, r2, #2
 800d5dc:	300c      	adds	r0, #12
 800d5de:	f000 fd9d 	bl	800e11c <memcpy>
 800d5e2:	4621      	mov	r1, r4
 800d5e4:	4638      	mov	r0, r7
 800d5e6:	f7ff ffa5 	bl	800d534 <_Bfree>
 800d5ea:	4644      	mov	r4, r8
 800d5ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d5f0:	3501      	adds	r5, #1
 800d5f2:	615e      	str	r6, [r3, #20]
 800d5f4:	6125      	str	r5, [r4, #16]
 800d5f6:	4620      	mov	r0, r4
 800d5f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5fc:	08010702 	.word	0x08010702
 800d600:	0801073f 	.word	0x0801073f

0800d604 <__hi0bits>:
 800d604:	0c03      	lsrs	r3, r0, #16
 800d606:	041b      	lsls	r3, r3, #16
 800d608:	b9d3      	cbnz	r3, 800d640 <__hi0bits+0x3c>
 800d60a:	0400      	lsls	r0, r0, #16
 800d60c:	2310      	movs	r3, #16
 800d60e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d612:	bf04      	itt	eq
 800d614:	0200      	lsleq	r0, r0, #8
 800d616:	3308      	addeq	r3, #8
 800d618:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d61c:	bf04      	itt	eq
 800d61e:	0100      	lsleq	r0, r0, #4
 800d620:	3304      	addeq	r3, #4
 800d622:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d626:	bf04      	itt	eq
 800d628:	0080      	lsleq	r0, r0, #2
 800d62a:	3302      	addeq	r3, #2
 800d62c:	2800      	cmp	r0, #0
 800d62e:	db05      	blt.n	800d63c <__hi0bits+0x38>
 800d630:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d634:	f103 0301 	add.w	r3, r3, #1
 800d638:	bf08      	it	eq
 800d63a:	2320      	moveq	r3, #32
 800d63c:	4618      	mov	r0, r3
 800d63e:	4770      	bx	lr
 800d640:	2300      	movs	r3, #0
 800d642:	e7e4      	b.n	800d60e <__hi0bits+0xa>

0800d644 <__lo0bits>:
 800d644:	6803      	ldr	r3, [r0, #0]
 800d646:	f013 0207 	ands.w	r2, r3, #7
 800d64a:	d00c      	beq.n	800d666 <__lo0bits+0x22>
 800d64c:	07d9      	lsls	r1, r3, #31
 800d64e:	d422      	bmi.n	800d696 <__lo0bits+0x52>
 800d650:	079a      	lsls	r2, r3, #30
 800d652:	bf49      	itett	mi
 800d654:	085b      	lsrmi	r3, r3, #1
 800d656:	089b      	lsrpl	r3, r3, #2
 800d658:	6003      	strmi	r3, [r0, #0]
 800d65a:	2201      	movmi	r2, #1
 800d65c:	bf5c      	itt	pl
 800d65e:	6003      	strpl	r3, [r0, #0]
 800d660:	2202      	movpl	r2, #2
 800d662:	4610      	mov	r0, r2
 800d664:	4770      	bx	lr
 800d666:	b299      	uxth	r1, r3
 800d668:	b909      	cbnz	r1, 800d66e <__lo0bits+0x2a>
 800d66a:	0c1b      	lsrs	r3, r3, #16
 800d66c:	2210      	movs	r2, #16
 800d66e:	b2d9      	uxtb	r1, r3
 800d670:	b909      	cbnz	r1, 800d676 <__lo0bits+0x32>
 800d672:	3208      	adds	r2, #8
 800d674:	0a1b      	lsrs	r3, r3, #8
 800d676:	0719      	lsls	r1, r3, #28
 800d678:	bf04      	itt	eq
 800d67a:	091b      	lsreq	r3, r3, #4
 800d67c:	3204      	addeq	r2, #4
 800d67e:	0799      	lsls	r1, r3, #30
 800d680:	bf04      	itt	eq
 800d682:	089b      	lsreq	r3, r3, #2
 800d684:	3202      	addeq	r2, #2
 800d686:	07d9      	lsls	r1, r3, #31
 800d688:	d403      	bmi.n	800d692 <__lo0bits+0x4e>
 800d68a:	085b      	lsrs	r3, r3, #1
 800d68c:	f102 0201 	add.w	r2, r2, #1
 800d690:	d003      	beq.n	800d69a <__lo0bits+0x56>
 800d692:	6003      	str	r3, [r0, #0]
 800d694:	e7e5      	b.n	800d662 <__lo0bits+0x1e>
 800d696:	2200      	movs	r2, #0
 800d698:	e7e3      	b.n	800d662 <__lo0bits+0x1e>
 800d69a:	2220      	movs	r2, #32
 800d69c:	e7e1      	b.n	800d662 <__lo0bits+0x1e>
	...

0800d6a0 <__i2b>:
 800d6a0:	b510      	push	{r4, lr}
 800d6a2:	460c      	mov	r4, r1
 800d6a4:	2101      	movs	r1, #1
 800d6a6:	f7ff ff05 	bl	800d4b4 <_Balloc>
 800d6aa:	4602      	mov	r2, r0
 800d6ac:	b928      	cbnz	r0, 800d6ba <__i2b+0x1a>
 800d6ae:	4b05      	ldr	r3, [pc, #20]	; (800d6c4 <__i2b+0x24>)
 800d6b0:	4805      	ldr	r0, [pc, #20]	; (800d6c8 <__i2b+0x28>)
 800d6b2:	f240 1145 	movw	r1, #325	; 0x145
 800d6b6:	f7fe f8c1 	bl	800b83c <__assert_func>
 800d6ba:	2301      	movs	r3, #1
 800d6bc:	6144      	str	r4, [r0, #20]
 800d6be:	6103      	str	r3, [r0, #16]
 800d6c0:	bd10      	pop	{r4, pc}
 800d6c2:	bf00      	nop
 800d6c4:	08010702 	.word	0x08010702
 800d6c8:	0801073f 	.word	0x0801073f

0800d6cc <__multiply>:
 800d6cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6d0:	4691      	mov	r9, r2
 800d6d2:	690a      	ldr	r2, [r1, #16]
 800d6d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d6d8:	429a      	cmp	r2, r3
 800d6da:	bfb8      	it	lt
 800d6dc:	460b      	movlt	r3, r1
 800d6de:	460c      	mov	r4, r1
 800d6e0:	bfbc      	itt	lt
 800d6e2:	464c      	movlt	r4, r9
 800d6e4:	4699      	movlt	r9, r3
 800d6e6:	6927      	ldr	r7, [r4, #16]
 800d6e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d6ec:	68a3      	ldr	r3, [r4, #8]
 800d6ee:	6861      	ldr	r1, [r4, #4]
 800d6f0:	eb07 060a 	add.w	r6, r7, sl
 800d6f4:	42b3      	cmp	r3, r6
 800d6f6:	b085      	sub	sp, #20
 800d6f8:	bfb8      	it	lt
 800d6fa:	3101      	addlt	r1, #1
 800d6fc:	f7ff feda 	bl	800d4b4 <_Balloc>
 800d700:	b930      	cbnz	r0, 800d710 <__multiply+0x44>
 800d702:	4602      	mov	r2, r0
 800d704:	4b44      	ldr	r3, [pc, #272]	; (800d818 <__multiply+0x14c>)
 800d706:	4845      	ldr	r0, [pc, #276]	; (800d81c <__multiply+0x150>)
 800d708:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d70c:	f7fe f896 	bl	800b83c <__assert_func>
 800d710:	f100 0514 	add.w	r5, r0, #20
 800d714:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d718:	462b      	mov	r3, r5
 800d71a:	2200      	movs	r2, #0
 800d71c:	4543      	cmp	r3, r8
 800d71e:	d321      	bcc.n	800d764 <__multiply+0x98>
 800d720:	f104 0314 	add.w	r3, r4, #20
 800d724:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d728:	f109 0314 	add.w	r3, r9, #20
 800d72c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d730:	9202      	str	r2, [sp, #8]
 800d732:	1b3a      	subs	r2, r7, r4
 800d734:	3a15      	subs	r2, #21
 800d736:	f022 0203 	bic.w	r2, r2, #3
 800d73a:	3204      	adds	r2, #4
 800d73c:	f104 0115 	add.w	r1, r4, #21
 800d740:	428f      	cmp	r7, r1
 800d742:	bf38      	it	cc
 800d744:	2204      	movcc	r2, #4
 800d746:	9201      	str	r2, [sp, #4]
 800d748:	9a02      	ldr	r2, [sp, #8]
 800d74a:	9303      	str	r3, [sp, #12]
 800d74c:	429a      	cmp	r2, r3
 800d74e:	d80c      	bhi.n	800d76a <__multiply+0x9e>
 800d750:	2e00      	cmp	r6, #0
 800d752:	dd03      	ble.n	800d75c <__multiply+0x90>
 800d754:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d05b      	beq.n	800d814 <__multiply+0x148>
 800d75c:	6106      	str	r6, [r0, #16]
 800d75e:	b005      	add	sp, #20
 800d760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d764:	f843 2b04 	str.w	r2, [r3], #4
 800d768:	e7d8      	b.n	800d71c <__multiply+0x50>
 800d76a:	f8b3 a000 	ldrh.w	sl, [r3]
 800d76e:	f1ba 0f00 	cmp.w	sl, #0
 800d772:	d024      	beq.n	800d7be <__multiply+0xf2>
 800d774:	f104 0e14 	add.w	lr, r4, #20
 800d778:	46a9      	mov	r9, r5
 800d77a:	f04f 0c00 	mov.w	ip, #0
 800d77e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d782:	f8d9 1000 	ldr.w	r1, [r9]
 800d786:	fa1f fb82 	uxth.w	fp, r2
 800d78a:	b289      	uxth	r1, r1
 800d78c:	fb0a 110b 	mla	r1, sl, fp, r1
 800d790:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d794:	f8d9 2000 	ldr.w	r2, [r9]
 800d798:	4461      	add	r1, ip
 800d79a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d79e:	fb0a c20b 	mla	r2, sl, fp, ip
 800d7a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d7a6:	b289      	uxth	r1, r1
 800d7a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d7ac:	4577      	cmp	r7, lr
 800d7ae:	f849 1b04 	str.w	r1, [r9], #4
 800d7b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d7b6:	d8e2      	bhi.n	800d77e <__multiply+0xb2>
 800d7b8:	9a01      	ldr	r2, [sp, #4]
 800d7ba:	f845 c002 	str.w	ip, [r5, r2]
 800d7be:	9a03      	ldr	r2, [sp, #12]
 800d7c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d7c4:	3304      	adds	r3, #4
 800d7c6:	f1b9 0f00 	cmp.w	r9, #0
 800d7ca:	d021      	beq.n	800d810 <__multiply+0x144>
 800d7cc:	6829      	ldr	r1, [r5, #0]
 800d7ce:	f104 0c14 	add.w	ip, r4, #20
 800d7d2:	46ae      	mov	lr, r5
 800d7d4:	f04f 0a00 	mov.w	sl, #0
 800d7d8:	f8bc b000 	ldrh.w	fp, [ip]
 800d7dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d7e0:	fb09 220b 	mla	r2, r9, fp, r2
 800d7e4:	4452      	add	r2, sl
 800d7e6:	b289      	uxth	r1, r1
 800d7e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d7ec:	f84e 1b04 	str.w	r1, [lr], #4
 800d7f0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d7f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d7f8:	f8be 1000 	ldrh.w	r1, [lr]
 800d7fc:	fb09 110a 	mla	r1, r9, sl, r1
 800d800:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d804:	4567      	cmp	r7, ip
 800d806:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d80a:	d8e5      	bhi.n	800d7d8 <__multiply+0x10c>
 800d80c:	9a01      	ldr	r2, [sp, #4]
 800d80e:	50a9      	str	r1, [r5, r2]
 800d810:	3504      	adds	r5, #4
 800d812:	e799      	b.n	800d748 <__multiply+0x7c>
 800d814:	3e01      	subs	r6, #1
 800d816:	e79b      	b.n	800d750 <__multiply+0x84>
 800d818:	08010702 	.word	0x08010702
 800d81c:	0801073f 	.word	0x0801073f

0800d820 <__pow5mult>:
 800d820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d824:	4615      	mov	r5, r2
 800d826:	f012 0203 	ands.w	r2, r2, #3
 800d82a:	4606      	mov	r6, r0
 800d82c:	460f      	mov	r7, r1
 800d82e:	d007      	beq.n	800d840 <__pow5mult+0x20>
 800d830:	4c25      	ldr	r4, [pc, #148]	; (800d8c8 <__pow5mult+0xa8>)
 800d832:	3a01      	subs	r2, #1
 800d834:	2300      	movs	r3, #0
 800d836:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d83a:	f7ff fe9d 	bl	800d578 <__multadd>
 800d83e:	4607      	mov	r7, r0
 800d840:	10ad      	asrs	r5, r5, #2
 800d842:	d03d      	beq.n	800d8c0 <__pow5mult+0xa0>
 800d844:	69f4      	ldr	r4, [r6, #28]
 800d846:	b97c      	cbnz	r4, 800d868 <__pow5mult+0x48>
 800d848:	2010      	movs	r0, #16
 800d84a:	f7ff fb49 	bl	800cee0 <malloc>
 800d84e:	4602      	mov	r2, r0
 800d850:	61f0      	str	r0, [r6, #28]
 800d852:	b928      	cbnz	r0, 800d860 <__pow5mult+0x40>
 800d854:	4b1d      	ldr	r3, [pc, #116]	; (800d8cc <__pow5mult+0xac>)
 800d856:	481e      	ldr	r0, [pc, #120]	; (800d8d0 <__pow5mult+0xb0>)
 800d858:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d85c:	f7fd ffee 	bl	800b83c <__assert_func>
 800d860:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d864:	6004      	str	r4, [r0, #0]
 800d866:	60c4      	str	r4, [r0, #12]
 800d868:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d86c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d870:	b94c      	cbnz	r4, 800d886 <__pow5mult+0x66>
 800d872:	f240 2171 	movw	r1, #625	; 0x271
 800d876:	4630      	mov	r0, r6
 800d878:	f7ff ff12 	bl	800d6a0 <__i2b>
 800d87c:	2300      	movs	r3, #0
 800d87e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d882:	4604      	mov	r4, r0
 800d884:	6003      	str	r3, [r0, #0]
 800d886:	f04f 0900 	mov.w	r9, #0
 800d88a:	07eb      	lsls	r3, r5, #31
 800d88c:	d50a      	bpl.n	800d8a4 <__pow5mult+0x84>
 800d88e:	4639      	mov	r1, r7
 800d890:	4622      	mov	r2, r4
 800d892:	4630      	mov	r0, r6
 800d894:	f7ff ff1a 	bl	800d6cc <__multiply>
 800d898:	4639      	mov	r1, r7
 800d89a:	4680      	mov	r8, r0
 800d89c:	4630      	mov	r0, r6
 800d89e:	f7ff fe49 	bl	800d534 <_Bfree>
 800d8a2:	4647      	mov	r7, r8
 800d8a4:	106d      	asrs	r5, r5, #1
 800d8a6:	d00b      	beq.n	800d8c0 <__pow5mult+0xa0>
 800d8a8:	6820      	ldr	r0, [r4, #0]
 800d8aa:	b938      	cbnz	r0, 800d8bc <__pow5mult+0x9c>
 800d8ac:	4622      	mov	r2, r4
 800d8ae:	4621      	mov	r1, r4
 800d8b0:	4630      	mov	r0, r6
 800d8b2:	f7ff ff0b 	bl	800d6cc <__multiply>
 800d8b6:	6020      	str	r0, [r4, #0]
 800d8b8:	f8c0 9000 	str.w	r9, [r0]
 800d8bc:	4604      	mov	r4, r0
 800d8be:	e7e4      	b.n	800d88a <__pow5mult+0x6a>
 800d8c0:	4638      	mov	r0, r7
 800d8c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8c6:	bf00      	nop
 800d8c8:	08010888 	.word	0x08010888
 800d8cc:	08010693 	.word	0x08010693
 800d8d0:	0801073f 	.word	0x0801073f

0800d8d4 <__lshift>:
 800d8d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8d8:	460c      	mov	r4, r1
 800d8da:	6849      	ldr	r1, [r1, #4]
 800d8dc:	6923      	ldr	r3, [r4, #16]
 800d8de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d8e2:	68a3      	ldr	r3, [r4, #8]
 800d8e4:	4607      	mov	r7, r0
 800d8e6:	4691      	mov	r9, r2
 800d8e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d8ec:	f108 0601 	add.w	r6, r8, #1
 800d8f0:	42b3      	cmp	r3, r6
 800d8f2:	db0b      	blt.n	800d90c <__lshift+0x38>
 800d8f4:	4638      	mov	r0, r7
 800d8f6:	f7ff fddd 	bl	800d4b4 <_Balloc>
 800d8fa:	4605      	mov	r5, r0
 800d8fc:	b948      	cbnz	r0, 800d912 <__lshift+0x3e>
 800d8fe:	4602      	mov	r2, r0
 800d900:	4b28      	ldr	r3, [pc, #160]	; (800d9a4 <__lshift+0xd0>)
 800d902:	4829      	ldr	r0, [pc, #164]	; (800d9a8 <__lshift+0xd4>)
 800d904:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d908:	f7fd ff98 	bl	800b83c <__assert_func>
 800d90c:	3101      	adds	r1, #1
 800d90e:	005b      	lsls	r3, r3, #1
 800d910:	e7ee      	b.n	800d8f0 <__lshift+0x1c>
 800d912:	2300      	movs	r3, #0
 800d914:	f100 0114 	add.w	r1, r0, #20
 800d918:	f100 0210 	add.w	r2, r0, #16
 800d91c:	4618      	mov	r0, r3
 800d91e:	4553      	cmp	r3, sl
 800d920:	db33      	blt.n	800d98a <__lshift+0xb6>
 800d922:	6920      	ldr	r0, [r4, #16]
 800d924:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d928:	f104 0314 	add.w	r3, r4, #20
 800d92c:	f019 091f 	ands.w	r9, r9, #31
 800d930:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d934:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d938:	d02b      	beq.n	800d992 <__lshift+0xbe>
 800d93a:	f1c9 0e20 	rsb	lr, r9, #32
 800d93e:	468a      	mov	sl, r1
 800d940:	2200      	movs	r2, #0
 800d942:	6818      	ldr	r0, [r3, #0]
 800d944:	fa00 f009 	lsl.w	r0, r0, r9
 800d948:	4310      	orrs	r0, r2
 800d94a:	f84a 0b04 	str.w	r0, [sl], #4
 800d94e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d952:	459c      	cmp	ip, r3
 800d954:	fa22 f20e 	lsr.w	r2, r2, lr
 800d958:	d8f3      	bhi.n	800d942 <__lshift+0x6e>
 800d95a:	ebac 0304 	sub.w	r3, ip, r4
 800d95e:	3b15      	subs	r3, #21
 800d960:	f023 0303 	bic.w	r3, r3, #3
 800d964:	3304      	adds	r3, #4
 800d966:	f104 0015 	add.w	r0, r4, #21
 800d96a:	4584      	cmp	ip, r0
 800d96c:	bf38      	it	cc
 800d96e:	2304      	movcc	r3, #4
 800d970:	50ca      	str	r2, [r1, r3]
 800d972:	b10a      	cbz	r2, 800d978 <__lshift+0xa4>
 800d974:	f108 0602 	add.w	r6, r8, #2
 800d978:	3e01      	subs	r6, #1
 800d97a:	4638      	mov	r0, r7
 800d97c:	612e      	str	r6, [r5, #16]
 800d97e:	4621      	mov	r1, r4
 800d980:	f7ff fdd8 	bl	800d534 <_Bfree>
 800d984:	4628      	mov	r0, r5
 800d986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d98a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d98e:	3301      	adds	r3, #1
 800d990:	e7c5      	b.n	800d91e <__lshift+0x4a>
 800d992:	3904      	subs	r1, #4
 800d994:	f853 2b04 	ldr.w	r2, [r3], #4
 800d998:	f841 2f04 	str.w	r2, [r1, #4]!
 800d99c:	459c      	cmp	ip, r3
 800d99e:	d8f9      	bhi.n	800d994 <__lshift+0xc0>
 800d9a0:	e7ea      	b.n	800d978 <__lshift+0xa4>
 800d9a2:	bf00      	nop
 800d9a4:	08010702 	.word	0x08010702
 800d9a8:	0801073f 	.word	0x0801073f

0800d9ac <__mcmp>:
 800d9ac:	b530      	push	{r4, r5, lr}
 800d9ae:	6902      	ldr	r2, [r0, #16]
 800d9b0:	690c      	ldr	r4, [r1, #16]
 800d9b2:	1b12      	subs	r2, r2, r4
 800d9b4:	d10e      	bne.n	800d9d4 <__mcmp+0x28>
 800d9b6:	f100 0314 	add.w	r3, r0, #20
 800d9ba:	3114      	adds	r1, #20
 800d9bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d9c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d9c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d9c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d9cc:	42a5      	cmp	r5, r4
 800d9ce:	d003      	beq.n	800d9d8 <__mcmp+0x2c>
 800d9d0:	d305      	bcc.n	800d9de <__mcmp+0x32>
 800d9d2:	2201      	movs	r2, #1
 800d9d4:	4610      	mov	r0, r2
 800d9d6:	bd30      	pop	{r4, r5, pc}
 800d9d8:	4283      	cmp	r3, r0
 800d9da:	d3f3      	bcc.n	800d9c4 <__mcmp+0x18>
 800d9dc:	e7fa      	b.n	800d9d4 <__mcmp+0x28>
 800d9de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d9e2:	e7f7      	b.n	800d9d4 <__mcmp+0x28>

0800d9e4 <__mdiff>:
 800d9e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9e8:	460c      	mov	r4, r1
 800d9ea:	4606      	mov	r6, r0
 800d9ec:	4611      	mov	r1, r2
 800d9ee:	4620      	mov	r0, r4
 800d9f0:	4690      	mov	r8, r2
 800d9f2:	f7ff ffdb 	bl	800d9ac <__mcmp>
 800d9f6:	1e05      	subs	r5, r0, #0
 800d9f8:	d110      	bne.n	800da1c <__mdiff+0x38>
 800d9fa:	4629      	mov	r1, r5
 800d9fc:	4630      	mov	r0, r6
 800d9fe:	f7ff fd59 	bl	800d4b4 <_Balloc>
 800da02:	b930      	cbnz	r0, 800da12 <__mdiff+0x2e>
 800da04:	4b3a      	ldr	r3, [pc, #232]	; (800daf0 <__mdiff+0x10c>)
 800da06:	4602      	mov	r2, r0
 800da08:	f240 2137 	movw	r1, #567	; 0x237
 800da0c:	4839      	ldr	r0, [pc, #228]	; (800daf4 <__mdiff+0x110>)
 800da0e:	f7fd ff15 	bl	800b83c <__assert_func>
 800da12:	2301      	movs	r3, #1
 800da14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800da18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da1c:	bfa4      	itt	ge
 800da1e:	4643      	movge	r3, r8
 800da20:	46a0      	movge	r8, r4
 800da22:	4630      	mov	r0, r6
 800da24:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800da28:	bfa6      	itte	ge
 800da2a:	461c      	movge	r4, r3
 800da2c:	2500      	movge	r5, #0
 800da2e:	2501      	movlt	r5, #1
 800da30:	f7ff fd40 	bl	800d4b4 <_Balloc>
 800da34:	b920      	cbnz	r0, 800da40 <__mdiff+0x5c>
 800da36:	4b2e      	ldr	r3, [pc, #184]	; (800daf0 <__mdiff+0x10c>)
 800da38:	4602      	mov	r2, r0
 800da3a:	f240 2145 	movw	r1, #581	; 0x245
 800da3e:	e7e5      	b.n	800da0c <__mdiff+0x28>
 800da40:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800da44:	6926      	ldr	r6, [r4, #16]
 800da46:	60c5      	str	r5, [r0, #12]
 800da48:	f104 0914 	add.w	r9, r4, #20
 800da4c:	f108 0514 	add.w	r5, r8, #20
 800da50:	f100 0e14 	add.w	lr, r0, #20
 800da54:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800da58:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800da5c:	f108 0210 	add.w	r2, r8, #16
 800da60:	46f2      	mov	sl, lr
 800da62:	2100      	movs	r1, #0
 800da64:	f859 3b04 	ldr.w	r3, [r9], #4
 800da68:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800da6c:	fa11 f88b 	uxtah	r8, r1, fp
 800da70:	b299      	uxth	r1, r3
 800da72:	0c1b      	lsrs	r3, r3, #16
 800da74:	eba8 0801 	sub.w	r8, r8, r1
 800da78:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800da7c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800da80:	fa1f f888 	uxth.w	r8, r8
 800da84:	1419      	asrs	r1, r3, #16
 800da86:	454e      	cmp	r6, r9
 800da88:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800da8c:	f84a 3b04 	str.w	r3, [sl], #4
 800da90:	d8e8      	bhi.n	800da64 <__mdiff+0x80>
 800da92:	1b33      	subs	r3, r6, r4
 800da94:	3b15      	subs	r3, #21
 800da96:	f023 0303 	bic.w	r3, r3, #3
 800da9a:	3304      	adds	r3, #4
 800da9c:	3415      	adds	r4, #21
 800da9e:	42a6      	cmp	r6, r4
 800daa0:	bf38      	it	cc
 800daa2:	2304      	movcc	r3, #4
 800daa4:	441d      	add	r5, r3
 800daa6:	4473      	add	r3, lr
 800daa8:	469e      	mov	lr, r3
 800daaa:	462e      	mov	r6, r5
 800daac:	4566      	cmp	r6, ip
 800daae:	d30e      	bcc.n	800dace <__mdiff+0xea>
 800dab0:	f10c 0203 	add.w	r2, ip, #3
 800dab4:	1b52      	subs	r2, r2, r5
 800dab6:	f022 0203 	bic.w	r2, r2, #3
 800daba:	3d03      	subs	r5, #3
 800dabc:	45ac      	cmp	ip, r5
 800dabe:	bf38      	it	cc
 800dac0:	2200      	movcc	r2, #0
 800dac2:	4413      	add	r3, r2
 800dac4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800dac8:	b17a      	cbz	r2, 800daea <__mdiff+0x106>
 800daca:	6107      	str	r7, [r0, #16]
 800dacc:	e7a4      	b.n	800da18 <__mdiff+0x34>
 800dace:	f856 8b04 	ldr.w	r8, [r6], #4
 800dad2:	fa11 f288 	uxtah	r2, r1, r8
 800dad6:	1414      	asrs	r4, r2, #16
 800dad8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800dadc:	b292      	uxth	r2, r2
 800dade:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800dae2:	f84e 2b04 	str.w	r2, [lr], #4
 800dae6:	1421      	asrs	r1, r4, #16
 800dae8:	e7e0      	b.n	800daac <__mdiff+0xc8>
 800daea:	3f01      	subs	r7, #1
 800daec:	e7ea      	b.n	800dac4 <__mdiff+0xe0>
 800daee:	bf00      	nop
 800daf0:	08010702 	.word	0x08010702
 800daf4:	0801073f 	.word	0x0801073f

0800daf8 <__d2b>:
 800daf8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dafc:	460f      	mov	r7, r1
 800dafe:	2101      	movs	r1, #1
 800db00:	ec59 8b10 	vmov	r8, r9, d0
 800db04:	4616      	mov	r6, r2
 800db06:	f7ff fcd5 	bl	800d4b4 <_Balloc>
 800db0a:	4604      	mov	r4, r0
 800db0c:	b930      	cbnz	r0, 800db1c <__d2b+0x24>
 800db0e:	4602      	mov	r2, r0
 800db10:	4b24      	ldr	r3, [pc, #144]	; (800dba4 <__d2b+0xac>)
 800db12:	4825      	ldr	r0, [pc, #148]	; (800dba8 <__d2b+0xb0>)
 800db14:	f240 310f 	movw	r1, #783	; 0x30f
 800db18:	f7fd fe90 	bl	800b83c <__assert_func>
 800db1c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800db20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800db24:	bb2d      	cbnz	r5, 800db72 <__d2b+0x7a>
 800db26:	9301      	str	r3, [sp, #4]
 800db28:	f1b8 0300 	subs.w	r3, r8, #0
 800db2c:	d026      	beq.n	800db7c <__d2b+0x84>
 800db2e:	4668      	mov	r0, sp
 800db30:	9300      	str	r3, [sp, #0]
 800db32:	f7ff fd87 	bl	800d644 <__lo0bits>
 800db36:	e9dd 1200 	ldrd	r1, r2, [sp]
 800db3a:	b1e8      	cbz	r0, 800db78 <__d2b+0x80>
 800db3c:	f1c0 0320 	rsb	r3, r0, #32
 800db40:	fa02 f303 	lsl.w	r3, r2, r3
 800db44:	430b      	orrs	r3, r1
 800db46:	40c2      	lsrs	r2, r0
 800db48:	6163      	str	r3, [r4, #20]
 800db4a:	9201      	str	r2, [sp, #4]
 800db4c:	9b01      	ldr	r3, [sp, #4]
 800db4e:	61a3      	str	r3, [r4, #24]
 800db50:	2b00      	cmp	r3, #0
 800db52:	bf14      	ite	ne
 800db54:	2202      	movne	r2, #2
 800db56:	2201      	moveq	r2, #1
 800db58:	6122      	str	r2, [r4, #16]
 800db5a:	b1bd      	cbz	r5, 800db8c <__d2b+0x94>
 800db5c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800db60:	4405      	add	r5, r0
 800db62:	603d      	str	r5, [r7, #0]
 800db64:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800db68:	6030      	str	r0, [r6, #0]
 800db6a:	4620      	mov	r0, r4
 800db6c:	b003      	add	sp, #12
 800db6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800db76:	e7d6      	b.n	800db26 <__d2b+0x2e>
 800db78:	6161      	str	r1, [r4, #20]
 800db7a:	e7e7      	b.n	800db4c <__d2b+0x54>
 800db7c:	a801      	add	r0, sp, #4
 800db7e:	f7ff fd61 	bl	800d644 <__lo0bits>
 800db82:	9b01      	ldr	r3, [sp, #4]
 800db84:	6163      	str	r3, [r4, #20]
 800db86:	3020      	adds	r0, #32
 800db88:	2201      	movs	r2, #1
 800db8a:	e7e5      	b.n	800db58 <__d2b+0x60>
 800db8c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800db90:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800db94:	6038      	str	r0, [r7, #0]
 800db96:	6918      	ldr	r0, [r3, #16]
 800db98:	f7ff fd34 	bl	800d604 <__hi0bits>
 800db9c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dba0:	e7e2      	b.n	800db68 <__d2b+0x70>
 800dba2:	bf00      	nop
 800dba4:	08010702 	.word	0x08010702
 800dba8:	0801073f 	.word	0x0801073f

0800dbac <fiprintf>:
 800dbac:	b40e      	push	{r1, r2, r3}
 800dbae:	b503      	push	{r0, r1, lr}
 800dbb0:	4601      	mov	r1, r0
 800dbb2:	ab03      	add	r3, sp, #12
 800dbb4:	4805      	ldr	r0, [pc, #20]	; (800dbcc <fiprintf+0x20>)
 800dbb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbba:	6800      	ldr	r0, [r0, #0]
 800dbbc:	9301      	str	r3, [sp, #4]
 800dbbe:	f7ff f875 	bl	800ccac <_vfiprintf_r>
 800dbc2:	b002      	add	sp, #8
 800dbc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbc8:	b003      	add	sp, #12
 800dbca:	4770      	bx	lr
 800dbcc:	20000090 	.word	0x20000090

0800dbd0 <__submore>:
 800dbd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbd4:	460c      	mov	r4, r1
 800dbd6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800dbd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dbdc:	4299      	cmp	r1, r3
 800dbde:	d11d      	bne.n	800dc1c <__submore+0x4c>
 800dbe0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800dbe4:	f7ff f9a4 	bl	800cf30 <_malloc_r>
 800dbe8:	b918      	cbnz	r0, 800dbf2 <__submore+0x22>
 800dbea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dbee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dbf6:	63a3      	str	r3, [r4, #56]	; 0x38
 800dbf8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dbfc:	6360      	str	r0, [r4, #52]	; 0x34
 800dbfe:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800dc02:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800dc06:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800dc0a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800dc0e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800dc12:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800dc16:	6020      	str	r0, [r4, #0]
 800dc18:	2000      	movs	r0, #0
 800dc1a:	e7e8      	b.n	800dbee <__submore+0x1e>
 800dc1c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800dc1e:	0077      	lsls	r7, r6, #1
 800dc20:	463a      	mov	r2, r7
 800dc22:	f000 f80f 	bl	800dc44 <_realloc_r>
 800dc26:	4605      	mov	r5, r0
 800dc28:	2800      	cmp	r0, #0
 800dc2a:	d0de      	beq.n	800dbea <__submore+0x1a>
 800dc2c:	eb00 0806 	add.w	r8, r0, r6
 800dc30:	4601      	mov	r1, r0
 800dc32:	4632      	mov	r2, r6
 800dc34:	4640      	mov	r0, r8
 800dc36:	f000 fa71 	bl	800e11c <memcpy>
 800dc3a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800dc3e:	f8c4 8000 	str.w	r8, [r4]
 800dc42:	e7e9      	b.n	800dc18 <__submore+0x48>

0800dc44 <_realloc_r>:
 800dc44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc48:	4680      	mov	r8, r0
 800dc4a:	4614      	mov	r4, r2
 800dc4c:	460e      	mov	r6, r1
 800dc4e:	b921      	cbnz	r1, 800dc5a <_realloc_r+0x16>
 800dc50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc54:	4611      	mov	r1, r2
 800dc56:	f7ff b96b 	b.w	800cf30 <_malloc_r>
 800dc5a:	b92a      	cbnz	r2, 800dc68 <_realloc_r+0x24>
 800dc5c:	f7fe fc86 	bl	800c56c <_free_r>
 800dc60:	4625      	mov	r5, r4
 800dc62:	4628      	mov	r0, r5
 800dc64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc68:	f000 fa95 	bl	800e196 <_malloc_usable_size_r>
 800dc6c:	4284      	cmp	r4, r0
 800dc6e:	4607      	mov	r7, r0
 800dc70:	d802      	bhi.n	800dc78 <_realloc_r+0x34>
 800dc72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dc76:	d812      	bhi.n	800dc9e <_realloc_r+0x5a>
 800dc78:	4621      	mov	r1, r4
 800dc7a:	4640      	mov	r0, r8
 800dc7c:	f7ff f958 	bl	800cf30 <_malloc_r>
 800dc80:	4605      	mov	r5, r0
 800dc82:	2800      	cmp	r0, #0
 800dc84:	d0ed      	beq.n	800dc62 <_realloc_r+0x1e>
 800dc86:	42bc      	cmp	r4, r7
 800dc88:	4622      	mov	r2, r4
 800dc8a:	4631      	mov	r1, r6
 800dc8c:	bf28      	it	cs
 800dc8e:	463a      	movcs	r2, r7
 800dc90:	f000 fa44 	bl	800e11c <memcpy>
 800dc94:	4631      	mov	r1, r6
 800dc96:	4640      	mov	r0, r8
 800dc98:	f7fe fc68 	bl	800c56c <_free_r>
 800dc9c:	e7e1      	b.n	800dc62 <_realloc_r+0x1e>
 800dc9e:	4635      	mov	r5, r6
 800dca0:	e7df      	b.n	800dc62 <_realloc_r+0x1e>
	...

0800dca4 <_strtol_l.constprop.0>:
 800dca4:	2b01      	cmp	r3, #1
 800dca6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcaa:	d001      	beq.n	800dcb0 <_strtol_l.constprop.0+0xc>
 800dcac:	2b24      	cmp	r3, #36	; 0x24
 800dcae:	d906      	bls.n	800dcbe <_strtol_l.constprop.0+0x1a>
 800dcb0:	f7fd fd96 	bl	800b7e0 <__errno>
 800dcb4:	2316      	movs	r3, #22
 800dcb6:	6003      	str	r3, [r0, #0]
 800dcb8:	2000      	movs	r0, #0
 800dcba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcbe:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800dda4 <_strtol_l.constprop.0+0x100>
 800dcc2:	460d      	mov	r5, r1
 800dcc4:	462e      	mov	r6, r5
 800dcc6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dcca:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800dcce:	f017 0708 	ands.w	r7, r7, #8
 800dcd2:	d1f7      	bne.n	800dcc4 <_strtol_l.constprop.0+0x20>
 800dcd4:	2c2d      	cmp	r4, #45	; 0x2d
 800dcd6:	d132      	bne.n	800dd3e <_strtol_l.constprop.0+0x9a>
 800dcd8:	782c      	ldrb	r4, [r5, #0]
 800dcda:	2701      	movs	r7, #1
 800dcdc:	1cb5      	adds	r5, r6, #2
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d05b      	beq.n	800dd9a <_strtol_l.constprop.0+0xf6>
 800dce2:	2b10      	cmp	r3, #16
 800dce4:	d109      	bne.n	800dcfa <_strtol_l.constprop.0+0x56>
 800dce6:	2c30      	cmp	r4, #48	; 0x30
 800dce8:	d107      	bne.n	800dcfa <_strtol_l.constprop.0+0x56>
 800dcea:	782c      	ldrb	r4, [r5, #0]
 800dcec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800dcf0:	2c58      	cmp	r4, #88	; 0x58
 800dcf2:	d14d      	bne.n	800dd90 <_strtol_l.constprop.0+0xec>
 800dcf4:	786c      	ldrb	r4, [r5, #1]
 800dcf6:	2310      	movs	r3, #16
 800dcf8:	3502      	adds	r5, #2
 800dcfa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800dcfe:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800dd02:	f04f 0e00 	mov.w	lr, #0
 800dd06:	fbb8 f9f3 	udiv	r9, r8, r3
 800dd0a:	4676      	mov	r6, lr
 800dd0c:	fb03 8a19 	mls	sl, r3, r9, r8
 800dd10:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800dd14:	f1bc 0f09 	cmp.w	ip, #9
 800dd18:	d816      	bhi.n	800dd48 <_strtol_l.constprop.0+0xa4>
 800dd1a:	4664      	mov	r4, ip
 800dd1c:	42a3      	cmp	r3, r4
 800dd1e:	dd24      	ble.n	800dd6a <_strtol_l.constprop.0+0xc6>
 800dd20:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800dd24:	d008      	beq.n	800dd38 <_strtol_l.constprop.0+0x94>
 800dd26:	45b1      	cmp	r9, r6
 800dd28:	d31c      	bcc.n	800dd64 <_strtol_l.constprop.0+0xc0>
 800dd2a:	d101      	bne.n	800dd30 <_strtol_l.constprop.0+0x8c>
 800dd2c:	45a2      	cmp	sl, r4
 800dd2e:	db19      	blt.n	800dd64 <_strtol_l.constprop.0+0xc0>
 800dd30:	fb06 4603 	mla	r6, r6, r3, r4
 800dd34:	f04f 0e01 	mov.w	lr, #1
 800dd38:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dd3c:	e7e8      	b.n	800dd10 <_strtol_l.constprop.0+0x6c>
 800dd3e:	2c2b      	cmp	r4, #43	; 0x2b
 800dd40:	bf04      	itt	eq
 800dd42:	782c      	ldrbeq	r4, [r5, #0]
 800dd44:	1cb5      	addeq	r5, r6, #2
 800dd46:	e7ca      	b.n	800dcde <_strtol_l.constprop.0+0x3a>
 800dd48:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800dd4c:	f1bc 0f19 	cmp.w	ip, #25
 800dd50:	d801      	bhi.n	800dd56 <_strtol_l.constprop.0+0xb2>
 800dd52:	3c37      	subs	r4, #55	; 0x37
 800dd54:	e7e2      	b.n	800dd1c <_strtol_l.constprop.0+0x78>
 800dd56:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800dd5a:	f1bc 0f19 	cmp.w	ip, #25
 800dd5e:	d804      	bhi.n	800dd6a <_strtol_l.constprop.0+0xc6>
 800dd60:	3c57      	subs	r4, #87	; 0x57
 800dd62:	e7db      	b.n	800dd1c <_strtol_l.constprop.0+0x78>
 800dd64:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800dd68:	e7e6      	b.n	800dd38 <_strtol_l.constprop.0+0x94>
 800dd6a:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800dd6e:	d105      	bne.n	800dd7c <_strtol_l.constprop.0+0xd8>
 800dd70:	2322      	movs	r3, #34	; 0x22
 800dd72:	6003      	str	r3, [r0, #0]
 800dd74:	4646      	mov	r6, r8
 800dd76:	b942      	cbnz	r2, 800dd8a <_strtol_l.constprop.0+0xe6>
 800dd78:	4630      	mov	r0, r6
 800dd7a:	e79e      	b.n	800dcba <_strtol_l.constprop.0+0x16>
 800dd7c:	b107      	cbz	r7, 800dd80 <_strtol_l.constprop.0+0xdc>
 800dd7e:	4276      	negs	r6, r6
 800dd80:	2a00      	cmp	r2, #0
 800dd82:	d0f9      	beq.n	800dd78 <_strtol_l.constprop.0+0xd4>
 800dd84:	f1be 0f00 	cmp.w	lr, #0
 800dd88:	d000      	beq.n	800dd8c <_strtol_l.constprop.0+0xe8>
 800dd8a:	1e69      	subs	r1, r5, #1
 800dd8c:	6011      	str	r1, [r2, #0]
 800dd8e:	e7f3      	b.n	800dd78 <_strtol_l.constprop.0+0xd4>
 800dd90:	2430      	movs	r4, #48	; 0x30
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d1b1      	bne.n	800dcfa <_strtol_l.constprop.0+0x56>
 800dd96:	2308      	movs	r3, #8
 800dd98:	e7af      	b.n	800dcfa <_strtol_l.constprop.0+0x56>
 800dd9a:	2c30      	cmp	r4, #48	; 0x30
 800dd9c:	d0a5      	beq.n	800dcea <_strtol_l.constprop.0+0x46>
 800dd9e:	230a      	movs	r3, #10
 800dda0:	e7ab      	b.n	800dcfa <_strtol_l.constprop.0+0x56>
 800dda2:	bf00      	nop
 800dda4:	0801089f 	.word	0x0801089f

0800dda8 <_strtol_r>:
 800dda8:	f7ff bf7c 	b.w	800dca4 <_strtol_l.constprop.0>

0800ddac <_strtoul_l.constprop.0>:
 800ddac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ddb0:	4f36      	ldr	r7, [pc, #216]	; (800de8c <_strtoul_l.constprop.0+0xe0>)
 800ddb2:	4686      	mov	lr, r0
 800ddb4:	460d      	mov	r5, r1
 800ddb6:	4628      	mov	r0, r5
 800ddb8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ddbc:	5d3e      	ldrb	r6, [r7, r4]
 800ddbe:	f016 0608 	ands.w	r6, r6, #8
 800ddc2:	d1f8      	bne.n	800ddb6 <_strtoul_l.constprop.0+0xa>
 800ddc4:	2c2d      	cmp	r4, #45	; 0x2d
 800ddc6:	d130      	bne.n	800de2a <_strtoul_l.constprop.0+0x7e>
 800ddc8:	782c      	ldrb	r4, [r5, #0]
 800ddca:	2601      	movs	r6, #1
 800ddcc:	1c85      	adds	r5, r0, #2
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d057      	beq.n	800de82 <_strtoul_l.constprop.0+0xd6>
 800ddd2:	2b10      	cmp	r3, #16
 800ddd4:	d109      	bne.n	800ddea <_strtoul_l.constprop.0+0x3e>
 800ddd6:	2c30      	cmp	r4, #48	; 0x30
 800ddd8:	d107      	bne.n	800ddea <_strtoul_l.constprop.0+0x3e>
 800ddda:	7828      	ldrb	r0, [r5, #0]
 800dddc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800dde0:	2858      	cmp	r0, #88	; 0x58
 800dde2:	d149      	bne.n	800de78 <_strtoul_l.constprop.0+0xcc>
 800dde4:	786c      	ldrb	r4, [r5, #1]
 800dde6:	2310      	movs	r3, #16
 800dde8:	3502      	adds	r5, #2
 800ddea:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800ddee:	2700      	movs	r7, #0
 800ddf0:	fbb8 f8f3 	udiv	r8, r8, r3
 800ddf4:	fb03 f908 	mul.w	r9, r3, r8
 800ddf8:	ea6f 0909 	mvn.w	r9, r9
 800ddfc:	4638      	mov	r0, r7
 800ddfe:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800de02:	f1bc 0f09 	cmp.w	ip, #9
 800de06:	d815      	bhi.n	800de34 <_strtoul_l.constprop.0+0x88>
 800de08:	4664      	mov	r4, ip
 800de0a:	42a3      	cmp	r3, r4
 800de0c:	dd23      	ble.n	800de56 <_strtoul_l.constprop.0+0xaa>
 800de0e:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 800de12:	d007      	beq.n	800de24 <_strtoul_l.constprop.0+0x78>
 800de14:	4580      	cmp	r8, r0
 800de16:	d31b      	bcc.n	800de50 <_strtoul_l.constprop.0+0xa4>
 800de18:	d101      	bne.n	800de1e <_strtoul_l.constprop.0+0x72>
 800de1a:	45a1      	cmp	r9, r4
 800de1c:	db18      	blt.n	800de50 <_strtoul_l.constprop.0+0xa4>
 800de1e:	fb00 4003 	mla	r0, r0, r3, r4
 800de22:	2701      	movs	r7, #1
 800de24:	f815 4b01 	ldrb.w	r4, [r5], #1
 800de28:	e7e9      	b.n	800ddfe <_strtoul_l.constprop.0+0x52>
 800de2a:	2c2b      	cmp	r4, #43	; 0x2b
 800de2c:	bf04      	itt	eq
 800de2e:	782c      	ldrbeq	r4, [r5, #0]
 800de30:	1c85      	addeq	r5, r0, #2
 800de32:	e7cc      	b.n	800ddce <_strtoul_l.constprop.0+0x22>
 800de34:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800de38:	f1bc 0f19 	cmp.w	ip, #25
 800de3c:	d801      	bhi.n	800de42 <_strtoul_l.constprop.0+0x96>
 800de3e:	3c37      	subs	r4, #55	; 0x37
 800de40:	e7e3      	b.n	800de0a <_strtoul_l.constprop.0+0x5e>
 800de42:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800de46:	f1bc 0f19 	cmp.w	ip, #25
 800de4a:	d804      	bhi.n	800de56 <_strtoul_l.constprop.0+0xaa>
 800de4c:	3c57      	subs	r4, #87	; 0x57
 800de4e:	e7dc      	b.n	800de0a <_strtoul_l.constprop.0+0x5e>
 800de50:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800de54:	e7e6      	b.n	800de24 <_strtoul_l.constprop.0+0x78>
 800de56:	1c7b      	adds	r3, r7, #1
 800de58:	d106      	bne.n	800de68 <_strtoul_l.constprop.0+0xbc>
 800de5a:	2322      	movs	r3, #34	; 0x22
 800de5c:	f8ce 3000 	str.w	r3, [lr]
 800de60:	4638      	mov	r0, r7
 800de62:	b932      	cbnz	r2, 800de72 <_strtoul_l.constprop.0+0xc6>
 800de64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de68:	b106      	cbz	r6, 800de6c <_strtoul_l.constprop.0+0xc0>
 800de6a:	4240      	negs	r0, r0
 800de6c:	2a00      	cmp	r2, #0
 800de6e:	d0f9      	beq.n	800de64 <_strtoul_l.constprop.0+0xb8>
 800de70:	b107      	cbz	r7, 800de74 <_strtoul_l.constprop.0+0xc8>
 800de72:	1e69      	subs	r1, r5, #1
 800de74:	6011      	str	r1, [r2, #0]
 800de76:	e7f5      	b.n	800de64 <_strtoul_l.constprop.0+0xb8>
 800de78:	2430      	movs	r4, #48	; 0x30
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d1b5      	bne.n	800ddea <_strtoul_l.constprop.0+0x3e>
 800de7e:	2308      	movs	r3, #8
 800de80:	e7b3      	b.n	800ddea <_strtoul_l.constprop.0+0x3e>
 800de82:	2c30      	cmp	r4, #48	; 0x30
 800de84:	d0a9      	beq.n	800ddda <_strtoul_l.constprop.0+0x2e>
 800de86:	230a      	movs	r3, #10
 800de88:	e7af      	b.n	800ddea <_strtoul_l.constprop.0+0x3e>
 800de8a:	bf00      	nop
 800de8c:	0801089f 	.word	0x0801089f

0800de90 <_strtoul_r>:
 800de90:	f7ff bf8c 	b.w	800ddac <_strtoul_l.constprop.0>

0800de94 <__swbuf_r>:
 800de94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de96:	460e      	mov	r6, r1
 800de98:	4614      	mov	r4, r2
 800de9a:	4605      	mov	r5, r0
 800de9c:	b118      	cbz	r0, 800dea6 <__swbuf_r+0x12>
 800de9e:	6a03      	ldr	r3, [r0, #32]
 800dea0:	b90b      	cbnz	r3, 800dea6 <__swbuf_r+0x12>
 800dea2:	f7fd fbc9 	bl	800b638 <__sinit>
 800dea6:	69a3      	ldr	r3, [r4, #24]
 800dea8:	60a3      	str	r3, [r4, #8]
 800deaa:	89a3      	ldrh	r3, [r4, #12]
 800deac:	071a      	lsls	r2, r3, #28
 800deae:	d525      	bpl.n	800defc <__swbuf_r+0x68>
 800deb0:	6923      	ldr	r3, [r4, #16]
 800deb2:	b31b      	cbz	r3, 800defc <__swbuf_r+0x68>
 800deb4:	6823      	ldr	r3, [r4, #0]
 800deb6:	6922      	ldr	r2, [r4, #16]
 800deb8:	1a98      	subs	r0, r3, r2
 800deba:	6963      	ldr	r3, [r4, #20]
 800debc:	b2f6      	uxtb	r6, r6
 800debe:	4283      	cmp	r3, r0
 800dec0:	4637      	mov	r7, r6
 800dec2:	dc04      	bgt.n	800dece <__swbuf_r+0x3a>
 800dec4:	4621      	mov	r1, r4
 800dec6:	4628      	mov	r0, r5
 800dec8:	f7ff fac0 	bl	800d44c <_fflush_r>
 800decc:	b9e0      	cbnz	r0, 800df08 <__swbuf_r+0x74>
 800dece:	68a3      	ldr	r3, [r4, #8]
 800ded0:	3b01      	subs	r3, #1
 800ded2:	60a3      	str	r3, [r4, #8]
 800ded4:	6823      	ldr	r3, [r4, #0]
 800ded6:	1c5a      	adds	r2, r3, #1
 800ded8:	6022      	str	r2, [r4, #0]
 800deda:	701e      	strb	r6, [r3, #0]
 800dedc:	6962      	ldr	r2, [r4, #20]
 800dede:	1c43      	adds	r3, r0, #1
 800dee0:	429a      	cmp	r2, r3
 800dee2:	d004      	beq.n	800deee <__swbuf_r+0x5a>
 800dee4:	89a3      	ldrh	r3, [r4, #12]
 800dee6:	07db      	lsls	r3, r3, #31
 800dee8:	d506      	bpl.n	800def8 <__swbuf_r+0x64>
 800deea:	2e0a      	cmp	r6, #10
 800deec:	d104      	bne.n	800def8 <__swbuf_r+0x64>
 800deee:	4621      	mov	r1, r4
 800def0:	4628      	mov	r0, r5
 800def2:	f7ff faab 	bl	800d44c <_fflush_r>
 800def6:	b938      	cbnz	r0, 800df08 <__swbuf_r+0x74>
 800def8:	4638      	mov	r0, r7
 800defa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800defc:	4621      	mov	r1, r4
 800defe:	4628      	mov	r0, r5
 800df00:	f000 f806 	bl	800df10 <__swsetup_r>
 800df04:	2800      	cmp	r0, #0
 800df06:	d0d5      	beq.n	800deb4 <__swbuf_r+0x20>
 800df08:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800df0c:	e7f4      	b.n	800def8 <__swbuf_r+0x64>
	...

0800df10 <__swsetup_r>:
 800df10:	b538      	push	{r3, r4, r5, lr}
 800df12:	4b2a      	ldr	r3, [pc, #168]	; (800dfbc <__swsetup_r+0xac>)
 800df14:	4605      	mov	r5, r0
 800df16:	6818      	ldr	r0, [r3, #0]
 800df18:	460c      	mov	r4, r1
 800df1a:	b118      	cbz	r0, 800df24 <__swsetup_r+0x14>
 800df1c:	6a03      	ldr	r3, [r0, #32]
 800df1e:	b90b      	cbnz	r3, 800df24 <__swsetup_r+0x14>
 800df20:	f7fd fb8a 	bl	800b638 <__sinit>
 800df24:	89a3      	ldrh	r3, [r4, #12]
 800df26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df2a:	0718      	lsls	r0, r3, #28
 800df2c:	d422      	bmi.n	800df74 <__swsetup_r+0x64>
 800df2e:	06d9      	lsls	r1, r3, #27
 800df30:	d407      	bmi.n	800df42 <__swsetup_r+0x32>
 800df32:	2309      	movs	r3, #9
 800df34:	602b      	str	r3, [r5, #0]
 800df36:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800df3a:	81a3      	strh	r3, [r4, #12]
 800df3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800df40:	e034      	b.n	800dfac <__swsetup_r+0x9c>
 800df42:	0758      	lsls	r0, r3, #29
 800df44:	d512      	bpl.n	800df6c <__swsetup_r+0x5c>
 800df46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800df48:	b141      	cbz	r1, 800df5c <__swsetup_r+0x4c>
 800df4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800df4e:	4299      	cmp	r1, r3
 800df50:	d002      	beq.n	800df58 <__swsetup_r+0x48>
 800df52:	4628      	mov	r0, r5
 800df54:	f7fe fb0a 	bl	800c56c <_free_r>
 800df58:	2300      	movs	r3, #0
 800df5a:	6363      	str	r3, [r4, #52]	; 0x34
 800df5c:	89a3      	ldrh	r3, [r4, #12]
 800df5e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800df62:	81a3      	strh	r3, [r4, #12]
 800df64:	2300      	movs	r3, #0
 800df66:	6063      	str	r3, [r4, #4]
 800df68:	6923      	ldr	r3, [r4, #16]
 800df6a:	6023      	str	r3, [r4, #0]
 800df6c:	89a3      	ldrh	r3, [r4, #12]
 800df6e:	f043 0308 	orr.w	r3, r3, #8
 800df72:	81a3      	strh	r3, [r4, #12]
 800df74:	6923      	ldr	r3, [r4, #16]
 800df76:	b94b      	cbnz	r3, 800df8c <__swsetup_r+0x7c>
 800df78:	89a3      	ldrh	r3, [r4, #12]
 800df7a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800df7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df82:	d003      	beq.n	800df8c <__swsetup_r+0x7c>
 800df84:	4621      	mov	r1, r4
 800df86:	4628      	mov	r0, r5
 800df88:	f000 f840 	bl	800e00c <__smakebuf_r>
 800df8c:	89a0      	ldrh	r0, [r4, #12]
 800df8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df92:	f010 0301 	ands.w	r3, r0, #1
 800df96:	d00a      	beq.n	800dfae <__swsetup_r+0x9e>
 800df98:	2300      	movs	r3, #0
 800df9a:	60a3      	str	r3, [r4, #8]
 800df9c:	6963      	ldr	r3, [r4, #20]
 800df9e:	425b      	negs	r3, r3
 800dfa0:	61a3      	str	r3, [r4, #24]
 800dfa2:	6923      	ldr	r3, [r4, #16]
 800dfa4:	b943      	cbnz	r3, 800dfb8 <__swsetup_r+0xa8>
 800dfa6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dfaa:	d1c4      	bne.n	800df36 <__swsetup_r+0x26>
 800dfac:	bd38      	pop	{r3, r4, r5, pc}
 800dfae:	0781      	lsls	r1, r0, #30
 800dfb0:	bf58      	it	pl
 800dfb2:	6963      	ldrpl	r3, [r4, #20]
 800dfb4:	60a3      	str	r3, [r4, #8]
 800dfb6:	e7f4      	b.n	800dfa2 <__swsetup_r+0x92>
 800dfb8:	2000      	movs	r0, #0
 800dfba:	e7f7      	b.n	800dfac <__swsetup_r+0x9c>
 800dfbc:	20000090 	.word	0x20000090

0800dfc0 <__swhatbuf_r>:
 800dfc0:	b570      	push	{r4, r5, r6, lr}
 800dfc2:	460c      	mov	r4, r1
 800dfc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfc8:	2900      	cmp	r1, #0
 800dfca:	b096      	sub	sp, #88	; 0x58
 800dfcc:	4615      	mov	r5, r2
 800dfce:	461e      	mov	r6, r3
 800dfd0:	da0d      	bge.n	800dfee <__swhatbuf_r+0x2e>
 800dfd2:	89a3      	ldrh	r3, [r4, #12]
 800dfd4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800dfd8:	f04f 0100 	mov.w	r1, #0
 800dfdc:	bf0c      	ite	eq
 800dfde:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800dfe2:	2340      	movne	r3, #64	; 0x40
 800dfe4:	2000      	movs	r0, #0
 800dfe6:	6031      	str	r1, [r6, #0]
 800dfe8:	602b      	str	r3, [r5, #0]
 800dfea:	b016      	add	sp, #88	; 0x58
 800dfec:	bd70      	pop	{r4, r5, r6, pc}
 800dfee:	466a      	mov	r2, sp
 800dff0:	f000 f862 	bl	800e0b8 <_fstat_r>
 800dff4:	2800      	cmp	r0, #0
 800dff6:	dbec      	blt.n	800dfd2 <__swhatbuf_r+0x12>
 800dff8:	9901      	ldr	r1, [sp, #4]
 800dffa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800dffe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e002:	4259      	negs	r1, r3
 800e004:	4159      	adcs	r1, r3
 800e006:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e00a:	e7eb      	b.n	800dfe4 <__swhatbuf_r+0x24>

0800e00c <__smakebuf_r>:
 800e00c:	898b      	ldrh	r3, [r1, #12]
 800e00e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e010:	079d      	lsls	r5, r3, #30
 800e012:	4606      	mov	r6, r0
 800e014:	460c      	mov	r4, r1
 800e016:	d507      	bpl.n	800e028 <__smakebuf_r+0x1c>
 800e018:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e01c:	6023      	str	r3, [r4, #0]
 800e01e:	6123      	str	r3, [r4, #16]
 800e020:	2301      	movs	r3, #1
 800e022:	6163      	str	r3, [r4, #20]
 800e024:	b002      	add	sp, #8
 800e026:	bd70      	pop	{r4, r5, r6, pc}
 800e028:	ab01      	add	r3, sp, #4
 800e02a:	466a      	mov	r2, sp
 800e02c:	f7ff ffc8 	bl	800dfc0 <__swhatbuf_r>
 800e030:	9900      	ldr	r1, [sp, #0]
 800e032:	4605      	mov	r5, r0
 800e034:	4630      	mov	r0, r6
 800e036:	f7fe ff7b 	bl	800cf30 <_malloc_r>
 800e03a:	b948      	cbnz	r0, 800e050 <__smakebuf_r+0x44>
 800e03c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e040:	059a      	lsls	r2, r3, #22
 800e042:	d4ef      	bmi.n	800e024 <__smakebuf_r+0x18>
 800e044:	f023 0303 	bic.w	r3, r3, #3
 800e048:	f043 0302 	orr.w	r3, r3, #2
 800e04c:	81a3      	strh	r3, [r4, #12]
 800e04e:	e7e3      	b.n	800e018 <__smakebuf_r+0xc>
 800e050:	89a3      	ldrh	r3, [r4, #12]
 800e052:	6020      	str	r0, [r4, #0]
 800e054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e058:	81a3      	strh	r3, [r4, #12]
 800e05a:	9b00      	ldr	r3, [sp, #0]
 800e05c:	6163      	str	r3, [r4, #20]
 800e05e:	9b01      	ldr	r3, [sp, #4]
 800e060:	6120      	str	r0, [r4, #16]
 800e062:	b15b      	cbz	r3, 800e07c <__smakebuf_r+0x70>
 800e064:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e068:	4630      	mov	r0, r6
 800e06a:	f000 f837 	bl	800e0dc <_isatty_r>
 800e06e:	b128      	cbz	r0, 800e07c <__smakebuf_r+0x70>
 800e070:	89a3      	ldrh	r3, [r4, #12]
 800e072:	f023 0303 	bic.w	r3, r3, #3
 800e076:	f043 0301 	orr.w	r3, r3, #1
 800e07a:	81a3      	strh	r3, [r4, #12]
 800e07c:	89a3      	ldrh	r3, [r4, #12]
 800e07e:	431d      	orrs	r5, r3
 800e080:	81a5      	strh	r5, [r4, #12]
 800e082:	e7cf      	b.n	800e024 <__smakebuf_r+0x18>

0800e084 <memmove>:
 800e084:	4288      	cmp	r0, r1
 800e086:	b510      	push	{r4, lr}
 800e088:	eb01 0402 	add.w	r4, r1, r2
 800e08c:	d902      	bls.n	800e094 <memmove+0x10>
 800e08e:	4284      	cmp	r4, r0
 800e090:	4623      	mov	r3, r4
 800e092:	d807      	bhi.n	800e0a4 <memmove+0x20>
 800e094:	1e43      	subs	r3, r0, #1
 800e096:	42a1      	cmp	r1, r4
 800e098:	d008      	beq.n	800e0ac <memmove+0x28>
 800e09a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e09e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e0a2:	e7f8      	b.n	800e096 <memmove+0x12>
 800e0a4:	4402      	add	r2, r0
 800e0a6:	4601      	mov	r1, r0
 800e0a8:	428a      	cmp	r2, r1
 800e0aa:	d100      	bne.n	800e0ae <memmove+0x2a>
 800e0ac:	bd10      	pop	{r4, pc}
 800e0ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e0b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e0b6:	e7f7      	b.n	800e0a8 <memmove+0x24>

0800e0b8 <_fstat_r>:
 800e0b8:	b538      	push	{r3, r4, r5, lr}
 800e0ba:	4d07      	ldr	r5, [pc, #28]	; (800e0d8 <_fstat_r+0x20>)
 800e0bc:	2300      	movs	r3, #0
 800e0be:	4604      	mov	r4, r0
 800e0c0:	4608      	mov	r0, r1
 800e0c2:	4611      	mov	r1, r2
 800e0c4:	602b      	str	r3, [r5, #0]
 800e0c6:	f7f5 fe4c 	bl	8003d62 <_fstat>
 800e0ca:	1c43      	adds	r3, r0, #1
 800e0cc:	d102      	bne.n	800e0d4 <_fstat_r+0x1c>
 800e0ce:	682b      	ldr	r3, [r5, #0]
 800e0d0:	b103      	cbz	r3, 800e0d4 <_fstat_r+0x1c>
 800e0d2:	6023      	str	r3, [r4, #0]
 800e0d4:	bd38      	pop	{r3, r4, r5, pc}
 800e0d6:	bf00      	nop
 800e0d8:	20007e74 	.word	0x20007e74

0800e0dc <_isatty_r>:
 800e0dc:	b538      	push	{r3, r4, r5, lr}
 800e0de:	4d06      	ldr	r5, [pc, #24]	; (800e0f8 <_isatty_r+0x1c>)
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	4604      	mov	r4, r0
 800e0e4:	4608      	mov	r0, r1
 800e0e6:	602b      	str	r3, [r5, #0]
 800e0e8:	f7f5 fe4b 	bl	8003d82 <_isatty>
 800e0ec:	1c43      	adds	r3, r0, #1
 800e0ee:	d102      	bne.n	800e0f6 <_isatty_r+0x1a>
 800e0f0:	682b      	ldr	r3, [r5, #0]
 800e0f2:	b103      	cbz	r3, 800e0f6 <_isatty_r+0x1a>
 800e0f4:	6023      	str	r3, [r4, #0]
 800e0f6:	bd38      	pop	{r3, r4, r5, pc}
 800e0f8:	20007e74 	.word	0x20007e74

0800e0fc <_sbrk_r>:
 800e0fc:	b538      	push	{r3, r4, r5, lr}
 800e0fe:	4d06      	ldr	r5, [pc, #24]	; (800e118 <_sbrk_r+0x1c>)
 800e100:	2300      	movs	r3, #0
 800e102:	4604      	mov	r4, r0
 800e104:	4608      	mov	r0, r1
 800e106:	602b      	str	r3, [r5, #0]
 800e108:	f7f5 fe54 	bl	8003db4 <_sbrk>
 800e10c:	1c43      	adds	r3, r0, #1
 800e10e:	d102      	bne.n	800e116 <_sbrk_r+0x1a>
 800e110:	682b      	ldr	r3, [r5, #0]
 800e112:	b103      	cbz	r3, 800e116 <_sbrk_r+0x1a>
 800e114:	6023      	str	r3, [r4, #0]
 800e116:	bd38      	pop	{r3, r4, r5, pc}
 800e118:	20007e74 	.word	0x20007e74

0800e11c <memcpy>:
 800e11c:	440a      	add	r2, r1
 800e11e:	4291      	cmp	r1, r2
 800e120:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e124:	d100      	bne.n	800e128 <memcpy+0xc>
 800e126:	4770      	bx	lr
 800e128:	b510      	push	{r4, lr}
 800e12a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e12e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e132:	4291      	cmp	r1, r2
 800e134:	d1f9      	bne.n	800e12a <memcpy+0xe>
 800e136:	bd10      	pop	{r4, pc}

0800e138 <abort>:
 800e138:	b508      	push	{r3, lr}
 800e13a:	2006      	movs	r0, #6
 800e13c:	f000 f868 	bl	800e210 <raise>
 800e140:	2001      	movs	r0, #1
 800e142:	f7f5 fdbf 	bl	8003cc4 <_exit>

0800e146 <_calloc_r>:
 800e146:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e148:	fba1 2402 	umull	r2, r4, r1, r2
 800e14c:	b94c      	cbnz	r4, 800e162 <_calloc_r+0x1c>
 800e14e:	4611      	mov	r1, r2
 800e150:	9201      	str	r2, [sp, #4]
 800e152:	f7fe feed 	bl	800cf30 <_malloc_r>
 800e156:	9a01      	ldr	r2, [sp, #4]
 800e158:	4605      	mov	r5, r0
 800e15a:	b930      	cbnz	r0, 800e16a <_calloc_r+0x24>
 800e15c:	4628      	mov	r0, r5
 800e15e:	b003      	add	sp, #12
 800e160:	bd30      	pop	{r4, r5, pc}
 800e162:	220c      	movs	r2, #12
 800e164:	6002      	str	r2, [r0, #0]
 800e166:	2500      	movs	r5, #0
 800e168:	e7f8      	b.n	800e15c <_calloc_r+0x16>
 800e16a:	4621      	mov	r1, r4
 800e16c:	f7fd fae6 	bl	800b73c <memset>
 800e170:	e7f4      	b.n	800e15c <_calloc_r+0x16>

0800e172 <__ascii_mbtowc>:
 800e172:	b082      	sub	sp, #8
 800e174:	b901      	cbnz	r1, 800e178 <__ascii_mbtowc+0x6>
 800e176:	a901      	add	r1, sp, #4
 800e178:	b142      	cbz	r2, 800e18c <__ascii_mbtowc+0x1a>
 800e17a:	b14b      	cbz	r3, 800e190 <__ascii_mbtowc+0x1e>
 800e17c:	7813      	ldrb	r3, [r2, #0]
 800e17e:	600b      	str	r3, [r1, #0]
 800e180:	7812      	ldrb	r2, [r2, #0]
 800e182:	1e10      	subs	r0, r2, #0
 800e184:	bf18      	it	ne
 800e186:	2001      	movne	r0, #1
 800e188:	b002      	add	sp, #8
 800e18a:	4770      	bx	lr
 800e18c:	4610      	mov	r0, r2
 800e18e:	e7fb      	b.n	800e188 <__ascii_mbtowc+0x16>
 800e190:	f06f 0001 	mvn.w	r0, #1
 800e194:	e7f8      	b.n	800e188 <__ascii_mbtowc+0x16>

0800e196 <_malloc_usable_size_r>:
 800e196:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e19a:	1f18      	subs	r0, r3, #4
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	bfbc      	itt	lt
 800e1a0:	580b      	ldrlt	r3, [r1, r0]
 800e1a2:	18c0      	addlt	r0, r0, r3
 800e1a4:	4770      	bx	lr

0800e1a6 <__ascii_wctomb>:
 800e1a6:	b149      	cbz	r1, 800e1bc <__ascii_wctomb+0x16>
 800e1a8:	2aff      	cmp	r2, #255	; 0xff
 800e1aa:	bf85      	ittet	hi
 800e1ac:	238a      	movhi	r3, #138	; 0x8a
 800e1ae:	6003      	strhi	r3, [r0, #0]
 800e1b0:	700a      	strbls	r2, [r1, #0]
 800e1b2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e1b6:	bf98      	it	ls
 800e1b8:	2001      	movls	r0, #1
 800e1ba:	4770      	bx	lr
 800e1bc:	4608      	mov	r0, r1
 800e1be:	4770      	bx	lr

0800e1c0 <_raise_r>:
 800e1c0:	291f      	cmp	r1, #31
 800e1c2:	b538      	push	{r3, r4, r5, lr}
 800e1c4:	4604      	mov	r4, r0
 800e1c6:	460d      	mov	r5, r1
 800e1c8:	d904      	bls.n	800e1d4 <_raise_r+0x14>
 800e1ca:	2316      	movs	r3, #22
 800e1cc:	6003      	str	r3, [r0, #0]
 800e1ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e1d2:	bd38      	pop	{r3, r4, r5, pc}
 800e1d4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e1d6:	b112      	cbz	r2, 800e1de <_raise_r+0x1e>
 800e1d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e1dc:	b94b      	cbnz	r3, 800e1f2 <_raise_r+0x32>
 800e1de:	4620      	mov	r0, r4
 800e1e0:	f000 f830 	bl	800e244 <_getpid_r>
 800e1e4:	462a      	mov	r2, r5
 800e1e6:	4601      	mov	r1, r0
 800e1e8:	4620      	mov	r0, r4
 800e1ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e1ee:	f000 b817 	b.w	800e220 <_kill_r>
 800e1f2:	2b01      	cmp	r3, #1
 800e1f4:	d00a      	beq.n	800e20c <_raise_r+0x4c>
 800e1f6:	1c59      	adds	r1, r3, #1
 800e1f8:	d103      	bne.n	800e202 <_raise_r+0x42>
 800e1fa:	2316      	movs	r3, #22
 800e1fc:	6003      	str	r3, [r0, #0]
 800e1fe:	2001      	movs	r0, #1
 800e200:	e7e7      	b.n	800e1d2 <_raise_r+0x12>
 800e202:	2400      	movs	r4, #0
 800e204:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e208:	4628      	mov	r0, r5
 800e20a:	4798      	blx	r3
 800e20c:	2000      	movs	r0, #0
 800e20e:	e7e0      	b.n	800e1d2 <_raise_r+0x12>

0800e210 <raise>:
 800e210:	4b02      	ldr	r3, [pc, #8]	; (800e21c <raise+0xc>)
 800e212:	4601      	mov	r1, r0
 800e214:	6818      	ldr	r0, [r3, #0]
 800e216:	f7ff bfd3 	b.w	800e1c0 <_raise_r>
 800e21a:	bf00      	nop
 800e21c:	20000090 	.word	0x20000090

0800e220 <_kill_r>:
 800e220:	b538      	push	{r3, r4, r5, lr}
 800e222:	4d07      	ldr	r5, [pc, #28]	; (800e240 <_kill_r+0x20>)
 800e224:	2300      	movs	r3, #0
 800e226:	4604      	mov	r4, r0
 800e228:	4608      	mov	r0, r1
 800e22a:	4611      	mov	r1, r2
 800e22c:	602b      	str	r3, [r5, #0]
 800e22e:	f7f5 fd39 	bl	8003ca4 <_kill>
 800e232:	1c43      	adds	r3, r0, #1
 800e234:	d102      	bne.n	800e23c <_kill_r+0x1c>
 800e236:	682b      	ldr	r3, [r5, #0]
 800e238:	b103      	cbz	r3, 800e23c <_kill_r+0x1c>
 800e23a:	6023      	str	r3, [r4, #0]
 800e23c:	bd38      	pop	{r3, r4, r5, pc}
 800e23e:	bf00      	nop
 800e240:	20007e74 	.word	0x20007e74

0800e244 <_getpid_r>:
 800e244:	f7f5 bd26 	b.w	8003c94 <_getpid>

0800e248 <sqrt>:
 800e248:	b538      	push	{r3, r4, r5, lr}
 800e24a:	ed2d 8b02 	vpush	{d8}
 800e24e:	ec55 4b10 	vmov	r4, r5, d0
 800e252:	f000 f825 	bl	800e2a0 <__ieee754_sqrt>
 800e256:	4622      	mov	r2, r4
 800e258:	462b      	mov	r3, r5
 800e25a:	4620      	mov	r0, r4
 800e25c:	4629      	mov	r1, r5
 800e25e:	eeb0 8a40 	vmov.f32	s16, s0
 800e262:	eef0 8a60 	vmov.f32	s17, s1
 800e266:	f7f2 fc81 	bl	8000b6c <__aeabi_dcmpun>
 800e26a:	b990      	cbnz	r0, 800e292 <sqrt+0x4a>
 800e26c:	2200      	movs	r2, #0
 800e26e:	2300      	movs	r3, #0
 800e270:	4620      	mov	r0, r4
 800e272:	4629      	mov	r1, r5
 800e274:	f7f2 fc52 	bl	8000b1c <__aeabi_dcmplt>
 800e278:	b158      	cbz	r0, 800e292 <sqrt+0x4a>
 800e27a:	f7fd fab1 	bl	800b7e0 <__errno>
 800e27e:	2321      	movs	r3, #33	; 0x21
 800e280:	6003      	str	r3, [r0, #0]
 800e282:	2200      	movs	r2, #0
 800e284:	2300      	movs	r3, #0
 800e286:	4610      	mov	r0, r2
 800e288:	4619      	mov	r1, r3
 800e28a:	f7f2 faff 	bl	800088c <__aeabi_ddiv>
 800e28e:	ec41 0b18 	vmov	d8, r0, r1
 800e292:	eeb0 0a48 	vmov.f32	s0, s16
 800e296:	eef0 0a68 	vmov.f32	s1, s17
 800e29a:	ecbd 8b02 	vpop	{d8}
 800e29e:	bd38      	pop	{r3, r4, r5, pc}

0800e2a0 <__ieee754_sqrt>:
 800e2a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2a4:	ec55 4b10 	vmov	r4, r5, d0
 800e2a8:	4e67      	ldr	r6, [pc, #412]	; (800e448 <__ieee754_sqrt+0x1a8>)
 800e2aa:	43ae      	bics	r6, r5
 800e2ac:	ee10 0a10 	vmov	r0, s0
 800e2b0:	ee10 2a10 	vmov	r2, s0
 800e2b4:	4629      	mov	r1, r5
 800e2b6:	462b      	mov	r3, r5
 800e2b8:	d10d      	bne.n	800e2d6 <__ieee754_sqrt+0x36>
 800e2ba:	f7f2 f9bd 	bl	8000638 <__aeabi_dmul>
 800e2be:	4602      	mov	r2, r0
 800e2c0:	460b      	mov	r3, r1
 800e2c2:	4620      	mov	r0, r4
 800e2c4:	4629      	mov	r1, r5
 800e2c6:	f7f2 f801 	bl	80002cc <__adddf3>
 800e2ca:	4604      	mov	r4, r0
 800e2cc:	460d      	mov	r5, r1
 800e2ce:	ec45 4b10 	vmov	d0, r4, r5
 800e2d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2d6:	2d00      	cmp	r5, #0
 800e2d8:	dc0b      	bgt.n	800e2f2 <__ieee754_sqrt+0x52>
 800e2da:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e2de:	4326      	orrs	r6, r4
 800e2e0:	d0f5      	beq.n	800e2ce <__ieee754_sqrt+0x2e>
 800e2e2:	b135      	cbz	r5, 800e2f2 <__ieee754_sqrt+0x52>
 800e2e4:	f7f1 fff0 	bl	80002c8 <__aeabi_dsub>
 800e2e8:	4602      	mov	r2, r0
 800e2ea:	460b      	mov	r3, r1
 800e2ec:	f7f2 face 	bl	800088c <__aeabi_ddiv>
 800e2f0:	e7eb      	b.n	800e2ca <__ieee754_sqrt+0x2a>
 800e2f2:	1509      	asrs	r1, r1, #20
 800e2f4:	f000 808d 	beq.w	800e412 <__ieee754_sqrt+0x172>
 800e2f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e2fc:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800e300:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e304:	07c9      	lsls	r1, r1, #31
 800e306:	bf5c      	itt	pl
 800e308:	005b      	lslpl	r3, r3, #1
 800e30a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800e30e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e312:	bf58      	it	pl
 800e314:	0052      	lslpl	r2, r2, #1
 800e316:	2500      	movs	r5, #0
 800e318:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e31c:	1076      	asrs	r6, r6, #1
 800e31e:	0052      	lsls	r2, r2, #1
 800e320:	f04f 0e16 	mov.w	lr, #22
 800e324:	46ac      	mov	ip, r5
 800e326:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e32a:	eb0c 0001 	add.w	r0, ip, r1
 800e32e:	4298      	cmp	r0, r3
 800e330:	bfde      	ittt	le
 800e332:	1a1b      	suble	r3, r3, r0
 800e334:	eb00 0c01 	addle.w	ip, r0, r1
 800e338:	186d      	addle	r5, r5, r1
 800e33a:	005b      	lsls	r3, r3, #1
 800e33c:	f1be 0e01 	subs.w	lr, lr, #1
 800e340:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e344:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e348:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e34c:	d1ed      	bne.n	800e32a <__ieee754_sqrt+0x8a>
 800e34e:	4674      	mov	r4, lr
 800e350:	2720      	movs	r7, #32
 800e352:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e356:	4563      	cmp	r3, ip
 800e358:	eb01 000e 	add.w	r0, r1, lr
 800e35c:	dc02      	bgt.n	800e364 <__ieee754_sqrt+0xc4>
 800e35e:	d113      	bne.n	800e388 <__ieee754_sqrt+0xe8>
 800e360:	4290      	cmp	r0, r2
 800e362:	d811      	bhi.n	800e388 <__ieee754_sqrt+0xe8>
 800e364:	2800      	cmp	r0, #0
 800e366:	eb00 0e01 	add.w	lr, r0, r1
 800e36a:	da57      	bge.n	800e41c <__ieee754_sqrt+0x17c>
 800e36c:	f1be 0f00 	cmp.w	lr, #0
 800e370:	db54      	blt.n	800e41c <__ieee754_sqrt+0x17c>
 800e372:	f10c 0801 	add.w	r8, ip, #1
 800e376:	eba3 030c 	sub.w	r3, r3, ip
 800e37a:	4290      	cmp	r0, r2
 800e37c:	bf88      	it	hi
 800e37e:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800e382:	1a12      	subs	r2, r2, r0
 800e384:	440c      	add	r4, r1
 800e386:	46c4      	mov	ip, r8
 800e388:	005b      	lsls	r3, r3, #1
 800e38a:	3f01      	subs	r7, #1
 800e38c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e390:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e394:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e398:	d1dd      	bne.n	800e356 <__ieee754_sqrt+0xb6>
 800e39a:	4313      	orrs	r3, r2
 800e39c:	d01b      	beq.n	800e3d6 <__ieee754_sqrt+0x136>
 800e39e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800e44c <__ieee754_sqrt+0x1ac>
 800e3a2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800e450 <__ieee754_sqrt+0x1b0>
 800e3a6:	e9da 0100 	ldrd	r0, r1, [sl]
 800e3aa:	e9db 2300 	ldrd	r2, r3, [fp]
 800e3ae:	f7f1 ff8b 	bl	80002c8 <__aeabi_dsub>
 800e3b2:	e9da 8900 	ldrd	r8, r9, [sl]
 800e3b6:	4602      	mov	r2, r0
 800e3b8:	460b      	mov	r3, r1
 800e3ba:	4640      	mov	r0, r8
 800e3bc:	4649      	mov	r1, r9
 800e3be:	f7f2 fbb7 	bl	8000b30 <__aeabi_dcmple>
 800e3c2:	b140      	cbz	r0, 800e3d6 <__ieee754_sqrt+0x136>
 800e3c4:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800e3c8:	e9da 0100 	ldrd	r0, r1, [sl]
 800e3cc:	e9db 2300 	ldrd	r2, r3, [fp]
 800e3d0:	d126      	bne.n	800e420 <__ieee754_sqrt+0x180>
 800e3d2:	3501      	adds	r5, #1
 800e3d4:	463c      	mov	r4, r7
 800e3d6:	106a      	asrs	r2, r5, #1
 800e3d8:	0863      	lsrs	r3, r4, #1
 800e3da:	07e9      	lsls	r1, r5, #31
 800e3dc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800e3e0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800e3e4:	bf48      	it	mi
 800e3e6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800e3ea:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800e3ee:	461c      	mov	r4, r3
 800e3f0:	e76d      	b.n	800e2ce <__ieee754_sqrt+0x2e>
 800e3f2:	0ad3      	lsrs	r3, r2, #11
 800e3f4:	3815      	subs	r0, #21
 800e3f6:	0552      	lsls	r2, r2, #21
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d0fa      	beq.n	800e3f2 <__ieee754_sqrt+0x152>
 800e3fc:	02dc      	lsls	r4, r3, #11
 800e3fe:	d50a      	bpl.n	800e416 <__ieee754_sqrt+0x176>
 800e400:	f1c1 0420 	rsb	r4, r1, #32
 800e404:	fa22 f404 	lsr.w	r4, r2, r4
 800e408:	1e4d      	subs	r5, r1, #1
 800e40a:	408a      	lsls	r2, r1
 800e40c:	4323      	orrs	r3, r4
 800e40e:	1b41      	subs	r1, r0, r5
 800e410:	e772      	b.n	800e2f8 <__ieee754_sqrt+0x58>
 800e412:	4608      	mov	r0, r1
 800e414:	e7f0      	b.n	800e3f8 <__ieee754_sqrt+0x158>
 800e416:	005b      	lsls	r3, r3, #1
 800e418:	3101      	adds	r1, #1
 800e41a:	e7ef      	b.n	800e3fc <__ieee754_sqrt+0x15c>
 800e41c:	46e0      	mov	r8, ip
 800e41e:	e7aa      	b.n	800e376 <__ieee754_sqrt+0xd6>
 800e420:	f7f1 ff54 	bl	80002cc <__adddf3>
 800e424:	e9da 8900 	ldrd	r8, r9, [sl]
 800e428:	4602      	mov	r2, r0
 800e42a:	460b      	mov	r3, r1
 800e42c:	4640      	mov	r0, r8
 800e42e:	4649      	mov	r1, r9
 800e430:	f7f2 fb74 	bl	8000b1c <__aeabi_dcmplt>
 800e434:	b120      	cbz	r0, 800e440 <__ieee754_sqrt+0x1a0>
 800e436:	1ca0      	adds	r0, r4, #2
 800e438:	bf08      	it	eq
 800e43a:	3501      	addeq	r5, #1
 800e43c:	3402      	adds	r4, #2
 800e43e:	e7ca      	b.n	800e3d6 <__ieee754_sqrt+0x136>
 800e440:	3401      	adds	r4, #1
 800e442:	f024 0401 	bic.w	r4, r4, #1
 800e446:	e7c6      	b.n	800e3d6 <__ieee754_sqrt+0x136>
 800e448:	7ff00000 	.word	0x7ff00000
 800e44c:	20000200 	.word	0x20000200
 800e450:	20000208 	.word	0x20000208

0800e454 <round>:
 800e454:	ec53 2b10 	vmov	r2, r3, d0
 800e458:	b570      	push	{r4, r5, r6, lr}
 800e45a:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800e45e:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800e462:	2813      	cmp	r0, #19
 800e464:	ee10 5a10 	vmov	r5, s0
 800e468:	4619      	mov	r1, r3
 800e46a:	dc18      	bgt.n	800e49e <round+0x4a>
 800e46c:	2800      	cmp	r0, #0
 800e46e:	da09      	bge.n	800e484 <round+0x30>
 800e470:	3001      	adds	r0, #1
 800e472:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800e476:	d103      	bne.n	800e480 <round+0x2c>
 800e478:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800e47c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800e480:	2300      	movs	r3, #0
 800e482:	e02a      	b.n	800e4da <round+0x86>
 800e484:	4c16      	ldr	r4, [pc, #88]	; (800e4e0 <round+0x8c>)
 800e486:	4104      	asrs	r4, r0
 800e488:	ea03 0604 	and.w	r6, r3, r4
 800e48c:	4316      	orrs	r6, r2
 800e48e:	d011      	beq.n	800e4b4 <round+0x60>
 800e490:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e494:	4103      	asrs	r3, r0
 800e496:	440b      	add	r3, r1
 800e498:	ea23 0104 	bic.w	r1, r3, r4
 800e49c:	e7f0      	b.n	800e480 <round+0x2c>
 800e49e:	2833      	cmp	r0, #51	; 0x33
 800e4a0:	dd0b      	ble.n	800e4ba <round+0x66>
 800e4a2:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800e4a6:	d105      	bne.n	800e4b4 <round+0x60>
 800e4a8:	ee10 0a10 	vmov	r0, s0
 800e4ac:	f7f1 ff0e 	bl	80002cc <__adddf3>
 800e4b0:	4602      	mov	r2, r0
 800e4b2:	460b      	mov	r3, r1
 800e4b4:	ec43 2b10 	vmov	d0, r2, r3
 800e4b8:	bd70      	pop	{r4, r5, r6, pc}
 800e4ba:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800e4be:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800e4c2:	40f4      	lsrs	r4, r6
 800e4c4:	4214      	tst	r4, r2
 800e4c6:	d0f5      	beq.n	800e4b4 <round+0x60>
 800e4c8:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800e4cc:	2301      	movs	r3, #1
 800e4ce:	4083      	lsls	r3, r0
 800e4d0:	195b      	adds	r3, r3, r5
 800e4d2:	bf28      	it	cs
 800e4d4:	3101      	addcs	r1, #1
 800e4d6:	ea23 0304 	bic.w	r3, r3, r4
 800e4da:	461a      	mov	r2, r3
 800e4dc:	460b      	mov	r3, r1
 800e4de:	e7e9      	b.n	800e4b4 <round+0x60>
 800e4e0:	000fffff 	.word	0x000fffff

0800e4e4 <trunc>:
 800e4e4:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 800e4e8:	ec5c bb10 	vmov	fp, ip, d0
 800e4ec:	f3cc 500a 	ubfx	r0, ip, #20, #11
 800e4f0:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 800e4f4:	2913      	cmp	r1, #19
 800e4f6:	4664      	mov	r4, ip
 800e4f8:	dc11      	bgt.n	800e51e <trunc+0x3a>
 800e4fa:	2900      	cmp	r1, #0
 800e4fc:	bfa7      	ittee	ge
 800e4fe:	4b15      	ldrge	r3, [pc, #84]	; (800e554 <trunc+0x70>)
 800e500:	fa43 f101 	asrge.w	r1, r3, r1
 800e504:	2200      	movlt	r2, #0
 800e506:	f00c 4300 	andlt.w	r3, ip, #2147483648	; 0x80000000
 800e50a:	bfa4      	itt	ge
 800e50c:	2200      	movge	r2, #0
 800e50e:	ea01 030c 	andge.w	r3, r1, ip
 800e512:	4693      	mov	fp, r2
 800e514:	469c      	mov	ip, r3
 800e516:	ec4c bb10 	vmov	d0, fp, ip
 800e51a:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 800e51e:	2933      	cmp	r1, #51	; 0x33
 800e520:	dd0d      	ble.n	800e53e <trunc+0x5a>
 800e522:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e526:	d1f6      	bne.n	800e516 <trunc+0x32>
 800e528:	4663      	mov	r3, ip
 800e52a:	ee10 2a10 	vmov	r2, s0
 800e52e:	ee10 0a10 	vmov	r0, s0
 800e532:	4621      	mov	r1, r4
 800e534:	f7f1 feca 	bl	80002cc <__adddf3>
 800e538:	4683      	mov	fp, r0
 800e53a:	468c      	mov	ip, r1
 800e53c:	e7eb      	b.n	800e516 <trunc+0x32>
 800e53e:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 800e542:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e546:	40c3      	lsrs	r3, r0
 800e548:	ea2b 0603 	bic.w	r6, fp, r3
 800e54c:	46b3      	mov	fp, r6
 800e54e:	46a4      	mov	ip, r4
 800e550:	e7e1      	b.n	800e516 <trunc+0x32>
 800e552:	bf00      	nop
 800e554:	fff00000 	.word	0xfff00000

0800e558 <_init>:
 800e558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e55a:	bf00      	nop
 800e55c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e55e:	bc08      	pop	{r3}
 800e560:	469e      	mov	lr, r3
 800e562:	4770      	bx	lr

0800e564 <_fini>:
 800e564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e566:	bf00      	nop
 800e568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e56a:	bc08      	pop	{r3}
 800e56c:	469e      	mov	lr, r3
 800e56e:	4770      	bx	lr
