#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10acf30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x107b320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1082a90 .functor NOT 1, L_0x10d8cb0, C4<0>, C4<0>, C4<0>;
L_0x10d8a90 .functor XOR 2, L_0x10d8930, L_0x10d89f0, C4<00>, C4<00>;
L_0x10d8ba0 .functor XOR 2, L_0x10d8a90, L_0x10d8b00, C4<00>, C4<00>;
v0x10d5390_0 .net *"_ivl_10", 1 0, L_0x10d8b00;  1 drivers
v0x10d5490_0 .net *"_ivl_12", 1 0, L_0x10d8ba0;  1 drivers
v0x10d5570_0 .net *"_ivl_2", 1 0, L_0x10d8870;  1 drivers
v0x10d5630_0 .net *"_ivl_4", 1 0, L_0x10d8930;  1 drivers
v0x10d5710_0 .net *"_ivl_6", 1 0, L_0x10d89f0;  1 drivers
v0x10d5840_0 .net *"_ivl_8", 1 0, L_0x10d8a90;  1 drivers
v0x10d5920_0 .net "a", 0 0, v0x10d32d0_0;  1 drivers
v0x10d59c0_0 .net "b", 0 0, v0x10d3370_0;  1 drivers
v0x10d5a60_0 .net "c", 0 0, v0x10d3410_0;  1 drivers
v0x10d5b00_0 .var "clk", 0 0;
v0x10d5ba0_0 .net "d", 0 0, v0x10d3550_0;  1 drivers
v0x10d5c40_0 .net "out_pos_dut", 0 0, L_0x10d86e0;  1 drivers
v0x10d5ce0_0 .net "out_pos_ref", 0 0, L_0x10d7320;  1 drivers
v0x10d5d80_0 .net "out_sop_dut", 0 0, L_0x10d7b90;  1 drivers
v0x10d5e20_0 .net "out_sop_ref", 0 0, L_0x10ae440;  1 drivers
v0x10d5ec0_0 .var/2u "stats1", 223 0;
v0x10d5f60_0 .var/2u "strobe", 0 0;
v0x10d6110_0 .net "tb_match", 0 0, L_0x10d8cb0;  1 drivers
v0x10d61e0_0 .net "tb_mismatch", 0 0, L_0x1082a90;  1 drivers
v0x10d6280_0 .net "wavedrom_enable", 0 0, v0x10d3820_0;  1 drivers
v0x10d6350_0 .net "wavedrom_title", 511 0, v0x10d38c0_0;  1 drivers
L_0x10d8870 .concat [ 1 1 0 0], L_0x10d7320, L_0x10ae440;
L_0x10d8930 .concat [ 1 1 0 0], L_0x10d7320, L_0x10ae440;
L_0x10d89f0 .concat [ 1 1 0 0], L_0x10d86e0, L_0x10d7b90;
L_0x10d8b00 .concat [ 1 1 0 0], L_0x10d7320, L_0x10ae440;
L_0x10d8cb0 .cmp/eeq 2, L_0x10d8870, L_0x10d8ba0;
S_0x107f7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x107b320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1082e70 .functor AND 1, v0x10d3410_0, v0x10d3550_0, C4<1>, C4<1>;
L_0x1083250 .functor NOT 1, v0x10d32d0_0, C4<0>, C4<0>, C4<0>;
L_0x1083630 .functor NOT 1, v0x10d3370_0, C4<0>, C4<0>, C4<0>;
L_0x10838b0 .functor AND 1, L_0x1083250, L_0x1083630, C4<1>, C4<1>;
L_0x109aa20 .functor AND 1, L_0x10838b0, v0x10d3410_0, C4<1>, C4<1>;
L_0x10ae440 .functor OR 1, L_0x1082e70, L_0x109aa20, C4<0>, C4<0>;
L_0x10d67a0 .functor NOT 1, v0x10d3370_0, C4<0>, C4<0>, C4<0>;
L_0x10d6810 .functor OR 1, L_0x10d67a0, v0x10d3550_0, C4<0>, C4<0>;
L_0x10d6920 .functor AND 1, v0x10d3410_0, L_0x10d6810, C4<1>, C4<1>;
L_0x10d69e0 .functor NOT 1, v0x10d32d0_0, C4<0>, C4<0>, C4<0>;
L_0x10d6ab0 .functor OR 1, L_0x10d69e0, v0x10d3370_0, C4<0>, C4<0>;
L_0x10d6b20 .functor AND 1, L_0x10d6920, L_0x10d6ab0, C4<1>, C4<1>;
L_0x10d6ca0 .functor NOT 1, v0x10d3370_0, C4<0>, C4<0>, C4<0>;
L_0x10d6d10 .functor OR 1, L_0x10d6ca0, v0x10d3550_0, C4<0>, C4<0>;
L_0x10d6c30 .functor AND 1, v0x10d3410_0, L_0x10d6d10, C4<1>, C4<1>;
L_0x10d6ea0 .functor NOT 1, v0x10d32d0_0, C4<0>, C4<0>, C4<0>;
L_0x10d6fa0 .functor OR 1, L_0x10d6ea0, v0x10d3550_0, C4<0>, C4<0>;
L_0x10d7060 .functor AND 1, L_0x10d6c30, L_0x10d6fa0, C4<1>, C4<1>;
L_0x10d7210 .functor XNOR 1, L_0x10d6b20, L_0x10d7060, C4<0>, C4<0>;
v0x10823c0_0 .net *"_ivl_0", 0 0, L_0x1082e70;  1 drivers
v0x10827c0_0 .net *"_ivl_12", 0 0, L_0x10d67a0;  1 drivers
v0x1082ba0_0 .net *"_ivl_14", 0 0, L_0x10d6810;  1 drivers
v0x1082f80_0 .net *"_ivl_16", 0 0, L_0x10d6920;  1 drivers
v0x1083360_0 .net *"_ivl_18", 0 0, L_0x10d69e0;  1 drivers
v0x1083740_0 .net *"_ivl_2", 0 0, L_0x1083250;  1 drivers
v0x10839c0_0 .net *"_ivl_20", 0 0, L_0x10d6ab0;  1 drivers
v0x10d1840_0 .net *"_ivl_24", 0 0, L_0x10d6ca0;  1 drivers
v0x10d1920_0 .net *"_ivl_26", 0 0, L_0x10d6d10;  1 drivers
v0x10d1a00_0 .net *"_ivl_28", 0 0, L_0x10d6c30;  1 drivers
v0x10d1ae0_0 .net *"_ivl_30", 0 0, L_0x10d6ea0;  1 drivers
v0x10d1bc0_0 .net *"_ivl_32", 0 0, L_0x10d6fa0;  1 drivers
v0x10d1ca0_0 .net *"_ivl_36", 0 0, L_0x10d7210;  1 drivers
L_0x7f352d370018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10d1d60_0 .net *"_ivl_38", 0 0, L_0x7f352d370018;  1 drivers
v0x10d1e40_0 .net *"_ivl_4", 0 0, L_0x1083630;  1 drivers
v0x10d1f20_0 .net *"_ivl_6", 0 0, L_0x10838b0;  1 drivers
v0x10d2000_0 .net *"_ivl_8", 0 0, L_0x109aa20;  1 drivers
v0x10d20e0_0 .net "a", 0 0, v0x10d32d0_0;  alias, 1 drivers
v0x10d21a0_0 .net "b", 0 0, v0x10d3370_0;  alias, 1 drivers
v0x10d2260_0 .net "c", 0 0, v0x10d3410_0;  alias, 1 drivers
v0x10d2320_0 .net "d", 0 0, v0x10d3550_0;  alias, 1 drivers
v0x10d23e0_0 .net "out_pos", 0 0, L_0x10d7320;  alias, 1 drivers
v0x10d24a0_0 .net "out_sop", 0 0, L_0x10ae440;  alias, 1 drivers
v0x10d2560_0 .net "pos0", 0 0, L_0x10d6b20;  1 drivers
v0x10d2620_0 .net "pos1", 0 0, L_0x10d7060;  1 drivers
L_0x10d7320 .functor MUXZ 1, L_0x7f352d370018, L_0x10d6b20, L_0x10d7210, C4<>;
S_0x10d27a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x107b320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x10d32d0_0 .var "a", 0 0;
v0x10d3370_0 .var "b", 0 0;
v0x10d3410_0 .var "c", 0 0;
v0x10d34b0_0 .net "clk", 0 0, v0x10d5b00_0;  1 drivers
v0x10d3550_0 .var "d", 0 0;
v0x10d3640_0 .var/2u "fail", 0 0;
v0x10d36e0_0 .var/2u "fail1", 0 0;
v0x10d3780_0 .net "tb_match", 0 0, L_0x10d8cb0;  alias, 1 drivers
v0x10d3820_0 .var "wavedrom_enable", 0 0;
v0x10d38c0_0 .var "wavedrom_title", 511 0;
E_0x108e350/0 .event negedge, v0x10d34b0_0;
E_0x108e350/1 .event posedge, v0x10d34b0_0;
E_0x108e350 .event/or E_0x108e350/0, E_0x108e350/1;
S_0x10d2ad0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x10d27a0;
 .timescale -12 -12;
v0x10d2d10_0 .var/2s "i", 31 0;
E_0x108e1f0 .event posedge, v0x10d34b0_0;
S_0x10d2e10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x10d27a0;
 .timescale -12 -12;
v0x10d3010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10d30f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x10d27a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10d3aa0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x107b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10d74d0 .functor AND 1, v0x10d3410_0, v0x10d3550_0, C4<1>, C4<1>;
L_0x10d7780 .functor NOT 1, v0x10d32d0_0, C4<0>, C4<0>, C4<0>;
L_0x10d7810 .functor NOT 1, v0x10d3370_0, C4<0>, C4<0>, C4<0>;
L_0x10d7990 .functor AND 1, L_0x10d7780, L_0x10d7810, C4<1>, C4<1>;
L_0x10d7ad0 .functor AND 1, L_0x10d7990, v0x10d3410_0, C4<1>, C4<1>;
L_0x10d7b90 .functor OR 1, L_0x10d74d0, L_0x10d7ad0, C4<0>, C4<0>;
L_0x10d7d30 .functor NOT 1, v0x10d3370_0, C4<0>, C4<0>, C4<0>;
L_0x10d7da0 .functor OR 1, L_0x10d7d30, v0x10d3550_0, C4<0>, C4<0>;
L_0x10d7eb0 .functor AND 1, v0x10d3410_0, L_0x10d7da0, C4<1>, C4<1>;
L_0x10d7f70 .functor NOT 1, v0x10d32d0_0, C4<0>, C4<0>, C4<0>;
L_0x10d8150 .functor OR 1, L_0x10d7f70, v0x10d3370_0, C4<0>, C4<0>;
L_0x10d81c0 .functor AND 1, L_0x10d7eb0, L_0x10d8150, C4<1>, C4<1>;
L_0x10d8340 .functor NOT 1, v0x10d32d0_0, C4<0>, C4<0>, C4<0>;
L_0x10d83b0 .functor OR 1, L_0x10d8340, v0x10d3550_0, C4<0>, C4<0>;
L_0x10d82d0 .functor AND 1, v0x10d3410_0, L_0x10d83b0, C4<1>, C4<1>;
L_0x10d8540 .functor XNOR 1, L_0x10d81c0, L_0x10d82d0, C4<0>, C4<0>;
v0x10d3c60_0 .net *"_ivl_12", 0 0, L_0x10d7d30;  1 drivers
v0x10d3d40_0 .net *"_ivl_14", 0 0, L_0x10d7da0;  1 drivers
v0x10d3e20_0 .net *"_ivl_16", 0 0, L_0x10d7eb0;  1 drivers
v0x10d3f10_0 .net *"_ivl_18", 0 0, L_0x10d7f70;  1 drivers
v0x10d3ff0_0 .net *"_ivl_2", 0 0, L_0x10d7780;  1 drivers
v0x10d4120_0 .net *"_ivl_20", 0 0, L_0x10d8150;  1 drivers
v0x10d4200_0 .net *"_ivl_24", 0 0, L_0x10d8340;  1 drivers
v0x10d42e0_0 .net *"_ivl_26", 0 0, L_0x10d83b0;  1 drivers
v0x10d43c0_0 .net *"_ivl_30", 0 0, L_0x10d8540;  1 drivers
L_0x7f352d370060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10d4510_0 .net *"_ivl_32", 0 0, L_0x7f352d370060;  1 drivers
v0x10d45f0_0 .net *"_ivl_4", 0 0, L_0x10d7810;  1 drivers
v0x10d46d0_0 .net *"_ivl_6", 0 0, L_0x10d7990;  1 drivers
v0x10d47b0_0 .net "a", 0 0, v0x10d32d0_0;  alias, 1 drivers
v0x10d4850_0 .net "b", 0 0, v0x10d3370_0;  alias, 1 drivers
v0x10d4940_0 .net "c", 0 0, v0x10d3410_0;  alias, 1 drivers
v0x10d4a30_0 .net "d", 0 0, v0x10d3550_0;  alias, 1 drivers
v0x10d4b20_0 .net "out_pos", 0 0, L_0x10d86e0;  alias, 1 drivers
v0x10d4cf0_0 .net "out_sop", 0 0, L_0x10d7b90;  alias, 1 drivers
v0x10d4db0_0 .net "pos0", 0 0, L_0x10d81c0;  1 drivers
v0x10d4e70_0 .net "pos1", 0 0, L_0x10d82d0;  1 drivers
v0x10d4f30_0 .net "sop1", 0 0, L_0x10d74d0;  1 drivers
v0x10d4ff0_0 .net "sop2", 0 0, L_0x10d7ad0;  1 drivers
L_0x10d86e0 .functor MUXZ 1, L_0x7f352d370060, L_0x10d81c0, L_0x10d8540, C4<>;
S_0x10d5170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x107b320;
 .timescale -12 -12;
E_0x10779f0 .event anyedge, v0x10d5f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10d5f60_0;
    %nor/r;
    %assign/vec4 v0x10d5f60_0, 0;
    %wait E_0x10779f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10d27a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d3640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d36e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10d27a0;
T_4 ;
    %wait E_0x108e350;
    %load/vec4 v0x10d3780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d3640_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10d27a0;
T_5 ;
    %wait E_0x108e1f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %wait E_0x108e1f0;
    %load/vec4 v0x10d3640_0;
    %store/vec4 v0x10d36e0_0, 0, 1;
    %fork t_1, S_0x10d2ad0;
    %jmp t_0;
    .scope S_0x10d2ad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d2d10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x10d2d10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x108e1f0;
    %load/vec4 v0x10d2d10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10d2d10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x10d2d10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x10d27a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x108e350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10d3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d3370_0, 0;
    %assign/vec4 v0x10d32d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x10d3640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x10d36e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x107b320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d5f60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x107b320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x10d5b00_0;
    %inv;
    %store/vec4 v0x10d5b00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x107b320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10d34b0_0, v0x10d61e0_0, v0x10d5920_0, v0x10d59c0_0, v0x10d5a60_0, v0x10d5ba0_0, v0x10d5e20_0, v0x10d5d80_0, v0x10d5ce0_0, v0x10d5c40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x107b320;
T_9 ;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x107b320;
T_10 ;
    %wait E_0x108e350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10d5ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d5ec0_0, 4, 32;
    %load/vec4 v0x10d6110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d5ec0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10d5ec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d5ec0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x10d5e20_0;
    %load/vec4 v0x10d5e20_0;
    %load/vec4 v0x10d5d80_0;
    %xor;
    %load/vec4 v0x10d5e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d5ec0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d5ec0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x10d5ce0_0;
    %load/vec4 v0x10d5ce0_0;
    %load/vec4 v0x10d5c40_0;
    %xor;
    %load/vec4 v0x10d5ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d5ec0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x10d5ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d5ec0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/ece241_2013_q2/iter0/response1/top_module.sv";
