ncverilog: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Oct 04, 2022 at 10:22:26 CST
ncverilog
	+access+rw
	tb_RsaMont.sv
	RsaMont.sv
Recompiling... reason: file './RsaMont.sv' is newer than expected.
	expected: Sun Oct  2 21:58:37 2022
	actual:   Tue Oct  4 10:21:44 2022
file: tb_RsaMont.sv
			$fread(encrypted_data, fp_e);
			     |
ncvlog: *W,NOSYST (tb_RsaMont.sv,37|8): System function '$fread' invoked as a task. Return value will be ignored.
			$fread(golden, fp_d);
			     |
ncvlog: *W,NOSYST (tb_RsaMont.sv,38|8): System function '$fread' invoked as a task. Return value will be ignored.
file: RsaMont.sv
	module worklib.RsaMont:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.RsaMont:sv <0x7e8d6bd3>
			streams:   5, words:  6021
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   2       2
		Registers:                22      22
		Scalar wires:              5       -
		Vectored wires:            5       -
		Always blocks:             3       3
		Initial blocks:            3       3
		Cont. assignments:         1       2
		Pseudo assignments:        7       7
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.tb:sv
Loading snapshot worklib.tb:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_P-2019.06, Linux, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'lab2.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
=========
enc   0 = c6b662ecb173c53cc7bb4212057f9c0ba283e000b98c9dcf5feaee7d6c933dfb
=========
=========
dec   0 = 8fc7e0a691ad7acae97d6ee909ace831ab6836e0762440354c2c7dc5ccf904a4
gold  0 = 005468652076616c7565206f662050492069733a0a332e313431353932363533
=========
=========
enc   1 = 9d29a982563bf87a5814dfc70059a3772cf98a11099f093a2e95d5a874836dd8
=========
=========
dec   1 = 8fc7e0a691ad7acae97d6ee909ace831ab6836e0762440354c2c7dc5ccf904a4
gold  1 = 0035380a393739333233383436323634330a333833323739353032383834310a
=========
=========
enc   2 = 3367c34a35b7c554fe5b78e0cffb91da1cefd42c9bda3e972ceca64c41056f74
=========
=========
dec   2 = 8fc7e0a691ad7acae97d6ee909ace831ab6836e0762440354c2c7dc5ccf904a4
gold  2 = 00393731363933393933373531300a353832303937343934343539320a333037
=========
=========
enc   3 = 1d6695f1bd5cc1b2e2a0522fb3905edd08dd11d606ac9bcb82b985d0caa1d88f
=========
=========
dec   3 = 8fc7e0a691ad7acae97d6ee909ace831ab6836e0762440354c2c7dc5ccf904a4
gold  3 = 003831363430363238360a3d3d3d3d3d3d3d3d3d3d3d0a5468652076616c7565
=========
=========
enc   4 = 5d64c9d9aa7b5f40e3b8fa212f521451423c0f187b45786684c440d910cb3453
=========
=========
dec   4 = 8fc7e0a691ad7acae97d6ee909ace831ab6836e0762440354c2c7dc5ccf904a4
gold  4 = 00206f6620652069733a0a322e3731383238313832383435390a303435323335
=========
Simulation complete via $finish(1) at time 13415 NS + 3
./tb_RsaMont.sv:52 		$finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Oct 04, 2022 at 10:22:29 CST  (total: 00:00:03)
