

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s'
================================================================
* Date:           Fri Feb 20 14:05:38 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.141 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    114|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|      -|    -|
|Register         |        -|    -|      -|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|      0|    114|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      150|  120|  65200|  32600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|      0|     ~0|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln45_6_fu_70_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_7_fu_88_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_fu_52_p2    |      icmp|   0|  0|  23|          16|           1|
    |datareg_6_fu_76_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_7_fu_94_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_fu_58_p3      |    select|   0|  0|  15|           1|          15|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 114|          51|          48|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>|  return value|
|data_0_val   |   in|   16|     ap_none|                                                              data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                              data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                                              data_2_val|        scalar|
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

