// Seed: 2266010213
module module_0 (
    input  tri  id_0,
    output wire id_1,
    input  wor  id_2,
    input  tri  id_3,
    input  wand id_4
    , id_7,
    input  tri0 id_5
);
  logic id_8;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5
    , id_12,
    input tri0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10
);
  assign id_12 = -1'b0;
  module_0 modCall_1 (
      id_10,
      id_7,
      id_8,
      id_5,
      id_6,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_12 = -1;
  assign id_12 = 1'b0 == -1;
endmodule
