--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4642 paths analyzed, 2537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.138ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (SLICE_X105Y12.D3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.670ns (Levels of Logic = 4)
  Clock Path Skew:      -0.433ns (0.867 - 1.300)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA5   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X103Y12.B2     net (fanout=3)        1.269   usr/rx_data<21>
    SLICE_X103Y12.B      Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv11
    SLICE_X103Y12.A5     net (fanout=1)        0.307   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv1
    SLICE_X103Y12.A      Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv12
    SLICE_X105Y14.B1     net (fanout=1)        0.710   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv11
    SLICE_X105Y14.B      Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv13
    SLICE_X105Y12.D3     net (fanout=2)        0.569   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv12
    SLICE_X105Y12.CLK    Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0_rstpot
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (0.815ns logic, 2.855ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.466ns (Levels of Logic = 4)
  Clock Path Skew:      -0.433ns (0.867 - 1.300)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA1   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X103Y12.B1     net (fanout=3)        1.065   usr/rx_data<17>
    SLICE_X103Y12.B      Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv11
    SLICE_X103Y12.A5     net (fanout=1)        0.307   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv1
    SLICE_X103Y12.A      Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv12
    SLICE_X105Y14.B1     net (fanout=1)        0.710   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv11
    SLICE_X105Y14.B      Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv13
    SLICE_X105Y12.D3     net (fanout=2)        0.569   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv12
    SLICE_X105Y12.CLK    Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0_rstpot
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (0.815ns logic, 2.651ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.402ns (Levels of Logic = 4)
  Clock Path Skew:      -0.433ns (0.867 - 1.300)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA0   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X103Y12.B3     net (fanout=3)        1.001   usr/rx_data<16>
    SLICE_X103Y12.B      Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv11
    SLICE_X103Y12.A5     net (fanout=1)        0.307   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv1
    SLICE_X103Y12.A      Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv12
    SLICE_X105Y14.B1     net (fanout=1)        0.710   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv11
    SLICE_X105Y14.B      Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv13
    SLICE_X105Y12.D3     net (fanout=2)        0.569   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0171_inv12
    SLICE_X105Y12.CLK    Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0_rstpot
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (0.815ns logic, 2.587ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X56Y164.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.982ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.422 - 1.507)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y170.AQ     Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X56Y157.C4     net (fanout=20)       2.004   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X56Y157.CMUX   Tilo                  0.358   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X56Y164.SR     net (fanout=3)        0.828   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X56Y164.CLK    Tsrck                 0.455   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.150ns logic, 2.832ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.845ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.422 - 1.507)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y170.AQ     Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X56Y157.D4     net (fanout=20)       1.870   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X56Y157.CMUX   Topdc                 0.355   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X56Y164.SR     net (fanout=3)        0.828   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X56Y164.CLK    Tsrck                 0.455   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (1.147ns logic, 2.698ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.422 - 1.507)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y171.DQ     Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X56Y157.C5     net (fanout=19)       1.446   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X56Y157.CMUX   Tilo                  0.358   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X56Y164.SR     net (fanout=3)        0.828   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X56Y164.CLK    Tsrck                 0.455   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.150ns logic, 2.274ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X56Y162.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.422 - 1.507)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y170.AQ     Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X56Y157.C4     net (fanout=20)       2.004   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X56Y157.CMUX   Tilo                  0.358   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X56Y162.SR     net (fanout=3)        0.701   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X56Y162.CLK    Tsrck                 0.455   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.150ns logic, 2.705ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.718ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.422 - 1.507)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y170.AQ     Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X56Y157.D4     net (fanout=20)       1.870   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X56Y157.CMUX   Topdc                 0.355   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X56Y162.SR     net (fanout=3)        0.701   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X56Y162.CLK    Tsrck                 0.455   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (1.147ns logic, 2.571ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.297ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.422 - 1.507)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y171.DQ     Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X56Y157.C5     net (fanout=19)       1.446   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X56Y157.CMUX   Tilo                  0.358   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X56Y162.SR     net (fanout=3)        0.701   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X56Y162.CLK    Tsrck                 0.455   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.150ns logic, 2.147ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD (SLICE_X26Y160.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.712 - 0.606)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y159.AQ     Tcko                  0.115   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    SLICE_X26Y160.AX     net (fanout=1)        0.093   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
    SLICE_X26Y160.CLK    Tckdi       (-Th)     0.089   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.026ns logic, 0.093ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X2Y38.DIBDI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.564 - 0.415)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y193.DMUX      Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<127>
                                                          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF
    RAMB36_X2Y38.DIBDI15    net (fanout=1)        0.220   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<51>
    RAMB36_X2Y38.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.168ns (-0.052ns logic, 0.220ns route)
                                                          (-31.0% logic, 131.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y36.DIPBDIP3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.535 - 0.392)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X20Y187.AQ        Tcko                  0.115   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<104>
                                                          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF
    RAMB36_X1Y36.DIPBDIP3   net (fanout=1)        0.245   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<106>
    RAMB36_X1Y36.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.162ns (-0.083ns logic, 0.245ns route)
                                                          (-51.2% logic, 151.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X42Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.929 - 0.980)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y103.C      Treg                  1.579   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X43Y103.A4     net (fanout=2)        0.413   system/rst/clkdiv/rst_b
    SLICE_X43Y103.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X42Y108.SR     net (fanout=7)        0.843   system/rst/clkdiv/rst_b_inv
    SLICE_X42Y108.CLK    Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.942ns logic, 1.256ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X42Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.928 - 0.980)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y103.C      Treg                  1.579   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X43Y103.A4     net (fanout=2)        0.413   system/rst/clkdiv/rst_b
    SLICE_X43Y103.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X42Y107.SR     net (fanout=7)        0.725   system/rst/clkdiv/rst_b_inv
    SLICE_X42Y107.CLK    Trck                  0.295   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.942ns logic, 1.138ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_21 (SLICE_X42Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.928 - 0.980)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y103.C      Treg                  1.579   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X43Y103.A4     net (fanout=2)        0.413   system/rst/clkdiv/rst_b
    SLICE_X43Y103.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X42Y107.SR     net (fanout=7)        0.725   system/rst/clkdiv/rst_b_inv
    SLICE_X42Y107.CLK    Trck                  0.295   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.942ns logic, 1.138ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_0 (SLICE_X29Y95.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_0 (FF)
  Destination:          system/rst/rst_fabric.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_0 to system/rst/rst_fabric.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y95.AQ      Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    SLICE_X29Y95.A5      net (fanout=2)        0.066   system/rst/rst_fabric.timer<0>
    SLICE_X29Y95.CLK     Tah         (-Th)     0.017   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer<0>_rt
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
                                                       system/rst/rst_fabric.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_4 (SLICE_X29Y96.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_4 (FF)
  Destination:          system/rst/rst_fabric.timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_4 to system/rst/rst_fabric.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y96.AQ      Tcko                  0.098   system/rst/rst_fabric.timer<7>
                                                       system/rst/rst_fabric.timer_4
    SLICE_X29Y96.A5      net (fanout=2)        0.066   system/rst/rst_fabric.timer<4>
    SLICE_X29Y96.CLK     Tah         (-Th)     0.017   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<4>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_8 (SLICE_X29Y97.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_8 (FF)
  Destination:          system/rst/rst_fabric.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_8 to system/rst/rst_fabric.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.098   system/rst/rst_fabric.timer<11>
                                                       system/rst/rst_fabric.timer_8
    SLICE_X29Y97.A5      net (fanout=2)        0.066   system/rst/rst_fabric.timer<8>
    SLICE_X29Y97.CLK     Tah         (-Th)     0.017   system/rst/rst_fabric.timer<11>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<8>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<11>
                                                       system/rst/rst_fabric.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.007ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X57Y138.C3), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.834ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.814 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y110.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X85Y122.C3     net (fanout=140)      1.160   system/mac_rx_valid<2>
    SLICE_X85Y122.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X56Y137.A3     net (fanout=537)      2.523   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X56Y137.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X59Y136.D2     net (fanout=10)       0.744   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X59Y136.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190731
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X59Y137.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X59Y137.DMUX   Tcind                 0.328   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X57Y138.D2     net (fanout=1)        0.607   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X57Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X57Y138.C3     net (fanout=1)        0.454   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X57Y138.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.834ns (1.346ns logic, 5.488ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (0.814 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y110.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X85Y122.C3     net (fanout=140)      1.160   system/mac_rx_valid<2>
    SLICE_X85Y122.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X59Y135.A3     net (fanout=537)      2.367   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X59Y135.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X59Y137.B1     net (fanout=26)       0.760   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X59Y137.DMUX   Topbd                 0.607   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190931
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X57Y138.D2     net (fanout=1)        0.607   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X57Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X57Y138.C3     net (fanout=1)        0.454   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X57Y138.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (1.306ns logic, 5.348ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (0.814 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y110.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X85Y122.C3     net (fanout=140)      1.160   system/mac_rx_valid<2>
    SLICE_X85Y122.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y136.B5     net (fanout=537)      2.335   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y136.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X59Y137.A1     net (fanout=26)       0.776   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X59Y137.DMUX   Topad                 0.614   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X57Y138.D2     net (fanout=1)        0.607   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X57Y138.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X57Y138.C3     net (fanout=1)        0.454   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X57Y138.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (1.313ns logic, 5.332ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_1 (SLICE_X71Y150.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.888 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y98.AQ      Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X58Y154.B2     net (fanout=539)      4.452   system/rst_macclk<2>
    SLICE_X58Y154.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_valid
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/_n0412_inv1
    SLICE_X71Y150.CE     net (fanout=9)        1.457   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/_n0412_inv
    SLICE_X71Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/int_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_1
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (0.723ns logic, 5.909ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_udp_counter.counting (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.216ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.669 - 0.706)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_udp_counter.counting to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y150.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_udp_counter.counting
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_udp_counter.counting
    SLICE_X58Y154.B4     net (fanout=29)       1.036   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_udp_counter.counting
    SLICE_X58Y154.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_valid
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/_n0412_inv1
    SLICE_X71Y150.CE     net (fanout=9)        1.457   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/_n0412_inv
    SLICE_X71Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/int_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_1
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (0.723ns logic, 2.493ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_6 (SLICE_X72Y149.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.066ns (0.895 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y98.AQ      Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X58Y154.B2     net (fanout=539)      4.452   system/rst_macclk<2>
    SLICE_X58Y154.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_valid
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/_n0412_inv1
    SLICE_X72Y149.CE     net (fanout=9)        1.475   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/_n0412_inv
    SLICE_X72Y149.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/int_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (0.689ns logic, 5.927ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_udp_counter.counting (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.200ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.676 - 0.706)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_udp_counter.counting to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y150.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_udp_counter.counting
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_udp_counter.counting
    SLICE_X58Y154.B4     net (fanout=29)       1.036   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_udp_counter.counting
    SLICE_X58Y154.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_valid
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/_n0412_inv1
    SLICE_X72Y149.CE     net (fanout=9)        1.475   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/_n0412_inv
    SLICE_X72Y149.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/int_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.int_data_int_6
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.689ns logic, 2.511ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y10.TXDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/mgt_tx_data_r_1 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.443ns (1.155 - 0.712)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/mgt_tx_data_r_1 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y99.BQ      Tcko                  0.270   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<3>
                                                       system/phy_en.phy_eth/sgmii/mgt_tx_data_r_1
    GTXE1_X0Y10.TXDATA1  net (fanout=1)        1.070   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<1>
    GTXE1_X0Y10.TXUSRCLK2Tgtxckc_TXDATA(-Th)     0.865   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (-0.595ns logic, 1.070ns route)
                                                       (-125.3% logic, 225.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_7 (SLICE_X58Y120.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.payload_len_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.440 - 0.337)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.payload_len_7 to system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y119.BQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.payload_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.payload_len_7
    SLICE_X58Y120.D6     net (fanout=2)        0.096   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.payload_len<7>
    SLICE_X58Y120.CLK    Tah         (-Th)     0.057   system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_address[5]_mux_33_OUT141
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_7
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X3Y28.ADDRARDADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_10 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.422 - 0.268)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_10 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X65Y141.BQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/addra<10>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_10
    RAMB36_X3Y28.ADDRARDADDRL13 net (fanout=2)        0.192   system/phy_en.phy_ipb_ctrl/udp_if/addra<10>
    RAMB36_X3Y28.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                              system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.193ns (0.001ns logic, 0.192ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13442 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.405ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_1 (SLICE_X91Y100.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.218ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.875 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y115.B2     net (fanout=137)      4.034   system/mac_rx_valid<0>
    SLICE_X81Y115.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv1
    SLICE_X91Y100.CE     net (fanout=2)        1.204   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv
    SLICE_X91Y100.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend_pkt_id<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_1
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (0.980ns logic, 5.238ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_drop (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (0.875 - 1.016)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_drop to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y70.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_resend
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_drop
    SLICE_X81Y115.B4     net (fanout=13)       2.384   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_resend
    SLICE_X81Y115.BMUX   Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv1
    SLICE_X91Y100.CE     net (fanout=2)        1.204   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv
    SLICE_X91Y100.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend_pkt_id<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_1
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (0.890ns logic, 3.588ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_44 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.704 - 0.766)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_44 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y115.CQ     Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_44
    SLICE_X81Y115.B1     net (fanout=1)        0.579   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
    SLICE_X81Y115.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv1
    SLICE_X91Y100.CE     net (fanout=2)        1.204   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv
    SLICE_X91Y100.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend_pkt_id<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_1
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.896ns logic, 1.783ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_4 (SLICE_X91Y100.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.218ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.875 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y115.B2     net (fanout=137)      4.034   system/mac_rx_valid<0>
    SLICE_X81Y115.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv1
    SLICE_X91Y100.CE     net (fanout=2)        1.204   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv
    SLICE_X91Y100.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend_pkt_id<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_4
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (0.980ns logic, 5.238ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_drop (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (0.875 - 1.016)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_drop to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y70.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_resend
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_drop
    SLICE_X81Y115.B4     net (fanout=13)       2.384   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_resend
    SLICE_X81Y115.BMUX   Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv1
    SLICE_X91Y100.CE     net (fanout=2)        1.204   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv
    SLICE_X91Y100.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend_pkt_id<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_4
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (0.890ns logic, 3.588ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_44 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.704 - 0.766)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_44 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y115.CQ     Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_44
    SLICE_X81Y115.B1     net (fanout=1)        0.579   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
    SLICE_X81Y115.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv1
    SLICE_X91Y100.CE     net (fanout=2)        1.204   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv
    SLICE_X91Y100.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend_pkt_id<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_4
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.896ns logic, 1.783ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_6 (SLICE_X91Y100.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.218ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.875 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y115.B2     net (fanout=137)      4.034   system/mac_rx_valid<0>
    SLICE_X81Y115.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv1
    SLICE_X91Y100.CE     net (fanout=2)        1.204   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv
    SLICE_X91Y100.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend_pkt_id<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (0.980ns logic, 5.238ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_drop (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (0.875 - 1.016)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_drop to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y70.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_resend
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_drop
    SLICE_X81Y115.B4     net (fanout=13)       2.384   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_resend
    SLICE_X81Y115.BMUX   Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv1
    SLICE_X91Y100.CE     net (fanout=2)        1.204   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv
    SLICE_X91Y100.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend_pkt_id<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_6
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (0.890ns logic, 3.588ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_44 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.704 - 0.766)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_44 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y115.CQ     Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_44
    SLICE_X81Y115.B1     net (fanout=1)        0.579   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
    SLICE_X81Y115.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv1
    SLICE_X91Y100.CE     net (fanout=2)        1.204   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0035_inv
    SLICE_X91Y100.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend_pkt_id<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_6
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.896ns logic, 1.783ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.429ns (1.151 - 0.722)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.AMUX    Tshcko                0.375   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4
    GTXE1_X0Y9.TXDATA4   net (fanout=1)        0.940   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<4>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (-0.490ns logic, 0.940ns route)
                                                       (-108.9% logic, 208.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_76 (SLICE_X99Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_68 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_76 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.507 - 0.404)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_68 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_76
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y80.AQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_68
    SLICE_X99Y79.DX      net (fanout=2)        0.104   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<68>
    SLICE_X99Y79.CLK     Tckdi       (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_76
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAMB36_X5Y11.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_6 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.462 - 0.322)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_6 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y50.CQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_6
    RAMB36_X5Y11.DIADI2     net (fanout=5)        0.248   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<6>
    RAMB36_X5Y11.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    ----------------------------------------------------  ---------------------------
    Total                                         0.165ns (-0.083ns logic, 0.248ns route)
                                                          (-50.3% logic, 150.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.167ns (1.603 - 1.436)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y63.A4      net (fanout=23)       2.937   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y63.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.304   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (0.806ns logic, 4.241ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.167ns (1.603 - 1.436)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y63.A5      net (fanout=22)       2.234   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y63.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.304   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (0.723ns logic, 3.538ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.549ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (1.603 - 1.436)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.095   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (0.454ns logic, 4.095ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y63.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (1.484 - 1.436)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y63.A4      net (fanout=23)       2.937   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y63.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y63.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X30Y63.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (0.772ns logic, 3.192ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (1.484 - 1.436)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y63.A5      net (fanout=22)       2.234   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y63.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y63.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X30Y63.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (0.689ns logic, 2.489ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X21Y111.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y111.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X21Y111.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_6
    SLICE_X21Y111.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X21Y114.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y114.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X21Y114.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X21Y114.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X21Y110.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y110.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X21Y110.A5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_0
    SLICE_X21Y110.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X17Y76.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X42Y21.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.102ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X50Y76.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.740ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (3.088 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.C1      net (fanout=69)       2.996   system/ipb_arb/src<0>
    SLICE_X36Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X64Y68.D1      net (fanout=263)      2.191   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.B2      net (fanout=39)       1.170   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y68.B1      net (fanout=1)        1.034   system/ipb_fabric/N36
    SLICE_X56Y68.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C5      net (fanout=33)       0.330   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y87.D2      net (fanout=4)        2.090   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y87.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y87.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X35Y89.C4      net (fanout=7)        0.649   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X35Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y76.SR      net (fanout=15)       1.459   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.740ns (1.758ns logic, 12.982ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.640ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (3.088 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y57.A5      net (fanout=68)       2.608   system/ipb_arb/src<1>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.B2      net (fanout=39)       1.170   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y68.B1      net (fanout=1)        1.034   system/ipb_fabric/N36
    SLICE_X56Y68.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C5      net (fanout=33)       0.330   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y87.D2      net (fanout=4)        2.090   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y87.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y87.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X35Y89.C4      net (fanout=7)        0.649   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X35Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y76.SR      net (fanout=15)       1.459   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.640ns (1.758ns logic, 12.882ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.534ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (3.088 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.A6      net (fanout=69)       2.502   system/ipb_arb/src<0>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.B2      net (fanout=39)       1.170   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y68.B1      net (fanout=1)        1.034   system/ipb_fabric/N36
    SLICE_X56Y68.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C5      net (fanout=33)       0.330   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y87.D2      net (fanout=4)        2.090   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y87.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y87.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X35Y89.C4      net (fanout=7)        0.649   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X35Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y76.SR      net (fanout=15)       1.459   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.534ns (1.758ns logic, 12.776ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X50Y76.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.740ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (3.088 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.C1      net (fanout=69)       2.996   system/ipb_arb/src<0>
    SLICE_X36Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X64Y68.D1      net (fanout=263)      2.191   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.B2      net (fanout=39)       1.170   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y68.B1      net (fanout=1)        1.034   system/ipb_fabric/N36
    SLICE_X56Y68.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C5      net (fanout=33)       0.330   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y87.D2      net (fanout=4)        2.090   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y87.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y87.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X35Y89.C4      net (fanout=7)        0.649   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X35Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y76.SR      net (fanout=15)       1.459   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.740ns (1.758ns logic, 12.982ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.640ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (3.088 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y57.A5      net (fanout=68)       2.608   system/ipb_arb/src<1>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.B2      net (fanout=39)       1.170   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y68.B1      net (fanout=1)        1.034   system/ipb_fabric/N36
    SLICE_X56Y68.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C5      net (fanout=33)       0.330   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y87.D2      net (fanout=4)        2.090   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y87.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y87.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X35Y89.C4      net (fanout=7)        0.649   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X35Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y76.SR      net (fanout=15)       1.459   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.640ns (1.758ns logic, 12.882ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.534ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (3.088 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.A6      net (fanout=69)       2.502   system/ipb_arb/src<0>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.B2      net (fanout=39)       1.170   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y68.B1      net (fanout=1)        1.034   system/ipb_fabric/N36
    SLICE_X56Y68.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C5      net (fanout=33)       0.330   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y87.D2      net (fanout=4)        2.090   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y87.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y87.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X35Y89.C4      net (fanout=7)        0.649   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X35Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y76.SR      net (fanout=15)       1.459   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.534ns (1.758ns logic, 12.776ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_34 (SLICE_X47Y79.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.594ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (3.087 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.C1      net (fanout=69)       2.996   system/ipb_arb/src<0>
    SLICE_X36Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X64Y68.D1      net (fanout=263)      2.191   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.B2      net (fanout=39)       1.170   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y68.B1      net (fanout=1)        1.034   system/ipb_fabric/N36
    SLICE_X56Y68.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C5      net (fanout=33)       0.330   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y87.D2      net (fanout=4)        2.090   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y87.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y87.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X35Y89.C4      net (fanout=7)        0.649   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X35Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X47Y79.SR      net (fanout=15)       1.313   system/sram2_if/sramInterface/_n0147
    SLICE_X47Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     14.594ns (1.758ns logic, 12.836ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.494ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (3.087 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y57.A5      net (fanout=68)       2.608   system/ipb_arb/src<1>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.B2      net (fanout=39)       1.170   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y68.B1      net (fanout=1)        1.034   system/ipb_fabric/N36
    SLICE_X56Y68.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C5      net (fanout=33)       0.330   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y87.D2      net (fanout=4)        2.090   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y87.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y87.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X35Y89.C4      net (fanout=7)        0.649   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X35Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X47Y79.SR      net (fanout=15)       1.313   system/sram2_if/sramInterface/_n0147
    SLICE_X47Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     14.494ns (1.758ns logic, 12.736ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.388ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (3.087 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.A6      net (fanout=69)       2.502   system/ipb_arb/src<0>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.B2      net (fanout=39)       1.170   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y75.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y68.B1      net (fanout=1)        1.034   system/ipb_fabric/N36
    SLICE_X56Y68.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C5      net (fanout=33)       0.330   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y68.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y87.D2      net (fanout=4)        2.090   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y87.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y87.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X35Y89.C4      net (fanout=7)        0.649   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X35Y89.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X47Y79.SR      net (fanout=15)       1.313   system/sram2_if/sramInterface/_n0147
    SLICE_X47Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     14.388ns (1.758ns logic, 12.630ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_4 (SLICE_X56Y75.D6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 2)
  Clock Path Skew:      0.092ns (1.488 - 1.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram2_if/sramInterface/ADDR_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y76.AQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X56Y75.C6      net (fanout=2)        0.149   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X56Y75.C       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X56Y75.D6      net (fanout=48)       0.152   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X56Y75.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O161
                                                       system/sram2_if/sramInterface/ADDR_O_4
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.055ns logic, 0.301ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 2)
  Clock Path Skew:      0.103ns (1.488 - 1.385)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_4 to system/sram2_if/sramInterface/ADDR_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y70.AQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_4
    SLICE_X56Y75.C2      net (fanout=2)        0.581   system/ipb_from_masters[0]_ipb_addr<4>
    SLICE_X56Y75.C       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X56Y75.D6      net (fanout=48)       0.152   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X56Y75.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O161
                                                       system/sram2_if/sramInterface/ADDR_O_4
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.055ns logic, 0.733ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 2)
  Clock Path Skew:      0.112ns (1.488 - 1.376)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y75.C4      net (fanout=68)       0.687   system/ipb_arb/src<1>
    SLICE_X56Y75.C       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X56Y75.D6      net (fanout=48)       0.152   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X56Y75.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O161
                                                       system/sram2_if/sramInterface/ADDR_O_4
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.072ns logic, 0.839ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_8 (SLICE_X67Y73.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_8 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.480 - 1.386)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_8 to system/sram2_if/sramInterface/ADDR_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y71.AQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_8
    SLICE_X67Y73.C3      net (fanout=2)        0.169   system/ipb_from_masters[0]_ipb_addr<8>
    SLICE_X67Y73.C       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr311
    SLICE_X67Y73.D3      net (fanout=13)       0.123   user_ipb_mosi[0]_ipb_addr<8>
    SLICE_X67Y73.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O201
                                                       system/sram2_if/sramInterface/ADDR_O_8
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.075ns logic, 0.292ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.559ns (Levels of Logic = 2)
  Clock Path Skew:      0.104ns (1.480 - 1.376)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X67Y73.C5      net (fanout=68)       0.344   system/ipb_arb/src<1>
    SLICE_X67Y73.C       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr311
    SLICE_X67Y73.D3      net (fanout=13)       0.123   user_ipb_mosi[0]_ipb_addr<8>
    SLICE_X67Y73.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O201
                                                       system/sram2_if/sramInterface/ADDR_O_8
    -------------------------------------------------  ---------------------------
    Total                                      0.559ns (0.092ns logic, 0.467ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.715ns (Levels of Logic = 2)
  Clock Path Skew:      0.104ns (1.480 - 1.376)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X67Y73.C1      net (fanout=69)       0.500   system/ipb_arb/src<0>
    SLICE_X67Y73.C       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr311
    SLICE_X67Y73.D3      net (fanout=13)       0.123   user_ipb_mosi[0]_ipb_addr<8>
    SLICE_X67Y73.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O201
                                                       system/sram2_if/sramInterface/ADDR_O_8
    -------------------------------------------------  ---------------------------
    Total                                      0.715ns (0.092ns logic, 0.623ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_14 (SLICE_X26Y88.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_14 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.441 - 0.405)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_14 to system/sram2_if/bist/prbsPatterGenerator/pdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y88.BQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_14
    SLICE_X26Y88.CX      net (fanout=1)        0.096   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<14>
    SLICE_X26Y88.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<15>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_14
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X17Y76.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2899136 paths analyzed, 14216 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.929ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X5Y30.WEAU3), 4890 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.736ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (1.489 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y78.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X36Y57.C1         net (fanout=69)       2.996   system/ipb_arb/src<0>
    SLICE_X36Y57.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X64Y68.D1         net (fanout=263)      2.191   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X64Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3         net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C2         net (fanout=39)       0.474   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X98Y28.A5         net (fanout=2)        2.406   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X98Y28.AMUX       Tilo                  0.193   user_ipb_miso[2]_ipb_rdata<26>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X98Y8.A1          net (fanout=4)        1.354   user_ipb_mosi[0]_ipb_strobe
    SLICE_X98Y8.AMUX        Tilo                  0.194   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/link_tracking_0_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y45.B4         net (fanout=1)        2.642   user_ipb_miso[0]_ipb_ack
    SLICE_X63Y45.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X63Y45.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X63Y45.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X73Y78.B5         net (fanout=11)       1.948   system/ipb_from_fabric_ipb_ack
    SLICE_X73Y78.BMUX       Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X72Y88.B2         net (fanout=12)       1.126   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X72Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C2         net (fanout=1)        0.598   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X72Y123.A3        net (fanout=7)        1.736   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X72Y123.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y30.WEAU3      net (fanout=64)       2.602   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y30.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.736ns (2.091ns logic, 20.645ns route)
                                                          (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.636ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (1.489 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y78.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X36Y57.A5         net (fanout=68)       2.608   system/ipb_arb/src<1>
    SLICE_X36Y57.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5         net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3         net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C2         net (fanout=39)       0.474   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X98Y28.A5         net (fanout=2)        2.406   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X98Y28.AMUX       Tilo                  0.193   user_ipb_miso[2]_ipb_rdata<26>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X98Y8.A1          net (fanout=4)        1.354   user_ipb_mosi[0]_ipb_strobe
    SLICE_X98Y8.AMUX        Tilo                  0.194   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/link_tracking_0_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y45.B4         net (fanout=1)        2.642   user_ipb_miso[0]_ipb_ack
    SLICE_X63Y45.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X63Y45.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X63Y45.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X73Y78.B5         net (fanout=11)       1.948   system/ipb_from_fabric_ipb_ack
    SLICE_X73Y78.BMUX       Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X72Y88.B2         net (fanout=12)       1.126   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X72Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C2         net (fanout=1)        0.598   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X72Y123.A3        net (fanout=7)        1.736   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X72Y123.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y30.WEAU3      net (fanout=64)       2.602   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y30.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.636ns (2.091ns logic, 20.545ns route)
                                                          (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.530ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (1.489 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y78.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X36Y57.A6         net (fanout=69)       2.502   system/ipb_arb/src<0>
    SLICE_X36Y57.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5         net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3         net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C2         net (fanout=39)       0.474   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X98Y28.A5         net (fanout=2)        2.406   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X98Y28.AMUX       Tilo                  0.193   user_ipb_miso[2]_ipb_rdata<26>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X98Y8.A1          net (fanout=4)        1.354   user_ipb_mosi[0]_ipb_strobe
    SLICE_X98Y8.AMUX        Tilo                  0.194   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/link_tracking_0_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y45.B4         net (fanout=1)        2.642   user_ipb_miso[0]_ipb_ack
    SLICE_X63Y45.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X63Y45.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X63Y45.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X73Y78.B5         net (fanout=11)       1.948   system/ipb_from_fabric_ipb_ack
    SLICE_X73Y78.BMUX       Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X72Y88.B2         net (fanout=12)       1.126   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X72Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C2         net (fanout=1)        0.598   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X72Y123.A3        net (fanout=7)        1.736   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X72Y123.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y30.WEAU3      net (fanout=64)       2.602   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y30.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.530ns (2.091ns logic, 20.439ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X5Y30.WEAL3), 4890 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.731ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (1.489 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y78.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X36Y57.C1         net (fanout=69)       2.996   system/ipb_arb/src<0>
    SLICE_X36Y57.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X64Y68.D1         net (fanout=263)      2.191   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X64Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3         net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C2         net (fanout=39)       0.474   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X98Y28.A5         net (fanout=2)        2.406   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X98Y28.AMUX       Tilo                  0.193   user_ipb_miso[2]_ipb_rdata<26>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X98Y8.A1          net (fanout=4)        1.354   user_ipb_mosi[0]_ipb_strobe
    SLICE_X98Y8.AMUX        Tilo                  0.194   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/link_tracking_0_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y45.B4         net (fanout=1)        2.642   user_ipb_miso[0]_ipb_ack
    SLICE_X63Y45.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X63Y45.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X63Y45.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X73Y78.B5         net (fanout=11)       1.948   system/ipb_from_fabric_ipb_ack
    SLICE_X73Y78.BMUX       Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X72Y88.B2         net (fanout=12)       1.126   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X72Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C2         net (fanout=1)        0.598   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X72Y123.A3        net (fanout=7)        1.736   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X72Y123.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y30.WEAL3      net (fanout=64)       2.597   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y30.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.731ns (2.091ns logic, 20.640ns route)
                                                          (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.631ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (1.489 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y78.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X36Y57.A5         net (fanout=68)       2.608   system/ipb_arb/src<1>
    SLICE_X36Y57.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5         net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3         net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C2         net (fanout=39)       0.474   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X98Y28.A5         net (fanout=2)        2.406   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X98Y28.AMUX       Tilo                  0.193   user_ipb_miso[2]_ipb_rdata<26>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X98Y8.A1          net (fanout=4)        1.354   user_ipb_mosi[0]_ipb_strobe
    SLICE_X98Y8.AMUX        Tilo                  0.194   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/link_tracking_0_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y45.B4         net (fanout=1)        2.642   user_ipb_miso[0]_ipb_ack
    SLICE_X63Y45.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X63Y45.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X63Y45.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X73Y78.B5         net (fanout=11)       1.948   system/ipb_from_fabric_ipb_ack
    SLICE_X73Y78.BMUX       Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X72Y88.B2         net (fanout=12)       1.126   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X72Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C2         net (fanout=1)        0.598   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X72Y123.A3        net (fanout=7)        1.736   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X72Y123.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y30.WEAL3      net (fanout=64)       2.597   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y30.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.631ns (2.091ns logic, 20.540ns route)
                                                          (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.525ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (1.489 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y78.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X36Y57.A6         net (fanout=69)       2.502   system/ipb_arb/src<0>
    SLICE_X36Y57.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5         net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3         net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C2         net (fanout=39)       0.474   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X98Y28.A5         net (fanout=2)        2.406   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X98Y28.AMUX       Tilo                  0.193   user_ipb_miso[2]_ipb_rdata<26>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X98Y8.A1          net (fanout=4)        1.354   user_ipb_mosi[0]_ipb_strobe
    SLICE_X98Y8.AMUX        Tilo                  0.194   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/link_tracking_0_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y45.B4         net (fanout=1)        2.642   user_ipb_miso[0]_ipb_ack
    SLICE_X63Y45.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X63Y45.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X63Y45.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X73Y78.B5         net (fanout=11)       1.948   system/ipb_from_fabric_ipb_ack
    SLICE_X73Y78.BMUX       Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X72Y88.B2         net (fanout=12)       1.126   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X72Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C2         net (fanout=1)        0.598   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X72Y123.A3        net (fanout=7)        1.736   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X72Y123.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y30.WEAL3      net (fanout=64)       2.597   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y30.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.525ns (2.091ns logic, 20.434ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X5Y30.WEAU0), 4890 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.602ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (1.489 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y78.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X36Y57.C1         net (fanout=69)       2.996   system/ipb_arb/src<0>
    SLICE_X36Y57.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X64Y68.D1         net (fanout=263)      2.191   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X64Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3         net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C2         net (fanout=39)       0.474   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X98Y28.A5         net (fanout=2)        2.406   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X98Y28.AMUX       Tilo                  0.193   user_ipb_miso[2]_ipb_rdata<26>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X98Y8.A1          net (fanout=4)        1.354   user_ipb_mosi[0]_ipb_strobe
    SLICE_X98Y8.AMUX        Tilo                  0.194   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/link_tracking_0_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y45.B4         net (fanout=1)        2.642   user_ipb_miso[0]_ipb_ack
    SLICE_X63Y45.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X63Y45.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X63Y45.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X73Y78.B5         net (fanout=11)       1.948   system/ipb_from_fabric_ipb_ack
    SLICE_X73Y78.BMUX       Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X72Y88.B2         net (fanout=12)       1.126   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X72Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C2         net (fanout=1)        0.598   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X72Y123.A3        net (fanout=7)        1.736   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X72Y123.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y30.WEAU0      net (fanout=64)       2.468   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y30.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.602ns (2.091ns logic, 20.511ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.502ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (1.489 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y78.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X36Y57.A5         net (fanout=68)       2.608   system/ipb_arb/src<1>
    SLICE_X36Y57.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5         net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3         net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C2         net (fanout=39)       0.474   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X98Y28.A5         net (fanout=2)        2.406   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X98Y28.AMUX       Tilo                  0.193   user_ipb_miso[2]_ipb_rdata<26>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X98Y8.A1          net (fanout=4)        1.354   user_ipb_mosi[0]_ipb_strobe
    SLICE_X98Y8.AMUX        Tilo                  0.194   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/link_tracking_0_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y45.B4         net (fanout=1)        2.642   user_ipb_miso[0]_ipb_ack
    SLICE_X63Y45.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X63Y45.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X63Y45.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X73Y78.B5         net (fanout=11)       1.948   system/ipb_from_fabric_ipb_ack
    SLICE_X73Y78.BMUX       Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X72Y88.B2         net (fanout=12)       1.126   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X72Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C2         net (fanout=1)        0.598   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X72Y123.A3        net (fanout=7)        1.736   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X72Y123.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y30.WEAU0      net (fanout=64)       2.468   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y30.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.502ns (2.091ns logic, 20.411ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.396ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (1.489 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y78.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X36Y57.A6         net (fanout=69)       2.502   system/ipb_arb/src<0>
    SLICE_X36Y57.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5         net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3         net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C2         net (fanout=39)       0.474   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X65Y68.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X98Y28.A5         net (fanout=2)        2.406   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X98Y28.AMUX       Tilo                  0.193   user_ipb_miso[2]_ipb_rdata<26>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X98Y8.A1          net (fanout=4)        1.354   user_ipb_mosi[0]_ipb_strobe
    SLICE_X98Y8.AMUX        Tilo                  0.194   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/link_tracking_0_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y45.B4         net (fanout=1)        2.642   user_ipb_miso[0]_ipb_ack
    SLICE_X63Y45.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X63Y45.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X63Y45.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X73Y78.B5         net (fanout=11)       1.948   system/ipb_from_fabric_ipb_ack
    SLICE_X73Y78.BMUX       Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X72Y88.B2         net (fanout=12)       1.126   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X72Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C2         net (fanout=1)        0.598   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X72Y88.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X72Y123.A3        net (fanout=7)        1.736   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X72Y123.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y30.WEAU0      net (fanout=64)       2.468   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y30.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.396ns (2.091ns logic, 20.305ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy (SLICE_X80Y73.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y73.BQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1
    SLICE_X80Y73.A6      net (fanout=6)        0.053   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf<1>
    SLICE_X80Y73.CLK     Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans_in_udp_busy
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/Mmux_busy_ipb_clk.busy_buf[3]_GND_211_o_mux_18_OUT41
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (0.022ns logic, 0.053ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/shiftreg.rxdata_30 (SLICE_X24Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/spi/shiftreg.rxdata_31 (FF)
  Destination:          system/spi/shiftreg.rxdata_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/spi/shiftreg.rxdata_31 to system/spi/shiftreg.rxdata_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y49.BQ      Tcko                  0.098   system/reg_spi_rxdata<31>
                                                       system/spi/shiftreg.rxdata_31
    SLICE_X24Y49.D6      net (fanout=3)        0.055   system/reg_spi_rxdata<31>
    SLICE_X24Y49.CLK     Tah         (-Th)     0.077   system/reg_spi_rxdata<30>
                                                       system/spi/Mmux_shiftreg.rxdata[31]_shiftreg.rxdata[31]_mux_45_OUT241
                                                       system/spi/shiftreg.rxdata_30
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_453 (SLICE_X70Y161.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ipb_test_inst/ipb_ack_452 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_453 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.726 - 0.623)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ipb_test_inst/ipb_ack_452 to usr/ipb_test_inst/ipb_ack_453
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y159.DQ     Tcko                  0.115   usr/ipb_test_inst/ipb_ack<452>
                                                       usr/ipb_test_inst/ipb_ack_452
    SLICE_X70Y161.AX     net (fanout=1)        0.142   usr/ipb_test_inst/ipb_ack<452>
    SLICE_X70Y161.CLK    Tckdi       (-Th)     0.089   usr/ipb_test_inst/ipb_ack<456>
                                                       usr/ipb_test_inst/ipb_ack_453
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.026ns logic, 0.142ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.349ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X46Y68.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.981ns (Levels of Logic = 8)
  Clock Path Skew:      -0.163ns (3.082 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.C1      net (fanout=69)       2.996   system/ipb_arb/src<0>
    SLICE_X36Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X64Y68.D1      net (fanout=263)      2.191   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C6      net (fanout=39)       0.676   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C       Tilo                  0.068   system/regs_from_ipbus<18><7>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C5      net (fanout=33)       0.816   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y68.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y68.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y38.D2      net (fanout=7)        1.692   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y38.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X50Y42.A4      net (fanout=7)        0.684   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X50Y42.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X46Y68.SR      net (fanout=9)        1.574   system/sram1_if/sramInterface/_n0147
    SLICE_X46Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.981ns (1.551ns logic, 11.430ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.881ns (Levels of Logic = 8)
  Clock Path Skew:      -0.163ns (3.082 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y57.A5      net (fanout=68)       2.608   system/ipb_arb/src<1>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C6      net (fanout=39)       0.676   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C       Tilo                  0.068   system/regs_from_ipbus<18><7>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C5      net (fanout=33)       0.816   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y68.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y68.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y38.D2      net (fanout=7)        1.692   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y38.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X50Y42.A4      net (fanout=7)        0.684   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X50Y42.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X46Y68.SR      net (fanout=9)        1.574   system/sram1_if/sramInterface/_n0147
    SLICE_X46Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.881ns (1.551ns logic, 11.330ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.775ns (Levels of Logic = 8)
  Clock Path Skew:      -0.163ns (3.082 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.A6      net (fanout=69)       2.502   system/ipb_arb/src<0>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C6      net (fanout=39)       0.676   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C       Tilo                  0.068   system/regs_from_ipbus<18><7>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C5      net (fanout=33)       0.816   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y68.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y68.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y38.D2      net (fanout=7)        1.692   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y38.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X50Y42.A4      net (fanout=7)        0.684   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X50Y42.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X46Y68.SR      net (fanout=9)        1.574   system/sram1_if/sramInterface/_n0147
    SLICE_X46Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.775ns (1.551ns logic, 11.224ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X46Y68.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.981ns (Levels of Logic = 8)
  Clock Path Skew:      -0.163ns (3.082 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.C1      net (fanout=69)       2.996   system/ipb_arb/src<0>
    SLICE_X36Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X64Y68.D1      net (fanout=263)      2.191   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C6      net (fanout=39)       0.676   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C       Tilo                  0.068   system/regs_from_ipbus<18><7>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C5      net (fanout=33)       0.816   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y68.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y68.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y38.D2      net (fanout=7)        1.692   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y38.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X50Y42.A4      net (fanout=7)        0.684   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X50Y42.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X46Y68.SR      net (fanout=9)        1.574   system/sram1_if/sramInterface/_n0147
    SLICE_X46Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.981ns (1.551ns logic, 11.430ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.881ns (Levels of Logic = 8)
  Clock Path Skew:      -0.163ns (3.082 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y57.A5      net (fanout=68)       2.608   system/ipb_arb/src<1>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C6      net (fanout=39)       0.676   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C       Tilo                  0.068   system/regs_from_ipbus<18><7>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C5      net (fanout=33)       0.816   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y68.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y68.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y38.D2      net (fanout=7)        1.692   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y38.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X50Y42.A4      net (fanout=7)        0.684   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X50Y42.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X46Y68.SR      net (fanout=9)        1.574   system/sram1_if/sramInterface/_n0147
    SLICE_X46Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.881ns (1.551ns logic, 11.330ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.775ns (Levels of Logic = 8)
  Clock Path Skew:      -0.163ns (3.082 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.A6      net (fanout=69)       2.502   system/ipb_arb/src<0>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C6      net (fanout=39)       0.676   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C       Tilo                  0.068   system/regs_from_ipbus<18><7>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C5      net (fanout=33)       0.816   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y68.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y68.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y38.D2      net (fanout=7)        1.692   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y38.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X50Y42.A4      net (fanout=7)        0.684   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X50Y42.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X46Y68.SR      net (fanout=9)        1.574   system/sram1_if/sramInterface/_n0147
    SLICE_X46Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.775ns (1.551ns logic, 11.224ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X46Y68.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.981ns (Levels of Logic = 8)
  Clock Path Skew:      -0.163ns (3.082 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.C1      net (fanout=69)       2.996   system/ipb_arb/src<0>
    SLICE_X36Y57.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X64Y68.D1      net (fanout=263)      2.191   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C6      net (fanout=39)       0.676   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C       Tilo                  0.068   system/regs_from_ipbus<18><7>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C5      net (fanout=33)       0.816   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y68.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y68.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y38.D2      net (fanout=7)        1.692   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y38.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X50Y42.A4      net (fanout=7)        0.684   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X50Y42.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X46Y68.SR      net (fanout=9)        1.574   system/sram1_if/sramInterface/_n0147
    SLICE_X46Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.981ns (1.551ns logic, 11.430ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.881ns (Levels of Logic = 8)
  Clock Path Skew:      -0.163ns (3.082 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y57.A5      net (fanout=68)       2.608   system/ipb_arb/src<1>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C6      net (fanout=39)       0.676   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C       Tilo                  0.068   system/regs_from_ipbus<18><7>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C5      net (fanout=33)       0.816   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y68.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y68.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y38.D2      net (fanout=7)        1.692   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y38.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X50Y42.A4      net (fanout=7)        0.684   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X50Y42.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X46Y68.SR      net (fanout=9)        1.574   system/sram1_if/sramInterface/_n0147
    SLICE_X46Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.881ns (1.551ns logic, 11.330ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.775ns (Levels of Logic = 8)
  Clock Path Skew:      -0.163ns (3.082 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y57.A6      net (fanout=69)       2.502   system/ipb_arb/src<0>
    SLICE_X36Y57.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y68.D5      net (fanout=263)      2.479   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X65Y68.D3      net (fanout=1)        0.462   system/ipb_fabric/N01
    SLICE_X65Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C6      net (fanout=39)       0.676   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X63Y73.C       Tilo                  0.068   system/regs_from_ipbus<18><7>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C5      net (fanout=33)       0.816   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y68.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y68.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y68.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y38.D2      net (fanout=7)        1.692   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y38.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X50Y42.A4      net (fanout=7)        0.684   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X50Y42.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X46Y68.SR      net (fanout=9)        1.574   system/sram1_if/sramInterface/_n0147
    SLICE_X46Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.775ns (1.551ns logic, 11.224ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_9 (SLICE_X50Y65.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.484 - 1.391)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y67.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X50Y65.D5      net (fanout=75)       0.273   system/regs_from_ipbus<8><0>
    SLICE_X50Y65.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<9>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT361
                                                       system/sram1_if/sramInterface/data_i_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.041ns logic, 0.273ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_1 (SLICE_X54Y66.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (1.485 - 1.391)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y67.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X54Y66.D6      net (fanout=75)       0.290   system/regs_from_ipbus<8><0>
    SLICE_X54Y66.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<1>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT121
                                                       system/sram1_if/sramInterface/data_i_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.041ns logic, 0.290ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_17 (SLICE_X50Y64.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (1.483 - 1.391)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y67.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X50Y64.D6      net (fanout=75)       0.295   system/regs_from_ipbus<8><0>
    SLICE_X50Y64.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<17>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT91
                                                       system/sram1_if/sramInterface/data_i_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.041ns logic, 0.295ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X42Y21.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.185ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X60Y82.C4), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.042ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X56Y85.D2      net (fanout=4)        0.742   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X56Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X56Y85.C4      net (fanout=1)        0.536   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X56Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X59Y82.A6      net (fanout=2)        0.372   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X60Y82.C4      net (fanout=1)        0.403   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X60Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (0.639ns logic, 2.403ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.873ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X56Y85.D4      net (fanout=1)        0.529   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<1>
    SLICE_X56Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X56Y85.C4      net (fanout=1)        0.536   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X56Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X59Y82.A6      net (fanout=2)        0.372   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X60Y82.C4      net (fanout=1)        0.403   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X60Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.873ns (0.683ns logic, 2.190ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.830ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2
    SLICE_X56Y85.D1      net (fanout=1)        0.486   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<2>
    SLICE_X56Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X56Y85.C4      net (fanout=1)        0.536   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X56Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X59Y82.A6      net (fanout=2)        0.372   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X60Y82.C4      net (fanout=1)        0.403   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X60Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (0.683ns logic, 2.147ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X60Y82.C6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.975ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X56Y85.D2      net (fanout=4)        0.742   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X56Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X56Y85.C4      net (fanout=1)        0.536   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X56Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y82.D5      net (fanout=2)        0.585   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o12
    SLICE_X60Y82.C6      net (fanout=1)        0.123   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X60Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.639ns logic, 2.336ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.806ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X56Y85.D4      net (fanout=1)        0.529   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<1>
    SLICE_X56Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X56Y85.C4      net (fanout=1)        0.536   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X56Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y82.D5      net (fanout=2)        0.585   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o12
    SLICE_X60Y82.C6      net (fanout=1)        0.123   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X60Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.683ns logic, 2.123ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.763ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2
    SLICE_X56Y85.D1      net (fanout=1)        0.486   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<2>
    SLICE_X56Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X56Y85.C4      net (fanout=1)        0.536   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X56Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X56Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y82.D5      net (fanout=2)        0.585   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o12
    SLICE_X60Y82.C6      net (fanout=1)        0.123   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X60Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.683ns logic, 2.080ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X57Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.819ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_1
    SLICE_X62Y83.C1      net (fanout=2)        0.721   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<1>
    SLICE_X62Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y85.A4      net (fanout=2)        0.661   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>
    SLICE_X59Y85.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X57Y82.CE      net (fanout=4)        0.602   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X57Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.835ns logic, 1.984ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.749ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2
    SLICE_X62Y83.C4      net (fanout=2)        0.651   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<2>
    SLICE_X62Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y85.A4      net (fanout=2)        0.661   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>
    SLICE_X59Y85.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X57Y82.CE      net (fanout=4)        0.602   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X57Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.835ns logic, 1.914ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.909 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14
    SLICE_X61Y85.D1      net (fanout=2)        0.579   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<14>
    SLICE_X61Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>3
    SLICE_X59Y85.A2      net (fanout=2)        0.708   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X59Y85.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X57Y82.CE      net (fanout=4)        0.602   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X57Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.835ns logic, 1.889ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X64Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6
    SLICE_X64Y83.AI      net (fanout=2)        0.099   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<6>
    SLICE_X64Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.011ns logic, 0.099ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X64Y83.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y84.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X64Y83.CI      net (fanout=4)        0.106   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X64Y83.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.013ns logic, 0.106ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X56Y84.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X56Y84.BI      net (fanout=4)        0.112   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.012ns logic, 0.112ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.602ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X47Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.398ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.602ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y53.C3      net (fanout=3)        2.995   user_mac_addr<3>
    SLICE_X46Y53.CMUX    Tilo                  0.179   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X47Y52.SR      net (fanout=2)        0.371   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X47Y52.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.602ns (1.236ns logic, 3.366ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X47Y52.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.826ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y53.C3      net (fanout=3)        2.995   user_mac_addr<3>
    SLICE_X46Y53.C       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X47Y52.CLK     net (fanout=2)        0.351   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (0.828ns logic, 3.346ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X47Y52.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.063ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.063ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y53.C3      net (fanout=3)        1.398   user_mac_addr<3>
    SLICE_X46Y53.CMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X47Y52.SR      net (fanout=2)        0.146   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X47Y52.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.519ns logic, 1.544ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X47Y52.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.940ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.940ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y53.C3      net (fanout=3)        1.398   user_mac_addr<3>
    SLICE_X46Y53.C       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X47Y52.CLK     net (fanout=2)        0.142   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.400ns logic, 1.540ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.734ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X51Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.266ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X50Y53.B1      net (fanout=3)        3.184   user_mac_addr<2>
    SLICE_X50Y53.BMUX    Tilo                  0.197   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X51Y52.SR      net (fanout=2)        0.358   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X51Y52.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (1.192ns logic, 3.542ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X51Y52.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.699ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X50Y53.B1      net (fanout=3)        3.184   user_mac_addr<2>
    SLICE_X50Y53.B       Tilo                  0.068   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X51Y52.CLK     net (fanout=2)        0.351   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (0.766ns logic, 3.535ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X51Y52.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.098ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.098ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X50Y53.B1      net (fanout=3)        1.498   user_mac_addr<2>
    SLICE_X50Y53.BMUX    Tilo                  0.075   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X51Y52.SR      net (fanout=2)        0.138   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X51Y52.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.462ns logic, 1.636ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X51Y52.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.986ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.986ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X50Y53.B1      net (fanout=3)        1.498   user_mac_addr<2>
    SLICE_X50Y53.B       Tilo                  0.034   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X51Y52.CLK     net (fanout=2)        0.142   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.986ns (0.346ns logic, 1.640ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.254ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X49Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.746ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y54.A5      net (fanout=3)        2.691   user_mac_addr<1>
    SLICE_X48Y54.AMUX    Tilo                  0.193   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X49Y54.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X49Y54.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (1.184ns logic, 3.070ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X49Y54.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.068ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y54.A5      net (fanout=3)        2.691   user_mac_addr<1>
    SLICE_X48Y54.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X49Y54.CLK     net (fanout=2)        0.479   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (0.762ns logic, 3.170ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X49Y54.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.878ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.878ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y54.A5      net (fanout=3)        1.269   user_mac_addr<1>
    SLICE_X48Y54.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X49Y54.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X49Y54.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (0.462ns logic, 1.416ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X49Y54.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.806ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.806ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y54.A5      net (fanout=3)        1.269   user_mac_addr<1>
    SLICE_X48Y54.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X49Y54.CLK     net (fanout=2)        0.194   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (0.343ns logic, 1.463ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.931ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X52Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.069ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.931ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X53Y55.A2      net (fanout=3)        3.226   user_mac_addr<0>
    SLICE_X53Y55.AMUX    Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X52Y55.SR      net (fanout=2)        0.473   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X52Y55.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (1.232ns logic, 3.699ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X52Y55.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.469ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X53Y55.A2      net (fanout=3)        3.226   user_mac_addr<0>
    SLICE_X53Y55.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X52Y55.CLK     net (fanout=2)        0.496   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (0.809ns logic, 3.722ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X52Y55.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.187ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.187ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X53Y55.A2      net (fanout=3)        1.507   user_mac_addr<0>
    SLICE_X53Y55.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X52Y55.SR      net (fanout=2)        0.181   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X52Y55.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (0.499ns logic, 1.688ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X52Y55.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.101ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.101ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X53Y55.A2      net (fanout=3)        1.507   user_mac_addr<0>
    SLICE_X53Y55.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X52Y55.CLK     net (fanout=2)        0.211   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.383ns logic, 1.718ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.387ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X29Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X29Y35.A1      net (fanout=5)        1.158   system/regs_from_ipbus<11><12>
    SLICE_X29Y35.AMUX    Tilo                  0.194   system/mst.i2c_m/u2/slaveaddress_reg<3>
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X29Y34.SR      net (fanout=2)        0.357   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X29Y34.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (0.872ns logic, 1.515ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X29Y34.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.169ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X29Y35.A1      net (fanout=5)        1.158   system/regs_from_ipbus<11><12>
    SLICE_X29Y35.A       Tilo                  0.068   system/mst.i2c_m/u2/slaveaddress_reg<3>
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X29Y34.CLK     net (fanout=2)        0.224   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.449ns logic, 1.382ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X29Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.850ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X29Y35.A1      net (fanout=5)        0.450   system/regs_from_ipbus<11><12>
    SLICE_X29Y35.AMUX    Tilo                  0.074   system/mst.i2c_m/u2/slaveaddress_reg<3>
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X29Y34.SR      net (fanout=2)        0.136   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X29Y34.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.850ns (0.264ns logic, 0.586ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X29Y34.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.692ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X29Y35.A1      net (fanout=5)        0.450   system/regs_from_ipbus<11><12>
    SLICE_X29Y35.A       Tilo                  0.034   system/mst.i2c_m/u2/slaveaddress_reg<3>
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X29Y34.CLK     net (fanout=2)        0.093   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.149ns logic, 0.543ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.578ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.422ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X38Y50.D5      net (fanout=3)        2.155   user_mac_addr<1>
    SLICE_X38Y50.DMUX    Tilo                  0.191   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X38Y50.SR      net (fanout=2)        0.241   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X38Y50.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (1.182ns logic, 2.396ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y50.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.612ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.388ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X38Y50.D5      net (fanout=3)        2.155   user_mac_addr<1>
    SLICE_X38Y50.D       Tilo                  0.068   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X38Y50.CLK     net (fanout=2)        0.471   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (0.762ns logic, 2.626ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.607ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.607ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X38Y50.D5      net (fanout=3)        1.053   user_mac_addr<1>
    SLICE_X38Y50.DMUX    Tilo                  0.078   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X38Y50.SR      net (fanout=2)        0.092   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X38Y50.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.462ns logic, 1.145ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.588ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.588ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X38Y50.D5      net (fanout=3)        1.053   user_mac_addr<1>
    SLICE_X38Y50.D       Tilo                  0.034   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X38Y50.CLK     net (fanout=2)        0.192   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.343ns logic, 1.245ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.233ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X44Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.767ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X44Y50.D3      net (fanout=3)        2.631   user_mac_addr<3>
    SLICE_X44Y50.DMUX    Tilo                  0.181   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X44Y51.SR      net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X44Y51.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (1.238ns logic, 2.995ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X44Y51.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.191ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X44Y50.D3      net (fanout=3)        2.631   user_mac_addr<3>
    SLICE_X44Y50.D       Tilo                  0.068   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X44Y51.CLK     net (fanout=2)        0.350   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (0.828ns logic, 2.981ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X44Y51.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.916ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.916ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X44Y50.D3      net (fanout=3)        1.257   user_mac_addr<3>
    SLICE_X44Y50.DMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X44Y51.SR      net (fanout=2)        0.140   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X44Y51.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (0.519ns logic, 1.397ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X44Y51.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.799ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.799ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X44Y50.D3      net (fanout=3)        1.257   user_mac_addr<3>
    SLICE_X44Y50.D       Tilo                  0.034   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X44Y51.CLK     net (fanout=2)        0.142   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.400ns logic, 1.399ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.069ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X44Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.931ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y49.A5      net (fanout=3)        2.502   user_mac_addr<2>
    SLICE_X44Y49.AMUX    Tilo                  0.193   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X44Y49.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X44Y49.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (1.188ns logic, 2.881ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X44Y49.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.253ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.747ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y49.A5      net (fanout=3)        2.502   user_mac_addr<2>
    SLICE_X44Y49.A       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X44Y49.CLK     net (fanout=2)        0.479   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (0.766ns logic, 2.981ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X44Y49.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.864ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.864ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y49.A5      net (fanout=3)        1.252   user_mac_addr<2>
    SLICE_X44Y49.AMUX    Tilo                  0.078   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X44Y49.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X44Y49.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (0.465ns logic, 1.399ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X44Y49.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.792ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.792ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y49.A5      net (fanout=3)        1.252   user_mac_addr<2>
    SLICE_X44Y49.A       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X44Y49.CLK     net (fanout=2)        0.194   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.346ns logic, 1.446ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.269ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X47Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.731ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X47Y48.A1      net (fanout=3)        2.681   user_mac_addr<0>
    SLICE_X47Y48.AMUX    Tilo                  0.194   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X47Y47.SR      net (fanout=2)        0.356   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X47Y47.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.232ns logic, 3.037ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X47Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.288ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.712ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X47Y48.A1      net (fanout=3)        2.681   user_mac_addr<0>
    SLICE_X47Y48.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X47Y47.CLK     net (fanout=2)        0.222   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (0.809ns logic, 2.903ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X47Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.927ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.927ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X47Y48.A1      net (fanout=3)        1.293   user_mac_addr<0>
    SLICE_X47Y48.AMUX    Tilo                  0.074   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X47Y47.SR      net (fanout=2)        0.136   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X47Y47.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (0.498ns logic, 1.429ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X47Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.767ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.767ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X47Y48.A1      net (fanout=3)        1.293   user_mac_addr<0>
    SLICE_X47Y48.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X47Y47.CLK     net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.383ns logic, 1.384ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.732ns|            0|            0|            0|      3137456|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.732ns|            0|            0|         2456|      3134982|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.102ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     22.929ns|          N/A|            0|            0|      2899136|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.349ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.931ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.602ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.734ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.254ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.931ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.387ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      3.578ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.233ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.069ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.269ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.110ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.110ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.185ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.929|         |         |         |
clk125_2_p     |   22.929|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.929|         |         |         |
clk125_2_p     |   22.929|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.153|    1.153|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.970|    0.970|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.131|    1.131|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.106|    1.106|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.915|         |         |         |
xpoint1_clk1_p |    4.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.915|         |         |         |
xpoint1_clk1_p |    4.915|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3233736 paths, 0 nets, and 52605 connections

Design statistics:
   Minimum period:  22.929ns{1}   (Maximum frequency:  43.613MHz)
   Maximum path delay from/to any node:   4.931ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 25 11:47:31 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 745 MB



