{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 461,
    "design__inferred_latch__count": 0,
    "design__instance__count": 715,
    "design__instance__area": 14865.5,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 3,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 13,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 2.194470605232368e-09,
    "power__switching__total": 0.0,
    "power__leakage__total": 4.401615960603067e-09,
    "power__total": 6.59608634379083e-09,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -9.724591,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -9.722867,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 1.248021,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 10.700566,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1.248021,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.188637,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 49,
    "design__max_fanout_violation__count": 13,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -9.458596,
    "clock__skew__worst_setup": -9.821856,
    "timing__hold__ws": 0.664501,
    "timing__setup__ws": 5.307738,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.664501,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 12.219497,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 161.0 111.52",
    "design__core__bbox": "2.76 2.72 158.24 108.8",
    "design__io": 45,
    "design__die__area": 17954.7,
    "design__core__area": 11418.5,
    "design__instance__count__stdcell": 712,
    "design__instance__area__stdcell": 5086.13,
    "design__instance__count__macros": 3,
    "design__instance__area__macros": 9779.38,
    "design__instance__utilization": 1.30188,
    "design__instance__utilization__stdcell": 3.10305,
    "design__power_grid_violation__count__net:VGND": 242,
    "design__power_grid_violation__count__net:VPWR": 242,
    "design__power_grid_violation__count": 484,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 15464.1,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 1,
    "antenna__violating__pins": 1,
    "route__antenna_violation__count": 1,
    "route__net": 557,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 1406,
    "route__wirelength__iter:1": 20226,
    "route__drc_errors__iter:2": 482,
    "route__wirelength__iter:2": 19851,
    "route__drc_errors__iter:3": 522,
    "route__wirelength__iter:3": 19391,
    "route__drc_errors__iter:4": 314,
    "route__wirelength__iter:4": 19297,
    "route__drc_errors__iter:5": 90,
    "route__wirelength__iter:5": 19270,
    "route__drc_errors__iter:6": 55,
    "route__wirelength__iter:6": 19267,
    "route__drc_errors__iter:7": 52,
    "route__wirelength__iter:7": 19269,
    "route__drc_errors__iter:8": 52,
    "route__wirelength__iter:8": 19286,
    "route__drc_errors__iter:9": 50,
    "route__wirelength__iter:9": 19287,
    "route__drc_errors__iter:10": 50,
    "route__wirelength__iter:10": 19287,
    "route__drc_errors__iter:11": 20,
    "route__wirelength__iter:11": 19296,
    "route__drc_errors__iter:12": 20,
    "route__wirelength__iter:12": 19296,
    "route__drc_errors__iter:13": 20,
    "route__wirelength__iter:13": 19296,
    "route__drc_errors__iter:14": 3,
    "route__wirelength__iter:14": 19328,
    "route__drc_errors__iter:15": 0,
    "route__wirelength__iter:15": 19327,
    "route__drc_errors": 0,
    "route__wirelength": 19327,
    "route__vias": 4575,
    "route__vias__singlecut": 4575,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 361.48,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 12,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 38,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 13,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -9.472682,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -9.472682,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 2.661319,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 5.492479,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 2.661319,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 12.302604,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 12,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 13,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -9.810814,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -9.810349,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.693397,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.639454,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.693397,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 17.499386,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 12,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 3,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 13,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -9.74122,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -9.739814,
    "timing__hold__ws__corner:min_tt_025C_1v80": 1.205575,
    "timing__setup__ws__corner:min_tt_025C_1v80": 10.8019,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 1.205575,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.256639,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 12,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 32,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 13,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -9.504248,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -9.504248,
    "timing__hold__ws__corner:min_ss_100C_1v60": 2.584593,
    "timing__setup__ws__corner:min_ss_100C_1v60": 5.681401,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 2.584593,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 12.425735,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 12,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 13,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -9.822722,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -9.821856,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.664501,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 12.706582,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.664501,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 17.54734,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 12,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 7,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 13,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -9.717073,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -9.715228,
    "timing__hold__ws__corner:max_tt_025C_1v80": 1.282726,
    "timing__setup__ws__corner:max_tt_025C_1v80": 10.597082,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 1.282726,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.139648,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 12,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 49,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 13,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -9.458596,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -9.458596,
    "timing__hold__ws__corner:max_ss_100C_1v60": 2.721412,
    "timing__setup__ws__corner:max_ss_100C_1v60": 5.307738,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 2.721412,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 12.219497,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 12,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 13,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -9.805737,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -9.805238,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.717214,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 12.569457,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.717214,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 17.464386,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 12,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 12,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.19955e-09,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 7.95013e-09,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 4.37269e-09,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.18474e-10,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 4.37269e-09,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.2e-09,
    "ir__drop__worst": 7.95e-09,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}