module full_adder_be (
 input wire A, B, Cin,
 output reg sum, Cout );

initial begin 
$display("Hello Students");
end

always @(*) begin 
    case ({A, B, Cin})
    3'b000: begin sum =0; Cout =0; end
    3'b001: begin sum =1; Cout =0; end
    3'b010: begin sum =1; Cout =0; end
    3'b011: begin sum =0; Cout =1; end
    3'b100: begin sum =1; Cout =0; end
    3'b101: begin sum =0; Cout =1; end
    3'b110: begin sum =0; Cout =1; end
    3'b111: begin sum =1; Cout =1; end
endcase
end


endmodule
