module top_module();
    
    reg [1:0] in;
    reg out;
    
    andgate and1(.in(in), .out(out));
    
    initial begin
        in[1] = 0;
        in[0] = 0;
        #10 in[0] = 1;
        #10 in[1] = 1; in[0] = 0;
        #10 in[0] = 1;
    end
    
endmodule
