// Seed: 1977098278
module module_0 (
    input id_0,
    input logic id_1
);
  logic id_2;
  type_7 id_3 (
      .id_0(id_4),
      .id_1(1)
  );
  assign id_2 = 1'd0;
  type_8(
      id_2 >> 1, 1'b0, 1, 1, 1 & 1
  );
endmodule
