{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608893656919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608893656919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 11:54:16 2020 " "Processing started: Fri Dec 25 11:54:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608893656919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893656919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TempControllerRoom -c TempControllerRoom " "Command: quartus_map --read_settings_files=on --write_settings_files=off TempControllerRoom -c TempControllerRoom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893656919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608893657852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608893657853 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc.qsys " "Elaborating Platform Designer system entity \"soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893668605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:33 Progress: Loading TempControllerRoom_FPGA/soc.qsys " "2020.12.25.11:54:33 Progress: Loading TempControllerRoom_FPGA/soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893673588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:34 Progress: Reading input file " "2020.12.25.11:54:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893674845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:34 Progress: Adding altpll_0 \[altpll 20.1\] " "2020.12.25.11:54:34 Progress: Adding altpll_0 \[altpll 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893674925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Parameterizing module altpll_0 " "2020.12.25.11:54:36 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Adding clk_0 \[clock_source 20.1\] " "2020.12.25.11:54:36 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Parameterizing module clk_0 " "2020.12.25.11:54:36 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Adding core0 \[altera_nios2_gen2 20.1\] " "2020.12.25.11:54:36 Progress: Adding core0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Parameterizing module core0 " "2020.12.25.11:54:36 Progress: Parameterizing module core0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Adding gpio_0 \[altera_avalon_pio 20.1\] " "2020.12.25.11:54:36 Progress: Adding gpio_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Parameterizing module gpio_0 " "2020.12.25.11:54:36 Progress: Parameterizing module gpio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Adding gpio_1_adc \[altera_avalon_pio 20.1\] " "2020.12.25.11:54:36 Progress: Adding gpio_1_adc \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Parameterizing module gpio_1_adc " "2020.12.25.11:54:36 Progress: Parameterizing module gpio_1_adc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\] " "2020.12.25.11:54:36 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Parameterizing module sdram_controller_0 " "2020.12.25.11:54:36 Progress: Parameterizing module sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Adding timer_0 \[altera_avalon_timer 20.1\] " "2020.12.25.11:54:36 Progress: Adding timer_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Parameterizing module timer_0 " "2020.12.25.11:54:36 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Adding uart_0 \[altera_avalon_uart 20.1\] " "2020.12.25.11:54:36 Progress: Adding uart_0 \[altera_avalon_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Parameterizing module uart_0 " "2020.12.25.11:54:36 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Building connections " "2020.12.25.11:54:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Parameterizing connections " "2020.12.25.11:54:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:36 Progress: Validating " "2020.12.25.11:54:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893676820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.25.11:54:38 Progress: Done reading input file " "2020.12.25.11:54:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893678537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.gpio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.gpio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893681751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.gpio_1_adc: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.gpio_1_adc: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893681754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Soc.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893681754 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Soc.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893681760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc: Generating soc \"soc\" for QUARTUS_SYNTH " "Soc: Generating soc \"soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893684897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"soc\" instantiated altpll \"altpll_0\" " "Altpll_0: \"soc\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893696728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core0: \"soc\" instantiated altera_nios2_gen2 \"core0\" " "Core0: \"soc\" instantiated altera_nios2_gen2 \"core0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893698373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_0: Starting RTL generation for module 'soc_gpio_0' " "Gpio_0: Starting RTL generation for module 'soc_gpio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893698379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0004_gpio_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0004_gpio_0_gen//soc_gpio_0_component_configuration.pl  --do_build_sim=0  \] " "Gpio_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0004_gpio_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0004_gpio_0_gen//soc_gpio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893698380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_0: Done RTL generation for module 'soc_gpio_0' " "Gpio_0: Done RTL generation for module 'soc_gpio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893699615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_0: \"soc\" instantiated altera_avalon_pio \"gpio_0\" " "Gpio_0: \"soc\" instantiated altera_avalon_pio \"gpio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893699630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_1_adc: Starting RTL generation for module 'soc_gpio_1_adc' " "Gpio_1_adc: Starting RTL generation for module 'soc_gpio_1_adc'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893699636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_1_adc:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_1_adc --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0005_gpio_1_adc_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0005_gpio_1_adc_gen//soc_gpio_1_adc_component_configuration.pl  --do_build_sim=0  \] " "Gpio_1_adc:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_1_adc --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0005_gpio_1_adc_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0005_gpio_1_adc_gen//soc_gpio_1_adc_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893699637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_1_adc: Done RTL generation for module 'soc_gpio_1_adc' " "Gpio_1_adc: Done RTL generation for module 'soc_gpio_1_adc'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893699988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_1_adc: \"soc\" instantiated altera_avalon_pio \"gpio_1_adc\" " "Gpio_1_adc: \"soc\" instantiated altera_avalon_pio \"gpio_1_adc\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Starting RTL generation for module 'soc_sdram_controller_0' " "Sdram_controller_0: Starting RTL generation for module 'soc_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_sdram_controller_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0006_sdram_controller_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0006_sdram_controller_0_gen//soc_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_sdram_controller_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0006_sdram_controller_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0006_sdram_controller_0_gen//soc_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Done RTL generation for module 'soc_sdram_controller_0' " "Sdram_controller_0: Done RTL generation for module 'soc_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: \"soc\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\" " "Sdram_controller_0: \"soc\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'soc_timer_0' " "Timer_0: Starting RTL generation for module 'soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_timer_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0007_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0007_timer_0_gen//soc_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_timer_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0007_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0007_timer_0_gen//soc_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'soc_timer_0' " "Timer_0: Done RTL generation for module 'soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"soc\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"soc\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'soc_uart_0' " "Uart_0: Starting RTL generation for module 'soc_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=soc_uart_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0008_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0008_uart_0_gen//soc_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=soc_uart_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0008_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0008_uart_0_gen//soc_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893700957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'soc_uart_0' " "Uart_0: Done RTL generation for module 'soc_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893701572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"soc\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"soc\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893701585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893708604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893709289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893709976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893710668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893711360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893712080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893717022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893717041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893717077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_core0_cpu' " "Cpu: Starting RTL generation for module 'soc_core0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893717107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=soc_core0_cpu --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0011_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0011_cpu_gen//soc_core0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=soc_core0_cpu --dir=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0011_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8621_3384574719984293437.dir/0011_cpu_gen//soc_core0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893717107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.25 11:55:18 (*) Starting Nios II generation " "Cpu: # 2020.12.25 11:55:18 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.25 11:55:18 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.12.25 11:55:18 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.25 11:55:18 (*)   Creating all objects for CPU " "Cpu: # 2020.12.25 11:55:18 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.25 11:55:19 (*)   Generating RTL from CPU objects " "Cpu: # 2020.12.25 11:55:19 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.25 11:55:19 (*)   Creating plain-text RTL " "Cpu: # 2020.12.25 11:55:19 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.25 11:55:19 (*) Done Nios II generation " "Cpu: # 2020.12.25 11:55:19 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_core0_cpu' " "Cpu: Done RTL generation for module 'soc_core0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"core0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"core0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"core0_data_master_translator\" " "Core0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"core0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"core0_debug_mem_slave_translator\" " "Core0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"core0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"core0_data_master_agent\" " "Core0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"core0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"core0_debug_mem_slave_agent\" " "Core0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"core0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"core0_debug_mem_slave_agent_rsp_fifo\" " "Core0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"core0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_0_s1_burst_adapter\" " "Sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_0_s1_rsp_width_adapter\" " "Sdram_controller_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_0_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893720761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893722048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893723336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893723355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893723362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc: Done \"soc\" with 35 modules, 56 files " "Soc: Done \"soc\" with 35 modules, 56 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893723363 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc.qsys " "Finished elaborating Platform Designer system entity \"soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893724435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR-hlsm " "Found design unit 1: SAR-hlsm" {  } { { "SAR.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/SAR.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725710 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SAR-hlsm2 " "Found design unit 2: SAR-hlsm2" {  } { { "SAR.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/SAR.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725710 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR " "Found entity 1: SAR" {  } { { "SAR.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/SAR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempcontrollerroom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempcontrollerroom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TempControllerRoom-mixture " "Found design unit 1: TempControllerRoom-mixture" {  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725713 ""} { "Info" "ISGN_ENTITY_NAME" "1 TempControllerRoom " "Found entity 1: TempControllerRoom" {  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc/soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc-rtl " "Found design unit 1: soc-rtl" {  } { { "db/ip/soc/soc.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725717 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "db/ip/soc/soc.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725737 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725745 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725745 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725745 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725745 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc/submodules/altera_reset_controller.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/soc/submodules/soc_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_altpll_0_dffpipe_l2c " "Found entity 1: soc_altpll_0_dffpipe_l2c" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725790 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_altpll_0_stdsync_sv6 " "Found entity 2: soc_altpll_0_stdsync_sv6" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725790 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_altpll_0_altpll_9ih2 " "Found entity 3: soc_altpll_0_altpll_9ih2" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725790 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_altpll_0 " "Found entity 4: soc_altpll_0" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_core0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_core0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_core0 " "Found entity 1: soc_core0" {  } { { "db/ip/soc/submodules/soc_core0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_core0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/soc/submodules/soc_core0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_core0_cpu_register_bank_a_module " "Found entity 1: soc_core0_cpu_register_bank_a_module" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_core0_cpu_register_bank_b_module " "Found entity 2: soc_core0_cpu_register_bank_b_module" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_core0_cpu_nios2_oci_debug " "Found entity 3: soc_core0_cpu_nios2_oci_debug" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_core0_cpu_nios2_oci_break " "Found entity 4: soc_core0_cpu_nios2_oci_break" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_core0_cpu_nios2_oci_xbrk " "Found entity 5: soc_core0_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_core0_cpu_nios2_oci_dbrk " "Found entity 6: soc_core0_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_core0_cpu_nios2_oci_itrace " "Found entity 7: soc_core0_cpu_nios2_oci_itrace" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_core0_cpu_nios2_oci_td_mode " "Found entity 8: soc_core0_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_core0_cpu_nios2_oci_dtrace " "Found entity 9: soc_core0_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_core0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: soc_core0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_core0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: soc_core0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_core0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: soc_core0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_core0_cpu_nios2_oci_fifo " "Found entity 13: soc_core0_cpu_nios2_oci_fifo" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_core0_cpu_nios2_oci_pib " "Found entity 14: soc_core0_cpu_nios2_oci_pib" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_core0_cpu_nios2_oci_im " "Found entity 15: soc_core0_cpu_nios2_oci_im" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_core0_cpu_nios2_performance_monitors " "Found entity 16: soc_core0_cpu_nios2_performance_monitors" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_core0_cpu_nios2_avalon_reg " "Found entity 17: soc_core0_cpu_nios2_avalon_reg" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_core0_cpu_ociram_sp_ram_module " "Found entity 18: soc_core0_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_core0_cpu_nios2_ocimem " "Found entity 19: soc_core0_cpu_nios2_ocimem" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_core0_cpu_nios2_oci " "Found entity 20: soc_core0_cpu_nios2_oci" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_core0_cpu " "Found entity 21: soc_core0_cpu" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_core0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_core0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_core0_cpu_debug_slave_sysclk " "Found entity 1: soc_core0_cpu_debug_slave_sysclk" {  } { { "db/ip/soc/submodules/soc_core0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_core0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_core0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_core0_cpu_debug_slave_tck " "Found entity 1: soc_core0_cpu_debug_slave_tck" {  } { { "db/ip/soc/submodules/soc_core0_cpu_debug_slave_tck.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_core0_cpu_debug_slave_wrapper " "Found entity 1: soc_core0_cpu_debug_slave_wrapper" {  } { { "db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_core0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_core0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_core0_cpu_test_bench " "Found entity 1: soc_core0_cpu_test_bench" {  } { { "db/ip/soc/submodules/soc_core0_cpu_test_bench.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_gpio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_gpio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_gpio_0 " "Found entity 1: soc_gpio_0" {  } { { "db/ip/soc/submodules/soc_gpio_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_gpio_1_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_gpio_1_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_gpio_1_adc " "Found entity 1: soc_gpio_1_adc" {  } { { "db/ip/soc/submodules/soc_gpio_1_adc.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_1_adc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_irq_mapper " "Found entity 1: soc_irq_mapper" {  } { { "db/ip/soc/submodules/soc_irq_mapper.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0 " "Found entity 1: soc_mm_interconnect_0" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux " "Found entity 1: soc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux " "Found entity 1: soc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_default_decode " "Found entity 1: soc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725910 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router " "Found entity 2: soc_mm_interconnect_0_router" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725914 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_001 " "Found entity 2: soc_mm_interconnect_0_router_001" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725917 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_002 " "Found entity 2: soc_mm_interconnect_0_router_002" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725922 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_003 " "Found entity 2: soc_mm_interconnect_0_router_003" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608893725924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725925 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_004 " "Found entity 2: soc_mm_interconnect_0_router_004" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux " "Found entity 1: soc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_sdram_controller_0_input_efifo_module " "Found entity 1: soc_sdram_controller_0_input_efifo_module" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725938 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_sdram_controller_0 " "Found entity 2: soc_sdram_controller_0" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_timer_0 " "Found entity 1: soc_timer_0" {  } { { "db/ip/soc/submodules/soc_timer_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc/submodules/soc_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_uart_0_tx " "Found entity 1: soc_uart_0_tx" {  } { { "db/ip/soc/submodules/soc_uart_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725946 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_uart_0_rx_stimulus_source " "Found entity 2: soc_uart_0_rx_stimulus_source" {  } { { "db/ip/soc/submodules/soc_uart_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725946 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_uart_0_rx " "Found entity 3: soc_uart_0_rx" {  } { { "db/ip/soc/submodules/soc_uart_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725946 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_uart_0_regs " "Found entity 4: soc_uart_0_regs" {  } { { "db/ip/soc/submodules/soc_uart_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725946 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_uart_0 " "Found entity 5: soc_uart_0" {  } { { "db/ip/soc/submodules/soc_uart_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893725946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893725946 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at soc_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1608893726014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at soc_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1608893726014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at soc_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1608893726014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at soc_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1608893726016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TempControllerRoom " "Elaborating entity \"TempControllerRoom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608893726144 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "igpio1_adc_in\[2\] TempControllerRoom.vhd(99) " "Using initial value X (don't care) for net \"igpio1_adc_in\[2\]\" at TempControllerRoom.vhd(99)" {  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 99 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893726148 "|TempControllerRoom"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "igpio1_adc_in\[0\] TempControllerRoom.vhd(99) " "Using initial value X (don't care) for net \"igpio1_adc_in\[0\]\" at TempControllerRoom.vhd(99)" {  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 99 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893726148 "|TempControllerRoom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc soc:u0 " "Elaborating entity \"soc\" for hierarchy \"soc:u0\"" {  } { { "TempControllerRoom.vhd" "u0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893726172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_altpll_0 soc:u0\|soc_altpll_0:altpll_0 " "Elaborating entity \"soc_altpll_0\" for hierarchy \"soc:u0\|soc_altpll_0:altpll_0\"" {  } { { "db/ip/soc/soc.vhd" "altpll_0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893726228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_altpll_0_stdsync_sv6 soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"soc_altpll_0_stdsync_sv6\" for hierarchy \"soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "stdsync2" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893726252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_altpll_0_dffpipe_l2c soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_stdsync_sv6:stdsync2\|soc_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"soc_altpll_0_dffpipe_l2c\" for hierarchy \"soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_stdsync_sv6:stdsync2\|soc_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "dffpipe3" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893726271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_altpll_0_altpll_9ih2 soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_9ih2:sd1 " "Elaborating entity \"soc_altpll_0_altpll_9ih2\" for hierarchy \"soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_9ih2:sd1\"" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "sd1" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893726291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0 soc:u0\|soc_core0:core0 " "Elaborating entity \"soc_core0\" for hierarchy \"soc:u0\|soc_core0:core0\"" {  } { { "db/ip/soc/soc.vhd" "core0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893726313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu " "Elaborating entity \"soc_core0_cpu\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\"" {  } { { "db/ip/soc/submodules/soc_core0.v" "cpu" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893726339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_test_bench soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_test_bench:the_soc_core0_cpu_test_bench " "Elaborating entity \"soc_core0_cpu_test_bench\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_test_bench:the_soc_core0_cpu_test_bench\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_test_bench" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893726492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_register_bank_a_module soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a " "Elaborating entity \"soc_core0_cpu_register_bank_a_module\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "soc_core0_cpu_register_bank_a" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893726524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_altsyncram" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727057 ""}  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608893727057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893727145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893727145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_register_bank_b_module soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b " "Elaborating entity \"soc_core0_cpu_register_bank_b_module\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "soc_core0_cpu_register_bank_b" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci " "Elaborating entity \"soc_core0_cpu_nios2_oci\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_debug soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug " "Elaborating entity \"soc_core0_cpu_nios2_oci_debug\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_debug" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893727409 ""}  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608893727409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_break soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break " "Elaborating entity \"soc_core0_cpu_nios2_oci_break\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_break" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_xbrk soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_xbrk:the_soc_core0_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_core0_cpu_nios2_oci_xbrk\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_xbrk:the_soc_core0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_xbrk" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_dbrk soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_core0_cpu_nios2_oci_dbrk\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_dbrk" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_itrace soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_itrace:the_soc_core0_cpu_nios2_oci_itrace " "Elaborating entity \"soc_core0_cpu_nios2_oci_itrace\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_itrace:the_soc_core0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_itrace" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_dtrace soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_dtrace:the_soc_core0_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_core0_cpu_nios2_oci_dtrace\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_dtrace:the_soc_core0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_dtrace" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_td_mode soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_dtrace:the_soc_core0_cpu_nios2_oci_dtrace\|soc_core0_cpu_nios2_oci_td_mode:soc_core0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_core0_cpu_nios2_oci_td_mode\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_dtrace:the_soc_core0_cpu_nios2_oci_dtrace\|soc_core0_cpu_nios2_oci_td_mode:soc_core0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "soc_core0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_fifo soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo " "Elaborating entity \"soc_core0_cpu_nios2_oci_fifo\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_fifo" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_compute_input_tm_cnt soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo\|soc_core0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_core0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_core0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo\|soc_core0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_core0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_fifo_wrptr_inc soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo\|soc_core0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_core0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_core0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo\|soc_core0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_core0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_fifo_cnt_inc soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo\|soc_core0_cpu_nios2_oci_fifo_cnt_inc:the_soc_core0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_core0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo\|soc_core0_cpu_nios2_oci_fifo_cnt_inc:the_soc_core0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_pib soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_pib:the_soc_core0_cpu_nios2_oci_pib " "Elaborating entity \"soc_core0_cpu_nios2_oci_pib\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_pib:the_soc_core0_cpu_nios2_oci_pib\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_pib" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_oci_im soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_im:the_soc_core0_cpu_nios2_oci_im " "Elaborating entity \"soc_core0_cpu_nios2_oci_im\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_im:the_soc_core0_cpu_nios2_oci_im\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_oci_im" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_avalon_reg soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg " "Elaborating entity \"soc_core0_cpu_nios2_avalon_reg\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_avalon_reg" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_nios2_ocimem soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem " "Elaborating entity \"soc_core0_cpu_nios2_ocimem\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_nios2_ocimem" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_ociram_sp_ram_module soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram " "Elaborating entity \"soc_core0_cpu_ociram_sp_ram_module\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "soc_core0_cpu_ociram_sp_ram" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_altsyncram" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893727976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728002 ""}  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608893728002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893728072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893728072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem\|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_debug_slave_wrapper soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper " "Elaborating entity \"soc_core0_cpu_debug_slave_wrapper\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "the_soc_core0_cpu_debug_slave_wrapper" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_debug_slave_tck soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck " "Elaborating entity \"soc_core0_cpu_debug_slave_tck\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" "the_soc_core0_cpu_debug_slave_tck" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_core0_cpu_debug_slave_sysclk soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk " "Elaborating entity \"soc_core0_cpu_debug_slave_sysclk\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" "the_soc_core0_cpu_debug_slave_sysclk" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" "soc_core0_cpu_debug_slave_phy" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\"" {  } { { "db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy " "Instantiated megafunction \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608893728352 ""}  } { { "db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608893728352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728354 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_gpio_0 soc:u0\|soc_gpio_0:gpio_0 " "Elaborating entity \"soc_gpio_0\" for hierarchy \"soc:u0\|soc_gpio_0:gpio_0\"" {  } { { "db/ip/soc/soc.vhd" "gpio_0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_gpio_1_adc soc:u0\|soc_gpio_1_adc:gpio_1_adc " "Elaborating entity \"soc_gpio_1_adc\" for hierarchy \"soc:u0\|soc_gpio_1_adc:gpio_1_adc\"" {  } { { "db/ip/soc/soc.vhd" "gpio_1_adc" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_sdram_controller_0 soc:u0\|soc_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"soc_sdram_controller_0\" for hierarchy \"soc:u0\|soc_sdram_controller_0:sdram_controller_0\"" {  } { { "db/ip/soc/soc.vhd" "sdram_controller_0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893728883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_sdram_controller_0_input_efifo_module soc:u0\|soc_sdram_controller_0:sdram_controller_0\|soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module " "Elaborating entity \"soc_sdram_controller_0_input_efifo_module\" for hierarchy \"soc:u0\|soc_sdram_controller_0:sdram_controller_0\|soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "the_soc_sdram_controller_0_input_efifo_module" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_timer_0 soc:u0\|soc_timer_0:timer_0 " "Elaborating entity \"soc_timer_0\" for hierarchy \"soc:u0\|soc_timer_0:timer_0\"" {  } { { "db/ip/soc/soc.vhd" "timer_0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_uart_0 soc:u0\|soc_uart_0:uart_0 " "Elaborating entity \"soc_uart_0\" for hierarchy \"soc:u0\|soc_uart_0:uart_0\"" {  } { { "db/ip/soc/soc.vhd" "uart_0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_uart_0_tx soc:u0\|soc_uart_0:uart_0\|soc_uart_0_tx:the_soc_uart_0_tx " "Elaborating entity \"soc_uart_0_tx\" for hierarchy \"soc:u0\|soc_uart_0:uart_0\|soc_uart_0_tx:the_soc_uart_0_tx\"" {  } { { "db/ip/soc/submodules/soc_uart_0.v" "the_soc_uart_0_tx" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_uart_0_rx soc:u0\|soc_uart_0:uart_0\|soc_uart_0_rx:the_soc_uart_0_rx " "Elaborating entity \"soc_uart_0_rx\" for hierarchy \"soc:u0\|soc_uart_0:uart_0\|soc_uart_0_rx:the_soc_uart_0_rx\"" {  } { { "db/ip/soc/submodules/soc_uart_0.v" "the_soc_uart_0_rx" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_uart_0_rx_stimulus_source soc:u0\|soc_uart_0:uart_0\|soc_uart_0_rx:the_soc_uart_0_rx\|soc_uart_0_rx_stimulus_source:the_soc_uart_0_rx_stimulus_source " "Elaborating entity \"soc_uart_0_rx_stimulus_source\" for hierarchy \"soc:u0\|soc_uart_0:uart_0\|soc_uart_0_rx:the_soc_uart_0_rx\|soc_uart_0_rx_stimulus_source:the_soc_uart_0_rx_stimulus_source\"" {  } { { "db/ip/soc/submodules/soc_uart_0.v" "the_soc_uart_0_rx_stimulus_source" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_uart_0_regs soc:u0\|soc_uart_0:uart_0\|soc_uart_0_regs:the_soc_uart_0_regs " "Elaborating entity \"soc_uart_0_regs\" for hierarchy \"soc:u0\|soc_uart_0:uart_0\|soc_uart_0_regs:the_soc_uart_0_regs\"" {  } { { "db/ip/soc/submodules/soc_uart_0.v" "the_soc_uart_0_regs" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_mm_interconnect_0\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc/soc.vhd" "mm_interconnect_0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:core0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:core0_data_master_translator\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "core0_data_master_translator" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:core0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:core0_instruction_master_translator\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "core0_instruction_master_translator" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:core0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:core0_debug_mem_slave_translator\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "core0_debug_mem_slave_translator" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_0_s1_translator\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "gpio_0_s1_translator" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:core0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:core0_data_master_agent\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "core0_data_master_agent" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:core0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:core0_instruction_master_agent\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "core0_instruction_master_agent" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:core0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:core0_debug_mem_slave_agent\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "core0_debug_mem_slave_agent" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:core0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:core0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "core0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "sdram_controller_0_s1_agent" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893729998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router " "Elaborating entity \"soc_mm_interconnect_0_router\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "router" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_default_decode soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router\|soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_default_decode\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router\|soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_001 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_mm_interconnect_0_router_001\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_001_default_decode soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_001:router_001\|soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_001:router_001\|soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_002 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_mm_interconnect_0_router_002\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_002_default_decode soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002\|soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002\|soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_003 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_mm_interconnect_0_router_003\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_003_default_decode soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_003:router_003\|soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_003:router_003\|soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_004 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_mm_interconnect_0_router_004\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "router_004" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_004_default_decode soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_004:router_004\|soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_004:router_004\|soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "sdram_controller_0_s1_burst_adapter" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/soc/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_cmd_demux soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_mm_interconnect_0_cmd_demux\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_cmd_demux_001 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_cmd_mux soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_mm_interconnect_0_cmd_mux\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_cmd_mux_002 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_rsp_demux_002 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_rsp_mux soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_mm_interconnect_0_rsp_mux\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_rsp_mux_001 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "sdram_controller_0_s1_rsp_width_adapter" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608893730839 "|TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608893730840 "|TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608893730841 "|TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_avalon_st_adapter soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893730955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893731110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_avalon_st_adapter_001 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893731130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893731150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_irq_mapper soc:u0\|soc_irq_mapper:irq_mapper " "Elaborating entity \"soc_irq_mapper\" for hierarchy \"soc:u0\|soc_irq_mapper:irq_mapper\"" {  } { { "db/ip/soc/soc.vhd" "irq_mapper" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893731180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc/soc.vhd" "rst_controller" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893731199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893731220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893731242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SAR SAR:ADC0 A:hlsm2 " "Elaborating entity \"SAR\" using architecture \"A:hlsm2\" for hierarchy \"SAR:ADC0\"" {  } { { "TempControllerRoom.vhd" "ADC0" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 135 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893731266 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608893732866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.25.11:55:37 Progress: Loading sld2caf764e/alt_sld_fab_wrapper_hw.tcl " "2020.12.25.11:55:37 Progress: Loading sld2caf764e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893737364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893741691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893741833 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893746952 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893747204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893747457 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893747730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893747747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893747748 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608893748450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2caf764e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2caf764e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2caf764e/alt_sld_fab.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893748767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893748767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893748880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893748880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893748901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893748901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893748998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893748998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893749113 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893749113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893749113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608893749203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893749203 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"soc:u0\|soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/soc/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1608893752339 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1608893752339 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608893754493 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[0\] igpio0\[0\] " "Converted the fan-out from the tri-state buffer \"soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[0\]\" to the node \"igpio0\[0\]\" into an OR gate" {  } { { "db/ip/soc/submodules/soc_gpio_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608893754632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[1\] igpio0\[1\] " "Converted the fan-out from the tri-state buffer \"soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[1\]\" to the node \"igpio0\[1\]\" into an OR gate" {  } { { "db/ip/soc/submodules/soc_gpio_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608893754632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[2\] igpio0\[2\] " "Converted the fan-out from the tri-state buffer \"soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[2\]\" to the node \"igpio0\[2\]\" into an OR gate" {  } { { "db/ip/soc/submodules/soc_gpio_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608893754632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[3\] igpio0\[3\] " "Converted the fan-out from the tri-state buffer \"soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[3\]\" to the node \"igpio0\[3\]\" into an OR gate" {  } { { "db/ip/soc/submodules/soc_gpio_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608893754632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[0\] soc:u0\|soc_gpio_0:gpio_0\|read_mux_out " "Converted the fan-out from the tri-state buffer \"soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[0\]\" to the node \"soc:u0\|soc_gpio_0:gpio_0\|read_mux_out\" into an OR gate" {  } { { "db/ip/soc/submodules/soc_gpio_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608893754632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[1\] soc:u0\|soc_gpio_0:gpio_0\|read_mux_out " "Converted the fan-out from the tri-state buffer \"soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[1\]\" to the node \"soc:u0\|soc_gpio_0:gpio_0\|read_mux_out\" into an OR gate" {  } { { "db/ip/soc/submodules/soc_gpio_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608893754632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[2\] soc:u0\|soc_gpio_0:gpio_0\|read_mux_out " "Converted the fan-out from the tri-state buffer \"soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[2\]\" to the node \"soc:u0\|soc_gpio_0:gpio_0\|read_mux_out\" into an OR gate" {  } { { "db/ip/soc/submodules/soc_gpio_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608893754632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[3\] soc:u0\|soc_gpio_0:gpio_0\|read_mux_out " "Converted the fan-out from the tri-state buffer \"soc:u0\|soc_gpio_0:gpio_0\|bidir_port\[3\]\" to the node \"soc:u0\|soc_gpio_0:gpio_0\|read_mux_out\" into an OR gate" {  } { { "db/ip/soc/submodules/soc_gpio_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608893754632 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1608893754632 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 442 -1 0 } } { "db/ip/soc/submodules/soc_uart_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 44 -1 0 } } { "db/ip/soc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 356 -1 0 } } { "db/ip/soc/submodules/soc_uart_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 61 -1 0 } } { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 3506 -1 0 } } { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2881 -1 0 } } { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 3896 -1 0 } } { "db/ip/soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 306 -1 0 } } { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 2099 -1 0 } } { "db/ip/soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/soc/submodules/soc_uart_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 43 -1 0 } } { "db/ip/soc/submodules/soc_uart_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 42 -1 0 } } { "db/ip/soc/submodules/soc_timer_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_timer_0.v" 167 -1 0 } } { "db/ip/soc/submodules/soc_uart_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v" 689 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1608893754652 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1608893754653 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "igpio0\[0\]~synth " "Node \"igpio0\[0\]~synth\"" {  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608893756146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "igpio0\[1\]~synth " "Node \"igpio0\[1\]~synth\"" {  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608893756146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "igpio0\[2\]~synth " "Node \"igpio0\[2\]~synth\"" {  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608893756146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "igpio0\[3\]~synth " "Node \"igpio0\[3\]~synth\"" {  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608893756146 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608893756146 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608893756147 "|TempControllerRoom|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608893756147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893756381 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "328 " "328 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608893758740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/output_files/TempControllerRoom.map.smsg " "Generated suppressed messages file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/output_files/TempControllerRoom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893759530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608893760966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608893760966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3106 " "Implemented 3106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608893761799 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608893761799 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1608893761799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2949 " "Implemented 2949 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608893761799 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608893761799 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1608893761799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608893761799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608893761912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 11:56:01 2020 " "Processing ended: Fri Dec 25 11:56:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608893761912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608893761912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608893761912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608893761912 ""}
