--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7z020,clg400,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
D_in<0>      |    0.610(R)|      FAST  |    1.293(R)|      SLOW  |Clk_BUFGP         |   0.000|
D_in<1>      |    0.305(R)|      FAST  |    1.897(R)|      SLOW  |Clk_BUFGP         |   0.000|
D_in<2>      |    0.608(R)|      FAST  |    1.329(R)|      SLOW  |Clk_BUFGP         |   0.000|
D_in<3>      |    0.599(R)|      FAST  |    1.502(R)|      SLOW  |Clk_BUFGP         |   0.000|
D_in<4>      |    0.747(R)|      FAST  |    1.095(R)|      SLOW  |Clk_BUFGP         |   0.000|
D_in<5>      |    0.733(R)|      FAST  |    1.141(R)|      SLOW  |Clk_BUFGP         |   0.000|
D_in<6>      |    0.762(R)|      FAST  |    1.032(R)|      SLOW  |Clk_BUFGP         |   0.000|
D_in<7>      |    0.926(R)|      FAST  |    0.762(R)|      SLOW  |Clk_BUFGP         |   0.000|
PE_Array_Busy|    2.734(R)|      SLOW  |    2.736(R)|      SLOW  |Clk_BUFGP         |   0.000|
Resetn       |    2.891(R)|      SLOW  |   -0.602(R)|      FAST  |Clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
D_out<0>    |        11.471(R)|      SLOW  |         3.984(R)|      FAST  |Clk_BUFGP         |   0.000|
D_out<1>    |        11.005(R)|      SLOW  |         3.731(R)|      FAST  |Clk_BUFGP         |   0.000|
D_out<2>    |        11.496(R)|      SLOW  |         3.991(R)|      FAST  |Clk_BUFGP         |   0.000|
D_out<3>    |        11.358(R)|      SLOW  |         4.014(R)|      FAST  |Clk_BUFGP         |   0.000|
D_out<4>    |        11.672(R)|      SLOW  |         4.053(R)|      FAST  |Clk_BUFGP         |   0.000|
D_out<5>    |        11.662(R)|      SLOW  |         4.112(R)|      FAST  |Clk_BUFGP         |   0.000|
D_out<6>    |        11.967(R)|      SLOW  |         4.282(R)|      FAST  |Clk_BUFGP         |   0.000|
D_out<7>    |        11.443(R)|      SLOW  |         3.961(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.477|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 28 11:02:29 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 650 MB



