{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@195:224@HdlStmProcess", "\tend else begin\n\t\tup_rack <= up_rreq;\n\tend\nend\n\nalways @(posedge s_axi_aclk) begin\n\tcase (up_raddr)\n\t8'h00: up_rdata <= PCORE_VERSION;\n\t8'h01: up_rdata <= PCORE_ID;\n\t8'h02: up_rdata <= up_scratch;\n\t8'h10: up_rdata <= up_reset;\n\t8'h20: up_rdata <= up_irq_mask;\n\t8'h21: up_rdata <= up_irq_pending;\n\t8'h22: up_rdata <= up_irq_source;\n\t8'h30: up_rdata <= sync_id;\n\t8'h34: up_rdata <= cmd_fifo_room;\n\t8'h35: up_rdata <= sdo_fifo_room;\n\t8'h36: up_rdata <= sdi_fifo_level;\n\t8'h3a: up_rdata <= sdi_fifo_out_data;\n\t8'h3c: up_rdata <= sdi_fifo_out_data; /* PEEK register */\n\t8'h40: up_rdata <= {offload0_enable};\n\t8'h41: up_rdata <= {offload0_enabled};\n\tdefault: up_rdata <= 'h00;\n\tendcase\nend\n\nalways @(posedge s_axi_aclk) begin\n\tif (up_resetn == 1'b0) begin\n\t\tsync_id <= 'h00;\n\t\tsync_id_pending <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[203, "\t8'h01: up_rdata <= PCORE_ID;\n"]], "Add": [[203, "\t8'h01: up_rdata <= ID;\n"]]}}