# Implementation of Mealy machine using Test bench in Verilog.

For this example I have used ....1010.... sequence.


Please refer the attached pdf for RTL and Technology Schematic.
