Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,1281
design__instance__area,12445.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0022709183394908905
power__switching__total,0.00101084157358855
power__leakage__total,0.0010300773428753018
power__total,0.004311837255954742
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.0065178975173081
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.0065178975173081
timing__hold__ws__corner:nom_tt_025C_1v80,0.4021586510967505
timing__setup__ws__corner:nom_tt_025C_1v80,0.8459868600660427
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.01026173619568081
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.01026173619568081
timing__hold__ws__corner:nom_ss_100C_1v60,0.23551045114024904
timing__setup__ws__corner:nom_ss_100C_1v60,-1.5262289641874238
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-43.9028701375422
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.5262289641874238
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,35
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-1.526229
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,35
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.004984707232514792
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.004984707232514792
timing__hold__ws__corner:nom_ff_n40C_1v95,0.2299511757206652
timing__setup__ws__corner:nom_ff_n40C_1v95,1.4043392402010881
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.004411374168595586
clock__skew__worst_setup,-0.011898427024871995
timing__hold__ws,0.22634755821426839
timing__setup__ws,-1.6096093802301914
timing__hold__tns,0.0
timing__setup__tns,-46.074640518101134
timing__hold__wns,0
timing__setup__wns,-1.6096093802301914
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,106
timing__setup_r2r__ws,-1.609609
timing__setup_r2r_vio__count,105
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.88 3.33 157.92 106.56
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16004.8
design__instance__count__stdcell,1281
design__instance__area__stdcell,12445.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.777589
design__instance__utilization__stdcell,0.777589
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23749.5
design__violations,0
design__instance__count__setup_buffer,18
design__instance__count__hold_buffer,310
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1112
route__net__special,2
route__drc_errors__iter:1,633
route__wirelength__iter:1,26021
route__drc_errors__iter:2,207
route__wirelength__iter:2,25843
route__drc_errors__iter:3,192
route__wirelength__iter:3,25610
route__drc_errors__iter:4,4
route__wirelength__iter:4,25575
route__drc_errors__iter:5,0
route__wirelength__iter:5,25545
route__drc_errors,0
route__wirelength,25545
route__vias,7059
route__vias__singlecut,7059
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,234.055
timing__unannotated_net__count__corner:nom_tt_025C_1v80,16
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,16
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,16
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.005851819194846256
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.005851819194846256
timing__hold__ws__corner:min_tt_025C_1v80,0.404801148503547
timing__setup__ws__corner:min_tt_025C_1v80,0.8798317878843356
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,16
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.009483525344560501
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.009483525344560501
timing__hold__ws__corner:min_ss_100C_1v60,0.2392382470954622
timing__setup__ws__corner:min_ss_100C_1v60,-1.4533801240541038
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-41.989712451118265
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.4533801240541038
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,35
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.453380
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,35
timing__unannotated_net__count__corner:min_ss_100C_1v60,16
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.004411374168595586
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.004411374168595586
timing__hold__ws__corner:min_ff_n40C_1v95,0.22634755821426839
timing__setup__ws__corner:min_ff_n40C_1v95,1.4272817776092213
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,16
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.008046702421030111
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.008046702421030111
timing__hold__ws__corner:max_tt_025C_1v80,0.40161181073050567
timing__setup__ws__corner:max_tt_025C_1v80,0.8032141845650351
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,16
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.011898427024871995
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.011898427024871995
timing__hold__ws__corner:max_ss_100C_1v60,0.23547864324969395
timing__setup__ws__corner:max_ss_100C_1v60,-1.6096093802301914
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-46.074640518101134
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-1.6096093802301914
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,36
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-1.609609
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,35
timing__unannotated_net__count__corner:max_ss_100C_1v60,16
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.006397937916104663
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.006397937916104663
timing__hold__ws__corner:max_ff_n40C_1v95,0.23490660082007736
timing__setup__ws__corner:max_ff_n40C_1v95,1.3808786727150137
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,16
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79964
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000358494
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000320435
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000676805
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000320435
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000069499999999999995266806995797281842897064052522182464599609375
ir__drop__worst,0.0003579999999999999740589451402428267101640813052654266357421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
