<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1007" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1007{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_1007{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_1007{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1007{left:96px;bottom:1088px;}
#t5_1007{left:122px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t6_1007{left:122px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t7_1007{left:122px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_1007{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:0.7px;}
#t9_1007{left:96px;bottom:1014px;letter-spacing:-0.14px;}
#ta_1007{left:70px;bottom:988px;}
#tb_1007{left:96px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tc_1007{left:96px;bottom:975px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#td_1007{left:70px;bottom:948px;}
#te_1007{left:96px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_1007{left:70px;bottom:893px;letter-spacing:0.13px;}
#tg_1007{left:152px;bottom:893px;letter-spacing:0.15px;word-spacing:-0.01px;}
#th_1007{left:70px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#ti_1007{left:70px;bottom:843px;}
#tj_1007{left:96px;bottom:846px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_1007{left:759px;bottom:853px;}
#tl_1007{left:70px;bottom:820px;}
#tm_1007{left:96px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_1007{left:70px;bottom:797px;}
#to_1007{left:96px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tp_1007{left:70px;bottom:774px;}
#tq_1007{left:96px;bottom:778px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tr_1007{left:96px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ts_1007{left:584px;bottom:767px;}
#tt_1007{left:70px;bottom:734px;}
#tu_1007{left:96px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tv_1007{left:96px;bottom:721px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tw_1007{left:70px;bottom:695px;}
#tx_1007{left:96px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_1007{left:96px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_1007{left:70px;bottom:655px;}
#t10_1007{left:96px;bottom:658px;letter-spacing:-0.17px;word-spacing:-0.78px;}
#t11_1007{left:96px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t12_1007{left:96px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t13_1007{left:70px;bottom:598px;}
#t14_1007{left:96px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t15_1007{left:96px;bottom:585px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t16_1007{left:96px;bottom:568px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t17_1007{left:70px;bottom:542px;}
#t18_1007{left:96px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_1007{left:96px;bottom:529px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1a_1007{left:96px;bottom:512px;letter-spacing:-0.13px;}
#t1b_1007{left:70px;bottom:485px;}
#t1c_1007{left:96px;bottom:489px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1d_1007{left:70px;bottom:462px;}
#t1e_1007{left:96px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_1007{left:70px;bottom:407px;letter-spacing:0.13px;}
#t1g_1007{left:152px;bottom:407px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1h_1007{left:70px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1i_1007{left:70px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1j_1007{left:70px;bottom:340px;}
#t1k_1007{left:96px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1l_1007{left:96px;bottom:327px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1m_1007{left:70px;bottom:300px;}
#t1n_1007{left:96px;bottom:304px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1o_1007{left:70px;bottom:278px;}
#t1p_1007{left:96px;bottom:281px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1q_1007{left:70px;bottom:255px;}
#t1r_1007{left:96px;bottom:258px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t1s_1007{left:96px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1t_1007{left:70px;bottom:209px;letter-spacing:-0.16px;}
#t1u_1007{left:92px;bottom:209px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t1v_1007{left:92px;bottom:192px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1w_1007{left:70px;bottom:171px;letter-spacing:-0.16px;}
#t1x_1007{left:92px;bottom:171px;letter-spacing:-0.12px;}
#t1y_1007{left:92px;bottom:154px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1z_1007{left:70px;bottom:133px;letter-spacing:-0.15px;}
#t20_1007{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t21_1007{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_1007{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1007{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1007{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1007{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_1007{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1007{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_1007{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1007" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1007Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1007" style="-webkit-user-select: none;"><object width="935" height="1210" data="1007/1007.svg" type="image/svg+xml" id="pdf1007" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1007" class="t s1_1007">Vol. 3C </span><span id="t2_1007" class="t s1_1007">27-7 </span>
<span id="t3_1007" class="t s2_1007">VM ENTRIES </span>
<span id="t4_1007" class="t s3_1007">— </span><span id="t5_1007" class="t s3_1007">The address of the last byte in the VM-entry MSR-load area should not set any bits beyond the processor’s </span>
<span id="t6_1007" class="t s3_1007">physical-address width. The address of this last byte is VM-entry MSR-load address + (MSR count * 16) – </span>
<span id="t7_1007" class="t s3_1007">1. (The arithmetic used for the computation uses more bits than the processor’s physical-address width.) </span>
<span id="t8_1007" class="t s3_1007">If IA32_VMX_BASIC[48] is read as 1, neither address should set any bits in the range 63:32; see Appendix </span>
<span id="t9_1007" class="t s3_1007">A.1. </span>
<span id="ta_1007" class="t s4_1007">• </span><span id="tb_1007" class="t s3_1007">If the processor is not in SMM, the “entry to SMM” and “deactivate dual-monitor treatment” VM-entry controls </span>
<span id="tc_1007" class="t s3_1007">must be 0. </span>
<span id="td_1007" class="t s4_1007">• </span><span id="te_1007" class="t s3_1007">The “entry to SMM” and “deactivate dual-monitor treatment” VM-entry controls cannot both be 1. </span>
<span id="tf_1007" class="t s5_1007">27.2.2 </span><span id="tg_1007" class="t s5_1007">Checks on Host Control Registers, MSRs, and SSP </span>
<span id="th_1007" class="t s3_1007">The following checks are performed on fields in the host-state area that correspond to control registers and MSRs: </span>
<span id="ti_1007" class="t s4_1007">• </span><span id="tj_1007" class="t s3_1007">The CR0 field must not set any bit to a value not supported in VMX operation (see Section 24.8). </span>
<span id="tk_1007" class="t s6_1007">1 </span>
<span id="tl_1007" class="t s4_1007">• </span><span id="tm_1007" class="t s3_1007">The CR4 field must not set any bit to a value not supported in VMX operation (see Section 24.8). </span>
<span id="tn_1007" class="t s4_1007">• </span><span id="to_1007" class="t s3_1007">If bit 23 in the CR4 field (corresponding to CET) is 1, bit 16 in the CR0 field (WP) must also be 1. </span>
<span id="tp_1007" class="t s4_1007">• </span><span id="tq_1007" class="t s3_1007">On processors that support Intel 64 architecture, the CR3 field must be such that bits 63:52 and bits in the </span>
<span id="tr_1007" class="t s3_1007">range 51:32 beyond the processor’s physical-address width must be 0. </span>
<span id="ts_1007" class="t s6_1007">2,3 </span>
<span id="tt_1007" class="t s4_1007">• </span><span id="tu_1007" class="t s3_1007">On processors that support Intel 64 architecture, the IA32_SYSENTER_ESP field and the IA32_SYSENTER_EIP </span>
<span id="tv_1007" class="t s3_1007">field must each contain a canonical address. </span>
<span id="tw_1007" class="t s4_1007">• </span><span id="tx_1007" class="t s3_1007">If the “load IA32_PERF_GLOBAL_CTRL” VM-exit control is 1, bits reserved in the IA32_PERF_GLOBAL_CTRL </span>
<span id="ty_1007" class="t s3_1007">MSR must be 0 in the field for that register (see Figure 20-3). </span>
<span id="tz_1007" class="t s4_1007">• </span><span id="t10_1007" class="t s3_1007">If the “load IA32_PAT” VM-exit control is 1, the value of the field for the IA32_PAT MSR must be one that could </span>
<span id="t11_1007" class="t s3_1007">be written by WRMSR without fault at CPL 0. Specifically, each of the 8 bytes in the field must have one of the </span>
<span id="t12_1007" class="t s3_1007">values 0 (UC), 1 (WC), 4 (WT), 5 (WP), 6 (WB), or 7 (UC-). </span>
<span id="t13_1007" class="t s4_1007">• </span><span id="t14_1007" class="t s3_1007">If the “load IA32_EFER” VM-exit control is 1, bits reserved in the IA32_EFER MSR must be 0 in the field for that </span>
<span id="t15_1007" class="t s3_1007">register. In addition, the values of the LMA and LME bits in the field must each be that of the “host address- </span>
<span id="t16_1007" class="t s3_1007">space size” VM-exit control. </span>
<span id="t17_1007" class="t s4_1007">• </span><span id="t18_1007" class="t s3_1007">If the “load CET state” VM-exit control is 1, the IA32_S_CET field must not set any bits reserved in the </span>
<span id="t19_1007" class="t s3_1007">IA32_S_CET MSR, and bit 10 (corresponding to SUPPRESS) and bit 11 (TRACKER) in the field cannot both be </span>
<span id="t1a_1007" class="t s3_1007">set. </span>
<span id="t1b_1007" class="t s4_1007">• </span><span id="t1c_1007" class="t s3_1007">If the “load CET state” VM-exit control is 1, bits 1:0 must be 0 in the SSP field. </span>
<span id="t1d_1007" class="t s4_1007">• </span><span id="t1e_1007" class="t s3_1007">If the “load PKRS” VM-exit control is 1, bits 63:32 must be 0 in the IA32_PKRS field. </span>
<span id="t1f_1007" class="t s5_1007">27.2.3 </span><span id="t1g_1007" class="t s5_1007">Checks on Host Segment and Descriptor-Table Registers </span>
<span id="t1h_1007" class="t s3_1007">The following checks are performed on fields in the host-state area that correspond to segment and descriptor- </span>
<span id="t1i_1007" class="t s3_1007">table registers: </span>
<span id="t1j_1007" class="t s4_1007">• </span><span id="t1k_1007" class="t s3_1007">In the selector field for each of CS, SS, DS, ES, FS, GS, and TR, the RPL (bits 1:0) and the TI flag (bit 2) must </span>
<span id="t1l_1007" class="t s3_1007">be 0. </span>
<span id="t1m_1007" class="t s4_1007">• </span><span id="t1n_1007" class="t s3_1007">The selector fields for CS and TR cannot be 0000H. </span>
<span id="t1o_1007" class="t s4_1007">• </span><span id="t1p_1007" class="t s3_1007">The selector field for SS cannot be 0000H if the “host address-space size” VM-exit control is 0. </span>
<span id="t1q_1007" class="t s4_1007">• </span><span id="t1r_1007" class="t s3_1007">On processors that support Intel 64 architecture, the base-address fields for FS, GS, GDTR, IDTR, and TR must </span>
<span id="t1s_1007" class="t s3_1007">contain canonical addresses. </span>
<span id="t1t_1007" class="t s7_1007">1. </span><span id="t1u_1007" class="t s7_1007">The bits corresponding to CR0.NW (bit 29) and CR0.CD (bit 30) are never checked because the values of these bits are not changed </span>
<span id="t1v_1007" class="t s7_1007">by VM exit; see Section 28.5.1. </span>
<span id="t1w_1007" class="t s7_1007">2. </span><span id="t1x_1007" class="t s7_1007">Software can determine a processor’s physical-address width by executing CPUID with 80000008H in EAX. The physical-address </span>
<span id="t1y_1007" class="t s7_1007">width is returned in bits 7:0 of EAX. </span>
<span id="t1z_1007" class="t s7_1007">3. </span><span id="t20_1007" class="t s7_1007">Bit 63 of the CR3 field in the host-state area must be 0. This is true even though, If CR4.PCIDE = 1, bit 63 of the source operand to </span>
<span id="t21_1007" class="t s7_1007">MOV to CR3 is used to determine whether cached translation information is invalidated. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
