--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\SUTD\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 835057 paths analyzed, 116 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.545ns.
--------------------------------------------------------------------------------
Slack:                  2.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.380ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.380ns (6.524ns logic, 10.856ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.224ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X10Y42.D3      net (fanout=1)        1.034   alu/M_mul_s[0]
    SLICE_X10Y42.CMUX    Topdc                 0.402   alu/Mmux_s29
                                                       alu/Mmux_s216_F
                                                       alu/Mmux_s216
    SLICE_X14Y42.D2      net (fanout=4)        1.300   M_alu_s[0]
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.224ns (6.671ns logic, 10.553ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  2.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.204ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_9 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.BQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_9
    SLICE_X5Y52.B2       net (fanout=2)        0.759   M_counter_q[9]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.204ns (6.524ns logic, 10.680ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  2.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.155ns (Levels of Logic = 9)
  Clock Path Skew:      -0.134ns (0.588 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X7Y52.D1       net (fanout=2)        1.112   M_counter_q[0]
    SLICE_X7Y52.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A2       net (fanout=3)        0.714   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.155ns (6.524ns logic, 10.631ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  2.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.139ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X17Y46.C2      net (fanout=19)       1.979   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X17Y46.C       Tilo                  0.259   alu/Mmux_s10
                                                       Mmux_M_alu_a121
    DSP48_X0Y10.B2       net (fanout=14)       1.726   M_alu_a[2]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.139ns (6.529ns logic, 10.610ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  2.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.102ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y48.B2      net (fanout=19)       1.753   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y48.B       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a201
    DSP48_X0Y10.B6       net (fanout=16)       1.920   M_alu_a[6]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.102ns (6.524ns logic, 10.578ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  2.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.059ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.B2      net (fanout=19)       1.540   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a251
    DSP48_X0Y10.B9       net (fanout=15)       2.090   M_alu_a[9]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.059ns (6.524ns logic, 10.535ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  2.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.048ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_9 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.BQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_9
    SLICE_X5Y52.B2       net (fanout=2)        0.759   M_counter_q[9]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X10Y42.D3      net (fanout=1)        1.034   alu/M_mul_s[0]
    SLICE_X10Y42.CMUX    Topdc                 0.402   alu/Mmux_s29
                                                       alu/Mmux_s216_F
                                                       alu/Mmux_s216
    SLICE_X14Y42.D2      net (fanout=4)        1.300   M_alu_s[0]
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.048ns (6.671ns logic, 10.377ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  2.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.009ns (Levels of Logic = 9)
  Clock Path Skew:      -0.132ns (0.588 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_7
    SLICE_X5Y52.B3       net (fanout=2)        0.564   M_counter_q[7]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.009ns (6.524ns logic, 10.485ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  2.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.999ns (Levels of Logic = 9)
  Clock Path Skew:      -0.134ns (0.588 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X7Y52.D1       net (fanout=2)        1.112   M_counter_q[0]
    SLICE_X7Y52.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A2       net (fanout=3)        0.714   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X10Y42.D3      net (fanout=1)        1.034   alu/M_mul_s[0]
    SLICE_X10Y42.CMUX    Topdc                 0.402   alu/Mmux_s29
                                                       alu/Mmux_s216_F
                                                       alu/Mmux_s216
    SLICE_X14Y42.D2      net (fanout=4)        1.300   M_alu_s[0]
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.999ns (6.671ns logic, 10.328ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  2.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.988ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y51.B5      net (fanout=19)       1.382   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y51.B       Tilo                  0.254   M_alu_a[4]
                                                       Mmux_M_alu_a161
    DSP48_X0Y10.B4       net (fanout=15)       2.177   M_alu_a[4]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.988ns (6.524ns logic, 10.464ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  2.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.983ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X17Y46.C2      net (fanout=19)       1.979   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X17Y46.C       Tilo                  0.259   alu/Mmux_s10
                                                       Mmux_M_alu_a121
    DSP48_X0Y10.B2       net (fanout=14)       1.726   M_alu_a[2]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X10Y42.D3      net (fanout=1)        1.034   alu/M_mul_s[0]
    SLICE_X10Y42.CMUX    Topdc                 0.402   alu/Mmux_s29
                                                       alu/Mmux_s216_F
                                                       alu/Mmux_s216
    SLICE_X14Y42.D2      net (fanout=4)        1.300   M_alu_s[0]
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.983ns (6.676ns logic, 10.307ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  2.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.969ns (Levels of Logic = 9)
  Clock Path Skew:      -0.132ns (0.588 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.AQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X7Y52.D2       net (fanout=2)        0.926   M_counter_q[4]
    SLICE_X7Y52.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A2       net (fanout=3)        0.714   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.969ns (6.524ns logic, 10.445ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  2.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.963ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_9 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.BQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_9
    SLICE_X5Y52.B2       net (fanout=2)        0.759   M_counter_q[9]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X17Y46.C2      net (fanout=19)       1.979   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X17Y46.C       Tilo                  0.259   alu/Mmux_s10
                                                       Mmux_M_alu_a121
    DSP48_X0Y10.B2       net (fanout=14)       1.726   M_alu_a[2]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.963ns (6.529ns logic, 10.434ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  2.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.963ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X7Y52.A4       net (fanout=3)        0.882   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X7Y52.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_2
    SLICE_X16Y52.B6      net (fanout=3)        1.413   M_counter_q[25]_GND_1_o_equal_2_o<25>51
    SLICE_X16Y52.B       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a181
    DSP48_X0Y10.B5       net (fanout=15)       2.331   M_alu_a[5]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.963ns (6.548ns logic, 10.415ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  2.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.946ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y48.B2      net (fanout=19)       1.753   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y48.B       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a201
    DSP48_X0Y10.B6       net (fanout=16)       1.920   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X10Y42.D3      net (fanout=1)        1.034   alu/M_mul_s[0]
    SLICE_X10Y42.CMUX    Topdc                 0.402   alu/Mmux_s29
                                                       alu/Mmux_s216_F
                                                       alu/Mmux_s216
    SLICE_X14Y42.D2      net (fanout=4)        1.300   M_alu_s[0]
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.946ns (6.671ns logic, 10.275ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  2.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.926ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_9 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.BQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_9
    SLICE_X5Y52.B2       net (fanout=2)        0.759   M_counter_q[9]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y48.B2      net (fanout=19)       1.753   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y48.B       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a201
    DSP48_X0Y10.B6       net (fanout=16)       1.920   M_alu_a[6]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.926ns (6.524ns logic, 10.402ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  2.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.920ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y45.B2      net (fanout=19)       2.188   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y45.B       Tilo                  0.254   M_alu_a[8]
                                                       Mmux_M_alu_a231
    DSP48_X0Y10.B8       net (fanout=15)       1.303   M_alu_a[8]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.920ns (6.524ns logic, 10.396ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  2.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.914ns (Levels of Logic = 9)
  Clock Path Skew:      -0.134ns (0.588 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X7Y52.D1       net (fanout=2)        1.112   M_counter_q[0]
    SLICE_X7Y52.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A2       net (fanout=3)        0.714   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X17Y46.C2      net (fanout=19)       1.979   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X17Y46.C       Tilo                  0.259   alu/Mmux_s10
                                                       Mmux_M_alu_a121
    DSP48_X0Y10.B2       net (fanout=14)       1.726   M_alu_a[2]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.914ns (6.529ns logic, 10.385ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  2.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.904ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M12      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C5       net (fanout=2)        0.897   M_mul_s[12]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.904ns (6.524ns logic, 10.380ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  2.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.903ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.B2      net (fanout=19)       1.540   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a251
    DSP48_X0Y10.B9       net (fanout=15)       2.090   M_alu_a[9]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X10Y42.D3      net (fanout=1)        1.034   alu/M_mul_s[0]
    SLICE_X10Y42.CMUX    Topdc                 0.402   alu/Mmux_s29
                                                       alu/Mmux_s216_F
                                                       alu/Mmux_s216
    SLICE_X14Y42.D2      net (fanout=4)        1.300   M_alu_s[0]
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.903ns (6.671ns logic, 10.232ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  2.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.889ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.AQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X5Y52.B5       net (fanout=2)        0.444   M_counter_q[8]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.889ns (6.524ns logic, 10.365ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  2.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.883ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_9 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.BQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_9
    SLICE_X5Y52.B2       net (fanout=2)        0.759   M_counter_q[9]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.B2      net (fanout=19)       1.540   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a251
    DSP48_X0Y10.B9       net (fanout=15)       2.090   M_alu_a[9]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.883ns (6.524ns logic, 10.359ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  2.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.877ns (Levels of Logic = 9)
  Clock Path Skew:      -0.134ns (0.588 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X7Y52.D1       net (fanout=2)        1.112   M_counter_q[0]
    SLICE_X7Y52.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A2       net (fanout=3)        0.714   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y48.B2      net (fanout=19)       1.753   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y48.B       Tilo                  0.254   M_alu_a[6]
                                                       Mmux_M_alu_a201
    DSP48_X0Y10.B6       net (fanout=16)       1.920   M_alu_a[6]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.877ns (6.524ns logic, 10.353ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  2.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.863ns (Levels of Logic = 9)
  Clock Path Skew:      -0.134ns (0.588 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.BQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X7Y52.D3       net (fanout=2)        0.820   M_counter_q[1]
    SLICE_X7Y52.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A2       net (fanout=3)        0.714   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.863ns (6.524ns logic, 10.339ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  2.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.867ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M15      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C6       net (fanout=2)        0.860   M_mul_s[15]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.867ns (6.524ns logic, 10.343ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  2.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.853ns (Levels of Logic = 9)
  Clock Path Skew:      -0.132ns (0.588 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_7
    SLICE_X5Y52.B3       net (fanout=2)        0.564   M_counter_q[7]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.A2      net (fanout=19)       1.529   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.A       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=13)       2.422   M_alu_a[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X10Y42.D3      net (fanout=1)        1.034   alu/M_mul_s[0]
    SLICE_X10Y42.CMUX    Topdc                 0.402   alu/Mmux_s29
                                                       alu/Mmux_s216_F
                                                       alu/Mmux_s216
    SLICE_X14Y42.D2      net (fanout=4)        1.300   M_alu_s[0]
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.853ns (6.671ns logic, 10.182ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  2.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.834ns (Levels of Logic = 9)
  Clock Path Skew:      -0.134ns (0.588 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X7Y52.D1       net (fanout=2)        1.112   M_counter_q[0]
    SLICE_X7Y52.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A2       net (fanout=3)        0.714   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y50.B2      net (fanout=19)       1.540   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[9]
                                                       Mmux_M_alu_a251
    DSP48_X0Y10.B9       net (fanout=15)       2.090   M_alu_a[9]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.834ns (6.524ns logic, 10.310ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  3.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.832ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y51.B5      net (fanout=19)       1.382   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y51.B       Tilo                  0.254   M_alu_a[4]
                                                       Mmux_M_alu_a161
    DSP48_X0Y10.B4       net (fanout=15)       2.177   M_alu_a[4]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X10Y42.D3      net (fanout=1)        1.034   alu/M_mul_s[0]
    SLICE_X10Y42.CMUX    Topdc                 0.402   alu/Mmux_s29
                                                       alu/Mmux_s216_F
                                                       alu/Mmux_s216
    SLICE_X14Y42.D2      net (fanout=4)        1.300   M_alu_s[0]
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.832ns (6.671ns logic, 10.161ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  3.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.827ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.588 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X5Y52.B1       net (fanout=2)        0.935   M_counter_q[11]
    SLICE_X5Y52.B        Tilo                  0.259   M_alu_b[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X6Y52.A1       net (fanout=3)        1.116   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X6Y52.A        Tilo                  0.235   M_alu_a[11]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X16Y52.A4      net (fanout=19)       1.292   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X16Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a71
    DSP48_X0Y10.B13      net (fanout=12)       2.106   M_alu_a[13]
    DSP48_X0Y10.M14      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y39.C2       net (fanout=2)        1.373   M_mul_s[14]
    SLICE_X8Y39.C        Tilo                  0.255   N33
                                                       M_alu_s[15]_GND_1_o_equal_11_o<15>111
    SLICE_X14Y42.D5      net (fanout=4)        1.264   M_alu_s[15]_GND_1_o_equal_11_o<15>11
    SLICE_X14Y42.D       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>111
    SLICE_X14Y42.C1      net (fanout=4)        1.202   M_alu_s[15]_GND_1_o_equal_5_o<15>11
    SLICE_X14Y42.C       Tilo                  0.235   M_alu_s[15]_GND_1_o_equal_5_o<15>11
                                                       M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B5      net (fanout=1)        0.785   M_alu_s[15]_GND_1_o_equal_5_o<15>1
    SLICE_X15Y39.B       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd1-In2
    SLICE_X15Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.827ns (6.524ns logic, 10.303ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X0Y21.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.545|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 835057 paths, 0 nets, and 1376 connections

Design statistics:
   Minimum period:  17.545ns{1}   (Maximum frequency:  56.996MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 05 19:48:45 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4553 MB



