<?xml version="1.0" ?>
<testsuites name="testSuitesSimulation" tests="60" skipped="0" errors="0" failures="0" assertions="504" timestamp="2025-01-03T17:28:59.463462" time="10.23">
   <testsuite name="testSuiteConstant" tests="1" skipped="0" errors="0" failures="0" assertions="12" timestamp="2025-01-03T17:29:06.299462" time="0.002" file="TestSuites/TestSuiteConstant.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteConstant.stm -gstimulus_main_entry_label=$testMainSuiteConstant -do &quot;run_all.do&quot; 
# Start time: 17:28:59 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 147757&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Constant/constant.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteConstant.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Constant started
# **********START*TESTCASE*testSuiteConstant_testCaseConstantAdd**********
# Started at simulation time of 1002ns
# testConstantAdd started
# test_variable_1: 0x1
# test_variable_2: 0x2
# test_variable_1: 0x2
# test_variable_2: 0x4
# test_variable_1: 0x3
# test_variable_2: 0x6
# Success
# testConstantAdd ended
# Ended at simulation time of 1009ns
# **********END*TESTCASE*testSuiteConstant_testCaseConstantAdd**********
# Main test suite Constant ended
# ** Note: SUCCESS
#    Time: 2011300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2011300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:06 on Jan 03,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 3
</system-out>
      <system-err/>
      <testcase name="testSuiteConstant_testCaseConstantAdd" assertions="12" classname="testSuiteConstant" file="TestSuites/TestSuiteConstant.stm" line="TestSuites/TestSuiteConstant.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1009"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteVariable" tests="10" skipped="0" errors="0" failures="0" assertions="120" timestamp="2025-01-03T17:29:07.234462" time="0.002" file="TestSuites/TestSuiteVariable.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteVariable.stm -gstimulus_main_entry_label=$testMainSuiteVariable -do &quot;run_all.do&quot; 
# Start time: 17:28:59 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 147757&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;unknown (empty read)&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Variable/variable.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteVariable.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Variable started
# **********START*TESTCASE*testSuiteVariable_testCaseVariableAdd**********
# Started at simulation time of 1002ns
# testVariableAdd started
# test_variable_1: 0x1
# test_variable_2: 0x2
# test_variable_1: 0xB
# test_variable_2: 0x16
# test_variable_1: 0x3044
# test_variable_2: 0x6E
# Success
# testVariableAdd ended
# Ended at simulation time of 1009ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableAdd**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableAnd**********
# Started at simulation time of 1012ns
# testVariableAnd started
# test_variable_1: 0xAAAA
# test_variable_2: 0xFFFFFF
# test_variable_1: 0xA
# test_variable_2: 0x14
# test_variable_1: 0x0
# test_variable_2: 0x4
# Success
# testVariableAnd ended
# Ended at simulation time of 1018ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableAnd**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableDiv**********
# Started at simulation time of 1021ns
# testVariableDiv started
# test_variable_1: 0x1F4
# test_variable_2: 0x1388
# test_variable_1: 0x32
# test_variable_2: 0xFA
# test_variable_1: 0xA
# test_variable_2: 0x2
# Success
# testVariableDiv ended
# Ended at simulation time of 1028ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableDiv**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableEqu**********
# Started at simulation time of 1031ns
# testVariableEqu started
# test_variable_1: 0x1
# test_variable_2: 0x2
# test_variable_3: 0x3
# test_variable_4: 0x4
# test_variable_5: 0x5
# test_variable_1: 0xA
# test_variable_2: 0x14
# test_variable_3: 0x1E
# test_variable_4: 0x2C
# test_variable_5: 0x37
# test_variable_1: 0x63
# test_variable_2: 0x58
# test_variable_3: 0x37
# test_variable_4: 0xB
# test_variable_5: 0x0
# Success
# testVariableEqu ended
# Ended at simulation time of 1039ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableEqu**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableMul**********
# Started at simulation time of 1042ns
# testVariableMul started
# test_variable_1: 0x1
# test_variable_2: 0x2
# test_variable_1: 0xA
# test_variable_2: 0x28
# test_variable_1: 0x1E23A
# test_variable_2: 0xDC0
# Success
# testVariableMul ended
# Ended at simulation time of 1048ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableMul**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableOr**********
# Started at simulation time of 1052ns
# testVariableOr started
# test_variable_1: 0x4D2
# test_variable_2: 0x400
# test_variable_1: 0x4DA
# test_variable_2: 0x414
# test_variable_1: 0x4DF
# test_variable_2: 0x474
# Success
# testVariableOr ended
# Ended at simulation time of 1058ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableOr**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableSub**********
# Started at simulation time of 1061ns
# testVariableSub started
# test_variable_1: 0x3039
# test_variable_2: 0x58
# test_variable_1: 0x302F
# test_variable_2: 0x44
# test_variable_1: 0x302D
# test_variable_2: 0x43
# Success
# testVariableSub ended
# Ended at simulation time of 1068ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableSub**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableXor**********
# Started at simulation time of 1071ns
# testVariableXor started
# test_variable_1: 0x4D2
# test_variable_2: 0x400
# test_variable_1: 0x4D8
# test_variable_2: 0x414
# test_variable_1: 0x4DD
# test_variable_2: 0x470
# Success
# testVariableXor ended
# Ended at simulation time of 1077ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableXor**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableInv**********
# Started at simulation time of 1080ns
# testVariableInv started
# test_variable_1: 0x4D2
# test_variable_2: 0x400
# test_variable_1: 0xFFFFFB2D
# test_variable_2: 0xFFFFFBFF
# test_variable_1: 0xFFFFFB2D
# test_variable_2: 0xFFFFFBFF
# Success
# testVariableInv ended
# Ended at simulation time of 1087ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableInv**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableLd**********
# Started at simulation time of 1090ns
# testVariableLd started
# test_variable_1: 0x1000
# test_variable_2: 0x80000000
# test_variable_1: 0xC
# test_variable_2: 0x1F
# Success
# testVariableLd ended
# Ended at simulation time of 1096ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableLd**********
# Main test suite Variable ended
# ** Note: SUCCESS
#    Time: 2098800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2098800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:07 on Jan 03,2025, Elapsed time: 0:00:08
# Errors: 0, Warnings: 4
</system-out>
      <system-err/>
      <testcase name="testSuiteVariable_testCaseVariableAdd" assertions="12" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1009"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableEqu" assertions="12" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1031"/>
            <property name="SimulatedEndTime" value="1039"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableSub" assertions="12" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.105">
         <properties>
            <property name="SimulatedStartTime" value="1061"/>
            <property name="SimulatedEndTime" value="1068"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableLd" assertions="12" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.097">
         <properties>
            <property name="SimulatedStartTime" value="1090"/>
            <property name="SimulatedEndTime" value="1096"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableDiv" assertions="12" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.108">
         <properties>
            <property name="SimulatedStartTime" value="1021"/>
            <property name="SimulatedEndTime" value="1028"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableAnd" assertions="12" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="1012"/>
            <property name="SimulatedEndTime" value="1018"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableInv" assertions="12" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1080"/>
            <property name="SimulatedEndTime" value="1087"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableOr" assertions="12" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.007">
         <properties>
            <property name="SimulatedStartTime" value="1052"/>
            <property name="SimulatedEndTime" value="1058"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableXor" assertions="12" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1071"/>
            <property name="SimulatedEndTime" value="1077"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableMul" assertions="12" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="1042"/>
            <property name="SimulatedEndTime" value="1048"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteLines" tests="11" skipped="0" errors="0" failures="0" assertions="19" timestamp="2025-01-03T17:29:05.184462" time="0.002" file="TestSuites/TestSuiteLines.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteLines.stm -gstimulus_main_entry_label=$testMainSuiteLines -do &quot;run_all.do&quot; 
# Start time: 17:28:59 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 147757&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Array.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Lines/lines.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteLines.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Lines started
# **********START*TESTCASE*testSuiteLines_testCaseLinesAppendArray**********
# Started at simulation time of 1002ns
# testLinesAppendArray started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# Success
# testLinesAppendArray ended
# Ended at simulation time of 1009ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesAppendArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesAppendText**********
# Started at simulation time of 1012ns
# testLinesAppendText started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 1
# line 2
# line 3
# Success
# testLinesAppendText ended
# Ended at simulation time of 1018ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesAppendText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesDeleteAllArray**********
# Started at simulation time of 1021ns
# testLinesDeleteAllArray started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 1
# line 2
# line 3
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# Success
# testLinesDeleteAllArray ended
# Ended at simulation time of 1028ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesDeleteAllArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesDeleteArray**********
# Started at simulation time of 1031ns
# testLinesDeleteArray started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# Success
# testLinesDeleteArray ended
# Ended at simulation time of 1039ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesDeleteArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesGetArray**********
# Started at simulation time of 1042ns
# testLinesGetArray started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Success
# testLinesGetArray ended
# Ended at simulation time of 1065ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesGetArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesInsertArray**********
# Started at simulation time of 1068ns
# testLinesInsertArray started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x4 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Success
# testLinesInsertArray ended
# Ended at simulation time of 1153ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesInsertArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesInsertText**********
# Started at simulation time of 1156ns
# testLinesInsertText started
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# line insert 1
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# Success
# testLinesInsertText ended
# Ended at simulation time of 1163ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesInsertText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesPointerCopy**********
# Started at simulation time of 1166ns
# testLinesPointerCopy started
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# Success
# testLinesPointerCopy ended
# Ended at simulation time of 1174ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesPointerCopy**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSetArray**********
# Started at simulation time of 1177ns
# testLinesSetArray started
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x4 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0xAFAFAFEE 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# line insert 1
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# number_of_elements_got 0x0
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x4 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0xAFAFAFEE 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Success
# testLinesSetArray ended
# Ended at simulation time of 1410ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSetArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSetText**********
# Started at simulation time of 1413ns
# testLinesSetText started
# line insert 1
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 1
# line 2
# line 3
# line set 1
# line set 2
# line set 3
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 1
# line 2
# line 3
# Success
# testLinesSetText ended
# Ended at simulation time of 1419ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSetText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSize**********
# Started at simulation time of 1422ns
# testLinesSize started
# line set 1
# line set 2
# line set 3
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 1
# line 2
# line 3
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# lines size is 0x1C
# Success
# testLinesSize ended
# Ended at simulation time of 1429ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSize**********
# Main test suite Lines ended
# ** Note: SUCCESS
#    Time: 2432200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2432200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:08 on Jan 03,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 3
</system-out>
      <system-err/>
      <testcase name="testSuiteLines_testCaseLinesSize" assertions="3" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1422"/>
            <property name="SimulatedEndTime" value="1429"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesPointerCopy" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.099">
         <properties>
            <property name="SimulatedStartTime" value="1166"/>
            <property name="SimulatedEndTime" value="1174"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesSetArray" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="1.866">
         <properties>
            <property name="SimulatedStartTime" value="1177"/>
            <property name="SimulatedEndTime" value="1410"/>
            <property name="SimulatedDuration" value="233"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesDeleteArray" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.099">
         <properties>
            <property name="SimulatedStartTime" value="1031"/>
            <property name="SimulatedEndTime" value="1039"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesAppendArray" assertions="3" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1009"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesDeleteAllArray" assertions="3" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="1021"/>
            <property name="SimulatedEndTime" value="1028"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesSetText" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1413"/>
            <property name="SimulatedEndTime" value="1419"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesGetArray" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.113">
         <properties>
            <property name="SimulatedStartTime" value="1042"/>
            <property name="SimulatedEndTime" value="1065"/>
            <property name="SimulatedDuration" value="23"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesInsertArray" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.672">
         <properties>
            <property name="SimulatedStartTime" value="1068"/>
            <property name="SimulatedEndTime" value="1153"/>
            <property name="SimulatedDuration" value="85"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesAppendText" assertions="3" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1012"/>
            <property name="SimulatedEndTime" value="1018"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesInsertText" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.001">
         <properties>
            <property name="SimulatedStartTime" value="1156"/>
            <property name="SimulatedEndTime" value="1163"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteInterrupt" tests="1" skipped="0" errors="0" failures="0" assertions="12" timestamp="2025-01-03T17:29:04.183462" time="0.002" file="TestSuites/TestSuiteInterrupt.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteInterrupt.stm -gstimulus_main_entry_label=$testMainSuiteInterrupt -do &quot;run_all.do&quot; 
# Start time: 17:28:59 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 147757&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Interrupt/interrupt.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteInterrupt.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Interrupt started
# **********START*TESTCASE*testSuiteInterrupt_testCaseInterrupt**********
# Started at simulation time of 1002ns
# testInterrupt started
# InterruptA happened
# InterruptB happened
# Success
# testInterrupt ended
# Ended at simulation time of 3009ns
# **********END*TESTCASE*testSuiteInterrupt_testCaseInterrupt**********
# Main test suite Interrupt ended
# ** Note: SUCCESS
#    Time: 4011300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 4011300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:04 on Jan 03,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
</system-out>
      <system-err/>
      <testcase name="testSuiteInterrupt_testCaseInterrupt" assertions="12" classname="testSuiteInterrupt" file="TestSuites/TestSuiteInterrupt.stm" line="TestSuites/TestSuiteInterrupt.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="3009"/>
            <property name="SimulatedDuration" value="2007"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusAvalon" tests="5" skipped="0" errors="0" failures="0" assertions="60" timestamp="2025-01-03T17:29:00.435462" time="0.003" file="TestSuites/TestSuiteBusAvalon.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusAvalon.stm -gstimulus_main_entry_label=$testMainSuiteBusAvalon -do &quot;run_all.do&quot; 
# Start time: 17:28:59 on Jan 03,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusAvalon.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Bus Avalon started
# testBus started
# Success
# testBus ended
# **********START*TESTCASE*testSuiteBusAvalon_testCaseBus**********
# Started at simulation time of 6319ns
# testBus started
# Success
# testBus ended
# Ended at simulation time of 11778ns
# **********END*TESTCASE*testSuiteBusAvalon_testCaseBus**********
# **********START*TESTCASE*testSuiteBusAvalon_testCaseBusVerifySuccess**********
# Started at simulation time of 11781ns
# testBusVerifySuccess started
# Success
# testBusVerifySuccess ended
# Ended at simulation time of 13018ns
# **********END*TESTCASE*testSuiteBusAvalon_testCaseBusVerifySuccess**********
# **********START*TESTCASE*testSuiteBusAvalon_testCaseBusVerifyFail**********
# Started at simulation time of 13021ns
# testBusVerifyFail started
# bus verify intended error on no match
# ** Error:  line 83, bus_verify: address=0x00000008, read=0x55555555, expected=0x00000000, mask=0xFFFFFFFF, file Bus/bus.stm
#    Time: 14295 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 verify failures, ignored
# Success
# testBusVerifyFail ended
# Ended at simulation time of 14298ns
# **********END*TESTCASE*testSuiteBusAvalon_testCaseBusVerifyFail**********
# **********START*TESTCASE*testSuiteBusAvalon_testCaseBusTimeOutRead**********
# Started at simulation time of 14301ns
# testBusTimeOutRead started
# ** Error: Bus Read timeout
#    Time: 15340 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15340 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutRead ended
# Ended at simulation time of 15343ns
# **********END*TESTCASE*testSuiteBusAvalon_testCaseBusTimeOutRead**********
# **********START*TESTCASE*testSuiteBusAvalon_testCaseBusTimeOutWrite**********
# Started at simulation time of 15346ns
# testBusTimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 16355 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutWrite ended
# Ended at simulation time of 16358ns
# **********END*TESTCASE*testSuiteBusAvalon_testCaseBusTimeOutWrite**********
# Main test suite Bus Avalon ended
# ** Note: Expected 1 verify failures, got 1
#    Time: 17360900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 2
#    Time: 17360900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 17360900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:00 on Jan 03,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 3
</system-out>
      <system-err/>
      <testcase name="testSuiteBusAvalon_testCaseBusVerifySuccess" assertions="12" classname="testSuiteBusAvalon" file="TestSuites/TestSuiteBusAvalon.stm" line="TestSuites/TestSuiteBusAvalon.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="11781"/>
            <property name="SimulatedEndTime" value="13018"/>
            <property name="SimulatedDuration" value="1237"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon_testCaseBusVerifyFail" assertions="12" classname="testSuiteBusAvalon" file="TestSuites/TestSuiteBusAvalon.stm" line="TestSuites/TestSuiteBusAvalon.stm" time="0.001">
         <properties>
            <property name="SimulatedStartTime" value="13021"/>
            <property name="SimulatedEndTime" value="14298"/>
            <property name="SimulatedDuration" value="1277"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon_testCaseBusTimeOutWrite" assertions="12" classname="testSuiteBusAvalon" file="TestSuites/TestSuiteBusAvalon.stm" line="TestSuites/TestSuiteBusAvalon.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="15346"/>
            <property name="SimulatedEndTime" value="16358"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon_testCaseBus" assertions="12" classname="testSuiteBusAvalon" file="TestSuites/TestSuiteBusAvalon.stm" line="TestSuites/TestSuiteBusAvalon.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="6319"/>
            <property name="SimulatedEndTime" value="11778"/>
            <property name="SimulatedDuration" value="5459"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon_testCaseBusTimeOutRead" assertions="12" classname="testSuiteBusAvalon" file="TestSuites/TestSuiteBusAvalon.stm" line="TestSuites/TestSuiteBusAvalon.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="14301"/>
            <property name="SimulatedEndTime" value="15343"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteFile" tests="6" skipped="0" errors="0" failures="0" assertions="12" timestamp="2025-01-03T17:29:02.268462" time="0.002" file="TestSuites/TestSuiteFile.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteFile.stm -gstimulus_main_entry_label=$testMainSuiteFile -do &quot;run_all.do&quot; 
# Start time: 17:28:59 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 147757&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/File/file.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteFile.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite File started
# **********START*TESTCASE*testSuiteFile_testCaseFileAppendArray**********
# Started at simulation time of 1002ns
# testFileAppendArray started
# Success
# testFileAppendArray ended
# Ended at simulation time of 1009ns
# **********END*TESTCASE*testSuiteFile_testCaseFileAppendArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileReadAllArray**********
# Started at simulation time of 1012ns
# testFileReadAllArray started
# Success
# testFileReadAllArray ended
# Ended at simulation time of 1019ns
# **********END*TESTCASE*testSuiteFile_testCaseFileReadAllArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileReadArray**********
# Started at simulation time of 1022ns
# testFileReadArray started
# Success
# testFileReadArray ended
# Ended at simulation time of 1029ns
# **********END*TESTCASE*testSuiteFile_testCaseFileReadArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileStatus**********
# Started at simulation time of 1033ns
# testFileStatus started
# Check if file is readable, which doesn't exist
# STATUS_OK
# Check if file is writeable, which doesn't exist
# STATUS_OK
# Check if file is appendable, which doesn't exist
# STATUS_OK
# Success
# testFileStatus ended
# Ended at simulation time of 1042ns
# **********END*TESTCASE*testSuiteFile_testCaseFileStatus**********
# **********START*TESTCASE*testSuiteFile_testCaseFileWriteArray**********
# Started at simulation time of 1045ns
# testFileWriteArray started
# Success
# testFileWriteArray ended
# Ended at simulation time of 1052ns
# **********END*TESTCASE*testSuiteFile_testCaseFileWriteArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFilePointerCopy**********
# Started at simulation time of 1055ns
# testFilePointerCopy started
# Success
# testFilePointerCopy ended
# Ended at simulation time of 1062ns
# **********END*TESTCASE*testSuiteFile_testCaseFilePointerCopy**********
# Main test suite File ended
# ** Note: SUCCESS
#    Time: 2065200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2065200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:02 on Jan 03,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 3
</system-out>
      <system-err/>
      <testcase name="testSuiteFile_testCaseFileAppendArray" assertions="3" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1009"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileWriteArray" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1045"/>
            <property name="SimulatedEndTime" value="1052"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileReadAllArray" assertions="3" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.001">
         <properties>
            <property name="SimulatedStartTime" value="1012"/>
            <property name="SimulatedEndTime" value="1019"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileReadArray" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1022"/>
            <property name="SimulatedEndTime" value="1029"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileStatus" assertions="3" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.004">
         <properties>
            <property name="SimulatedStartTime" value="1033"/>
            <property name="SimulatedEndTime" value="1042"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFilePointerCopy" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.103">
         <properties>
            <property name="SimulatedStartTime" value="1055"/>
            <property name="SimulatedEndTime" value="1062"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBasic" tests="7" skipped="0" errors="0" failures="0" assertions="84" timestamp="2025-01-03T17:29:03.143462" time="0.1" file="TestSuites/TestSuiteBasic.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBasic.stm -gstimulus_main_entry_label=$testMainSuiteBasic -do &quot;run_all.do&quot; 
# Start time: 17:28:59 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 147757&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Basic/basic.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBasic.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Basic started
# **********START*TESTCASE*testSuiteBasic_testCaseBasicConst**********
# Started at simulation time of 1002ns
# testBasicConst started
# test_constant_1: 0x1
# test_constant_2: 0x2
# test_constant_3: 0x3
# test_constant_4: 0x4
# test_constant_5: 0x5
# Success
# testBasicConst ended
# Ended at simulation time of 1008ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicConst**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicElse**********
# Started at simulation time of 1011ns
# testBasicElse started
# enter if
# enter if
# enter if
# enter else
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter if
# enter if
# enter else
# enter elsif
# test multi if (1)
# enter multi if 1
# enter multi if 2
# enter multi if 3
# enter multi if 4
# test multi if (2)
# enter multi if 1
# test multi if (3)
# enter multi if 1
# test multi if (4)
# enter multi else 1
# test multi if (5)
# enter multi else 1
# Success
# testBasicElse ended
# Ended at simulation time of 1038ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicElse**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicElsIf**********
# Started at simulation time of 1041ns
# testBasicElsIf started
# enter if
# enter if
# enter if
# enter else
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter if
# enter if
# enter else
# enter elsif
# test multi if (1)
# enter multi if 1
# enter multi if 2
# enter multi if 3
# enter multi if 4
# test multi if (2)
# enter multi if 1
# test multi if (3)
# enter multi if 1
# test multi if (4)
# enter multi else 1
# test multi if (5)
# enter multi else 1
# Success
# testBasicElsIf ended
# Ended at simulation time of 1068ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicElsIf**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicIf**********
# Started at simulation time of 1071ns
# testBasicIf started
# enter if
# enter if
# enter if
# enter else
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter if
# enter if
# enter else
# enter elsif
# test multi if (1)
# enter multi if 1
# enter multi if 2
# enter multi if 3
# enter multi if 4
# test multi if (2)
# enter multi if 1
# test multi if (3)
# enter multi if 1
# test multi if (4)
# enter multi else 1
# test multi if (5)
# enter multi else 1
# Success
# testBasicIf ended
# Ended at simulation time of 1098ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicIf**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicLoop**********
# Started at simulation time of 1101ns
# testBasicLoop started
# log 0
# log 0
# log 0
# log 0
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 2
# Success
# testBasicLoop ended
# Ended at simulation time of 1111ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicLoop**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicVar**********
# Started at simulation time of 1114ns
# testBasicVar started
# test_variable_1: 0x1
# test_variable_2: 0x2
# test_variable_3: 0x3
# test_variable_4: 0x4
# test_variable_5: 0x5
# Main test call $endStandardTestShelled 0x1E
# Success
# testBasicVar ended
# Ended at simulation time of 2120ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicVar**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicVar3**********
# Started at simulation time of 2123ns
# testBasicVar3 started
# aab: 0x1
# abb: 0x2
# bba: 0x3
# cbb: 0x4
# aba: 0x5
# Success
# testBasicVar3 ended
# Ended at simulation time of 2129ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicVar3**********
# Main test suite Basic ended
# ** Note: SUCCESS
#    Time: 3132100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 3132100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:03 on Jan 03,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
</system-out>
      <system-err/>
      <testcase name="testSuiteBasic_testCaseBasicIf" assertions="12" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.105">
         <properties>
            <property name="SimulatedStartTime" value="1071"/>
            <property name="SimulatedEndTime" value="1098"/>
            <property name="SimulatedDuration" value="27"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicVar3" assertions="12" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="2123"/>
            <property name="SimulatedEndTime" value="2129"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicLoop" assertions="12" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1101"/>
            <property name="SimulatedEndTime" value="1111"/>
            <property name="SimulatedDuration" value="10"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicElse" assertions="12" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.004">
         <properties>
            <property name="SimulatedStartTime" value="1011"/>
            <property name="SimulatedEndTime" value="1038"/>
            <property name="SimulatedDuration" value="27"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicConst" assertions="12" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.1">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1008"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicVar" assertions="12" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.001">
         <properties>
            <property name="SimulatedStartTime" value="1114"/>
            <property name="SimulatedEndTime" value="2120"/>
            <property name="SimulatedDuration" value="1006"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicElsIf" assertions="12" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1041"/>
            <property name="SimulatedEndTime" value="1068"/>
            <property name="SimulatedDuration" value="27"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteArray" tests="5" skipped="0" errors="0" failures="0" assertions="17" timestamp="2025-01-03T17:29:01.345462" time="0.0" file="TestSuites/TestSuiteArray.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteArray.stm -gstimulus_main_entry_label=$testMainSuiteArray -do &quot;run_all.do&quot; 
# Start time: 17:28:59 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array_size.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array_pointer.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteArray.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Array started
# **********START*TESTCASE*testSuiteArray_testCaseArray**********
# Started at simulation time of 1002ns
# testArray started
# Success
# testArray ended
# Ended at simulation time of 1008ns
# **********END*TESTCASE*testSuiteArray_testCaseArray**********
# **********START*TESTCASE*testSuiteArray_testCaseArrayGet**********
# Started at simulation time of 1012ns
# testArrayGet started
# Success
# testArrayGet ended
# Ended at simulation time of 1018ns
# **********END*TESTCASE*testSuiteArray_testCaseArrayGet**********
# **********START*TESTCASE*testSuiteArray_testCaseArraySet**********
# Started at simulation time of 1021ns
# testArraySet started
# Success
# testArraySet ended
# Ended at simulation time of 1027ns
# **********END*TESTCASE*testSuiteArray_testCaseArraySet**********
# **********START*TESTCASE*testSuiteArray_testCaseArraySize**********
# Started at simulation time of 1031ns
# testArraySize started
# Success
# testArraySize ended
# Ended at simulation time of 1036ns
# **********END*TESTCASE*testSuiteArray_testCaseArraySize**********
# **********START*TESTCASE*testSuiteArray_testCaseArrayPointerCopy**********
# Started at simulation time of 1039ns
# testArrayPointerCopy started
# var_name_p: 0xA
# Success
# testArrayPointerCopy ended
# Ended at simulation time of 1047ns
# **********END*TESTCASE*testSuiteArray_testCaseArrayPointerCopy**********
# Main test suite Array ended
# ** Note: SUCCESS
#    Time: 2049900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2049900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:01 on Jan 03,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
</system-out>
      <system-err/>
      <testcase name="testSuiteArray_testCaseArraySet" assertions="3" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1021"/>
            <property name="SimulatedEndTime" value="1027"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArrayGet" assertions="3" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.005">
         <properties>
            <property name="SimulatedStartTime" value="1012"/>
            <property name="SimulatedEndTime" value="1018"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArray" assertions="3" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1008"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArrayPointerCopy" assertions="7" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1039"/>
            <property name="SimulatedEndTime" value="1047"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArraySize" assertions="1" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1031"/>
            <property name="SimulatedEndTime" value="1036"/>
            <property name="SimulatedDuration" value="5"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusAxi4Lite" tests="5" skipped="0" errors="0" failures="0" assertions="60" timestamp="2025-01-03T17:29:08.357462" time="0.003" file="TestSuites/TestSuiteBusAxi4Lite.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusAxi4Lite.stm -gstimulus_main_entry_label=$testMainSuiteBusAxi4Lite -do &quot;run_all.do&quot; 
# Start time: 17:29:00 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 147772&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 147969&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusAxi4Lite.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Bus Axi4Lite started
# testBus started
# Success
# testBus ended
# **********START*TESTCASE*testSuiteBusAxi4Lite_testCaseBus**********
# Started at simulation time of 8499ns
# testBus started
# Success
# testBus ended
# Ended at simulation time of 13958ns
# **********END*TESTCASE*testSuiteBusAxi4Lite_testCaseBus**********
# **********START*TESTCASE*testSuiteBusAxi4Lite_testCaseBusVerifySuccess**********
# Started at simulation time of 13961ns
# testBusVerifySuccess started
# Success
# testBusVerifySuccess ended
# Ended at simulation time of 15198ns
# **********END*TESTCASE*testSuiteBusAxi4Lite_testCaseBusVerifySuccess**********
# **********START*TESTCASE*testSuiteBusAxi4Lite_testCaseBusVerifyFail**********
# Started at simulation time of 15201ns
# testBusVerifyFail started
# bus verify intended error on no match
# ** Error:  line 83, bus_verify: address=0x00000008, read=0x55555555, expected=0x00000000, mask=0xFFFFFFFF, file Bus/bus.stm
#    Time: 16475 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 verify failures, ignored
# Success
# testBusVerifyFail ended
# Ended at simulation time of 16478ns
# **********END*TESTCASE*testSuiteBusAxi4Lite_testCaseBusVerifyFail**********
# **********START*TESTCASE*testSuiteBusAxi4Lite_testCaseBusTimeOutRead**********
# Started at simulation time of 16481ns
# testBusTimeOutRead started
# ** Error: Bus Read timeout
#    Time: 17520 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 17520 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutRead ended
# Ended at simulation time of 17523ns
# **********END*TESTCASE*testSuiteBusAxi4Lite_testCaseBusTimeOutRead**********
# **********START*TESTCASE*testSuiteBusAxi4Lite_testCaseBusTimeOutWrite**********
# Started at simulation time of 17526ns
# testBusTimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 18535 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutWrite ended
# Ended at simulation time of 18538ns
# **********END*TESTCASE*testSuiteBusAxi4Lite_testCaseBusTimeOutWrite**********
# Main test suite Bus Axi4Lite ended
# ** Note: Expected 1 verify failures, got 1
#    Time: 19540900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 2
#    Time: 19540900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 19540900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:08 on Jan 03,2025, Elapsed time: 0:00:08
# Errors: 3, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteBusAxi4Lite_testCaseBus" assertions="12" classname="testSuiteBusAxi4Lite" file="TestSuites/TestSuiteBusAxi4Lite.stm" line="TestSuites/TestSuiteBusAxi4Lite.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="8499"/>
            <property name="SimulatedEndTime" value="13958"/>
            <property name="SimulatedDuration" value="5459"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite_testCaseBusVerifyFail" assertions="12" classname="testSuiteBusAxi4Lite" file="TestSuites/TestSuiteBusAxi4Lite.stm" line="TestSuites/TestSuiteBusAxi4Lite.stm" time="0.001">
         <properties>
            <property name="SimulatedStartTime" value="15201"/>
            <property name="SimulatedEndTime" value="16478"/>
            <property name="SimulatedDuration" value="1277"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite_testCaseBusTimeOutRead" assertions="12" classname="testSuiteBusAxi4Lite" file="TestSuites/TestSuiteBusAxi4Lite.stm" line="TestSuites/TestSuiteBusAxi4Lite.stm" time="0.093">
         <properties>
            <property name="SimulatedStartTime" value="16481"/>
            <property name="SimulatedEndTime" value="17523"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite_testCaseBusVerifySuccess" assertions="12" classname="testSuiteBusAxi4Lite" file="TestSuites/TestSuiteBusAxi4Lite.stm" line="TestSuites/TestSuiteBusAxi4Lite.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="13961"/>
            <property name="SimulatedEndTime" value="15198"/>
            <property name="SimulatedDuration" value="1237"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite_testCaseBusTimeOutWrite" assertions="12" classname="testSuiteBusAxi4Lite" file="TestSuites/TestSuiteBusAxi4Lite.stm" line="TestSuites/TestSuiteBusAxi4Lite.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="17526"/>
            <property name="SimulatedEndTime" value="18538"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteSignal" tests="4" skipped="0" errors="0" failures="0" assertions="48" timestamp="2025-01-03T17:29:02.044462" time="0.002" file="TestSuites/TestSuiteSignal.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteSignal.stm -gstimulus_main_entry_label=$testMainSuiteSignal -do &quot;run_all.do&quot; 
# Start time: 17:29:01 on Jan 03,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Signal/signal.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Signal/signal_pointer.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteSignal.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Signal started
# **********START*TESTCASE*testSuiteSignal_testCaseSignalWriteReadVerify**********
# Started at simulation time of 1002ns
# testSignalWriteReadVerify started
# Success
# testSignalWriteReadVerify ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalWriteReadVerify**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalVerifyFail**********
# Started at simulation time of 1013ns
# testSignalVerifyFail started
# signal verify intended error on no match
# ** Error:  line 58, signal_verify:, read=0x00000000, expected=0x00000001, mask=0x00000001, file Signal/signal.stm
#    Time: 1016300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# Expected 1 verify failures, ignored
# Success
# testSignalVerifyFail ended
# Ended at simulation time of 1019ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalVerifyFail**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalPointerCopy**********
# Started at simulation time of 1023ns
# testSignalPointerCopy started
# Success
# testSignalPointerCopy ended
# Ended at simulation time of 1034ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalPointerCopy**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalPointerGetSet**********
# Started at simulation time of 1037ns
# testSignalPointerGetSet started
# Success
# testSignalPointerGetSet ended
# Ended at simulation time of 1049ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalPointerGetSet**********
# Main test suite Signal ended
# ** Note: Expected 1 verify failures, got 1
#    Time: 2051400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2051400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:02 on Jan 03,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
</system-out>
      <system-err/>
      <testcase name="testSuiteSignal_testCaseSignalWriteReadVerify" assertions="12" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalPointerCopy" assertions="12" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.098">
         <properties>
            <property name="SimulatedStartTime" value="1023"/>
            <property name="SimulatedEndTime" value="1034"/>
            <property name="SimulatedDuration" value="11"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalVerifyFail" assertions="12" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1013"/>
            <property name="SimulatedEndTime" value="1019"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalPointerGetSet" assertions="12" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.004">
         <properties>
            <property name="SimulatedStartTime" value="1037"/>
            <property name="SimulatedEndTime" value="1049"/>
            <property name="SimulatedDuration" value="12"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusWishbone" tests="5" skipped="0" errors="0" failures="0" assertions="60" timestamp="2025-01-03T17:29:09.474462" time="0.003" file="TestSuites/TestSuiteBusWishbone.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusWishbone.stm -gstimulus_main_entry_label=$testMainSuiteBusWishbone -do &quot;run_all.do&quot; 
# Start time: 17:29:02 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 147866&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 148108&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusWishbone.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Bus Wishbone started
# testBus started
# Success
# testBus ended
# **********START*TESTCASE*testSuiteBusWishbone_testCaseBus**********
# Started at simulation time of 6459ns
# testBus started
# Success
# testBus ended
# Ended at simulation time of 11918ns
# **********END*TESTCASE*testSuiteBusWishbone_testCaseBus**********
# **********START*TESTCASE*testSuiteBusWishbone_testCaseBusVerifySuccess**********
# Started at simulation time of 11921ns
# testBusVerifySuccess started
# Success
# testBusVerifySuccess ended
# Ended at simulation time of 13158ns
# **********END*TESTCASE*testSuiteBusWishbone_testCaseBusVerifySuccess**********
# **********START*TESTCASE*testSuiteBusWishbone_testCaseBusVerifyFail**********
# Started at simulation time of 13161ns
# testBusVerifyFail started
# bus verify intended error on no match
# ** Error:  line 83, bus_verify: address=0x00000008, read=0x55555555, expected=0x00000000, mask=0xFFFFFFFF, file Bus/bus.stm
#    Time: 14435 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 verify failures, ignored
# Success
# testBusVerifyFail ended
# Ended at simulation time of 14438ns
# **********END*TESTCASE*testSuiteBusWishbone_testCaseBusVerifyFail**********
# **********START*TESTCASE*testSuiteBusWishbone_testCaseBusTimeOutRead**********
# Started at simulation time of 14441ns
# testBusTimeOutRead started
# ** Error: Bus Read timeout
#    Time: 15480 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15480 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutRead ended
# Ended at simulation time of 15483ns
# **********END*TESTCASE*testSuiteBusWishbone_testCaseBusTimeOutRead**********
# **********START*TESTCASE*testSuiteBusWishbone_testCaseBusTimeOutWrite**********
# Started at simulation time of 15486ns
# testBusTimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 16495 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutWrite ended
# Ended at simulation time of 16498ns
# **********END*TESTCASE*testSuiteBusWishbone_testCaseBusTimeOutWrite**********
# Main test suite Bus Wishbone ended
# ** Note: Expected 1 verify failures, got 1
#    Time: 17500900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 2
#    Time: 17500900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 17500900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 17:29:09 on Jan 03,2025, Elapsed time: 0:00:07
# Errors: 3, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteBusWishbone_testCaseBusVerifySuccess" assertions="12" classname="testSuiteBusWishbone" file="TestSuites/TestSuiteBusWishbone.stm" line="TestSuites/TestSuiteBusWishbone.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="11921"/>
            <property name="SimulatedEndTime" value="13158"/>
            <property name="SimulatedDuration" value="1237"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone_testCaseBus" assertions="12" classname="testSuiteBusWishbone" file="TestSuites/TestSuiteBusWishbone.stm" line="TestSuites/TestSuiteBusWishbone.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="6459"/>
            <property name="SimulatedEndTime" value="11918"/>
            <property name="SimulatedDuration" value="5459"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone_testCaseBusVerifyFail" assertions="12" classname="testSuiteBusWishbone" file="TestSuites/TestSuiteBusWishbone.stm" line="TestSuites/TestSuiteBusWishbone.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="13161"/>
            <property name="SimulatedEndTime" value="14438"/>
            <property name="SimulatedDuration" value="1277"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone_testCaseBusTimeOutWrite" assertions="12" classname="testSuiteBusWishbone" file="TestSuites/TestSuiteBusWishbone.stm" line="TestSuites/TestSuiteBusWishbone.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="15486"/>
            <property name="SimulatedEndTime" value="16498"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone_testCaseBusTimeOutRead" assertions="12" classname="testSuiteBusWishbone" file="TestSuites/TestSuiteBusWishbone.stm" line="TestSuites/TestSuiteBusWishbone.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="14441"/>
            <property name="SimulatedEndTime" value="15483"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
   </testsuite>
</testsuites>
