<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_counter" family="Cyclone" style="SUPERSET"
    fixed-name="false" temporary="false">
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GNV2B4FLZF">
        <generic name="WIDTH" value="10"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="642"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="1"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="true"/>
        <generic name="USE_SSET" value="false"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GNV2B4FLZF.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GNUIV5TX7Z">
        <generic name="WIDTH" value="6"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="37"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="1"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="false"/>
        <generic name="USE_SSET" value="true"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(6-1 downto 0)" width="6" lowerbound="0"/>
        <port name="sset" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GNUIV5TX7Z.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GN6PNIQ74A">
        <generic name="WIDTH" value="10"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="482"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="0"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="true"/>
        <generic name="USE_SSET" value="false"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GN6PNIQ74A.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GNS5ZU7DCJ">
        <generic name="WIDTH" value="20"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="-1"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="1"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="true"/>
        <generic name="USE_SSET" value="false"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(20-1 downto 0)" width="20" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GNS5ZU7DCJ.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GNJYRI37NB">
        <generic name="WIDTH" value="9"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="-1"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="1"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="true"/>
        <generic name="USE_SSET" value="false"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(9-1 downto 0)" width="9" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GNJYRI37NB.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GNPVW56BJJ">
        <generic name="WIDTH" value="10"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="-1"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="1"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="true"/>
        <generic name="USE_SSET" value="false"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GNPVW56BJJ.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GNRP3VGEH6">
        <generic name="WIDTH" value="10"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="644"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="1"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="true"/>
        <generic name="USE_SSET" value="false"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GNRP3VGEH6.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GN4HOFC7WF">
        <generic name="WIDTH" value="6"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="38"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="1"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="false"/>
        <generic name="USE_SSET" value="true"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(6-1 downto 0)" width="6" lowerbound="0"/>
        <port name="sset" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GN4HOFC7WF.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GNJOYHMX5W">
        <generic name="WIDTH" value="10"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="484"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="0"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="true"/>
        <generic name="USE_SSET" value="false"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GNJOYHMX5W.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GN7Z3LCMEE">
        <generic name="WIDTH" value="10"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="646"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="1"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="true"/>
        <generic name="USE_SSET" value="false"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GN7Z3LCMEE.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GNU6MGZBEO">
        <generic name="WIDTH" value="3"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="7"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="1"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="false"/>
        <generic name="USE_SSET" value="true"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(3-1 downto 0)" width="3" lowerbound="0"/>
        <port name="sset" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GNU6MGZBEO.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_counter_GNVYTHOFEU">
        <generic name="WIDTH" value="10"/>
        <generic name="NDIRECTION" value="1"/>
        <generic name="MODULUS" value="486"/>
        <generic name="AVALUE" value="0"/>
        <generic name="SVALUE" value="0"/>
        <generic name="USE_ENA" value="false"/>
        <generic name="USE_CNT_ENA" value="true"/>
        <generic name="USE_CIN" value="false"/>
        <generic name="USE_USR_ACLR" value="false"/>
        <generic name="USE_ASET" value="false"/>
        <generic name="USE_ALOAD" value="false"/>
        <generic name="USE_SCLR" value="true"/>
        <generic name="USE_SSET" value="false"/>
        <generic name="USE_SLOAD" value="false"/>
        <generic name="USE_COUT" value="false"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cnt_ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="cout" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_counter_GNVYTHOFEU.vhd"/>
    </instance>
    <supersetport name="sclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="data" dir="Input"
        vhdl-type="std_logic_vector(width-1 downto 0)" lowerbound="0"/>
    <supersetport name="aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="cout" dir="Output" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="user_aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="cin" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="clock" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="aset" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="aload" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="cnt_ena" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="q" dir="Output"
        vhdl-type="std_logic_vector(width-1 downto 0)" lowerbound="0"/>
    <supersetport name="ena" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="sset" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="sload" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="direction" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <parameter-static name="WIDTH" default="8" type="NATURAL"/>
    <parameter-static name="NDIRECTION" default="1" type="NATURAL"/>
    <parameter-static name="MODULUS" default="256" type="INTEGER"/>
    <parameter-static name="AVALUE" default="0" type="STRING"/>
    <parameter-static name="SVALUE" default="0" type="STRING"/>
    <parameter-static name="USE_ENA" default="false" type="STRING"/>
    <parameter-static name="USE_CNT_ENA" default="false" type="STRING"/>
    <parameter-static name="USE_CIN" default="false" type="STRING"/>
    <parameter-static name="USE_USR_ACLR" default="false" type="STRING"/>
    <parameter-static name="USE_ASET" default="false" type="STRING"/>
    <parameter-static name="USE_ALOAD" default="false" type="STRING"/>
    <parameter-static name="USE_SCLR" default="false" type="STRING"/>
    <parameter-static name="USE_SSET" default="false" type="STRING"/>
    <parameter-static name="USE_SLOAD" default="false" type="STRING"/>
    <parameter-static name="USE_COUT" default="false" type="STRING"/>
</jvgen>
