spectre_golden_spm_registers	,	V_50
status_reg	,	V_1196
cik_pciep_wreg	,	F_12
QUEUEID	,	F_28
crtc_vblank_int	,	V_977
MCB_BUSY	,	V_573
cik_enter_rlc_safe_mode	,	F_219
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_70
didt_idx_lock	,	V_20
cp_hqd_pq_rptr_report_addr_hi	,	V_522
"KABINI"	,	L_10
IH_RB_WPTR	,	V_906
devices	,	V_1108
other_heads_data_return_time	,	V_1160
scratch	,	V_303
PQ_VOLATILE	,	V_510
cik_init_gfx_cgpg	,	F_259
ENABLE_L2_FRAGMENT_PROCESSING	,	V_663
CP_ME2_PIPE0_INT_CNTL	,	V_913
size	,	V_93
pr_err	,	F_41
"(%d) pin HDP EOP bo failed\n"	,	L_53
PA_SC_LINE_STIPPLE_STATE	,	V_295
dce8_available_bandwidth	,	F_391
RADEON_FMT_DITHER_ENABLE	,	V_1113
TRAIN_DONE_D1	,	V_109
TRAIN_DONE_D0	,	V_108
IRQ_NONE	,	V_1050
MC_SEQ_SUP_CNTL	,	V_98
CP_MEC_ME2_UCODE_DATA	,	V_458
RADEON_WB_SCRATCH_OFFSET	,	V_423
"disabling GPU acceleration\n"	,	L_180
cik_enable_hdp_ls	,	F_243
"%s: %zu bytes\n"	,	L_29
a	,	V_1137
b	,	V_1144
LC_REDO_EQ	,	V_1259
c	,	V_1167
CP_RB0_CNTL	,	V_427
real_vram_size	,	V_437
i	,	V_80
j	,	V_221
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_198
k	,	V_734
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_331
CP_RB0_RPTR_ADDR_HI	,	V_432
r	,	V_19
ADDR_SURF_SAMPLE_SPLIT_2	,	V_181
cp_hqd_pq_base_hi	,	V_501
cik_enable_mc_ls	,	F_232
v	,	V_23
kv_restore_regs_for_reset	,	F_173
"force priority to high\n"	,	L_183
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_81
LB_VBLANK_STATUS	,	V_1006
cik_mc_init	,	F_185
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_919
dither	,	V_1105
"unknown num pipe config: 0x%x\n"	,	L_36
max_texture_channel_caches	,	V_238
IH_WPTR_OVERFLOW_CLEAR	,	V_943
"PCIE gen 2 link speeds already enabled\n"	,	L_186
cs_section_def	,	V_887
IH_WPTR_WRITEBACK_ENABLE	,	V_944
WAIT_REG_MEM_OPERATION	,	F_88
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_694
CP_BUSY	,	V_555
CIK_ME_UCODE_SIZE	,	V_127
PCI_EXP_LNKCTL	,	V_1239
CAYMAN_RING_TYPE_CP2_INDEX	,	V_315
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_703
cik_ib_test	,	F_111
reg_list_size	,	V_875
CP_ME1_PIPE1_INT_CNTL	,	V_910
hawaii_golden_spm_registers	,	V_55
"  CP_CPC_STATUS = 0x%08x\n"	,	L_77
"radeon/%s_mec.bin"	,	L_20
spin_unlock_irqrestore	,	F_6
CP_PFP_HALT	,	V_387
cik	,	V_153
IH_BUSY	,	V_565
wm_mask	,	V_1178
PACKET3_DMA_DATA	,	V_359
"cik_irq_set: vblank 1\n"	,	L_103
line_time	,	V_1149
le32_to_cpu	,	F_31
root	,	V_1218
CG_DCLK_STATUS	,	V_1209
R600_RING_TYPE_UVD_INDEX	,	V_1059
hard	,	V_615
SLV_MEM_AGGRESSIVE_LS_EN	,	V_813
TN_RING_TYPE_VCE2_INDEX	,	V_1062
radeon_ttm_set_active_vram_size	,	F_118
DB_DEBUG2	,	V_283
CP_PQ_WPTR_POLL_CNTL	,	V_446
DB_DEBUG3	,	V_284
"IH: D1 vblank\n"	,	L_117
SDMA0_CLK_CTRL	,	V_801
GRBM_STATUS2	,	V_6
GPU_HDP_FLUSH_REQ	,	V_321
CP_MQD_BASE_ADDR_HI	,	V_496
dev_private	,	V_1097
atom_context	,	V_1088
VGT_CACHE_INVALIDATION	,	V_291
RADEON_RESET_IH	,	V_566
CIK_CE_UCODE_SIZE	,	V_128
cik_init_cp_pg_table	,	F_251
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_688
num_doorbells	,	V_66
SDMA1_BUSY	,	V_564
pci_pcie_cap	,	F_415
queue_state	,	V_486
CP_MEQ_THRESHOLDS	,	V_277
tmp	,	V_77
"kabini"	,	L_11
"radeon/%s_mc2.bin"	,	L_27
evergreen_mc_save	,	V_579
block	,	V_722
CP_ME_CNTL	,	V_382
bytes_per_pixel	,	V_1153
GB_MACROTILE_MODE0	,	V_197
HAWAII_RB_BITMAP_WIDTH_PER_SH	,	V_224
cik_didt_wreg	,	F_7
spectre_golden_common_registers	,	V_49
IA_BUSY	,	V_552
UVD_UDEC_DB_ADDR_CONFIG	,	V_274
IRQ_HANDLED	,	V_1071
active_time	,	V_1151
radeon_ib_get	,	F_112
cik_enable_cp_pg	,	F_249
gmcon_reng_execute	,	V_602
reservation_object	,	V_345
RADEON_CG_SUPPORT_UVD_MGCG	,	V_804
SMU_CLK_SLOWDOWN_ON_PD_ENABLE	,	V_831
DRM_INFO	,	F_39
"cik startup failed on resume\n"	,	L_175
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_976
max_cu_per_sh	,	V_236
save	,	V_580
"IH: D%d flip\n"	,	L_130
ON_MONITOR_ADD	,	F_231
GMCON_PGFSM_WRITE	,	V_611
RLC_LB_CNTR_MAX	,	V_755
sh_per_se	,	V_216
enabled_rbs	,	V_223
cik_vm_init	,	F_209
current_sclk	,	V_1181
dpm_enabled	,	V_1077
ROW_SIZE_SHIFT	,	V_269
multi_gpu_tile_size	,	V_262
RADEON_RESET_GRBM	,	V_570
LB_VLINE_STATUS	,	V_1009
RADEON_GEM_DOMAIN_GTT	,	V_468
SDMA_OPCODE_NOP	,	V_1085
radeon_fence_emit	,	F_107
blit_ring_index	,	V_352
bonaire_golden_common_registers	,	V_37
cik_compute_get_wptr	,	F_134
new_fw_data	,	V_75
cik_pcie_init_compute_vmid	,	F_191
RADEON_RESET_DMA1	,	V_562
cp_table_size	,	V_1081
"cik_fw: validation failed for firmware \"%s\"\n"	,	L_17
PACKET3_INDIRECT_BUFFER_CONST	,	V_369
disabled_rbs	,	V_222
GRBM_REG_SGIT	,	F_261
new_io_mc_regs	,	V_79
CHANSIZE_MASK	,	V_636
MST_MEM_LS_EN	,	V_811
HDP_NONSURFACE_INFO	,	V_628
CP_MEC_TABLE_OFFSET	,	V_846
"si_irq_set: sw int cp2 invalid me %d\n"	,	L_99
max_pfn	,	V_686
cik_vm_fini	,	F_210
RADEON_RESET_CP	,	V_557
PCIE_DATA	,	V_31
bonaire_golden_registers	,	V_36
ADDR_SURF_THIN_MICRO_TILING	,	V_184
"kaveri"	,	L_9
cp_int_cntl	,	V_950
pipe	,	V_69
use_doorbell	,	V_470
radeon_crtc_handle_vblank	,	F_289
"IH: D2 vline\n"	,	L_121
hawaii_io_mc_regs	,	V_96
"failed initializing DMA fences (%d).\n"	,	L_171
crtc_htotal	,	V_1179
WREG32_P	,	F_292
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_268
cik_resume	,	F_329
spectre_golden_registers	,	V_48
CP_CPC_BUSY_STAT	,	V_538
BUF_SWAP_32BIT	,	V_426
cp_hqd_active	,	V_530
DAC_AUTODETECT_INT_CONTROL	,	V_927
ADDR_SURF_P4_16x16	,	V_202
accel_working	,	V_1091
latency	,	V_1162
"  SDMA1_STATUS_REG   = 0x%08X\n"	,	L_67
IH_RB_CNTL	,	V_901
tmp1	,	V_854
VCE_CMD_NO_OP	,	V_1075
"SRBM_SOFT_RESET=0x%08X\n"	,	L_84
tmp2	,	V_764
drm_pcie_get_speed_cap_mask	,	F_414
kv_save_regs_for_reset	,	F_172
emit_wait	,	V_336
"radeon/%s_pfp.bin"	,	L_15
GC_USER_RB_BACKEND_DISABLE	,	V_219
LB_D3_VBLANK_INTERRUPT	,	V_1013
DC_HPD1_INT_CONTROL	,	V_928
radeon_crtc_handle_flip	,	F_290
mc_shared_chmap	,	V_233
DC_HPD5_INT_CONTROL	,	V_933
radeon_ib	,	V_360
sc_earlyz_tile_fifo_size	,	V_245
RADEON_RESET_GFX	,	V_554
DEEP_SLEEP_CLK_SEL_MASK	,	V_1300
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_583
PACKET3_SET_CONTEXT_REG_START	,	V_897
"radeon: cp failed to lock ring (%d).\n"	,	L_49
DOORBELL_OFFSET_MASK	,	V_525
DCLK_STATUS	,	V_1203
LB_MEMORY_SIZE	,	F_380
cik_rlc_stop	,	F_168
stat_regs	,	V_981
CGTS_SM_CTRL_REG	,	V_784
DB_DEBUG	,	V_282
cik_enable_mgcg	,	F_229
FB_READ_EN	,	V_252
GDS_BUSY	,	V_550
cik_copy_cpdma	,	F_100
cp_mqd_base_addr_hi	,	V_494
r600_set_bios_scratch_engine_hung	,	F_178
RADEON_CG_SUPPORT_GFX_CGCG	,	V_766
cik_get_csb_buffer	,	F_264
rmx_type	,	V_1183
cik_enable_gfx_static_mgpg	,	F_257
gpu_pos	,	V_1222
radeon_ring_lockup_update	,	F_180
CIK_DIDT_IND_DATA	,	V_22
RADEON_WB_CP_RPTR_OFFSET	,	V_431
"(%d) map MQD bo failed\n"	,	L_57
"radeon/%s_mec2.bin"	,	L_21
radeon_update_bandwidth_info	,	F_189
yclk	,	V_1134
mode_config_initialized	,	V_1189
cp_hqd_pq_rptr_report_addr	,	V_521
mc_fw	,	V_83
dce8_wm_params	,	V_1131
SC_HIZ_TILE_FIFO_SIZE	,	F_71
VMID	,	F_27
cp_mqd_base_addr	,	V_493
CG_ECLK_STATUS	,	V_1212
CP_STALLED_STAT3	,	V_534
CP_STALLED_STAT2	,	V_533
CP_STALLED_STAT1	,	V_532
NOOFCOLS_MASK	,	V_258
mc_id	,	V_716
"IH: HPD3\n"	,	L_133
VBLANK_ACK	,	V_1007
"cik_irq_set: vblank 5\n"	,	L_107
lb_vblank_lead_lines	,	V_1186
CP_HPD_EOP_VMID	,	V_481
d3grph_int	,	V_999
BUG	,	F_38
RREG32_SMC	,	F_9
radeon_surface_init	,	F_347
be32_to_cpup	,	F_33
HDP_NONSURFACE_BASE	,	V_627
macrotile_mode_array	,	V_156
"radeon: MC ucode required for NI+.\n"	,	L_181
CHIP_KABINI	,	V_39
CP_RB0_BASE_HI	,	V_436
hpd_eop_gpu_addr	,	V_469
NOOFCOLS_SHIFT	,	V_259
DRM_UDELAY	,	F_86
fw_data	,	V_74
cik_cp_compute_start	,	F_140
PCIE_CNTL2	,	V_808
num_fw	,	V_123
ATOM_DEVICE_LCD_SUPPORT	,	V_1109
kv_reset_save_regs	,	V_601
RLC_GPR_REG2	,	V_749
"IH: IH event w/o asserted irq bit?\n"	,	L_116
DRM_PCIE_SPEED_50	,	V_1228
FMT_SPATIAL_DITHER_EN	,	V_1116
ecclk	,	V_1211
RADEON_CG_SUPPORT_BIF_LS	,	V_809
reference_clock	,	V_56
mec_hdr	,	V_453
div_u64	,	F_395
cik_sdma_enable	,	F_337
CIK_RB_BITMAP_WIDTH_PER_SH	,	V_225
fw_size	,	V_394
CP_MEC_ME1_UCODE_DATA	,	V_455
cu_bitmap	,	V_859
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_60
tile	,	V_151
RPTR_BLOCK_SIZE_MASK	,	V_507
cik_get_rb_disabled	,	F_58
PCIE_INDEX	,	V_30
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_622
STCTRL_STUTTER_EN	,	V_610
INVALIDATE_L2_CACHE	,	V_668
new_fw	,	V_84
CP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_524
sh_mem_config	,	V_646
"IH: HPD_RX 3\n"	,	L_139
dce8_latency_watermark	,	F_394
"enabling PCIE gen 3 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_185
ES_AND_GS_AUTO	,	V_293
PCIE_LC_SPEED_CNTL	,	V_1230
PCIE_LC_N_FTS_CNTL	,	V_1269
full	,	V_1138
"Mode too big for LB!\n"	,	L_182
radeon_hard_reset	,	V_616
TA_CNTL_AUX	,	V_279
gpu_addr	,	V_327
LB_D4_VBLANK_INTERRUPT	,	V_1015
me_req_size	,	V_113
"radeon/%s_sdma.bin"	,	L_24
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_702
BONAIRE_MC2_UCODE_SIZE	,	V_132
DOORBELL_SOURCE	,	V_526
FMT_RGB_RANDOM_ENABLE	,	V_1118
UVD_STATUS	,	V_16
ptr	,	V_67
__le32	,	T_3
"  SDMA0_STATUS_REG   = 0x%08X\n"	,	L_66
radeon_kfd_suspend	,	F_333
"(%d) reserve MQD bo failed\n"	,	L_50
hdr	,	V_86
cik_wait_for_rlc_serdes	,	F_216
PACKET3_SET_UCONFIG_REG	,	V_310
next_rptr_gpu_addr	,	V_376
cik_set_uvd_clock	,	F_408
GC_USER_SHADER_ARRAY_CONFIG	,	V_856
CIK_SDMA_UCODE_SIZE	,	V_133
cik_ring_test	,	F_79
HAWAII_IO_MC_REGS_SIZE	,	V_97
DC_HPD1_RX_INTERRUPT	,	V_1028
"radeon: cp failed to get scratch reg (%d).\n"	,	L_37
PACKET3_PREAMBLE_CNTL	,	V_409
LC_N_FTS_MASK	,	V_1307
"Failed to load MC firmware!\n"	,	L_167
numchan	,	V_634
mc_arb_ramcfg	,	V_234
cp_m1p0	,	V_951
macrotile	,	V_155
dce8_check_latency_hiding	,	F_398
VGT_GS_VERTEX_REUSE	,	V_294
disp_int	,	V_982
mc_client	,	V_715
has_uvd	,	V_824
ce_hdr	,	V_392
PAGE_TABLE_BLOCK_SIZE	,	F_202
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_643
PROTECTIONS_SHIFT	,	V_721
"(%d) create MQD bo failed\n"	,	L_55
HDP_LS_ENABLE	,	V_818
LB_INTERRUPT_MASK	,	V_918
GRPH_PFLIP_INT_MASK	,	V_980
rptr_offs	,	V_439
DPG_PIPE_LATENCY_CONTROL	,	V_1188
cik_irq_process	,	F_283
cik_compute_set_wptr	,	F_135
ARRAY_2D_TILED_THIN1	,	V_170
WRITE_DATA_DST_SEL	,	F_110
ptr_mask	,	V_1036
num_crtc	,	V_921
P_IGNORE_EDB_ERR	,	V_1275
ROQ_PQ_IB_FLIP	,	V_509
LC_XMIT_N_FTS_OVERRIDE_EN	,	V_1271
cp2_ring	,	V_1038
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_1282
"IH: D6 vline\n"	,	L_129
ADDR_SURF_BANK_HEIGHT_1	,	V_191
cik_mm_rdoorbell	,	F_19
ADDR_SURF_BANK_HEIGHT_2	,	V_190
ADDR_SURF_BANK_HEIGHT_4	,	V_187
ADDR_SURF_2_BANK	,	V_195
pm_method	,	V_1089
vce_v2_0_enable_mgcg	,	F_245
buffer_alloc	,	V_1123
ADDR_SURF_BANK_HEIGHT_8	,	V_201
rb_bufsz	,	V_416
INTERRUPT_CNTL	,	V_938
"cik_irq_set: hpd 3\n"	,	L_110
SOFT_RESET_GFX	,	V_589
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_670
"cik_irq_set: sw int dma1\n"	,	L_101
cik_set_uvd_clocks	,	F_411
restart_ih	,	V_1051
SDMA0_ME_CNTL	,	V_585
HAWAII_MC_UCODE_SIZE	,	V_135
CP_SEM_WAIT_TIMER	,	V_418
GRBM_GFX_INDEX	,	V_212
CG_MULT_THERMAL_STATUS	,	V_26
RLC_LB_CNTL	,	V_732
CP_MEC_ME2_UCODE_ADDR	,	V_457
r600_ring_init	,	F_299
cik_update_cg	,	F_244
"IH: GUI idle\n"	,	L_153
sdma_fw	,	V_149
"Illegal instruction in command stream\n"	,	L_149
mec2_fw	,	V_147
latency_hiding	,	V_1173
mem_max_burst_length_bytes	,	V_257
CGTS_OVERRIDE	,	V_787
SRBM_INT_CNTL	,	V_249
SPI_CONFIG_CNTL_1	,	V_286
radeon_ring_write	,	F_83
cik_pcie_gen3_enable	,	F_316
cik_sdma_resume	,	F_324
RADEON_NUM_OF_VMIDS	,	V_711
DPG_WATERMARK_MASK_CONTROL	,	V_1187
radeon_bo_unref	,	F_147
clear_state_gpu_addr	,	V_871
DC_HPD6_INTERRUPT	,	V_1027
radeon_get_clock_info	,	F_348
gb_addr_config	,	V_231
"radeon: failed to get ib (%d).\n"	,	L_43
cik_print_gpu_status_regs	,	F_161
shutdown	,	V_1049
cik_cp_load_microcode	,	F_157
LC_GO_TO_RECOVERY	,	V_1273
disp_clk_request_efficiency	,	V_1142
bridge_cfg	,	V_1233
CP_ME1_PIPE2_INT_CNTL	,	V_911
"cik_smc: Bogus length %zu in firmware \"%s\"\n"	,	L_33
GRPH_INT_STATUS	,	V_997
gmcon_misc	,	V_604
CP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_518
PLL_POWER_STATE_IN_OFF_0	,	F_421
rlc_req_size	,	V_116
DRM_PCIE_SPEED_80	,	V_1229
PLL_POWER_STATE_IN_OFF_1	,	F_423
"SRBM_READ_ERROR: 0x%x\n"	,	L_143
temp	,	V_24
CB_BUSY	,	V_549
PIPEID	,	F_25
src_id	,	V_1039
cur_size_in_bytes	,	V_354
cik_semaphore_ring_emit	,	F_98
NOOFCHAN_MASK	,	V_637
atomic_xchg	,	F_284
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_675
MACRO_TILE_ASPECT	,	F_52
cik_enable_bif_mgls	,	F_239
RLC_GPM_SCRATCH_ADDR	,	V_868
MPLL_CLKOUT_SEL	,	F_431
RLC_SAVE_AND_RESTORE_BASE	,	V_877
SAMPLE_SPLIT	,	F_49
MQD_VMID_MASK	,	V_499
cik_srbm_select	,	F_24
upper_32_bits	,	F_94
GFX_POWER_STATUS	,	V_750
gpu_cfg	,	V_1234
ce_req_size	,	V_114
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_689
dev	,	V_142
RLC_GPM_UCODE_ADDR	,	V_761
ADDR_SURF_ROTATED_MICRO_TILING	,	V_185
SPI_CONFIG_CNTL	,	V_280
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_671
ARRAY_SIZE	,	F_16
num_gpu_pages	,	V_344
ECLK_STATUS	,	V_1213
"(%d) pin MQD bo failed\n"	,	L_56
"IB initialization failed (%d).\n"	,	L_173
BANK_SELECT	,	F_199
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_80
crtc_offset	,	V_1120
RADEON_PG_SUPPORT_GDS	,	V_834
LB_D3_VLINE_INTERRUPT	,	V_1014
LB_D6_VLINE_INTERRUPT	,	V_1020
pci_read_config_word	,	F_416
"HAWAII"	,	L_6
MC_VM_FB_LOCATION	,	V_626
bios	,	V_1093
"cik_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_28
INT_SEL	,	F_96
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_700
IDLE_POLL_COUNT_MASK	,	V_882
active_cus	,	V_276
ALIGNMENT_MODE	,	F_192
"radeon: moving bo (%d).\n"	,	L_41
FORCE_EOV_MAX_REZ_CNT	,	F_74
mc_vram_size	,	V_642
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_658
hpd	,	V_462
cp_mqd_control	,	V_497
order_base_2	,	F_126
CB_CGTT_SCLK_CTRL	,	V_775
dp_work	,	V_1066
ROW_SIZE	,	F_63
SDMA0_REGISTER_OFFSET	,	V_14
"cik_irq_set: vblank 0\n"	,	L_102
ce_fw	,	V_145
DC_HPD5_RX_INTERRUPT	,	V_1033
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_1192
LB_D5_VBLANK_INTERRUPT	,	V_1017
PACKET3_SET_UCONFIG_REG_START	,	V_311
usepfp	,	V_728
radeon_fence_process	,	F_291
SDMA0_POWER_CNTL	,	V_803
GENERAL_PWRMGT	,	V_60
VC_AND_TC	,	V_292
radeon_scratch_get	,	F_80
"cik_irq_process start: rptr %d, wptr %d\n"	,	L_115
"failed initializing UVD (%d).\n"	,	L_160
bonaire_io_mc_regs	,	V_94
BANK_WIDTH	,	F_50
CP_ME1_PIPE0_INT_CNTL	,	V_909
RADEON_RESET_SEM	,	V_568
RADEON_WB_CP2_RPTR_OFFSET	,	V_520
bonaire_golden_spm_registers	,	V_38
cik_enable_mc_mgcg	,	F_233
usecs_to_jiffies	,	F_116
"  GRBM_STATUS2=0x%08X\n"	,	L_59
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1	,	V_1111
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2	,	V_1112
PCI_EXP_LNKCTL_HAWD	,	V_1240
CG_CLKPIN_CNTL_2	,	V_1303
kalindi_rlc_save_restore_register_list	,	V_1079
count	,	V_886
clear_state_size	,	V_872
FMT_TRUNCATE_DEPTH	,	F_376
LC_L0S_INACTIVITY_MASK	,	V_1277
PRIV_REG_INT_ENABLE	,	V_970
PCIE_LC_LINK_WIDTH_CNTL	,	V_1246
FMT_FRAME_RANDOM_ENABLE	,	V_1114
cik_gfx_is_lockup	,	F_179
"IH: D3 vline\n"	,	L_123
cp_hqd_pq_control	,	V_504
io_debug_array_offset_bytes	,	V_90
"failed VCE resume (%d).\n"	,	L_162
LC_UPCONFIGURE_DIS	,	V_1249
DC_HPD2_RX_INTERRUPT	,	V_1030
LC_L1_INACTIVITY_MASK	,	V_1278
SDMA0_CNTL	,	V_907
pipe_offset	,	V_1124
SC_BUSY	,	V_543
vclk	,	V_1204
SRBM_INT_ACK	,	V_250
asic	,	V_350
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_696
radeon_gem_fini	,	F_364
AUTO_INVLD_EN	,	F_76
kalindi_golden_registers	,	V_41
RREG32_UVD_CTX	,	F_237
RLC_GPM_STAT	,	V_745
cik_init_ao_cu_mask	,	F_255
DC_HPD6_RX_INTERRUPT	,	V_1034
sc_prim_fifo_size_frontend	,	V_242
mc_req_size	,	V_117
PACKET3_BASE_INDEX	,	F_122
"Expecting atombios for cayman GPU\n"	,	L_176
fw_name	,	V_121
rptr	,	V_438
LC_RENEGOTIATION_SUPPORT	,	V_1247
radeon_ring_test_lockup	,	F_181
vm_id	,	V_362
SM_MODE_ENABLE	,	V_786
lock	,	V_1052
CP_HQD_PQ_BASE_HI	,	V_503
EOP_TCL1_ACTION_EN	,	V_329
EOP_SIZE_MASK	,	V_483
"IH: VCE int: 0x%08x\n"	,	L_146
DC_HPDx_INT_ACK	,	V_1022
vram_width	,	V_639
radeon_ib_pool_fini	,	F_358
RPTR_REARM	,	V_949
encoder	,	V_1095
dram_bandwidth	,	V_1145
DMIF_BUFFERS_ALLOCATED_COMPLETED	,	V_1130
TMON_CLK_SEL	,	F_428
CIK_DIDT_IND_INDEX	,	V_21
CONFIG_MEMSIZE	,	V_614
PROTECTIONS_MASK	,	V_720
radeon_sync	,	V_347
SRBM_GFX_CNTL	,	V_73
status	,	V_714
SH_MEM_APE1_BASE	,	V_650
"  SRBM_STATUS2=0x%08X\n"	,	L_65
DISABLE_GDS_PG	,	V_835
RUN_MASK	,	V_99
cp_hqd_pq_wptr_poll_addr_hi	,	V_516
num_mec	,	V_463
DYN_PER_CU_PG_ENABLE	,	V_866
PA_SC_FORCE_EOV_MAX_CNTS	,	V_290
size_in_bytes	,	V_353
pcie_capability_read_dword	,	F_426
HDP_NONSURFACE_SIZE	,	V_629
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_73
"IH: thermal low to high\n"	,	L_151
copy_ring_index	,	V_383
dpm	,	V_1063
"failed initializing VCE2 fences (%d).\n"	,	L_164
CP0	,	V_319
CP_MEC_CNTL	,	V_450
CP2	,	V_316
CP6	,	V_317
"radeon: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_48
SH_MEM_CONFIG_GFX_DEFAULT	,	V_706
cik_cp_compute_resume	,	F_154
"IH: HPD_RX 1\n"	,	L_137
RLC_SERDES_WR_CU_MASTER_MASK	,	V_767
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_620
MSG_ENTER_RLC_SAFE_MODE	,	V_748
GRBM_CNTL	,	V_248
CP_ME_RAM_DATA	,	V_401
TC1_MASTER_BUSY	,	V_739
regs_size	,	V_81
cik_enable_hdp_mgcg	,	F_242
cik_irq_set	,	F_275
CC_RB_BACKEND_DISABLE	,	V_217
"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n"	,	L_114
size_t	,	T_4
RADEON_PG_SUPPORT_GFX_SMG	,	V_863
radeon_uvd_resume	,	F_301
AUTO_PG_EN	,	V_850
RADEON_CG_BLOCK_GFX	,	V_819
eop_gpu_addr	,	V_473
DC_HPDx_INT_POLARITY	,	V_929
cik_cp_fini	,	F_158
"failed initializing VCE1 ring (%d).\n"	,	L_165
IH_RB_ENABLE	,	V_903
cik_enable_gfx_cgpg	,	F_254
radeon_crtc	,	V_1099
radeon_vce_suspend	,	F_340
CP_PFP_UCODE_ADDR	,	V_395
GFX_PG_SRC	,	V_876
encoder_id	,	V_1110
cik_cp_compute_fini	,	F_141
"radeon: fence wait failed (%d).\n"	,	L_45
SC_EARLYZ_TILE_FIFO_SIZE	,	F_72
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_698
header	,	V_88
bo_offset	,	V_838
CGCG_EN	,	V_773
max_src_lines_per_dst_line	,	V_1163
has_vce	,	V_1074
cp_hqd_vmid	,	V_528
gtt_start	,	V_672
CHIP_BONAIRE	,	V_34
RLC_SERDES_CU_MASTER_BUSY	,	V_735
TMON_CLK_SEL_MASK	,	V_1298
MGCG_OVERRIDE_1	,	V_794
MGCG_OVERRIDE_0	,	V_782
mec	,	V_460
dividers	,	V_1198
d1grph_int	,	V_996
THM_CLK_CNTL	,	V_1296
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_922
RADEON_CG_SUPPORT_GFX_CGTS_LS	,	V_788
request_firmware	,	F_40
reg_base	,	V_305
HDP_HOST_PATH_CNTL	,	V_298
CHIP_MULLINS	,	V_44
DOORBELL_EN	,	V_489
"IH: D5 vline\n"	,	L_127
writel	,	F_23
ADDR_SURF_TILE_SPLIT_4KB	,	V_168
GRBM_READ_TIMEOUT	,	F_62
CP_CE_UCODE_ADDR	,	V_398
cik_fini_cg	,	F_167
DC_HPD1_INTERRUPT	,	V_1021
radeon_fence_wait_timeout	,	F_115
cik_irq_disable	,	F_279
LC_INITIATE_LINK_SPEED_CHANGE	,	V_1263
ENABLE_PA_SC_OUT_OF_ORDER	,	V_302
VM_INVALIDATE_REQUEST	,	V_644
CP_CPF_DEBUG	,	V_478
radeon_ib_pool_init	,	F_325
"  GRBM_STATUS=0x%08X\n"	,	L_58
R600_WB_IH_WPTR_OFFSET	,	V_946
fence	,	V_324
RADEON_CG_SUPPORT_MC_MGCG	,	V_798
aper_size	,	V_641
PIPE_INTERLEAVE_SIZE_MASK	,	V_267
cik_cp_gfx_enable	,	F_117
LC_L1_INACTIVITY	,	F_420
VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT	,	V_1060
PACKET3_DMA_DATA_CP_SYNC	,	V_358
dclk	,	V_1205
RADEON_CG_SUPPORT_HDP_LS	,	V_817
doorbell	,	V_65
cs_extent_def	,	V_889
current_data_rate	,	V_1224
"IH: D4 vblank\n"	,	L_124
LC_XMIT_N_FTS_MASK	,	V_1270
FMT_TRUNCATE_EN	,	V_1117
RLC_MEM_LS_EN	,	V_793
PKR_MAP	,	F_60
LC_DYN_LANES_PWR_STATE_MASK	,	V_1289
jt_offset	,	V_842
BONAIRE_GB_ADDR_CONFIG_GOLDEN	,	V_246
cik_gfx_get_rptr	,	F_130
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_75
semaphore	,	V_335
gmcon_misc3	,	V_606
radeon_pci_config_reset	,	F_176
PACKET3_RELEASE_MEM	,	V_333
cik_get_gpu_clock_counter	,	F_407
"IH: D2 vblank\n"	,	L_120
radeon_sync_free	,	F_103
"Failed to init rlc BOs!\n"	,	L_168
"IH: HPD_RX 4\n"	,	L_140
min	,	F_392
RADEON_USEC_IB_TEST_TIMEOUT	,	V_379
MC_VM_AGP_BOT	,	V_632
"cik_irq_set: hpd 6\n"	,	L_113
BCLK_AS_XCLK	,	V_1302
rdev	,	V_2
FAULT_VMID_MASK	,	V_717
to_radeon_encoder	,	F_370
interlaced	,	V_1169
smc_req_size	,	V_119
d6grph_int	,	V_1002
dmif_req_bandwidth	,	V_1147
RADEON_CG_SUPPORT_GFX_CP_LS	,	V_778
"IH: CP EOP\n"	,	L_147
LOAD_BALANCE_ENABLE	,	V_733
PACKET3_WAIT_REG_MEM	,	V_320
protections	,	V_719
radeon_vce_resume	,	F_311
reg_index	,	V_896
FORCE_BIF_REFCLK_EN	,	V_1304
SDMA_PACKET	,	F_323
ADDR_SURF_BANK_WIDTH_4	,	V_206
XTALIN_DIVIDE	,	V_63
queue_reset	,	V_1047
ADDR_SURF_BANK_WIDTH_2	,	V_204
ADDR_SURF_BANK_WIDTH_1	,	V_186
disp_priority	,	V_1185
CP_ME1_PIPE3_INT_CNTL	,	V_912
cik_fini_pg	,	F_166
radeon_use_pflipirq	,	V_1057
EOP_TC_ACTION_EN	,	V_330
radeon_bo_kmap	,	F_152
cik_pcie_gart_disable	,	F_203
PA_CL_ENHANCE	,	V_299
R600_WB_DMA_RPTR_OFFSET	,	V_1084
"mullins"	,	L_13
SH_MEM_BASES	,	V_652
RADEON_CG_SUPPORT_HDP_MGCG	,	V_814
PCI_EXP_DEVSTA	,	V_1254
RADEON_CG_SUPPORT_GFX_MGCG	,	V_776
"IH: UVD int: 0x%08x\n"	,	L_144
mode_info	,	V_1087
dmif_size	,	V_1166
ids	,	V_364
vce_v2_0_resume	,	F_312
idx	,	V_309
installed	,	V_968
CP_HQD_VMID	,	V_529
RLC_LB_CNTR_INIT	,	V_754
cik_enable_cgcg	,	F_228
CP_HQD_PQ_RPTR	,	V_442
GRPH_PFLIP_INT_OCCURRED	,	V_1003
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_664
printk	,	F_212
"failed VCE (%d) init.\n"	,	L_161
"radeon/%s_smc.bin"	,	L_31
GMCON_PGFSM_CONFIG	,	V_612
PACKET3_WRITE_DATA	,	V_375
"si_irq_set: sw int cp2\n"	,	L_97
dev_err	,	F_195
"IH: D6 vblank\n"	,	L_128
CP_MQD_BASE_ADDR	,	V_495
cpu_to_le32	,	F_252
DC_HPDx_RX_INT_ACK	,	V_1029
GRBM_REG_SGIT_MASK	,	V_885
PACKET3_PFP_SYNC_ME	,	V_341
CP_MEC_ME1_UCODE_ADDR	,	V_454
mask	,	V_214
disp_dram_allocation	,	V_1139
"smc: error loading firmware \"%s\"\n"	,	L_32
KV_RLC_UCODE_SIZE	,	V_138
GMCON_MISC	,	V_605
"IH: HPD4\n"	,	L_134
"radeon: IH init failed (%d).\n"	,	L_172
release_firmware	,	F_43
VM_CONTEXT0_CNTL2	,	V_679
LB_D4_VLINE_INTERRUPT	,	V_1016
CP_ME2_PIPE3_INT_CNTL	,	V_916
"IH: SDMA trap\n"	,	L_150
DMIF_BUFFERS_ALLOCATED	,	F_381
save_restore_gpu_addr	,	V_878
wake_up_all	,	F_295
num_queue	,	V_465
CP_RB_WPTR_DELAY	,	V_420
ARRAY_LINEAR_ALIGNED	,	V_179
cik_scratch_init	,	F_78
base	,	V_1126
SDMA1_REGISTER_OFFSET	,	V_15
SM_MODE	,	F_230
dce8_average_bandwidth_vs_dram_bandwidth_for_display	,	F_396
dce8_dram_bandwidth_for_display	,	F_388
LATENCY_WATERMARK_MASK	,	F_402
GMCON_MISC3	,	V_607
pipe_id	,	V_1043
enable	,	V_381
REPLAY_MEM_LS_EN	,	V_812
"MULLINS"	,	L_12
val	,	V_4
godavari_golden_registers	,	V_45
CP_HQD_PQ_BASE	,	V_502
LC_CURRENT_DATA_RATE_SHIFT	,	V_1232
pciep_idx_lock	,	V_29
RLC_LB_PARAMS	,	V_757
"No VRAM object for PCIE GART.\n"	,	L_87
work	,	V_1070
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_987
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_989
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_991
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_993
cp_table_ptr	,	V_841
DISP_INTERRUPT_STATUS_CONTINUE6	,	V_995
RADEON_CG_BLOCK_BIF	,	V_822
be32_to_cpu	,	F_253
cik_gpu_pci_config_reset	,	F_174
radeon_ring_unlock_commit	,	F_85
RB_RPTR_WR_ENA	,	V_428
"radeon: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_40
KMD_QUEUE	,	V_512
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_920
mqd	,	V_477
dce8_average_bandwidth	,	F_393
LB_D5_VLINE_INTERRUPT	,	V_1018
LC_CURRENT_DATA_RATE_MASK	,	V_1231
MEC_ME1_HALT	,	V_451
cursor_line_pair_return_time	,	V_1158
SH_BROADCAST_WRITES	,	V_210
PIPE_CONFIG	,	F_47
CP_RB0_RPTR_ADDR	,	V_430
HAWAII_SMC_UCODE_SIZE	,	V_137
LB_D2_VBLANK_INTERRUPT	,	V_1011
ENABLE_ADVANCED_DRIVER_MODEL	,	V_659
LB_MEMORY_CONFIG	,	F_379
wm_low	,	V_1174
gtt_size	,	V_709
evergreen_mc_wait_for_idle	,	F_170
cik_cp_resume	,	F_159
max_shader_engines	,	V_164
max_rb_num_per_se	,	V_215
WRITE_DATA_ENGINE_SEL	,	F_214
VLINE_ACK	,	V_1010
radeon_dpm_get_mclk	,	F_400
hpd1	,	V_958
hpd2	,	V_959
hpd3	,	V_960
hpd4	,	V_961
hpd5	,	V_962
hpd6	,	V_963
SC_BACKEND_PRIM_FIFO_SIZE	,	F_70
RLC_CNTL	,	V_742
dce8_bandwidth_update	,	F_405
CP_RB0_WPTR	,	V_429
vm_manager	,	V_685
"ib test on ring %d succeeded in %u usecs\n"	,	L_47
IH_WPTR_OVERFLOW_ENABLE	,	V_942
udelay	,	F_34
high_to_low	,	V_1065
GPU_COUNTER_CLK	,	V_61
GFX_CLOCK_STATUS	,	V_751
RADEON_RESET_COMPUTE	,	V_587
RASTER_CONFIG_RB_MAP_3	,	V_227
RLC_PG_CNTL	,	V_827
"failed initializing VCE1 fences (%d).\n"	,	L_163
dce8_dram_bandwidth	,	F_383
cik_halt_rlc	,	F_218
RASTER_CONFIG_RB_MAP_0	,	V_228
SRBM_STATUS2	,	V_12
RASTER_CONFIG_RB_MAP_2	,	V_229
LC_RECONFIG_NOW	,	V_1253
cik_disable_interrupt_state	,	F_267
CMON_CLK_SEL	,	F_427
radeon_ring_unlock_undo	,	F_108
GPU_HDP_FLUSH_DONE	,	V_322
"failed initializing VCE (%d).\n"	,	L_166
CP_ME_RAM_RADDR	,	V_402
ADDR_SURF_TILE_SPLIT_512B	,	V_176
revision	,	V_125
DCM	,	V_807
hpd_eop_obj	,	V_461
FMT_BIT_DEPTH_CONTROL	,	V_1119
vram_scratch	,	V_625
SEM_BUSY	,	V_567
RLC_GPM_SCRATCH_DATA	,	V_870
CG_VCLK_CNTL	,	V_1206
"ci_fw: mixing new and old firmware!\n"	,	L_34
ON_MONITOR_ADD_MASK	,	V_790
dfixed_const	,	F_384
radeon_sync_create	,	F_101
RADEON_CG_SUPPORT_MC_LS	,	V_796
available_bandwidth	,	V_1156
PCI_EXP_LNKCTL2	,	V_1256
schedule_work	,	F_293
PCI_EXP_DEVSTA_TRPND	,	V_1255
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_1283
cik_vce_start	,	F_310
sc_hiz_tile_fifo_size	,	V_244
pci_clear_master	,	F_175
ADDR_SURF_4_BANK	,	V_194
RLC_SERDES_WR_CTRL	,	V_772
reset_mask	,	V_541
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_699
"cik_irq_set: hpd 2\n"	,	L_109
rlc_firmware_header_v1_0	,	V_760
max_sh_per_se	,	V_237
UVD_UDEC_ADDR_CONFIG	,	V_273
line_fill_time	,	V_1165
RADEON_PG_SUPPORT_CP	,	V_832
ucode_size_bytes	,	V_91
BYPASS_VM	,	V_705
cik_vm_decode_fault	,	F_211
"cik_irq_set: vblank 4\n"	,	L_106
vblank_queue	,	V_1056
cik_enable_interrupts	,	F_265
radeon_bo_unreserve	,	F_146
RADEON_CG_SUPPORT_GFX_MGLS	,	V_777
LATENCY_HIGH_WATERMARK	,	F_404
sclk	,	V_1141
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_647
fixed20_12	,	T_9
crtc_id	,	V_1125
LC_SET_QUIESCE	,	V_1258
ARRAY_PRT_2D_TILED_THIN1	,	V_178
GRBM_STATUS_SE3	,	V_10
GRBM_STATUS_SE2	,	V_9
CP_RB_VMID	,	V_421
GRBM_STATUS_SE1	,	V_8
GRBM_STATUS_SE0	,	V_7
"ring test on %d succeeded in %d usecs\n"	,	L_39
radeon_get_monitor_bpc	,	F_374
radeon_atom_get_clock_dividers	,	F_409
num_pipe_configs	,	V_161
"radeon: fence wait timed out.\n"	,	L_46
RADEON_CG_BLOCK_SDMA	,	V_821
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_69
thermal	,	V_1064
SOFT_RESET_DC	,	V_593
RADEON_CG_SUPPORT_SDMA_MGCG	,	V_800
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_71
CP_HQD_PQ_WPTR_POLL_ADDR	,	V_517
dfixed_div	,	F_385
unlikely	,	F_143
CP_HQD_PQ_RPTR_REPORT_ADDR	,	V_523
cik_ring_ib_execute	,	F_109
gpu_clock_mutex	,	V_1191
cik_vce_resume	,	F_313
ring_obj	,	V_1072
new_smc	,	V_124
QUEUE_SIZE_MASK	,	V_506
CP_MEM_LS_EN	,	V_780
radeon_fence	,	V_323
dram_channels	,	V_1135
r600_vram_scratch_init	,	F_318
disable_plloff_in_l1	,	V_1266
"cik_irq_set: hpd 1\n"	,	L_108
r600_ih_ring_init	,	F_353
GC_MASTER_BUSY	,	V_737
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_187
sumo_rlc_fini	,	F_356
cik_setup_rb	,	F_59
cik_get_cu_active_bitmap	,	F_65
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_413
ASIC_IS_AVIVO	,	F_344
RREG32	,	F_2
MESSAGE	,	F_220
interrupt_cntl	,	V_936
LC_LINK_WIDTH_SHIFT	,	V_1250
reference_freq	,	V_58
num_tile_pipes	,	V_256
ucode_size	,	V_82
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_660
active_cu_number	,	V_857
PAGE_TABLE_DEPTH	,	F_201
dram_efficiency	,	V_1133
ADDR_SURF_P16_32x32_8x16	,	V_183
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_107
irq	,	V_967
RLC_GPU_CLOCK_COUNT_MSB	,	V_1194
"IH: D5 vblank\n"	,	L_126
CP_HQD_PQ_CONTROL	,	V_505
cik_get_csb_size	,	F_263
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_923
cp_hqd_pq_rptr	,	V_491
RLC_GPM_BUSY	,	V_746
EVENT_TYPE	,	F_92
GRBM_SOFT_RESET	,	V_599
SCRATCH_UMSK	,	V_433
"reading beyond doorbell aperture: 0x%08x!\n"	,	L_1
hawaii_golden_registers	,	V_53
cik_gfx_set_wptr	,	F_132
reg	,	V_3
num_reg	,	V_304
LC_DYN_LANES_PWR_STATE	,	F_425
MC_VM_MX_L1_TLB_CNTL	,	V_655
ret	,	V_935
PCIE_LC_CNTL	,	V_1276
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_1285
spll	,	V_57
LC_LINK_WIDTH_MASK	,	V_1248
mc2_req_size	,	V_120
PA_SC_FIFO_SIZE	,	V_287
MC_SEQ_IO_DEBUG_INDEX	,	V_100
SOFT_RESET_SDMA	,	V_591
SOFT_RESET_IH	,	V_596
SDMA0_GFX_VIRTUAL_ADDR	,	V_707
si_rlc_reset	,	F_224
RADEON_PG_SUPPORT_RLC_SMU_HS	,	V_829
"(%d) create HDP EOP bo failed\n"	,	L_52
VM_CONTEXT1_CNTL2	,	V_690
pci_write_config_word	,	F_417
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_617
sh_mem_bases	,	V_645
is_atom_bios	,	V_1092
num_rbs	,	V_162
sc_prim_fifo_size_backend	,	V_243
RLC_PG_DELAY	,	V_883
"Wait for MC idle timedout !\n"	,	L_82
mc_latency	,	V_1155
RLC_GPM_UCODE_DATA	,	V_762
DC_HPD2_INT_CONTROL	,	V_930
atom_asic_init	,	F_330
RADEON_RESET_VMC	,	V_572
d5grph_int	,	V_1001
cik_enable_gui_idle_interrupt	,	F_160
gtt_end	,	V_674
DC_HPD6_INT_CONTROL	,	V_934
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_72
cik_get_allowed_info_register	,	F_1
MC_ARB_RAMCFG	,	V_255
DC_HPD4_INT_CONTROL	,	V_932
SE_MASTER_BUSY_MASK	,	V_736
lb_size	,	V_1171
cik_enable_lbpw	,	F_215
queue_dp	,	V_1046
dce8_program_watermarks	,	F_399
DRM_DEBUG	,	F_36
family	,	V_33
"Loading %s Microcode\n"	,	L_14
mec_req_size	,	V_115
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_677
SOFT_RESET_MC	,	V_598
VM_L2_CNTL	,	V_661
num_gpus	,	V_261
CLOCK_GATING_DIS	,	V_815
pfp_fw	,	V_141
current_lw	,	V_1238
RLC_BUSY	,	V_558
"IH: HPD_RX 2\n"	,	L_138
RENG_EXECUTE_ON_REG_UPDATE	,	V_609
d2grph_int	,	V_998
latency_tolerant_lines	,	V_1172
RADEON_CG_BLOCK_HDP	,	V_825
ENABLE_L1_FRAGMENT_PROCESSING	,	V_657
DCLK_DIVIDER_MASK	,	V_1201
radeon_bo_create	,	F_150
"writing beyond doorbell aperture: 0x%08x!\n"	,	L_2
HAWAII_GB_ADDR_CONFIG_GOLDEN	,	V_247
VGA_MEMORY_DISABLE	,	V_619
ddev	,	V_1053
cp_hqd_pq_base	,	V_500
radeon_gart_table_vram_unpin	,	F_204
radeon_bo_kunmap	,	F_153
MC_SEQ_SUP_PGM	,	V_105
DC_HPD3_INTERRUPT	,	V_1024
INTERRUPT_CNTL2	,	V_937
INDIRECT_BUFFER_VALID	,	V_366
pg_flags	,	V_828
radeon_ucode_print_gfx_hdr	,	F_120
radeon_uvd_fini	,	F_361
connector	,	V_1102
FMT_SPATIAL_DITHER_DEPTH	,	F_375
ridx	,	V_312
radeon_audio_init	,	F_327
CHIP_KAVERI	,	V_46
vsc	,	V_1154
"BONAIRE"	,	L_4
src_width	,	V_1150
drm_handle_vblank	,	F_287
CP_RB0_RPTR	,	V_440
radeon_doorbell_get	,	F_352
CP_PFP_UCODE_DATA	,	V_396
MEC_HPD_SIZE	,	V_466
cik_select_se_sh	,	F_54
ENABLE_L1_TLB	,	V_656
saved_table_addr	,	V_687
new_chip_name	,	V_111
err	,	V_122
CP_HPD_EOP_CONTROL	,	V_482
rlc	,	V_741
LC_FORCE_DIS_HW_SPEED_CHANGE	,	V_1261
HAWAII_MEMORY_CLIENT_ID_MASK	,	V_723
cntl_reg	,	V_1195
DCLK_DIR_CNTL_EN	,	V_1200
srbm_gfx_cntl	,	V_72
SDMA0_GFX_APE1_CNTL	,	V_708
CGLS_ENABLE	,	V_771
PACKET3_SET_CONTEXT_REG	,	V_415
disable_l0s	,	V_1264
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_88
num_tile_mode_states	,	V_157
CP_MQD_CONTROL	,	V_498
TILE_SPLIT	,	F_48
"failed initializing CP fences (%d).\n"	,	L_170
radeon_audio_fini	,	F_335
"IH: HPD1\n"	,	L_131
rmb	,	F_285
BCI_BUSY	,	V_544
cik_cp_gfx_start	,	F_121
msi_enabled	,	V_948
cik_pcie_gart_tlb_flush	,	F_190
mode	,	V_1122
WREG32_PCIE_PORT	,	F_241
CP_HPD_EOP_BASE_ADDR_HI	,	V_480
PLL_POWER_STATE_IN_TXS2_1	,	F_424
RLC_AUTO_PG_CTRL	,	V_849
hawaii_golden_common_registers	,	V_54
DOORBELL_HIT	,	V_527
cik_rlc_start	,	F_222
radeon_fence_driver_start_ring	,	F_303
ML_RLC_UCODE_SIZE	,	V_140
buffer	,	V_895
PLL_POWER_STATE_IN_TXS2_0	,	F_422
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_624
queue_id	,	V_1044
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_180
vram_is_ddr	,	V_635
LB_D6_VBLANK_INTERRUPT	,	V_1019
shader_engine_tile_size	,	V_260
radeon_dpm_get_sclk	,	F_401
CP_CE_UCODE_DATA	,	V_399
cik_irq_ack	,	F_278
clk_req_support	,	V_1280
lb_partitions	,	V_1170
"radeon: failed to get scratch reg (%d).\n"	,	L_42
bonaire_mqd	,	V_476
"cik_cp: Failed to load firmware \"%s\"\n"	,	L_35
dst_ptr	,	V_836
running	,	V_76
cik_disable_interrupts	,	F_266
RLC_MAX_PG_CU	,	V_861
visible_vram_size	,	V_385
SDMA_BUSY	,	V_563
cik_init_pg	,	F_225
"si_irq_set: sw int cp1 invalid pipe %d\n"	,	L_95
mem_row_size_in_kb	,	V_165
pfp_req_size	,	V_112
se_num	,	V_207
BONAIRE_MC_UCODE_SIZE	,	V_131
"Failed to init MEC BOs!\n"	,	L_169
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_63
bridge_cfg2	,	V_1235
IA_BUSY_NO_DMA	,	V_553
CP_PERFMON_CNTL	,	V_289
smc_fw	,	V_150
sumo_rlc_init	,	F_319
disp_int_cont5	,	V_992
cp1_ring	,	V_1037
disp_int_cont6	,	V_994
disp_int_cont3	,	V_988
disp_int_cont4	,	V_990
disp_int_cont2	,	V_986
SOFT_RESET_GRBM	,	V_590
RLC_SAVE_AND_RESTORE_STARTING_OFFSET	,	V_874
radeon_uvd_suspend	,	F_339
RLC_LB_INIT_CU_MASK	,	V_756
ADDR_SURF_TILE_SPLIT_256B	,	V_175
ring	,	V_308
DIV_ROUND_UP	,	F_102
return_efficiency	,	V_1140
ih_cntl	,	V_898
radeon_vce_fini	,	F_362
CP_CPF_STALLED_STAT1	,	V_536
"si_irq_set: sw int cp2 invalid pipe %d\n"	,	L_98
PACKET0	,	F_306
PACKET3	,	F_84
radeon_ucode_print_rlc_hdr	,	F_227
ext	,	V_890
vmid	,	V_71
CIK_PFP_UCODE_SIZE	,	V_126
RADEON_GPU_PAGE_SIZE	,	V_425
worst_chunk_return_time	,	V_1157
kalindi_mgcg_cgcg_init	,	V_40
FB_WRITE_EN	,	V_253
CIK_WB_CP2_WPTR_OFFSET	,	V_514
RLC_CGCG_CGLS_CTRL	,	V_753
DB_BUSY	,	V_548
max_backends_per_se	,	V_163
CG_VCLK_STATUS	,	V_1207
VM_CONTEXT0_CNTL	,	V_680
"Illegal instruction in SDMA command stream\n"	,	L_154
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_62
radeon_wb_disable	,	F_341
cp_hqd_dequeue_request	,	V_490
cik_get_xclk	,	F_18
cik_enable_uvd_mgcg	,	F_236
IH_RB_RPTR	,	V_905
"failed UVD (%d) init.\n"	,	L_155
dst_offset	,	V_343
mutex_unlock	,	F_17
radeon_pcie_gen2	,	V_1226
BACKEND_DISABLE_MASK	,	V_218
SH_MEM_APE1_LIMIT	,	V_651
CHUB_CONTROL	,	V_704
disable_clkreq	,	V_1267
uvd_v1_0_init	,	F_307
sdma_req_size	,	V_118
bandwidth	,	V_1136
RLC_ENABLE	,	V_744
UVD_CGC_CTRL	,	V_806
kalindi_golden_spm_registers	,	V_43
"failed initializing UVD fences (%d).\n"	,	L_158
r600_pcie_gart_init	,	F_354
"bonaire"	,	L_5
MICRO_TILE_MODE_NEW	,	F_46
mutex_lock	,	F_14
split_equal_to_row_size	,	V_160
LC_DETECTED_LINK_WIDTH_SHIFT	,	V_1243
cik_fini	,	F_359
disable_l1	,	V_1265
ERR_PTR	,	F_104
radeon_bo_init	,	F_350
RADEON_CP_PACKET2	,	V_1083
table_offset	,	V_839
SOFT_RESET_VMC	,	V_597
mdelay	,	F_128
ucode_version	,	V_397
ZCLK_SEL	,	F_430
CMON_CLK_SEL_MASK	,	V_1297
CG_DCLK_CNTL	,	V_1208
radeon_ring	,	V_307
cik_compute_stop	,	F_137
MC_VM_FB_OFFSET	,	V_712
blank_time	,	V_1152
CC_GC_SHADER_ARRAY_CONFIG	,	V_855
IH_CNTL	,	V_899
PRIV_STATE	,	V_511
"radeon: failed to schedule ib (%d).\n"	,	L_44
r600_ih_ring_alloc	,	F_269
MC_LS_ENABLE	,	V_797
ci_mc_load_microcode	,	F_29
ADDR_SURF_TILE_SPLIT_128B	,	V_174
sync	,	V_348
WARN	,	F_276
ETIMEDOUT	,	V_380
radeon_bo_unpin	,	F_145
"cik_irq_set: hpd 5\n"	,	L_112
pci_dev	,	V_1217
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_1086
GB_ADDR_CONFIG	,	V_232
UVD_UDEC_DBW_ADDR_CONFIG	,	V_275
radeon_vce_init	,	F_309
WREG32	,	F_5
VM_L2_CNTL2	,	V_666
VM_L2_CNTL3	,	V_669
nop	,	V_1076
cik_init	,	F_342
VGT_NUM_INSTANCES	,	V_288
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_76
evergreen_is_display_hung	,	F_164
"write"	,	L_90
RADEON_IS_IGP	,	V_59
"failed UVD 4.2 resume (%d).\n"	,	L_157
dce8_average_bandwidth_vs_available_bandwidth	,	F_397
LB_D1_VLINE_INTERRUPT	,	V_1008
MC_VM_AGP_TOP	,	V_631
TN_RING_TYPE_VCE1_INDEX	,	V_1061
HDP_FLUSH_INVALIDATE_CACHE	,	V_297
__BIG_ENDIAN	,	F_127
FORCE_EOV_MAX_CLK_CNT	,	F_73
me_fw	,	V_144
GRBM_STATUS	,	V_5
radeon_pm_suspend	,	F_334
DC_HPD4_INTERRUPT	,	V_1025
BPM_ADDR_MASK	,	V_769
dummy_page	,	V_678
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_92
DRM_MODE_FLAG_INTERLACE	,	V_1182
uint64_t	,	T_7
gfx_firmware_header_v1_0	,	V_390
CP_HQD_PQ_DOORBELL_CONTROL	,	V_488
"(%d) map HDP EOP bo failed\n"	,	L_54
"IH: HPD5\n"	,	L_135
FMT_HIGHPASS_RANDOM_ENABLE	,	V_1115
"cik_irq_set: vblank 3\n"	,	L_105
me_id	,	V_1042
backend_enable_mask	,	V_226
cik_compute_get_rptr	,	F_133
radeon_kfd_interrupt	,	F_286
"GPU not posted. posting now...\n"	,	L_178
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_693
"si_irq_set: sw int cp1\n"	,	L_94
atom_clock_dividers	,	V_1197
ci_get_temp	,	F_8
current_mclk	,	V_1180
drm_device	,	V_1096
CLIP_VTX_REORDER_ENA	,	V_300
ADDR_SURF_P16_32x32_16x16	,	V_172
CP_COHERENCY_BUSY	,	V_556
wm_high	,	V_1175
CP_HQD_PQ_WPTR	,	V_444
SDMA_HALT	,	V_586
RADEON_CG_BLOCK_MC	,	V_820
"cik_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_23
needs_reset	,	V_1068
wptr	,	V_372
MCC_BUSY	,	V_575
cik_cp_gfx_fini	,	F_123
reg_list	,	V_873
cik_init_microcode	,	F_35
DMIF_ADDR_CALC	,	V_271
RADEON_RESET_DISPLAY	,	V_578
crtc	,	V_1100
PAGE_SIZE	,	V_467
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_924
post_divider	,	V_1202
flags	,	V_18
LB_D2_VLINE_INTERRUPT	,	V_1012
mc_firmware_header_v1_0	,	V_85
"vm manager initialization failed (%d).\n"	,	L_174
enabled	,	V_374
ucode_array_offset_bytes	,	V_92
DC_HPD5_INTERRUPT	,	V_1026
"Illegal register access in command stream\n"	,	L_148
DC_HPDx_RX_INT_EN	,	V_972
CHIP_HAWAII	,	V_51
TA_BUSY	,	V_546
DB_RENDER_CONTROL	,	V_851
jt_size	,	V_843
RLC_SERDES_WR_NONCU_MASTER_MASK	,	V_768
"IH: thermal high to low\n"	,	L_152
mc_cg_registers	,	V_795
NUM_CLIP_SEQ	,	F_77
CE_PARTITION_BASE	,	V_408
VGA_HDP_CONTROL	,	V_618
LC_UPCONFIGURE_SUPPORT	,	V_1251
CIK_MEC_UCODE_SIZE	,	V_129
ENABLE_INTR	,	V_902
DATA_SEL	,	F_95
cik_rlc_resume	,	F_223
"PCIE gen 3 link speeds already enabled\n"	,	L_184
"\n"	,	L_3
radeon_vm_block_size	,	V_692
table_size	,	V_840
CP_DEVICE_ID	,	V_405
CP_ME2_PIPE2_INT_CNTL	,	V_915
EVENT_INDEX	,	F_93
next_rptr	,	V_370
section	,	V_891
BONAIRE_IO_MC_REGS_SIZE	,	V_95
disp_int_cont	,	V_984
wptr_offs	,	V_443
CP_ME_TABLE_SIZE	,	V_844
GRPH_PFLIP_INT_CLEAR	,	V_1004
cik_update_gfx_pg	,	F_262
MEMORY_CLIENT_RW_MASK	,	V_726
uvd_v1_0_fini	,	F_338
MTYPE_NONCACHED	,	V_648
cik_enable_sck_slowdown_on_pu	,	F_247
"cik_irq_set: sw int gfx\n"	,	L_93
cik_uvd_init	,	F_297
num_secondary_tile_mode_states	,	V_158
pd_addr	,	V_727
RADEON_FMT_DITHER_DISABLE	,	V_1106
cik_cp_gfx_load_microcode	,	F_119
SE_BROADCAST_WRITES	,	V_211
cik_init_cg	,	F_226
nvm	,	V_710
CGTS_LS_OVERRIDE	,	V_789
DISP_INTERRUPT_STATUS	,	V_983
radeon_encoder	,	V_1098
cik_enable_sck_slowdown_on_pd	,	F_248
SDMA_IDLE	,	V_560
wb_gpu_addr	,	V_474
PA_BUSY	,	V_542
UVD_NO_OP	,	V_1073
max_tile_pipes	,	V_169
grbm_int_cntl	,	V_964
CP_RB0_BASE	,	V_435
VBLANK_INTERRUPT_MASK	,	V_979
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_200
drm_connector	,	V_1101
WAIT_REG_MEM_ENGINE	,	F_90
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_695
rlc_fw	,	V_148
radeon_bo_fini	,	F_366
radeon_vm_manager_init	,	F_326
"failed UVD resume (%d).\n"	,	L_156
radeon_bo_reserve	,	F_142
r600_vram_scratch_fini	,	F_363
addr	,	V_325
SX_DEBUG_1	,	V_278
PACKET3_CONTEXT_CONTROL	,	V_411
resv	,	V_346
cik_default_state	,	V_412
CP_ME_TABLE_OFFSET	,	V_845
tmp16	,	V_1225
SOFT_RESET_CP	,	V_588
cik_gpu_check_soft_reset	,	F_163
IDLE_POLL_COUNT	,	F_260
dce8_line_buffer_adjust	,	F_377
radeon_scratch_free	,	F_82
"IH: HPD_RX 5\n"	,	L_141
cik_mm_wdoorbell	,	F_22
radeon_sync_resv	,	F_105
RADEON_RESET_RLC	,	V_559
cik_asic_reset	,	F_177
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_665
extent	,	V_892
atomic_set	,	F_296
lb_fill_bw	,	V_1164
vram_end	,	V_623
RADEON_CG_BLOCK_UVD	,	V_823
radeon_card_posted	,	F_346
INVALIDATE_ALL_L1_TLBS	,	V_667
uvd_v4_2_resume	,	F_302
ROW_SIZE_MASK	,	V_263
vtaps	,	V_1168
ih_rb_cntl	,	V_900
cik_sdma_fini	,	F_355
radeon_gart_table_vram_free	,	F_206
IH_RB_BASE	,	V_941
MSG_EXIT_RLC_SAFE_MODE	,	V_752
"radeon/%s_k_smc.bin"	,	L_30
vce_v1_0_init	,	F_314
CP_CPF_STATUS	,	V_537
latency_watermark_b	,	V_1177
RLC_SERDES_NONCU_MASTER_BUSY	,	V_740
latency_watermark_a	,	V_1176
fence_drv	,	V_326
UVD_CGC_MEM_CTRL	,	V_805
rptr_save_reg	,	V_371
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_682
RADEON_CG_SUPPORT_GFX_CGTS	,	V_783
static_thread_mgmt23	,	V_485
EFFECTIVE_L2_QUEUE_SIZE	,	F_197
PB1_PIF_PWRDOWN_1	,	V_1288
"IH: D3 vblank\n"	,	L_122
PB1_PIF_PWRDOWN_0	,	V_1287
PACKET3_SWITCH_BUFFER	,	V_368
"GPU pci config reset\n"	,	L_85
SRBM_SOFT_RESET	,	V_600
GRPH_INT_CONTROL	,	V_926
PM_METHOD_DPM	,	V_1090
WDOORBELL32	,	F_136
RADEON_GPU_PAGE_SHIFT	,	V_357
GFX_PG_ENABLE	,	V_848
PCI_EXP_LNKCAP_CLKPM	,	V_1292
CG_ECLK_CNTL	,	V_1214
ARRAY_PRT_TILED_THIN1	,	V_182
cik_gfx_get_wptr	,	F_131
CP_HQD_DEQUEUE_REQUEST	,	V_449
"GPU softreset: 0x%08X\n"	,	L_79
"radeon/%s_mc.bin"	,	L_26
CACHE_INVALIDATION	,	F_75
LC_REVERSE_XMIT	,	V_1308
sel	,	V_337
seq	,	V_332
doorbell_index	,	V_445
"cik_irq_set: sw int dma\n"	,	L_100
me_hdr	,	V_393
pci_resource_len	,	F_187
SMU_CLK_SLOWDOWN_ON_PU_ENABLE	,	V_830
spectre_rlc_save_restore_register_list	,	V_1078
PCIE_LC_CNTL2	,	V_1293
mec_fw	,	V_146
ON_MONITOR_ADD_EN	,	V_791
PCIE_LC_CNTL3	,	V_1272
config	,	V_152
PCIE_LC_CNTL4	,	V_1257
REQ	,	V_747
DRM_DEBUG_KMS	,	F_378
CP_HQD_ACTIVE	,	V_448
radeon_vm_manager_fini	,	F_336
radeon_get_connector_for_encoder	,	F_372
MEQ2_START	,	F_67
"Card not posted and no BIOS - ignoring\n"	,	L_177
LB_MEMORY_CTRL	,	V_1128
cik_irq_suspend	,	F_280
DC_HPD3_RX_INTERRUPT	,	V_1031
MEID	,	F_26
queue_thermal	,	V_1048
"(%d) reserve HPD EOP bo failed\n"	,	L_51
SDMA0_TILING_CONFIG	,	V_272
ADDR_SURF_8_BANK	,	V_193
MAX_PU_CU	,	F_256
radeon_gart_table_vram_pin	,	F_196
radeon_gart_fini	,	F_207
CNTX_EMPTY_INT_ENABLE	,	V_731
ECLK_DIVIDER_MASK	,	V_1216
CP_CE_HALT	,	V_388
gart	,	V_653
LC_PMI_TO_L1_DIS	,	V_1279
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_61
"  CP_CPF_STATUS = 0x%08x\n"	,	L_74
"cik_irq_set: vblank 2\n"	,	L_104
PACKET3_SEM_SEL_SIGNAL	,	V_339
radeon_connector	,	V_1107
RLC_GPU_CLOCK_COUNT_LSB	,	V_1193
is_const_ib	,	V_367
speed_cntl	,	V_1223
ZCLK_SEL_MASK	,	V_1301
DRM_ERROR	,	F_21
cs_data	,	V_867
radeon_ucode_print_mc_hdr	,	F_30
radeon_pm_resume	,	F_331
crtcs	,	V_1190
cik_get_ih_wptr	,	F_282
sh_num	,	V_208
CP_STAT	,	V_531
RADEON_CG_SUPPORT_SDMA_LS	,	V_802
HDP_ADDR_CONFIG	,	V_270
CP_CPC_STALLED_STAT1	,	V_539
cik_enable_sdma_mgcg	,	F_234
ADDR_SURF_16_BANK	,	V_189
PB0_PIF_PWRDOWN_0	,	V_1281
cik_fence_compute_ring_emit	,	F_97
PB0_PIF_PWRDOWN_1	,	V_1284
kv_save	,	V_613
RLC_CGTT_MGCG_OVERRIDE	,	V_781
cik_didt_rreg	,	F_3
RLC_PG_AO_CU_MASK	,	V_860
bonaire_mgcg_cgcg_init	,	V_35
spectre_mgcg_cgcg_init	,	V_47
radeon_program_register_sequence	,	F_15
CP_CPC_STATUS	,	V_540
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_684
counter	,	V_858
cik_mc_program	,	F_182
SQ_CONFIG	,	V_281
PIPE0_DMIF_BUFFER_CONTROL	,	V_1129
RREG32_PCIE_PORT	,	F_240
COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK	,	V_1199
static_thread_mgmt01	,	V_484
ci_cs_data	,	V_1080
cik_tiling_mode_table_init	,	F_44
NOOFBANK_MASK	,	V_265
cp_hqd_pq_doorbell_control	,	V_487
RLC_CP_TABLE_RESTORE	,	V_879
crtc_hdisplay	,	V_1127
RADEON_IS_PCIE	,	V_1227
MC_SEQ_IO_DEBUG_DATA	,	V_101
PCIE_LC_STATUS1	,	V_1241
max_hw_contexts	,	V_241
LC_XMIT_N_FTS	,	F_418
radeon_ucode_validate	,	F_42
ib	,	V_361
id	,	V_365
CB_HW_CONTROL	,	V_285
RADEON_RING_TYPE_GFX_INDEX	,	V_318
ENABLE_L2_CACHE	,	V_662
ih	,	V_904
BANK_HEIGHT	,	F_51
index	,	V_64
PACKET3_EVENT_WRITE_EOP	,	V_328
cik_cp_gfx_resume	,	F_125
CP_ME_HALT	,	V_386
hdp_host_path_cntl	,	V_235
SCRATCH_REG0	,	V_306
radeon_ring_test	,	F_129
DC_HPD2_INTERRUPT	,	V_1023
max_gs_threads	,	V_240
MC_VM_AGP_BASE	,	V_630
ring_size	,	V_424
TC0_MASTER_BUSY	,	V_738
PACKET3_MEM_SEMAPHORE	,	V_340
ALIGN	,	F_37
LC_OPERATING_LINK_WIDTH_SHIFT	,	V_1245
u16	,	T_10
cp_hqd_pq_wptr	,	V_492
gpu_cfg2	,	V_1236
radeon_fence_driver_init	,	F_349
"Unhandled interrupt: %d %d\n"	,	L_119
CP_HPD_EOP_BASE_ADDR	,	V_479
SOFT_RESET_RLC	,	V_594
reg_offset	,	V_159
"cik_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_16
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_1286
crtc6	,	V_957
length_dw	,	V_378
MPLL_BYPASSCLK_SEL	,	V_1305
UNORD_DISPATCH	,	V_508
"MC busy: 0x%08X, clearing.\n"	,	L_78
cik_gpu_soft_reset	,	F_165
LC_ALLOW_PDWN_IN_L1	,	V_1294
ADDR_SURF_TILE_SPLIT_2KB	,	V_167
crtc1	,	V_952
crtc2	,	V_953
crtc3	,	V_954
crtc4	,	V_955
PRIV_INSTR_INT_ENABLE	,	V_969
crtc5	,	V_956
WAIT_REG_MEM_FUNCTION	,	F_89
RADEON_WB_CP1_RPTR_OFFSET	,	V_519
wake_up	,	F_288
cp_hqd_pq_wptr_poll_addr	,	V_515
io_mc_regs	,	V_78
"hawaii"	,	L_7
ARRAY_MODE	,	F_45
cik_default_size	,	V_406
LC_REVERSE_RCVR	,	V_1309
pdev	,	V_103
drm_encoder	,	V_1094
u32	,	T_1
mc	,	V_384
dce8_data_return_bandwidth	,	F_389
me	,	V_68
SM_MODE_MASK	,	V_785
MC_SEQ_MISC0	,	V_102
radeon_semaphore	,	V_334
data_return_bandwidth	,	V_1146
RMX_OFF	,	V_1184
IH_REQ_NONSNOOP_EN	,	V_940
CP_ENDIAN_SWAP	,	V_404
num_pipe	,	V_464
spin_lock_irqsave	,	F_4
IH_DUMMY_RD_OVERRIDE	,	V_939
SX_BUSY	,	V_545
CGLS_EN	,	V_774
RADEON_PG_SUPPORT_GFX_DMG	,	V_865
cik_hdp_flush_cp_ring_emit	,	F_87
num_heads	,	V_1161
max_lw	,	V_1237
num_loops	,	V_356
cik_ib_parse	,	F_208
dc_latency	,	V_1159
ADDR_SURF_P8_32x32_8x16	,	V_199
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_925
to_radeon_connector	,	F_373
DC_HPD4_RX_INTERRUPT	,	V_1032
KB_RLC_UCODE_SIZE	,	V_139
bpc	,	V_1103
dfixed_mul	,	F_386
ADDR_SURF_DEPTH_MICRO_TILING	,	V_171
HAWAII_MC2_UCODE_SIZE	,	V_136
CP_ME2_PIPE1_INT_CNTL	,	V_914
PA_SC_ENHANCE	,	V_301
max_me	,	V_837
radeon_fence_driver_fini	,	F_365
schedule_delayed_work	,	F_294
RLC_DRIVER_DMA_STATUS	,	V_763
"radeon/%s_rlc.bin"	,	L_22
cik_pciep_rreg	,	F_11
bpp	,	V_1148
cik_enable_sdma_mgls	,	F_235
si_init_uvd_internal_cg	,	F_246
BACKEND_DISABLE_SHIFT	,	V_220
dev_warn	,	F_144
R600_RING_TYPE_DMA_INDEX	,	V_975
dce8_program_fmt	,	F_369
control	,	V_355
SRBM_READ_ERROR	,	V_1058
FAULT_VMID_SHIFT	,	V_718
MAX_PU_CU_MASK	,	V_862
srbm_mutex	,	V_441
u64	,	T_6
RADEON_CG_BLOCK_VCE	,	V_826
CP_ME_RAM_WADDR	,	V_400
MEC_ME2_HALT	,	V_452
pm	,	V_1054
disp_clk	,	V_1143
ECLK_DIR_CNTL_EN	,	V_1215
bridge_pos	,	V_1221
cik_gpu_init	,	F_61
GB_TILE_MODE0	,	V_196
CP_MEM_SLP_CNTL	,	V_779
LC_ALLOW_PDWN_IN_L23	,	V_1295
MISC_CLK_CTRL	,	V_1299
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_701
"read"	,	L_91
cik_cp_compute_load_microcode	,	F_139
radeon_ring_fini	,	F_124
LATENCY_LOW_WATERMARK	,	F_403
vram_start	,	V_621
"Wait for MC idle timed out !\n"	,	L_86
cik_init_golden_registers	,	F_13
src_data	,	V_1040
radeon_connector_dither	,	V_1104
cik_cp_compute_enable	,	F_138
WREG32_SMC	,	F_410
CG_CLKPIN_CNTL	,	V_62
srbm_soft_reset	,	V_582
MC_CG_ENABLE	,	V_799
"IH: HPD2\n"	,	L_132
vblank_sync	,	V_1055
radeon_aspm	,	V_1268
MEMORY_CLIENT_ID_MASK	,	V_725
CIK_WB_CP1_WPTR_OFFSET	,	V_513
device	,	V_104
"radeon/%s_me.bin"	,	L_18
RLC_MC_CNTL	,	V_758
ring_index	,	V_349
PACKET3_NOP	,	V_1082
PACKET3_INDIRECT_BUFFER	,	V_377
__be32	,	T_2
LC_FORCE_DIS_SW_SPEED_CHANGE	,	V_1262
BIF_FB_EN	,	V_251
radeon_bo_pin	,	F_151
cik_mec_fini	,	F_148
cg_flags	,	V_765
se	,	V_852
SOFT_RESET_SEM	,	V_595
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_697
sh	,	V_853
RLC_UCODE_CNTL	,	V_759
atomic_read	,	F_277
u8	,	T_8
radeon_atombios_fini	,	F_367
radeon_uvd_init	,	F_298
LC_OPERATING_LINK_WIDTH_MASK	,	V_1244
hweight32	,	F_64
LC_L0S_INACTIVITY	,	F_419
uint32_t	,	T_5
ADDR_SURF_P4_8x16	,	V_203
SECT_CONTEXT	,	V_893
DEEP_SLEEP_CLK_SEL	,	F_429
chip_name	,	V_110
buf	,	V_475
radeon_ib_schedule	,	F_113
MCD_BUSY	,	V_576
orig	,	V_743
sect	,	V_888
LC_FORCE_EN_SW_SPEED_CHANGE	,	V_1260
WREG32_UVD_CTX	,	F_238
ring_id	,	V_1041
NOOFBANK_SHIFT	,	V_266
hqd_gpu_addr	,	V_471
WPTR_POLL_EN	,	V_447
radeon_ring_lock	,	F_81
bus	,	V_1219
lnkcap	,	V_1290
radeon_device	,	V_1
pflip	,	V_978
MEMORY_CLIENT_ID_SHIFT	,	V_724
radeon_ib_free	,	F_114
MC_SHARED_CHMAP	,	V_254
evergreen_mc_stop	,	F_169
hotplug_work	,	V_1067
ARRAY_1D_TILED_THIN1	,	V_177
cik_mec_init	,	F_149
CP_RB_WPTR_POLL_CNTL	,	V_881
pci_set_master	,	F_274
grbm_soft_reset	,	V_581
pci_is_root_bus	,	F_413
drm_display_mode	,	V_1121
radeon_ring_init	,	F_305
vram_base_offset	,	V_713
LB_D1_VBLANK_INTERRUPT	,	V_1005
max_gprs	,	V_239
DC_HPDx_INT_EN	,	V_971
cik_fence_gfx_ring_emit	,	F_91
"  SRBM_STATUS=0x%08X\n"	,	L_64
ADDR_SURF_MACRO_ASPECT_2	,	V_188
radeon_pm_fini	,	F_360
ADDR_SURF_MACRO_ASPECT_1	,	V_192
ADDR_SURF_MACRO_ASPECT_4	,	V_200
bit_width	,	V_213
CP_CPF_BUSY_STAT	,	V_535
ADDR_SURF_P8_32x32_16x16	,	V_198
cik_uvd_resume	,	F_304
vm	,	V_363
ADDR_SURF_TILE_SPLIT_1KB	,	V_166
ADDR_SURF_TILE_SPLIT_64B	,	V_173
CAYMAN_RING_TYPE_CP1_INDEX	,	V_314
radeon_wb_fini	,	F_357
NUM_BANKS	,	F_53
cik_cp_enable	,	F_156
VGT_BUSY	,	V_547
ENABLE_CONTEXT	,	V_681
queue_hotplug	,	V_1045
radeon_irq_kms_init	,	F_321
wb	,	V_373
mqd_gpu_addr	,	V_472
RB_NO_UPDATE	,	V_434
SE_INDEX	,	F_56
CGCG_OVERRIDE_0	,	V_770
io_debug_size_bytes	,	V_89
tile_config	,	V_264
CNTX_BUSY_INT_ENABLE	,	V_730
wm	,	V_1132
radeon_sync_rings	,	F_106
cik_irq_fini	,	F_281
cik_enable_gfx_dynamic_mgpg	,	F_258
VTX_DONE_DELAY	,	F_68
cik_vm_flush	,	F_213
"KAVERI"	,	L_8
tile_mode_array	,	V_154
PCI_EXP_LNKCAP	,	V_1291
rv515_vga_render_disable	,	F_184
radeon_mc_wait_for_idle	,	F_183
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_419
"si_irq_set: sw int cp1 invalid me %d\n"	,	L_96
dma_cntl1	,	V_966
RB_OVERFLOW	,	V_1035
INSTANCE_BROADCAST_WRITES	,	V_209
HDP_MISC_CNTL	,	V_296
dev_info	,	F_162
CTF_TEMP_MASK	,	V_27
cik_uvd_start	,	F_300
"IH: D4 vline\n"	,	L_125
dfixed_trunc	,	F_387
PACKET3_CLEAR_STATE	,	V_414
cik_pcie_gart_fini	,	F_205
radeon_wb_init	,	F_320
cik_enable_gds_pg	,	F_250
reg_count	,	V_894
r600_ih_ring_fini	,	F_270
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_673
SPI_BUSY	,	V_551
IH_RB_WPTR_ADDR_HI	,	V_947
"cik_irq_set: hpd 4\n"	,	L_111
MC_WRREQ_CREDIT	,	F_271
DEFAULT_MTYPE	,	F_193
actual_temp	,	V_25
evclk	,	V_1210
ring_int	,	V_974
aper_base	,	V_640
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_683
PACKET3_SEM_SEL_WAIT	,	V_338
CP_MAX_CONTEXT	,	V_403
GRBM_RQ_PENDING	,	V_569
TRAP_ENABLE	,	V_908
chansize	,	V_633
MPLL_CLKOUT_SEL_MASK	,	V_1306
RLC_CLEAR_STATE_DESCRIPTOR_OFFSET	,	V_869
RLC_PG_DELAY_2	,	V_884
SRBM_STATUS	,	V_11
radeon_irq_kms_fini	,	F_322
RADEON_PG_SUPPORT_GFX_PG	,	V_847
CTF_TEMP_SHIFT	,	V_28
usec_timeout	,	V_106
kfree	,	F_368
out	,	V_143
SH_INDEX	,	F_55
SOFT_RESET_SDMA1	,	V_592
cik_program_aspm	,	F_317
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_584
radeon_update_display_priority	,	F_406
cp_table_gpu_addr	,	V_880
si_vram_gtt_location	,	F_188
copy	,	V_351
radeon_pm_init	,	F_351
PA_SC_RASTER_CONFIG	,	V_230
MCB_NON_DISPLAY_BUSY	,	V_574
evergreen_mc_resume	,	F_171
MC_WR_CLEAN_CNT	,	F_272
HDP_MEM_POWER_LS	,	V_816
BONAIRE_RLC_UCODE_SIZE	,	V_130
DISABLE_CP_PG	,	V_833
pfp_hdr	,	V_391
RADEON_RESET_DMA	,	V_561
EINVAL	,	V_17
ADDR_SURF_P2	,	V_205
robj	,	V_654
RADEON_RESET_MC	,	V_577
MEQ1_START	,	F_66
fence_queue	,	V_1069
cik_irq_init	,	F_268
self	,	V_1220
NOOFCHAN_SHIFT	,	V_638
cik_set_vce_clocks	,	F_412
src_offset	,	V_342
LC_RENEGOTIATE_EN	,	V_1252
queue	,	V_70
VMC_BUSY	,	V_571
GRBM_INT_CNTL	,	V_917
SCRATCH_ADDR	,	V_422
data	,	V_87
le32_to_cpup	,	F_32
cik_exit_rlc_safe_mode	,	F_221
grbm_idx_mutex	,	V_32
rb_addr	,	V_417
table_addr	,	V_676
LC_DETECTED_LINK_WIDTH_MASK	,	V_1242
lower_32_bits	,	F_99
PCIE_P_CNTL	,	V_1274
"IH: HPD_RX 6\n"	,	L_142
"  CP_STAT = 0x%08x\n"	,	L_68
"IH: D1 vline\n"	,	L_118
cik_suspend	,	F_332
"VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n"	,	L_89
d4grph_int	,	V_1000
"cik_sdma: Bogus length %zu in firmware \"%s\"\n"	,	L_25
RLC_MEM_SLP_CNTL	,	V_792
IH_RB_WPTR_ADDR_LO	,	V_945
to_radeon_crtc	,	F_371
cik_startup	,	F_315
"radeon: cp failed to lock ring %d (%d).\n"	,	L_38
PACKET3_SET_BASE	,	V_407
cik_update_rlc	,	F_217
kalindi_golden_common_registers	,	V_42
"radeon/%s_ce.bin"	,	L_19
pci_resource_start	,	F_186
"GPU fault detected: %d 0x%08x\n"	,	L_145
"IH: HPD6\n"	,	L_136
VM_CONTEXT1_CNTL	,	V_691
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_410
SDMA0_STATUS_REG	,	V_13
CP_INT_CNTL_RING0	,	V_729
DISP_INTERRUPT_STATUS_CONTINUE	,	V_985
"GRBM_SOFT_RESET=0x%08X\n"	,	L_83
hawaii_mgcg_cgcg_init	,	V_52
STATIC_PER_CU_PG_ENABLE	,	V_864
"Failed to load firmware!\n"	,	L_179
cik_pcie_gart_enable	,	F_194
radeon_get_bios	,	F_343
ref_and_mask	,	V_313
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_69
DOORBELL_OFFSET	,	F_155
kv_get_temp	,	F_10
ready	,	V_389
radeon_atombios_init	,	F_345
GMCON_RENG_EXECUTE	,	V_603
DC_HPD3_INT_CONTROL	,	V_931
TIME_STAMP_INT_ENABLE	,	V_973
cik_vce_init	,	F_308
cik_create_bitmask	,	F_57
readl	,	F_20
SH_MEM_CONFIG	,	V_649
dma_cntl	,	V_965
BONAIRE_SMC_UCODE_SIZE	,	V_134
mec2_hdr	,	V_456
MC_VMID	,	F_273
mqd_obj	,	V_459
dce8_dmif_request_bandwidth	,	F_390
SLV_MEM_LS_EN	,	V_810
"failed initializing UVD ring (%d).\n"	,	L_159
cik_get_number_of_dram_channels	,	F_382
RENG_EXECUTE_ON_PWR_UP	,	V_608
radeon_kfd_resume	,	F_328
