<root><simulation><result_generated_time />2023-11-08 03:44:32<layer><layer_spec />{'B': 1, 'K': 320, 'C': 960, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />15052800<total_data_size_element />{'W': 307200, 'I': 47040, 'O': 15680}<total_data_reuse />{'W': 49, 'I': 320.0, 'O': 960}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 7, 'OX': 7, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4)], [('C', 60), ('K', 4), ('C', 4), ('C', 4), ('K', 5)], []]<I />[[('K', 4), ('K', 4), ('C', 60), ('K', 4)], [('C', 4), ('C', 4), ('K', 5)], []]<O />[[('K', 4), ('K', 4), ('C', 60), ('K', 4), ('C', 4), ('C', 4)], [('K', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [1.0, 64.0, 5.0, 1.0], 'O': [1.0, 960, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 2457600, 2457600], 'I': [480, 376320, 376320], 'O': [512, 125440, 125440], 'O_partial': [512, 0, 0], 'O_final': [0, 125440, 125440]}<actual_mem_utilization_individual />{'W': [0.25, 0.07, 0.0], 'I': [0.94, 0.23, 0.0], 'O': [1.0, 0.08, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.39, 0.0], 'I': [0.94, 0.39, 0.0], 'O': [1.0, 0.39, 0.0]}<effective_mem_size_bit />{'W': [32, 40960, 2457600], 'I': [480, 376320, 376320], 'O': [512, 25088, 125440], 'O_partial': [512, 0, 0], 'O_final': [0, 25088, 125440]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[307200, 307200], [307200, 307200], [307200, 0]]<I />[[940800, 235200], [4915200, 47040], [47040, 0]]<O />[[(15037120, 15052800), (15680, 0)], [(0, 327680), (15680, 0)], [(0, 15680), (0, 0)]]<O_partial />[[(15037120, 15052800), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (15680, 0)], [(0, 327680), (15680, 0)], [(0, 15680), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[38400, 38400], [4800, 4800], [1200, 0]]<I />[[117600, 29400], [76800, 735], [184, 0]]<O />[[(1879640, 1881600), (1960, 0)], [(0, 5120), (245, 0)], [(0, 61), (0, 0)]]<O_partial />[([1879640, 1881600], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1960, 0]), ([0, 5120], [245, 0]), ([0, 61], [0, 0])]</mem_access_count_word><mac_count><active />15052800<idle />299520000</mac_count></basic_info><energy><total_energy />47894347.2<mem_energy_breakdown><W />[26.9, 951.3, 1598.2]<I />[50.2, 8153.7, 244.7]<O />[1318.2, 501.5, 81.6]</mem_energy_breakdown><MAC_energy><active_MAC />32905420.8<idle_MAC />14976000.0<total />47881420.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0449<utilization_without_data_loading />0.0479<utilization_spatial />0.0479<utilization_temporal_with_data_loading />0.9384<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />327362<latency_cycle_without_data_loading />307200<ideal_computing_cycle />307200<data_loading><load_cycle_total />20162<load_cycle_individual />{'W': [2, 4800, 0], 'I': [960, 15360, 0]}<load_cycle_combined />{'W': 4800, 'I': 15360}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-307199], [-268786, -307184], [-307200, -307200]], 'I': [[-307199], [-75208, 0], [-307200, -307200]], 'O': [[-307200], [-19160, -14080], [-302080, -305920]]}<mem_stall_cycle_shared />{'W': [[-307199], [-268786, 0], [0, 0]], 'I': [[-307199], [-75208, 0], [0, 0]], 'O': [[-307200], [-19160, -14080], [-302080, -305920]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 2457600, 2457600], 'I': [480, 376320, 376320], 'O': [512, 125440, 125440], 'O_partial': [512, 0, 0], 'O_final': [0, 125440, 125440]}<data_size_each_level_total />{'W': [128, 2457600, 2457600], 'I': [491520, 376320, 376320], 'O': [524288, 125440, 125440]}<loop_cycles_each_level />{'W': [16, 307200, 307200], 'I': [3840, 307200, 307200], 'O': [61440, 307200, 307200]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [4, 5, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [128.0, 25.6], [25.6, 25.6]], 'O': [[8.0, 0.0], [8.5, 8.5], [8.5, 8.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.5], [512.0, 128.0], [128.0, 25.6]], 'O': [[8.0, 0.1], [136.5, 8.5], [8.5, 8.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.5], [512.0, 25.6], [25.6, 0]], 'O': [[8.0, 0.1], [136.5, 8.5], [8.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [528.5, 170.1], [33.6, 8.5]], 'I': [[8.0, 0.5], [528.5, 170.1], [33.6, 8.5]], 'O': [[8.0, 0.1], [528.5, 170.1], [33.6, 8.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 307200], [16, 16, 19200], [307200, 307200, 1]], 'I': [[1, 1, 307200], [960, 3840, 80], [307200, 307200, 1]], 'O': [[1, 1, 307200], [3840, 61440, 5], [307200, 307200, 1]]}<trans_time_real />{'W': [[0, 1, 307200], [[2, 16, 19200], [0, 16, 19200]], [[4800, 307200, 1], [1200, 307200, 1]]], 'I': [[0, 1, 307200], [[8, 3840, 80], [960, 3840, 80]], [[15360, 307200, 1], [3840, 307200, 1]]], 'O': [[0, 1, 307200], [[8, 61440, 5], [1024, 61440, 5]], [[5120, 307200, 1], [1280, 307200, 1]]]}<single_stall_cycle />{'W': [[-1], [-14, -16], [-302400, -306000]], 'I': [[-1], [-952, 0], [-291840, -303360]], 'O': [[-1], [-3832, -2816], [-302080, -305920]]}<single_stall_count />{'W': [307199, 19199, 0], 'I': [307199, 79, 0], 'O': [307200, 5, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [38398, 0], 'I': [75840, 0], 'O': [5120, 5120]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [5120, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-192962, -307200], [-302080, -302080]], 1: [[-307200, -307200], [-302080, -307200]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />150.0<mem_area />121.7<mem_area_percentage />81.1 %</area></results><elapsed_time_second />1.652</simulation></root>