Reading netlist file: "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/impl/gwsynthesis/gowin_proj.vg"
Parsing netlist file "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/impl/gwsynthesis/gowin_proj.vg" completed
Processing netlist completed
Reading constraint file: "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/src/pin_assignments.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'CLK_50' was determined to be a clock but was not created.
WARN  (TA1132) :  'CLK_inter' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/impl/pnr/gowin_proj.power.html" completed
Generate file "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/impl/pnr/gowin_proj.pin.html" completed
Generate file "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/impl/pnr/gowin_proj.rpt.html" completed
Generate file "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/impl/pnr/gowin_proj.rpt.txt" completed
Generate file "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/impl/pnr/gowin_proj.tr.html" completed
Thu Nov 20 17:34:57 2025

