
*** Running vivado
    with args -log Uart_ETH_fifo_generator_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_fifo_generator_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_fifo_generator_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 384.871 ; gain = 79.773
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_1/synth/Uart_ETH_fifo_generator_0_1.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_fifo_generator_0_1' (27#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_1/synth/Uart_ETH_fifo_generator_0_1.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 603.020 ; gain = 297.922
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 603.020 ; gain = 297.922
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 719.121 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 719.121 ; gain = 414.023
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 719.121 ; gain = 414.023
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 719.121 ; gain = 414.023
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 719.121 ; gain = 414.023
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 719.121 ; gain = 414.023
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 719.121 ; gain = 414.023
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 719.121 ; gain = 414.023
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 732.195 ; gain = 427.098
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 732.195 ; gain = 427.098
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 732.195 ; gain = 427.098
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 732.195 ; gain = 427.098
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 732.195 ; gain = 427.098
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 732.195 ; gain = 427.098
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 732.195 ; gain = 427.098

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     2|
|2     |LUT1     |     6|
|3     |LUT2     |     9|
|4     |LUT3     |     7|
|5     |LUT4     |    10|
|6     |LUT5     |     7|
|7     |LUT6     |     9|
|8     |RAMB18E1 |     1|
|9     |FDRE     |    47|
|10    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 732.195 ; gain = 427.098
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 732.914 ; gain = 436.551
