Saurabh Agarwal , Rahul Garg , Meeta S. Gupta , Jose E. Moreira, Adaptive incremental checkpointing for massively parallel systems, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006248]
Alfred V. Aho , Monica S. Lam , Ravi Sethi , Jeffrey D. Ullman, Compilers: Principles, Techniques, and Tools (2nd Edition), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2006
Hisashige Ando , Yuuji Yoshida , Aiichiro Inoue , Itsumi Sugiyama , Takeo Asakawa , Kuniki Morita , Toshiyuki Muta , Tsuyoshi Motokurumada , Seishi Okada , Hideo Yamashita , Yoshihiko Satsukawa , Akihiko Konmoto , Ryouichi Yamashita , Hiroyuki Sugiyama, A 1.3GHz fifth generation SPARC64 microprocessor, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776010]
Dave Ayers, Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.7, February 02-06, 2002
}}Aygun, K., Hill, M. J., Eilert, K., Radhakrishnan, K., and Levin, A. 2005. Power delivery for high-performance microprocessors. Intel Tech. J. 9.
Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.1-12, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349303]
}}Bowman, K. A. et al. 2008. Energy-efficient and metastability-immune timing-error detection and instruction replay-based recovery circuits for dynamic variation tolerance. In Proceedings of the International Solid-State Circuits Conference. IEEE, Los Alamitos, CA.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
}}Bull, M., Smith, L., Westhead, M., Henry, D., and Davey, R. 2000. Benchmarking java grande applications. In The Practical Applications of Java.
Simone Campanoni , Giovanni Agosta , Stefano Crespi Reghizzi, A parallel dynamic compiler for CIL bytecode, ACM SIGPLAN Notices, v.43 n.4, p.11-20, April 2008[doi>10.1145/1374752.1374754]
Meeta Sharma Gupta , Krishna K. Rangan , Michael D. Smith , Gu-Yeon Wei , David Brooks, Towards a software approach to mitigate voltage emergencies, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283808]
}}Gupta, M. S., Rangan, K. K., Smith, M. D., Wei, G.-Y., and Brooks, D. 2008. DeCoR: A delayed commit and rollback mechanism for handling inductive noise in processors. In Proceedings of the 14th International Symposium on High-Performance Computer Architecture (HPCA-14). IEEE, Los Alamitos, CA.
Meeta S. Gupta , Vijay Janapa Reddi , Glenn Holloway , Gu-Yeon Wei , David M. Brooks, An event-guided approach to reducing voltage noise in processors, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Kim Hazelwood , David Brooks, Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013315]
}}James, N., Restle, P., Friedrich, J., Huott, B., and Mccredie, B. 2007. Comparison of split-versus connected-core supplies in the POWER6 microprocessor. In Proceedings of the International Solid-State Circuits Conference. IEEE, Los Alamitos, CA.
Russ Joseph , David Brooks , Margaret Martonosi, Control Techniques to Eliminate Voltage Emergencies in High Performance Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.79, February 08-12, 2003
Nevin Kirman , Meyrem Kirman , Mainak Chaudhuri , Jose F. Martinez, Checkpointed Early Load Retirement, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.16-27, February 12-16, 2005[doi>10.1109/HPCA.2005.9]
Jeremy Lau , Matthew Arnold , Michael Hind , Brad Calder, Online performance auditing: using hot optimizations without getting burned, Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation, June 11-14, 2006, Ottawa, Ontario, Canada[doi>10.1145/1133981.1134010]
José F. Martínez , Jose Renau , Michael C. Huang , Milos Prvulovic , Josep Torrellas, Cherry: checkpointed early resource recycling in out-of-order microprocessors, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Satish Narayanasamy , Gilles Pokam , Brad Calder, BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging, Proceedings of the 32nd annual international symposium on Computer Architecture, p.284-295, June 04-08, 2005[doi>10.1109/ISCA.2005.16]
Mondira Deb Pant , Pankaj Pant , D. Scott Wills , Vivek Tiwari, An architectural solution for the inductive noise problem due to clock-gating, Proceedings of the 1999 international symposium on Low power electronics and design, p.255-257, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313938]
Michael D. Powell , T. N. Vijaykumar, Pipeline muffling and a priori current ramping: architectural techniques to reduce high-frequency inductive noise, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871562]
Michael D. Powell , T. N. Vijaykumar, Exploiting Resonant Behavior to Reduce Inductive Noise, Proceedings of the 31st annual international symposium on Computer architecture, p.288, June 19-23, 2004, München, Germany
Florian T. Schneider , Mathias Payer , Thomas R. Gross, Online optimizations driven by hardware performance monitoring, Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250777]
Smitha Shyam , Kypros Constantinides , Sujay Phadke , Valeria Bertacco , Todd Austin, Ultra low-cost defect protection for microprocessor pipelines, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168868]
Timothy J. Slegel , Robert M. Averill III , Mark A. Check , Bruce C. Giamei , Barry W. Krumm , Christopher A. Krygowski , Wen H. Li , John S. Liptay , John D. MacDougall , Thomas J. McPherson , Jennifer A. Navarro , Eric M. Schwarz , Kevin Shum , Charles F. Webb, IBM's S/390 G5 Microprocessor Design, IEEE Micro, v.19 n.2, p.12-23, March 1999[doi>10.1109/40.755464]
}}Sorin, D. J., Martin, M. M. K., Hill, M. D., and Wood, D. A. 2000. Fast checkpoint/recovery to support Kilo-instruction speculation and hardware fault tolerance. Tech. rep. University of Wisconsin-Madison.
}}Toburen, M. 1999. Power Analysis and Instruction Scheduling for Reduced di/dt in the Execution Core of High-Performance Microprocessors. M.S. thesis, NC State University, USA.
Nicholas J. Wang , Sanjay J. Patel, ReStore: Symptom-Based Soft Error Detection in Microprocessors, IEEE Transactions on Dependable and Secure Computing, v.3 n.3, p.188-201, July 2006[doi>10.1109/TDSC.2006.40]
Daniel Williams , Aprotim Sanyal , Dan Upton , Jason Mars , Sudeep Ghosh , Kim Hazelwood, A cross-layer approach to heterogeneity and reliability, Proceedings of the 7th IEEE/ACM international conference on Formal Methods and Models for Codesign, p.88-97, July 13-15, 2009, Cambridge, Massachusetts
Han-Saem Yun , Jihong Kim, Power-aware modulo scheduling for high-performance VLIW processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.40-45, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383091]
