module memory_block (
	output reg [31:0] read_data,
	input [17:0] address,
	input [31:0] write_data,
	input memRead,
	input memWrite
);



endmodule