@MISC{pulp,
    title = {{PULP Plataform}},
    howpublished = {https://pulp-platform.org/},
    key = {pulp}
}

@ARTICLE{paper-pdd,
    author = {T. {Ludwig} and J. {Urdahl} and D. {Stoffel} and W. {Kunz}},
    title = {Properties First – Correct-By-Construction RTL Design in System-Level
        Design Flows},
    journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits
    and Systems},
    year = {2019},
    pages = {1-1},
    month = {June},
    doi = {10.1109/TCAD.2019.2921319},
    issn = {1937-4151}
}

@ARTICLE{paper-ppa,
    author = {Joakim Urdahl and Dominik Stoffel and Wolfgang Kunz},
    title = {Path Predicate Abstraction for Sound System-Level Models of {RT}-Level
    Circuit Designs},
    journal = {IEEE Transactions On Computer-Aided Design of Integrated Circuits
    and Systems (TCAD)},
    year = {2014},
    volume = {33},
    pages = {291--304},
    number = {2},
    month = {Feb.}
}

@PHDTHESIS{ppa2,
  author = {Joakim Urdahl},
  title = {{Path Predicate Abstraction for Sound System-Level Modeling of Digital
	Circuits}},
  school = {Technische Universit{\"a}t Kaiserslautern},
  year = {2015},
  month = {December}
}

@INPROCEEDINGS{ppa3,
  author = {Joakim Urdahl and Dominik Stoffel and J{\"o}rg Bormann and Markus
	Wedler and Wolfgang Kunz},
  title = {Path Predicate Abstraction by Complete Interval Property Checking},
  booktitle = {Proc. International Conference on Formal Methods in Computer-Aided
	Design ({FMCAD})},
  year = {2010},
  pages = {207--215}
}

@TECHREPORT{ppa4,
  author = {Joakim Urdahl and Dominik Stoffel and Wolfgang Kunz},
  title = {System- versus {RT}-Level Verification of Systems-on-Chip by Compositional
	Path Predicate Abstraction},
  institution = {Technische Universit{\"a}t Kaiserslautern, Dept. of Electrical and
	Computer Engineering, EDA group},
  year = {2013},
  number = {EDA-2013-01-29},
  month = {Jan}
}

@INPROCEEDINGS{ppa5,
  author = {Urdahl, Joakim and Stoffel, Dominik and Wedler, Markus and Kunz,
	Wolfgang},
  title = {System verification of concurrent {RTL} modules by compositional
	path predicate abstraction},
  booktitle = {Proc. Design Automation Conference (DAC)},
  year = {2012},
  pages = {334--343},
  isbn = {978-1-4503-1199-1},
  keywords = {abstraction, formal system verification},
  location = {San Francisco, California},
  numpages = {10}
}

@ARTICLE{lib-systemc,
    title = {Standard {SystemC} Language Reference Manual},
    journal = {{IEEE} Std 1666-2011},
    year = {2011},
    author = {},
    key = {SystemC}
}

@MISC{descam,
  title = {{DeSCAM}},
  howpublished = {https://github.com/ludwig247/DeSCAM},
  key = {descam}
}

@INPROCEEDINGS{paper-symbolic,
    author = {Fadiheh, Mohammad Rahmani and Urdahl, Joakim and Nuthakki, Srinivas
        Shashank and Mitra, Subhasish and Barrett, Clark and Stoffel, Dominik
        and Kunz, Wolfgang},
    title = {Symbolic quick error detection using symbolic initial state for pre-silicon
        verification},
    booktitle = {Design, Automation \& Test in Europe Conference (DATE)},
    year = {2018},
    pages = {55--60},
    organization = {IEEE}
}

@PHDTHESIS{thesis-formal,
  author = {Valeria Bertacco},
  title = {Achieving Scalable Hardware Verification with Symbolic Simulation},
  school = {Stanford University},
  year = {2003},
  type = {Dissertation}
}

@MISC{onespin,
  author = {{Onespin Solutions GmbH}},
  title = {{OneSpin 360 DV-Verify}},
  howpublished = {https://www.onespin.com/products/360-dv-verify/},
  key = {onespin}
}

@INPROCEEDINGS{paper-gapfree,  
    author={K. {Devarajegowda} and M. R. {Fadiheh} and E. {Singh} and C. {Barrett} and S. {Mitra} and W. {Ecker} and D. {Stoffel} and W. {Kunz}},
    booktitle={2020 Design, Automation   Test in Europe Conference   Exhibition (DATE)},
    title={Gap-free Processor Verification by S²SQED and Property Generation},
    year={2020},
    volume={},
    number={},
    pages={526-531}
}

@MISC{guide-onespin,
  author = {{Onespin Solutions GmbH}},
  title = {OneSpin 360 {(R)} Documentation},
  howpublished = {https://www.onespin.com/products/360-dv-verify/},
  key = {Doc-onespin}
}

@BOOK{book-comp-arch,
  title = {Computer Architecture: A Quantitative Approach},
  publisher = {Elsevier Inc.},
  year = {2012},
  author = {John L. Hennessy and David A. Patterson}
}

@BOOK{book-comp-org,
  title = {Computer Organization and Design: The Hardware/Software Interface. RISC-V Edition},
  publisher = {Elsevier Inc.},
  year = {2018},
  author = {David A. Patterson and John L. Hennessy}
}


@TECHREPORT{spec-riscv,
    author = {Waterman, Andrew and  Asanovi, Krste and SiFive Inc.},
    title = {The {RISC-V} Instruction Set Manual. Volume 1: Unprivileged {ISA},
        Version 20191213},
    institution = {California Univ Berkeley Dept of Electrical Engineering and Computer
        Sciences},
    year = {2019}
}

@MISC{manual-ri5cy,
  author = {Andreas Traber and Michael Gautschi and Pasquale D. Schiavone},
  title = {{RI5CY}: User Manual},
  year = {2019},
  howpublished = {https://www.pulp-platform.org/docs/ri5cy\_user\_manual.pdf},
  key = {ri5cy}
}