PPA Report for cascaded_clk_divider
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 1
IO Count: 6
Cell Count: 16

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 279.17 MHz
Reg-to-Reg Critical Path Delay: 2.882 ns

POWER METRICS:
-------------
Total Power Consumption: 1.961 W
