16:11:44 (lmgrd) -----------------------------------------------
16:11:44 (lmgrd)   Please Note:
16:11:44 (lmgrd) 
16:11:44 (lmgrd)   This log is intended for debug purposes only.
16:11:44 (lmgrd)   In order to capture accurate license
16:11:44 (lmgrd)   usage data into an organized repository,
16:11:44 (lmgrd)   please enable report logging. Use Flexera's
16:11:44 (lmgrd)   software license administration  solution,
16:11:44 (lmgrd)   FlexNet Manager, to  readily gain visibility
16:11:44 (lmgrd)   into license usage data and to create
16:11:44 (lmgrd)   insightful reports on critical information like
16:11:44 (lmgrd)   license availability and usage. FlexNet Manager
16:11:44 (lmgrd)   can be fully automated to run these reports on
16:11:44 (lmgrd)   schedule and can be used to track license
16:11:44 (lmgrd)   servers and usage across a heterogeneous
16:11:44 (lmgrd)   network of servers including Windows NT, Linux
16:11:44 (lmgrd)   and UNIX.
16:11:44 (lmgrd) 
16:11:44 (lmgrd) -----------------------------------------------
16:11:44 (lmgrd) 
16:11:44 (lmgrd) 
16:11:44 (lmgrd) Server's System Date and Time: Fri Dec 20 2024 16:11:44 EST
16:11:44 (lmgrd) SLOG: Summary LOG statistics is enabled.
16:11:44 (lmgrd) The license server manager (lmgrd) running as root:
16:11:44 (lmgrd) 	This is a potential security problem
16:11:44 (lmgrd) 	and is not recommended.
16:11:55 (lmgrd) FlexNet Licensing (v11.19.1.1 build 289830 x64_lsb) started on exotic-rhel (linux) (12/20/2024)
16:11:55 (lmgrd) Copyright (c) 1988-2022 Flexera. All Rights Reserved.
16:11:55 (lmgrd) World Wide Web:  http://www.flexerasoftware.com
16:11:55 (lmgrd) License file(s): /home/exotic/cadence/license.dat
16:11:55 (lmgrd) lmgrd tcp-port 27000
16:11:55 (lmgrd) (@lmgrd-SLOG@) ===============================================
16:11:55 (lmgrd) (@lmgrd-SLOG@) === LMGRD ===
16:11:55 (lmgrd) (@lmgrd-SLOG@) Start-Date: Fri Dec 20 2024 16:11:55 EST
16:11:55 (lmgrd) (@lmgrd-SLOG@) PID: 10136
16:11:55 (lmgrd) (@lmgrd-SLOG@) LMGRD Version: v11.19.1.1 build 289830 x64_lsb ( build 289830 (ipv6))
16:11:55 (lmgrd) (@lmgrd-SLOG@) 
16:11:55 (lmgrd) (@lmgrd-SLOG@) === Network Info ===
16:11:55 (lmgrd) (@lmgrd-SLOG@) Listening port: 27000
16:11:55 (lmgrd) (@lmgrd-SLOG@) 
16:11:55 (lmgrd) (@lmgrd-SLOG@) === Startup Info ===
16:11:55 (lmgrd) (@lmgrd-SLOG@) Server Configuration: Single Server
16:11:55 (lmgrd) (@lmgrd-SLOG@) Command-line options used at LS startup: -c /home/exotic/cadence/license.dat -l debug.log 
16:11:55 (lmgrd) (@lmgrd-SLOG@) License file(s) used:  /home/exotic/cadence/license.dat
16:11:55 (lmgrd) (@lmgrd-SLOG@) ===============================================
16:11:55 (lmgrd) Starting vendor daemons ... 
16:11:56 (lmgrd) Started cdslmd (internet tcp_port 40633 pid 10161)
16:11:56 (cdslmd) FlexNet Licensing version v11.19.1.1 build 289830 x64_lsb
16:11:57 (cdslmd) Cadence kit version: 22.01-s002
16:11:57 (cdslmd) EST time offset: -18000
16:11:59 (cdslmd) CADENCE_INFO_MSG: Time check: 12/20/2024 16:11:59.000604
16:11:59 (cdslmd) CADENCE_INFO_MSG: Time check: 12/20/2024 16:11:59.008
16:11:59 (cdslmd) SLOG: Summary LOG statistics is enabled.
16:11:59 (cdslmd) SLOG: FNPLS-INTERNAL-CKPT1
16:11:59 (cdslmd) SLOG: VM Status: 4
16:11:59 (cdslmd) SLOG: FNPLS-INTERNAL-CKPT5
16:11:59 (cdslmd) SLOG: TPM Status: 0
16:11:59 (cdslmd) SLOG: FNPLS-INTERNAL-CKPT6
16:12:00 (cdslmd) Server started on exotic-rhel for:	100		
16:12:00 (cdslmd) 111		12141		206		
16:12:00 (cdslmd) 21060		21400		21900		
16:12:00 (cdslmd) 26000		276		32150		
16:12:00 (cdslmd) 32500		32501		32760		
16:12:00 (cdslmd) 365		3DEM		3DEMENG		
16:12:00 (cdslmd) 940		945		ABVIP_AHB	
16:12:00 (cdslmd) ABVIP_AXI	ABVIP_DFI	ABVIP_OCP	
16:12:00 (cdslmd) ACC_VIP_ACE	ACC_VIP_AHB	ACC_VIP_APB	
16:12:00 (cdslmd) ACC_VIP_AXI_3_4 ACC_VIP_DBI	ACC_VIP_ETHERNET_1G_10G 
16:12:00 (cdslmd) ACC_VIP_ETHERNET_25G50G ACC_VIP_ETHERNET_40G_100G ACC_VIP_HDMI_14 
16:12:00 (cdslmd) ACC_VIP_I2C	ACC_VIP_I2S	ACC_VIP_KPD	
16:12:00 (cdslmd) ACC_VIP_MPC	ACC_VIP_MPDI	ACC_VIP_PCIE_3	
16:12:00 (cdslmd) ACC_VIP_SATA_6G ACC_VIP_SCD	ADE_GXL_TC_Cockpit 
16:12:00 (cdslmd) ADE_GXL_TC_DCM	ADE_GXL_TC_MTS	ADE_GXL_TC_MismatchAnalysis 
16:12:00 (cdslmd) ADE_GXL_TC_Optimizer ADE_GXL_TC_PAD	ADE_GXL_TC_SensitivityAnalysis 
16:12:00 (cdslmd) ADE_GXL_TC_Tuner ADE_GXL_TC_YieldAnalysis ADE_GXL_TC_YieldOptimizer 
16:12:00 (cdslmd) adv_package_designer_expert Advanced_Package_Designer Advanced_Pkg_Router_Option 
16:12:00 (cdslmd) Affirma_ams_simulator Affirma_model_packager_export Affirma_NC_Simulator 
16:12:00 (cdslmd) Affirma_sim_analysis_env Allegro_Auth_HighSpeed_Option Allegro_Auth_MultiStyle_Opt 
16:12:00 (cdslmd) Allegro_Design_Editor_620 Allegro_Design_Entry Allegro_Design_Publisher 
16:12:00 (cdslmd) Allegro_design_expert Allegro_FPGA_System_2FPGA Allegro_FPGA_System_Plan_GXL 
16:12:00 (cdslmd) Allegro_FPGA_System_Planner_L Allegro_FPGA_System_Planner_XL Allegro_ICPDesignPartition_Opt 
16:12:00 (cdslmd) Allegro_PCBSI_Backplane Allegro_PCBSI_Performance Allegro_PCBSI_SParams 
16:12:00 (cdslmd) Allegro_PCBSI_SerialLink Allegro_Package_Designer_620 Allegro_Package_Designer_XL_II 
16:12:00 (cdslmd) Allegro_Package_SI_620 Allegro_Package_SI_L_II Allegro_PCB_Design_GXL 
16:12:00 (cdslmd) Allegro_PCB_Design_Planner Allegro_PCB_Editor_GXL Allegro_PCB_Global_Route_Env 
16:12:00 (cdslmd) Allegro_PCB_HighSpeed_Option Allegro_PCB_Intercon_Feas Allegro_PCB_Intercon_Flow_Desn 
16:12:00 (cdslmd) Allegro_PCB_Mini_Option Allegro_PCB_PDN_Analysis Allegro_PCB_Partitioning 
16:12:00 (cdslmd) Allegro_PCB_RF	Allegro_PCB_Router_610 Allegro_PCB_SI_630 
16:12:00 (cdslmd) Allegro_PCB_SI_630_Suite Allegro_performance Allegro_studio	
16:12:00 (cdslmd) Allegro_studio_Router_610 Allegro_TeamDesign_Auth_Option Allegro_Viewer_Plus 
16:12:00 (cdslmd) AllegroSigrity_PI_Base AllegroSigrity_PI_Signoff_Opt AllegroSigrity_Pkg_Extract_Opt 
16:12:00 (cdslmd) AllegroSigrity_Pwr_Awr_SI_Opt AllegroSigrity_Serial_Link_Opt AllegroSigrity_SI_Base 
16:12:00 (cdslmd) AllegroSLPS	AMS_Designer_Link AMS_Designer_Verification 
16:12:00 (cdslmd) AMS_environment AMS_Option_to_Incisive Analog_Design_Environment_GXL 
16:12:00 (cdslmd) Analog_Design_Environment_L Analog_Design_Environment_XL Assertion_Based_VIP_AXI4_ACE 
16:12:00 (cdslmd) Assura_DRC	Assura_DV_design_rule_checker Assura_DV_LVS_checker 
16:12:00 (cdslmd) Assura_DV_parasitic_extractor Assura_LVS	Assura_MP	
16:12:00 (cdslmd) Assura_UI	Base_Verilog_Lib BroadbandSPICE	
16:12:00 (cdslmd) C_to_Silicon_Compiler_L Cadence_3D_Design_Viewer Cadence_chip_assembly_router 
16:12:00 (cdslmd) Cadence_Framework_Runtime Cadence_Software_Developer Cadence_Software_Developer_Dbg 
16:12:00 (cdslmd) Cadence_Software_Developer_OS Cadence_System_Creator Cadence_System_Creator_801 
16:12:00 (cdslmd) Cadence_System_Creator_Inter Cadence_System_Creator_VSPCat Cadence_VSP_Eclipse_env_Debug 
16:12:00 (cdslmd) Cadence_VSP_Eclipse_env_OS Cadence_VSP_Fab Capture		
16:12:00 (cdslmd) CaptureCIS	Capture_CIS_Studio CCPO		
16:12:00 (cdslmd) CCP		Chip_Integration_Option Chip_Integration_Option_II 
16:12:00 (cdslmd) Concept_HDL_expert Concept_HDL_rules_checker Concept_HDL_studio 
16:12:00 (cdslmd) ConcICe_Option	Conformal_Asic	Conformal_Cnstrnt_Dsgnr_L_LL 
16:12:00 (cdslmd) Conformal_Cnstrnt_Dsgnr_XL_LXL Conformal_Custom Conformal_ECO	
16:12:00 (cdslmd) Conformal_ECO_GXL Conformal_Low_Power Conformal_Low_Power_GXL 
16:12:00 (cdslmd) Conformal_Ultra CWAVES		Debug_Option_to_Incisive 
16:12:00 (cdslmd) desktop_manager DFM_Core_Technology Digital_Mixed_Signal_Option 
16:12:00 (cdslmd) Distributed_Dracula_Option DRAC2CORE	DRAC3CORE	
16:12:00 (cdslmd) DRAC3DRC	DRAC3LVS	DRACDIST	
16:12:00 (cdslmd) DRACERC		DRACLPE		DRACLVS		
16:12:00 (cdslmd) DRACPRE		Enc_Test_Adv_MBIST_Option Enc_Test_LBIST_Option 
16:12:00 (cdslmd) Enc_Test_Stack_Die_Option Encounter_Adv_Node_GXL Encounter_Block 
16:12:00 (cdslmd) Encounter_C	Encounter_ccopt_GXL Encounter_CPU_accelerator_GXL 
16:12:00 (cdslmd) Encounter_DFM	Encounter_DFM_GXL Encounter_Diagnostics_Volume 
16:12:00 (cdslmd) Encounter_Digital_Impl_Sys_L Encounter_Digital_Impl_Sys_XL Encounter_Giga_Scale_GXL 
16:12:00 (cdslmd) Encounter_Library_Char_GXL Encounter_Library_Char_XL Encounter_Low_Power_GXL 
16:12:00 (cdslmd) Encounter_Mixed_Signal_GXL Encounter_Pow_Sys_Adv_Anls_GXL Encounter_Power_System_L 
16:12:00 (cdslmd) Encounter_Power_System_XL Encounter_QRC_Extraction_GXL Encounter_QRC_Extraction_L 
16:12:00 (cdslmd) Encounter_QRC_Extraction_XL Encounter_S20_GXL Encounter_Stacked_Die_GXL 
16:12:00 (cdslmd) Encounter_T20_GXL Encounter_Test_Architect Encounter_Test_CPF 
16:12:00 (cdslmd) Encounter_Test_ExtensionLang Encounter_Tim_Sys_Adv_Anls_GXL Encounter_Timing_System_L 
16:12:00 (cdslmd) Encounter_Timing_System_XL Encounter_True_Time Encounter_U20_GXL 
16:12:00 (cdslmd) Encounter_Wave_Viewer enterprise_manager ET_Hierarchical_Option 
16:12:00 (cdslmd) expgen		Extended_Verilog_Lib FE_Classic	
16:12:00 (cdslmd) FE_GPS		FE_Ultra	FirstEncounter	
16:12:00 (cdslmd) FirstEncounterSOC First_Encounter_GXL First_Encounter_L 
16:12:00 (cdslmd) First_Encounter_VIP First_Encounter_XL Formal_Analysis_Option 
16:12:00 (cdslmd) Functional_Safety_Simulator Genus_CPU_Opt	Genus_Low_Power_Opt 
16:12:00 (cdslmd) Genus_Physical_Opt Genus_Synthesis Incisive_Design_Team_Simulator 
16:12:00 (cdslmd) Incisive_Desktop_Manager Incisive_Enterprise_ESL_Option Incisive_Enterprise_ESL_inter 
16:12:00 (cdslmd) Incisive_Enterprise_Manager Incisive_Enterprise_Planner Incisive_Enterprise_Simulator 
16:12:00 (cdslmd) Incisive_Enterprise_Verifier Incisive_Formal_Verifier Incisive_HDL_Simulator 
16:12:00 (cdslmd) Incisive_P2C_Methodology Incisive_Specman_Elite Incisive_Specman_ESL 
16:12:00 (cdslmd) Incisive_Specman_ESL_inter Incisive_Specman_interactive Incisive_Verif_Engine 
16:12:00 (cdslmd) Incisive_Verif_Environ Incisive_Virtual_Ext_inter Incisive_Virtual_Ext_Option 
16:12:00 (cdslmd) Incisive_XLD_Domain Innovus_10nm_Opt Innovus_20nm_Opt 
16:12:00 (cdslmd) Innovus_3D_IC_Opt Innovus_C	Innovus_CPU_Opt 
16:12:00 (cdslmd) Innovus_DFM	Innovus_Hier_Opt Innovus_Impl_System 
16:12:00 (cdslmd) Innovus_Impl_System_Basic Innovus_MS_Opt	Joules_Power_SP 
16:12:00 (cdslmd) Joules_RTL_Power LEAPFROG-CV	Liberate_AMS_Client 
16:12:00 (cdslmd) Liberate_AMS_Server Liberate_Client Liberate_LV_Client 
16:12:00 (cdslmd) Liberate_LX_Client Liberate_LV_Server Liberate_LX_Server 
16:12:00 (cdslmd) Liberate_MX_Client Liberate_MX_Server Liberate_Server 
16:12:00 (cdslmd) Litho_DP_Client Litho_Electrical_Analyzer Litho_Physical_Analyzer 
16:12:00 (cdslmd) Low_Power_Simulation_Option MaskCompose_Core MaskCompose_Definition 
16:12:00 (cdslmd) MaskCompose_FracP_JobD MaskCompose_Implementation MaskCompose_OASIS 
16:12:00 (cdslmd) MaskCompose_Paperwork MaskCompose_SemiP10 MaskCompose_Utils 
16:12:00 (cdslmd) MaskCompose_Wafer MM_ddr3sdram	MM_ddr4_lrdimm	
16:12:00 (cdslmd) MM_ddr4sdram	MM_emmc_45	MM_emmc_50	
16:12:00 (cdslmd) MM_flash_onfi3	MM_flash_ppn_ddr MM_flash_toggle2_nand 
16:12:00 (cdslmd) MM_hbm		MM_HMC		MM_lpddr3	
16:12:00 (cdslmd) MM_lpddr4	MM_lrdimm	MM_PORTFOLIO_CATALOG 
16:12:00 (cdslmd) MM_PORTFOLIO_PLUS_B MM_sdcard30	MM_sdcard40	
16:12:00 (cdslmd) MM_UFS		MM_wideIO_2	MM_wideIOsdram	
16:12:00 (cdslmd) MTI_Opt_Incisive_Specman_Sim Multithread_Route_Option Nano_Encounter_DBS 
16:12:00 (cdslmd) NanoRoute_Ultra NC_SystemC_Simulator NC_Verilog_Data_Prep_Compiler 
16:12:00 (cdslmd) NC_Verilog_Simulator NC_VHDL_Simulator OASIS_RFDE	
16:12:00 (cdslmd) OASIS_Simulation_Interface OptimizePI	OrbitIO_Sys_PlanC 
16:12:00 (cdslmd) OrCAD_Capture_CIS_option OrCAD_EE_Designer_Plus OrCAD_FPGA_System_Planner 
16:12:00 (cdslmd) OrCAD_PCB_Designer OrCAD_PCB_Designer_Basics OrCAD_PCB_Designer_PSpice 
16:12:00 (cdslmd) OrCAD_PCB_Editor OrCAD_PCB_Editor_Basics OrCAD_PCB_Router 
16:12:00 (cdslmd) OrCAD_Signal_Explorer OrCAD_Unison_EE Package_Extraction_SuiteC 
16:12:00 (cdslmd) PCB_design_expert PCB_design_studio PCB_librarian_expert 
16:12:00 (cdslmd) PCB_SI_MultiGigabit pcomp		Performance_Option_To_Incisive 
16:12:00 (cdslmd) Phys_Ver_Sys_ADP_Ex_Opt Phys_Ver_Sys_Adv_Ana_Opt Phys_Ver_Sys_Adv_Device 
16:12:00 (cdslmd) Phys_Ver_Sys_Cons_Validator_XL Phys_Ver_Sys_Const_Validator Phys_Ver_Sys_Design_Ana 
16:12:00 (cdslmd) Phys_Ver_Sys_DRC_XL Phys_Ver_Sys_Graph_LVS_Debug Phys_Ver_Sys_LVS_XL 
16:12:00 (cdslmd) Phys_Ver_Sys_MRC Phys_Ver_Sys_Pattern_Match Phys_Ver_Sys_Prog_ERC 
16:12:00 (cdslmd) Phys_Ver_Sys_Prog_ERC_XL Phys_Ver_Sys_Results_Mgr PlaceBase_ALL	
16:12:00 (cdslmd) plotVersa	Power_Aware_SI_SuiteC Power_Integrity_SuiteC 
16:12:00 (cdslmd) PowerDC		PowerIntegrity	PowerSI		
16:12:00 (cdslmd) PSpice_SLPS	PSpiceAA	PSpiceAD	
16:12:00 (cdslmd) PSpiceOPTIOpt	PSpiceSLPSOpt	PSpiceSmokeOpt	
16:12:00 (cdslmd) PSpiceStudio	PVS_MPT_Image_Decomposer PVS_MPT_Spacer_Decomposer 
16:12:00 (cdslmd) QRC_Advanced_Analysis QRC_Advanced_Modeling QRC_Advanced_Modeling_20 
16:12:00 (cdslmd) QRC_Advanced_Node_Modeling QRCX_Display_Technology_Option QuickView_CH_SL 
16:12:00 (cdslmd) QuickView_GDSII QuickView_GL1	QuickView_HITACHI 
16:12:00 (cdslmd) QuickView_JEOL	QuickView_LAFF	QuickView_MEBES 
16:12:00 (cdslmd) QuickView_OA	QuickView_OASIS QuickView_SemiP10 
16:12:00 (cdslmd) QuickView_Signoff QuickView_TOSHIBA RELXPERT	
16:12:00 (cdslmd) RouteMVIA_ALL	Serial_Link_SI_SuiteC Sim_Cov_UNR	
16:12:00 (cdslmd) SIP_Digital_Architect_GXL_II SiP_Digital_Architect_XL SIP_Digital_Layout_GXL_II 
16:12:00 (cdslmd) SIP_Digital_SI_XL_II SiP_Layout_XL	SiP_RF_Architect_XL 
16:12:00 (cdslmd) SIP_RF_Layout_GXL_II skillDev	SLNK		
16:12:00 (cdslmd) SMG_Create	SMG_Runtime	SOC_Encounter	
16:12:00 (cdslmd) SOC_Encounter_GPS SOC_Encounter_GXL SoC_Kit		
16:12:00 (cdslmd) SOC_PORTFOLIO_CATALOG SPDGEN		SPDSIM		
16:12:00 (cdslmd) SPECCTRA_256U	SPECCTRA_6U	SPECCTRA_ADV	
16:12:00 (cdslmd) SPECCTRA_autoroute SPECCTRA_DFM	SPECCTRA_expert 
16:12:00 (cdslmd) SPECCTRA_expert_system SPECCTRA_HP	SPECCTRA_PCB	
16:12:00 (cdslmd) SPECCTRA_performance SPECCTRAQuest	SPECCTRAQuest_SI_expert 
16:12:00 (cdslmd) SPECCTRAQuest_signal_expert SPECCTRAQuest_signal_explorer Specman_Advanced_Option 
16:12:00 (cdslmd) SpectreBasic	Spectre_BTAHVMOS_Models Spectre_BTASOI_Models 
16:12:00 (cdslmd) Spectre_Burst_AllegroSI Spectre_char_opt Spectre_EMIR	
16:12:00 (cdslmd) Spectre_Fault_Analysis_opt Spectre_XPS	SQ_ModelIntegrity 
16:12:00 (cdslmd) SystemSI_Parallel_IIC SystemSI_Serial_IIC System_Verifier_generation 
16:12:00 (cdslmd) System_Verifier_interactive T2B		Tempus_Timing_Signoff_L 
16:12:00 (cdslmd) Tempus_Timing_Signoff_MP Tempus_Timing_Signoff_TSO Tempus_Timing_Signoff_XL 
16:12:00 (cdslmd) Test_Design_ATPG_Plus Test_Design_Analysis Test_Design_Compression 
16:12:00 (cdslmd) Test_Design_Generation Test_Design_Verification Test_Extension_Language 
16:12:00 (cdslmd) Test_Mfg_Analysis Test_Mfg_Fault_Isolation UET		
16:12:00 (cdslmd) ULTRASIM_L	UNISON_SPECCTRA_6U Variety_LX_Client 
16:12:00 (cdslmd) Variety_LX_Server Variety_MX_Client Variety_MX_Server 
16:12:00 (cdslmd) VCS_Opt_Incisive_Specman_Sim Vdixl_Capacity_Opt VDS_Power	
16:12:00 (cdslmd) VDS_Timing	verifault	VERILOG-XL	
16:12:00 (cdslmd) VIP_802_11_MAC	VIP_AHB_UVC	VIP_AMBA5_CHI	
16:12:00 (cdslmd) VIP_AXB_PS	VIP_AXI_3_4	VIP_AXI_3_4_UVC 
16:12:00 (cdslmd) VIP_AXI_PS	VIP_AXI4_ACE	VIP_AXI4_STREAM 
16:12:00 (cdslmd) VIP_CAN		VIP_DISPLAYPORT VIP_ETHERNET_25G 
16:12:00 (cdslmd) VIP_ETHERNET_40G_100G_PS VIP_ETHERNET_40G_100G_UVC VIP_ETHERNET_PS 
16:12:00 (cdslmd) VIP_ETHERNET_TRIPLECHECK VIP_ETHERNET_UVC VIP_HDMI_14	
16:12:00 (cdslmd) VIP_HDMI_20	VIP_I2C		VIP_INTERCONNECT_WORKBENCH 
16:12:00 (cdslmd) VIP_JTAG	VIP_LIN		VIP_MHL3	
16:12:00 (cdslmd) VIP_MIPI_CPHY	VIP_MIPI_CSI	VIP_MIPI_CSI_3	
16:12:00 (cdslmd) VIP_MIPI_DSI	VIP_MIPI_LLI	VIP_MIPI_MPHY	
16:12:00 (cdslmd) VIP_MIPI_SLIMBUS VIP_MIPI_SOUNDWIRE VIP_MIPI_UNIPRO 
16:12:00 (cdslmd) VIP_MR_IOV_PS	VIP_NVME_PS	VIP_OCP		
16:12:00 (cdslmd) VIP_OCP3	VIP_PCI_UVC	VIP_PCIE_1_2_PS 
16:12:00 (cdslmd) VIP_PCIE_3_MPHY VIP_PCIE_3_PS	VIP_PCIE_3_PURESUITE 
16:12:00 (cdslmd) VIP_PCIE_3_TRIPLECHECK VIP_PCIE_4	VIP_PCIE_PURESUITE 
16:12:00 (cdslmd) VIP_PLB		VIP_PLB_6	vip_portfolio	
16:12:00 (cdslmd) VIP_PORTFOLIO_CATALOG VIP_PUREVIEW	VIP_SAS		
16:12:00 (cdslmd) VIP_SAS_12G	VIP_SATA_6G	VIP_SATA_PS	
16:12:00 (cdslmd) VIP_SR_IOV_PS	VIP_SRIO	VIP_SRIO3	
16:12:00 (cdslmd) VIP_SSIC	VIP_UART	VIP_UNIPRO_TRIPLECHECK 
16:12:00 (cdslmd) VIP_USB_2_PS	VIP_USB_3_PS	VIP_USB_3_PURESUITE 
16:12:00 (cdslmd) VIP_UVC_3PSI_ENGINE VIP_VALIDATOR_BASIC VIP_VALIDATOR_COHERENT 
16:12:00 (cdslmd) Virtuoso_Acceler_Parallel_L Virtuoso_Acceler_Parallel_sc Virtuoso_Acceler_Parallel_XL 
16:12:00 (cdslmd) Virtuoso_ADE_Assembler Virtuoso_ADE_Explorer Virtuoso_ADE_Explorer_Basic 
16:12:00 (cdslmd) Virtuoso_ADE_Verifier Virtuoso_Adv_Dev_Mod_HSPICE Virtuoso_Adv_Dev_Modeling_ELDO 
16:12:00 (cdslmd) Virtuoso_Adv_Node_Framework Virtuoso_Adv_Node_Opt_Layout Virtuoso_Adv_Node_Opt_Lay_Std 
16:12:00 (cdslmd) Virtuoso_APS_MMSIM_Lk Virtuoso_CFDE_Opt Virtuoso_Constraint_API 
16:12:00 (cdslmd) Virtuoso_Constraint_Interface Virtuoso_Core_Characterizer Virtuoso_Core_Optimizer 
16:12:00 (cdslmd) Virtuoso_custom_placer Virtuoso_custom_router Virtuoso_DFM_option 
16:12:00 (cdslmd) Virtuoso_Digital_Implem Virtuoso_Digital_Implem_XL Virtuoso_Digital_Signoff_Power 
16:12:00 (cdslmd) Virtuoso_DRC_Opt Virtuoso_EAD_3D_Prec_Solver Virtuoso_EAD_Adv_Elect_Analysi 
16:12:00 (cdslmd) Virtuoso_IPVS_Adv_Ana_Opt Virtuoso_Layout_Migrate Virtuoso_Layout_Suite_EAD 
16:12:00 (cdslmd) Virtuoso_Layout_Suite_GXL Virtuoso_Layout_Suite_L Virtuoso_Layout_Suite_XL 
16:12:00 (cdslmd) Virtuoso_LDE_Analyzer Virtuoso_MixedSignalOpt_Layout Virtuoso_MMSIM_CPU_Accelerator 
16:12:00 (cdslmd) Virtuoso_MMSIM_pwr_opt Virtuoso_MMSIM_RF_analysis Virtuoso_Multi_mode_Simulation 
16:12:00 (cdslmd) Virtuoso_NeoCircuit_DFM Virtuoso_Oasis_API Virtuoso_Phase_Designer 
16:12:00 (cdslmd) Virtuoso_Power_System_L Virtuoso_Power_System_L_EXT Virtuoso_Power_System_XL 
16:12:00 (cdslmd) Virtuoso_QRC_Extraction_L Virtuoso_QRC_Extraction_XL Virtuoso_Schematic_Editor_L 
16:12:00 (cdslmd) Virtuoso_Schematic_Editor_XL Virtuoso_Simulation_Interface Virtuoso_Spectre 
16:12:00 (cdslmd) Virtuoso_Spectre_GXL Virtuoso_Spectre_GXL_MMSIM_Lk Virtuoso_Spectre_RF 
16:12:00 (cdslmd) Virtuoso_Spectre_XL Virtuoso_Stack_Die_Option Virtuoso_Variation_Analysis_Op 
16:12:00 (cdslmd) Virtuoso_Variation_Option Virtuoso_Visual_Analysis_XL Virtuoso_Waveform_API 
16:12:00 (cdslmd) Virtuoso_XPS_MMSIM_Lk VLS_GXL_TC_Analog_Auto_Placer VLS_GXL_TC_Cell_Planner 
16:12:00 (cdslmd) VLS_GXL_TC_Cockpit VLS_GXL_TC_Digital_Auto_Placer VLS_GXL_TC_Floorplanning 
16:12:00 (cdslmd) VLS_GXL_TC_ISL	VLS_GXL_TC_Layout_CE VLS_GXL_TC_Layout_Migrate 
16:12:00 (cdslmd) VLS_GXL_TC_Layout_Yield_Optimi VLS_GXL_TC_Module_Generator VLS_GXL_TC_Space_based_Router 
16:12:00 (cdslmd) VLS_GXL_TC_SPD	VLS_GXL_TC_VCAR vmanager	
16:12:00 (cdslmd) vmanager_client vmanager_integration vmanager_project 
16:12:00 (cdslmd) vmanager_ucis	vmanager_web	Voltus_Power_Integrity_AA 
16:12:00 (cdslmd) Voltus_Power_Integrity_AA_GXL Voltus_Power_Integrity_Fi_L Voltus_Power_Integrity_Fi_XL 
16:12:00 (cdslmd) Voltus_Power_Integrity_L Voltus_Power_Integrity_MP Voltus_Power_Integrity_XL 
16:12:00 (cdslmd) 
16:12:00 (cdslmd) All FEATURE lines for cdslmd behave like INCREMENT lines
16:12:00 (cdslmd) 
16:12:00 (cdslmd) EXTERNAL FILTERS are OFF
16:12:01 (lmgrd) cdslmd using TCP-port 40633
16:12:01 (cdslmd) SLOG: Statistics Log Frequency is 240 minute(s).
16:12:01 (cdslmd) SLOG: TS update poll interval is 600 seconds.
16:12:01 (cdslmd) SLOG: Activation borrow reclaim percentage is 0.
16:12:01 (cdslmd) (@cdslmd-SLOG@) ===============================================
16:12:01 (cdslmd) (@cdslmd-SLOG@) === Vendor Daemon ===
16:12:01 (cdslmd) (@cdslmd-SLOG@) Vendor daemon: cdslmd
16:12:01 (cdslmd) (@cdslmd-SLOG@) Start-Date: Fri Dec 20 2024 16:12:01 EST
16:12:01 (cdslmd) (@cdslmd-SLOG@) PID: 10161
16:12:01 (cdslmd) (@cdslmd-SLOG@) VD Version: v11.19.1.1 build 289830 x64_lsb ( build 289830 (ipv6))
16:12:01 (cdslmd) (@cdslmd-SLOG@) 
16:12:01 (cdslmd) (@cdslmd-SLOG@) === Startup/Restart Info ===
16:12:01 (cdslmd) (@cdslmd-SLOG@) Options file used: None
16:12:01 (cdslmd) (@cdslmd-SLOG@) Is vendor daemon a CVD: No
16:12:01 (cdslmd) (@cdslmd-SLOG@) Is FlexNet Licensing Service installed and compatible: No
16:12:01 (cdslmd) (@cdslmd-SLOG@) FlexNet Licensing Service Version: -NA-
16:12:01 (cdslmd) (@cdslmd-SLOG@) Is TS accessed: No
16:12:01 (cdslmd) (@cdslmd-SLOG@) TS access time: -NA-
16:12:01 (cdslmd) (@cdslmd-SLOG@) Number of VD restarts since LS startup: 0
16:12:01 (cdslmd) (@cdslmd-SLOG@) 
16:12:01 (cdslmd) (@cdslmd-SLOG@) === Network Info ===
16:12:01 (cdslmd) (@cdslmd-SLOG@) Listening port: 40633
16:12:01 (cdslmd) (@cdslmd-SLOG@) Daemon select timeout (in seconds): 1
16:12:01 (cdslmd) (@cdslmd-SLOG@) 
16:12:01 (cdslmd) (@cdslmd-SLOG@) === Host Info ===
16:12:01 (cdslmd) (@cdslmd-SLOG@) Host used in license file: exotic-rhel
16:12:01 (cdslmd) (@cdslmd-SLOG@) HostID node-locked in license file: 000c29f754b9 
16:12:01 (cdslmd) (@cdslmd-SLOG@) HostID of the License Server: 000c29f754b9
16:12:01 (cdslmd) (@cdslmd-SLOG@) Running on Hypervisor: Unknown Hypervisor
16:12:01 (cdslmd) (@cdslmd-SLOG@) ===============================================
16:12:01 (cdslmd) Ecomms: Encrypted Communication disabled
16:12:01 (cdslmd) TCP_NODELAY NOT enabled
16:12:01 (cdslmd) Listener Thread: running
