use num_complex::Complex;
use realfft::RealFftPlanner;
use nih_plug::util::StftHelper;
use crate::bridge::SharedState;

pub const FFT_SIZE: usize = 2048;
pub const NUM_BINS: usize = FFT_SIZE / 2 + 1;
pub const OVERLAP: usize = 4; // 75% overlap → hop = 512

/// Maximum block size assumed for the delta monitor dry-delay ring buffer.
/// nih-plug typically processes in blocks of ≤ 8192 samples.
const MAX_BLOCK_SIZE: usize = 8192;

/// Ring-buffer size per channel for the dry-signal delay in the delta monitor.
/// Must be ≥ FFT_SIZE + MAX_BLOCK_SIZE so the ring never overwrites samples still needed.
const DRY_DELAY_SIZE: usize = FFT_SIZE + MAX_BLOCK_SIZE;

pub struct Pipeline {
    stft: StftHelper,
    fft_plan:  std::sync::Arc<dyn realfft::RealToComplex<f32>>,
    ifft_plan: std::sync::Arc<dyn realfft::ComplexToReal<f32>>,
    window:         Vec<f32>,
    spectrum_buf:    Vec<f32>,
    suppression_buf: Vec<f32>,
    channel_supp_buf: Vec<f32>,
    complex_buf:     Vec<Complex<f32>>,
    fx_matrix: crate::dsp::fx_matrix::FxMatrix,
    /// Ring buffer for delta monitor dry-signal delay: 2 channels × DRY_DELAY_SIZE entries.
    /// Channel c occupies [c * DRY_DELAY_SIZE .. (c+1) * DRY_DELAY_SIZE].
    /// Delayed by FFT_SIZE samples to align dry with STFT-latency-compensated wet.
    dry_delay: Vec<f32>,
    /// Current write head into dry_delay (wraps at DRY_DELAY_SIZE).
    dry_delay_write: usize,
    /// Pre-allocated per-slot curve cache. [slot][curve][bin]
    slot_curve_cache: Vec<Vec<Vec<f32>>>,
    /// Per-aux sidechain envelope followers (up to 4). [sc_idx][bin]
    sc_envelopes: Vec<Vec<f32>>,
    /// Per-aux sidechain one-pole LP state. [sc_idx][bin]
    sc_env_states: Vec<Vec<f32>>,
    /// Per-aux sidechain complex buffers. [sc_idx][bin]
    sc_complex_bufs: Vec<Vec<Complex<f32>>>,
    /// Per-aux sidechain STFT helpers (up to 4).
    sc_stfts: Vec<StftHelper>,
    sample_rate: f32,
}

impl Pipeline {
    pub fn new(sample_rate: f32, num_channels: usize) -> Self {
        let mut planner = RealFftPlanner::<f32>::new();
        let fft_plan  = planner.plan_fft_forward(FFT_SIZE);
        let ifft_plan = planner.plan_fft_inverse(FFT_SIZE);

        let window: Vec<f32> = (0..FFT_SIZE)
            .map(|i| 0.5 * (1.0 - (2.0 * std::f32::consts::PI * i as f32
                / (FFT_SIZE - 1) as f32).cos()))
            .collect();

        let complex_buf = fft_plan.make_output_vec();

        let fx_matrix = crate::dsp::fx_matrix::FxMatrix::new(sample_rate, FFT_SIZE);

        // 9 slots × 7 curves × NUM_BINS, all-ones (neutral)
        let slot_curve_cache: Vec<Vec<Vec<f32>>> = (0..9)
            .map(|_| (0..7).map(|_| vec![1.0f32; NUM_BINS]).collect())
            .collect();

        // 4 sidechain paths
        let sc_envelopes: Vec<Vec<f32>> = (0..4).map(|_| vec![0.0f32; NUM_BINS]).collect();
        let sc_env_states: Vec<Vec<f32>> = (0..4).map(|_| vec![0.0f32; NUM_BINS]).collect();
        let sc_complex_bufs: Vec<Vec<Complex<f32>>> = (0..4)
            .map(|_| vec![Complex::new(0.0f32, 0.0f32); NUM_BINS])
            .collect();
        let sc_stfts: Vec<StftHelper> = (0..4)
            .map(|_| StftHelper::new(2, FFT_SIZE, 0))
            .collect();

        Self {
            stft: StftHelper::new(num_channels, FFT_SIZE, 0),
            fft_plan,
            ifft_plan,
            window,
            spectrum_buf:     vec![0.0; NUM_BINS],
            suppression_buf:  vec![0.0; NUM_BINS],
            channel_supp_buf: vec![0.0; NUM_BINS],
            complex_buf,
            fx_matrix,
            dry_delay: vec![0.0f32; 2 * DRY_DELAY_SIZE],
            dry_delay_write: 0,
            slot_curve_cache,
            sc_envelopes,
            sc_env_states,
            sc_complex_bufs,
            sc_stfts,
            sample_rate,
        }
    }

    pub fn reset(&mut self, sample_rate: f32, num_channels: usize) {
        self.sample_rate = sample_rate;
        self.stft = StftHelper::new(num_channels, FFT_SIZE, 0);
        self.dry_delay.fill(0.0);
        self.dry_delay_write = 0;
        for sc in &mut self.sc_envelopes  { sc.fill(0.0); }
        for sc in &mut self.sc_env_states { sc.fill(0.0); }
        for i in 0..self.sc_stfts.len() {
            self.sc_stfts[i] = StftHelper::new(2, FFT_SIZE, 0);
        }
        self.fx_matrix.reset(sample_rate, FFT_SIZE);
    }

    pub fn process(
        &mut self,
        buffer: &mut nih_plug::buffer::Buffer,
        aux: &mut nih_plug::prelude::AuxiliaryBuffers,
        shared: &mut SharedState,
        params: &crate::params::SpectralForgeParams,
    ) {
        use crate::dsp::modules::{apply_curve_transform, ModuleContext};

        let block_size = buffer.samples() as u32;
        let attack_ms_base    = params.attack_ms.smoothed.next_step(block_size);
        let release_ms_base   = params.release_ms.smoothed.next_step(block_size);
        let input_gain_db     = params.input_gain.smoothed.next_step(block_size);
        let output_gain_db    = params.output_gain.smoothed.next_step(block_size);

        // ── Read all 9×7 slot curves from triple-buffer + apply tilt/offset ──
        // Non-blocking read; skip tilt/offset adjustment this block if GUI holds lock.
        if let Some(meta) = params.slot_curve_meta.try_lock() {
            for s in 0..9 {
                for c in 0..7 {
                    self.slot_curve_cache[s][c].copy_from_slice(shared.curve_rx[s][c].read());
                    let (tilt, offset) = meta[s][c];
                    apply_curve_transform(&mut self.slot_curve_cache[s][c], tilt, offset);
                }
            }
        } else {
            // Lock contended: just refresh curve values without tilt/offset
            for s in 0..9 {
                for c in 0..7 {
                    self.slot_curve_cache[s][c].copy_from_slice(shared.curve_rx[s][c].read());
                }
            }
        }

        // ── Process up to 4 aux sidechain inputs ──
        let mut sc_active_flags = [false; 4];
        {
            let hop = FFT_SIZE / OVERLAP;
            let fft_plan = self.fft_plan.clone();
            let window = &self.window;
            let sample_rate = self.sample_rate;
            let sc_gain_db    = params.sc_gain.smoothed.next_step(block_size);
            let sc_gain_lin   = 10.0f32.powf(sc_gain_db / 20.0);
            let sc_attack_ms  = params.sc_attack_ms.smoothed.next_step(block_size);
            let sc_release_ms = params.sc_release_ms.smoothed.next_step(block_size);

            for i in 0..4 {
                let has_aux = aux.inputs.get(i).map(|a| a.samples() > 0).unwrap_or(false);
                if !has_aux {
                    for v in &mut self.sc_envelopes[i] { *v = 0.0; }
                    continue;
                }
                for v in &mut self.sc_envelopes[i] { *v = 0.0; }

                let sc_env    = &mut self.sc_envelopes[i];
                let sc_state  = &mut self.sc_env_states[i];
                let sc_cplx   = &mut self.sc_complex_bufs[i];

                self.sc_stfts[i].process_overlap_add(&mut aux.inputs[i], OVERLAP, |_ch, block| {
                    for (s, &w) in block.iter_mut().zip(window.iter()) {
                        *s *= w * sc_gain_lin;
                    }
                    crate::dsp::guard::sanitize(block);
                    fft_plan.process(block, sc_cplx).unwrap();

                    let hops_per_sec = sample_rate / hop as f32;
                    for k in 0..sc_cplx.len() {
                        let mag = sc_cplx[k].norm();
                        let coeff = if mag > sc_state[k] {
                            let t = sc_attack_ms.max(0.1) * 0.001 * hops_per_sec;
                            (-1.0_f32 / t).exp()
                        } else {
                            let t = sc_release_ms.max(1.0) * 0.001 * hops_per_sec;
                            (-1.0_f32 / t).exp()
                        };
                        sc_state[k] = coeff * sc_state[k] + (1.0 - coeff) * mag;
                        if sc_state[k] > sc_env[k] { sc_env[k] = sc_state[k]; }
                    }
                });

                sc_active_flags[i] = self.sc_envelopes[i].iter().any(|&v| v > 1e-9);
            }
        }

        for i in 0..4 {
            shared.sidechain_active[i].store(sc_active_flags[i], std::sync::atomic::Ordering::Relaxed);
        }

        // ── Read feature flags and stereo link ──
        let delta_monitor = params.delta_monitor.value();
        use crate::params::StereoLink;
        let stereo_link = params.stereo_link.value();
        let is_mid_side = stereo_link == StereoLink::MidSide;

        let input_linear  = 10.0f32.powf(input_gain_db  / 20.0);
        let output_linear = 10.0f32.powf(output_gain_db / 20.0);

        // ThresholdMode::Relative legacy flag maps to sensitivity=1.0 if set;
        // otherwise use the continuous sensitivity parameter.
        let sensitivity = if params.threshold_mode.value() == crate::params::ThresholdMode::Relative {
            1.0f32
        } else {
            params.sensitivity.smoothed.next_step(block_size)
        };

        // Build ModuleContext (all Copy fields, no borrows)
        let ctx = ModuleContext {
            sample_rate:       self.sample_rate,
            fft_size:          FFT_SIZE,
            num_bins:          NUM_BINS,
            attack_ms:         attack_ms_base,
            release_ms:        release_ms_base,
            sensitivity,
            suppression_width: params.suppression_width.smoothed.next_step(block_size),
            auto_makeup:       params.auto_makeup.value(),
            delta_monitor,
        };

        // Build sc_args: per-slot sidechain reference (no allocation)
        let slot_sidechain_arr: [u8; 9] = params.slot_sidechain.try_lock()
            .map(|g| *g)
            .unwrap_or([255u8; 9]);  // fallback: no sidechain for any slot
        let sc_envelopes_ref: [&[f32]; 4] = std::array::from_fn(|i| self.sc_envelopes[i].as_slice());
        let sc_args: [Option<&[f32]>; 9] = std::array::from_fn(|s| {
            let idx = slot_sidechain_arr[s];
            if idx == 255 {
                None  // no sidechain assigned to this slot
            } else {
                let i = idx as usize;
                if i < 4 && sc_active_flags[i] { Some(sc_envelopes_ref[i]) } else { None }
            }
        });

        // Snapshot of slot targets
        use crate::params::FxChannelTarget;
        let slot_targets_snap: [FxChannelTarget; 9] = params.slot_targets.try_lock()
            .map(|g| *g)
            .unwrap_or([FxChannelTarget::All; 9]);

        // Delta monitor: write dry samples into the ring buffer at the current write head.
        if delta_monitor {
            let mut dry_idx = 0usize;
            for sample_block in buffer.iter_samples() {
                debug_assert!(dry_idx < MAX_BLOCK_SIZE, "block size exceeded MAX_BLOCK_SIZE={MAX_BLOCK_SIZE}");
                let pos = (self.dry_delay_write + dry_idx) % DRY_DELAY_SIZE;
                for (ch_idx, sample) in sample_block.into_iter().enumerate() {
                    self.dry_delay[ch_idx * DRY_DELAY_SIZE + pos] = *sample;
                }
                dry_idx += 1;
            }
        }

        // M/S encode: L/R → Mid/Side (before STFT)
        if is_mid_side {
            const SQRT2_INV: f32 = std::f32::consts::FRAC_1_SQRT_2;
            for mut sample_block in buffer.iter_samples() {
                let mut ch = sample_block.iter_mut();
                if let (Some(l), Some(r)) = (ch.next(), ch.next()) {
                    let m = (*l + *r) * SQRT2_INV;
                    let s = (*l - *r) * SQRT2_INV;
                    *l = m;
                    *r = s;
                }
            }
        }

        // Reborrow fields as locals so the closure can capture them without
        // conflicting with the &mut self.stft borrow inside process_overlap_add.
        let fft_plan  = self.fft_plan.clone();
        let ifft_plan = self.ifft_plan.clone();
        let window         = &self.window;
        let fx_matrix         = &mut self.fx_matrix;
        let complex_buf       = &mut self.complex_buf;
        let spectrum_buf      = &mut self.spectrum_buf;
        let suppression_buf   = &mut self.suppression_buf;
        let channel_supp_buf  = &mut self.channel_supp_buf;
        let slot_curve_cache_ref = &self.slot_curve_cache;
        // Reset peak-hold accumulators.
        for v in spectrum_buf.iter_mut()   { *v = 0.0; }
        for v in suppression_buf.iter_mut() { *v = 0.0; }
        // IFFT gives FFT_SIZE gain; Hann^2 OLA at 75% overlap gives 1.5 gain.
        // Combined normalization: 1 / (FFT_SIZE * 1.5) = 2 / (3 * FFT_SIZE)
        let norm = 2.0_f32 / (3.0 * FFT_SIZE as f32);

        self.stft.process_overlap_add(buffer, OVERLAP, |channel, block| {
            // Analysis window + input gain
            for (s, &w) in block.iter_mut().zip(window.iter()) {
                *s *= w * input_linear;
            }

            // Guard: clamp NaN/Inf from broken drivers before FFT.
            crate::dsp::guard::sanitize(block);

            fft_plan.process(block, complex_buf).unwrap();

            for (i, c) in complex_buf.iter().enumerate() {
                let mag = c.norm();
                if mag > spectrum_buf[i] { spectrum_buf[i] = mag; }
            }

            // Run all modules through the fx_matrix slot chain.
            fx_matrix.process_hop(
                channel,
                stereo_link,
                complex_buf,
                &sc_args,
                &slot_targets_snap,
                slot_curve_cache_ref,
                &ctx,
                channel_supp_buf,
                NUM_BINS,
            );
            for k in 0..channel_supp_buf.len() {
                if channel_supp_buf[k] > suppression_buf[k] { suppression_buf[k] = channel_supp_buf[k]; }
            }

            ifft_plan.process(complex_buf, block).unwrap();

            // Synthesis window + IFFT normalization + output gain
            for (s, &w) in block.iter_mut().zip(window.iter()) {
                *s *= w * norm * output_linear;
            }
        });

        // M/S decode: Mid/Side → L/R (after STFT)
        if is_mid_side {
            const SQRT2_INV: f32 = std::f32::consts::FRAC_1_SQRT_2;
            for mut sample_block in buffer.iter_samples() {
                let mut ch = sample_block.iter_mut();
                if let (Some(m), Some(s)) = (ch.next(), ch.next()) {
                    let l = (*m + *s) * SQRT2_INV;
                    let r = (*m - *s) * SQRT2_INV;
                    *m = l;
                    *s = r;
                }
            }
        }

        // Delta monitor: output dry(delayed by FFT_SIZE) − wet = the removed signal.
        if delta_monitor {
            let block_samples = buffer.samples();
            let mut dry_idx = 0usize;
            for sample_block in buffer.iter_samples() {
                let read_pos =
                    (self.dry_delay_write + dry_idx + DRY_DELAY_SIZE - FFT_SIZE) % DRY_DELAY_SIZE;
                for (ch_idx, sample) in sample_block.into_iter().enumerate() {
                    let dry_val = self.dry_delay[ch_idx * DRY_DELAY_SIZE + read_pos];
                    *sample = dry_val - *sample;
                }
                dry_idx += 1;
            }
            // Advance write head now that both write (above) and read are done
            self.dry_delay_write = (self.dry_delay_write + block_samples) % DRY_DELAY_SIZE;
        }

        // Push latest spectra to GUI triple-buffers (allocation-free: mutate in-place then publish)
        shared.spectrum_tx.input_buffer_mut().copy_from_slice(spectrum_buf);
        shared.spectrum_tx.publish();
        shared.suppression_tx.input_buffer_mut().copy_from_slice(suppression_buf);
        shared.suppression_tx.publish();
    }
}

/// Test-only: run identity processing on a mono signal, return output Vec.
/// Uses raw FFT/OLA without StftHelper to avoid nih-plug Buffer complexity in tests.
/// Hidden from docs; compiled in all configurations so integration tests can reach it.
#[doc(hidden)]
pub fn process_block_for_test(input: &[f32], _sample_rate: f32) -> Vec<f32> {
    let mut planner = RealFftPlanner::<f32>::new();
    let fft  = planner.plan_fft_forward(FFT_SIZE);
    let ifft = planner.plan_fft_inverse(FFT_SIZE);
    let hop  = FFT_SIZE / OVERLAP;
    let norm = 2.0_f32 / (3.0 * FFT_SIZE as f32);

    let window: Vec<f32> = (0..FFT_SIZE)
        .map(|i| 0.5 * (1.0 - (2.0 * std::f32::consts::PI * i as f32
            / (FFT_SIZE - 1) as f32).cos()))
        .collect();

    // Pre-pad by FFT_SIZE zeros to model pipeline latency
    let mut padded = vec![0.0f32; FFT_SIZE + input.len()];
    padded[FFT_SIZE..].copy_from_slice(input);

    let mut accum = vec![0.0f32; FFT_SIZE + input.len()];
    let num_hops = input.len() / hop;

    for h in 0..num_hops {
        let start = h * hop;
        let mut frame: Vec<f32> = (0..FFT_SIZE)
            .map(|i| padded[start + i] * window[i])
            .collect();

        let mut spectrum = fft.make_output_vec();
        fft.process(&mut frame, &mut spectrum).unwrap();

        // Identity: no modification to spectrum

        let mut out_frame = ifft.make_output_vec();
        ifft.process(&mut spectrum, &mut out_frame).unwrap();

        for i in 0..FFT_SIZE {
            accum[start + i] += out_frame[i] * window[i] * norm;
        }
    }

    // Return the full input.len() worth of samples starting at accum[0].
    // The first FFT_SIZE samples are the latency region (transition from zero-padding).
    // The test skips these via the `latency` offset, checking accum[FFT_SIZE..] vs input[..].
    accum[0..input.len()].to_vec()
}
