5 b 3 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd exclude5.vcd -o exclude5.cdd -v exclude5.v -ec
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude5.v 1 27 1
2 1 10 8000c 1 3d 121002 0 0 1 34 2 $u0
2 2 16 110011 2 1 c 0 0 b
2 3 16 9000f 0 2a 20000 0 0 1 34 2
2 4 16 90011 3 27 2100a 2 3 1 34 2
2 5 16 1a001a 1 1 4 0 0 a
2 6 16 190019 1 1b 20008 5 0 1 34 1002
2 7 16 140014 0 1 400 0 0 d
2 8 16 14001a 1 38 600a 6 7
1 b 3 830005 1 0 0 0 1 33 102
1 d 3 30008 1 0 0 0 1 33 2
1 c 4 30005 1 0 0 0 1 33 1002
1 a 16 5001a 1 0 0 0 1 33 2
4 1 0 0
4 8 4 4
4 4 8 0
3 1 main.$u0 "main.$u0" exclude5.v 0 14 1
2 9 11 50008 1 0 20004 0 0 1 36 0
2 10 11 10001 0 1 400 0 0 b
2 11 11 10008 1 37 11006 9 10
2 12 12 20003 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 13 12 10003 2 2c 22000a 12 0 32 34 aa aa aa aa aa aa aa aa
2 14 13 50008 1 0 20008 0 0 1 36 1
2 15 13 10001 0 1 400 0 0 b
2 16 13 10008 1 37 a 14 15
4 16 0 0
4 13 16 0
4 11 13 13
3 1 main.$u1 "main.$u1" exclude5.v 0 25 1
