Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr  9 21:48:53 2018
| Host         : DESKTOP-DCD94MV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            5 |
| Yes          | No                    | No                     |              22 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------+-----------------------------+------------------+----------------+
|      Clock Signal     |      Enable Signal      |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------+-----------------------------+------------------+----------------+
| ~xsize_reg[5]_i_3_n_0 |                         |                             |                2 |              2 |
| ~PS2Clk_IBUF_BUFG     |                         | key/counter                 |                1 |              4 |
| ~pixel_BUFG           |                         |                             |                2 |              5 |
|  pixel_BUFG           |                         | nolabel_line30/R[3]_i_1_n_0 |                4 |              7 |
| ~PS2Clk_IBUF_BUFG     | key/sout[7]_i_1_n_0     |                             |                1 |              8 |
|  pixel_BUFG           | key/newkey1             |                             |                8 |             14 |
| ~PS2Clk_IBUF_BUFG     |                         |                             |                5 |             17 |
|  pixel_BUFG           | key/movecount_reg[0]_11 | key/movecount_reg[0]_10     |                6 |             21 |
| ~pixel_BUFG           | key/timing[21]_i_2_n_0  | key/timing[21]_i_1_n_0      |                7 |             22 |
|  clk_IBUF_BUFG        |                         |                             |                7 |             22 |
|  pixel_BUFG           |                         |                             |               28 |             50 |
+-----------------------+-------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 14     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


