$date
	Sun May 25 09:46:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testeRegistrador $end
$var wire 16 ! r0out [15:0] $end
$var reg 1 " clock $end
$var reg 1 # r0Enable $end
$var reg 16 $ r0in [15:0] $end
$scope module r0 $end
$var wire 1 " clock $end
$var wire 16 % reg_entrada [15:0] $end
$var wire 1 # wr_enable $end
$var reg 16 & reg_saida [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b0 %
b0 $
0#
0"
bx !
$end
#1
1"
#2
0"
#3
b101011010101011 !
b101011010101011 &
1"
b101011010101011 $
b101011010101011 %
1#
#4
0"
b101111111111 $
b101111111111 %
0#
#5
b101111111111 !
b101111111111 &
1"
1#
#6
0"
0#
#7
1"
#8
0"
#9
1"
b1001100010100011 $
b1001100010100011 %
#10
0"
#11
1"
#12
0"
1#
#13
b1001100010100011 !
b1001100010100011 &
1"
#14
0"
#15
1"
0#
b101010101010101 $
b101010101010101 %
#16
0"
#17
1"
