{"vcs1":{"timestamp_begin":1733720283.346700007, "rt":1.40, "ut":0.26, "st":0.08}}
{"vcselab":{"timestamp_begin":1733720284.803705990, "rt":0.71, "ut":0.19, "st":0.05}}
{"link":{"timestamp_begin":1733720285.568587953, "rt":0.81, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733720282.974326971}
{"VCS_COMP_START_TIME": 1733720282.974326971}
{"VCS_COMP_END_TIME": 1733720286.915067647}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb2.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 376508}}
{"vcselab": {"peak_mem": 253764}}
