{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 17:13:35 2016 " "Info: Processing started: Sun May 15 17:13:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[0\]\$latch " "Warning: Node \"selected\[0\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[1\]\$latch " "Warning: Node \"selected\[1\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[2\]\$latch " "Warning: Node \"selected\[2\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[3\]\$latch " "Warning: Node \"selected\[3\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[4\]\$latch " "Warning: Node \"selected\[4\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[5\]\$latch " "Warning: Node \"selected\[5\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[6\]\$latch " "Warning: Node \"selected\[6\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[7\]\$latch " "Warning: Node \"selected\[7\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[8\]\$latch " "Warning: Node \"selected\[8\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[9\]\$latch " "Warning: Node \"selected\[9\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[10\]\$latch " "Warning: Node \"selected\[10\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[11\]\$latch " "Warning: Node \"selected\[11\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[12\]\$latch " "Warning: Node \"selected\[12\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[13\]\$latch " "Warning: Node \"selected\[13\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[14\]\$latch " "Warning: Node \"selected\[14\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[15\]\$latch " "Warning: Node \"selected\[15\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[16\]\$latch " "Warning: Node \"selected\[16\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[17\]\$latch " "Warning: Node \"selected\[17\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[18\]\$latch " "Warning: Node \"selected\[18\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[19\]\$latch " "Warning: Node \"selected\[19\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[20\]\$latch " "Warning: Node \"selected\[20\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[21\]\$latch " "Warning: Node \"selected\[21\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[22\]\$latch " "Warning: Node \"selected\[22\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[23\]\$latch " "Warning: Node \"selected\[23\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[24\]\$latch " "Warning: Node \"selected\[24\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[25\]\$latch " "Warning: Node \"selected\[25\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[26\]\$latch " "Warning: Node \"selected\[26\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[27\]\$latch " "Warning: Node \"selected\[27\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[28\]\$latch " "Warning: Node \"selected\[28\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[29\]\$latch " "Warning: Node \"selected\[29\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[30\]\$latch " "Warning: Node \"selected\[30\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[31\]\$latch " "Warning: Node \"selected\[31\]\$latch\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "select\[0\] " "Info: Assuming node \"select\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "select\[1\] " "Info: Assuming node \"select\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "select\[2\] " "Info: Assuming node \"select\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux32~0 " "Info: Detected gated clock \"Mux32~0\" as buffer" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "selected\[11\]\$latch select\[1\] select\[0\] 11.487 ns register " "Info: tsu for register \"selected\[11\]\$latch\" (data pin = \"select\[1\]\", clock pin = \"select\[0\]\") is 11.487 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.349 ns + Longest pin register " "Info: + Longest pin to register delay is 16.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns select\[1\] 1 CLK PIN_C9 35 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_C9; Fanout = 35; CLK Node = 'select\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[1] } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.331 ns) + CELL(0.545 ns) 6.749 ns Mux0~1 2 COMB LCCOMB_X19_Y50_N26 48 " "Info: 2: + IC(5.331 ns) + CELL(0.545 ns) = 6.749 ns; Loc. = LCCOMB_X19_Y50_N26; Fanout = 48; COMB Node = 'Mux0~1'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.876 ns" { select[1] Mux0~1 } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.521 ns) 7.657 ns Mux11~0 3 COMB LCCOMB_X19_Y50_N30 1 " "Info: 3: + IC(0.387 ns) + CELL(0.521 ns) = 7.657 ns; Loc. = LCCOMB_X19_Y50_N30; Fanout = 1; COMB Node = 'Mux11~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { Mux0~1 Mux11~0 } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.658 ns) + CELL(0.521 ns) 11.836 ns Mux11~1 4 COMB LCCOMB_X60_Y50_N12 1 " "Info: 4: + IC(3.658 ns) + CELL(0.521 ns) = 11.836 ns; Loc. = LCCOMB_X60_Y50_N12; Fanout = 1; COMB Node = 'Mux11~1'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { Mux11~0 Mux11~1 } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.288 ns) + CELL(0.178 ns) 15.302 ns Mux11~2 5 COMB LCCOMB_X1_Y43_N16 1 " "Info: 5: + IC(3.288 ns) + CELL(0.178 ns) = 15.302 ns; Loc. = LCCOMB_X1_Y43_N16; Fanout = 1; COMB Node = 'Mux11~2'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { Mux11~1 Mux11~2 } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.521 ns) 16.349 ns selected\[11\]\$latch 6 REG LCCOMB_X2_Y43_N8 1 " "Info: 6: + IC(0.526 ns) + CELL(0.521 ns) = 16.349 ns; Loc. = LCCOMB_X2_Y43_N8; Fanout = 1; REG Node = 'selected\[11\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { Mux11~2 selected[11]$latch } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.159 ns ( 19.32 % ) " "Info: Total cell delay = 3.159 ns ( 19.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.190 ns ( 80.68 % ) " "Info: Total interconnect delay = 13.190 ns ( 80.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "16.349 ns" { select[1] Mux0~1 Mux11~0 Mux11~1 Mux11~2 selected[11]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "16.349 ns" { select[1] {} select[1]~combout {} Mux0~1 {} Mux11~0 {} Mux11~1 {} Mux11~2 {} selected[11]$latch {} } { 0.000ns 0.000ns 5.331ns 0.387ns 3.658ns 3.288ns 0.526ns } { 0.000ns 0.873ns 0.545ns 0.521ns 0.521ns 0.178ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.801 ns + " "Info: + Micro setup delay of destination is 0.801 ns" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "select\[0\] destination 5.663 ns - Shortest register " "Info: - Shortest clock path from clock \"select\[0\]\" to destination register is 5.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns select\[0\] 1 CLK PIN_C10 35 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_C10; Fanout = 35; CLK Node = 'select\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.178 ns) 2.197 ns Mux32~0 2 COMB LCCOMB_X19_Y50_N24 1 " "Info: 2: + IC(1.156 ns) + CELL(0.178 ns) = 2.197 ns; Loc. = LCCOMB_X19_Y50_N24; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { select[0] Mux32~0 } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.000 ns) 3.826 ns Mux32~0clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(1.629 ns) + CELL(0.000 ns) = 3.826 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.178 ns) 5.663 ns selected\[11\]\$latch 4 REG LCCOMB_X2_Y43_N8 1 " "Info: 4: + IC(1.659 ns) + CELL(0.178 ns) = 5.663 ns; Loc. = LCCOMB_X2_Y43_N8; Fanout = 1; REG Node = 'selected\[11\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { Mux32~0clkctrl selected[11]$latch } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 21.53 % ) " "Info: Total cell delay = 1.219 ns ( 21.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 78.47 % ) " "Info: Total interconnect delay = 4.444 ns ( 78.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { select[0] Mux32~0 Mux32~0clkctrl selected[11]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.663 ns" { select[0] {} select[0]~combout {} Mux32~0 {} Mux32~0clkctrl {} selected[11]$latch {} } { 0.000ns 0.000ns 1.156ns 1.629ns 1.659ns } { 0.000ns 0.863ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "16.349 ns" { select[1] Mux0~1 Mux11~0 Mux11~1 Mux11~2 selected[11]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "16.349 ns" { select[1] {} select[1]~combout {} Mux0~1 {} Mux11~0 {} Mux11~1 {} Mux11~2 {} selected[11]$latch {} } { 0.000ns 0.000ns 5.331ns 0.387ns 3.658ns 3.288ns 0.526ns } { 0.000ns 0.873ns 0.545ns 0.521ns 0.521ns 0.178ns 0.521ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { select[0] Mux32~0 Mux32~0clkctrl selected[11]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.663 ns" { select[0] {} select[0]~combout {} Mux32~0 {} Mux32~0clkctrl {} selected[11]$latch {} } { 0.000ns 0.000ns 1.156ns 1.629ns 1.659ns } { 0.000ns 0.863ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "select\[2\] selected\[28\] selected\[28\]\$latch 14.117 ns register " "Info: tco from clock \"select\[2\]\" to destination pin \"selected\[28\]\" through register \"selected\[28\]\$latch\" is 14.117 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "select\[2\] source 6.060 ns + Longest register " "Info: + Longest clock path from clock \"select\[2\]\" to source register is 6.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns select\[2\] 1 CLK PIN_D9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_D9; Fanout = 2; CLK Node = 'select\[2\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[2] } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.521 ns) 2.494 ns Mux32~0 2 COMB LCCOMB_X19_Y50_N24 1 " "Info: 2: + IC(1.100 ns) + CELL(0.521 ns) = 2.494 ns; Loc. = LCCOMB_X19_Y50_N24; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { select[2] Mux32~0 } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.000 ns) 4.123 ns Mux32~0clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(1.629 ns) + CELL(0.000 ns) = 4.123 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.178 ns) 6.060 ns selected\[28\]\$latch 4 REG LCCOMB_X57_Y50_N14 1 " "Info: 4: + IC(1.759 ns) + CELL(0.178 ns) = 6.060 ns; Loc. = LCCOMB_X57_Y50_N14; Fanout = 1; REG Node = 'selected\[28\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { Mux32~0clkctrl selected[28]$latch } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 25.94 % ) " "Info: Total cell delay = 1.572 ns ( 25.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.488 ns ( 74.06 % ) " "Info: Total interconnect delay = 4.488 ns ( 74.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { select[2] Mux32~0 Mux32~0clkctrl selected[28]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { select[2] {} select[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} selected[28]$latch {} } { 0.000ns 0.000ns 1.100ns 1.629ns 1.759ns } { 0.000ns 0.873ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.057 ns + Longest register pin " "Info: + Longest register to pin delay is 8.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns selected\[28\]\$latch 1 REG LCCOMB_X57_Y50_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X57_Y50_N14; Fanout = 1; REG Node = 'selected\[28\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected[28]$latch } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.051 ns) + CELL(3.006 ns) 8.057 ns selected\[28\] 2 PIN PIN_AH17 0 " "Info: 2: + IC(5.051 ns) + CELL(3.006 ns) = 8.057 ns; Loc. = PIN_AH17; Fanout = 0; PIN Node = 'selected\[28\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.057 ns" { selected[28]$latch selected[28] } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 37.31 % ) " "Info: Total cell delay = 3.006 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.051 ns ( 62.69 % ) " "Info: Total interconnect delay = 5.051 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.057 ns" { selected[28]$latch selected[28] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.057 ns" { selected[28]$latch {} selected[28] {} } { 0.000ns 5.051ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { select[2] Mux32~0 Mux32~0clkctrl selected[28]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { select[2] {} select[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} selected[28]$latch {} } { 0.000ns 0.000ns 1.100ns 1.629ns 1.759ns } { 0.000ns 0.873ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.057 ns" { selected[28]$latch selected[28] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.057 ns" { selected[28]$latch {} selected[28] {} } { 0.000ns 5.051ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "selected\[0\]\$latch in3\[0\] select\[2\] 1.991 ns register " "Info: th for register \"selected\[0\]\$latch\" (data pin = \"in3\[0\]\", clock pin = \"select\[2\]\") is 1.991 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "select\[2\] destination 6.060 ns + Longest register " "Info: + Longest clock path from clock \"select\[2\]\" to destination register is 6.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns select\[2\] 1 CLK PIN_D9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_D9; Fanout = 2; CLK Node = 'select\[2\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[2] } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.521 ns) 2.494 ns Mux32~0 2 COMB LCCOMB_X19_Y50_N24 1 " "Info: 2: + IC(1.100 ns) + CELL(0.521 ns) = 2.494 ns; Loc. = LCCOMB_X19_Y50_N24; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { select[2] Mux32~0 } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.000 ns) 4.123 ns Mux32~0clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(1.629 ns) + CELL(0.000 ns) = 4.123 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.178 ns) 6.060 ns selected\[0\]\$latch 4 REG LCCOMB_X57_Y50_N24 1 " "Info: 4: + IC(1.759 ns) + CELL(0.178 ns) = 6.060 ns; Loc. = LCCOMB_X57_Y50_N24; Fanout = 1; REG Node = 'selected\[0\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { Mux32~0clkctrl selected[0]$latch } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 25.94 % ) " "Info: Total cell delay = 1.572 ns ( 25.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.488 ns ( 74.06 % ) " "Info: Total interconnect delay = 4.488 ns ( 74.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { select[2] Mux32~0 Mux32~0clkctrl selected[0]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { select[2] {} select[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} selected[0]$latch {} } { 0.000ns 0.000ns 1.100ns 1.629ns 1.759ns } { 0.000ns 0.873ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.069 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns in3\[0\] 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'in3\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3[0] } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.319 ns) 3.206 ns Mux0~4 2 COMB LCCOMB_X57_Y50_N12 1 " "Info: 2: + IC(1.891 ns) + CELL(0.319 ns) = 3.206 ns; Loc. = LCCOMB_X57_Y50_N12; Fanout = 1; COMB Node = 'Mux0~4'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { in3[0] Mux0~4 } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.545 ns) 4.069 ns selected\[0\]\$latch 3 REG LCCOMB_X57_Y50_N24 1 " "Info: 3: + IC(0.318 ns) + CELL(0.545 ns) = 4.069 ns; Loc. = LCCOMB_X57_Y50_N24; Fanout = 1; REG Node = 'selected\[0\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Mux0~4 selected[0]$latch } "NODE_NAME" } } { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 45.71 % ) " "Info: Total cell delay = 1.860 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.209 ns ( 54.29 % ) " "Info: Total interconnect delay = 2.209 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.069 ns" { in3[0] Mux0~4 selected[0]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.069 ns" { in3[0] {} in3[0]~combout {} Mux0~4 {} selected[0]$latch {} } { 0.000ns 0.000ns 1.891ns 0.318ns } { 0.000ns 0.996ns 0.319ns 0.545ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { select[2] Mux32~0 Mux32~0clkctrl selected[0]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { select[2] {} select[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} selected[0]$latch {} } { 0.000ns 0.000ns 1.100ns 1.629ns 1.759ns } { 0.000ns 0.873ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.069 ns" { in3[0] Mux0~4 selected[0]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.069 ns" { in3[0] {} in3[0]~combout {} Mux0~4 {} selected[0]$latch {} } { 0.000ns 0.000ns 1.891ns 0.318ns } { 0.000ns 0.996ns 0.319ns 0.545ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 17:13:35 2016 " "Info: Processing ended: Sun May 15 17:13:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
