// Seed: 2238554487
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd53,
    parameter id_1 = 32'd60
) (
    output wand  _id_0,
    output uwire _id_1
);
  logic [id_1  .  id_0  -  1 : -1] id_3;
  module_0 modCall_1 ();
endmodule
program module_3 (
    output tri1  id_0,
    output logic id_1,
    input  tri   id_2,
    output logic id_3,
    input  uwire id_4
);
  always @(posedge -1'd0) begin : LABEL_0
    id_1 = id_2;
  end
  module_0 modCall_1 ();
  wire id_6;
  always_comb @(posedge 1, negedge id_6) begin : LABEL_1
    id_3 <= 1;
  end
endprogram
