Analysis & Synthesis report for Lab6
Thu Apr  4 15:22:28 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Apr  4 15:22:28 2019               ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; Lab6                                            ;
; Top-level Entity Name              ; CPU_TEST_Sim                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CPU_TEST_Sim       ; Lab6               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Apr  4 15:22:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part1/reset_circuit.vhd
    Info (12022): Found design unit 1: reset_circuit-description File: /home/student1/vshreeka/coe608/Lab6/part1/reset_circuit.vhd Line: 16
    Info (12023): Found entity 1: reset_circuit File: /home/student1/vshreeka/coe608/Lab6/part1/reset_circuit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-description File: /home/student1/vshreeka/coe608/pc.vhd Line: 14
    Info (12023): Found entity 1: pc File: /home/student1/vshreeka/coe608/pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/UZE.vhd
    Info (12022): Found design unit 1: UZE-behv File: /home/student1/vshreeka/coe608/Lab6/part2/UZE.vhd Line: 12
    Info (12023): Found entity 1: UZE File: /home/student1/vshreeka/coe608/Lab6/part2/UZE.vhd Line: 5
Error (10500): VHDL syntax error at system_memory_inst.vhd(1) near text "system_memory_inst";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: /home/student1/vshreeka/coe608/Lab6/part2/system_memory_inst.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file Lab6/part2/system_memory_inst.vhd
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/system_memory.vhd
    Info (12022): Found design unit 1: system_memory-SYN File: /home/student1/vshreeka/coe608/Lab6/part2/system_memory.vhd Line: 55
    Info (12023): Found entity 1: system_memory File: /home/student1/vshreeka/coe608/Lab6/part2/system_memory.vhd Line: 43
Info (15248): File "/home/student1/vshreeka/coe608/Lab6/part2/reset_circuit.vhd" is a duplicate of already analyzed file "/home/student1/vshreeka/coe608/Lab6/part1/reset_circuit.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file Lab6/part2/reset_circuit.vhd
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/reg32.vhd
    Info (12022): Found design unit 1: reg32-description File: /home/student1/vshreeka/coe608/Lab6/part2/reg32.vhd Line: 13
    Info (12023): Found entity 1: reg32 File: /home/student1/vshreeka/coe608/Lab6/part2/reg32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/reg1.vhd
    Info (12022): Found design unit 1: reg1-description File: /home/student1/vshreeka/coe608/Lab6/part2/reg1.vhd Line: 14
    Info (12023): Found entity 1: reg1 File: /home/student1/vshreeka/coe608/Lab6/part2/reg1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/RED.vhd
    Info (12022): Found design unit 1: RED-behaviour File: /home/student1/vshreeka/coe608/Lab6/part2/RED.vhd Line: 10
    Info (12023): Found entity 1: RED File: /home/student1/vshreeka/coe608/Lab6/part2/RED.vhd Line: 5
Error (10430): VHDL Primary Unit Declaration error at pc.vhd(5): primary unit "pc" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/student1/vshreeka/coe608/Lab6/part2/pc.vhd Line: 5
Error (10784): HDL error at pc.vhd(5): see declaration for object "pc" File: /home/student1/vshreeka/coe608/pc.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file Lab6/part2/pc.vhd
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/MUX_3.vhd
    Info (12022): Found design unit 1: MUX_3-description File: /home/student1/vshreeka/coe608/Lab6/part2/MUX_3.vhd Line: 14
    Info (12023): Found entity 1: MUX_3 File: /home/student1/vshreeka/coe608/Lab6/part2/MUX_3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/MUX_2.vhd
    Info (12022): Found design unit 1: MUX_2-description File: /home/student1/vshreeka/coe608/Lab6/part2/MUX_2.vhd Line: 13
    Info (12023): Found entity 1: MUX_2 File: /home/student1/vshreeka/coe608/Lab6/part2/MUX_2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/LZE.vhd
    Info (12022): Found design unit 1: LZE-behv File: /home/student1/vshreeka/coe608/Lab6/part2/LZE.vhd Line: 12
    Info (12023): Found entity 1: LZE File: /home/student1/vshreeka/coe608/Lab6/part2/LZE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/datapath.vhd
    Info (12022): Found design unit 1: datapath-description File: /home/student1/vshreeka/coe608/Lab6/part2/datapath.vhd Line: 49
    Info (12023): Found entity 1: datapath File: /home/student1/vshreeka/coe608/Lab6/part2/datapath.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/data_mem.vhd
    Info (12022): Found design unit 1: data_mem-Description File: /home/student1/vshreeka/coe608/Lab6/part2/data_mem.vhd Line: 13
    Info (12023): Found entity 1: data_mem File: /home/student1/vshreeka/coe608/Lab6/part2/data_mem.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/CPU_TEST_Sim.vhd
    Info (12022): Found design unit 1: CPU_TEST_Sim-behavior File: /home/student1/vshreeka/coe608/Lab6/part2/CPU_TEST_Sim.vhd Line: 32
    Info (12023): Found entity 1: CPU_TEST_Sim File: /home/student1/vshreeka/coe608/Lab6/part2/CPU_TEST_Sim.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/cpu1.vhd
    Info (12022): Found design unit 1: cpu1-behavior File: /home/student1/vshreeka/coe608/Lab6/part2/cpu1.vhd Line: 26
    Info (12023): Found entity 1: cpu1 File: /home/student1/vshreeka/coe608/Lab6/part2/cpu1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/control.vhd
    Info (12022): Found design unit 1: control-description File: /home/student1/vshreeka/coe608/Lab6/part2/control.vhd Line: 22
    Info (12023): Found entity 1: control File: /home/student1/vshreeka/coe608/Lab6/part2/control.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file Lab6/part2/alu32.vhd
    Info (12022): Found design unit 1: alu32-description File: /home/student1/vshreeka/coe608/Lab6/part2/alu32.vhd Line: 20
    Info (12023): Found entity 1: alu32 File: /home/student1/vshreeka/coe608/Lab6/part2/alu32.vhd Line: 6
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning
    Error: Peak virtual memory: 1298 megabytes
    Error: Processing ended: Thu Apr  4 15:22:28 2019
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:23


