module ex_and(yand, a, b);
  input a, b;
  output yand;
  wire a, b;
  wire yand;
  and g0 (yand, a, b);
endmodule

