{
"result":{
"query":":facetid:toc:\"db/conf/isca/isca2018.bht\"",
"status":{
"@code":"200",
"text":"OK"
},
"time":{
"@unit":"msecs",
"text":"399.96"
},
"completions":{
"@total":"1",
"@computed":"1",
"@sent":"1",
"c":{
"@sc":"65",
"@dc":"65",
"@oc":"65",
"@id":"39097714",
"text":":facetid:toc:db/conf/isca/isca2018.bht"
}
},
"hits":{
"@total":"65",
"@computed":"65",
"@sent":"65",
"@first":"0",
"hit":[{
"@score":"1",
"@id":"2010577",
"info":{"authors":{"author":[{"@pid":"223/7797","text":"Samira Mirbagher Ajorpaz"},{"@pid":"165/2492","text":"Elba Garza"},{"@pid":"223/7841","text":"Sangam Jindal"},{"@pid":"96/2151","text":"Daniel A. Jim√©nez"}]},"title":"Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer.","venue":"ISCA","pages":"519-532","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AjorpazGJJ18","doi":"10.1109/ISCA.2018.00050","ee":"https://doi.org/10.1109/ISCA.2018.00050","url":"https://dblp.org/rec/conf/isca/AjorpazGJJ18"},
"url":"URL#2010577"
},
{
"@score":"1",
"@id":"2010578",
"info":{"authors":{"author":[{"@pid":"129/7668","text":"Vahideh Akhlaghi"},{"@pid":"44/8745","text":"Amir Yazdanbakhsh"},{"@pid":"87/3499","text":"Kambiz Samadi"},{"@pid":"213/9138-1","text":"Rajesh K. Gupta 0001"},{"@pid":"00/809","text":"Hadi Esmaeilzadeh"}]},"title":"SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks.","venue":"ISCA","pages":"662-673","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AkhlaghiYSGE18","doi":"10.1109/ISCA.2018.00061","ee":"https://doi.org/10.1109/ISCA.2018.00061","url":"https://dblp.org/rec/conf/isca/AkhlaghiYSGE18"},
"url":"URL#2010578"
},
{
"@score":"1",
"@id":"2010579",
"info":{"authors":{"author":[{"@pid":"170/7688","text":"Mohammad A. Alshboul"},{"@pid":"85/6323","text":"James Tuck"},{"@pid":"11/2624","text":"Yan Solihin"}]},"title":"Lazy Persistency: A High-Performing and Write-Efficient Software Persistency Technique.","venue":"ISCA","pages":"439-451","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AlshboulTS18","doi":"10.1109/ISCA.2018.00044","ee":"https://doi.org/10.1109/ISCA.2018.00044","url":"https://dblp.org/rec/conf/isca/AlshboulTS18"},
"url":"URL#2010579"
},
{
"@score":"1",
"@id":"2010580",
"info":{"authors":{"author":[{"@pid":"162/9937","text":"Johnathan Alsop"},{"@pid":"27/9796","text":"Matthew D. Sinclair"},{"@pid":"97/4181","text":"Sarita V. Adve"}]},"title":"Spandex: A Flexible Interface for Efficient Heterogeneous Coherence.","venue":"ISCA","pages":"261-274","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AlsopSA18","doi":"10.1109/ISCA.2018.00031","ee":"https://doi.org/10.1109/ISCA.2018.00031","url":"https://dblp.org/rec/conf/isca/AlsopSA18"},
"url":"URL#2010580"
},
{
"@score":"1",
"@id":"2010581",
"info":{"authors":{"author":[{"@pid":"169/2344","text":"Alric Althoff"},{"@pid":"198/2533","text":"Joseph McMahan"},{"@pid":"140/8247","text":"Luis Vega"},{"@pid":"55/6396","text":"Scott Davidson"},{"@pid":"23/3778","text":"Timothy Sherwood"},{"@pid":"09/3568","text":"Michael B. Taylor"},{"@pid":"15/3231","text":"Ryan Kastner"}]},"title":"Hiding Intermittent Information Leakage with Architectural Support for Blinking.","venue":"ISCA","pages":"638-649","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AlthoffMGDSTK18","doi":"10.1109/ISCA.2018.00059","ee":"https://doi.org/10.1109/ISCA.2018.00059","url":"https://dblp.org/rec/conf/isca/AlthoffMGDSTK18"},
"url":"URL#2010581"
},
{
"@score":"1",
"@id":"2010582",
"info":{"authors":{"author":[{"@pid":"12/7623","text":"Duck-Ho Bae"},{"@pid":"20/2790","text":"Insoon Jo"},{"@pid":"216/3443","text":"Youra Choi"},{"@pid":"40/232","text":"Joo Young Hwang"},{"@pid":"04/7001","text":"Sangyeun Cho"},{"@pid":"184/1420","text":"Daniel D. G. Lee"},{"@pid":"69/665","text":"Jaeheon Jeong"}]},"title":"2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives.","venue":"ISCA","pages":"425-438","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/BaeJCHCLJ18","doi":"10.1109/ISCA.2018.00043","ee":"https://doi.org/10.1109/ISCA.2018.00043","url":"https://dblp.org/rec/conf/isca/BaeJCHCLJ18"},
"url":"URL#2010582"
},
{
"@score":"1",
"@id":"2010583",
"info":{"authors":{"author":[{"@pid":"135/8701","text":"Mark Buckler"},{"@pid":"202/9958","text":"Philip Bedoukian"},{"@pid":"153/9770","text":"Suren Jayasuriya"},{"@pid":"25/4161","text":"Adrian Sampson"}]},"title":"EVA2: Exploiting Temporal Redundancy in Live Computer Vision.","venue":"ISCA","pages":"533-546","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/BucklerBJS18","doi":"10.1109/ISCA.2018.00051","ee":"https://doi.org/10.1109/ISCA.2018.00051","url":"https://dblp.org/rec/conf/isca/BucklerBJS18"},
"url":"URL#2010583"
},
{
"@score":"1",
"@id":"2010584",
"info":{"authors":{"author":[{"@pid":"28/11128","text":"Woo-Seok Choi"},{"@pid":"184/1268","text":"Matthew Tomei"},{"@pid":"223/7708","text":"Jose Rodrigo Sanchez Vicarte"},{"@pid":"176/5982","text":"Pavan Kumar Hanumolu"},{"@pid":"98/4371-2","text":"Rakesh Kumar 0002"}]},"title":"Guaranteeing Local Differential Privacy on Ultra-Low-Power Systems.","venue":"ISCA","pages":"561-574","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChoiTVHK18","doi":"10.1109/ISCA.2018.00053","ee":"https://doi.org/10.1109/ISCA.2018.00053","url":"https://dblp.org/rec/conf/isca/ChoiTVHK18"},
"url":"URL#2010584"
},
{
"@score":"1",
"@id":"2010585",
"info":{"authors":{"author":[{"@pid":"201/7948","text":"Weilong Cui"},{"@pid":"64/3901-1","text":"Yongshan Ding 0001"},{"@pid":"206/9068","text":"Deeksha Dangwal"},{"@pid":"159/0063","text":"Adam Holmes"},{"@pid":"198/2533","text":"Joseph McMahan"},{"@pid":"146/9595","text":"Ali JavadiAbhari"},{"@pid":"136/3888","text":"Georgios Tzimpragos"},{"@pid":"c/FTChong","text":"Frederic T. Chong"},{"@pid":"23/3778","text":"Timothy Sherwood"}]},"title":"Charm: A Language for Closed-Form High-Level Architecture Modeling.","venue":"ISCA","pages":"152-165","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/CuiDDHMJTCS18","doi":"10.1109/ISCA.2018.00023","ee":"https://doi.org/10.1109/ISCA.2018.00023","url":"https://dblp.org/rec/conf/isca/CuiDDHMJTCS18"},
"url":"URL#2010585"
},
{
"@score":"1",
"@id":"2010588",
"info":{"authors":{"author":[{"@pid":"220/3468","text":"Charles Eckert"},{"@pid":"27/5665","text":"Xiaowei Wang"},{"@pid":"63/1643","text":"Jingcheng Wang"},{"@pid":"168/1018","text":"Arun Subramaniyan 0001"},{"@pid":"i/RaviRIyer","text":"Ravi R. Iyer"},{"@pid":"83/6040","text":"Dennis Sylvester"},{"@pid":"b/DBlaauw","text":"David T. Blaauw"},{"@pid":"41/1231","text":"Reetuparna Das"}]},"title":"Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks.","venue":"ISCA","pages":"383-396","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/EckertWWSISBD18","doi":"10.1109/ISCA.2018.00040","ee":"https://doi.org/10.1109/ISCA.2018.00040","url":"https://dblp.org/rec/conf/isca/EckertWWSISBD18"},
"url":"URL#2010588"
},
{
"@score":"1",
"@id":"2010589",
"info":{"authors":{"author":[{"@pid":"217/0635","text":"Ben Feinberg"},{"@pid":"223/7813","text":"Uday Kumar Reddy Vengalam"},{"@pid":"223/7819","text":"Nathan Whitehair"},{"@pid":"168/6397","text":"Shibo Wang"},{"@pid":"i/EnginIpek","text":"Engin Ipek"}]},"title":"Enabling Scientific Computing on Memristive Accelerators.","venue":"ISCA","pages":"367-382","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/FeinbergVWWI18","doi":"10.1109/ISCA.2018.00039","ee":"https://doi.org/10.1109/ISCA.2018.00039","url":"https://dblp.org/rec/conf/isca/FeinbergVWWI18"},
"url":"URL#2010589"
},
{
"@score":"1",
"@id":"2010590",
"info":{"authors":{"author":[{"@pid":"26/10927","text":"Jeremy Fowers"},{"@pid":"121/0473","text":"Kalin Ovtcharov"},{"@pid":"25/7037","text":"Michael Papamichael"},{"@pid":"175/6098","text":"Todd Massengill"},{"@pid":"20/2039","text":"Ming Liu"},{"@pid":"08/7863","text":"Daniel Lo"},{"@pid":"175/6119","text":"Shlomi Alkalay"},{"@pid":"23/2318","text":"Michael Haselman"},{"@pid":"218/2594","text":"Logan Adams"},{"@pid":"218/2554","text":"Mahdi Ghandi"},{"@pid":"148/9975","text":"Stephen Heil"},{"@pid":"218/2494","text":"Prerak Patel"},{"@pid":"218/2524","text":"Adam Sapek"},{"@pid":"34/10927","text":"Gabriel Weisz"},{"@pid":"175/6160","text":"Lisa Woods"},{"@pid":"55/2496","text":"Sitaram Lanka"},{"@pid":"r/StevenKReinhardt","text":"Steven K. Reinhardt"},{"@pid":"82/3536","text":"Adrian M. Caulfield"},{"@pid":"29/3950","text":"Eric S. Chung"},{"@pid":"b/DougBurger","text":"Doug Burger"}]},"title":"A Configurable Cloud-Scale DNN Processor for Real-Time AI.","venue":"ISCA","pages":"1-14","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/FowersOPMLLAHAG18","doi":"10.1109/ISCA.2018.00012","ee":"https://doi.org/10.1109/ISCA.2018.00012","url":"https://dblp.org/rec/conf/isca/FowersOPMLLAHAG18"},
"url":"URL#2010590"
},
{
"@score":"1",
"@id":"2010591",
"info":{"authors":{"author":[{"@pid":"157/2809","text":"Adi Fuchs"},{"@pid":"49/4239","text":"David Wentzlaff"}]},"title":"Scaling Datacenter Accelerators with Compute-Reuse Architectures.","venue":"ISCA","pages":"353-366","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/FuchsW18","doi":"10.1109/ISCA.2018.00038","ee":"https://doi.org/10.1109/ISCA.2018.00038","url":"https://dblp.org/rec/conf/isca/FuchsW18"},
"url":"URL#2010591"
},
{
"@score":"1",
"@id":"2010592",
"info":{"authors":{"author":[{"@pid":"177/7185","text":"Daichi Fujiki"},{"@pid":"168/1018","text":"Arun Subramaniyan 0001"},{"@pid":"193/9376","text":"Tianjun Zhang"},{"@pid":"81/9593","text":"Yu Zeng"},{"@pid":"41/1231","text":"Reetuparna Das"},{"@pid":"b/DBlaauw","text":"David T. Blaauw"},{"@pid":"27/3820","text":"Satish Narayanasamy"}]},"title":"GenAx: A Genome Sequencing Accelerator.","venue":"ISCA","pages":"69-82","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/FujikiSZZDBN18","doi":"10.1109/ISCA.2018.00017","ee":"https://doi.org/10.1109/ISCA.2018.00017","url":"https://dblp.org/rec/conf/isca/FujikiSZZDBN18"},
"url":"URL#2010592"
},
{
"@score":"1",
"@id":"2010593",
"info":{"authors":{"author":[{"@pid":"178/3211","text":"Bhargava Gopireddy"},{"@pid":"191/7793-2","text":"Dimitrios Skarlatos 0002"},{"@pid":"49/1641","text":"Wenjuan Zhu"},{"@pid":"t/JosepTorrellas","text":"Josep Torrellas"}]},"title":"HetCore: TFET-CMOS Hetero-Device Architecture for CPUs and GPUs.","venue":"ISCA","pages":"802-815","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GopireddySZT18","doi":"10.1109/ISCA.2018.00072","ee":"https://doi.org/10.1109/ISCA.2018.00072","url":"https://dblp.org/rec/conf/isca/GopireddySZT18"},
"url":"URL#2010593"
},
{
"@score":"1",
"@id":"2010594",
"info":{"authors":{"author":[{"@pid":"218/5618","text":"Kartik Hegde"},{"@pid":"218/6153","text":"Jiyong Yu"},{"@pid":"29/10123-1","text":"Rohit Agrawal 0001"},{"@pid":"137/0590","text":"Mengjia Yan 0001"},{"@pid":"22/3969","text":"Michael Pellauer"},{"@pid":"25/8166","text":"Christopher W. Fletcher"}]},"title":"UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition.","venue":"ISCA","pages":"674-687","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HegdeYAYPF18","doi":"10.1109/ISCA.2018.00062","ee":"https://doi.org/10.1109/ISCA.2018.00062","url":"https://dblp.org/rec/conf/isca/HegdeYAYPF18"},
"url":"URL#2010594"
},
{
"@score":"1",
"@id":"2010595",
"info":{"authors":{"author":[{"@pid":"138/4187","text":"Akanksha Jain"},{"@pid":"65/1026","text":"Calvin Lin"}]},"title":"Rethinking Belady&apos;s Algorithm to Accommodate Prefetching.","venue":"ISCA","pages":"110-123","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/JainL18","doi":"10.1109/ISCA.2018.00020","ee":"https://doi.org/10.1109/ISCA.2018.00020","url":"https://dblp.org/rec/conf/isca/JainL18"},
"url":"URL#2010595"
},
{
"@score":"1",
"@id":"2010596",
"info":{"authors":{"author":[{"@pid":"154/2959","text":"Animesh Jain"},{"@pid":"14/877","text":"Amar Phanishayee"},{"@pid":"48/6796","text":"Jason Mars"},{"@pid":"35/1464","text":"Lingjia Tang"},{"@pid":"118/8979","text":"Gennady Pekhimenko"}]},"title":"Gist: Efficient Data Encoding for Deep Neural Network Training.","venue":"ISCA","pages":"776-789","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/JainPMTP18","doi":"10.1109/ISCA.2018.00070","ee":"https://doi.org/10.1109/ISCA.2018.00070","url":"https://dblp.org/rec/conf/isca/JainPMTP18"},
"url":"URL#2010596"
},
{
"@score":"1",
"@id":"2010597",
"info":{"authors":{"author":[{"@pid":"162/9970","text":"Zhaoxiang Jin"},{"@pid":"79/6333","text":"Soner √ñnder"}]},"title":"Dynamic Memory Dependence Predication.","venue":"ISCA","pages":"235-246","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/JinO18","doi":"10.1109/ISCA.2018.00029","ee":"https://doi.org/10.1109/ISCA.2018.00029","url":"https://dblp.org/rec/conf/isca/JinO18"},
"url":"URL#2010597"
},
{
"@score":"1",
"@id":"2010598",
"info":{"authors":{"author":[{"@pid":"84/9944","text":"Arpit Joshi"},{"@pid":"24/1972","text":"Vijay Nagarajan"},{"@pid":"73/5470","text":"Marcelo Cintra"},{"@pid":"v/SViglas","text":"Stratis Viglas"}]},"title":"DHTM: Durable Hardware Transactional Memory.","venue":"ISCA","pages":"452-465","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/JoshiNCV18","doi":"10.1109/ISCA.2018.00045","ee":"https://doi.org/10.1109/ISCA.2018.00045","url":"https://dblp.org/rec/conf/isca/JoshiNCV18"},
"url":"URL#2010598"
},
{
"@score":"1",
"@id":"2010599",
"info":{"authors":{"author":[{"@pid":"124/7201","text":"Sang Woo Jun"},{"@pid":"21/6164","text":"Andy Wright"},{"@pid":"175/6230","text":"Sizhuo Zhang"},{"@pid":"162/9967","text":"Shuotao Xu"},{"@pid":"a/Arvind","text":"Arvind"}]},"title":"GraFBoost: Using Accelerated Flash Storage for External Graph Analytics.","venue":"ISCA","pages":"411-424","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/JunWZXA18","doi":"10.1109/ISCA.2018.00042","ee":"https://doi.org/10.1109/ISCA.2018.00042","url":"https://dblp.org/rec/conf/isca/JunWZXA18"},
"url":"URL#2010599"
},
{
"@score":"1",
"@id":"2010600",
"info":{"authors":{"author":[{"@pid":"47/5106","text":"Nachiket Kapre"},{"@pid":"50/2421","text":"Tushar Krishna"}]},"title":"FastTrack: Leveraging Heterogeneous FPGA Wires to Design Low-Cost High-Performance Soft NoCs.","venue":"ISCA","pages":"739-751","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KapreK18","doi":"10.1109/ISCA.2018.00067","ee":"https://doi.org/10.1109/ISCA.2018.00067","url":"https://dblp.org/rec/conf/isca/KapreK18"},
"url":"URL#2010600"
},
{
"@score":"1",
"@id":"2010601",
"info":{"authors":{"author":[{"@pid":"145/2275","text":"Sagar Karandikar"},{"@pid":"192/6332","text":"Howard Mao"},{"@pid":"156/9818","text":"Donggyu Kim"},{"@pid":"158/8197","text":"David Biancolin"},{"@pid":"218/5800","text":"Alon Amid"},{"@pid":"223/7759","text":"Dayeol Lee"},{"@pid":"223/7706","text":"Nathan Pemberton"},{"@pid":"21/10373","text":"Emmanuel Amaro"},{"@pid":"187/9300","text":"Colin Schmidt 0001"},{"@pid":"58/5860","text":"Aditya Chopra"},{"@pid":"131/4868","text":"Qijing Huang 0001"},{"@pid":"223/7655","text":"Kyle Kovacs"},{"@pid":"40/6998","text":"Borivoje Nikolic"},{"@pid":"k/RandyHKatz","text":"Randy H. Katz"},{"@pid":"92/2089","text":"Jonathan Bachrach"},{"@pid":"a/KrsteAsanovic","text":"Krste Asanovic"}]},"title":"FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud.","venue":"ISCA","pages":"29-42","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KarandikarMKBAL18","doi":"10.1109/ISCA.2018.00014","ee":"https://doi.org/10.1109/ISCA.2018.00014","url":"https://dblp.org/rec/conf/isca/KarandikarMKBAL18"},
"url":"URL#2010601"
},
{
"@score":"1",
"@id":"2010603",
"info":{"authors":{"author":[{"@pid":"147/2060","text":"Farzad Khorasani"},{"@pid":"202/9534","text":"Hodjat Asghari Esfeden"},{"@pid":"85/3820","text":"Amin Farmahini Farahani"},{"@pid":"15/1892","text":"Nuwan Jayasena"},{"@pid":"s/VivekSarkar","text":"Vivek Sarkar"}]},"title":"RegMutex: Inter-Warp GPU Register Time-Sharing.","venue":"ISCA","pages":"816-828","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KhorasaniEFJS18","doi":"10.1109/ISCA.2018.00073","ee":"https://doi.org/10.1109/ISCA.2018.00073","url":"https://dblp.org/rec/conf/isca/KhorasaniEFJS18"},
"url":"URL#2010603"
},
{
"@score":"1",
"@id":"2010604",
"info":{"authors":{"author":[{"@pid":"81/10063","text":"Gwangsun Kim"},{"@pid":"210/4297","text":"Hayoung Choi"},{"@pid":"39/6945","text":"John Kim"}]},"title":"TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks.","venue":"ISCA","pages":"712-725","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KimCK18","doi":"10.1109/ISCA.2018.00065","ee":"https://doi.org/10.1109/ISCA.2018.00065","url":"https://dblp.org/rec/conf/isca/KimCK18"},
"url":"URL#2010604"
},
{
"@score":"1",
"@id":"2010605",
"info":{"authors":{"author":[{"@pid":"209/9019","text":"Sushant Kondguli"},{"@pid":"40/1854","text":"Michael C. Huang 0001"}]},"title":"Division of Labor: A More Effective Approach to Prefetching.","venue":"ISCA","pages":"83-95","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KondguliH18","doi":"10.1109/ISCA.2018.00018","ee":"https://doi.org/10.1109/ISCA.2018.00018","url":"https://dblp.org/rec/conf/isca/KondguliH18"},
"url":"URL#2010605"
},
{
"@score":"1",
"@id":"2010606",
"info":{"authors":{"author":[{"@pid":"60/10106","text":"Kunal Korgaonkar"},{"@pid":"135/8192","text":"Ishwar Bhati"},{"@pid":"130/7661","text":"Huichu Liu"},{"@pid":"46/6130","text":"Jayesh Gaur"},{"@pid":"03/10672","text":"Sasikanth Manipatruni"},{"@pid":"36/1380","text":"Sreenivas Subramoney"},{"@pid":"06/4638","text":"Tanay Karnik"},{"@pid":"97/3886","text":"Steven Swanson"},{"@pid":"39/6837","text":"Ian Young 0001"},{"@pid":"83/5522","text":"Hong Wang"}]},"title":"Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache.","venue":"ISCA","pages":"315-327","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KorgaonkarBLGMS18","doi":"10.1109/ISCA.2018.00035","ee":"https://doi.org/10.1109/ISCA.2018.00035","url":"https://dblp.org/rec/conf/isca/KorgaonkarBLGMS18"},
"url":"URL#2010606"
},
{
"@score":"1",
"@id":"2010607",
"info":{"authors":{"author":[{"@pid":"173/9795","text":"Dongup Kwon"},{"@pid":"173/9804","text":"Jaehyung Ahn"},{"@pid":"136/7926","text":"Dongju Chae"},{"@pid":"173/9805","text":"Mohammadamin Ajdari"},{"@pid":"41/2370","text":"Jaewon Lee"},{"@pid":"223/7817","text":"Suheon Bae"},{"@pid":"147/1001","text":"Youngsok Kim"},{"@pid":"04/2187","text":"Jangwoo Kim"}]},"title":"DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture.","venue":"ISCA","pages":"491-504","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KwonACALBKK18","doi":"10.1109/ISCA.2018.00048","ee":"https://doi.org/10.1109/ISCA.2018.00048","url":"https://dblp.org/rec/conf/isca/KwonACALBKK18"},
"url":"URL#2010607"
},
{
"@score":"1",
"@id":"2010608",
"info":{"authors":{"author":[{"@pid":"223/7759","text":"Dayeol Lee"},{"@pid":"173/9806","text":"Gwangmu Lee"},{"@pid":"173/9795","text":"Dongup Kwon"},{"@pid":"223/7849","text":"Sunghwa Lee"},{"@pid":"147/1001","text":"Youngsok Kim"},{"@pid":"04/2187","text":"Jangwoo Kim"}]},"title":"Flexon: A Flexible Digital Neuron for Efficient Spiking Neural Network Simulations.","venue":"ISCA","pages":"275-288","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LeeLKLKK18","doi":"10.1109/ISCA.2018.00032","ee":"https://doi.org/10.1109/ISCA.2018.00032","url":"https://dblp.org/rec/conf/isca/LeeLKLKK18"},
"url":"URL#2010608"
},
{
"@score":"1",
"@id":"2010609",
"info":{"authors":{"author":[{"@pid":"30/8131","text":"Yuxi Liu"},{"@pid":"37/6473-4","text":"Xia Zhao 0004"},{"@pid":"88/2818","text":"Magnus Jahre"},{"@pid":"88/5294","text":"Zhenlin Wang"},{"@pid":"29/4241-1","text":"Xiaolin Wang 0001"},{"@pid":"70/4037","text":"Yingwei Luo"},{"@pid":"e/LievenEeckhout","text":"Lieven Eeckhout"}]},"title":"Get Out of the Valley: Power-Efficient Address Mapping for GPUs.","venue":"ISCA","pages":"166-179","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiuZJWWLE18","doi":"10.1109/ISCA.2018.00024","ee":"https://doi.org/10.1109/ISCA.2018.00024","url":"https://dblp.org/rec/conf/isca/LiuZJWWLE18"},
"url":"URL#2010609"
},
{
"@score":"1",
"@id":"2010611",
"info":{"authors":{"author":[{"@pid":"06/6147-1","text":"Martin Maas 0001"},{"@pid":"a/KrsteAsanovic","text":"Krste Asanovic"},{"@pid":"k/JohnKubiatowicz","text":"John Kubiatowicz"}]},"title":"A Hardware Accelerator for Tracing Garbage Collection.","venue":"ISCA","pages":"138-151","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/MaasAK18","doi":"10.1109/ISCA.2018.00022","ee":"https://doi.org/10.1109/ISCA.2018.00022","url":"https://dblp.org/rec/conf/isca/MaasAK18"},
"url":"URL#2010611"
},
{
"@score":"1",
"@id":"2010614",
"info":{"authors":{"author":[{"@pid":"223/7835","text":"Kate Nguyen"},{"@pid":"223/7700","text":"Kehan Lyu"},{"@pid":"223/7786","text":"Xianze Meng"},{"@pid":"40/5734","text":"Vilas Sridharan"},{"@pid":"130/7707","text":"Xun Jian"}]},"title":"Nonblocking Memory Refresh.","venue":"ISCA","pages":"588-599","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/NguyenLMSJ18","doi":"10.1109/ISCA.2018.00055","ee":"https://doi.org/10.1109/ISCA.2018.00055","url":"https://dblp.org/rec/conf/isca/NguyenLMSJ18"},
"url":"URL#2010614"
},
{
"@score":"1",
"@id":"2010615",
"info":{"authors":{"author":[{"@pid":"221/2867","text":"Anant Nori"},{"@pid":"46/6130","text":"Jayesh Gaur"},{"@pid":"181/0850","text":"Siddharth Rai"},{"@pid":"36/1380","text":"Sreenivas Subramoney"},{"@pid":"83/5522","text":"Hong Wang"}]},"title":"Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-Level Cache Hierarchies.","venue":"ISCA","pages":"96-109","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/NoriGRSW18","doi":"10.1109/ISCA.2018.00019","ee":"https://doi.org/10.1109/ISCA.2018.00019","url":"https://dblp.org/rec/conf/isca/NoriGRSW18"},
"url":"URL#2010615"
},
{
"@score":"1",
"@id":"2010616",
"info":{"authors":{"author":[{"@pid":"217/6692","text":"Nicolai Oswald"},{"@pid":"24/1972","text":"Vijay Nagarajan"},{"@pid":"27/2064","text":"Daniel J. Sorin"}]},"title":"ProtoGen: Automatically Generating Directory Cache Coherence Protocols from Atomic Specifications.","venue":"ISCA","pages":"247-260","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/OswaldNS18","doi":"10.1109/ISCA.2018.00030","ee":"https://doi.org/10.1109/ISCA.2018.00030","url":"https://dblp.org/rec/conf/isca/OswaldNS18"},
"url":"URL#2010616"
},
{
"@score":"1",
"@id":"2010617",
"info":{"authors":{"author":[{"@pid":"194/3017","text":"Mayank Parasar"},{"@pid":"78/4478","text":"Abhishek Bhattacharjee"},{"@pid":"50/2421","text":"Tushar Krishna"}]},"title":"SEESAW: Using Superpages to Improve VIPT Caches.","venue":"ISCA","pages":"193-206","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ParasarBK18","doi":"10.1109/ISCA.2018.00026","ee":"https://doi.org/10.1109/ISCA.2018.00026","url":"https://dblp.org/rec/conf/isca/ParasarBK18"},
"url":"URL#2010617"
},
{
"@score":"1",
"@id":"2010618",
"info":{"authors":{"author":[{"@pid":"161/0829","text":"Eunhyeok Park"},{"@pid":"58/6642","text":"Dongyoung Kim"},{"@pid":"82/6218","text":"Sungjoo Yoo"}]},"title":"Energy-Efficient Neural Network Accelerator Based on Outlier-Aware Low-Precision Computation.","venue":"ISCA","pages":"688-698","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ParkKY18","doi":"10.1109/ISCA.2018.00063","ee":"https://doi.org/10.1109/ISCA.2018.00063","url":"https://dblp.org/rec/conf/isca/ParkKY18"},
"url":"URL#2010618"
},
{
"@score":"1",
"@id":"2010620",
"info":{"authors":{"author":[{"@pid":"184/8218","text":"Raghavendra Pradyumna Pothukuchi"},{"@pid":"208/0337","text":"Sweta Yamini Pothukuchi"},{"@pid":"22/1421","text":"Petros G. Voulgaris"},{"@pid":"t/JosepTorrellas","text":"Josep Torrellas"}]},"title":"Yukta: Multilayer Resource Controllers to Maximize Efficiency.","venue":"ISCA","pages":"505-518","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PothukuchiPVT18","doi":"10.1109/ISCA.2018.00049","ee":"https://doi.org/10.1109/ISCA.2018.00049","url":"https://dblp.org/rec/conf/isca/PothukuchiPVT18"},
"url":"URL#2010620"
},
{
"@score":"1",
"@id":"2010621",
"info":{"authors":{"author":[{"@pid":"195/6269","text":"Aniruddh Ramrakhyani"},{"@pid":"18/4038","text":"Paul V. Gratz"},{"@pid":"50/2421","text":"Tushar Krishna"}]},"title":"Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom.","venue":"ISCA","pages":"699-711","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/RamrakhyaniGK18","doi":"10.1109/ISCA.2018.00064","ee":"https://doi.org/10.1109/ISCA.2018.00064","url":"https://dblp.org/rec/conf/isca/RamrakhyaniGK18"},
"url":"URL#2010621"
},
{
"@score":"1",
"@id":"2010622",
"info":{"authors":{"author":[{"@pid":"179/3021","text":"Marc Riera"},{"@pid":"117/0577","text":"Jos√©-Mar√≠a Arnau"},{"@pid":"g/AntonioGonzalez1","text":"Antonio Gonz√°lez 0001"}]},"title":"Computation Reuse in DNNs by Exploiting Input Similarity.","venue":"ISCA","pages":"57-68","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/RieraAG18","doi":"10.1109/ISCA.2018.00016","ee":"https://doi.org/10.1109/ISCA.2018.00016","url":"https://dblp.org/rec/conf/isca/RieraAG18"},
"url":"URL#2010622"
},
{
"@score":"1",
"@id":"2010623",
"info":{"authors":{"author":[{"@pid":"82/3556","text":"Alberto Ros"},{"@pid":"k/StefanosKaxiras","text":"Stefanos Kaxiras"}]},"title":"Non-Speculative Store Coalescing in Total Store Order.","venue":"ISCA","pages":"221-234","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/RosK18","doi":"10.1109/ISCA.2018.00028","ee":"https://doi.org/10.1109/ISCA.2018.00028","url":"https://dblp.org/rec/conf/isca/RosK18"},
"url":"URL#2010623"
},
{
"@score":"1",
"@id":"2010624",
"info":{"authors":{"author":[{"@pid":"208/8837","text":"Jacob Sacks"},{"@pid":"161/0102","text":"Divya Mahajan"},{"@pid":"223/7742","text":"Richard Connor Lawson"},{"@pid":"00/809","text":"Hadi Esmaeilzadeh"}]},"title":"RoboX: An End-to-End Solution to Accelerate Autonomous Control in Robotics.","venue":"ISCA","pages":"479-490","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SacksMLE18","doi":"10.1109/ISCA.2018.00047","ee":"https://doi.org/10.1109/ISCA.2018.00047","url":"https://dblp.org/rec/conf/isca/SacksMLE18"},
"url":"URL#2010624"
},
{
"@score":"1",
"@id":"2010625",
"info":{"authors":{"author":[{"@pid":"86/10776","text":"Seyed Mohammad Seyedzadeh"},{"@pid":"j/AKJones","text":"Alex K. Jones"},{"@pid":"m/RamiGMelhem","text":"Rami G. Melhem"}]},"title":"Mitigating Wordline Crosstalk Using Adaptive Trees of Counters.","venue":"ISCA","pages":"612-623","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SeyedzadehJM18","doi":"10.1109/ISCA.2018.00057","ee":"https://doi.org/10.1109/ISCA.2018.00057","url":"https://dblp.org/rec/conf/isca/SeyedzadehJM18"},
"url":"URL#2010625"
},
{
"@score":"1",
"@id":"2010626",
"info":{"authors":{"author":[{"@pid":"173/9814","text":"Hardik Sharma"},{"@pid":"115/5952","text":"Jongse Park"},{"@pid":"130/3113","text":"Naveen Suda"},{"@pid":"96/11241","text":"Liangzhen Lai"},{"@pid":"147/2415","text":"Benson Chau"},{"@pid":"57/5163","text":"Vikas Chandra"},{"@pid":"00/809","text":"Hadi Esmaeilzadeh"}]},"title":"Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network.","venue":"ISCA","pages":"764-775","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SharmaPSLCCE18","doi":"10.1109/ISCA.2018.00069","ee":"https://doi.org/10.1109/ISCA.2018.00069","url":"https://dblp.org/rec/conf/isca/SharmaPSLCCE18"},
"url":"URL#2010626"
},
{
"@score":"1",
"@id":"2010627",
"info":{"authors":{"author":[{"@pid":"187/8214","text":"Seunghee Shin"},{"@pid":"21/7641","text":"Guilherme Cox"},{"@pid":"o/MarkOskin","text":"Mark Oskin"},{"@pid":"03/2782","text":"Gabriel H. Loh"},{"@pid":"11/2624","text":"Yan Solihin"},{"@pid":"78/4478","text":"Abhishek Bhattacharjee"},{"@pid":"12/6041","text":"Arkaprava Basu"}]},"title":"Scheduling Page Table Walks for Irregular GPU Applications.","venue":"ISCA","pages":"180-192","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ShinCOLSBB18","doi":"10.1109/ISCA.2018.00025","ee":"https://doi.org/10.1109/ISCA.2018.00025","url":"https://dblp.org/rec/conf/isca/ShinCOLSBB18"},
"url":"URL#2010627"
},
{
"@score":"1",
"@id":"2010628",
"info":{"authors":{"author":[{"@pid":"49/9881","text":"Kanad Sinha"},{"@pid":"46/652","text":"Simha Sethumadhavan"}]},"title":"Practical Memory Safety with REST.","venue":"ISCA","pages":"600-611","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SinhaS18","doi":"10.1109/ISCA.2018.00056","ee":"https://doi.org/10.1109/ISCA.2018.00056","url":"https://dblp.org/rec/conf/isca/SinhaS18"},
"url":"URL#2010628"
},
{
"@score":"1",
"@id":"2010629",
"info":{"authors":{"author":[{"@pid":"163/0039","text":"Matt Skach"},{"@pid":"01/2818","text":"Manish Arora"},{"@pid":"t/DeanMTullsen","text":"Dean M. Tullsen"},{"@pid":"35/1464","text":"Lingjia Tang"},{"@pid":"48/6796","text":"Jason Mars"}]},"title":"Virtual Melting Temperature: Managing Server Load to Minimize Cooling Overhead with Phase Change Materials.","venue":"ISCA","pages":"15-28","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SkachATTM18","doi":"10.1109/ISCA.2018.00013","ee":"https://doi.org/10.1109/ISCA.2018.00013","url":"https://dblp.org/rec/conf/isca/SkachATTM18"},
"url":"URL#2010629"
},
{
"@score":"1",
"@id":"2010630",
"info":{"authors":{"author":{"@pid":"97/5909","text":"James Smith"}},"title":"Space-Time Algebra: A Model for Neocortical Computation.","venue":"ISCA","pages":"289-300","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Smith18","doi":"10.1109/ISCA.2018.00033","ee":"https://doi.org/10.1109/ISCA.2018.00033","url":"https://dblp.org/rec/conf/isca/Smith18"},
"url":"URL#2010630"
},
{
"@score":"1",
"@id":"2010631",
"info":{"authors":{"author":[{"@pid":"131/1894","text":"Mingcong Song"},{"@pid":"197/1962","text":"Jiechen Zhao"},{"@pid":"43/4685-1","text":"Yang Hu 0001"},{"@pid":"58/3021-2","text":"Jiaqi Zhang 0002"},{"@pid":"75/4601-6","text":"Tao Li 0006"}]},"title":"Prediction Based Execution on Deep Neural Networks.","venue":"ISCA","pages":"752-763","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SongZHZL18","doi":"10.1109/ISCA.2018.00068","ee":"https://doi.org/10.1109/ISCA.2018.00068","url":"https://dblp.org/rec/conf/isca/SongZHZL18"},
"url":"URL#2010631"
},
{
"@score":"1",
"@id":"2010632",
"info":{"authors":{"author":[{"@pid":"151/6178","text":"Prakalp Srivastava"},{"@pid":"50/7194","text":"Mingu Kang"},{"@pid":"166/6408","text":"Sujan K. Gonugondla"},{"@pid":"186/1157","text":"Sungmin Lim"},{"@pid":"97/4140","text":"Jungwook Choi"},{"@pid":"78/4438","text":"Vikram S. Adve"},{"@pid":"18/1402","text":"Nam Sung Kim"},{"@pid":"72/6310","text":"Naresh R. Shanbhag"}]},"title":"PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms.","venue":"ISCA","pages":"43-56","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SrivastavaKGLCA18","doi":"10.1109/ISCA.2018.00015","ee":"https://doi.org/10.1109/ISCA.2018.00015","url":"https://dblp.org/rec/conf/isca/SrivastavaKGLCA18"},
"url":"URL#2010632"
},
{
"@score":"1",
"@id":"2010633",
"info":{"authors":{"author":[{"@pid":"70/1533-2","text":"Cheng Tan 0002"},{"@pid":"174/2066","text":"Manupa Karunaratne"},{"@pid":"22/5985","text":"Tulika Mitra"},{"@pid":"86/2160","text":"Li-Shiuan Peh"}]},"title":"Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables.","venue":"ISCA","pages":"575-587","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/TanKMP18","doi":"10.1109/ISCA.2018.00054","ee":"https://doi.org/10.1109/ISCA.2018.00054","url":"https://dblp.org/rec/conf/isca/TanKMP18"},
"url":"URL#2010633"
},
{
"@score":"1",
"@id":"2010634",
"info":{"authors":{"author":[{"@pid":"174/8281","text":"Mohammadkazem Taram"},{"@pid":"76/11029","text":"Ashish Venkat"},{"@pid":"t/DeanMTullsen","text":"Dean M. Tullsen"}]},"title":"Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency.","venue":"ISCA","pages":"624-637","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/TaramVT18","doi":"10.1109/ISCA.2018.00058","ee":"https://doi.org/10.1109/ISCA.2018.00058","url":"https://dblp.org/rec/conf/isca/TaramVT18"},
"url":"URL#2010634"
},
{
"@score":"1",
"@id":"2010635",
"info":{"authors":{"author":[{"@pid":"44/2524","text":"Arash Tavakkol"},{"@pid":"161/0904","text":"Mohammad Sadrosadati"},{"@pid":"94/7357","text":"Saugata Ghose"},{"@pid":"148/9733","text":"Jeremie S. Kim"},{"@pid":"47/11029","text":"Yixin Luo"},{"@pid":"46/8559","text":"Yaohua Wang"},{"@pid":"205/1623","text":"Nika Mansouri-Ghiasi"},{"@pid":"06/10860-1","text":"Lois Orosa 0001"},{"@pid":"28/7411","text":"Juan G√≥mez-Luna"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"}]},"title":"FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives.","venue":"ISCA","pages":"397-410","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/TavakkolSGKLWMO18","doi":"10.1109/ISCA.2018.00041","ee":"https://doi.org/10.1109/ISCA.2018.00041","url":"https://dblp.org/rec/conf/isca/TavakkolSGKLWMO18"},
"url":"URL#2010635"
},
{
"@score":"1",
"@id":"2010636",
"info":{"authors":{"author":[{"@pid":"161/0248","text":"Fengbin Tu"},{"@pid":"10/2312","text":"Weiwei Wu"},{"@pid":"98/3428","text":"Shouyi Yin"},{"@pid":"55/17","text":"Leibo Liu"},{"@pid":"39/6160","text":"Shaojun Wei"}]},"title":"RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM.","venue":"ISCA","pages":"340-352","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/TuWYLW18","doi":"10.1109/ISCA.2018.00037","ee":"https://doi.org/10.1109/ISCA.2018.00037","url":"https://dblp.org/rec/conf/isca/TuWYLW18"},
"url":"URL#2010636"
},
{
"@score":"1",
"@id":"2010637",
"info":{"authors":{"author":[{"@pid":"173/9812","text":"J√°n Vesel√Ω"},{"@pid":"12/6041","text":"Arkaprava Basu"},{"@pid":"78/4478","text":"Abhishek Bhattacharjee"},{"@pid":"03/2782","text":"Gabriel H. Loh"},{"@pid":"o/MarkOskin","text":"Mark Oskin"},{"@pid":"r/StevenKReinhardt","text":"Steven K. Reinhardt"}]},"title":"Generic System Calls for GPUs.","venue":"ISCA","pages":"843-856","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/VeselyBBLOR18","doi":"10.1109/ISCA.2018.00075","ee":"https://doi.org/10.1109/ISCA.2018.00075","url":"https://dblp.org/rec/conf/isca/VeselyBBLOR18"},
"url":"URL#2010637"
},
{
"@score":"1",
"@id":"2010639",
"info":{"authors":{"author":[{"@pid":"163/0027","text":"Nandita Vijaykumar"},{"@pid":"85/6918","text":"Eiman Ebrahimi"},{"@pid":"173/8396","text":"Kevin Hsieh"},{"@pid":"g/PhillipBGibbons","text":"Phillip B. Gibbons"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"}]},"title":"The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express Data Locality In GPUs.","venue":"ISCA","pages":"829-842","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/VijaykumarEHGM18","doi":"10.1109/ISCA.2018.00074","ee":"https://doi.org/10.1109/ISCA.2018.00074","url":"https://dblp.org/rec/conf/isca/VijaykumarEHGM18"},
"url":"URL#2010639"
},
{
"@score":"1",
"@id":"2010640",
"info":{"authors":{"author":[{"@pid":"163/0027","text":"Nandita Vijaykumar"},{"@pid":"147/4879","text":"Abhilasha Jain"},{"@pid":"153/3536","text":"Diptesh Majumdar"},{"@pid":"173/8396","text":"Kevin Hsieh"},{"@pid":"118/8979","text":"Gennady Pekhimenko"},{"@pid":"85/6918","text":"Eiman Ebrahimi"},{"@pid":"202/2465","text":"Nastaran Hajinazar"},{"@pid":"g/PhillipBGibbons","text":"Phillip B. Gibbons"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"}]},"title":"A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory.","venue":"ISCA","pages":"207-220","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/VijaykumarJMHPE18","doi":"10.1109/ISCA.2018.00027","ee":"https://doi.org/10.1109/ISCA.2018.00027","url":"https://dblp.org/rec/conf/isca/VijaykumarJMHPE18"},
"url":"URL#2010640"
},
{
"@score":"1",
"@id":"2010642",
"info":{"authors":{"author":[{"@pid":"11/10186","text":"Tiancong Wang"},{"@pid":"207/1821","text":"Sakthikumaran Sambasivam"},{"@pid":"85/6323","text":"James Tuck"}]},"title":"Hardware Supported Permission Checks on Persistent Objects for Performance and Programmability.","venue":"ISCA","pages":"466-478","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WangST18","doi":"10.1109/ISCA.2018.00046","ee":"https://doi.org/10.1109/ISCA.2018.00046","url":"https://dblp.org/rec/conf/isca/WangST18"},
"url":"URL#2010642"
},
{
"@score":"1",
"@id":"2010644",
"info":{"authors":{"author":[{"@pid":"44/8745","text":"Amir Yazdanbakhsh"},{"@pid":"87/3499","text":"Kambiz Samadi"},{"@pid":"18/1402","text":"Nam Sung Kim"},{"@pid":"00/809","text":"Hadi Esmaeilzadeh"}]},"title":"GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks.","venue":"ISCA","pages":"650-661","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YazdanbakhshSKE18","doi":"10.1109/ISCA.2018.00060","ee":"https://doi.org/10.1109/ISCA.2018.00060","url":"https://dblp.org/rec/conf/isca/YazdanbakhshSKE18"},
"url":"URL#2010644"
},
{
"@score":"1",
"@id":"2010645",
"info":{"authors":{"author":[{"@pid":"179/3170","text":"Reza Yazdani"},{"@pid":"179/3021","text":"Marc Riera"},{"@pid":"117/0577","text":"Jos√©-Mar√≠a Arnau"},{"@pid":"g/AntonioGonzalez1","text":"Antonio Gonz√°lez 0001"}]},"title":"The Dark Side of DNN Pruning.","venue":"ISCA","pages":"790-801","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YazdaniRAG18","doi":"10.1109/ISCA.2018.00071","ee":"https://doi.org/10.1109/ISCA.2018.00071","url":"https://dblp.org/rec/conf/isca/YazdaniRAG18"},
"url":"URL#2010645"
},
{
"@score":"1",
"@id":"2010646",
"info":{"authors":{"author":[{"@pid":"82/9927","text":"Jieming Yin"},{"@pid":"02/7753","text":"Zhifeng Lin"},{"@pid":"127/2990","text":"Onur Kayiran"},{"@pid":"90/8857","text":"Matthew Poremba"},{"@pid":"198/8480","text":"Muhammad Shoaib Bin Altaf"},{"@pid":"61/5482","text":"Natalie D. Enright Jerger"},{"@pid":"03/2782","text":"Gabriel H. Loh"}]},"title":"Modular Routing Design for Chiplet-Based Systems.","venue":"ISCA","pages":"726-738","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YinLKPAJL18","doi":"10.1109/ISCA.2018.00066","ee":"https://doi.org/10.1109/ISCA.2018.00066","url":"https://dblp.org/rec/conf/isca/YinLKPAJL18"},
"url":"URL#2010646"
},
{
"@score":"1",
"@id":"2010647",
"info":{"authors":{"author":[{"@pid":"159/0021","text":"Vinson Young"},{"@pid":"77/8761","text":"Chia-Chen Chou"},{"@pid":"99/6904","text":"Aamer Jaleel"},{"@pid":"60/6934","text":"Moinuddin K. Qureshi"}]},"title":"ACCORD: Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction.","venue":"ISCA","pages":"328-339","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YoungCJQ18","doi":"10.1109/ISCA.2018.00036","ee":"https://doi.org/10.1109/ISCA.2018.00036","url":"https://dblp.org/rec/conf/isca/YoungCJQ18"},
"url":"URL#2010647"
},
{
"@score":"1",
"@id":"2010648",
"info":{"authors":{"author":[{"@pid":"95/3760-11","text":"Xiangyu Zhang 0011"},{"@pid":"163/9459","text":"Ramin Bashizade"},{"@pid":"204/9580","text":"Craig LaBoda"},{"@pid":"68/2321","text":"Chris Dwyer"},{"@pid":"l/ARLebeck","text":"Alvin R. Lebeck"}]},"title":"Architecting a Stochastic Computing Unit with Molecular Optical Devices.","venue":"ISCA","pages":"301-314","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhangBLDL18","doi":"10.1109/ISCA.2018.00034","ee":"https://doi.org/10.1109/ISCA.2018.00034","url":"https://dblp.org/rec/conf/isca/ZhangBLDL18"},
"url":"URL#2010648"
},
{
"@score":"1",
"@id":"2010649",
"info":{"authors":{"author":[{"@pid":"175/6230","text":"Sizhuo Zhang"},{"@pid":"67/3086","text":"Muralidaran Vijayaraghavan"},{"@pid":"57/4524","text":"Andrew Wright"},{"@pid":"41/9546","text":"Mehdi Alipour"},{"@pid":"a/Arvind","text":"Arvind"}]},"title":"Constructing a Weak Memory Model.","venue":"ISCA","pages":"124-137","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhangVWAA18","doi":"10.1109/ISCA.2018.00021","ee":"https://doi.org/10.1109/ISCA.2018.00021","url":"https://dblp.org/rec/conf/isca/ZhangVWAA18"},
"url":"URL#2010649"
},
{
"@score":"1",
"@id":"2010650",
"info":{"authors":{"author":[{"@pid":"72/8314-1","text":"Yuhao Zhu 0001"},{"@pid":"217/3636","text":"Anand Samajdar"},{"@pid":"85/1848","text":"Matthew Mattina"},{"@pid":"87/9432","text":"Paul N. Whatmough"}]},"title":"Euphrates: Algorithm-SoC Co-Design for Low-Power Mobile Continuous Vision.","venue":"ISCA","pages":"547-560","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhuSMW18","doi":"10.1109/ISCA.2018.00052","ee":"https://doi.org/10.1109/ISCA.2018.00052","url":"https://dblp.org/rec/conf/isca/ZhuSMW18"},
"url":"URL#2010650"
},
{
"@score":"1",
"@id":"2076097",
"info":{"authors":{"author":[{"@pid":"02/5812","text":"Murali Annavaram"},{"@pid":"10/2904","text":"Timothy Mark Pinkston"},{"@pid":"f/BabakFalsafi","text":"Babak Falsafi"}]},"title":"45th ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2018, Los Angeles, CA, USA, June 1-6, 2018","venue":"ISCA","publisher":"IEEE Computer Society","year":"2018","type":"Editorship","key":"conf/isca/2018","ee":"https://ieeexplore.ieee.org/xpl/conhome/8401306/proceeding","url":"https://dblp.org/rec/conf/isca/2018"},
"url":"URL#2076097"
}
]
}
}
}