module frequency(clk_50mhz,rst,clk_hz);
input clk_50mhz,rst;
output clk_hz;
reg clk_hz;
reg [31:0]cnt1;

always@(posedge clk_50mhz)
begin
if(!rst)
  begin
    cnt1<=1'b0;
	 clk_1khz<=1'b0;
  end
else
  if(cnt1<A/2-1)
    cnt1<=cnt1+1'b1;
  else
    begin
	   cnt1<=1'b0;
		clk_1khz<=~clk_1khz;
	 end
end
endmodule	 