\section{Preliminaries}
Let $G_1$ be an FPGA model