<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-npei-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-npei-defs.h</h1><a href="cvmx-npei-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-npei-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon npei.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_NPEI_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_NPEI_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#a09a5f03e80c27b843caa06a9b3ef55ad" title="cvmx-npei-defs.h">CVMX_NPEI_BAR1_INDEXX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00061"></a>00061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_BAR1_INDEXX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00062"></a>00062     <span class="keywordflow">return</span> 0x0000000000000000ull + ((offset) &amp; 31) * 16;
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 <span class="preprocessor">#else</span>
<a name="l00065"></a><a class="code" href="cvmx-npei-defs_8h.html#a09a5f03e80c27b843caa06a9b3ef55ad">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_BAR1_INDEXX(offset) (0x0000000000000000ull + ((offset) &amp; 31) * 16)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_BIST_STATUS CVMX_NPEI_BIST_STATUS_FUNC()</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00072"></a>00072         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00073"></a>00073     <span class="keywordflow">return</span> 0x0000000000000580ull;
<a name="l00074"></a>00074 }
<a name="l00075"></a>00075 <span class="preprocessor">#else</span>
<a name="l00076"></a><a class="code" href="cvmx-npei-defs_8h.html#a52e148eb3ba9b59456e27a9c99e80d75">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_BIST_STATUS (0x0000000000000580ull)</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_BIST_STATUS2 CVMX_NPEI_BIST_STATUS2_FUNC()</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_BIST_STATUS2_FUNC(<span class="keywordtype">void</span>)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00083"></a>00083         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_BIST_STATUS2 not supported on this chip\n&quot;</span>);
<a name="l00084"></a>00084     <span class="keywordflow">return</span> 0x0000000000000680ull;
<a name="l00085"></a>00085 }
<a name="l00086"></a>00086 <span class="preprocessor">#else</span>
<a name="l00087"></a><a class="code" href="cvmx-npei-defs_8h.html#ac75211159a71508c69221df510f0490d">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_BIST_STATUS2 (0x0000000000000680ull)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_CTL_PORT0 CVMX_NPEI_CTL_PORT0_FUNC()</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_CTL_PORT0_FUNC(<span class="keywordtype">void</span>)
<a name="l00092"></a>00092 {
<a name="l00093"></a>00093     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00094"></a>00094         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_CTL_PORT0 not supported on this chip\n&quot;</span>);
<a name="l00095"></a>00095     <span class="keywordflow">return</span> 0x0000000000000250ull;
<a name="l00096"></a>00096 }
<a name="l00097"></a>00097 <span class="preprocessor">#else</span>
<a name="l00098"></a><a class="code" href="cvmx-npei-defs_8h.html#a77b577e0359f2e1c30e32d0a2b2bb3a3">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_CTL_PORT0 (0x0000000000000250ull)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_CTL_PORT1 CVMX_NPEI_CTL_PORT1_FUNC()</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_CTL_PORT1_FUNC(<span class="keywordtype">void</span>)
<a name="l00103"></a>00103 {
<a name="l00104"></a>00104     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00105"></a>00105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_CTL_PORT1 not supported on this chip\n&quot;</span>);
<a name="l00106"></a>00106     <span class="keywordflow">return</span> 0x0000000000000260ull;
<a name="l00107"></a>00107 }
<a name="l00108"></a>00108 <span class="preprocessor">#else</span>
<a name="l00109"></a><a class="code" href="cvmx-npei-defs_8h.html#ae1af8bbcbf6b2c0166d7c5c2296525ad">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_CTL_PORT1 (0x0000000000000260ull)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_CTL_STATUS CVMX_NPEI_CTL_STATUS_FUNC()</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_CTL_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00114"></a>00114 {
<a name="l00115"></a>00115     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00116"></a>00116         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_CTL_STATUS not supported on this chip\n&quot;</span>);
<a name="l00117"></a>00117     <span class="keywordflow">return</span> 0x0000000000000570ull;
<a name="l00118"></a>00118 }
<a name="l00119"></a>00119 <span class="preprocessor">#else</span>
<a name="l00120"></a><a class="code" href="cvmx-npei-defs_8h.html#a4477a5d4471030e8fc6124f4603ede95">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_CTL_STATUS (0x0000000000000570ull)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_CTL_STATUS2 CVMX_NPEI_CTL_STATUS2_FUNC()</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_CTL_STATUS2_FUNC(<span class="keywordtype">void</span>)
<a name="l00125"></a>00125 {
<a name="l00126"></a>00126     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00127"></a>00127         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_CTL_STATUS2 not supported on this chip\n&quot;</span>);
<a name="l00128"></a>00128     <span class="keywordflow">return</span> 0x0000000000003C00ull;
<a name="l00129"></a>00129 }
<a name="l00130"></a>00130 <span class="preprocessor">#else</span>
<a name="l00131"></a><a class="code" href="cvmx-npei-defs_8h.html#ad000395863b289567ae515eb23d95136">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_CTL_STATUS2 (0x0000000000003C00ull)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DATA_OUT_CNT CVMX_NPEI_DATA_OUT_CNT_FUNC()</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_DATA_OUT_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00136"></a>00136 {
<a name="l00137"></a>00137     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00138"></a>00138         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DATA_OUT_CNT not supported on this chip\n&quot;</span>);
<a name="l00139"></a>00139     <span class="keywordflow">return</span> 0x00000000000005F0ull;
<a name="l00140"></a>00140 }
<a name="l00141"></a>00141 <span class="preprocessor">#else</span>
<a name="l00142"></a><a class="code" href="cvmx-npei-defs_8h.html#abdc269dfbd8482208541b890e0850092">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DATA_OUT_CNT (0x00000000000005F0ull)</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DBG_DATA CVMX_NPEI_DBG_DATA_FUNC()</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_DBG_DATA_FUNC(<span class="keywordtype">void</span>)
<a name="l00147"></a>00147 {
<a name="l00148"></a>00148     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00149"></a>00149         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DBG_DATA not supported on this chip\n&quot;</span>);
<a name="l00150"></a>00150     <span class="keywordflow">return</span> 0x0000000000000510ull;
<a name="l00151"></a>00151 }
<a name="l00152"></a>00152 <span class="preprocessor">#else</span>
<a name="l00153"></a><a class="code" href="cvmx-npei-defs_8h.html#a4d6adc26a98d27a460bcd9e88c6633e2">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DBG_DATA (0x0000000000000510ull)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DBG_SELECT CVMX_NPEI_DBG_SELECT_FUNC()</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_DBG_SELECT_FUNC(<span class="keywordtype">void</span>)
<a name="l00158"></a>00158 {
<a name="l00159"></a>00159     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00160"></a>00160         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DBG_SELECT not supported on this chip\n&quot;</span>);
<a name="l00161"></a>00161     <span class="keywordflow">return</span> 0x0000000000000500ull;
<a name="l00162"></a>00162 }
<a name="l00163"></a>00163 <span class="preprocessor">#else</span>
<a name="l00164"></a><a class="code" href="cvmx-npei-defs_8h.html#a7a1deae61b66704feafd239537f7ba2e">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DBG_SELECT (0x0000000000000500ull)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA0_INT_LEVEL CVMX_NPEI_DMA0_INT_LEVEL_FUNC()</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_DMA0_INT_LEVEL_FUNC(<span class="keywordtype">void</span>)
<a name="l00169"></a>00169 {
<a name="l00170"></a>00170     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00171"></a>00171         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMA0_INT_LEVEL not supported on this chip\n&quot;</span>);
<a name="l00172"></a>00172     <span class="keywordflow">return</span> 0x00000000000005C0ull;
<a name="l00173"></a>00173 }
<a name="l00174"></a>00174 <span class="preprocessor">#else</span>
<a name="l00175"></a><a class="code" href="cvmx-npei-defs_8h.html#a96aaf7e94b0e5093fac2edacb5cbabef">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA0_INT_LEVEL (0x00000000000005C0ull)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA1_INT_LEVEL CVMX_NPEI_DMA1_INT_LEVEL_FUNC()</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_DMA1_INT_LEVEL_FUNC(<span class="keywordtype">void</span>)
<a name="l00180"></a>00180 {
<a name="l00181"></a>00181     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00182"></a>00182         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMA1_INT_LEVEL not supported on this chip\n&quot;</span>);
<a name="l00183"></a>00183     <span class="keywordflow">return</span> 0x00000000000005D0ull;
<a name="l00184"></a>00184 }
<a name="l00185"></a>00185 <span class="preprocessor">#else</span>
<a name="l00186"></a><a class="code" href="cvmx-npei-defs_8h.html#a127818b2ae56eedb1e4c8d62fe281cc7">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA1_INT_LEVEL (0x00000000000005D0ull)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#a3380cc7bd256f52e4d65d7fc5bc9e4e1">CVMX_NPEI_DMAX_COUNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(
<a name="l00192"></a>00192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00193"></a>00193           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 4)))))
<a name="l00194"></a>00194         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMAX_COUNTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00195"></a>00195     <span class="keywordflow">return</span> 0x0000000000000450ull + ((offset) &amp; 7) * 16;
<a name="l00196"></a>00196 }
<a name="l00197"></a>00197 <span class="preprocessor">#else</span>
<a name="l00198"></a><a class="code" href="cvmx-npei-defs_8h.html#a3380cc7bd256f52e4d65d7fc5bc9e4e1">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMAX_COUNTS(offset) (0x0000000000000450ull + ((offset) &amp; 7) * 16)</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#ae4d3aeb3aa820a2c173317e54d7a3bfe">CVMX_NPEI_DMAX_DBELL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00202"></a>00202 {
<a name="l00203"></a>00203     <span class="keywordflow">if</span> (!(
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00205"></a>00205           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 4)))))
<a name="l00206"></a>00206         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMAX_DBELL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00207"></a>00207     <span class="keywordflow">return</span> 0x00000000000003B0ull + ((offset) &amp; 7) * 16;
<a name="l00208"></a>00208 }
<a name="l00209"></a>00209 <span class="preprocessor">#else</span>
<a name="l00210"></a><a class="code" href="cvmx-npei-defs_8h.html#ae4d3aeb3aa820a2c173317e54d7a3bfe">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMAX_DBELL(offset) (0x00000000000003B0ull + ((offset) &amp; 7) * 16)</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#a1879fc7cb88ff1bd4ca33405db769571">CVMX_NPEI_DMAX_IBUFF_SADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00214"></a>00214 {
<a name="l00215"></a>00215     <span class="keywordflow">if</span> (!(
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00217"></a>00217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 4)))))
<a name="l00218"></a>00218         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMAX_IBUFF_SADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00219"></a>00219     <span class="keywordflow">return</span> 0x0000000000000400ull + ((offset) &amp; 7) * 16;
<a name="l00220"></a>00220 }
<a name="l00221"></a>00221 <span class="preprocessor">#else</span>
<a name="l00222"></a><a class="code" href="cvmx-npei-defs_8h.html#a1879fc7cb88ff1bd4ca33405db769571">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMAX_IBUFF_SADDR(offset) (0x0000000000000400ull + ((offset) &amp; 7) * 16)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#a4ef38f6a8d0c8d7ce83f0c780a02fbcc">CVMX_NPEI_DMAX_NADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227     <span class="keywordflow">if</span> (!(
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00229"></a>00229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 4)))))
<a name="l00230"></a>00230         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMAX_NADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00231"></a>00231     <span class="keywordflow">return</span> 0x00000000000004A0ull + ((offset) &amp; 7) * 16;
<a name="l00232"></a>00232 }
<a name="l00233"></a>00233 <span class="preprocessor">#else</span>
<a name="l00234"></a><a class="code" href="cvmx-npei-defs_8h.html#a4ef38f6a8d0c8d7ce83f0c780a02fbcc">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMAX_NADDR(offset) (0x00000000000004A0ull + ((offset) &amp; 7) * 16)</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_CNTS CVMX_NPEI_DMA_CNTS_FUNC()</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_DMA_CNTS_FUNC(<span class="keywordtype">void</span>)
<a name="l00239"></a>00239 {
<a name="l00240"></a>00240     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00241"></a>00241         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMA_CNTS not supported on this chip\n&quot;</span>);
<a name="l00242"></a>00242     <span class="keywordflow">return</span> 0x00000000000005E0ull;
<a name="l00243"></a>00243 }
<a name="l00244"></a>00244 <span class="preprocessor">#else</span>
<a name="l00245"></a><a class="code" href="cvmx-npei-defs_8h.html#a7140f7f49cf2d9ed3e28207f333eb301">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_CNTS (0x00000000000005E0ull)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_CONTROL CVMX_NPEI_DMA_CONTROL_FUNC()</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_DMA_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00250"></a>00250 {
<a name="l00251"></a>00251     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00252"></a>00252         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMA_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00253"></a>00253     <span class="keywordflow">return</span> 0x00000000000003A0ull;
<a name="l00254"></a>00254 }
<a name="l00255"></a>00255 <span class="preprocessor">#else</span>
<a name="l00256"></a><a class="code" href="cvmx-npei-defs_8h.html#ab3f065d047e593c16da7ea629457db13">00256</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_CONTROL (0x00000000000003A0ull)</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_PCIE_REQ_NUM CVMX_NPEI_DMA_PCIE_REQ_NUM_FUNC()</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_DMA_PCIE_REQ_NUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00261"></a>00261 {
<a name="l00262"></a>00262     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00263"></a>00263         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMA_PCIE_REQ_NUM not supported on this chip\n&quot;</span>);
<a name="l00264"></a>00264     <span class="keywordflow">return</span> 0x00000000000005B0ull;
<a name="l00265"></a>00265 }
<a name="l00266"></a>00266 <span class="preprocessor">#else</span>
<a name="l00267"></a><a class="code" href="cvmx-npei-defs_8h.html#ad50f56ad1e6bcb6f60f574c13c478965">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_PCIE_REQ_NUM (0x00000000000005B0ull)</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_STATE1 CVMX_NPEI_DMA_STATE1_FUNC()</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_DMA_STATE1_FUNC(<span class="keywordtype">void</span>)
<a name="l00272"></a>00272 {
<a name="l00273"></a>00273     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l00274"></a>00274         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMA_STATE1 not supported on this chip\n&quot;</span>);
<a name="l00275"></a>00275     <span class="keywordflow">return</span> 0x00000000000006C0ull;
<a name="l00276"></a>00276 }
<a name="l00277"></a>00277 <span class="preprocessor">#else</span>
<a name="l00278"></a><a class="code" href="cvmx-npei-defs_8h.html#a66d51f46b7ff4d80d0baf7504fb7dacf">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_STATE1 (0x00000000000006C0ull)</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00280"></a><a class="code" href="cvmx-npei-defs_8h.html#ac129b48c5df28c7c5a88e34b0766787c">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_STATE1_P1 (0x0000000000000680ull)</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_STATE2 CVMX_NPEI_DMA_STATE2_FUNC()</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_DMA_STATE2_FUNC(<span class="keywordtype">void</span>)
<a name="l00284"></a>00284 {
<a name="l00285"></a>00285     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l00286"></a>00286         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_DMA_STATE2 not supported on this chip\n&quot;</span>);
<a name="l00287"></a>00287     <span class="keywordflow">return</span> 0x00000000000006D0ull;
<a name="l00288"></a>00288 }
<a name="l00289"></a>00289 <span class="preprocessor">#else</span>
<a name="l00290"></a><a class="code" href="cvmx-npei-defs_8h.html#a8a0dd341e2884da7a55bbb527eee3aae">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_STATE2 (0x00000000000006D0ull)</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00292"></a><a class="code" href="cvmx-npei-defs_8h.html#a2438c9e63bc3cb076ea8b8a07053fa8b">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_STATE2_P1 (0x0000000000000690ull)</span>
<a name="l00293"></a><a class="code" href="cvmx-npei-defs_8h.html#a7128dba25fb145110feb5c7623fa223a">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_STATE3_P1 (0x00000000000006A0ull)</span>
<a name="l00294"></a><a class="code" href="cvmx-npei-defs_8h.html#abcd3d09cfaa712243269f98b73147f1d">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_STATE4_P1 (0x00000000000006B0ull)</span>
<a name="l00295"></a><a class="code" href="cvmx-npei-defs_8h.html#a366080d31f3980fe7bf9f0e56bdeeb11">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_DMA_STATE5_P1 (0x00000000000006C0ull)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_A_ENB CVMX_NPEI_INT_A_ENB_FUNC()</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_INT_A_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00301"></a>00301         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_INT_A_ENB not supported on this chip\n&quot;</span>);
<a name="l00302"></a>00302     <span class="keywordflow">return</span> 0x0000000000000560ull;
<a name="l00303"></a>00303 }
<a name="l00304"></a>00304 <span class="preprocessor">#else</span>
<a name="l00305"></a><a class="code" href="cvmx-npei-defs_8h.html#a6cc157c6d7cb9b38167eeb1a9608e584">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_A_ENB (0x0000000000000560ull)</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_A_ENB2 CVMX_NPEI_INT_A_ENB2_FUNC()</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_INT_A_ENB2_FUNC(<span class="keywordtype">void</span>)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00312"></a>00312         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_INT_A_ENB2 not supported on this chip\n&quot;</span>);
<a name="l00313"></a>00313     <span class="keywordflow">return</span> 0x0000000000003CE0ull;
<a name="l00314"></a>00314 }
<a name="l00315"></a>00315 <span class="preprocessor">#else</span>
<a name="l00316"></a><a class="code" href="cvmx-npei-defs_8h.html#a0b820283cc68111f8bd37f12e825e444">00316</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_A_ENB2 (0x0000000000003CE0ull)</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_A_SUM CVMX_NPEI_INT_A_SUM_FUNC()</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_INT_A_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00323"></a>00323         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_INT_A_SUM not supported on this chip\n&quot;</span>);
<a name="l00324"></a>00324     <span class="keywordflow">return</span> 0x0000000000000550ull;
<a name="l00325"></a>00325 }
<a name="l00326"></a>00326 <span class="preprocessor">#else</span>
<a name="l00327"></a><a class="code" href="cvmx-npei-defs_8h.html#ac9aa40b63ef4a8081fa492e50e0a469e">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_A_SUM (0x0000000000000550ull)</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_ENB CVMX_NPEI_INT_ENB_FUNC()</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_INT_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00334"></a>00334         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_INT_ENB not supported on this chip\n&quot;</span>);
<a name="l00335"></a>00335     <span class="keywordflow">return</span> 0x0000000000000540ull;
<a name="l00336"></a>00336 }
<a name="l00337"></a>00337 <span class="preprocessor">#else</span>
<a name="l00338"></a><a class="code" href="cvmx-npei-defs_8h.html#a0151b61946b6abd5f21191a7f05b37cf">00338</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_ENB (0x0000000000000540ull)</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_ENB2 CVMX_NPEI_INT_ENB2_FUNC()</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_INT_ENB2_FUNC(<span class="keywordtype">void</span>)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00345"></a>00345         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_INT_ENB2 not supported on this chip\n&quot;</span>);
<a name="l00346"></a>00346     <span class="keywordflow">return</span> 0x0000000000003CD0ull;
<a name="l00347"></a>00347 }
<a name="l00348"></a>00348 <span class="preprocessor">#else</span>
<a name="l00349"></a><a class="code" href="cvmx-npei-defs_8h.html#a22d886a51fd7561ed2c6dd10f3769673">00349</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_ENB2 (0x0000000000003CD0ull)</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_INFO CVMX_NPEI_INT_INFO_FUNC()</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_INT_INFO_FUNC(<span class="keywordtype">void</span>)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00356"></a>00356         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_INT_INFO not supported on this chip\n&quot;</span>);
<a name="l00357"></a>00357     <span class="keywordflow">return</span> 0x0000000000000590ull;
<a name="l00358"></a>00358 }
<a name="l00359"></a>00359 <span class="preprocessor">#else</span>
<a name="l00360"></a><a class="code" href="cvmx-npei-defs_8h.html#a9487b10aa3ee3c9ed21b76341fda4187">00360</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_INFO (0x0000000000000590ull)</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_SUM CVMX_NPEI_INT_SUM_FUNC()</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_INT_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00367"></a>00367         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_INT_SUM not supported on this chip\n&quot;</span>);
<a name="l00368"></a>00368     <span class="keywordflow">return</span> 0x0000000000000530ull;
<a name="l00369"></a>00369 }
<a name="l00370"></a>00370 <span class="preprocessor">#else</span>
<a name="l00371"></a><a class="code" href="cvmx-npei-defs_8h.html#a2199a90ce0020cef449abc92c90cc1aa">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_SUM (0x0000000000000530ull)</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_SUM2 CVMX_NPEI_INT_SUM2_FUNC()</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_INT_SUM2_FUNC(<span class="keywordtype">void</span>)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00378"></a>00378         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_INT_SUM2 not supported on this chip\n&quot;</span>);
<a name="l00379"></a>00379     <span class="keywordflow">return</span> 0x0000000000003CC0ull;
<a name="l00380"></a>00380 }
<a name="l00381"></a>00381 <span class="preprocessor">#else</span>
<a name="l00382"></a><a class="code" href="cvmx-npei-defs_8h.html#ad631eee923ed9784471bf6de0dac3195">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_INT_SUM2 (0x0000000000003CC0ull)</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_LAST_WIN_RDATA0 CVMX_NPEI_LAST_WIN_RDATA0_FUNC()</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_LAST_WIN_RDATA0_FUNC(<span class="keywordtype">void</span>)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00389"></a>00389         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_LAST_WIN_RDATA0 not supported on this chip\n&quot;</span>);
<a name="l00390"></a>00390     <span class="keywordflow">return</span> 0x0000000000000600ull;
<a name="l00391"></a>00391 }
<a name="l00392"></a>00392 <span class="preprocessor">#else</span>
<a name="l00393"></a><a class="code" href="cvmx-npei-defs_8h.html#a6309203da7719fa95ecc51c279c301eb">00393</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_LAST_WIN_RDATA0 (0x0000000000000600ull)</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_LAST_WIN_RDATA1 CVMX_NPEI_LAST_WIN_RDATA1_FUNC()</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_LAST_WIN_RDATA1_FUNC(<span class="keywordtype">void</span>)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00400"></a>00400         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_LAST_WIN_RDATA1 not supported on this chip\n&quot;</span>);
<a name="l00401"></a>00401     <span class="keywordflow">return</span> 0x0000000000000610ull;
<a name="l00402"></a>00402 }
<a name="l00403"></a>00403 <span class="preprocessor">#else</span>
<a name="l00404"></a><a class="code" href="cvmx-npei-defs_8h.html#abab202e1d304064f49a04b41ac3110ee">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_LAST_WIN_RDATA1 (0x0000000000000610ull)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MEM_ACCESS_CTL CVMX_NPEI_MEM_ACCESS_CTL_FUNC()</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MEM_ACCESS_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00411"></a>00411         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MEM_ACCESS_CTL not supported on this chip\n&quot;</span>);
<a name="l00412"></a>00412     <span class="keywordflow">return</span> 0x00000000000004F0ull;
<a name="l00413"></a>00413 }
<a name="l00414"></a>00414 <span class="preprocessor">#else</span>
<a name="l00415"></a><a class="code" href="cvmx-npei-defs_8h.html#a473b5cf096934cd91c0314f545f1a13f">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MEM_ACCESS_CTL (0x00000000000004F0ull)</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#ab05467d2527c150ca8205ebb8783b7c3">CVMX_NPEI_MEM_ACCESS_SUBIDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00419"></a>00419 {
<a name="l00420"></a>00420     <span class="keywordflow">if</span> (!(
<a name="l00421"></a>00421           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; (((offset &gt;= 12) &amp;&amp; (offset &lt;= 27)))) ||
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; (((offset &gt;= 12) &amp;&amp; (offset &lt;= 27))))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MEM_ACCESS_SUBIDX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> 0x0000000000000280ull + ((offset) &amp; 31) * 16 - 16*12;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-npei-defs_8h.html#ab05467d2527c150ca8205ebb8783b7c3">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MEM_ACCESS_SUBIDX(offset) (0x0000000000000280ull + ((offset) &amp; 31) * 16 - 16*12)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_ENB0 CVMX_NPEI_MSI_ENB0_FUNC()</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_ENB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00432"></a>00432 {
<a name="l00433"></a>00433     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_ENB0 not supported on this chip\n&quot;</span>);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> 0x0000000000003C50ull;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-npei-defs_8h.html#a2f9df75d8fe07de7404360a008f96742">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_ENB0 (0x0000000000003C50ull)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_ENB1 CVMX_NPEI_MSI_ENB1_FUNC()</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_ENB1_FUNC(<span class="keywordtype">void</span>)
<a name="l00443"></a>00443 {
<a name="l00444"></a>00444     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_ENB1 not supported on this chip\n&quot;</span>);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> 0x0000000000003C60ull;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-npei-defs_8h.html#a341807ac5cd258daedae67f6762d5e11">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_ENB1 (0x0000000000003C60ull)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_ENB2 CVMX_NPEI_MSI_ENB2_FUNC()</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_ENB2_FUNC(<span class="keywordtype">void</span>)
<a name="l00454"></a>00454 {
<a name="l00455"></a>00455     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_ENB2 not supported on this chip\n&quot;</span>);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> 0x0000000000003C70ull;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-npei-defs_8h.html#a9a1e812d7d7bb65ea596e3bf088ad4c8">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_ENB2 (0x0000000000003C70ull)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_ENB3 CVMX_NPEI_MSI_ENB3_FUNC()</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_ENB3_FUNC(<span class="keywordtype">void</span>)
<a name="l00465"></a>00465 {
<a name="l00466"></a>00466     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_ENB3 not supported on this chip\n&quot;</span>);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> 0x0000000000003C80ull;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-npei-defs_8h.html#a1db9fb422c580eaae703b83c361b2c39">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_ENB3 (0x0000000000003C80ull)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_RCV0 CVMX_NPEI_MSI_RCV0_FUNC()</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_RCV0_FUNC(<span class="keywordtype">void</span>)
<a name="l00476"></a>00476 {
<a name="l00477"></a>00477     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_RCV0 not supported on this chip\n&quot;</span>);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> 0x0000000000003C10ull;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-npei-defs_8h.html#af5fbca40377d8fa45a89c9fe4f200841">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_RCV0 (0x0000000000003C10ull)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_RCV1 CVMX_NPEI_MSI_RCV1_FUNC()</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_RCV1_FUNC(<span class="keywordtype">void</span>)
<a name="l00487"></a>00487 {
<a name="l00488"></a>00488     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_RCV1 not supported on this chip\n&quot;</span>);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> 0x0000000000003C20ull;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-npei-defs_8h.html#ac015c5c791d008d1d7877922c67a5795">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_RCV1 (0x0000000000003C20ull)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_RCV2 CVMX_NPEI_MSI_RCV2_FUNC()</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_RCV2_FUNC(<span class="keywordtype">void</span>)
<a name="l00498"></a>00498 {
<a name="l00499"></a>00499     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_RCV2 not supported on this chip\n&quot;</span>);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> 0x0000000000003C30ull;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-npei-defs_8h.html#a6c6f33a98242872c065a81fbebdef5fd">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_RCV2 (0x0000000000003C30ull)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_RCV3 CVMX_NPEI_MSI_RCV3_FUNC()</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_RCV3_FUNC(<span class="keywordtype">void</span>)
<a name="l00509"></a>00509 {
<a name="l00510"></a>00510     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_RCV3 not supported on this chip\n&quot;</span>);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> 0x0000000000003C40ull;
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-npei-defs_8h.html#a995944cb10d13a5c0c3524990d741259">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_RCV3 (0x0000000000003C40ull)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_RD_MAP CVMX_NPEI_MSI_RD_MAP_FUNC()</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_RD_MAP_FUNC(<span class="keywordtype">void</span>)
<a name="l00520"></a>00520 {
<a name="l00521"></a>00521     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_RD_MAP not supported on this chip\n&quot;</span>);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> 0x0000000000003CA0ull;
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-npei-defs_8h.html#a39dd2ce4fbffba3dcff0bfcd90874ecd">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_RD_MAP (0x0000000000003CA0ull)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1C_ENB0 CVMX_NPEI_MSI_W1C_ENB0_FUNC()</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_W1C_ENB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00531"></a>00531 {
<a name="l00532"></a>00532     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_W1C_ENB0 not supported on this chip\n&quot;</span>);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> 0x0000000000003CF0ull;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-npei-defs_8h.html#a8ed7134fef0b5126b36343652b28b0c6">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1C_ENB0 (0x0000000000003CF0ull)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1C_ENB1 CVMX_NPEI_MSI_W1C_ENB1_FUNC()</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_W1C_ENB1_FUNC(<span class="keywordtype">void</span>)
<a name="l00542"></a>00542 {
<a name="l00543"></a>00543     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_W1C_ENB1 not supported on this chip\n&quot;</span>);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> 0x0000000000003D00ull;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-npei-defs_8h.html#afca243bb76db8b99df4ef6273fd7c997">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1C_ENB1 (0x0000000000003D00ull)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1C_ENB2 CVMX_NPEI_MSI_W1C_ENB2_FUNC()</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_W1C_ENB2_FUNC(<span class="keywordtype">void</span>)
<a name="l00553"></a>00553 {
<a name="l00554"></a>00554     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_W1C_ENB2 not supported on this chip\n&quot;</span>);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> 0x0000000000003D10ull;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-npei-defs_8h.html#a838e0ba639e4d774ed8fe2f9ce507268">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1C_ENB2 (0x0000000000003D10ull)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1C_ENB3 CVMX_NPEI_MSI_W1C_ENB3_FUNC()</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_W1C_ENB3_FUNC(<span class="keywordtype">void</span>)
<a name="l00564"></a>00564 {
<a name="l00565"></a>00565     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_W1C_ENB3 not supported on this chip\n&quot;</span>);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> 0x0000000000003D20ull;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-npei-defs_8h.html#ad465618de491f58ef0942385e68abc67">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1C_ENB3 (0x0000000000003D20ull)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1S_ENB0 CVMX_NPEI_MSI_W1S_ENB0_FUNC()</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_W1S_ENB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00575"></a>00575 {
<a name="l00576"></a>00576     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_W1S_ENB0 not supported on this chip\n&quot;</span>);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> 0x0000000000003D30ull;
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-npei-defs_8h.html#aa68654b695daab893584f85c57715e79">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1S_ENB0 (0x0000000000003D30ull)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1S_ENB1 CVMX_NPEI_MSI_W1S_ENB1_FUNC()</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_W1S_ENB1_FUNC(<span class="keywordtype">void</span>)
<a name="l00586"></a>00586 {
<a name="l00587"></a>00587     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_W1S_ENB1 not supported on this chip\n&quot;</span>);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> 0x0000000000003D40ull;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-npei-defs_8h.html#a2ca670bd9a18c2b83738be99a70a6a68">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1S_ENB1 (0x0000000000003D40ull)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1S_ENB2 CVMX_NPEI_MSI_W1S_ENB2_FUNC()</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_W1S_ENB2_FUNC(<span class="keywordtype">void</span>)
<a name="l00597"></a>00597 {
<a name="l00598"></a>00598     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_W1S_ENB2 not supported on this chip\n&quot;</span>);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> 0x0000000000003D50ull;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-npei-defs_8h.html#a9678c92196884ac6c9292bac0c994829">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1S_ENB2 (0x0000000000003D50ull)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1S_ENB3 CVMX_NPEI_MSI_W1S_ENB3_FUNC()</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_W1S_ENB3_FUNC(<span class="keywordtype">void</span>)
<a name="l00608"></a>00608 {
<a name="l00609"></a>00609     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_W1S_ENB3 not supported on this chip\n&quot;</span>);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> 0x0000000000003D60ull;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-npei-defs_8h.html#a054e52d1f126fe93d6887c3bd86f0866">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_W1S_ENB3 (0x0000000000003D60ull)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_WR_MAP CVMX_NPEI_MSI_WR_MAP_FUNC()</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_MSI_WR_MAP_FUNC(<span class="keywordtype">void</span>)
<a name="l00619"></a>00619 {
<a name="l00620"></a>00620     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_MSI_WR_MAP not supported on this chip\n&quot;</span>);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> 0x0000000000003C90ull;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-npei-defs_8h.html#ae793454a5ce175b4d344fba22e6014bc">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_MSI_WR_MAP (0x0000000000003C90ull)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PCIE_CREDIT_CNT CVMX_NPEI_PCIE_CREDIT_CNT_FUNC()</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PCIE_CREDIT_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00630"></a>00630 {
<a name="l00631"></a>00631     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00632"></a>00632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PCIE_CREDIT_CNT not supported on this chip\n&quot;</span>);
<a name="l00633"></a>00633     <span class="keywordflow">return</span> 0x0000000000003D70ull;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 <span class="preprocessor">#else</span>
<a name="l00636"></a><a class="code" href="cvmx-npei-defs_8h.html#ae825c4bbb070e5370b88b58fea6dbaa0">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PCIE_CREDIT_CNT (0x0000000000003D70ull)</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PCIE_MSI_RCV CVMX_NPEI_PCIE_MSI_RCV_FUNC()</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PCIE_MSI_RCV_FUNC(<span class="keywordtype">void</span>)
<a name="l00641"></a>00641 {
<a name="l00642"></a>00642     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PCIE_MSI_RCV not supported on this chip\n&quot;</span>);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> 0x0000000000003CB0ull;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-npei-defs_8h.html#a391d6f45fd22f6b189c60fac12547c9c">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PCIE_MSI_RCV (0x0000000000003CB0ull)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PCIE_MSI_RCV_B1 CVMX_NPEI_PCIE_MSI_RCV_B1_FUNC()</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PCIE_MSI_RCV_B1_FUNC(<span class="keywordtype">void</span>)
<a name="l00652"></a>00652 {
<a name="l00653"></a>00653     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PCIE_MSI_RCV_B1 not supported on this chip\n&quot;</span>);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> 0x0000000000000650ull;
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-npei-defs_8h.html#aabc16d7fc2472114d7c66cacee0a662c">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PCIE_MSI_RCV_B1 (0x0000000000000650ull)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PCIE_MSI_RCV_B2 CVMX_NPEI_PCIE_MSI_RCV_B2_FUNC()</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PCIE_MSI_RCV_B2_FUNC(<span class="keywordtype">void</span>)
<a name="l00663"></a>00663 {
<a name="l00664"></a>00664     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PCIE_MSI_RCV_B2 not supported on this chip\n&quot;</span>);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> 0x0000000000000660ull;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-npei-defs_8h.html#ae71b93412ad95fd38f529ee546c7a4f9">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PCIE_MSI_RCV_B2 (0x0000000000000660ull)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PCIE_MSI_RCV_B3 CVMX_NPEI_PCIE_MSI_RCV_B3_FUNC()</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PCIE_MSI_RCV_B3_FUNC(<span class="keywordtype">void</span>)
<a name="l00674"></a>00674 {
<a name="l00675"></a>00675     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PCIE_MSI_RCV_B3 not supported on this chip\n&quot;</span>);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> 0x0000000000000670ull;
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-npei-defs_8h.html#a2febe5e6612b4740d68e11efb4ae32c8">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PCIE_MSI_RCV_B3 (0x0000000000000670ull)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#a952eeb3a43553e7f2a1a28278e747db3">CVMX_NPEI_PKTX_CNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keywordflow">if</span> (!(
<a name="l00686"></a>00686           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00687"></a>00687           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00688"></a>00688         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKTX_CNTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00689"></a>00689     <span class="keywordflow">return</span> 0x0000000000002400ull + ((offset) &amp; 31) * 16;
<a name="l00690"></a>00690 }
<a name="l00691"></a>00691 <span class="preprocessor">#else</span>
<a name="l00692"></a><a class="code" href="cvmx-npei-defs_8h.html#a952eeb3a43553e7f2a1a28278e747db3">00692</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKTX_CNTS(offset) (0x0000000000002400ull + ((offset) &amp; 31) * 16)</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#a7a4f4aa68831940500db9a96edeadc2f">CVMX_NPEI_PKTX_INSTR_BADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00696"></a>00696 {
<a name="l00697"></a>00697     <span class="keywordflow">if</span> (!(
<a name="l00698"></a>00698           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00699"></a>00699           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00700"></a>00700         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKTX_INSTR_BADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00701"></a>00701     <span class="keywordflow">return</span> 0x0000000000002800ull + ((offset) &amp; 31) * 16;
<a name="l00702"></a>00702 }
<a name="l00703"></a>00703 <span class="preprocessor">#else</span>
<a name="l00704"></a><a class="code" href="cvmx-npei-defs_8h.html#a7a4f4aa68831940500db9a96edeadc2f">00704</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKTX_INSTR_BADDR(offset) (0x0000000000002800ull + ((offset) &amp; 31) * 16)</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#a770e556eb6a4ee43d21a396b70cc6356">CVMX_NPEI_PKTX_INSTR_BAOFF_DBELL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00708"></a>00708 {
<a name="l00709"></a>00709     <span class="keywordflow">if</span> (!(
<a name="l00710"></a>00710           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00711"></a>00711           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00712"></a>00712         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKTX_INSTR_BAOFF_DBELL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00713"></a>00713     <span class="keywordflow">return</span> 0x0000000000002C00ull + ((offset) &amp; 31) * 16;
<a name="l00714"></a>00714 }
<a name="l00715"></a>00715 <span class="preprocessor">#else</span>
<a name="l00716"></a><a class="code" href="cvmx-npei-defs_8h.html#a770e556eb6a4ee43d21a396b70cc6356">00716</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKTX_INSTR_BAOFF_DBELL(offset) (0x0000000000002C00ull + ((offset) &amp; 31) * 16)</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#a220992a446bbd8fd4e73e4e3207e350e">CVMX_NPEI_PKTX_INSTR_FIFO_RSIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00720"></a>00720 {
<a name="l00721"></a>00721     <span class="keywordflow">if</span> (!(
<a name="l00722"></a>00722           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00723"></a>00723           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00724"></a>00724         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKTX_INSTR_FIFO_RSIZE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00725"></a>00725     <span class="keywordflow">return</span> 0x0000000000003000ull + ((offset) &amp; 31) * 16;
<a name="l00726"></a>00726 }
<a name="l00727"></a>00727 <span class="preprocessor">#else</span>
<a name="l00728"></a><a class="code" href="cvmx-npei-defs_8h.html#a220992a446bbd8fd4e73e4e3207e350e">00728</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKTX_INSTR_FIFO_RSIZE(offset) (0x0000000000003000ull + ((offset) &amp; 31) * 16)</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#a74d572486f45849a09b03b9d817c258a">CVMX_NPEI_PKTX_INSTR_HEADER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00732"></a>00732 {
<a name="l00733"></a>00733     <span class="keywordflow">if</span> (!(
<a name="l00734"></a>00734           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00735"></a>00735           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00736"></a>00736         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKTX_INSTR_HEADER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00737"></a>00737     <span class="keywordflow">return</span> 0x0000000000003400ull + ((offset) &amp; 31) * 16;
<a name="l00738"></a>00738 }
<a name="l00739"></a>00739 <span class="preprocessor">#else</span>
<a name="l00740"></a><a class="code" href="cvmx-npei-defs_8h.html#a74d572486f45849a09b03b9d817c258a">00740</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKTX_INSTR_HEADER(offset) (0x0000000000003400ull + ((offset) &amp; 31) * 16)</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#ab7c5b6cc7933c465cfe7306582e3efb9">CVMX_NPEI_PKTX_IN_BP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00744"></a>00744 {
<a name="l00745"></a>00745     <span class="keywordflow">if</span> (!(
<a name="l00746"></a>00746           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00747"></a>00747           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00748"></a>00748         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKTX_IN_BP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00749"></a>00749     <span class="keywordflow">return</span> 0x0000000000003800ull + ((offset) &amp; 31) * 16;
<a name="l00750"></a>00750 }
<a name="l00751"></a>00751 <span class="preprocessor">#else</span>
<a name="l00752"></a><a class="code" href="cvmx-npei-defs_8h.html#ab7c5b6cc7933c465cfe7306582e3efb9">00752</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKTX_IN_BP(offset) (0x0000000000003800ull + ((offset) &amp; 31) * 16)</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#ac1763bcb478d6e69e4fd479149d626b9">CVMX_NPEI_PKTX_SLIST_BADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00756"></a>00756 {
<a name="l00757"></a>00757     <span class="keywordflow">if</span> (!(
<a name="l00758"></a>00758           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00759"></a>00759           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00760"></a>00760         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKTX_SLIST_BADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00761"></a>00761     <span class="keywordflow">return</span> 0x0000000000001400ull + ((offset) &amp; 31) * 16;
<a name="l00762"></a>00762 }
<a name="l00763"></a>00763 <span class="preprocessor">#else</span>
<a name="l00764"></a><a class="code" href="cvmx-npei-defs_8h.html#ac1763bcb478d6e69e4fd479149d626b9">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKTX_SLIST_BADDR(offset) (0x0000000000001400ull + ((offset) &amp; 31) * 16)</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#a743e7b7fc45f20e70dde2a7f72f184ec">CVMX_NPEI_PKTX_SLIST_BAOFF_DBELL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00768"></a>00768 {
<a name="l00769"></a>00769     <span class="keywordflow">if</span> (!(
<a name="l00770"></a>00770           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00771"></a>00771           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00772"></a>00772         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKTX_SLIST_BAOFF_DBELL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00773"></a>00773     <span class="keywordflow">return</span> 0x0000000000001800ull + ((offset) &amp; 31) * 16;
<a name="l00774"></a>00774 }
<a name="l00775"></a>00775 <span class="preprocessor">#else</span>
<a name="l00776"></a><a class="code" href="cvmx-npei-defs_8h.html#a743e7b7fc45f20e70dde2a7f72f184ec">00776</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKTX_SLIST_BAOFF_DBELL(offset) (0x0000000000001800ull + ((offset) &amp; 31) * 16)</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#ae252f874cbd7a250cc8603c99308def8">CVMX_NPEI_PKTX_SLIST_FIFO_RSIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00780"></a>00780 {
<a name="l00781"></a>00781     <span class="keywordflow">if</span> (!(
<a name="l00782"></a>00782           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00783"></a>00783           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00784"></a>00784         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKTX_SLIST_FIFO_RSIZE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00785"></a>00785     <span class="keywordflow">return</span> 0x0000000000001C00ull + ((offset) &amp; 31) * 16;
<a name="l00786"></a>00786 }
<a name="l00787"></a>00787 <span class="preprocessor">#else</span>
<a name="l00788"></a><a class="code" href="cvmx-npei-defs_8h.html#ae252f874cbd7a250cc8603c99308def8">00788</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKTX_SLIST_FIFO_RSIZE(offset) (0x0000000000001C00ull + ((offset) &amp; 31) * 16)</span>
<a name="l00789"></a>00789 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_CNT_INT CVMX_NPEI_PKT_CNT_INT_FUNC()</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_CNT_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00793"></a>00793 {
<a name="l00794"></a>00794     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00795"></a>00795         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_CNT_INT not supported on this chip\n&quot;</span>);
<a name="l00796"></a>00796     <span class="keywordflow">return</span> 0x0000000000001110ull;
<a name="l00797"></a>00797 }
<a name="l00798"></a>00798 <span class="preprocessor">#else</span>
<a name="l00799"></a><a class="code" href="cvmx-npei-defs_8h.html#ad90b6542aac657c46b70a6d0d6b87c2b">00799</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_CNT_INT (0x0000000000001110ull)</span>
<a name="l00800"></a>00800 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_CNT_INT_ENB CVMX_NPEI_PKT_CNT_INT_ENB_FUNC()</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_CNT_INT_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l00804"></a>00804 {
<a name="l00805"></a>00805     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00806"></a>00806         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_CNT_INT_ENB not supported on this chip\n&quot;</span>);
<a name="l00807"></a>00807     <span class="keywordflow">return</span> 0x0000000000001130ull;
<a name="l00808"></a>00808 }
<a name="l00809"></a>00809 <span class="preprocessor">#else</span>
<a name="l00810"></a><a class="code" href="cvmx-npei-defs_8h.html#a971993f374122da1505a7d59277f9318">00810</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_CNT_INT_ENB (0x0000000000001130ull)</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_DATA_OUT_ES CVMX_NPEI_PKT_DATA_OUT_ES_FUNC()</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_DATA_OUT_ES_FUNC(<span class="keywordtype">void</span>)
<a name="l00815"></a>00815 {
<a name="l00816"></a>00816     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00817"></a>00817         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_DATA_OUT_ES not supported on this chip\n&quot;</span>);
<a name="l00818"></a>00818     <span class="keywordflow">return</span> 0x00000000000010B0ull;
<a name="l00819"></a>00819 }
<a name="l00820"></a>00820 <span class="preprocessor">#else</span>
<a name="l00821"></a><a class="code" href="cvmx-npei-defs_8h.html#a5fcba74e5ae4afe155248b0ad8cdb9e5">00821</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_DATA_OUT_ES (0x00000000000010B0ull)</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00823"></a>00823 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_DATA_OUT_NS CVMX_NPEI_PKT_DATA_OUT_NS_FUNC()</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_DATA_OUT_NS_FUNC(<span class="keywordtype">void</span>)
<a name="l00826"></a>00826 {
<a name="l00827"></a>00827     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00828"></a>00828         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_DATA_OUT_NS not supported on this chip\n&quot;</span>);
<a name="l00829"></a>00829     <span class="keywordflow">return</span> 0x00000000000010A0ull;
<a name="l00830"></a>00830 }
<a name="l00831"></a>00831 <span class="preprocessor">#else</span>
<a name="l00832"></a><a class="code" href="cvmx-npei-defs_8h.html#ad2d30f6e20b918fbe8225cbe7358fef3">00832</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_DATA_OUT_NS (0x00000000000010A0ull)</span>
<a name="l00833"></a>00833 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_DATA_OUT_ROR CVMX_NPEI_PKT_DATA_OUT_ROR_FUNC()</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_DATA_OUT_ROR_FUNC(<span class="keywordtype">void</span>)
<a name="l00837"></a>00837 {
<a name="l00838"></a>00838     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00839"></a>00839         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_DATA_OUT_ROR not supported on this chip\n&quot;</span>);
<a name="l00840"></a>00840     <span class="keywordflow">return</span> 0x0000000000001090ull;
<a name="l00841"></a>00841 }
<a name="l00842"></a>00842 <span class="preprocessor">#else</span>
<a name="l00843"></a><a class="code" href="cvmx-npei-defs_8h.html#a576adfb243d01d78160da74b0c979268">00843</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_DATA_OUT_ROR (0x0000000000001090ull)</span>
<a name="l00844"></a>00844 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00845"></a>00845 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_DPADDR CVMX_NPEI_PKT_DPADDR_FUNC()</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_DPADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00848"></a>00848 {
<a name="l00849"></a>00849     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00850"></a>00850         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_DPADDR not supported on this chip\n&quot;</span>);
<a name="l00851"></a>00851     <span class="keywordflow">return</span> 0x0000000000001080ull;
<a name="l00852"></a>00852 }
<a name="l00853"></a>00853 <span class="preprocessor">#else</span>
<a name="l00854"></a><a class="code" href="cvmx-npei-defs_8h.html#acee77bb312a94bfb14f811c49c722048">00854</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_DPADDR (0x0000000000001080ull)</span>
<a name="l00855"></a>00855 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00856"></a>00856 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_INPUT_CONTROL CVMX_NPEI_PKT_INPUT_CONTROL_FUNC()</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_INPUT_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00859"></a>00859 {
<a name="l00860"></a>00860     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00861"></a>00861         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_INPUT_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00862"></a>00862     <span class="keywordflow">return</span> 0x0000000000001150ull;
<a name="l00863"></a>00863 }
<a name="l00864"></a>00864 <span class="preprocessor">#else</span>
<a name="l00865"></a><a class="code" href="cvmx-npei-defs_8h.html#ad4371f1c94552d5962c5ece577410440">00865</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_INPUT_CONTROL (0x0000000000001150ull)</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_INSTR_ENB CVMX_NPEI_PKT_INSTR_ENB_FUNC()</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_INSTR_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l00870"></a>00870 {
<a name="l00871"></a>00871     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00872"></a>00872         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_INSTR_ENB not supported on this chip\n&quot;</span>);
<a name="l00873"></a>00873     <span class="keywordflow">return</span> 0x0000000000001000ull;
<a name="l00874"></a>00874 }
<a name="l00875"></a>00875 <span class="preprocessor">#else</span>
<a name="l00876"></a><a class="code" href="cvmx-npei-defs_8h.html#a7befe5be49d0727779d86ea0c83026d0">00876</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_INSTR_ENB (0x0000000000001000ull)</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_INSTR_RD_SIZE CVMX_NPEI_PKT_INSTR_RD_SIZE_FUNC()</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_INSTR_RD_SIZE_FUNC(<span class="keywordtype">void</span>)
<a name="l00881"></a>00881 {
<a name="l00882"></a>00882     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00883"></a>00883         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_INSTR_RD_SIZE not supported on this chip\n&quot;</span>);
<a name="l00884"></a>00884     <span class="keywordflow">return</span> 0x0000000000001190ull;
<a name="l00885"></a>00885 }
<a name="l00886"></a>00886 <span class="preprocessor">#else</span>
<a name="l00887"></a><a class="code" href="cvmx-npei-defs_8h.html#afeda133adda339106c67ce2bb3c7b1f2">00887</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_INSTR_RD_SIZE (0x0000000000001190ull)</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_INSTR_SIZE CVMX_NPEI_PKT_INSTR_SIZE_FUNC()</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_INSTR_SIZE_FUNC(<span class="keywordtype">void</span>)
<a name="l00892"></a>00892 {
<a name="l00893"></a>00893     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00894"></a>00894         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_INSTR_SIZE not supported on this chip\n&quot;</span>);
<a name="l00895"></a>00895     <span class="keywordflow">return</span> 0x0000000000001020ull;
<a name="l00896"></a>00896 }
<a name="l00897"></a>00897 <span class="preprocessor">#else</span>
<a name="l00898"></a><a class="code" href="cvmx-npei-defs_8h.html#a19c60d8f4c10b4bc3cd613321a44ddbe">00898</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_INSTR_SIZE (0x0000000000001020ull)</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_INT_LEVELS CVMX_NPEI_PKT_INT_LEVELS_FUNC()</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_INT_LEVELS_FUNC(<span class="keywordtype">void</span>)
<a name="l00903"></a>00903 {
<a name="l00904"></a>00904     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00905"></a>00905         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_INT_LEVELS not supported on this chip\n&quot;</span>);
<a name="l00906"></a>00906     <span class="keywordflow">return</span> 0x0000000000001100ull;
<a name="l00907"></a>00907 }
<a name="l00908"></a>00908 <span class="preprocessor">#else</span>
<a name="l00909"></a><a class="code" href="cvmx-npei-defs_8h.html#a56ff6ec10a1b1c5bc74f408bfa94cd19">00909</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_INT_LEVELS (0x0000000000001100ull)</span>
<a name="l00910"></a>00910 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_IN_BP CVMX_NPEI_PKT_IN_BP_FUNC()</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_IN_BP_FUNC(<span class="keywordtype">void</span>)
<a name="l00914"></a>00914 {
<a name="l00915"></a>00915     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00916"></a>00916         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_IN_BP not supported on this chip\n&quot;</span>);
<a name="l00917"></a>00917     <span class="keywordflow">return</span> 0x00000000000006B0ull;
<a name="l00918"></a>00918 }
<a name="l00919"></a>00919 <span class="preprocessor">#else</span>
<a name="l00920"></a><a class="code" href="cvmx-npei-defs_8h.html#a02d1c177b5dba98af424b7d4f68b2d2f">00920</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_IN_BP (0x00000000000006B0ull)</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npei-defs_8h.html#aaa1693cad8a65a3593508fd521ecf22c">CVMX_NPEI_PKT_IN_DONEX_CNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00924"></a>00924 {
<a name="l00925"></a>00925     <span class="keywordflow">if</span> (!(
<a name="l00926"></a>00926           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00927"></a>00927           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00928"></a>00928         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_IN_DONEX_CNTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00929"></a>00929     <span class="keywordflow">return</span> 0x0000000000002000ull + ((offset) &amp; 31) * 16;
<a name="l00930"></a>00930 }
<a name="l00931"></a>00931 <span class="preprocessor">#else</span>
<a name="l00932"></a><a class="code" href="cvmx-npei-defs_8h.html#aaa1693cad8a65a3593508fd521ecf22c">00932</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_IN_DONEX_CNTS(offset) (0x0000000000002000ull + ((offset) &amp; 31) * 16)</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_IN_INSTR_COUNTS CVMX_NPEI_PKT_IN_INSTR_COUNTS_FUNC()</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_IN_INSTR_COUNTS_FUNC(<span class="keywordtype">void</span>)
<a name="l00937"></a>00937 {
<a name="l00938"></a>00938     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00939"></a>00939         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_IN_INSTR_COUNTS not supported on this chip\n&quot;</span>);
<a name="l00940"></a>00940     <span class="keywordflow">return</span> 0x00000000000006A0ull;
<a name="l00941"></a>00941 }
<a name="l00942"></a>00942 <span class="preprocessor">#else</span>
<a name="l00943"></a><a class="code" href="cvmx-npei-defs_8h.html#a568e03c90a1390d77703e5af8850a41e">00943</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_IN_INSTR_COUNTS (0x00000000000006A0ull)</span>
<a name="l00944"></a>00944 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_IN_PCIE_PORT CVMX_NPEI_PKT_IN_PCIE_PORT_FUNC()</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_IN_PCIE_PORT_FUNC(<span class="keywordtype">void</span>)
<a name="l00948"></a>00948 {
<a name="l00949"></a>00949     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00950"></a>00950         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_IN_PCIE_PORT not supported on this chip\n&quot;</span>);
<a name="l00951"></a>00951     <span class="keywordflow">return</span> 0x00000000000011A0ull;
<a name="l00952"></a>00952 }
<a name="l00953"></a>00953 <span class="preprocessor">#else</span>
<a name="l00954"></a><a class="code" href="cvmx-npei-defs_8h.html#a33741e2eead9c4cfb61c58bf306f1092">00954</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_IN_PCIE_PORT (0x00000000000011A0ull)</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_IPTR CVMX_NPEI_PKT_IPTR_FUNC()</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_IPTR_FUNC(<span class="keywordtype">void</span>)
<a name="l00959"></a>00959 {
<a name="l00960"></a>00960     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00961"></a>00961         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_IPTR not supported on this chip\n&quot;</span>);
<a name="l00962"></a>00962     <span class="keywordflow">return</span> 0x0000000000001070ull;
<a name="l00963"></a>00963 }
<a name="l00964"></a>00964 <span class="preprocessor">#else</span>
<a name="l00965"></a><a class="code" href="cvmx-npei-defs_8h.html#a89aea00dd8453e3446bb3d2c6ed609af">00965</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_IPTR (0x0000000000001070ull)</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_OUTPUT_WMARK CVMX_NPEI_PKT_OUTPUT_WMARK_FUNC()</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_OUTPUT_WMARK_FUNC(<span class="keywordtype">void</span>)
<a name="l00970"></a>00970 {
<a name="l00971"></a>00971     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00972"></a>00972         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_OUTPUT_WMARK not supported on this chip\n&quot;</span>);
<a name="l00973"></a>00973     <span class="keywordflow">return</span> 0x0000000000001160ull;
<a name="l00974"></a>00974 }
<a name="l00975"></a>00975 <span class="preprocessor">#else</span>
<a name="l00976"></a><a class="code" href="cvmx-npei-defs_8h.html#a44dadcd5ce92a4e99dfe3c3c697533ad">00976</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_OUTPUT_WMARK (0x0000000000001160ull)</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_OUT_BMODE CVMX_NPEI_PKT_OUT_BMODE_FUNC()</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_OUT_BMODE_FUNC(<span class="keywordtype">void</span>)
<a name="l00981"></a>00981 {
<a name="l00982"></a>00982     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00983"></a>00983         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_OUT_BMODE not supported on this chip\n&quot;</span>);
<a name="l00984"></a>00984     <span class="keywordflow">return</span> 0x00000000000010D0ull;
<a name="l00985"></a>00985 }
<a name="l00986"></a>00986 <span class="preprocessor">#else</span>
<a name="l00987"></a><a class="code" href="cvmx-npei-defs_8h.html#a362941b2886154a2400a40c48bb9daf7">00987</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_OUT_BMODE (0x00000000000010D0ull)</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_OUT_ENB CVMX_NPEI_PKT_OUT_ENB_FUNC()</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_OUT_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l00992"></a>00992 {
<a name="l00993"></a>00993     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00994"></a>00994         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_OUT_ENB not supported on this chip\n&quot;</span>);
<a name="l00995"></a>00995     <span class="keywordflow">return</span> 0x0000000000001010ull;
<a name="l00996"></a>00996 }
<a name="l00997"></a>00997 <span class="preprocessor">#else</span>
<a name="l00998"></a><a class="code" href="cvmx-npei-defs_8h.html#aa73f462e1f1933796fc3fb56ec4afcbb">00998</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_OUT_ENB (0x0000000000001010ull)</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_PCIE_PORT CVMX_NPEI_PKT_PCIE_PORT_FUNC()</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_PCIE_PORT_FUNC(<span class="keywordtype">void</span>)
<a name="l01003"></a>01003 {
<a name="l01004"></a>01004     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01005"></a>01005         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_PCIE_PORT not supported on this chip\n&quot;</span>);
<a name="l01006"></a>01006     <span class="keywordflow">return</span> 0x00000000000010E0ull;
<a name="l01007"></a>01007 }
<a name="l01008"></a>01008 <span class="preprocessor">#else</span>
<a name="l01009"></a><a class="code" href="cvmx-npei-defs_8h.html#a11110c20addbdda57eb31eacdf233e50">01009</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_PCIE_PORT (0x00000000000010E0ull)</span>
<a name="l01010"></a>01010 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_PORT_IN_RST CVMX_NPEI_PKT_PORT_IN_RST_FUNC()</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_PORT_IN_RST_FUNC(<span class="keywordtype">void</span>)
<a name="l01014"></a>01014 {
<a name="l01015"></a>01015     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01016"></a>01016         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_PORT_IN_RST not supported on this chip\n&quot;</span>);
<a name="l01017"></a>01017     <span class="keywordflow">return</span> 0x0000000000000690ull;
<a name="l01018"></a>01018 }
<a name="l01019"></a>01019 <span class="preprocessor">#else</span>
<a name="l01020"></a><a class="code" href="cvmx-npei-defs_8h.html#a2957d28d143af48ca18b06357809269e">01020</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_PORT_IN_RST (0x0000000000000690ull)</span>
<a name="l01021"></a>01021 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_SLIST_ES CVMX_NPEI_PKT_SLIST_ES_FUNC()</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_SLIST_ES_FUNC(<span class="keywordtype">void</span>)
<a name="l01025"></a>01025 {
<a name="l01026"></a>01026     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01027"></a>01027         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_SLIST_ES not supported on this chip\n&quot;</span>);
<a name="l01028"></a>01028     <span class="keywordflow">return</span> 0x0000000000001050ull;
<a name="l01029"></a>01029 }
<a name="l01030"></a>01030 <span class="preprocessor">#else</span>
<a name="l01031"></a><a class="code" href="cvmx-npei-defs_8h.html#a5a83263d8b322259e3ad5e4bdc5b027c">01031</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_SLIST_ES (0x0000000000001050ull)</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_SLIST_ID_SIZE CVMX_NPEI_PKT_SLIST_ID_SIZE_FUNC()</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_SLIST_ID_SIZE_FUNC(<span class="keywordtype">void</span>)
<a name="l01036"></a>01036 {
<a name="l01037"></a>01037     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01038"></a>01038         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_SLIST_ID_SIZE not supported on this chip\n&quot;</span>);
<a name="l01039"></a>01039     <span class="keywordflow">return</span> 0x0000000000001180ull;
<a name="l01040"></a>01040 }
<a name="l01041"></a>01041 <span class="preprocessor">#else</span>
<a name="l01042"></a><a class="code" href="cvmx-npei-defs_8h.html#af57c07e3c3f0f2f2c8731a53b7f54e8e">01042</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_SLIST_ID_SIZE (0x0000000000001180ull)</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_SLIST_NS CVMX_NPEI_PKT_SLIST_NS_FUNC()</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_SLIST_NS_FUNC(<span class="keywordtype">void</span>)
<a name="l01047"></a>01047 {
<a name="l01048"></a>01048     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01049"></a>01049         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_SLIST_NS not supported on this chip\n&quot;</span>);
<a name="l01050"></a>01050     <span class="keywordflow">return</span> 0x0000000000001040ull;
<a name="l01051"></a>01051 }
<a name="l01052"></a>01052 <span class="preprocessor">#else</span>
<a name="l01053"></a><a class="code" href="cvmx-npei-defs_8h.html#ab22c5923d3f9e7271bf128c3145637c8">01053</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_SLIST_NS (0x0000000000001040ull)</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_SLIST_ROR CVMX_NPEI_PKT_SLIST_ROR_FUNC()</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_SLIST_ROR_FUNC(<span class="keywordtype">void</span>)
<a name="l01058"></a>01058 {
<a name="l01059"></a>01059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01060"></a>01060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_SLIST_ROR not supported on this chip\n&quot;</span>);
<a name="l01061"></a>01061     <span class="keywordflow">return</span> 0x0000000000001030ull;
<a name="l01062"></a>01062 }
<a name="l01063"></a>01063 <span class="preprocessor">#else</span>
<a name="l01064"></a><a class="code" href="cvmx-npei-defs_8h.html#a66aa9702562deeb5fea10465bc788b3e">01064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_SLIST_ROR (0x0000000000001030ull)</span>
<a name="l01065"></a>01065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_TIME_INT CVMX_NPEI_PKT_TIME_INT_FUNC()</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_TIME_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l01069"></a>01069 {
<a name="l01070"></a>01070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01071"></a>01071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_TIME_INT not supported on this chip\n&quot;</span>);
<a name="l01072"></a>01072     <span class="keywordflow">return</span> 0x0000000000001120ull;
<a name="l01073"></a>01073 }
<a name="l01074"></a>01074 <span class="preprocessor">#else</span>
<a name="l01075"></a><a class="code" href="cvmx-npei-defs_8h.html#a2422bd228d80d4af95e5e4d3af5794ce">01075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_TIME_INT (0x0000000000001120ull)</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_TIME_INT_ENB CVMX_NPEI_PKT_TIME_INT_ENB_FUNC()</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_PKT_TIME_INT_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l01080"></a>01080 {
<a name="l01081"></a>01081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01082"></a>01082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_PKT_TIME_INT_ENB not supported on this chip\n&quot;</span>);
<a name="l01083"></a>01083     <span class="keywordflow">return</span> 0x0000000000001140ull;
<a name="l01084"></a>01084 }
<a name="l01085"></a>01085 <span class="preprocessor">#else</span>
<a name="l01086"></a><a class="code" href="cvmx-npei-defs_8h.html#ae295782647d8faa3f1016dd547141421">01086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_PKT_TIME_INT_ENB (0x0000000000001140ull)</span>
<a name="l01087"></a>01087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_RSL_INT_BLOCKS CVMX_NPEI_RSL_INT_BLOCKS_FUNC()</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_RSL_INT_BLOCKS_FUNC(<span class="keywordtype">void</span>)
<a name="l01091"></a>01091 {
<a name="l01092"></a>01092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01093"></a>01093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_RSL_INT_BLOCKS not supported on this chip\n&quot;</span>);
<a name="l01094"></a>01094     <span class="keywordflow">return</span> 0x0000000000000520ull;
<a name="l01095"></a>01095 }
<a name="l01096"></a>01096 <span class="preprocessor">#else</span>
<a name="l01097"></a><a class="code" href="cvmx-npei-defs_8h.html#add3ea7730705420403b06e2e3b96df3b">01097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_RSL_INT_BLOCKS (0x0000000000000520ull)</span>
<a name="l01098"></a>01098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_SCRATCH_1 CVMX_NPEI_SCRATCH_1_FUNC()</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_SCRATCH_1_FUNC(<span class="keywordtype">void</span>)
<a name="l01102"></a>01102 {
<a name="l01103"></a>01103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01104"></a>01104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_SCRATCH_1 not supported on this chip\n&quot;</span>);
<a name="l01105"></a>01105     <span class="keywordflow">return</span> 0x0000000000000270ull;
<a name="l01106"></a>01106 }
<a name="l01107"></a>01107 <span class="preprocessor">#else</span>
<a name="l01108"></a><a class="code" href="cvmx-npei-defs_8h.html#a9705df18eaba21d6d29fdbc62cd2396b">01108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_SCRATCH_1 (0x0000000000000270ull)</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01111"></a>01111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_STATE1 CVMX_NPEI_STATE1_FUNC()</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_STATE1_FUNC(<span class="keywordtype">void</span>)
<a name="l01113"></a>01113 {
<a name="l01114"></a>01114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01115"></a>01115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_STATE1 not supported on this chip\n&quot;</span>);
<a name="l01116"></a>01116     <span class="keywordflow">return</span> 0x0000000000000620ull;
<a name="l01117"></a>01117 }
<a name="l01118"></a>01118 <span class="preprocessor">#else</span>
<a name="l01119"></a><a class="code" href="cvmx-npei-defs_8h.html#a4e84f4367e50745a0b4a7eea94c7e4ec">01119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_STATE1 (0x0000000000000620ull)</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_STATE2 CVMX_NPEI_STATE2_FUNC()</span>
<a name="l01123"></a>01123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_STATE2_FUNC(<span class="keywordtype">void</span>)
<a name="l01124"></a>01124 {
<a name="l01125"></a>01125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01126"></a>01126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_STATE2 not supported on this chip\n&quot;</span>);
<a name="l01127"></a>01127     <span class="keywordflow">return</span> 0x0000000000000630ull;
<a name="l01128"></a>01128 }
<a name="l01129"></a>01129 <span class="preprocessor">#else</span>
<a name="l01130"></a><a class="code" href="cvmx-npei-defs_8h.html#ad074a7fe4ab9ea76c0d5fe961c6a7239">01130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_STATE2 (0x0000000000000630ull)</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_STATE3 CVMX_NPEI_STATE3_FUNC()</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_STATE3_FUNC(<span class="keywordtype">void</span>)
<a name="l01135"></a>01135 {
<a name="l01136"></a>01136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01137"></a>01137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_STATE3 not supported on this chip\n&quot;</span>);
<a name="l01138"></a>01138     <span class="keywordflow">return</span> 0x0000000000000640ull;
<a name="l01139"></a>01139 }
<a name="l01140"></a>01140 <span class="preprocessor">#else</span>
<a name="l01141"></a><a class="code" href="cvmx-npei-defs_8h.html#a96ced6900f144fa7b5ebc49dc7d241cc">01141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_STATE3 (0x0000000000000640ull)</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WINDOW_CTL CVMX_NPEI_WINDOW_CTL_FUNC()</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_WINDOW_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l01146"></a>01146 {
<a name="l01147"></a>01147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01148"></a>01148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_WINDOW_CTL not supported on this chip\n&quot;</span>);
<a name="l01149"></a>01149     <span class="keywordflow">return</span> 0x0000000000000380ull;
<a name="l01150"></a>01150 }
<a name="l01151"></a>01151 <span class="preprocessor">#else</span>
<a name="l01152"></a><a class="code" href="cvmx-npei-defs_8h.html#a93904e59eafebe512800518c4ea01faf">01152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WINDOW_CTL (0x0000000000000380ull)</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01154"></a>01154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WIN_RD_ADDR CVMX_NPEI_WIN_RD_ADDR_FUNC()</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_WIN_RD_ADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l01157"></a>01157 {
<a name="l01158"></a>01158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01159"></a>01159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_WIN_RD_ADDR not supported on this chip\n&quot;</span>);
<a name="l01160"></a>01160     <span class="keywordflow">return</span> 0x0000000000000210ull;
<a name="l01161"></a>01161 }
<a name="l01162"></a>01162 <span class="preprocessor">#else</span>
<a name="l01163"></a><a class="code" href="cvmx-npei-defs_8h.html#a9347d10be7f0d04e4a539ba8602d4f8a">01163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WIN_RD_ADDR (0x0000000000000210ull)</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01166"></a>01166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WIN_RD_DATA CVMX_NPEI_WIN_RD_DATA_FUNC()</span>
<a name="l01167"></a>01167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_WIN_RD_DATA_FUNC(<span class="keywordtype">void</span>)
<a name="l01168"></a>01168 {
<a name="l01169"></a>01169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01170"></a>01170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_WIN_RD_DATA not supported on this chip\n&quot;</span>);
<a name="l01171"></a>01171     <span class="keywordflow">return</span> 0x0000000000000240ull;
<a name="l01172"></a>01172 }
<a name="l01173"></a>01173 <span class="preprocessor">#else</span>
<a name="l01174"></a><a class="code" href="cvmx-npei-defs_8h.html#a74dbc9f73a27a0cc385699a37b6041a0">01174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WIN_RD_DATA (0x0000000000000240ull)</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WIN_WR_ADDR CVMX_NPEI_WIN_WR_ADDR_FUNC()</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_WIN_WR_ADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l01179"></a>01179 {
<a name="l01180"></a>01180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01181"></a>01181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_WIN_WR_ADDR not supported on this chip\n&quot;</span>);
<a name="l01182"></a>01182     <span class="keywordflow">return</span> 0x0000000000000200ull;
<a name="l01183"></a>01183 }
<a name="l01184"></a>01184 <span class="preprocessor">#else</span>
<a name="l01185"></a><a class="code" href="cvmx-npei-defs_8h.html#aad87f28f45115af0831ed462f7aac73b">01185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WIN_WR_ADDR (0x0000000000000200ull)</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WIN_WR_DATA CVMX_NPEI_WIN_WR_DATA_FUNC()</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_WIN_WR_DATA_FUNC(<span class="keywordtype">void</span>)
<a name="l01190"></a>01190 {
<a name="l01191"></a>01191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01192"></a>01192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_WIN_WR_DATA not supported on this chip\n&quot;</span>);
<a name="l01193"></a>01193     <span class="keywordflow">return</span> 0x0000000000000220ull;
<a name="l01194"></a>01194 }
<a name="l01195"></a>01195 <span class="preprocessor">#else</span>
<a name="l01196"></a><a class="code" href="cvmx-npei-defs_8h.html#af9b5575887b1c6c0d4a46e218ac1f02e">01196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WIN_WR_DATA (0x0000000000000220ull)</span>
<a name="l01197"></a>01197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WIN_WR_MASK CVMX_NPEI_WIN_WR_MASK_FUNC()</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPEI_WIN_WR_MASK_FUNC(<span class="keywordtype">void</span>)
<a name="l01201"></a>01201 {
<a name="l01202"></a>01202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01203"></a>01203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPEI_WIN_WR_MASK not supported on this chip\n&quot;</span>);
<a name="l01204"></a>01204     <span class="keywordflow">return</span> 0x0000000000000230ull;
<a name="l01205"></a>01205 }
<a name="l01206"></a>01206 <span class="preprocessor">#else</span>
<a name="l01207"></a><a class="code" href="cvmx-npei-defs_8h.html#affa11b33e9081de9e406daca3d933ab9">01207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPEI_WIN_WR_MASK (0x0000000000000230ull)</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01210"></a>01210 <span class="comment">/**</span>
<a name="l01211"></a>01211 <span class="comment"> * cvmx_npei_bar1_index#</span>
<a name="l01212"></a>01212 <span class="comment"> *</span>
<a name="l01213"></a>01213 <span class="comment"> * Total Address is 16Kb; 0x0000 - 0x3fff, 0x000 - 0x7fe(Reg, every other 8B)</span>
<a name="l01214"></a>01214 <span class="comment"> *</span>
<a name="l01215"></a>01215 <span class="comment"> * General  5kb; 0x0000 - 0x13ff, 0x000 - 0x27e(Reg-General)</span>
<a name="l01216"></a>01216 <span class="comment"> * PktMem  10Kb; 0x1400 - 0x3bff, 0x280 - 0x77e(Reg-General-Packet)</span>
<a name="l01217"></a>01217 <span class="comment"> * Rsvd     1Kb; 0x3c00 - 0x3fff, 0x780 - 0x7fe(Reg-NCB Only Mode)</span>
<a name="l01218"></a>01218 <span class="comment"> *                                   == NPEI_PKT_CNT_INT_ENB[PORT]</span>
<a name="l01219"></a>01219 <span class="comment"> *                                   == NPEI_PKT_TIME_INT_ENB[PORT]</span>
<a name="l01220"></a>01220 <span class="comment"> *                                   == NPEI_PKT_CNT_INT[PORT]</span>
<a name="l01221"></a>01221 <span class="comment"> *                                   == NPEI_PKT_TIME_INT[PORT]</span>
<a name="l01222"></a>01222 <span class="comment"> *                                   == NPEI_PKT_PCIE_PORT[PP]</span>
<a name="l01223"></a>01223 <span class="comment"> *                                   == NPEI_PKT_SLIST_ROR[ROR]</span>
<a name="l01224"></a>01224 <span class="comment"> *                                   == NPEI_PKT_SLIST_ROR[NSR] ?</span>
<a name="l01225"></a>01225 <span class="comment"> *                                   == NPEI_PKT_SLIST_ES[ES]</span>
<a name="l01226"></a>01226 <span class="comment"> *                                   == NPEI_PKTn_SLIST_BAOFF_DBELL[AOFF]</span>
<a name="l01227"></a>01227 <span class="comment"> *                                   == NPEI_PKTn_SLIST_BAOFF_DBELL[DBELL]</span>
<a name="l01228"></a>01228 <span class="comment"> *                                   == NPEI_PKTn_CNTS[CNT]</span>
<a name="l01229"></a>01229 <span class="comment"> * NPEI_CTL_STATUS[OUTn_ENB]         == NPEI_PKT_OUT_ENB[ENB]</span>
<a name="l01230"></a>01230 <span class="comment"> * NPEI_BASE_ADDRESS_OUTPUTn[BADDR]  == NPEI_PKTn_SLIST_BADDR[ADDR]</span>
<a name="l01231"></a>01231 <span class="comment"> * NPEI_DESC_OUTPUTn[SIZE]           == NPEI_PKTn_SLIST_FIFO_RSIZE[RSIZE]</span>
<a name="l01232"></a>01232 <span class="comment"> * NPEI_Pn_DBPAIR_ADDR[NADDR]        == NPEI_PKTn_SLIST_BADDR[ADDR] + NPEI_PKTn_SLIST_BAOFF_DBELL[AOFF]</span>
<a name="l01233"></a>01233 <span class="comment"> * NPEI_PKT_CREDITSn[PTR_CNT]        == NPEI_PKTn_SLIST_BAOFF_DBELL[DBELL]</span>
<a name="l01234"></a>01234 <span class="comment"> * NPEI_P0_PAIR_CNTS[AVAIL]          == NPEI_PKTn_SLIST_BAOFF_DBELL[DBELL]</span>
<a name="l01235"></a>01235 <span class="comment"> * NPEI_P0_PAIR_CNTS[FCNT]           ==</span>
<a name="l01236"></a>01236 <span class="comment"> * NPEI_PKTS_SENTn[PKT_CNT]          == NPEI_PKTn_CNTS[CNT]</span>
<a name="l01237"></a>01237 <span class="comment"> * NPEI_OUTPUT_CONTROL[Pn_BMODE]     == NPEI_PKT_OUT_BMODE[BMODE]</span>
<a name="l01238"></a>01238 <span class="comment"> * NPEI_PKT_CREDITSn[PKT_CNT]        == NPEI_PKTn_CNTS[CNT]</span>
<a name="l01239"></a>01239 <span class="comment"> * NPEI_BUFF_SIZE_OUTPUTn[BSIZE]     == NPEI_PKT_SLIST_ID_SIZE[BSIZE]</span>
<a name="l01240"></a>01240 <span class="comment"> * NPEI_BUFF_SIZE_OUTPUTn[ISIZE]     == NPEI_PKT_SLIST_ID_SIZE[ISIZE]</span>
<a name="l01241"></a>01241 <span class="comment"> * NPEI_OUTPUT_CONTROL[On_CSRM]      == NPEI_PKT_DPADDR[DPTR] &amp; NPEI_PKT_OUT_USE_IPTR[PORT]</span>
<a name="l01242"></a>01242 <span class="comment"> * NPEI_OUTPUT_CONTROL[On_ES]        == NPEI_PKT_DATA_OUT_ES[ES]</span>
<a name="l01243"></a>01243 <span class="comment"> * NPEI_OUTPUT_CONTROL[On_NS]        == NPEI_PKT_DATA_OUT_NS[NSR] ?</span>
<a name="l01244"></a>01244 <span class="comment"> * NPEI_OUTPUT_CONTROL[On_RO]        == NPEI_PKT_DATA_OUT_ROR[ROR]</span>
<a name="l01245"></a>01245 <span class="comment"> * NPEI_PKTS_SENT_INT_LEVn[PKT_CNT]  == NPEI_PKT_INT_LEVELS[CNT]</span>
<a name="l01246"></a>01246 <span class="comment"> * NPEI_PKTS_SENT_TIMEn[PKT_TIME]    == NPEI_PKT_INT_LEVELS[TIME]</span>
<a name="l01247"></a>01247 <span class="comment"> * NPEI_OUTPUT_CONTROL[IPTR_On]      == NPEI_PKT_IPTR[IPTR]</span>
<a name="l01248"></a>01248 <span class="comment"> * NPEI_PCIE_PORT_OUTPUT[]           == NPEI_PKT_PCIE_PORT[PP]</span>
<a name="l01249"></a>01249 <span class="comment"> *</span>
<a name="l01250"></a>01250 <span class="comment"> *                  NPEI_BAR1_INDEXX = NPEI BAR1 IndexX Register</span>
<a name="l01251"></a>01251 <span class="comment"> *</span>
<a name="l01252"></a>01252 <span class="comment"> * Contains address index and control bits for access to memory ranges of BAR-1. Index is build from supplied address [25:22].</span>
<a name="l01253"></a>01253 <span class="comment"> * NPEI_BAR1_INDEX0 through NPEI_BAR1_INDEX15 is used for transactions orginating with PCIE-PORT0 and NPEI_BAR1_INDEX16</span>
<a name="l01254"></a>01254 <span class="comment"> * through NPEI_BAR1_INDEX31 is used for transactions originating with PCIE-PORT1.</span>
<a name="l01255"></a>01255 <span class="comment"> */</span>
<a name="l01256"></a><a class="code" href="unioncvmx__npei__bar1__indexx.html">01256</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__bar1__indexx.html" title="cvmx_npei_bar1_index#">cvmx_npei_bar1_indexx</a> {
<a name="l01257"></a><a class="code" href="unioncvmx__npei__bar1__indexx.html#a46ef5ff184463a367d8815febc65e143">01257</a>     uint32_t <a class="code" href="unioncvmx__npei__bar1__indexx.html#a46ef5ff184463a367d8815febc65e143">u32</a>;
<a name="l01258"></a><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html">01258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html">cvmx_npei_bar1_indexx_s</a> {
<a name="l01259"></a>01259 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#af863649b9748eae5d7e70c8e9d8f372e">reserved_18_31</a>               : 14;
<a name="l01261"></a>01261     uint32_t <a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#a971489c0d932b544dd22769e70d6c2d4">addr_idx</a>                     : 14; <span class="comment">/**&lt; Address bits [35:22] sent to L2C */</span>
<a name="l01262"></a>01262     uint32_t <a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#a61f4602deeac1010d793f330b5c8398e">ca</a>                           : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when access is not to be cached in L2. */</span>
<a name="l01263"></a>01263     uint32_t <a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#ae52fdcfd993b7e6f160b1170b9711649">end_swp</a>                      : 2;  <span class="comment">/**&lt; Endian Swap Mode */</span>
<a name="l01264"></a>01264     uint32_t <a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#a4196e1858a92c6ea52bd274a5a8e5ecc">addr_v</a>                       : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the selected address range is valid. */</span>
<a name="l01265"></a>01265 <span class="preprocessor">#else</span>
<a name="l01266"></a><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#a4196e1858a92c6ea52bd274a5a8e5ecc">01266</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#a4196e1858a92c6ea52bd274a5a8e5ecc">addr_v</a>                       : 1;
<a name="l01267"></a><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#ae52fdcfd993b7e6f160b1170b9711649">01267</a>     uint32_t <a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#ae52fdcfd993b7e6f160b1170b9711649">end_swp</a>                      : 2;
<a name="l01268"></a><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#a61f4602deeac1010d793f330b5c8398e">01268</a>     uint32_t <a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#a61f4602deeac1010d793f330b5c8398e">ca</a>                           : 1;
<a name="l01269"></a><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#a971489c0d932b544dd22769e70d6c2d4">01269</a>     uint32_t <a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#a971489c0d932b544dd22769e70d6c2d4">addr_idx</a>                     : 14;
<a name="l01270"></a><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#af863649b9748eae5d7e70c8e9d8f372e">01270</a>     uint32_t <a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html#af863649b9748eae5d7e70c8e9d8f372e">reserved_18_31</a>               : 14;
<a name="l01271"></a>01271 <span class="preprocessor">#endif</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__bar1__indexx.html#af0814b61b4275d6518985d110655d28f">s</a>;
<a name="l01273"></a><a class="code" href="unioncvmx__npei__bar1__indexx.html#aab118354d9820d55a770f71fcab30605">01273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html">cvmx_npei_bar1_indexx_s</a>        <a class="code" href="unioncvmx__npei__bar1__indexx.html#aab118354d9820d55a770f71fcab30605">cn52xx</a>;
<a name="l01274"></a><a class="code" href="unioncvmx__npei__bar1__indexx.html#a95cd55eea4a3bee85eef6265bc7b3fbb">01274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html">cvmx_npei_bar1_indexx_s</a>        <a class="code" href="unioncvmx__npei__bar1__indexx.html#a95cd55eea4a3bee85eef6265bc7b3fbb">cn52xxp1</a>;
<a name="l01275"></a><a class="code" href="unioncvmx__npei__bar1__indexx.html#a3079635ecf3012885fd2e73e7dff1f45">01275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html">cvmx_npei_bar1_indexx_s</a>        <a class="code" href="unioncvmx__npei__bar1__indexx.html#a3079635ecf3012885fd2e73e7dff1f45">cn56xx</a>;
<a name="l01276"></a><a class="code" href="unioncvmx__npei__bar1__indexx.html#a1eda86f5bbbdcc941f4a0e7c5b0c8146">01276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bar1__indexx_1_1cvmx__npei__bar1__indexx__s.html">cvmx_npei_bar1_indexx_s</a>        <a class="code" href="unioncvmx__npei__bar1__indexx.html#a1eda86f5bbbdcc941f4a0e7c5b0c8146">cn56xxp1</a>;
<a name="l01277"></a>01277 };
<a name="l01278"></a><a class="code" href="cvmx-npei-defs_8h.html#a54f811dadbf9621314a483a6e6a5cb55">01278</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__bar1__indexx.html" title="cvmx_npei_bar1_index#">cvmx_npei_bar1_indexx</a> <a class="code" href="unioncvmx__npei__bar1__indexx.html" title="cvmx_npei_bar1_index#">cvmx_npei_bar1_indexx_t</a>;
<a name="l01279"></a>01279 <span class="comment"></span>
<a name="l01280"></a>01280 <span class="comment">/**</span>
<a name="l01281"></a>01281 <span class="comment"> * cvmx_npei_bist_status</span>
<a name="l01282"></a>01282 <span class="comment"> *</span>
<a name="l01283"></a>01283 <span class="comment"> * NPEI_BIST_STATUS = NPI&apos;s BIST Status Register</span>
<a name="l01284"></a>01284 <span class="comment"> *</span>
<a name="l01285"></a>01285 <span class="comment"> * Results from BIST runs of NPEI&apos;s memories.</span>
<a name="l01286"></a>01286 <span class="comment"> */</span>
<a name="l01287"></a><a class="code" href="unioncvmx__npei__bist__status.html">01287</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__bist__status.html" title="cvmx_npei_bist_status">cvmx_npei_bist_status</a> {
<a name="l01288"></a><a class="code" href="unioncvmx__npei__bist__status.html#ade6559b390d7a4095c98113175d1270f">01288</a>     uint64_t <a class="code" href="unioncvmx__npei__bist__status.html#ade6559b390d7a4095c98113175d1270f">u64</a>;
<a name="l01289"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html">01289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html">cvmx_npei_bist_status_s</a> {
<a name="l01290"></a>01290 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01291"></a>01291 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a0df67c366f13e429b1e9a37ca7d70b30">pkt_rdf</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT Read FIFO */</span>
<a name="l01292"></a>01292     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a98c1cb31702812d39c08e0f6c90c8a17">reserved_60_62</a>               : 3;
<a name="l01293"></a>01293     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a00978942479de2680c7aba909b3f4bec">pcr_gim</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT Gather Instr MEM */</span>
<a name="l01294"></a>01294     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ae6124c45ad13d92c7ebc8211ea5cad8f">pkt_pif</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT INB FIFO */</span>
<a name="l01295"></a>01295     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ab187f7a756f81327630c454f6ba7ec18">pcsr_int</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT pout_int_bstatus */</span>
<a name="l01296"></a>01296     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aca79474f57a7aa034a533a9e3fb1cc2e">pcsr_im</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT pcsr_instr_mem_bstatus */</span>
<a name="l01297"></a>01297     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a447010a1091f2d223073ac32f388abcd">pcsr_cnt</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT pin_cnt_bstatus */</span>
<a name="l01298"></a>01298     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a154979d370df3db2b3a5214f16a55f8c">pcsr_id</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT pcsr_in_done_bstatus */</span>
<a name="l01299"></a>01299     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ab547481391b0a19c76302011caef4938">pcsr_sl</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT pcsr_slist_bstatus */</span>
<a name="l01300"></a>01300     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac3a6755e17570cc72eac2ee90ff266c6">reserved_50_52</a>               : 3;
<a name="l01301"></a>01301     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7c7a3f1c3b3cf80399b4716dd8b8c906">pkt_ind</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT Instruction Done MEM */</span>
<a name="l01302"></a>01302     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a0063f8564a23eaca14eabb25db0e4f84">pkt_slm</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT SList MEM */</span>
<a name="l01303"></a>01303     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ad62fd99b0284a44ae698873ead52b785">reserved_36_47</a>               : 12;
<a name="l01304"></a>01304     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a231e963f6b0a251194e954f4c1ab0447">d0_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA0 Pcie Store */</span>
<a name="l01305"></a>01305     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a883309d9f6d4de4a599196763d7b2fe1">d1_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA1 Pcie Store */</span>
<a name="l01306"></a>01306     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#af087e9654734b1de27ed9de57b97f0fd">d2_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA2 Pcie Store */</span>
<a name="l01307"></a>01307     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a11e03e348ad8ca17cd1943f0d1373c83">d3_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA3 Pcie Store */</span>
<a name="l01308"></a>01308     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a96ed362aec1199a8484a7c2b2aabfa02">reserved_31_31</a>               : 1;
<a name="l01309"></a>01309     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aac3c8ec63d207725801053ce81e624a9">n2p0_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Cmd */</span>
<a name="l01310"></a>01310     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#af587371e073eea244a1ed1af7dfb1420">n2p0_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Data */</span>
<a name="l01311"></a>01311     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a42648e9808cb9e8d3baaf8971ec928cc">n2p1_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port1 Cmd */</span>
<a name="l01312"></a>01312     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a1a1a681e2dec8fa12c7051e0222fe410">n2p1_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port1 Data */</span>
<a name="l01313"></a>01313     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a1c7b7d86661af843f7db0699b20d9df0">cpl_p0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 0 */</span>
<a name="l01314"></a>01314     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac4dd13d4e352aa31135435c54b260d33">cpl_p1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 1 */</span>
<a name="l01315"></a>01315     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac5e761e882038b9df43f3b808c9c93d1">p2n1_po</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P Order */</span>
<a name="l01316"></a>01316     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a4e48e25c695fe68f3e7514db8d736db6">p2n1_no</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N Order */</span>
<a name="l01317"></a>01317     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a57042b18de9495ca7e27d18642f5a195">p2n1_co</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C Order */</span>
<a name="l01318"></a>01318     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a3e3e15c09d5cfd6dff83cb6ba17b329f">p2n0_po</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P Order */</span>
<a name="l01319"></a>01319     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#af4e1e90bdaa0a8207ced8458650afd4e">p2n0_no</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N Order */</span>
<a name="l01320"></a>01320     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7dd5f2f850b933f20cdcda8f90489103">p2n0_co</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C Order */</span>
<a name="l01321"></a>01321     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ae476a9aa3e5e9d2ba4c1d565e52a6d74">p2n0_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C0 */</span>
<a name="l01322"></a>01322     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac8b55c9e5b226c77eb2b65dda20dfb9e">p2n0_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C1 */</span>
<a name="l01323"></a>01323     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aa8218ed5100f5f347e0adb4c3340cfb8">p2n0_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N */</span>
<a name="l01324"></a>01324     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aee05921fc0b37dd082997c07d31fa742">p2n0_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P0 */</span>
<a name="l01325"></a>01325     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a4b0e5a6042b6cc5d32474b5a27857aa8">p2n0_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P1 */</span>
<a name="l01326"></a>01326     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aad237fe0871d4ea01f2d7716e66b136d">p2n1_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C0 */</span>
<a name="l01327"></a>01327     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a5d040443427ae9e0b715a2fdde80504a">p2n1_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C1 */</span>
<a name="l01328"></a>01328     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8595771e2090161c7508b20c42d2677e">p2n1_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N */</span>
<a name="l01329"></a>01329     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8f224815a11c819b1cc18db3cdd9a5a3">p2n1_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P0 */</span>
<a name="l01330"></a>01330     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a0ca02815717e9d7aa8261d625318cc7e">p2n1_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P1 */</span>
<a name="l01331"></a>01331     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7806523c667d0998a343d89678e68ae9">csm0</a>                         : 1;  <span class="comment">/**&lt; BIST Status for CSM0 */</span>
<a name="l01332"></a>01332     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ace3c45c2a03f2cf264dd76d3bc756fa4">csm1</a>                         : 1;  <span class="comment">/**&lt; BIST Status for CSM1 */</span>
<a name="l01333"></a>01333     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8b6fd9626f3d9976b5d63e8674c1953a">dif0</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01334"></a>01334     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a1484c3570e635f54bce66db23b659bca">dif1</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01335"></a>01335     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7aabc340397d5056b966c38d627b881c">dif2</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01336"></a>01336     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#abf8000088094cd3838add1d1e5484930">dif3</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01337"></a>01337     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8bd1a97cfc5db7144153e799806f07cd">reserved_2_2</a>                 : 1;
<a name="l01338"></a>01338     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a4f4d87f5848a7821c80cb6afabafa7a7">msi</a>                          : 1;  <span class="comment">/**&lt; BIST Status for MSI Memory Map */</span>
<a name="l01339"></a>01339     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#adb30fbfb538aba2055386eb5924545a4">ncb_cmd</a>                      : 1;  <span class="comment">/**&lt; BIST Status for NCB Outbound Commands */</span>
<a name="l01340"></a>01340 <span class="preprocessor">#else</span>
<a name="l01341"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#adb30fbfb538aba2055386eb5924545a4">01341</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#adb30fbfb538aba2055386eb5924545a4">ncb_cmd</a>                      : 1;
<a name="l01342"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a4f4d87f5848a7821c80cb6afabafa7a7">01342</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a4f4d87f5848a7821c80cb6afabafa7a7">msi</a>                          : 1;
<a name="l01343"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8bd1a97cfc5db7144153e799806f07cd">01343</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8bd1a97cfc5db7144153e799806f07cd">reserved_2_2</a>                 : 1;
<a name="l01344"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#abf8000088094cd3838add1d1e5484930">01344</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#abf8000088094cd3838add1d1e5484930">dif3</a>                         : 1;
<a name="l01345"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7aabc340397d5056b966c38d627b881c">01345</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7aabc340397d5056b966c38d627b881c">dif2</a>                         : 1;
<a name="l01346"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a1484c3570e635f54bce66db23b659bca">01346</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a1484c3570e635f54bce66db23b659bca">dif1</a>                         : 1;
<a name="l01347"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8b6fd9626f3d9976b5d63e8674c1953a">01347</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8b6fd9626f3d9976b5d63e8674c1953a">dif0</a>                         : 1;
<a name="l01348"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ace3c45c2a03f2cf264dd76d3bc756fa4">01348</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ace3c45c2a03f2cf264dd76d3bc756fa4">csm1</a>                         : 1;
<a name="l01349"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7806523c667d0998a343d89678e68ae9">01349</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7806523c667d0998a343d89678e68ae9">csm0</a>                         : 1;
<a name="l01350"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a0ca02815717e9d7aa8261d625318cc7e">01350</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a0ca02815717e9d7aa8261d625318cc7e">p2n1_p1</a>                      : 1;
<a name="l01351"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8f224815a11c819b1cc18db3cdd9a5a3">01351</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8f224815a11c819b1cc18db3cdd9a5a3">p2n1_p0</a>                      : 1;
<a name="l01352"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8595771e2090161c7508b20c42d2677e">01352</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a8595771e2090161c7508b20c42d2677e">p2n1_n</a>                       : 1;
<a name="l01353"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a5d040443427ae9e0b715a2fdde80504a">01353</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a5d040443427ae9e0b715a2fdde80504a">p2n1_c1</a>                      : 1;
<a name="l01354"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aad237fe0871d4ea01f2d7716e66b136d">01354</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aad237fe0871d4ea01f2d7716e66b136d">p2n1_c0</a>                      : 1;
<a name="l01355"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a4b0e5a6042b6cc5d32474b5a27857aa8">01355</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a4b0e5a6042b6cc5d32474b5a27857aa8">p2n0_p1</a>                      : 1;
<a name="l01356"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aee05921fc0b37dd082997c07d31fa742">01356</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aee05921fc0b37dd082997c07d31fa742">p2n0_p0</a>                      : 1;
<a name="l01357"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aa8218ed5100f5f347e0adb4c3340cfb8">01357</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aa8218ed5100f5f347e0adb4c3340cfb8">p2n0_n</a>                       : 1;
<a name="l01358"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac8b55c9e5b226c77eb2b65dda20dfb9e">01358</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac8b55c9e5b226c77eb2b65dda20dfb9e">p2n0_c1</a>                      : 1;
<a name="l01359"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ae476a9aa3e5e9d2ba4c1d565e52a6d74">01359</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ae476a9aa3e5e9d2ba4c1d565e52a6d74">p2n0_c0</a>                      : 1;
<a name="l01360"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7dd5f2f850b933f20cdcda8f90489103">01360</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7dd5f2f850b933f20cdcda8f90489103">p2n0_co</a>                      : 1;
<a name="l01361"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#af4e1e90bdaa0a8207ced8458650afd4e">01361</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#af4e1e90bdaa0a8207ced8458650afd4e">p2n0_no</a>                      : 1;
<a name="l01362"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a3e3e15c09d5cfd6dff83cb6ba17b329f">01362</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a3e3e15c09d5cfd6dff83cb6ba17b329f">p2n0_po</a>                      : 1;
<a name="l01363"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a57042b18de9495ca7e27d18642f5a195">01363</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a57042b18de9495ca7e27d18642f5a195">p2n1_co</a>                      : 1;
<a name="l01364"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a4e48e25c695fe68f3e7514db8d736db6">01364</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a4e48e25c695fe68f3e7514db8d736db6">p2n1_no</a>                      : 1;
<a name="l01365"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac5e761e882038b9df43f3b808c9c93d1">01365</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac5e761e882038b9df43f3b808c9c93d1">p2n1_po</a>                      : 1;
<a name="l01366"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac4dd13d4e352aa31135435c54b260d33">01366</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac4dd13d4e352aa31135435c54b260d33">cpl_p1</a>                       : 1;
<a name="l01367"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a1c7b7d86661af843f7db0699b20d9df0">01367</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a1c7b7d86661af843f7db0699b20d9df0">cpl_p0</a>                       : 1;
<a name="l01368"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a1a1a681e2dec8fa12c7051e0222fe410">01368</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a1a1a681e2dec8fa12c7051e0222fe410">n2p1_o</a>                       : 1;
<a name="l01369"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a42648e9808cb9e8d3baaf8971ec928cc">01369</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a42648e9808cb9e8d3baaf8971ec928cc">n2p1_c</a>                       : 1;
<a name="l01370"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#af587371e073eea244a1ed1af7dfb1420">01370</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#af587371e073eea244a1ed1af7dfb1420">n2p0_o</a>                       : 1;
<a name="l01371"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aac3c8ec63d207725801053ce81e624a9">01371</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aac3c8ec63d207725801053ce81e624a9">n2p0_c</a>                       : 1;
<a name="l01372"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a96ed362aec1199a8484a7c2b2aabfa02">01372</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a96ed362aec1199a8484a7c2b2aabfa02">reserved_31_31</a>               : 1;
<a name="l01373"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a11e03e348ad8ca17cd1943f0d1373c83">01373</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a11e03e348ad8ca17cd1943f0d1373c83">d3_pst</a>                       : 1;
<a name="l01374"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#af087e9654734b1de27ed9de57b97f0fd">01374</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#af087e9654734b1de27ed9de57b97f0fd">d2_pst</a>                       : 1;
<a name="l01375"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a883309d9f6d4de4a599196763d7b2fe1">01375</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a883309d9f6d4de4a599196763d7b2fe1">d1_pst</a>                       : 1;
<a name="l01376"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a231e963f6b0a251194e954f4c1ab0447">01376</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a231e963f6b0a251194e954f4c1ab0447">d0_pst</a>                       : 1;
<a name="l01377"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ad62fd99b0284a44ae698873ead52b785">01377</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ad62fd99b0284a44ae698873ead52b785">reserved_36_47</a>               : 12;
<a name="l01378"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a0063f8564a23eaca14eabb25db0e4f84">01378</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a0063f8564a23eaca14eabb25db0e4f84">pkt_slm</a>                      : 1;
<a name="l01379"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7c7a3f1c3b3cf80399b4716dd8b8c906">01379</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a7c7a3f1c3b3cf80399b4716dd8b8c906">pkt_ind</a>                      : 1;
<a name="l01380"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac3a6755e17570cc72eac2ee90ff266c6">01380</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ac3a6755e17570cc72eac2ee90ff266c6">reserved_50_52</a>               : 3;
<a name="l01381"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ab547481391b0a19c76302011caef4938">01381</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ab547481391b0a19c76302011caef4938">pcsr_sl</a>                      : 1;
<a name="l01382"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a154979d370df3db2b3a5214f16a55f8c">01382</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a154979d370df3db2b3a5214f16a55f8c">pcsr_id</a>                      : 1;
<a name="l01383"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a447010a1091f2d223073ac32f388abcd">01383</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a447010a1091f2d223073ac32f388abcd">pcsr_cnt</a>                     : 1;
<a name="l01384"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aca79474f57a7aa034a533a9e3fb1cc2e">01384</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#aca79474f57a7aa034a533a9e3fb1cc2e">pcsr_im</a>                      : 1;
<a name="l01385"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ab187f7a756f81327630c454f6ba7ec18">01385</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ab187f7a756f81327630c454f6ba7ec18">pcsr_int</a>                     : 1;
<a name="l01386"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ae6124c45ad13d92c7ebc8211ea5cad8f">01386</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#ae6124c45ad13d92c7ebc8211ea5cad8f">pkt_pif</a>                      : 1;
<a name="l01387"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a00978942479de2680c7aba909b3f4bec">01387</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a00978942479de2680c7aba909b3f4bec">pcr_gim</a>                      : 1;
<a name="l01388"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a98c1cb31702812d39c08e0f6c90c8a17">01388</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a98c1cb31702812d39c08e0f6c90c8a17">reserved_60_62</a>               : 3;
<a name="l01389"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a0df67c366f13e429b1e9a37ca7d70b30">01389</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__s.html#a0df67c366f13e429b1e9a37ca7d70b30">pkt_rdf</a>                      : 1;
<a name="l01390"></a>01390 <span class="preprocessor">#endif</span>
<a name="l01391"></a>01391 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__bist__status.html#a66382ccc2744e9ffc1d3d095fe841692">s</a>;
<a name="l01392"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html">01392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html">cvmx_npei_bist_status_cn52xx</a> {
<a name="l01393"></a>01393 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a564db5be943a34037e8cfbb771b45999">pkt_rdf</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT Read FIFO */</span>
<a name="l01395"></a>01395     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#abc485bd07dcd54cb589ce54601661e33">reserved_60_62</a>               : 3;
<a name="l01396"></a>01396     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a4cbd5cc1a9b41ed1488f8ff6ba67b27f">pcr_gim</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT Gather Instr MEM */</span>
<a name="l01397"></a>01397     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#adf5a484f9a9971b60a2c08bc591618f5">pkt_pif</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT INB FIFO */</span>
<a name="l01398"></a>01398     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#af65432abc5307a70721a5af70c4a2ebc">pcsr_int</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT OUTB Interrupt MEM */</span>
<a name="l01399"></a>01399     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a61262febea773d3850171de806da0494">pcsr_im</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT CSR Instr MEM */</span>
<a name="l01400"></a>01400     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a8debdba7aefdef12203b442d47426284">pcsr_cnt</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT INB Count MEM */</span>
<a name="l01401"></a>01401     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a61008a611950faa81d6d3ab48ca26201">pcsr_id</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT INB Instr Done MEM */</span>
<a name="l01402"></a>01402     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a31137554d05b64a713a4c37e955924c0">pcsr_sl</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT OUTB SLIST MEM */</span>
<a name="l01403"></a>01403     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aa246bffe9da10712cf4713b5270ad466">pkt_imem</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT OUTB IFIFO */</span>
<a name="l01404"></a>01404     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a1ffae639dab05b150d5f57ea0567f49c">pkt_pfm</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT Front MEM */</span>
<a name="l01405"></a>01405     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#acf826cbeced24ab975d72c448f400723">pkt_pof</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT OUTB FIFO */</span>
<a name="l01406"></a>01406     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a97f8f7799c7b63175ad3ffb23861d197">reserved_48_49</a>               : 2;
<a name="l01407"></a>01407     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad1be692e46f3459252a28180fb794546">pkt_pop0</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT OUTB Slist0 */</span>
<a name="l01408"></a>01408     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a7754bd3d2b0da54d280684f311a5d226">pkt_pop1</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT OUTB Slist1 */</span>
<a name="l01409"></a>01409     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a6ee54496f175706830923d27e896c9a8">d0_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA MEM 0 */</span>
<a name="l01410"></a>01410     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a7493b515ff53a44f356d8eeb4bd981be">d1_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA MEM 1 */</span>
<a name="l01411"></a>01411     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a4bfd3eb7a8878d7b6cad43cc9f584e59">d2_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA MEM 2 */</span>
<a name="l01412"></a>01412     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#af89e813c963695025d15023346d4a88d">d3_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA MEM 3 */</span>
<a name="l01413"></a>01413     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad3134a08973a1aa2c0250a6c040de1b1">d4_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA MEM 4 */</span>
<a name="l01414"></a>01414     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aa7508a64d6566a6b7ae7915ad41f132d">ds_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA  Memory */</span>
<a name="l01415"></a>01415     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a9742aa985d2884cb735353815e822098">reserved_36_39</a>               : 4;
<a name="l01416"></a>01416     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ab1adfd7a7dac6f8993720e59b9dcd17c">d0_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA0 Pcie Store */</span>
<a name="l01417"></a>01417     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a681559a46359fed1d62b0c036021703f">d1_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA1 Pcie Store */</span>
<a name="l01418"></a>01418     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#afb9cb07fe0c1fa0640c7902ac484e096">d2_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA2 Pcie Store */</span>
<a name="l01419"></a>01419     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aeb473094dc909cbd57f5f3e2add7382e">d3_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA3 Pcie Store */</span>
<a name="l01420"></a>01420     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3884a80efa8b98e945251cd6c9e9986a">d4_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA4 Pcie Store */</span>
<a name="l01421"></a>01421     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a366024cca6899e08cd81ae9b98dce74a">n2p0_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Cmd */</span>
<a name="l01422"></a>01422     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3cbde243b81e1609e4a33b846a9cc8d4">n2p0_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Data */</span>
<a name="l01423"></a>01423     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#adb909c0532f6e618b6c37bd303f9a50a">n2p1_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port1 Cmd */</span>
<a name="l01424"></a>01424     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad6409f1199235927a5182719e2841d5f">n2p1_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port1 Data */</span>
<a name="l01425"></a>01425     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a302ec86210d6beebb74968e70ddfae3c">cpl_p0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 0 */</span>
<a name="l01426"></a>01426     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a475aca9434cb2a8a6221691a4e28f8df">cpl_p1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 1 */</span>
<a name="l01427"></a>01427     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3d0384bccb36e2024b3ba0daa7625bbd">p2n1_po</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P Order */</span>
<a name="l01428"></a>01428     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ade57d8f218e1f4cfe71c4986e9b746fe">p2n1_no</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N Order */</span>
<a name="l01429"></a>01429     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aa1463062be969c5f6b97c5cdbc20432b">p2n1_co</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C Order */</span>
<a name="l01430"></a>01430     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a1dd5ec0d8698929f7bf22cb0fdee3931">p2n0_po</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P Order */</span>
<a name="l01431"></a>01431     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a5e14d1c920aff8d73f82b8d82126b89e">p2n0_no</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N Order */</span>
<a name="l01432"></a>01432     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad78b2ec0c18b58490dd4bd84f525c67b">p2n0_co</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C Order */</span>
<a name="l01433"></a>01433     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a1c73824aa8f54eeaf85b40a67a84af2b">p2n0_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C0 */</span>
<a name="l01434"></a>01434     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a9245100305f4b1fbfb5472a6b2e7e606">p2n0_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C1 */</span>
<a name="l01435"></a>01435     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3d54a0bae0a89721ce20d3b6e8d7d0ac">p2n0_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N */</span>
<a name="l01436"></a>01436     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a6da7e21ede3c4b66ec8fd687e7a7a210">p2n0_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P0 */</span>
<a name="l01437"></a>01437     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aec722ee09e58f2a8345bb2f6a468f64b">p2n0_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P1 */</span>
<a name="l01438"></a>01438     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad12490c192e56596c84f0e238aa8b87a">p2n1_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C0 */</span>
<a name="l01439"></a>01439     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#abc586feb09a645079997cdb19729c3a5">p2n1_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C1 */</span>
<a name="l01440"></a>01440     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a4ad49d4dcb68b564b34c12e19bf53411">p2n1_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N */</span>
<a name="l01441"></a>01441     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ae9455eb5a1925c8b3a3e10fe6174b919">p2n1_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P0 */</span>
<a name="l01442"></a>01442     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#af7885a9cbd087a079298c2a6669f83b0">p2n1_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P1 */</span>
<a name="l01443"></a>01443     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a44f8276e555a32cf9610896da9c7e650">csm0</a>                         : 1;  <span class="comment">/**&lt; BIST Status for CSM0 */</span>
<a name="l01444"></a>01444     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3bd5569593544a8fa3643dddb1b4d527">csm1</a>                         : 1;  <span class="comment">/**&lt; BIST Status for CSM1 */</span>
<a name="l01445"></a>01445     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ab0e035161c3dc7ad1087ea6cc8f8477a">dif0</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01446"></a>01446     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad38e7aa26b2b5c190e2cb538b0a76ca3">dif1</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01447"></a>01447     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad67c2850aec01b86543896485039dfca">dif2</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01448"></a>01448     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad609f334c4b01da17213114b522cf4c5">dif3</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01449"></a>01449     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aabd132ab0807e6e1bb8e161852877656">dif4</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01450"></a>01450     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad17ee7d4d21bf5349e2b93b72f9e29f3">msi</a>                          : 1;  <span class="comment">/**&lt; BIST Status for MSI Memory Map */</span>
<a name="l01451"></a>01451     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ae6657bd36f33347ef6c27c290ee5e736">ncb_cmd</a>                      : 1;  <span class="comment">/**&lt; BIST Status for NCB Outbound Commands */</span>
<a name="l01452"></a>01452 <span class="preprocessor">#else</span>
<a name="l01453"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ae6657bd36f33347ef6c27c290ee5e736">01453</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ae6657bd36f33347ef6c27c290ee5e736">ncb_cmd</a>                      : 1;
<a name="l01454"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad17ee7d4d21bf5349e2b93b72f9e29f3">01454</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad17ee7d4d21bf5349e2b93b72f9e29f3">msi</a>                          : 1;
<a name="l01455"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aabd132ab0807e6e1bb8e161852877656">01455</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aabd132ab0807e6e1bb8e161852877656">dif4</a>                         : 1;
<a name="l01456"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad609f334c4b01da17213114b522cf4c5">01456</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad609f334c4b01da17213114b522cf4c5">dif3</a>                         : 1;
<a name="l01457"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad67c2850aec01b86543896485039dfca">01457</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad67c2850aec01b86543896485039dfca">dif2</a>                         : 1;
<a name="l01458"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad38e7aa26b2b5c190e2cb538b0a76ca3">01458</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad38e7aa26b2b5c190e2cb538b0a76ca3">dif1</a>                         : 1;
<a name="l01459"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ab0e035161c3dc7ad1087ea6cc8f8477a">01459</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ab0e035161c3dc7ad1087ea6cc8f8477a">dif0</a>                         : 1;
<a name="l01460"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3bd5569593544a8fa3643dddb1b4d527">01460</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3bd5569593544a8fa3643dddb1b4d527">csm1</a>                         : 1;
<a name="l01461"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a44f8276e555a32cf9610896da9c7e650">01461</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a44f8276e555a32cf9610896da9c7e650">csm0</a>                         : 1;
<a name="l01462"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#af7885a9cbd087a079298c2a6669f83b0">01462</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#af7885a9cbd087a079298c2a6669f83b0">p2n1_p1</a>                      : 1;
<a name="l01463"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ae9455eb5a1925c8b3a3e10fe6174b919">01463</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ae9455eb5a1925c8b3a3e10fe6174b919">p2n1_p0</a>                      : 1;
<a name="l01464"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a4ad49d4dcb68b564b34c12e19bf53411">01464</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a4ad49d4dcb68b564b34c12e19bf53411">p2n1_n</a>                       : 1;
<a name="l01465"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#abc586feb09a645079997cdb19729c3a5">01465</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#abc586feb09a645079997cdb19729c3a5">p2n1_c1</a>                      : 1;
<a name="l01466"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad12490c192e56596c84f0e238aa8b87a">01466</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad12490c192e56596c84f0e238aa8b87a">p2n1_c0</a>                      : 1;
<a name="l01467"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aec722ee09e58f2a8345bb2f6a468f64b">01467</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aec722ee09e58f2a8345bb2f6a468f64b">p2n0_p1</a>                      : 1;
<a name="l01468"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a6da7e21ede3c4b66ec8fd687e7a7a210">01468</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a6da7e21ede3c4b66ec8fd687e7a7a210">p2n0_p0</a>                      : 1;
<a name="l01469"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3d54a0bae0a89721ce20d3b6e8d7d0ac">01469</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3d54a0bae0a89721ce20d3b6e8d7d0ac">p2n0_n</a>                       : 1;
<a name="l01470"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a9245100305f4b1fbfb5472a6b2e7e606">01470</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a9245100305f4b1fbfb5472a6b2e7e606">p2n0_c1</a>                      : 1;
<a name="l01471"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a1c73824aa8f54eeaf85b40a67a84af2b">01471</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a1c73824aa8f54eeaf85b40a67a84af2b">p2n0_c0</a>                      : 1;
<a name="l01472"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad78b2ec0c18b58490dd4bd84f525c67b">01472</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad78b2ec0c18b58490dd4bd84f525c67b">p2n0_co</a>                      : 1;
<a name="l01473"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a5e14d1c920aff8d73f82b8d82126b89e">01473</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a5e14d1c920aff8d73f82b8d82126b89e">p2n0_no</a>                      : 1;
<a name="l01474"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a1dd5ec0d8698929f7bf22cb0fdee3931">01474</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a1dd5ec0d8698929f7bf22cb0fdee3931">p2n0_po</a>                      : 1;
<a name="l01475"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aa1463062be969c5f6b97c5cdbc20432b">01475</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aa1463062be969c5f6b97c5cdbc20432b">p2n1_co</a>                      : 1;
<a name="l01476"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ade57d8f218e1f4cfe71c4986e9b746fe">01476</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ade57d8f218e1f4cfe71c4986e9b746fe">p2n1_no</a>                      : 1;
<a name="l01477"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3d0384bccb36e2024b3ba0daa7625bbd">01477</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3d0384bccb36e2024b3ba0daa7625bbd">p2n1_po</a>                      : 1;
<a name="l01478"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a475aca9434cb2a8a6221691a4e28f8df">01478</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a475aca9434cb2a8a6221691a4e28f8df">cpl_p1</a>                       : 1;
<a name="l01479"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a302ec86210d6beebb74968e70ddfae3c">01479</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a302ec86210d6beebb74968e70ddfae3c">cpl_p0</a>                       : 1;
<a name="l01480"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad6409f1199235927a5182719e2841d5f">01480</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad6409f1199235927a5182719e2841d5f">n2p1_o</a>                       : 1;
<a name="l01481"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#adb909c0532f6e618b6c37bd303f9a50a">01481</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#adb909c0532f6e618b6c37bd303f9a50a">n2p1_c</a>                       : 1;
<a name="l01482"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3cbde243b81e1609e4a33b846a9cc8d4">01482</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3cbde243b81e1609e4a33b846a9cc8d4">n2p0_o</a>                       : 1;
<a name="l01483"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a366024cca6899e08cd81ae9b98dce74a">01483</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a366024cca6899e08cd81ae9b98dce74a">n2p0_c</a>                       : 1;
<a name="l01484"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3884a80efa8b98e945251cd6c9e9986a">01484</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a3884a80efa8b98e945251cd6c9e9986a">d4_pst</a>                       : 1;
<a name="l01485"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aeb473094dc909cbd57f5f3e2add7382e">01485</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aeb473094dc909cbd57f5f3e2add7382e">d3_pst</a>                       : 1;
<a name="l01486"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#afb9cb07fe0c1fa0640c7902ac484e096">01486</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#afb9cb07fe0c1fa0640c7902ac484e096">d2_pst</a>                       : 1;
<a name="l01487"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a681559a46359fed1d62b0c036021703f">01487</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a681559a46359fed1d62b0c036021703f">d1_pst</a>                       : 1;
<a name="l01488"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ab1adfd7a7dac6f8993720e59b9dcd17c">01488</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ab1adfd7a7dac6f8993720e59b9dcd17c">d0_pst</a>                       : 1;
<a name="l01489"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a9742aa985d2884cb735353815e822098">01489</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a9742aa985d2884cb735353815e822098">reserved_36_39</a>               : 4;
<a name="l01490"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aa7508a64d6566a6b7ae7915ad41f132d">01490</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aa7508a64d6566a6b7ae7915ad41f132d">ds_mem</a>                       : 1;
<a name="l01491"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad3134a08973a1aa2c0250a6c040de1b1">01491</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad3134a08973a1aa2c0250a6c040de1b1">d4_mem</a>                       : 1;
<a name="l01492"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#af89e813c963695025d15023346d4a88d">01492</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#af89e813c963695025d15023346d4a88d">d3_mem</a>                       : 1;
<a name="l01493"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a4bfd3eb7a8878d7b6cad43cc9f584e59">01493</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a4bfd3eb7a8878d7b6cad43cc9f584e59">d2_mem</a>                       : 1;
<a name="l01494"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a7493b515ff53a44f356d8eeb4bd981be">01494</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a7493b515ff53a44f356d8eeb4bd981be">d1_mem</a>                       : 1;
<a name="l01495"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a6ee54496f175706830923d27e896c9a8">01495</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a6ee54496f175706830923d27e896c9a8">d0_mem</a>                       : 1;
<a name="l01496"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a7754bd3d2b0da54d280684f311a5d226">01496</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a7754bd3d2b0da54d280684f311a5d226">pkt_pop1</a>                     : 1;
<a name="l01497"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad1be692e46f3459252a28180fb794546">01497</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#ad1be692e46f3459252a28180fb794546">pkt_pop0</a>                     : 1;
<a name="l01498"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a97f8f7799c7b63175ad3ffb23861d197">01498</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a97f8f7799c7b63175ad3ffb23861d197">reserved_48_49</a>               : 2;
<a name="l01499"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#acf826cbeced24ab975d72c448f400723">01499</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#acf826cbeced24ab975d72c448f400723">pkt_pof</a>                      : 1;
<a name="l01500"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a1ffae639dab05b150d5f57ea0567f49c">01500</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a1ffae639dab05b150d5f57ea0567f49c">pkt_pfm</a>                      : 1;
<a name="l01501"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aa246bffe9da10712cf4713b5270ad466">01501</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#aa246bffe9da10712cf4713b5270ad466">pkt_imem</a>                     : 1;
<a name="l01502"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a31137554d05b64a713a4c37e955924c0">01502</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a31137554d05b64a713a4c37e955924c0">pcsr_sl</a>                      : 1;
<a name="l01503"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a61008a611950faa81d6d3ab48ca26201">01503</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a61008a611950faa81d6d3ab48ca26201">pcsr_id</a>                      : 1;
<a name="l01504"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a8debdba7aefdef12203b442d47426284">01504</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a8debdba7aefdef12203b442d47426284">pcsr_cnt</a>                     : 1;
<a name="l01505"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a61262febea773d3850171de806da0494">01505</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a61262febea773d3850171de806da0494">pcsr_im</a>                      : 1;
<a name="l01506"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#af65432abc5307a70721a5af70c4a2ebc">01506</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#af65432abc5307a70721a5af70c4a2ebc">pcsr_int</a>                     : 1;
<a name="l01507"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#adf5a484f9a9971b60a2c08bc591618f5">01507</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#adf5a484f9a9971b60a2c08bc591618f5">pkt_pif</a>                      : 1;
<a name="l01508"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a4cbd5cc1a9b41ed1488f8ff6ba67b27f">01508</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a4cbd5cc1a9b41ed1488f8ff6ba67b27f">pcr_gim</a>                      : 1;
<a name="l01509"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#abc485bd07dcd54cb589ce54601661e33">01509</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#abc485bd07dcd54cb589ce54601661e33">reserved_60_62</a>               : 3;
<a name="l01510"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a564db5be943a34037e8cfbb771b45999">01510</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html#a564db5be943a34037e8cfbb771b45999">pkt_rdf</a>                      : 1;
<a name="l01511"></a>01511 <span class="preprocessor">#endif</span>
<a name="l01512"></a>01512 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__bist__status.html#a60fcf9b1f475ab125eacdddd8de0a184">cn52xx</a>;
<a name="l01513"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html">01513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html">cvmx_npei_bist_status_cn52xxp1</a> {
<a name="l01514"></a>01514 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01515"></a>01515 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a6f7ca210e9bc092caf3d64f79cf6474e">reserved_46_63</a>               : 18;
<a name="l01516"></a>01516     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ac531fcc3fcdd4f738aa134ff5db31cd9">d0_mem0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA0 Memory */</span>
<a name="l01517"></a>01517     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a66ac953a4d45160d1c3c929a5ef63ad3">d1_mem1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA1 Memory */</span>
<a name="l01518"></a>01518     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a09919f9a9b7bfd2899c3ef22926e6489">d2_mem2</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA2 Memory */</span>
<a name="l01519"></a>01519     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a4f65346082399d2a7f190f0e22a98786">d3_mem3</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA3 Memory */</span>
<a name="l01520"></a>01520     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a41fd959869e6a811e0e57ea2d3e0a581">dr0_mem</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA0 Store */</span>
<a name="l01521"></a>01521     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a0cae392908cfed87a9429bbe740b2304">d0_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA0 Memory */</span>
<a name="l01522"></a>01522     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a3208943204e8660b748e5d68067b902a">d1_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA1 Memory */</span>
<a name="l01523"></a>01523     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a9d46d902ba35934313b4ac0c8a6a20f4">d2_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA2 Memory */</span>
<a name="l01524"></a>01524     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a5a548a28664095bdfd10c8fb06d53482">d3_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA3 Memory */</span>
<a name="l01525"></a>01525     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a2f4e7db4b295a39741a17f3d9ca7191d">dr1_mem</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA1 Store */</span>
<a name="l01526"></a>01526     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab6b92e4341243e450352317dc4ea47f2">d0_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA0 Pcie Store */</span>
<a name="l01527"></a>01527     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a8031bd56dc8218d5d3612d5e28423259">d1_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA1 Pcie Store */</span>
<a name="l01528"></a>01528     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#afcaac5fba0c11746e368b091ce4aa8d2">d2_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA2 Pcie Store */</span>
<a name="l01529"></a>01529     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab97f187e60a608d16632b6408d61d330">d3_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA3 Pcie Store */</span>
<a name="l01530"></a>01530     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a2b8afde947ed2e420eb73ecedeb5426d">dr2_mem</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA2 Store */</span>
<a name="l01531"></a>01531     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aa5616394c00c60c45a8df8c57a2b47eb">n2p0_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Cmd */</span>
<a name="l01532"></a>01532     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a728172f89056520b63f068335404fea2">n2p0_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Data */</span>
<a name="l01533"></a>01533     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a15eaa6306dfbd4abf34b300278243ad8">n2p1_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port1 Cmd */</span>
<a name="l01534"></a>01534     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a0899109ee7260d707412c44bfdfff793">n2p1_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port1 Data */</span>
<a name="l01535"></a>01535     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adfd91f2fe2ce77e9c38bc329dd9a46ce">cpl_p0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 0 */</span>
<a name="l01536"></a>01536     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ae4a91fba6161d7f200b132e733b18811">cpl_p1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 1 */</span>
<a name="l01537"></a>01537     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a9a5f1b41544bf7cfcfe55efb19ba61f0">p2n1_po</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P Order */</span>
<a name="l01538"></a>01538     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#af215621f8473e514a7116a6081762d38">p2n1_no</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N Order */</span>
<a name="l01539"></a>01539     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a8dd071d1dff447cb515e85bd9dafb718">p2n1_co</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C Order */</span>
<a name="l01540"></a>01540     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a7fffe01c478ccd27635fb1ec6c45ec34">p2n0_po</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P Order */</span>
<a name="l01541"></a>01541     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aa44a48565b8c093aad478901052f836d">p2n0_no</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N Order */</span>
<a name="l01542"></a>01542     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a171b1deaefe51e55d177d8c7158d6b0a">p2n0_co</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C Order */</span>
<a name="l01543"></a>01543     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adf2e421e5615ad4b3cba5cde68bfc9b7">p2n0_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C0 */</span>
<a name="l01544"></a>01544     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aaef3327b907d4af9e0a21f1a499d1e5f">p2n0_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C1 */</span>
<a name="l01545"></a>01545     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a4142220342980ab8d131b72525ac129b">p2n0_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N */</span>
<a name="l01546"></a>01546     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a1946896caf29df51c43e22fb8aa710a9">p2n0_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P0 */</span>
<a name="l01547"></a>01547     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aed6e00c330fa0f212c7058f3a9620daf">p2n0_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P1 */</span>
<a name="l01548"></a>01548     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#af6007666ff67b7f0020ffde573d48e15">p2n1_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C0 */</span>
<a name="l01549"></a>01549     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a3801f9492e3d8ec8bc50e5c6d4e62da0">p2n1_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C1 */</span>
<a name="l01550"></a>01550     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#af5bd6c32f1ddbba243e14dc4c38ef2f1">p2n1_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N */</span>
<a name="l01551"></a>01551     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ac3528e07aae09a49848c683296090aa5">p2n1_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P0 */</span>
<a name="l01552"></a>01552     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab289b039c796fa673939a864d98e14d3">p2n1_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P1 */</span>
<a name="l01553"></a>01553     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a2ae8c3450ac5455615a0c71c2f94def6">csm0</a>                         : 1;  <span class="comment">/**&lt; BIST Status for CSM0 */</span>
<a name="l01554"></a>01554     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adab4df1e36e15b975b0876d9139ab361">csm1</a>                         : 1;  <span class="comment">/**&lt; BIST Status for CSM1 */</span>
<a name="l01555"></a>01555     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a5866c0c5474bc1ded2fc723a1212594a">dif0</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01556"></a>01556     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a25e5b8e58f70a0ea3c5ee23456a5e161">dif1</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01557"></a>01557     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adfbaef294667ddd7c6908b3f3ca35e4e">dif2</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01558"></a>01558     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab9c81af057409208734be10e657f7ee3">dif3</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01559"></a>01559     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#abb255accba6c78577614c0c03d7f2527">dr3_mem</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA3 Store */</span>
<a name="l01560"></a>01560     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aea1287bff793b3cee7f525becbe9c42e">msi</a>                          : 1;  <span class="comment">/**&lt; BIST Status for MSI Memory Map */</span>
<a name="l01561"></a>01561     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a3605ca470b2802e9a238d5317dd86d55">ncb_cmd</a>                      : 1;  <span class="comment">/**&lt; BIST Status for NCB Outbound Commands */</span>
<a name="l01562"></a>01562 <span class="preprocessor">#else</span>
<a name="l01563"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a3605ca470b2802e9a238d5317dd86d55">01563</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a3605ca470b2802e9a238d5317dd86d55">ncb_cmd</a>                      : 1;
<a name="l01564"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aea1287bff793b3cee7f525becbe9c42e">01564</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aea1287bff793b3cee7f525becbe9c42e">msi</a>                          : 1;
<a name="l01565"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#abb255accba6c78577614c0c03d7f2527">01565</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#abb255accba6c78577614c0c03d7f2527">dr3_mem</a>                      : 1;
<a name="l01566"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab9c81af057409208734be10e657f7ee3">01566</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab9c81af057409208734be10e657f7ee3">dif3</a>                         : 1;
<a name="l01567"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adfbaef294667ddd7c6908b3f3ca35e4e">01567</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adfbaef294667ddd7c6908b3f3ca35e4e">dif2</a>                         : 1;
<a name="l01568"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a25e5b8e58f70a0ea3c5ee23456a5e161">01568</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a25e5b8e58f70a0ea3c5ee23456a5e161">dif1</a>                         : 1;
<a name="l01569"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a5866c0c5474bc1ded2fc723a1212594a">01569</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a5866c0c5474bc1ded2fc723a1212594a">dif0</a>                         : 1;
<a name="l01570"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adab4df1e36e15b975b0876d9139ab361">01570</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adab4df1e36e15b975b0876d9139ab361">csm1</a>                         : 1;
<a name="l01571"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a2ae8c3450ac5455615a0c71c2f94def6">01571</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a2ae8c3450ac5455615a0c71c2f94def6">csm0</a>                         : 1;
<a name="l01572"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab289b039c796fa673939a864d98e14d3">01572</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab289b039c796fa673939a864d98e14d3">p2n1_p1</a>                      : 1;
<a name="l01573"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ac3528e07aae09a49848c683296090aa5">01573</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ac3528e07aae09a49848c683296090aa5">p2n1_p0</a>                      : 1;
<a name="l01574"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#af5bd6c32f1ddbba243e14dc4c38ef2f1">01574</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#af5bd6c32f1ddbba243e14dc4c38ef2f1">p2n1_n</a>                       : 1;
<a name="l01575"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a3801f9492e3d8ec8bc50e5c6d4e62da0">01575</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a3801f9492e3d8ec8bc50e5c6d4e62da0">p2n1_c1</a>                      : 1;
<a name="l01576"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#af6007666ff67b7f0020ffde573d48e15">01576</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#af6007666ff67b7f0020ffde573d48e15">p2n1_c0</a>                      : 1;
<a name="l01577"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aed6e00c330fa0f212c7058f3a9620daf">01577</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aed6e00c330fa0f212c7058f3a9620daf">p2n0_p1</a>                      : 1;
<a name="l01578"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a1946896caf29df51c43e22fb8aa710a9">01578</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a1946896caf29df51c43e22fb8aa710a9">p2n0_p0</a>                      : 1;
<a name="l01579"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a4142220342980ab8d131b72525ac129b">01579</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a4142220342980ab8d131b72525ac129b">p2n0_n</a>                       : 1;
<a name="l01580"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aaef3327b907d4af9e0a21f1a499d1e5f">01580</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aaef3327b907d4af9e0a21f1a499d1e5f">p2n0_c1</a>                      : 1;
<a name="l01581"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adf2e421e5615ad4b3cba5cde68bfc9b7">01581</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adf2e421e5615ad4b3cba5cde68bfc9b7">p2n0_c0</a>                      : 1;
<a name="l01582"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a171b1deaefe51e55d177d8c7158d6b0a">01582</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a171b1deaefe51e55d177d8c7158d6b0a">p2n0_co</a>                      : 1;
<a name="l01583"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aa44a48565b8c093aad478901052f836d">01583</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aa44a48565b8c093aad478901052f836d">p2n0_no</a>                      : 1;
<a name="l01584"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a7fffe01c478ccd27635fb1ec6c45ec34">01584</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a7fffe01c478ccd27635fb1ec6c45ec34">p2n0_po</a>                      : 1;
<a name="l01585"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a8dd071d1dff447cb515e85bd9dafb718">01585</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a8dd071d1dff447cb515e85bd9dafb718">p2n1_co</a>                      : 1;
<a name="l01586"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#af215621f8473e514a7116a6081762d38">01586</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#af215621f8473e514a7116a6081762d38">p2n1_no</a>                      : 1;
<a name="l01587"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a9a5f1b41544bf7cfcfe55efb19ba61f0">01587</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a9a5f1b41544bf7cfcfe55efb19ba61f0">p2n1_po</a>                      : 1;
<a name="l01588"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ae4a91fba6161d7f200b132e733b18811">01588</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ae4a91fba6161d7f200b132e733b18811">cpl_p1</a>                       : 1;
<a name="l01589"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adfd91f2fe2ce77e9c38bc329dd9a46ce">01589</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#adfd91f2fe2ce77e9c38bc329dd9a46ce">cpl_p0</a>                       : 1;
<a name="l01590"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a0899109ee7260d707412c44bfdfff793">01590</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a0899109ee7260d707412c44bfdfff793">n2p1_o</a>                       : 1;
<a name="l01591"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a15eaa6306dfbd4abf34b300278243ad8">01591</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a15eaa6306dfbd4abf34b300278243ad8">n2p1_c</a>                       : 1;
<a name="l01592"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a728172f89056520b63f068335404fea2">01592</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a728172f89056520b63f068335404fea2">n2p0_o</a>                       : 1;
<a name="l01593"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aa5616394c00c60c45a8df8c57a2b47eb">01593</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#aa5616394c00c60c45a8df8c57a2b47eb">n2p0_c</a>                       : 1;
<a name="l01594"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a2b8afde947ed2e420eb73ecedeb5426d">01594</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a2b8afde947ed2e420eb73ecedeb5426d">dr2_mem</a>                      : 1;
<a name="l01595"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab97f187e60a608d16632b6408d61d330">01595</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab97f187e60a608d16632b6408d61d330">d3_pst</a>                       : 1;
<a name="l01596"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#afcaac5fba0c11746e368b091ce4aa8d2">01596</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#afcaac5fba0c11746e368b091ce4aa8d2">d2_pst</a>                       : 1;
<a name="l01597"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a8031bd56dc8218d5d3612d5e28423259">01597</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a8031bd56dc8218d5d3612d5e28423259">d1_pst</a>                       : 1;
<a name="l01598"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab6b92e4341243e450352317dc4ea47f2">01598</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ab6b92e4341243e450352317dc4ea47f2">d0_pst</a>                       : 1;
<a name="l01599"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a2f4e7db4b295a39741a17f3d9ca7191d">01599</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a2f4e7db4b295a39741a17f3d9ca7191d">dr1_mem</a>                      : 1;
<a name="l01600"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a5a548a28664095bdfd10c8fb06d53482">01600</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a5a548a28664095bdfd10c8fb06d53482">d3_mem</a>                       : 1;
<a name="l01601"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a9d46d902ba35934313b4ac0c8a6a20f4">01601</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a9d46d902ba35934313b4ac0c8a6a20f4">d2_mem</a>                       : 1;
<a name="l01602"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a3208943204e8660b748e5d68067b902a">01602</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a3208943204e8660b748e5d68067b902a">d1_mem</a>                       : 1;
<a name="l01603"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a0cae392908cfed87a9429bbe740b2304">01603</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a0cae392908cfed87a9429bbe740b2304">d0_mem</a>                       : 1;
<a name="l01604"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a41fd959869e6a811e0e57ea2d3e0a581">01604</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a41fd959869e6a811e0e57ea2d3e0a581">dr0_mem</a>                      : 1;
<a name="l01605"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a4f65346082399d2a7f190f0e22a98786">01605</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a4f65346082399d2a7f190f0e22a98786">d3_mem3</a>                      : 1;
<a name="l01606"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a09919f9a9b7bfd2899c3ef22926e6489">01606</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a09919f9a9b7bfd2899c3ef22926e6489">d2_mem2</a>                      : 1;
<a name="l01607"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a66ac953a4d45160d1c3c929a5ef63ad3">01607</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a66ac953a4d45160d1c3c929a5ef63ad3">d1_mem1</a>                      : 1;
<a name="l01608"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ac531fcc3fcdd4f738aa134ff5db31cd9">01608</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#ac531fcc3fcdd4f738aa134ff5db31cd9">d0_mem0</a>                      : 1;
<a name="l01609"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a6f7ca210e9bc092caf3d64f79cf6474e">01609</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xxp1.html#a6f7ca210e9bc092caf3d64f79cf6474e">reserved_46_63</a>               : 18;
<a name="l01610"></a>01610 <span class="preprocessor">#endif</span>
<a name="l01611"></a>01611 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__bist__status.html#a5f27a248468184c62eea0d933194c322">cn52xxp1</a>;
<a name="l01612"></a><a class="code" href="unioncvmx__npei__bist__status.html#a57698c8728e4b18cd33e8c6ced7322be">01612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn52xx.html">cvmx_npei_bist_status_cn52xx</a>   <a class="code" href="unioncvmx__npei__bist__status.html#a57698c8728e4b18cd33e8c6ced7322be">cn56xx</a>;
<a name="l01613"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html">01613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html">cvmx_npei_bist_status_cn56xxp1</a> {
<a name="l01614"></a>01614 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01615"></a>01615 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a00cc13418b835aa12d202b07565eacfa">reserved_58_63</a>               : 6;
<a name="l01616"></a>01616     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac35c306340682da9286df85b6ec998bb">pcsr_int</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT pout_int_bstatus */</span>
<a name="l01617"></a>01617     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac6f61d5b184c2feb6fbc5712d140b0f5">pcsr_im</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT pcsr_instr_mem_bstatus */</span>
<a name="l01618"></a>01618     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aa96aba2683141535b4c47be1348e42d5">pcsr_cnt</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT pin_cnt_bstatus */</span>
<a name="l01619"></a>01619     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a4facb8d667c5e762edb10de7fc61ab4b">pcsr_id</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT pcsr_in_done_bstatus */</span>
<a name="l01620"></a>01620     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a2c0908fcabcbaec864fe8bc6aafb10ab">pcsr_sl</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT pcsr_slist_bstatus */</span>
<a name="l01621"></a>01621     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a834d571d69a0156a42112825233757ab">pkt_pout</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT OUT Count MEM */</span>
<a name="l01622"></a>01622     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac2bfa3c9c1a6bfef3fc517ff290f117a">pkt_imem</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT Instruction MEM */</span>
<a name="l01623"></a>01623     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a64d513da76a0a02504184aed5095f29a">pkt_cntm</a>                     : 1;  <span class="comment">/**&lt; BIST Status for PKT Count MEM */</span>
<a name="l01624"></a>01624     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#accef097d8f4ee3a21730de4f87b9bcc5">pkt_ind</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT Instruction Done MEM */</span>
<a name="l01625"></a>01625     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a994c9eb390a8ff0243c3e1762042233e">pkt_slm</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT SList MEM */</span>
<a name="l01626"></a>01626     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a9c1828c3e05f32f664ace1f68330d3df">pkt_odf</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT Output Data FIFO */</span>
<a name="l01627"></a>01627     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a3d756443e5bb3515801870fe8bd1bde4">pkt_oif</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT Output INFO FIFO */</span>
<a name="l01628"></a>01628     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a8727b84304766dba41507296febb7d39">pkt_out</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT Output FIFO */</span>
<a name="l01629"></a>01629     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a87c63e219359f237b209550fee29eee9">pkt_i0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for PKT Instr0 */</span>
<a name="l01630"></a>01630     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a2a888202f2496234a4612678960c465c">pkt_i1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for PKT Instr1 */</span>
<a name="l01631"></a>01631     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a7b92c814b4a6d082008e46d28f9a6645">pkt_s0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for PKT Slist0 */</span>
<a name="l01632"></a>01632     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aed44d18950ded7b52e56069f6e9de14f">pkt_s1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for PKT Slist1 */</span>
<a name="l01633"></a>01633     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a400fd15f8b4280d44cf5689c35cf53e2">d0_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA0 Memory */</span>
<a name="l01634"></a>01634     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0aa7b19418cb2f5604f801606727b73f">d1_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA1 Memory */</span>
<a name="l01635"></a>01635     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a24cc9a668aa38d643ffb10439277ade9">d2_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA2 Memory */</span>
<a name="l01636"></a>01636     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a21d4a9bb53a59e6391a57c1de37f3e33">d3_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA3 Memory */</span>
<a name="l01637"></a>01637     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a978759099af0f6f882b6d926b4bfb94c">d4_mem</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA4 Memory */</span>
<a name="l01638"></a>01638     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a901ed871607afc539d0e6868bad6c590">d0_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA0 Pcie Store */</span>
<a name="l01639"></a>01639     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0c80334726add671fa1e198e682e26f6">d1_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA1 Pcie Store */</span>
<a name="l01640"></a>01640     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ab7f3371b4a869aa1c5d898892a42f526">d2_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA2 Pcie Store */</span>
<a name="l01641"></a>01641     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a8dceee4d28557fe5c68f0d0eadf17f72">d3_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA3 Pcie Store */</span>
<a name="l01642"></a>01642     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a17937a96364cc9acfaab2b31b26a0000">d4_pst</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA4 Pcie Store */</span>
<a name="l01643"></a>01643     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a5ce6b845c99ad5de9504f22a08d169a0">n2p0_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Cmd */</span>
<a name="l01644"></a>01644     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aa36921db761cbe8882ce6d53d2a96040">n2p0_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Data */</span>
<a name="l01645"></a>01645     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a643dff4abff4259f9b0e3767a94f18c7">n2p1_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port1 Cmd */</span>
<a name="l01646"></a>01646     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ab2a84d505fa72bf67da2c19a6f45cdfa">n2p1_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port1 Data */</span>
<a name="l01647"></a>01647     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a8d1be4870344644dff81fdd43c100f00">cpl_p0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 0 */</span>
<a name="l01648"></a>01648     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a776651defcf7cdd55f530ba704d6aaea">cpl_p1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 1 */</span>
<a name="l01649"></a>01649     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a6ef3d648a6ff74f716637030b2329d92">p2n1_po</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P Order */</span>
<a name="l01650"></a>01650     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a94a99f7bf16ef32b3d0a830d9cf21740">p2n1_no</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N Order */</span>
<a name="l01651"></a>01651     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0e144e2f47efcb8370ca02f7ceede142">p2n1_co</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C Order */</span>
<a name="l01652"></a>01652     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a61809f8531931bd6191db0ceb94dcb34">p2n0_po</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P Order */</span>
<a name="l01653"></a>01653     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a5969c6781008a4b9b8ff2ea918e630fe">p2n0_no</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N Order */</span>
<a name="l01654"></a>01654     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a9818acf046093efa313af2b05f697f7f">p2n0_co</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C Order */</span>
<a name="l01655"></a>01655     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a97998f991743fcceadbdf5ba27040a1a">p2n0_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C0 */</span>
<a name="l01656"></a>01656     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a733ab676df461f27443c6dc7cf3440be">p2n0_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C1 */</span>
<a name="l01657"></a>01657     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a126b3764de979f51398c8295a4466820">p2n0_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N */</span>
<a name="l01658"></a>01658     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac99ace3205026395689904ef0f164e60">p2n0_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P0 */</span>
<a name="l01659"></a>01659     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a04da87fd59edbb264d8325544babf0bd">p2n0_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P1 */</span>
<a name="l01660"></a>01660     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a6ed61185a4462aff98269aee25bd1f0a">p2n1_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C0 */</span>
<a name="l01661"></a>01661     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a216757e0a6059c452359adda97bf6c9e">p2n1_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C1 */</span>
<a name="l01662"></a>01662     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a984480364cf81ca4db9155be43fdf37c">p2n1_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N */</span>
<a name="l01663"></a>01663     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aadc1d89a1fdb41879f6dbb57a76d54bd">p2n1_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P0 */</span>
<a name="l01664"></a>01664     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a66713c983096adffb7cec1422b627c96">p2n1_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P1 */</span>
<a name="l01665"></a>01665     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#afd19a8b095a92c59a73a6f77e572d734">csm0</a>                         : 1;  <span class="comment">/**&lt; BIST Status for CSM0 */</span>
<a name="l01666"></a>01666     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a00f27696d5224fdb3257f49070cb6afd">csm1</a>                         : 1;  <span class="comment">/**&lt; BIST Status for CSM1 */</span>
<a name="l01667"></a>01667     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0c98ff9094256e4d688db41aeaf64d26">dif0</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01668"></a>01668     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac895fc001e0a547c15be6bba28d0a5e3">dif1</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01669"></a>01669     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ace0f6a0fac4c962dbfe8778649df35f0">dif2</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01670"></a>01670     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a88d554dc5bbc7af427e122a650db8405">dif3</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01671"></a>01671     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ad5c7e4478e13a07daf81213d6e2aa385">dif4</a>                         : 1;  <span class="comment">/**&lt; BIST Status for DMA Instr0 */</span>
<a name="l01672"></a>01672     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac2961b7b99f2cbf8ab2417c92f981afa">msi</a>                          : 1;  <span class="comment">/**&lt; BIST Status for MSI Memory Map */</span>
<a name="l01673"></a>01673     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a3ae72461adddfffe3ef5b58581751a3a">ncb_cmd</a>                      : 1;  <span class="comment">/**&lt; BIST Status for NCB Outbound Commands */</span>
<a name="l01674"></a>01674 <span class="preprocessor">#else</span>
<a name="l01675"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a3ae72461adddfffe3ef5b58581751a3a">01675</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a3ae72461adddfffe3ef5b58581751a3a">ncb_cmd</a>                      : 1;
<a name="l01676"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac2961b7b99f2cbf8ab2417c92f981afa">01676</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac2961b7b99f2cbf8ab2417c92f981afa">msi</a>                          : 1;
<a name="l01677"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ad5c7e4478e13a07daf81213d6e2aa385">01677</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ad5c7e4478e13a07daf81213d6e2aa385">dif4</a>                         : 1;
<a name="l01678"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a88d554dc5bbc7af427e122a650db8405">01678</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a88d554dc5bbc7af427e122a650db8405">dif3</a>                         : 1;
<a name="l01679"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ace0f6a0fac4c962dbfe8778649df35f0">01679</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ace0f6a0fac4c962dbfe8778649df35f0">dif2</a>                         : 1;
<a name="l01680"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac895fc001e0a547c15be6bba28d0a5e3">01680</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac895fc001e0a547c15be6bba28d0a5e3">dif1</a>                         : 1;
<a name="l01681"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0c98ff9094256e4d688db41aeaf64d26">01681</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0c98ff9094256e4d688db41aeaf64d26">dif0</a>                         : 1;
<a name="l01682"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a00f27696d5224fdb3257f49070cb6afd">01682</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a00f27696d5224fdb3257f49070cb6afd">csm1</a>                         : 1;
<a name="l01683"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#afd19a8b095a92c59a73a6f77e572d734">01683</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#afd19a8b095a92c59a73a6f77e572d734">csm0</a>                         : 1;
<a name="l01684"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a66713c983096adffb7cec1422b627c96">01684</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a66713c983096adffb7cec1422b627c96">p2n1_p1</a>                      : 1;
<a name="l01685"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aadc1d89a1fdb41879f6dbb57a76d54bd">01685</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aadc1d89a1fdb41879f6dbb57a76d54bd">p2n1_p0</a>                      : 1;
<a name="l01686"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a984480364cf81ca4db9155be43fdf37c">01686</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a984480364cf81ca4db9155be43fdf37c">p2n1_n</a>                       : 1;
<a name="l01687"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a216757e0a6059c452359adda97bf6c9e">01687</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a216757e0a6059c452359adda97bf6c9e">p2n1_c1</a>                      : 1;
<a name="l01688"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a6ed61185a4462aff98269aee25bd1f0a">01688</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a6ed61185a4462aff98269aee25bd1f0a">p2n1_c0</a>                      : 1;
<a name="l01689"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a04da87fd59edbb264d8325544babf0bd">01689</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a04da87fd59edbb264d8325544babf0bd">p2n0_p1</a>                      : 1;
<a name="l01690"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac99ace3205026395689904ef0f164e60">01690</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac99ace3205026395689904ef0f164e60">p2n0_p0</a>                      : 1;
<a name="l01691"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a126b3764de979f51398c8295a4466820">01691</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a126b3764de979f51398c8295a4466820">p2n0_n</a>                       : 1;
<a name="l01692"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a733ab676df461f27443c6dc7cf3440be">01692</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a733ab676df461f27443c6dc7cf3440be">p2n0_c1</a>                      : 1;
<a name="l01693"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a97998f991743fcceadbdf5ba27040a1a">01693</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a97998f991743fcceadbdf5ba27040a1a">p2n0_c0</a>                      : 1;
<a name="l01694"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a9818acf046093efa313af2b05f697f7f">01694</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a9818acf046093efa313af2b05f697f7f">p2n0_co</a>                      : 1;
<a name="l01695"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a5969c6781008a4b9b8ff2ea918e630fe">01695</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a5969c6781008a4b9b8ff2ea918e630fe">p2n0_no</a>                      : 1;
<a name="l01696"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a61809f8531931bd6191db0ceb94dcb34">01696</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a61809f8531931bd6191db0ceb94dcb34">p2n0_po</a>                      : 1;
<a name="l01697"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0e144e2f47efcb8370ca02f7ceede142">01697</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0e144e2f47efcb8370ca02f7ceede142">p2n1_co</a>                      : 1;
<a name="l01698"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a94a99f7bf16ef32b3d0a830d9cf21740">01698</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a94a99f7bf16ef32b3d0a830d9cf21740">p2n1_no</a>                      : 1;
<a name="l01699"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a6ef3d648a6ff74f716637030b2329d92">01699</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a6ef3d648a6ff74f716637030b2329d92">p2n1_po</a>                      : 1;
<a name="l01700"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a776651defcf7cdd55f530ba704d6aaea">01700</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a776651defcf7cdd55f530ba704d6aaea">cpl_p1</a>                       : 1;
<a name="l01701"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a8d1be4870344644dff81fdd43c100f00">01701</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a8d1be4870344644dff81fdd43c100f00">cpl_p0</a>                       : 1;
<a name="l01702"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ab2a84d505fa72bf67da2c19a6f45cdfa">01702</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ab2a84d505fa72bf67da2c19a6f45cdfa">n2p1_o</a>                       : 1;
<a name="l01703"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a643dff4abff4259f9b0e3767a94f18c7">01703</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a643dff4abff4259f9b0e3767a94f18c7">n2p1_c</a>                       : 1;
<a name="l01704"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aa36921db761cbe8882ce6d53d2a96040">01704</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aa36921db761cbe8882ce6d53d2a96040">n2p0_o</a>                       : 1;
<a name="l01705"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a5ce6b845c99ad5de9504f22a08d169a0">01705</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a5ce6b845c99ad5de9504f22a08d169a0">n2p0_c</a>                       : 1;
<a name="l01706"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a17937a96364cc9acfaab2b31b26a0000">01706</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a17937a96364cc9acfaab2b31b26a0000">d4_pst</a>                       : 1;
<a name="l01707"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a8dceee4d28557fe5c68f0d0eadf17f72">01707</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a8dceee4d28557fe5c68f0d0eadf17f72">d3_pst</a>                       : 1;
<a name="l01708"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ab7f3371b4a869aa1c5d898892a42f526">01708</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ab7f3371b4a869aa1c5d898892a42f526">d2_pst</a>                       : 1;
<a name="l01709"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0c80334726add671fa1e198e682e26f6">01709</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0c80334726add671fa1e198e682e26f6">d1_pst</a>                       : 1;
<a name="l01710"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a901ed871607afc539d0e6868bad6c590">01710</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a901ed871607afc539d0e6868bad6c590">d0_pst</a>                       : 1;
<a name="l01711"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a978759099af0f6f882b6d926b4bfb94c">01711</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a978759099af0f6f882b6d926b4bfb94c">d4_mem</a>                       : 1;
<a name="l01712"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a21d4a9bb53a59e6391a57c1de37f3e33">01712</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a21d4a9bb53a59e6391a57c1de37f3e33">d3_mem</a>                       : 1;
<a name="l01713"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a24cc9a668aa38d643ffb10439277ade9">01713</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a24cc9a668aa38d643ffb10439277ade9">d2_mem</a>                       : 1;
<a name="l01714"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0aa7b19418cb2f5604f801606727b73f">01714</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a0aa7b19418cb2f5604f801606727b73f">d1_mem</a>                       : 1;
<a name="l01715"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a400fd15f8b4280d44cf5689c35cf53e2">01715</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a400fd15f8b4280d44cf5689c35cf53e2">d0_mem</a>                       : 1;
<a name="l01716"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aed44d18950ded7b52e56069f6e9de14f">01716</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aed44d18950ded7b52e56069f6e9de14f">pkt_s1</a>                       : 1;
<a name="l01717"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a7b92c814b4a6d082008e46d28f9a6645">01717</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a7b92c814b4a6d082008e46d28f9a6645">pkt_s0</a>                       : 1;
<a name="l01718"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a2a888202f2496234a4612678960c465c">01718</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a2a888202f2496234a4612678960c465c">pkt_i1</a>                       : 1;
<a name="l01719"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a87c63e219359f237b209550fee29eee9">01719</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a87c63e219359f237b209550fee29eee9">pkt_i0</a>                       : 1;
<a name="l01720"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a8727b84304766dba41507296febb7d39">01720</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a8727b84304766dba41507296febb7d39">pkt_out</a>                      : 1;
<a name="l01721"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a3d756443e5bb3515801870fe8bd1bde4">01721</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a3d756443e5bb3515801870fe8bd1bde4">pkt_oif</a>                      : 1;
<a name="l01722"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a9c1828c3e05f32f664ace1f68330d3df">01722</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a9c1828c3e05f32f664ace1f68330d3df">pkt_odf</a>                      : 1;
<a name="l01723"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a994c9eb390a8ff0243c3e1762042233e">01723</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a994c9eb390a8ff0243c3e1762042233e">pkt_slm</a>                      : 1;
<a name="l01724"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#accef097d8f4ee3a21730de4f87b9bcc5">01724</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#accef097d8f4ee3a21730de4f87b9bcc5">pkt_ind</a>                      : 1;
<a name="l01725"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a64d513da76a0a02504184aed5095f29a">01725</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a64d513da76a0a02504184aed5095f29a">pkt_cntm</a>                     : 1;
<a name="l01726"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac2bfa3c9c1a6bfef3fc517ff290f117a">01726</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac2bfa3c9c1a6bfef3fc517ff290f117a">pkt_imem</a>                     : 1;
<a name="l01727"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a834d571d69a0156a42112825233757ab">01727</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a834d571d69a0156a42112825233757ab">pkt_pout</a>                     : 1;
<a name="l01728"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a2c0908fcabcbaec864fe8bc6aafb10ab">01728</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a2c0908fcabcbaec864fe8bc6aafb10ab">pcsr_sl</a>                      : 1;
<a name="l01729"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a4facb8d667c5e762edb10de7fc61ab4b">01729</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a4facb8d667c5e762edb10de7fc61ab4b">pcsr_id</a>                      : 1;
<a name="l01730"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aa96aba2683141535b4c47be1348e42d5">01730</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#aa96aba2683141535b4c47be1348e42d5">pcsr_cnt</a>                     : 1;
<a name="l01731"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac6f61d5b184c2feb6fbc5712d140b0f5">01731</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac6f61d5b184c2feb6fbc5712d140b0f5">pcsr_im</a>                      : 1;
<a name="l01732"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac35c306340682da9286df85b6ec998bb">01732</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#ac35c306340682da9286df85b6ec998bb">pcsr_int</a>                     : 1;
<a name="l01733"></a><a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a00cc13418b835aa12d202b07565eacfa">01733</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status_1_1cvmx__npei__bist__status__cn56xxp1.html#a00cc13418b835aa12d202b07565eacfa">reserved_58_63</a>               : 6;
<a name="l01734"></a>01734 <span class="preprocessor">#endif</span>
<a name="l01735"></a>01735 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__bist__status.html#ac0b2b5d7a4ae92caa2f7edd5a883c9f8">cn56xxp1</a>;
<a name="l01736"></a>01736 };
<a name="l01737"></a><a class="code" href="cvmx-npei-defs_8h.html#ad341f26ebda080362b21c0383e8dcca7">01737</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__bist__status.html" title="cvmx_npei_bist_status">cvmx_npei_bist_status</a> <a class="code" href="unioncvmx__npei__bist__status.html" title="cvmx_npei_bist_status">cvmx_npei_bist_status_t</a>;
<a name="l01738"></a>01738 <span class="comment"></span>
<a name="l01739"></a>01739 <span class="comment">/**</span>
<a name="l01740"></a>01740 <span class="comment"> * cvmx_npei_bist_status2</span>
<a name="l01741"></a>01741 <span class="comment"> *</span>
<a name="l01742"></a>01742 <span class="comment"> * NPEI_BIST_STATUS2 = NPI&apos;s BIST Status Register2</span>
<a name="l01743"></a>01743 <span class="comment"> *</span>
<a name="l01744"></a>01744 <span class="comment"> * Results from BIST runs of NPEI&apos;s memories.</span>
<a name="l01745"></a>01745 <span class="comment"> */</span>
<a name="l01746"></a><a class="code" href="unioncvmx__npei__bist__status2.html">01746</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__bist__status2.html" title="cvmx_npei_bist_status2">cvmx_npei_bist_status2</a> {
<a name="l01747"></a><a class="code" href="unioncvmx__npei__bist__status2.html#af3fde1d5404bc0eaa0f028022ab73e5a">01747</a>     uint64_t <a class="code" href="unioncvmx__npei__bist__status2.html#af3fde1d5404bc0eaa0f028022ab73e5a">u64</a>;
<a name="l01748"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html">01748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html">cvmx_npei_bist_status2_s</a> {
<a name="l01749"></a>01749 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#aff1d2aa6bfa3f5d3f756b80efef2edd9">reserved_14_63</a>               : 50;
<a name="l01751"></a>01751     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a3ec625b6f147efa00edea45d69ebc699">prd_tag</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA PCIE RD Tag MEM */</span>
<a name="l01752"></a>01752     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a68e822ff94286dfc7c2afadc4c619629">prd_st0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA PCIE RD state MEM 0 */</span>
<a name="l01753"></a>01753     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a18bf339fc9136a5497ab8625ce99a6fb">prd_st1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA PCIE RD state MEM 1 */</span>
<a name="l01754"></a>01754     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a5d0977c81ce8bae14912a3837cd4c01c">prd_err</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA PCIE RD ERR state MEM */</span>
<a name="l01755"></a>01755     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a0414b79eecc18dc8ee2611722163f1de">nrd_st</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA L2C RD state MEM */</span>
<a name="l01756"></a>01756     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a45c4ce5d4c1720ef6cdd0daa6fcd9096">nwe_st</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DMA L2C WR state MEM */</span>
<a name="l01757"></a>01757     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#ab36a0fdbb18f34f98d4692dc73a3e078">nwe_wr0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA L2C WR MEM 0 */</span>
<a name="l01758"></a>01758     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#acbf0ffe8e93f4cc040e4b28fee04a25a">nwe_wr1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for DMA L2C WR MEM 1 */</span>
<a name="l01759"></a>01759     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#aa9b4fdba10fbf2c7a377bace4d9b6235">pkt_rd</a>                       : 1;  <span class="comment">/**&lt; BIST Status for Inbound PKT MEM */</span>
<a name="l01760"></a>01760     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#ae2e13a0fe9168ce053abba8a9ccd4af3">psc_p0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for PSC TLP 0 MEM */</span>
<a name="l01761"></a>01761     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a4bf5551ab06c6ce5cd34c37ac57840ba">psc_p1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for PSC TLP 1 MEM */</span>
<a name="l01762"></a>01762     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a9d4f12ad7579694c9bd8ddcad2c066ea">pkt_gd</a>                       : 1;  <span class="comment">/**&lt; BIST Status for PKT OUTB Gather Data FIFO */</span>
<a name="l01763"></a>01763     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a8d9fe9a3a5729a66f0dd3967505bcfa9">pkt_gl</a>                       : 1;  <span class="comment">/**&lt; BIST Status for PKT_OUTB Gather List FIFO */</span>
<a name="l01764"></a>01764     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#ab36c2d70934dea48dbd7aa92c201ed74">pkt_blk</a>                      : 1;  <span class="comment">/**&lt; BIST Status for PKT OUTB Blocked FIFO */</span>
<a name="l01765"></a>01765 <span class="preprocessor">#else</span>
<a name="l01766"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#ab36c2d70934dea48dbd7aa92c201ed74">01766</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#ab36c2d70934dea48dbd7aa92c201ed74">pkt_blk</a>                      : 1;
<a name="l01767"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a8d9fe9a3a5729a66f0dd3967505bcfa9">01767</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a8d9fe9a3a5729a66f0dd3967505bcfa9">pkt_gl</a>                       : 1;
<a name="l01768"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a9d4f12ad7579694c9bd8ddcad2c066ea">01768</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a9d4f12ad7579694c9bd8ddcad2c066ea">pkt_gd</a>                       : 1;
<a name="l01769"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a4bf5551ab06c6ce5cd34c37ac57840ba">01769</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a4bf5551ab06c6ce5cd34c37ac57840ba">psc_p1</a>                       : 1;
<a name="l01770"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#ae2e13a0fe9168ce053abba8a9ccd4af3">01770</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#ae2e13a0fe9168ce053abba8a9ccd4af3">psc_p0</a>                       : 1;
<a name="l01771"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#aa9b4fdba10fbf2c7a377bace4d9b6235">01771</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#aa9b4fdba10fbf2c7a377bace4d9b6235">pkt_rd</a>                       : 1;
<a name="l01772"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#acbf0ffe8e93f4cc040e4b28fee04a25a">01772</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#acbf0ffe8e93f4cc040e4b28fee04a25a">nwe_wr1</a>                      : 1;
<a name="l01773"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#ab36a0fdbb18f34f98d4692dc73a3e078">01773</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#ab36a0fdbb18f34f98d4692dc73a3e078">nwe_wr0</a>                      : 1;
<a name="l01774"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a45c4ce5d4c1720ef6cdd0daa6fcd9096">01774</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a45c4ce5d4c1720ef6cdd0daa6fcd9096">nwe_st</a>                       : 1;
<a name="l01775"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a0414b79eecc18dc8ee2611722163f1de">01775</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a0414b79eecc18dc8ee2611722163f1de">nrd_st</a>                       : 1;
<a name="l01776"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a5d0977c81ce8bae14912a3837cd4c01c">01776</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a5d0977c81ce8bae14912a3837cd4c01c">prd_err</a>                      : 1;
<a name="l01777"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a18bf339fc9136a5497ab8625ce99a6fb">01777</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a18bf339fc9136a5497ab8625ce99a6fb">prd_st1</a>                      : 1;
<a name="l01778"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a68e822ff94286dfc7c2afadc4c619629">01778</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a68e822ff94286dfc7c2afadc4c619629">prd_st0</a>                      : 1;
<a name="l01779"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a3ec625b6f147efa00edea45d69ebc699">01779</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#a3ec625b6f147efa00edea45d69ebc699">prd_tag</a>                      : 1;
<a name="l01780"></a><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#aff1d2aa6bfa3f5d3f756b80efef2edd9">01780</a>     uint64_t <a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html#aff1d2aa6bfa3f5d3f756b80efef2edd9">reserved_14_63</a>               : 50;
<a name="l01781"></a>01781 <span class="preprocessor">#endif</span>
<a name="l01782"></a>01782 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__bist__status2.html#af60a2368eec68b8d1426ca538f007805">s</a>;
<a name="l01783"></a><a class="code" href="unioncvmx__npei__bist__status2.html#a93629676b5d08562553a0944ad904846">01783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html">cvmx_npei_bist_status2_s</a>       <a class="code" href="unioncvmx__npei__bist__status2.html#a93629676b5d08562553a0944ad904846">cn52xx</a>;
<a name="l01784"></a><a class="code" href="unioncvmx__npei__bist__status2.html#abbae4091255997407a3b32ea7b0fb469">01784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__bist__status2_1_1cvmx__npei__bist__status2__s.html">cvmx_npei_bist_status2_s</a>       <a class="code" href="unioncvmx__npei__bist__status2.html#abbae4091255997407a3b32ea7b0fb469">cn56xx</a>;
<a name="l01785"></a>01785 };
<a name="l01786"></a><a class="code" href="cvmx-npei-defs_8h.html#a218ef1fcc14a1b9d110006724b7b77a7">01786</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__bist__status2.html" title="cvmx_npei_bist_status2">cvmx_npei_bist_status2</a> <a class="code" href="unioncvmx__npei__bist__status2.html" title="cvmx_npei_bist_status2">cvmx_npei_bist_status2_t</a>;
<a name="l01787"></a>01787 <span class="comment"></span>
<a name="l01788"></a>01788 <span class="comment">/**</span>
<a name="l01789"></a>01789 <span class="comment"> * cvmx_npei_ctl_port0</span>
<a name="l01790"></a>01790 <span class="comment"> *</span>
<a name="l01791"></a>01791 <span class="comment"> * NPEI_CTL_PORT0 = NPEI&apos;s Control Port 0</span>
<a name="l01792"></a>01792 <span class="comment"> *</span>
<a name="l01793"></a>01793 <span class="comment"> * Contains control for access for Port0</span>
<a name="l01794"></a>01794 <span class="comment"> */</span>
<a name="l01795"></a><a class="code" href="unioncvmx__npei__ctl__port0.html">01795</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__ctl__port0.html" title="cvmx_npei_ctl_port0">cvmx_npei_ctl_port0</a> {
<a name="l01796"></a><a class="code" href="unioncvmx__npei__ctl__port0.html#af6fd84aa16f7123ed5b356c36f9c686b">01796</a>     uint64_t <a class="code" href="unioncvmx__npei__ctl__port0.html#af6fd84aa16f7123ed5b356c36f9c686b">u64</a>;
<a name="l01797"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html">01797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html">cvmx_npei_ctl_port0_s</a> {
<a name="l01798"></a>01798 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#aff06c642b5de3012b6859d75af490733">reserved_21_63</a>               : 43;
<a name="l01800"></a>01800     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a6e9841726c0d1dcc07c8bb3b350f01da">waitl_com</a>                    : 1;  <span class="comment">/**&lt; When set &apos;1&apos; casues the NPI to wait for a commit</span>
<a name="l01801"></a>01801 <span class="comment">                                                         from the L2C before sending additional completions</span>
<a name="l01802"></a>01802 <span class="comment">                                                         to the L2C from the PCIe.</span>
<a name="l01803"></a>01803 <span class="comment">                                                         Set this for more conservative behavior. Clear</span>
<a name="l01804"></a>01804 <span class="comment">                                                         this for more aggressive, higher-performance</span>
<a name="l01805"></a>01805 <span class="comment">                                                         behavior */</span>
<a name="l01806"></a>01806     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a9d02e1799d2e804d12bbed68d772c5f2">intd</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intd wire asserted. Before mapping. */</span>
<a name="l01807"></a>01807     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a1e8790cc1eb5cda57fe7cb818a9622ce">intc</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intc wire asserted. Before mapping. */</span>
<a name="l01808"></a>01808     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#adf2fc8c622b7ad39defe3e8e668b1c78">intb</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intb wire asserted. Before mapping. */</span>
<a name="l01809"></a>01809     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#abcf0809149504b242abc346a14695d1f">inta</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Inta wire asserted. Before mapping. */</span>
<a name="l01810"></a>01810     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a636b205dd9188abd4e4a5a1057e319e3">intd_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTD to INTA(00), INTB(01), INTC(10) or</span>
<a name="l01811"></a>01811 <span class="comment">                                                         INTD (11). */</span>
<a name="l01812"></a>01812     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#adeb5b10966a3e8dbe85a259482f5b4aa">intc_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTC to INTA(00), INTB(01), INTC(10) or</span>
<a name="l01813"></a>01813 <span class="comment">                                                         INTD (11). */</span>
<a name="l01814"></a>01814     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a9ec94af0648c4bce1a27bc613fd7550f">intb_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTB to INTA(00), INTB(01), INTC(10) or</span>
<a name="l01815"></a>01815 <span class="comment">                                                         INTD (11). */</span>
<a name="l01816"></a>01816     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#ad8fffe7d8201b1b97e7c81b61c461b64">inta_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTA to INTA(00), INTB(01), INTC(10) or</span>
<a name="l01817"></a>01817 <span class="comment">                                                         INTD (11). */</span>
<a name="l01818"></a>01818     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#af383dbfad43cc6b779270163c8b799c5">ctlp_ro</a>                      : 1;  <span class="comment">/**&lt; Relaxed ordering enable for Completion TLPS. */</span>
<a name="l01819"></a>01819     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a472a160d30d5363ffa834d0371cf4336">reserved_6_6</a>                 : 1;
<a name="l01820"></a>01820     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a6f9990fcf8fe5ea6692532a24bb2e135">ptlp_ro</a>                      : 1;  <span class="comment">/**&lt; Relaxed ordering enable for Posted TLPS. */</span>
<a name="l01821"></a>01821     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a920f01eff7e68ea2826f6c9c91bfa5ed">bar2_enb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; BAR2 is enable and will respond when</span>
<a name="l01822"></a>01822 <span class="comment">                                                         clear &apos;0&apos; BAR2 access will cause UR responses. */</span>
<a name="l01823"></a>01823     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a8b0c50805b4fe29288270c5100b3320a">bar2_esx</a>                     : 2;  <span class="comment">/**&lt; Value will be XORed with pci-address[37:36] to</span>
<a name="l01824"></a>01824 <span class="comment">                                                         determine the endian swap mode. */</span>
<a name="l01825"></a>01825     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a146334238951706f1ac3de01af2cfc92">bar2_cax</a>                     : 1;  <span class="comment">/**&lt; Value will be XORed with pcie-address[38] to</span>
<a name="l01826"></a>01826 <span class="comment">                                                         determine the L2 cache attribute.</span>
<a name="l01827"></a>01827 <span class="comment">                                                         Not cached in L2 if XOR result is 1 */</span>
<a name="l01828"></a>01828     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#aba092f359b16dfcbd19056c7b02b85e3">wait_com</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; casues the NPI to wait for a commit</span>
<a name="l01829"></a>01829 <span class="comment">                                                         from the L2C before sending additional stores to</span>
<a name="l01830"></a>01830 <span class="comment">                                                         the L2C from the PCIe.</span>
<a name="l01831"></a>01831 <span class="comment">                                                         Most applications will not notice a difference, so</span>
<a name="l01832"></a>01832 <span class="comment">                                                         should not set this bit. Setting the bit is more</span>
<a name="l01833"></a>01833 <span class="comment">                                                         conservative on ordering, lower performance */</span>
<a name="l01834"></a>01834 <span class="preprocessor">#else</span>
<a name="l01835"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#aba092f359b16dfcbd19056c7b02b85e3">01835</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#aba092f359b16dfcbd19056c7b02b85e3">wait_com</a>                     : 1;
<a name="l01836"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a146334238951706f1ac3de01af2cfc92">01836</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a146334238951706f1ac3de01af2cfc92">bar2_cax</a>                     : 1;
<a name="l01837"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a8b0c50805b4fe29288270c5100b3320a">01837</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a8b0c50805b4fe29288270c5100b3320a">bar2_esx</a>                     : 2;
<a name="l01838"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a920f01eff7e68ea2826f6c9c91bfa5ed">01838</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a920f01eff7e68ea2826f6c9c91bfa5ed">bar2_enb</a>                     : 1;
<a name="l01839"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a6f9990fcf8fe5ea6692532a24bb2e135">01839</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a6f9990fcf8fe5ea6692532a24bb2e135">ptlp_ro</a>                      : 1;
<a name="l01840"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a472a160d30d5363ffa834d0371cf4336">01840</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a472a160d30d5363ffa834d0371cf4336">reserved_6_6</a>                 : 1;
<a name="l01841"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#af383dbfad43cc6b779270163c8b799c5">01841</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#af383dbfad43cc6b779270163c8b799c5">ctlp_ro</a>                      : 1;
<a name="l01842"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#ad8fffe7d8201b1b97e7c81b61c461b64">01842</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#ad8fffe7d8201b1b97e7c81b61c461b64">inta_map</a>                     : 2;
<a name="l01843"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a9ec94af0648c4bce1a27bc613fd7550f">01843</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a9ec94af0648c4bce1a27bc613fd7550f">intb_map</a>                     : 2;
<a name="l01844"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#adeb5b10966a3e8dbe85a259482f5b4aa">01844</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#adeb5b10966a3e8dbe85a259482f5b4aa">intc_map</a>                     : 2;
<a name="l01845"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a636b205dd9188abd4e4a5a1057e319e3">01845</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a636b205dd9188abd4e4a5a1057e319e3">intd_map</a>                     : 2;
<a name="l01846"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#abcf0809149504b242abc346a14695d1f">01846</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#abcf0809149504b242abc346a14695d1f">inta</a>                         : 1;
<a name="l01847"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#adf2fc8c622b7ad39defe3e8e668b1c78">01847</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#adf2fc8c622b7ad39defe3e8e668b1c78">intb</a>                         : 1;
<a name="l01848"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a1e8790cc1eb5cda57fe7cb818a9622ce">01848</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a1e8790cc1eb5cda57fe7cb818a9622ce">intc</a>                         : 1;
<a name="l01849"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a9d02e1799d2e804d12bbed68d772c5f2">01849</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a9d02e1799d2e804d12bbed68d772c5f2">intd</a>                         : 1;
<a name="l01850"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a6e9841726c0d1dcc07c8bb3b350f01da">01850</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#a6e9841726c0d1dcc07c8bb3b350f01da">waitl_com</a>                    : 1;
<a name="l01851"></a><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#aff06c642b5de3012b6859d75af490733">01851</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html#aff06c642b5de3012b6859d75af490733">reserved_21_63</a>               : 43;
<a name="l01852"></a>01852 <span class="preprocessor">#endif</span>
<a name="l01853"></a>01853 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__ctl__port0.html#a29b4f084a580d090173c97cd62ae177d">s</a>;
<a name="l01854"></a><a class="code" href="unioncvmx__npei__ctl__port0.html#aabd7c81cffc3e9bcff6db1b49c80cf05">01854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html">cvmx_npei_ctl_port0_s</a>          <a class="code" href="unioncvmx__npei__ctl__port0.html#aabd7c81cffc3e9bcff6db1b49c80cf05">cn52xx</a>;
<a name="l01855"></a><a class="code" href="unioncvmx__npei__ctl__port0.html#a4938375a52b233d15cfa517ea0de67b8">01855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html">cvmx_npei_ctl_port0_s</a>          <a class="code" href="unioncvmx__npei__ctl__port0.html#a4938375a52b233d15cfa517ea0de67b8">cn52xxp1</a>;
<a name="l01856"></a><a class="code" href="unioncvmx__npei__ctl__port0.html#a27e5461c948da6edb7f18f93fcabf07c">01856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html">cvmx_npei_ctl_port0_s</a>          <a class="code" href="unioncvmx__npei__ctl__port0.html#a27e5461c948da6edb7f18f93fcabf07c">cn56xx</a>;
<a name="l01857"></a><a class="code" href="unioncvmx__npei__ctl__port0.html#a7b0b8c6a11c5cf3aff33341b05dee396">01857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__port0_1_1cvmx__npei__ctl__port0__s.html">cvmx_npei_ctl_port0_s</a>          <a class="code" href="unioncvmx__npei__ctl__port0.html#a7b0b8c6a11c5cf3aff33341b05dee396">cn56xxp1</a>;
<a name="l01858"></a>01858 };
<a name="l01859"></a><a class="code" href="cvmx-npei-defs_8h.html#a3f2cbb59ea6eb994e737ca1a9dda166b">01859</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__ctl__port0.html" title="cvmx_npei_ctl_port0">cvmx_npei_ctl_port0</a> <a class="code" href="unioncvmx__npei__ctl__port0.html" title="cvmx_npei_ctl_port0">cvmx_npei_ctl_port0_t</a>;
<a name="l01860"></a>01860 <span class="comment"></span>
<a name="l01861"></a>01861 <span class="comment">/**</span>
<a name="l01862"></a>01862 <span class="comment"> * cvmx_npei_ctl_port1</span>
<a name="l01863"></a>01863 <span class="comment"> *</span>
<a name="l01864"></a>01864 <span class="comment"> * NPEI_CTL_PORT1 = NPEI&apos;s Control Port1</span>
<a name="l01865"></a>01865 <span class="comment"> *</span>
<a name="l01866"></a>01866 <span class="comment"> * Contains control for access for Port1</span>
<a name="l01867"></a>01867 <span class="comment"> */</span>
<a name="l01868"></a><a class="code" href="unioncvmx__npei__ctl__port1.html">01868</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__ctl__port1.html" title="cvmx_npei_ctl_port1">cvmx_npei_ctl_port1</a> {
<a name="l01869"></a><a class="code" href="unioncvmx__npei__ctl__port1.html#a9e6ed3b453ddc7c502e3ecc403d7693a">01869</a>     uint64_t <a class="code" href="unioncvmx__npei__ctl__port1.html#a9e6ed3b453ddc7c502e3ecc403d7693a">u64</a>;
<a name="l01870"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html">01870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html">cvmx_npei_ctl_port1_s</a> {
<a name="l01871"></a>01871 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01872"></a>01872 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a8c6549c8f20d6266d381e13916023fb9">reserved_21_63</a>               : 43;
<a name="l01873"></a>01873     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a2d5890b59825ff16757a4ef5cadaa568">waitl_com</a>                    : 1;  <span class="comment">/**&lt; When set &apos;1&apos; casues the NPI to wait for a commit</span>
<a name="l01874"></a>01874 <span class="comment">                                                         from the L2C before sending additional completions</span>
<a name="l01875"></a>01875 <span class="comment">                                                         to the L2C from the PCIe.</span>
<a name="l01876"></a>01876 <span class="comment">                                                         Set this for more conservative behavior. Clear</span>
<a name="l01877"></a>01877 <span class="comment">                                                         this for more aggressive, higher-performance */</span>
<a name="l01878"></a>01878     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a9d40d36106217611268ae5a64131e124">intd</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intd wire asserted. Before mapping. */</span>
<a name="l01879"></a>01879     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#af2e7143b9def12238d179f231145992a">intc</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intc wire asserted. Before mapping. */</span>
<a name="l01880"></a>01880     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a0402a43cdc80f6f5a7acf965d02d1bef">intb</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intv wire asserted. Before mapping. */</span>
<a name="l01881"></a>01881     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a8c8d1add07ce70c4d4f4dda56af0eba2">inta</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Inta wire asserted. Before mapping. */</span>
<a name="l01882"></a>01882     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#aa46c5b534906c1c07e4a7ae5d0deef17">intd_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTD to INTA(00), INTB(01), INTC(10) or</span>
<a name="l01883"></a>01883 <span class="comment">                                                         INTD (11). */</span>
<a name="l01884"></a>01884     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ad9faf7e506ecf11f0fc5e8d05f7e9138">intc_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTC to INTA(00), INTB(01), INTC(10) or</span>
<a name="l01885"></a>01885 <span class="comment">                                                         INTD (11). */</span>
<a name="l01886"></a>01886     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ae21e75cf8fe781143e56e5521344d269">intb_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTB to INTA(00), INTB(01), INTC(10) or</span>
<a name="l01887"></a>01887 <span class="comment">                                                         INTD (11). */</span>
<a name="l01888"></a>01888     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a454614252105b598c7562b8105ee9fd8">inta_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTA to INTA(00), INTB(01), INTC(10) or</span>
<a name="l01889"></a>01889 <span class="comment">                                                         INTD (11). */</span>
<a name="l01890"></a>01890     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#adbb3702dfdd72770b12abed84f4ead4d">ctlp_ro</a>                      : 1;  <span class="comment">/**&lt; Relaxed ordering enable for Completion TLPS. */</span>
<a name="l01891"></a>01891     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ac009d8e6f343d20883c8672ccc8dfe9a">reserved_6_6</a>                 : 1;
<a name="l01892"></a>01892     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#aa0bc91d907a5c01ff38903040cb6a9cf">ptlp_ro</a>                      : 1;  <span class="comment">/**&lt; Relaxed ordering enable for Posted TLPS. */</span>
<a name="l01893"></a>01893     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ac975d247623e447c3afcb239b60da562">bar2_enb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; BAR2 is enable and will respond when</span>
<a name="l01894"></a>01894 <span class="comment">                                                         clear &apos;0&apos; BAR2 access will cause UR responses. */</span>
<a name="l01895"></a>01895     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#aafec5bbc2d1f3f103875070b06f2f080">bar2_esx</a>                     : 2;  <span class="comment">/**&lt; Value will be XORed with pci-address[37:36] to</span>
<a name="l01896"></a>01896 <span class="comment">                                                         determine the endian swap mode. */</span>
<a name="l01897"></a>01897     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ab5c71eda322ce17e231d40819021fd1d">bar2_cax</a>                     : 1;  <span class="comment">/**&lt; Value will be XORed with pcie-address[38] to</span>
<a name="l01898"></a>01898 <span class="comment">                                                         determine the L2 cache attribute.</span>
<a name="l01899"></a>01899 <span class="comment">                                                         Not cached in L2 if XOR result is 1 */</span>
<a name="l01900"></a>01900     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ab92916d13c86ef6771064df4be3282e8">wait_com</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; casues the NPI to wait for a commit</span>
<a name="l01901"></a>01901 <span class="comment">                                                         from the L2C before sending additional stores to</span>
<a name="l01902"></a>01902 <span class="comment">                                                         the L2C from the PCIe.</span>
<a name="l01903"></a>01903 <span class="comment">                                                         Most applications will not notice a difference, so</span>
<a name="l01904"></a>01904 <span class="comment">                                                         should not set this bit. Setting the bit is more</span>
<a name="l01905"></a>01905 <span class="comment">                                                         conservative on ordering, lower performance */</span>
<a name="l01906"></a>01906 <span class="preprocessor">#else</span>
<a name="l01907"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ab92916d13c86ef6771064df4be3282e8">01907</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ab92916d13c86ef6771064df4be3282e8">wait_com</a>                     : 1;
<a name="l01908"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ab5c71eda322ce17e231d40819021fd1d">01908</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ab5c71eda322ce17e231d40819021fd1d">bar2_cax</a>                     : 1;
<a name="l01909"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#aafec5bbc2d1f3f103875070b06f2f080">01909</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#aafec5bbc2d1f3f103875070b06f2f080">bar2_esx</a>                     : 2;
<a name="l01910"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ac975d247623e447c3afcb239b60da562">01910</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ac975d247623e447c3afcb239b60da562">bar2_enb</a>                     : 1;
<a name="l01911"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#aa0bc91d907a5c01ff38903040cb6a9cf">01911</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#aa0bc91d907a5c01ff38903040cb6a9cf">ptlp_ro</a>                      : 1;
<a name="l01912"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ac009d8e6f343d20883c8672ccc8dfe9a">01912</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ac009d8e6f343d20883c8672ccc8dfe9a">reserved_6_6</a>                 : 1;
<a name="l01913"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#adbb3702dfdd72770b12abed84f4ead4d">01913</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#adbb3702dfdd72770b12abed84f4ead4d">ctlp_ro</a>                      : 1;
<a name="l01914"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a454614252105b598c7562b8105ee9fd8">01914</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a454614252105b598c7562b8105ee9fd8">inta_map</a>                     : 2;
<a name="l01915"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ae21e75cf8fe781143e56e5521344d269">01915</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ae21e75cf8fe781143e56e5521344d269">intb_map</a>                     : 2;
<a name="l01916"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ad9faf7e506ecf11f0fc5e8d05f7e9138">01916</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#ad9faf7e506ecf11f0fc5e8d05f7e9138">intc_map</a>                     : 2;
<a name="l01917"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#aa46c5b534906c1c07e4a7ae5d0deef17">01917</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#aa46c5b534906c1c07e4a7ae5d0deef17">intd_map</a>                     : 2;
<a name="l01918"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a8c8d1add07ce70c4d4f4dda56af0eba2">01918</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a8c8d1add07ce70c4d4f4dda56af0eba2">inta</a>                         : 1;
<a name="l01919"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a0402a43cdc80f6f5a7acf965d02d1bef">01919</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a0402a43cdc80f6f5a7acf965d02d1bef">intb</a>                         : 1;
<a name="l01920"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#af2e7143b9def12238d179f231145992a">01920</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#af2e7143b9def12238d179f231145992a">intc</a>                         : 1;
<a name="l01921"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a9d40d36106217611268ae5a64131e124">01921</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a9d40d36106217611268ae5a64131e124">intd</a>                         : 1;
<a name="l01922"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a2d5890b59825ff16757a4ef5cadaa568">01922</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a2d5890b59825ff16757a4ef5cadaa568">waitl_com</a>                    : 1;
<a name="l01923"></a><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a8c6549c8f20d6266d381e13916023fb9">01923</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html#a8c6549c8f20d6266d381e13916023fb9">reserved_21_63</a>               : 43;
<a name="l01924"></a>01924 <span class="preprocessor">#endif</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__ctl__port1.html#a10c187cc64435ac1c657f631ee71fdd0">s</a>;
<a name="l01926"></a><a class="code" href="unioncvmx__npei__ctl__port1.html#ac84e072cf0ca1b3c0e1ebd0d752faaee">01926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html">cvmx_npei_ctl_port1_s</a>          <a class="code" href="unioncvmx__npei__ctl__port1.html#ac84e072cf0ca1b3c0e1ebd0d752faaee">cn52xx</a>;
<a name="l01927"></a><a class="code" href="unioncvmx__npei__ctl__port1.html#a21e3e98a0dde91b85d2a1db304122964">01927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html">cvmx_npei_ctl_port1_s</a>          <a class="code" href="unioncvmx__npei__ctl__port1.html#a21e3e98a0dde91b85d2a1db304122964">cn52xxp1</a>;
<a name="l01928"></a><a class="code" href="unioncvmx__npei__ctl__port1.html#a3e6a2474d19d103a2e7982fb7d2258cf">01928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html">cvmx_npei_ctl_port1_s</a>          <a class="code" href="unioncvmx__npei__ctl__port1.html#a3e6a2474d19d103a2e7982fb7d2258cf">cn56xx</a>;
<a name="l01929"></a><a class="code" href="unioncvmx__npei__ctl__port1.html#a48bbaa904efb562b7845e9438c41f5b8">01929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__port1_1_1cvmx__npei__ctl__port1__s.html">cvmx_npei_ctl_port1_s</a>          <a class="code" href="unioncvmx__npei__ctl__port1.html#a48bbaa904efb562b7845e9438c41f5b8">cn56xxp1</a>;
<a name="l01930"></a>01930 };
<a name="l01931"></a><a class="code" href="cvmx-npei-defs_8h.html#a31719bc163bc63869cdf537646b9363d">01931</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__ctl__port1.html" title="cvmx_npei_ctl_port1">cvmx_npei_ctl_port1</a> <a class="code" href="unioncvmx__npei__ctl__port1.html" title="cvmx_npei_ctl_port1">cvmx_npei_ctl_port1_t</a>;
<a name="l01932"></a>01932 <span class="comment"></span>
<a name="l01933"></a>01933 <span class="comment">/**</span>
<a name="l01934"></a>01934 <span class="comment"> * cvmx_npei_ctl_status</span>
<a name="l01935"></a>01935 <span class="comment"> *</span>
<a name="l01936"></a>01936 <span class="comment"> * NPEI_CTL_STATUS = NPEI Control Status Register</span>
<a name="l01937"></a>01937 <span class="comment"> *</span>
<a name="l01938"></a>01938 <span class="comment"> * Contains control and status for NPEI. Writes to this register are not oSrdered with writes/reads to the PCIe Memory space.</span>
<a name="l01939"></a>01939 <span class="comment"> * To ensure that a write has completed the user must read the register before making an access(i.e. PCIe memory space)</span>
<a name="l01940"></a>01940 <span class="comment"> * that requires the value of this register to be updated.</span>
<a name="l01941"></a>01941 <span class="comment"> */</span>
<a name="l01942"></a><a class="code" href="unioncvmx__npei__ctl__status.html">01942</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__ctl__status.html" title="cvmx_npei_ctl_status">cvmx_npei_ctl_status</a> {
<a name="l01943"></a><a class="code" href="unioncvmx__npei__ctl__status.html#a48dd9dd5df40237a213a0ea2b39d946e">01943</a>     uint64_t <a class="code" href="unioncvmx__npei__ctl__status.html#a48dd9dd5df40237a213a0ea2b39d946e">u64</a>;
<a name="l01944"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html">01944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html">cvmx_npei_ctl_status_s</a> {
<a name="l01945"></a>01945 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01946"></a>01946 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a68913be52e50a2071e390147a0a00e1c">reserved_44_63</a>               : 20;
<a name="l01947"></a>01947     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#aa2b2b1fa3da4a85526f974a714ad283f">p1_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags avaiable for PCIe Port1.</span>
<a name="l01948"></a>01948 <span class="comment">                                                         In RC mode 1 tag is needed for each outbound TLP</span>
<a name="l01949"></a>01949 <span class="comment">                                                         that requires a CPL TLP. In Endpoint mode the</span>
<a name="l01950"></a>01950 <span class="comment">                                                         number of tags required for a TLP request is</span>
<a name="l01951"></a>01951 <span class="comment">                                                         1 per 64-bytes of CPL data + 1.</span>
<a name="l01952"></a>01952 <span class="comment">                                                         This field should only be written as part of</span>
<a name="l01953"></a>01953 <span class="comment">                                                         reset sequence, before issuing any reads, CFGs, or</span>
<a name="l01954"></a>01954 <span class="comment">                                                         IO transactions from the core(s). */</span>
<a name="l01955"></a>01955     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ad062b213c7c3ac9166523fcdc58e4b8b">p0_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags avaiable for PCIe Port0.</span>
<a name="l01956"></a>01956 <span class="comment">                                                         In RC mode 1 tag is needed for each outbound TLP</span>
<a name="l01957"></a>01957 <span class="comment">                                                         that requires a CPL TLP. In Endpoint mode the</span>
<a name="l01958"></a>01958 <span class="comment">                                                         number of tags required for a TLP request is</span>
<a name="l01959"></a>01959 <span class="comment">                                                         1 per 64-bytes of CPL data + 1.</span>
<a name="l01960"></a>01960 <span class="comment">                                                         This field should only be written as part of</span>
<a name="l01961"></a>01961 <span class="comment">                                                         reset sequence, before issuing any reads, CFGs, or</span>
<a name="l01962"></a>01962 <span class="comment">                                                         IO transactions from the core(s). */</span>
<a name="l01963"></a>01963     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a7fa6aee54c72bc101c9bdcbd559df11d">cfg_rtry</a>                     : 16; <span class="comment">/**&lt; The time x 0x10000 in core clocks to wait for a</span>
<a name="l01964"></a>01964 <span class="comment">                                                         CPL to a CFG RD that does not carry a Retry Status.</span>
<a name="l01965"></a>01965 <span class="comment">                                                         Until such time that the timeout occurs and Retry</span>
<a name="l01966"></a>01966 <span class="comment">                                                         Status is received for a CFG RD, the Read CFG Read</span>
<a name="l01967"></a>01967 <span class="comment">                                                         will be resent. A value of 0 disables retries and</span>
<a name="l01968"></a>01968 <span class="comment">                                                         treats a CPL Retry as a CPL UR. */</span>
<a name="l01969"></a>01969     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ae50aec9c5cb265b5dfdd8bb7a5c285b5">ring_en</a>                      : 1;  <span class="comment">/**&lt; When &apos;0&apos; forces &quot;relative Q position&quot; received</span>
<a name="l01970"></a>01970 <span class="comment">                                                         from PKO to be zero, and replicates the back-</span>
<a name="l01971"></a>01971 <span class="comment">                                                         pressure indication for the first ring attached</span>
<a name="l01972"></a>01972 <span class="comment">                                                         to a PKO port across all the rings attached to a</span>
<a name="l01973"></a>01973 <span class="comment">                                                         PKO port.  When &apos;1&apos; backpressure is on a per</span>
<a name="l01974"></a>01974 <span class="comment">                                                         port/ring. */</span>
<a name="l01975"></a>01975     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ae09b090cdb771defa29218903ef8b666">lnk_rst</a>                      : 1;  <span class="comment">/**&lt; Set when PCIe Core 0 request a link reset due to</span>
<a name="l01976"></a>01976 <span class="comment">                                                         link down state. This bit is only reset on raw</span>
<a name="l01977"></a>01977 <span class="comment">                                                         reset so it can be read for state to determine if</span>
<a name="l01978"></a>01978 <span class="comment">                                                         a reset occured. Bit is cleared when a &apos;1&apos; is</span>
<a name="l01979"></a>01979 <span class="comment">                                                         written to this field. */</span>
<a name="l01980"></a>01980     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a821dc0aec7f983164a12ecc14ebc34fa">arb</a>                          : 1;  <span class="comment">/**&lt; PCIe switch arbitration mode. &apos;0&apos; == fixed priority</span>
<a name="l01981"></a>01981 <span class="comment">                                                         NPEI, PCIe0, then PCIe1. &apos;1&apos; == round robin. */</span>
<a name="l01982"></a>01982     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a431c38e672efb4ee0dbcde3bbc61f21c">pkt_bp</a>                       : 4;  <span class="comment">/**&lt; Unused */</span>
<a name="l01983"></a>01983     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ad981ec6fb8006893c65c4aa283d9c327">host_mode</a>                    : 1;  <span class="comment">/**&lt; Host mode */</span>
<a name="l01984"></a>01984     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#aeec062683c4ada147d65de8991bca534">chip_rev</a>                     : 8;  <span class="comment">/**&lt; The chip revision. */</span>
<a name="l01985"></a>01985 <span class="preprocessor">#else</span>
<a name="l01986"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#aeec062683c4ada147d65de8991bca534">01986</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#aeec062683c4ada147d65de8991bca534">chip_rev</a>                     : 8;
<a name="l01987"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ad981ec6fb8006893c65c4aa283d9c327">01987</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ad981ec6fb8006893c65c4aa283d9c327">host_mode</a>                    : 1;
<a name="l01988"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a431c38e672efb4ee0dbcde3bbc61f21c">01988</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a431c38e672efb4ee0dbcde3bbc61f21c">pkt_bp</a>                       : 4;
<a name="l01989"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a821dc0aec7f983164a12ecc14ebc34fa">01989</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a821dc0aec7f983164a12ecc14ebc34fa">arb</a>                          : 1;
<a name="l01990"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ae09b090cdb771defa29218903ef8b666">01990</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ae09b090cdb771defa29218903ef8b666">lnk_rst</a>                      : 1;
<a name="l01991"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ae50aec9c5cb265b5dfdd8bb7a5c285b5">01991</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ae50aec9c5cb265b5dfdd8bb7a5c285b5">ring_en</a>                      : 1;
<a name="l01992"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a7fa6aee54c72bc101c9bdcbd559df11d">01992</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a7fa6aee54c72bc101c9bdcbd559df11d">cfg_rtry</a>                     : 16;
<a name="l01993"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ad062b213c7c3ac9166523fcdc58e4b8b">01993</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#ad062b213c7c3ac9166523fcdc58e4b8b">p0_ntags</a>                     : 6;
<a name="l01994"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#aa2b2b1fa3da4a85526f974a714ad283f">01994</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#aa2b2b1fa3da4a85526f974a714ad283f">p1_ntags</a>                     : 6;
<a name="l01995"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a68913be52e50a2071e390147a0a00e1c">01995</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html#a68913be52e50a2071e390147a0a00e1c">reserved_44_63</a>               : 20;
<a name="l01996"></a>01996 <span class="preprocessor">#endif</span>
<a name="l01997"></a>01997 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__ctl__status.html#a04ef59ef8b89b26a32943e7777c35241">s</a>;
<a name="l01998"></a><a class="code" href="unioncvmx__npei__ctl__status.html#ace272757c54fdb8f68c3c9d1a32122f8">01998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html">cvmx_npei_ctl_status_s</a>         <a class="code" href="unioncvmx__npei__ctl__status.html#ace272757c54fdb8f68c3c9d1a32122f8">cn52xx</a>;
<a name="l01999"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html">01999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html">cvmx_npei_ctl_status_cn52xxp1</a> {
<a name="l02000"></a>02000 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02001"></a>02001 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#aa4ad7bee5866d8c5da239268f13588b0">reserved_44_63</a>               : 20;
<a name="l02002"></a>02002     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a225d965584b45067d8823d8dfa7f9fc8">p1_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags avaiable for PCIe Port1.</span>
<a name="l02003"></a>02003 <span class="comment">                                                         In RC mode 1 tag is needed for each outbound TLP</span>
<a name="l02004"></a>02004 <span class="comment">                                                         that requires a CPL TLP. In Endpoint mode the</span>
<a name="l02005"></a>02005 <span class="comment">                                                         number of tags required for a TLP request is</span>
<a name="l02006"></a>02006 <span class="comment">                                                         1 per 64-bytes of CPL data + 1.</span>
<a name="l02007"></a>02007 <span class="comment">                                                         This field should only be written as part of</span>
<a name="l02008"></a>02008 <span class="comment">                                                         reset sequence, before issuing any reads, CFGs, or</span>
<a name="l02009"></a>02009 <span class="comment">                                                         IO transactions from the core(s). */</span>
<a name="l02010"></a>02010     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#aa46392a6b901896797c44a839dc422ad">p0_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags avaiable for PCIe Port0.</span>
<a name="l02011"></a>02011 <span class="comment">                                                         In RC mode 1 tag is needed for each outbound TLP</span>
<a name="l02012"></a>02012 <span class="comment">                                                         that requires a CPL TLP. In Endpoint mode the</span>
<a name="l02013"></a>02013 <span class="comment">                                                         number of tags required for a TLP request is</span>
<a name="l02014"></a>02014 <span class="comment">                                                         1 per 64-bytes of CPL data + 1.</span>
<a name="l02015"></a>02015 <span class="comment">                                                         This field should only be written as part of</span>
<a name="l02016"></a>02016 <span class="comment">                                                         reset sequence, before issuing any reads, CFGs, or</span>
<a name="l02017"></a>02017 <span class="comment">                                                         IO transactions from the core(s). */</span>
<a name="l02018"></a>02018     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a63c10724e14c5a17bc6aba659dfc2d3f">cfg_rtry</a>                     : 16; <span class="comment">/**&lt; The time x 0x10000 in core clocks to wait for a</span>
<a name="l02019"></a>02019 <span class="comment">                                                         CPL to a CFG RD that does not carry a Retry Status.</span>
<a name="l02020"></a>02020 <span class="comment">                                                         Until such time that the timeout occurs and Retry</span>
<a name="l02021"></a>02021 <span class="comment">                                                         Status is received for a CFG RD, the Read CFG Read</span>
<a name="l02022"></a>02022 <span class="comment">                                                         will be resent. A value of 0 disables retries and</span>
<a name="l02023"></a>02023 <span class="comment">                                                         treats a CPL Retry as a CPL UR. */</span>
<a name="l02024"></a>02024     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#aaf8494eb7e9c9632610b36cbc57d8c46">reserved_15_15</a>               : 1;
<a name="l02025"></a>02025     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a38154204a667863012c5b78edac43a65">lnk_rst</a>                      : 1;  <span class="comment">/**&lt; Set when PCIe Core 0 request a link reset due to</span>
<a name="l02026"></a>02026 <span class="comment">                                                         link down state. This bit is only reset on raw</span>
<a name="l02027"></a>02027 <span class="comment">                                                         reset so it can be read for state to determine if</span>
<a name="l02028"></a>02028 <span class="comment">                                                         a reset occured. Bit is cleared when a &apos;1&apos; is</span>
<a name="l02029"></a>02029 <span class="comment">                                                         written to this field. */</span>
<a name="l02030"></a>02030     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a6f43e66e73ff17921ec5bcccb9a77ec7">arb</a>                          : 1;  <span class="comment">/**&lt; PCIe switch arbitration mode. &apos;0&apos; == fixed priority</span>
<a name="l02031"></a>02031 <span class="comment">                                                         NPEI, PCIe0, then PCIe1. &apos;1&apos; == round robin. */</span>
<a name="l02032"></a>02032     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a9390e893696cea99171012504931ef19">reserved_9_12</a>                : 4;
<a name="l02033"></a>02033     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a57ea58b0d98e696f28bf347a467e98ef">host_mode</a>                    : 1;  <span class="comment">/**&lt; Host mode */</span>
<a name="l02034"></a>02034     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a99193d899e990b0b3e56b6653a113799">chip_rev</a>                     : 8;  <span class="comment">/**&lt; The chip revision. */</span>
<a name="l02035"></a>02035 <span class="preprocessor">#else</span>
<a name="l02036"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a99193d899e990b0b3e56b6653a113799">02036</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a99193d899e990b0b3e56b6653a113799">chip_rev</a>                     : 8;
<a name="l02037"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a57ea58b0d98e696f28bf347a467e98ef">02037</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a57ea58b0d98e696f28bf347a467e98ef">host_mode</a>                    : 1;
<a name="l02038"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a9390e893696cea99171012504931ef19">02038</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a9390e893696cea99171012504931ef19">reserved_9_12</a>                : 4;
<a name="l02039"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a6f43e66e73ff17921ec5bcccb9a77ec7">02039</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a6f43e66e73ff17921ec5bcccb9a77ec7">arb</a>                          : 1;
<a name="l02040"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a38154204a667863012c5b78edac43a65">02040</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a38154204a667863012c5b78edac43a65">lnk_rst</a>                      : 1;
<a name="l02041"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#aaf8494eb7e9c9632610b36cbc57d8c46">02041</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#aaf8494eb7e9c9632610b36cbc57d8c46">reserved_15_15</a>               : 1;
<a name="l02042"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a63c10724e14c5a17bc6aba659dfc2d3f">02042</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a63c10724e14c5a17bc6aba659dfc2d3f">cfg_rtry</a>                     : 16;
<a name="l02043"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#aa46392a6b901896797c44a839dc422ad">02043</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#aa46392a6b901896797c44a839dc422ad">p0_ntags</a>                     : 6;
<a name="l02044"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a225d965584b45067d8823d8dfa7f9fc8">02044</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#a225d965584b45067d8823d8dfa7f9fc8">p1_ntags</a>                     : 6;
<a name="l02045"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#aa4ad7bee5866d8c5da239268f13588b0">02045</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn52xxp1.html#aa4ad7bee5866d8c5da239268f13588b0">reserved_44_63</a>               : 20;
<a name="l02046"></a>02046 <span class="preprocessor">#endif</span>
<a name="l02047"></a>02047 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__ctl__status.html#a400d90936cbb54c55b9a0510264a0696">cn52xxp1</a>;
<a name="l02048"></a><a class="code" href="unioncvmx__npei__ctl__status.html#a8c6c44b5c2ae874bb4eaec0ef86ba288">02048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__s.html">cvmx_npei_ctl_status_s</a>         <a class="code" href="unioncvmx__npei__ctl__status.html#a8c6c44b5c2ae874bb4eaec0ef86ba288">cn56xx</a>;
<a name="l02049"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html">02049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html">cvmx_npei_ctl_status_cn56xxp1</a> {
<a name="l02050"></a>02050 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02051"></a>02051 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#a5d50ed27d144e9545709e4d879dec536">reserved_15_63</a>               : 49;
<a name="l02052"></a>02052     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#a1fe782967ce73bffb81c7e082e65deed">lnk_rst</a>                      : 1;  <span class="comment">/**&lt; Set when PCIe Core 0 request a link reset due to</span>
<a name="l02053"></a>02053 <span class="comment">                                                         link down state. This bit is only reset on raw</span>
<a name="l02054"></a>02054 <span class="comment">                                                         reset so it can be read for state to determine if</span>
<a name="l02055"></a>02055 <span class="comment">                                                         a reset occured. Bit is cleared when a &apos;1&apos; is</span>
<a name="l02056"></a>02056 <span class="comment">                                                         written to this field. */</span>
<a name="l02057"></a>02057     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#a5e340c454dfcfc59e273d3860c7415e5">arb</a>                          : 1;  <span class="comment">/**&lt; PCIe switch arbitration mode. &apos;0&apos; == fixed priority</span>
<a name="l02058"></a>02058 <span class="comment">                                                         NPEI, PCIe0, then PCIe1. &apos;1&apos; == round robin. */</span>
<a name="l02059"></a>02059     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#aeca407a5f659266638b16c6d590c213e">pkt_bp</a>                       : 4;  <span class="comment">/**&lt; Unused */</span>
<a name="l02060"></a>02060     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#af9e78706680939481533976f77875d97">host_mode</a>                    : 1;  <span class="comment">/**&lt; Host mode */</span>
<a name="l02061"></a>02061     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#ad94f16c17a24581748bf028afe024ba1">chip_rev</a>                     : 8;  <span class="comment">/**&lt; The chip revision. */</span>
<a name="l02062"></a>02062 <span class="preprocessor">#else</span>
<a name="l02063"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#ad94f16c17a24581748bf028afe024ba1">02063</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#ad94f16c17a24581748bf028afe024ba1">chip_rev</a>                     : 8;
<a name="l02064"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#af9e78706680939481533976f77875d97">02064</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#af9e78706680939481533976f77875d97">host_mode</a>                    : 1;
<a name="l02065"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#aeca407a5f659266638b16c6d590c213e">02065</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#aeca407a5f659266638b16c6d590c213e">pkt_bp</a>                       : 4;
<a name="l02066"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#a5e340c454dfcfc59e273d3860c7415e5">02066</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#a5e340c454dfcfc59e273d3860c7415e5">arb</a>                          : 1;
<a name="l02067"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#a1fe782967ce73bffb81c7e082e65deed">02067</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#a1fe782967ce73bffb81c7e082e65deed">lnk_rst</a>                      : 1;
<a name="l02068"></a><a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#a5d50ed27d144e9545709e4d879dec536">02068</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status_1_1cvmx__npei__ctl__status__cn56xxp1.html#a5d50ed27d144e9545709e4d879dec536">reserved_15_63</a>               : 49;
<a name="l02069"></a>02069 <span class="preprocessor">#endif</span>
<a name="l02070"></a>02070 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__ctl__status.html#aa66e9945d0acaef2a557b9ff9686aac3">cn56xxp1</a>;
<a name="l02071"></a>02071 };
<a name="l02072"></a><a class="code" href="cvmx-npei-defs_8h.html#a968f6ff2276905adaeb6d8234b16c02c">02072</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__ctl__status.html" title="cvmx_npei_ctl_status">cvmx_npei_ctl_status</a> <a class="code" href="unioncvmx__npei__ctl__status.html" title="cvmx_npei_ctl_status">cvmx_npei_ctl_status_t</a>;
<a name="l02073"></a>02073 <span class="comment"></span>
<a name="l02074"></a>02074 <span class="comment">/**</span>
<a name="l02075"></a>02075 <span class="comment"> * cvmx_npei_ctl_status2</span>
<a name="l02076"></a>02076 <span class="comment"> *</span>
<a name="l02077"></a>02077 <span class="comment"> * NPEI_CTL_STATUS2 = NPEI&apos;s Control Status2 Register</span>
<a name="l02078"></a>02078 <span class="comment"> *</span>
<a name="l02079"></a>02079 <span class="comment"> * Contains control and status for NPEI.</span>
<a name="l02080"></a>02080 <span class="comment"> * Writes to this register are not ordered with writes/reads to the PCI Memory space.</span>
<a name="l02081"></a>02081 <span class="comment"> * To ensure that a write has completed the user must read the register before</span>
<a name="l02082"></a>02082 <span class="comment"> * making an access(i.e. PCI memory space) that requires the value of this register to be updated.</span>
<a name="l02083"></a>02083 <span class="comment"> */</span>
<a name="l02084"></a><a class="code" href="unioncvmx__npei__ctl__status2.html">02084</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__ctl__status2.html" title="cvmx_npei_ctl_status2">cvmx_npei_ctl_status2</a> {
<a name="l02085"></a><a class="code" href="unioncvmx__npei__ctl__status2.html#a118da73144d671fce4013554ede81a29">02085</a>     uint64_t <a class="code" href="unioncvmx__npei__ctl__status2.html#a118da73144d671fce4013554ede81a29">u64</a>;
<a name="l02086"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html">02086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html">cvmx_npei_ctl_status2_s</a> {
<a name="l02087"></a>02087 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02088"></a>02088 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ab9a52e4791b6df0d67e13bb5e2ec2d0b">reserved_16_63</a>               : 48;
<a name="l02089"></a>02089     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a409ac3fb40c021bc1fe3859c2ab9788b">mps</a>                          : 1;  <span class="comment">/**&lt; Max Payload Size</span>
<a name="l02090"></a>02090 <span class="comment">                                                                  0  = 128B</span>
<a name="l02091"></a>02091 <span class="comment">                                                                  1  = 256B</span>
<a name="l02092"></a>02092 <span class="comment">                                                         Note: PCIE*_CFG030[MPS] must be set to the same</span>
<a name="l02093"></a>02093 <span class="comment">                                                               value for proper function. */</span>
<a name="l02094"></a>02094     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a5ced128a894cc168a3d08e53585457c6">mrrs</a>                         : 3;  <span class="comment">/**&lt; Max Read Request Size</span>
<a name="l02095"></a>02095 <span class="comment">                                                                 0 = 128B</span>
<a name="l02096"></a>02096 <span class="comment">                                                                 1 = 256B</span>
<a name="l02097"></a>02097 <span class="comment">                                                                 2 = 512B</span>
<a name="l02098"></a>02098 <span class="comment">                                                                 3 = 1024B</span>
<a name="l02099"></a>02099 <span class="comment">                                                                 4 = 2048B</span>
<a name="l02100"></a>02100 <span class="comment">                                                                 5 = 4096B</span>
<a name="l02101"></a>02101 <span class="comment">                                                         Note: This field must not exceed the desired</span>
<a name="l02102"></a>02102 <span class="comment">                                                               max read request size. This means this field</span>
<a name="l02103"></a>02103 <span class="comment">                                                               should not exceed PCIE*_CFG030[MRRS]. */</span>
<a name="l02104"></a>02104     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a44c8ff60559380d3edd47bb55c2e8e4b">c1_w_flt</a>                     : 1;  <span class="comment">/**&lt; When &apos;1&apos; enables the window filter for reads and</span>
<a name="l02105"></a>02105 <span class="comment">                                                         writes using the window registers.</span>
<a name="l02106"></a>02106 <span class="comment">                                                         PCIE-Port1.</span>
<a name="l02107"></a>02107 <span class="comment">                                                         Unfilter writes are:</span>
<a name="l02108"></a>02108 <span class="comment">                                                         MIO,   SubId0</span>
<a name="l02109"></a>02109 <span class="comment">                                                         MIO,   SubId7</span>
<a name="l02110"></a>02110 <span class="comment">                                                         NPEI,  SubId0</span>
<a name="l02111"></a>02111 <span class="comment">                                                         NPEI,  SubId7</span>
<a name="l02112"></a>02112 <span class="comment">                                                         POW,   SubId7</span>
<a name="l02113"></a>02113 <span class="comment">                                                         IPD,   SubId7</span>
<a name="l02114"></a>02114 <span class="comment">                                                         USBN0, SubId7</span>
<a name="l02115"></a>02115 <span class="comment">                                                         Unfiltered Reads are:</span>
<a name="l02116"></a>02116 <span class="comment">                                                         MIO,   SubId0</span>
<a name="l02117"></a>02117 <span class="comment">                                                         MIO,   SubId7</span>
<a name="l02118"></a>02118 <span class="comment">                                                         NPEI,  SubId0</span>
<a name="l02119"></a>02119 <span class="comment">                                                         NPEI,  SubId7</span>
<a name="l02120"></a>02120 <span class="comment">                                                         POW,   SubId1</span>
<a name="l02121"></a>02121 <span class="comment">                                                         POW,   SubId2</span>
<a name="l02122"></a>02122 <span class="comment">                                                         POW,   SubId3</span>
<a name="l02123"></a>02123 <span class="comment">                                                         POW,   SubId7</span>
<a name="l02124"></a>02124 <span class="comment">                                                         IPD,   SubId7</span>
<a name="l02125"></a>02125 <span class="comment">                                                         USBN0, SubId7 */</span>
<a name="l02126"></a>02126     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a2318e3d56aaa33b63f47329bdec629e3">c0_w_flt</a>                     : 1;  <span class="comment">/**&lt; When &apos;1&apos; enables the window filter for reads and</span>
<a name="l02127"></a>02127 <span class="comment">                                                         writes using the window registers.</span>
<a name="l02128"></a>02128 <span class="comment">                                                         PCIE-Port0.</span>
<a name="l02129"></a>02129 <span class="comment">                                                         Unfilter writes are:</span>
<a name="l02130"></a>02130 <span class="comment">                                                         MIO,   SubId0</span>
<a name="l02131"></a>02131 <span class="comment">                                                         MIO,   SubId7</span>
<a name="l02132"></a>02132 <span class="comment">                                                         NPEI,  SubId0</span>
<a name="l02133"></a>02133 <span class="comment">                                                         NPEI,  SubId7</span>
<a name="l02134"></a>02134 <span class="comment">                                                         POW,   SubId7</span>
<a name="l02135"></a>02135 <span class="comment">                                                         IPD,   SubId7</span>
<a name="l02136"></a>02136 <span class="comment">                                                         USBN0, SubId7</span>
<a name="l02137"></a>02137 <span class="comment">                                                         Unfiltered Reads are:</span>
<a name="l02138"></a>02138 <span class="comment">                                                         MIO,   SubId0</span>
<a name="l02139"></a>02139 <span class="comment">                                                         MIO,   SubId7</span>
<a name="l02140"></a>02140 <span class="comment">                                                         NPEI,  SubId0</span>
<a name="l02141"></a>02141 <span class="comment">                                                         NPEI,  SubId7</span>
<a name="l02142"></a>02142 <span class="comment">                                                         POW,   SubId1</span>
<a name="l02143"></a>02143 <span class="comment">                                                         POW,   SubId2</span>
<a name="l02144"></a>02144 <span class="comment">                                                         POW,   SubId3</span>
<a name="l02145"></a>02145 <span class="comment">                                                         POW,   SubId7</span>
<a name="l02146"></a>02146 <span class="comment">                                                         IPD,   SubId7</span>
<a name="l02147"></a>02147 <span class="comment">                                                         USBN0, SubId7 */</span>
<a name="l02148"></a>02148     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ab88b4681862ba87a8b5a9504263e1546">c1_b1_s</a>                      : 3;  <span class="comment">/**&lt; Pcie-Port1, Bar1 Size. 1 == 64MB, 2 == 128MB,</span>
<a name="l02149"></a>02149 <span class="comment">                                                         3 == 256MB, 4 == 512MB, 5 == 1024MB, 6 == 2048MB,</span>
<a name="l02150"></a>02150 <span class="comment">                                                         0 and 7 are reserved. */</span>
<a name="l02151"></a>02151     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ac663e34a9760f89a4a66ff15975f4631">c0_b1_s</a>                      : 3;  <span class="comment">/**&lt; Pcie-Port0, Bar1 Size. 1 == 64MB, 2 == 128MB,</span>
<a name="l02152"></a>02152 <span class="comment">                                                         3 == 256MB, 4 == 512MB, 5 == 1024MB, 6 == 2048MB,</span>
<a name="l02153"></a>02153 <span class="comment">                                                         0 and 7 are reserved. */</span>
<a name="l02154"></a>02154     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ae0c4a1035de1c09d873bc6c0a77be8c5">c1_wi_d</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; disables access to the Window</span>
<a name="l02155"></a>02155 <span class="comment">                                                         Registers from the PCIe-Port1. */</span>
<a name="l02156"></a>02156     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a4134fe13c3a7fefafdbd6f8aa42d24cb">c1_b0_d</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; disables access from PCIe-Port1 to</span>
<a name="l02157"></a>02157 <span class="comment">                                                         BAR-0 address offsets: Less Than 0x270,</span>
<a name="l02158"></a>02158 <span class="comment">                                                         Greater than 0x270 AND less than 0x0520, 0x3BC0,</span>
<a name="l02159"></a>02159 <span class="comment">                                                         0x3CD0. */</span>
<a name="l02160"></a>02160     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a1d21e9e9b5fa208029eb0dc0f9354f5c">c0_wi_d</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; disables access to the Window</span>
<a name="l02161"></a>02161 <span class="comment">                                                         Registers from the PCIe-Port0. */</span>
<a name="l02162"></a>02162     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a271bd5e8076abcdad3795ac007b2ffbd">c0_b0_d</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; disables access from PCIe-Port0 to</span>
<a name="l02163"></a>02163 <span class="comment">                                                         BAR-0 address offsets: Less Than 0x270,</span>
<a name="l02164"></a>02164 <span class="comment">                                                         Greater than 0x270 AND less than 0x0520, 0x3BC0,</span>
<a name="l02165"></a>02165 <span class="comment">                                                         0x3CD0. */</span>
<a name="l02166"></a>02166 <span class="preprocessor">#else</span>
<a name="l02167"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a271bd5e8076abcdad3795ac007b2ffbd">02167</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a271bd5e8076abcdad3795ac007b2ffbd">c0_b0_d</a>                      : 1;
<a name="l02168"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a1d21e9e9b5fa208029eb0dc0f9354f5c">02168</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a1d21e9e9b5fa208029eb0dc0f9354f5c">c0_wi_d</a>                      : 1;
<a name="l02169"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a4134fe13c3a7fefafdbd6f8aa42d24cb">02169</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a4134fe13c3a7fefafdbd6f8aa42d24cb">c1_b0_d</a>                      : 1;
<a name="l02170"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ae0c4a1035de1c09d873bc6c0a77be8c5">02170</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ae0c4a1035de1c09d873bc6c0a77be8c5">c1_wi_d</a>                      : 1;
<a name="l02171"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ac663e34a9760f89a4a66ff15975f4631">02171</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ac663e34a9760f89a4a66ff15975f4631">c0_b1_s</a>                      : 3;
<a name="l02172"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ab88b4681862ba87a8b5a9504263e1546">02172</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ab88b4681862ba87a8b5a9504263e1546">c1_b1_s</a>                      : 3;
<a name="l02173"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a2318e3d56aaa33b63f47329bdec629e3">02173</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a2318e3d56aaa33b63f47329bdec629e3">c0_w_flt</a>                     : 1;
<a name="l02174"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a44c8ff60559380d3edd47bb55c2e8e4b">02174</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a44c8ff60559380d3edd47bb55c2e8e4b">c1_w_flt</a>                     : 1;
<a name="l02175"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a5ced128a894cc168a3d08e53585457c6">02175</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a5ced128a894cc168a3d08e53585457c6">mrrs</a>                         : 3;
<a name="l02176"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a409ac3fb40c021bc1fe3859c2ab9788b">02176</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#a409ac3fb40c021bc1fe3859c2ab9788b">mps</a>                          : 1;
<a name="l02177"></a><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ab9a52e4791b6df0d67e13bb5e2ec2d0b">02177</a>     uint64_t <a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html#ab9a52e4791b6df0d67e13bb5e2ec2d0b">reserved_16_63</a>               : 48;
<a name="l02178"></a>02178 <span class="preprocessor">#endif</span>
<a name="l02179"></a>02179 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__ctl__status2.html#adc1f5ccbfc5706101d718210e6e29271">s</a>;
<a name="l02180"></a><a class="code" href="unioncvmx__npei__ctl__status2.html#a5289942b292b2f83212f3ff879a12e58">02180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html">cvmx_npei_ctl_status2_s</a>        <a class="code" href="unioncvmx__npei__ctl__status2.html#a5289942b292b2f83212f3ff879a12e58">cn52xx</a>;
<a name="l02181"></a><a class="code" href="unioncvmx__npei__ctl__status2.html#adb28d5efd5e653e7b956b89ef761c6de">02181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html">cvmx_npei_ctl_status2_s</a>        <a class="code" href="unioncvmx__npei__ctl__status2.html#adb28d5efd5e653e7b956b89ef761c6de">cn52xxp1</a>;
<a name="l02182"></a><a class="code" href="unioncvmx__npei__ctl__status2.html#a23ca67c9a2782c28b6c08491c12c6657">02182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html">cvmx_npei_ctl_status2_s</a>        <a class="code" href="unioncvmx__npei__ctl__status2.html#a23ca67c9a2782c28b6c08491c12c6657">cn56xx</a>;
<a name="l02183"></a><a class="code" href="unioncvmx__npei__ctl__status2.html#a920548309bd414dabd4c7801a8569b5d">02183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__ctl__status2_1_1cvmx__npei__ctl__status2__s.html">cvmx_npei_ctl_status2_s</a>        <a class="code" href="unioncvmx__npei__ctl__status2.html#a920548309bd414dabd4c7801a8569b5d">cn56xxp1</a>;
<a name="l02184"></a>02184 };
<a name="l02185"></a><a class="code" href="cvmx-npei-defs_8h.html#a359c5732ec9bab0e49896b81a7a9cd13">02185</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__ctl__status2.html" title="cvmx_npei_ctl_status2">cvmx_npei_ctl_status2</a> <a class="code" href="unioncvmx__npei__ctl__status2.html" title="cvmx_npei_ctl_status2">cvmx_npei_ctl_status2_t</a>;
<a name="l02186"></a>02186 <span class="comment"></span>
<a name="l02187"></a>02187 <span class="comment">/**</span>
<a name="l02188"></a>02188 <span class="comment"> * cvmx_npei_data_out_cnt</span>
<a name="l02189"></a>02189 <span class="comment"> *</span>
<a name="l02190"></a>02190 <span class="comment"> * NPEI_DATA_OUT_CNT = NPEI DATA OUT COUNT</span>
<a name="l02191"></a>02191 <span class="comment"> *</span>
<a name="l02192"></a>02192 <span class="comment"> * The EXEC data out fifo-count and the data unload counter.</span>
<a name="l02193"></a>02193 <span class="comment"> */</span>
<a name="l02194"></a><a class="code" href="unioncvmx__npei__data__out__cnt.html">02194</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__data__out__cnt.html" title="cvmx_npei_data_out_cnt">cvmx_npei_data_out_cnt</a> {
<a name="l02195"></a><a class="code" href="unioncvmx__npei__data__out__cnt.html#ae87e629076640c6910e47fba1c88d923">02195</a>     uint64_t <a class="code" href="unioncvmx__npei__data__out__cnt.html#ae87e629076640c6910e47fba1c88d923">u64</a>;
<a name="l02196"></a><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html">02196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html">cvmx_npei_data_out_cnt_s</a> {
<a name="l02197"></a>02197 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02198"></a>02198 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a1d528b18de82334a3bcfa2230ea714c9">reserved_44_63</a>               : 20;
<a name="l02199"></a>02199     uint64_t <a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a8fad03a656abf02e9dce76cd1652ecba">p1_ucnt</a>                      : 16; <span class="comment">/**&lt; PCIE-Port1 Fifo Unload Count. This counter is</span>
<a name="l02200"></a>02200 <span class="comment">                                                         incremented by &apos;1&apos; every time a word is removed</span>
<a name="l02201"></a>02201 <span class="comment">                                                         from the Data Out FIFO, whose count is shown in</span>
<a name="l02202"></a>02202 <span class="comment">                                                         P0_FCNT. */</span>
<a name="l02203"></a>02203     uint64_t <a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#aa6854e999207bb387dba7e82b90101be">p1_fcnt</a>                      : 6;  <span class="comment">/**&lt; PCIE-Port1 Data Out Fifo Count. Number of address</span>
<a name="l02204"></a>02204 <span class="comment">                                                         data words to be sent out the PCIe port presently</span>
<a name="l02205"></a>02205 <span class="comment">                                                         buffered in the FIFO. */</span>
<a name="l02206"></a>02206     uint64_t <a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a243556c201c94dbbb57e3b257d03c256">p0_ucnt</a>                      : 16; <span class="comment">/**&lt; PCIE-Port0 Fifo Unload Count. This counter is</span>
<a name="l02207"></a>02207 <span class="comment">                                                         incremented by &apos;1&apos; every time a word is removed</span>
<a name="l02208"></a>02208 <span class="comment">                                                         from the Data Out FIFO, whose count is shown in</span>
<a name="l02209"></a>02209 <span class="comment">                                                         P0_FCNT. */</span>
<a name="l02210"></a>02210     uint64_t <a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a7169016bc385a4eb664061d4773a64cf">p0_fcnt</a>                      : 6;  <span class="comment">/**&lt; PCIE-Port0 Data Out Fifo Count. Number of address</span>
<a name="l02211"></a>02211 <span class="comment">                                                         data words to be sent out the PCIe port presently</span>
<a name="l02212"></a>02212 <span class="comment">                                                         buffered in the FIFO. */</span>
<a name="l02213"></a>02213 <span class="preprocessor">#else</span>
<a name="l02214"></a><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a7169016bc385a4eb664061d4773a64cf">02214</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a7169016bc385a4eb664061d4773a64cf">p0_fcnt</a>                      : 6;
<a name="l02215"></a><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a243556c201c94dbbb57e3b257d03c256">02215</a>     uint64_t <a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a243556c201c94dbbb57e3b257d03c256">p0_ucnt</a>                      : 16;
<a name="l02216"></a><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#aa6854e999207bb387dba7e82b90101be">02216</a>     uint64_t <a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#aa6854e999207bb387dba7e82b90101be">p1_fcnt</a>                      : 6;
<a name="l02217"></a><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a8fad03a656abf02e9dce76cd1652ecba">02217</a>     uint64_t <a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a8fad03a656abf02e9dce76cd1652ecba">p1_ucnt</a>                      : 16;
<a name="l02218"></a><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a1d528b18de82334a3bcfa2230ea714c9">02218</a>     uint64_t <a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html#a1d528b18de82334a3bcfa2230ea714c9">reserved_44_63</a>               : 20;
<a name="l02219"></a>02219 <span class="preprocessor">#endif</span>
<a name="l02220"></a>02220 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__data__out__cnt.html#ac7536e2eec9ebab9082856999d63644a">s</a>;
<a name="l02221"></a><a class="code" href="unioncvmx__npei__data__out__cnt.html#a6521fa6d29e5bd9c05b6c35047c05338">02221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html">cvmx_npei_data_out_cnt_s</a>       <a class="code" href="unioncvmx__npei__data__out__cnt.html#a6521fa6d29e5bd9c05b6c35047c05338">cn52xx</a>;
<a name="l02222"></a><a class="code" href="unioncvmx__npei__data__out__cnt.html#ae73a46f91264eab626ed6f8873d4dcf0">02222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html">cvmx_npei_data_out_cnt_s</a>       <a class="code" href="unioncvmx__npei__data__out__cnt.html#ae73a46f91264eab626ed6f8873d4dcf0">cn52xxp1</a>;
<a name="l02223"></a><a class="code" href="unioncvmx__npei__data__out__cnt.html#acc5faf55d5aa43015f6c2a588de32b7d">02223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html">cvmx_npei_data_out_cnt_s</a>       <a class="code" href="unioncvmx__npei__data__out__cnt.html#acc5faf55d5aa43015f6c2a588de32b7d">cn56xx</a>;
<a name="l02224"></a><a class="code" href="unioncvmx__npei__data__out__cnt.html#a4b76b72d21aab7b144afcfd492e5ecb8">02224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__data__out__cnt_1_1cvmx__npei__data__out__cnt__s.html">cvmx_npei_data_out_cnt_s</a>       <a class="code" href="unioncvmx__npei__data__out__cnt.html#a4b76b72d21aab7b144afcfd492e5ecb8">cn56xxp1</a>;
<a name="l02225"></a>02225 };
<a name="l02226"></a><a class="code" href="cvmx-npei-defs_8h.html#a3eef87380b365d6a1fdc9cb651290904">02226</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__data__out__cnt.html" title="cvmx_npei_data_out_cnt">cvmx_npei_data_out_cnt</a> <a class="code" href="unioncvmx__npei__data__out__cnt.html" title="cvmx_npei_data_out_cnt">cvmx_npei_data_out_cnt_t</a>;
<a name="l02227"></a>02227 <span class="comment"></span>
<a name="l02228"></a>02228 <span class="comment">/**</span>
<a name="l02229"></a>02229 <span class="comment"> * cvmx_npei_dbg_data</span>
<a name="l02230"></a>02230 <span class="comment"> *</span>
<a name="l02231"></a>02231 <span class="comment"> * NPEI_DBG_DATA = NPEI Debug Data Register</span>
<a name="l02232"></a>02232 <span class="comment"> *</span>
<a name="l02233"></a>02233 <span class="comment"> * Value returned on the debug-data lines from the RSLs</span>
<a name="l02234"></a>02234 <span class="comment"> */</span>
<a name="l02235"></a><a class="code" href="unioncvmx__npei__dbg__data.html">02235</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dbg__data.html" title="cvmx_npei_dbg_data">cvmx_npei_dbg_data</a> {
<a name="l02236"></a><a class="code" href="unioncvmx__npei__dbg__data.html#a9781367c53f12193dca69d7952b3733d">02236</a>     uint64_t <a class="code" href="unioncvmx__npei__dbg__data.html#a9781367c53f12193dca69d7952b3733d">u64</a>;
<a name="l02237"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html">02237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html">cvmx_npei_dbg_data_s</a> {
<a name="l02238"></a>02238 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02239"></a>02239 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#acb986d1e0b241bd97a0648108affc6c5">reserved_28_63</a>               : 36;
<a name="l02240"></a>02240     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#a437557629ee360fedeac2c7e614c2e7f">qlm0_rev_lanes</a>               : 1;  <span class="comment">/**&lt; Lane reversal for PCIe port 0 */</span>
<a name="l02241"></a>02241     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#ae7ac7be73e0eb35731a2c4f24b173e51">reserved_25_26</a>               : 2;
<a name="l02242"></a>02242     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#a7bfc35381f4ce5f43b92f1a1c7e40a37">qlm1_spd</a>                     : 2;  <span class="comment">/**&lt; Sets the QLM1 frequency</span>
<a name="l02243"></a>02243 <span class="comment">                                                         0=1.25 Gbaud</span>
<a name="l02244"></a>02244 <span class="comment">                                                         1=2.5 Gbaud</span>
<a name="l02245"></a>02245 <span class="comment">                                                         2=3.125 Gbaud</span>
<a name="l02246"></a>02246 <span class="comment">                                                         3=3.75 Gbaud */</span>
<a name="l02247"></a>02247     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#aa6f314734639668484dd214bf0c01b19">c_mul</a>                        : 5;  <span class="comment">/**&lt; PLL_MUL pins sampled at DCOK assertion</span>
<a name="l02248"></a>02248 <span class="comment">                                                         Core frequency = 50MHz*C_MUL */</span>
<a name="l02249"></a>02249     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#a3c5750d795a75a8f10b2604e084c93a7">dsel_ext</a>                     : 1;  <span class="comment">/**&lt; Allows changes in the external pins to set the</span>
<a name="l02250"></a>02250 <span class="comment">                                                         debug select value. */</span>
<a name="l02251"></a>02251     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#ab66fa52fc5a0c33288fbaa90bdc34b7d">data</a>                         : 17; <span class="comment">/**&lt; Value on the debug data lines. */</span>
<a name="l02252"></a>02252 <span class="preprocessor">#else</span>
<a name="l02253"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#ab66fa52fc5a0c33288fbaa90bdc34b7d">02253</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#ab66fa52fc5a0c33288fbaa90bdc34b7d">data</a>                         : 17;
<a name="l02254"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#a3c5750d795a75a8f10b2604e084c93a7">02254</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#a3c5750d795a75a8f10b2604e084c93a7">dsel_ext</a>                     : 1;
<a name="l02255"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#aa6f314734639668484dd214bf0c01b19">02255</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#aa6f314734639668484dd214bf0c01b19">c_mul</a>                        : 5;
<a name="l02256"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#a7bfc35381f4ce5f43b92f1a1c7e40a37">02256</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#a7bfc35381f4ce5f43b92f1a1c7e40a37">qlm1_spd</a>                     : 2;
<a name="l02257"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#ae7ac7be73e0eb35731a2c4f24b173e51">02257</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#ae7ac7be73e0eb35731a2c4f24b173e51">reserved_25_26</a>               : 2;
<a name="l02258"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#a437557629ee360fedeac2c7e614c2e7f">02258</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#a437557629ee360fedeac2c7e614c2e7f">qlm0_rev_lanes</a>               : 1;
<a name="l02259"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#acb986d1e0b241bd97a0648108affc6c5">02259</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__s.html#acb986d1e0b241bd97a0648108affc6c5">reserved_28_63</a>               : 36;
<a name="l02260"></a>02260 <span class="preprocessor">#endif</span>
<a name="l02261"></a>02261 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dbg__data.html#a90305f74cd96bc1126b5b8f6f88228aa">s</a>;
<a name="l02262"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html">02262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html">cvmx_npei_dbg_data_cn52xx</a> {
<a name="l02263"></a>02263 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02264"></a>02264 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#ad78094b32d18642930fec0065b37c96d">reserved_29_63</a>               : 35;
<a name="l02265"></a>02265     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#aa26c8bcbebf4a5285fb3ccd24df69ed7">qlm0_link_width</a>              : 1;  <span class="comment">/**&lt; Link width of PCIe port 0</span>
<a name="l02266"></a>02266 <span class="comment">                                                         0 = PCIe port 0 is 2 lanes,</span>
<a name="l02267"></a>02267 <span class="comment">                                                             2 lane PCIe port 1 exists</span>
<a name="l02268"></a>02268 <span class="comment">                                                         1 = PCIe port 0 is 4 lanes,</span>
<a name="l02269"></a>02269 <span class="comment">                                                             PCIe port 1 does not exist */</span>
<a name="l02270"></a>02270     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#aa5e85c51c73460eec3c72f44740c240e">qlm0_rev_lanes</a>               : 1;  <span class="comment">/**&lt; Lane reversal for PCIe port 0 */</span>
<a name="l02271"></a>02271     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#a3ddad1f1432fa0e98fe6a18b640ec67c">qlm1_mode</a>                    : 2;  <span class="comment">/**&lt; Sets the QLM1 Mode</span>
<a name="l02272"></a>02272 <span class="comment">                                                         0=Reserved</span>
<a name="l02273"></a>02273 <span class="comment">                                                         1=XAUI</span>
<a name="l02274"></a>02274 <span class="comment">                                                         2=SGMII</span>
<a name="l02275"></a>02275 <span class="comment">                                                         3=PICMG */</span>
<a name="l02276"></a>02276     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#aab15d230c6fee5d825a630dac68595c5">qlm1_spd</a>                     : 2;  <span class="comment">/**&lt; Sets the QLM1 frequency</span>
<a name="l02277"></a>02277 <span class="comment">                                                         0=1.25 Gbaud</span>
<a name="l02278"></a>02278 <span class="comment">                                                         1=2.5 Gbaud</span>
<a name="l02279"></a>02279 <span class="comment">                                                         2=3.125 Gbaud</span>
<a name="l02280"></a>02280 <span class="comment">                                                         3=3.75 Gbaud */</span>
<a name="l02281"></a>02281     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#ad398570e4a2a14afc3ee091f42618204">c_mul</a>                        : 5;  <span class="comment">/**&lt; PLL_MUL pins sampled at DCOK assertion</span>
<a name="l02282"></a>02282 <span class="comment">                                                         Core frequency = 50MHz*C_MUL */</span>
<a name="l02283"></a>02283     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#ab9cd588abafad5bed7a6aa23a4b0f965">dsel_ext</a>                     : 1;  <span class="comment">/**&lt; Allows changes in the external pins to set the</span>
<a name="l02284"></a>02284 <span class="comment">                                                         debug select value. */</span>
<a name="l02285"></a>02285     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#a7640d1f8dc7765e49bdc56308a636799">data</a>                         : 17; <span class="comment">/**&lt; Value on the debug data lines. */</span>
<a name="l02286"></a>02286 <span class="preprocessor">#else</span>
<a name="l02287"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#a7640d1f8dc7765e49bdc56308a636799">02287</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#a7640d1f8dc7765e49bdc56308a636799">data</a>                         : 17;
<a name="l02288"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#ab9cd588abafad5bed7a6aa23a4b0f965">02288</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#ab9cd588abafad5bed7a6aa23a4b0f965">dsel_ext</a>                     : 1;
<a name="l02289"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#ad398570e4a2a14afc3ee091f42618204">02289</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#ad398570e4a2a14afc3ee091f42618204">c_mul</a>                        : 5;
<a name="l02290"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#aab15d230c6fee5d825a630dac68595c5">02290</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#aab15d230c6fee5d825a630dac68595c5">qlm1_spd</a>                     : 2;
<a name="l02291"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#a3ddad1f1432fa0e98fe6a18b640ec67c">02291</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#a3ddad1f1432fa0e98fe6a18b640ec67c">qlm1_mode</a>                    : 2;
<a name="l02292"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#aa5e85c51c73460eec3c72f44740c240e">02292</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#aa5e85c51c73460eec3c72f44740c240e">qlm0_rev_lanes</a>               : 1;
<a name="l02293"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#aa26c8bcbebf4a5285fb3ccd24df69ed7">02293</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#aa26c8bcbebf4a5285fb3ccd24df69ed7">qlm0_link_width</a>              : 1;
<a name="l02294"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#ad78094b32d18642930fec0065b37c96d">02294</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html#ad78094b32d18642930fec0065b37c96d">reserved_29_63</a>               : 35;
<a name="l02295"></a>02295 <span class="preprocessor">#endif</span>
<a name="l02296"></a>02296 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dbg__data.html#a896b174a30c484f2e2be9b856c17bc5d">cn52xx</a>;
<a name="l02297"></a><a class="code" href="unioncvmx__npei__dbg__data.html#acaf04ba007c681ac0911bc6dee2455df">02297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn52xx.html">cvmx_npei_dbg_data_cn52xx</a>      <a class="code" href="unioncvmx__npei__dbg__data.html#acaf04ba007c681ac0911bc6dee2455df">cn52xxp1</a>;
<a name="l02298"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html">02298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html">cvmx_npei_dbg_data_cn56xx</a> {
<a name="l02299"></a>02299 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02300"></a>02300 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a09c8f6cba77e5579a30dbbd9bf7197cc">reserved_29_63</a>               : 35;
<a name="l02301"></a>02301     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a5d61e1869289cf4c9b0a116aa88f07ef">qlm2_rev_lanes</a>               : 1;  <span class="comment">/**&lt; Lane reversal for PCIe port 1 */</span>
<a name="l02302"></a>02302     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#ac33fdd962cc1bdfc088fc1ad1a4ca60e">qlm0_rev_lanes</a>               : 1;  <span class="comment">/**&lt; Lane reversal for PCIe port 0 */</span>
<a name="l02303"></a>02303     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a34f8e37b3aef9de6e2be0c2ddfcb73ef">qlm3_spd</a>                     : 2;  <span class="comment">/**&lt; Sets the QLM3 frequency</span>
<a name="l02304"></a>02304 <span class="comment">                                                         0=1.25 Gbaud</span>
<a name="l02305"></a>02305 <span class="comment">                                                         1=2.5 Gbaud</span>
<a name="l02306"></a>02306 <span class="comment">                                                         2=3.125 Gbaud</span>
<a name="l02307"></a>02307 <span class="comment">                                                         3=3.75 Gbaud */</span>
<a name="l02308"></a>02308     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a792d389ce0298a971f85db485d12413c">qlm1_spd</a>                     : 2;  <span class="comment">/**&lt; Sets the QLM1 frequency</span>
<a name="l02309"></a>02309 <span class="comment">                                                         0=1.25 Gbaud</span>
<a name="l02310"></a>02310 <span class="comment">                                                         1=2.5 Gbaud</span>
<a name="l02311"></a>02311 <span class="comment">                                                         2=3.125 Gbaud</span>
<a name="l02312"></a>02312 <span class="comment">                                                         3=3.75 Gbaud */</span>
<a name="l02313"></a>02313     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a4e0e78d5a2a5fa01f41cd38d79e50b32">c_mul</a>                        : 5;  <span class="comment">/**&lt; PLL_MUL pins sampled at DCOK assertion</span>
<a name="l02314"></a>02314 <span class="comment">                                                         Core frequency = 50MHz*C_MUL */</span>
<a name="l02315"></a>02315     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a0ff773ff08c74fb83ccaa68c7d3e9966">dsel_ext</a>                     : 1;  <span class="comment">/**&lt; Allows changes in the external pins to set the</span>
<a name="l02316"></a>02316 <span class="comment">                                                         debug select value. */</span>
<a name="l02317"></a>02317     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a81215d72c80c8f71619c00416a196066">data</a>                         : 17; <span class="comment">/**&lt; Value on the debug data lines. */</span>
<a name="l02318"></a>02318 <span class="preprocessor">#else</span>
<a name="l02319"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a81215d72c80c8f71619c00416a196066">02319</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a81215d72c80c8f71619c00416a196066">data</a>                         : 17;
<a name="l02320"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a0ff773ff08c74fb83ccaa68c7d3e9966">02320</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a0ff773ff08c74fb83ccaa68c7d3e9966">dsel_ext</a>                     : 1;
<a name="l02321"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a4e0e78d5a2a5fa01f41cd38d79e50b32">02321</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a4e0e78d5a2a5fa01f41cd38d79e50b32">c_mul</a>                        : 5;
<a name="l02322"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a792d389ce0298a971f85db485d12413c">02322</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a792d389ce0298a971f85db485d12413c">qlm1_spd</a>                     : 2;
<a name="l02323"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a34f8e37b3aef9de6e2be0c2ddfcb73ef">02323</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a34f8e37b3aef9de6e2be0c2ddfcb73ef">qlm3_spd</a>                     : 2;
<a name="l02324"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#ac33fdd962cc1bdfc088fc1ad1a4ca60e">02324</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#ac33fdd962cc1bdfc088fc1ad1a4ca60e">qlm0_rev_lanes</a>               : 1;
<a name="l02325"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a5d61e1869289cf4c9b0a116aa88f07ef">02325</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a5d61e1869289cf4c9b0a116aa88f07ef">qlm2_rev_lanes</a>               : 1;
<a name="l02326"></a><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a09c8f6cba77e5579a30dbbd9bf7197cc">02326</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html#a09c8f6cba77e5579a30dbbd9bf7197cc">reserved_29_63</a>               : 35;
<a name="l02327"></a>02327 <span class="preprocessor">#endif</span>
<a name="l02328"></a>02328 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dbg__data.html#aa1312692dd8c246d8d350cb9979ff9b8">cn56xx</a>;
<a name="l02329"></a><a class="code" href="unioncvmx__npei__dbg__data.html#ac815a676fc36c0f29aabf38d0a5d141c">02329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dbg__data_1_1cvmx__npei__dbg__data__cn56xx.html">cvmx_npei_dbg_data_cn56xx</a>      <a class="code" href="unioncvmx__npei__dbg__data.html#ac815a676fc36c0f29aabf38d0a5d141c">cn56xxp1</a>;
<a name="l02330"></a>02330 };
<a name="l02331"></a><a class="code" href="cvmx-npei-defs_8h.html#ab1db9e34906d1aa9e4868e8ab778f9f7">02331</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dbg__data.html" title="cvmx_npei_dbg_data">cvmx_npei_dbg_data</a> <a class="code" href="unioncvmx__npei__dbg__data.html" title="cvmx_npei_dbg_data">cvmx_npei_dbg_data_t</a>;
<a name="l02332"></a>02332 <span class="comment"></span>
<a name="l02333"></a>02333 <span class="comment">/**</span>
<a name="l02334"></a>02334 <span class="comment"> * cvmx_npei_dbg_select</span>
<a name="l02335"></a>02335 <span class="comment"> *</span>
<a name="l02336"></a>02336 <span class="comment"> * NPEI_DBG_SELECT = Debug Select Register</span>
<a name="l02337"></a>02337 <span class="comment"> *</span>
<a name="l02338"></a>02338 <span class="comment"> * Contains the debug select value last written to the RSLs.</span>
<a name="l02339"></a>02339 <span class="comment"> */</span>
<a name="l02340"></a><a class="code" href="unioncvmx__npei__dbg__select.html">02340</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dbg__select.html" title="cvmx_npei_dbg_select">cvmx_npei_dbg_select</a> {
<a name="l02341"></a><a class="code" href="unioncvmx__npei__dbg__select.html#a5cd648a808d78a85fd6652351c6fc90d">02341</a>     uint64_t <a class="code" href="unioncvmx__npei__dbg__select.html#a5cd648a808d78a85fd6652351c6fc90d">u64</a>;
<a name="l02342"></a><a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html">02342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html">cvmx_npei_dbg_select_s</a> {
<a name="l02343"></a>02343 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02344"></a>02344 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html#a7fe87cafed90cfda923e0dff71229d5e">reserved_16_63</a>               : 48;
<a name="l02345"></a>02345     uint64_t <a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html#a3235d27998f5361acdbf0f8ce0d0ed3e">dbg_sel</a>                      : 16; <span class="comment">/**&lt; When this register is written its value is sent to</span>
<a name="l02346"></a>02346 <span class="comment">                                                         all RSLs. */</span>
<a name="l02347"></a>02347 <span class="preprocessor">#else</span>
<a name="l02348"></a><a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html#a3235d27998f5361acdbf0f8ce0d0ed3e">02348</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html#a3235d27998f5361acdbf0f8ce0d0ed3e">dbg_sel</a>                      : 16;
<a name="l02349"></a><a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html#a7fe87cafed90cfda923e0dff71229d5e">02349</a>     uint64_t <a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html#a7fe87cafed90cfda923e0dff71229d5e">reserved_16_63</a>               : 48;
<a name="l02350"></a>02350 <span class="preprocessor">#endif</span>
<a name="l02351"></a>02351 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dbg__select.html#a88abc08d2baf950621602d25b5492bf3">s</a>;
<a name="l02352"></a><a class="code" href="unioncvmx__npei__dbg__select.html#a1978a320a100f3e387115ed6e7caefaa">02352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html">cvmx_npei_dbg_select_s</a>         <a class="code" href="unioncvmx__npei__dbg__select.html#a1978a320a100f3e387115ed6e7caefaa">cn52xx</a>;
<a name="l02353"></a><a class="code" href="unioncvmx__npei__dbg__select.html#a416d772f28a4dbc87b268ba5fead72a8">02353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html">cvmx_npei_dbg_select_s</a>         <a class="code" href="unioncvmx__npei__dbg__select.html#a416d772f28a4dbc87b268ba5fead72a8">cn52xxp1</a>;
<a name="l02354"></a><a class="code" href="unioncvmx__npei__dbg__select.html#a7ddda7ce1d2c51229807036f2d942c92">02354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html">cvmx_npei_dbg_select_s</a>         <a class="code" href="unioncvmx__npei__dbg__select.html#a7ddda7ce1d2c51229807036f2d942c92">cn56xx</a>;
<a name="l02355"></a><a class="code" href="unioncvmx__npei__dbg__select.html#a4da6173f75d0e78cb763a67e029da2b6">02355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dbg__select_1_1cvmx__npei__dbg__select__s.html">cvmx_npei_dbg_select_s</a>         <a class="code" href="unioncvmx__npei__dbg__select.html#a4da6173f75d0e78cb763a67e029da2b6">cn56xxp1</a>;
<a name="l02356"></a>02356 };
<a name="l02357"></a><a class="code" href="cvmx-npei-defs_8h.html#a4bda71a3c5e6726c636787c4eac1bf07">02357</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dbg__select.html" title="cvmx_npei_dbg_select">cvmx_npei_dbg_select</a> <a class="code" href="unioncvmx__npei__dbg__select.html" title="cvmx_npei_dbg_select">cvmx_npei_dbg_select_t</a>;
<a name="l02358"></a>02358 <span class="comment"></span>
<a name="l02359"></a>02359 <span class="comment">/**</span>
<a name="l02360"></a>02360 <span class="comment"> * cvmx_npei_dma#_counts</span>
<a name="l02361"></a>02361 <span class="comment"> *</span>
<a name="l02362"></a>02362 <span class="comment"> * NPEI_DMA[0..4]_COUNTS = DMA Instruction Counts</span>
<a name="l02363"></a>02363 <span class="comment"> *</span>
<a name="l02364"></a>02364 <span class="comment"> * Values for determing the number of instructions for DMA[0..4] in the NPEI.</span>
<a name="l02365"></a>02365 <span class="comment"> */</span>
<a name="l02366"></a><a class="code" href="unioncvmx__npei__dmax__counts.html">02366</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dmax__counts.html" title="cvmx_npei_dma::_counts">cvmx_npei_dmax_counts</a> {
<a name="l02367"></a><a class="code" href="unioncvmx__npei__dmax__counts.html#ae6e06e18fffc2ca193a9b524edcc2671">02367</a>     uint64_t <a class="code" href="unioncvmx__npei__dmax__counts.html#ae6e06e18fffc2ca193a9b524edcc2671">u64</a>;
<a name="l02368"></a><a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html">02368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html">cvmx_npei_dmax_counts_s</a> {
<a name="l02369"></a>02369 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02370"></a>02370 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html#ade34da4d5622f3c1a061324f44264fc4">reserved_39_63</a>               : 25;
<a name="l02371"></a>02371     uint64_t <a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html#a81b29745143e3258a27755941705f654">fcnt</a>                         : 7;  <span class="comment">/**&lt; Number of words in the Instruction FIFO. */</span>
<a name="l02372"></a>02372     uint64_t <a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html#a758f69d7869afbf6b8945ab42f8b8f5c">dbell</a>                        : 32; <span class="comment">/**&lt; Number of available words of Instructions to read. */</span>
<a name="l02373"></a>02373 <span class="preprocessor">#else</span>
<a name="l02374"></a><a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html#a758f69d7869afbf6b8945ab42f8b8f5c">02374</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html#a758f69d7869afbf6b8945ab42f8b8f5c">dbell</a>                        : 32;
<a name="l02375"></a><a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html#a81b29745143e3258a27755941705f654">02375</a>     uint64_t <a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html#a81b29745143e3258a27755941705f654">fcnt</a>                         : 7;
<a name="l02376"></a><a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html#ade34da4d5622f3c1a061324f44264fc4">02376</a>     uint64_t <a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html#ade34da4d5622f3c1a061324f44264fc4">reserved_39_63</a>               : 25;
<a name="l02377"></a>02377 <span class="preprocessor">#endif</span>
<a name="l02378"></a>02378 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dmax__counts.html#a6e750e7224d76b7cb468586cd93cba79">s</a>;
<a name="l02379"></a><a class="code" href="unioncvmx__npei__dmax__counts.html#a49cf8b56316ccd8df0f0ea03f1e39541">02379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html">cvmx_npei_dmax_counts_s</a>        <a class="code" href="unioncvmx__npei__dmax__counts.html#a49cf8b56316ccd8df0f0ea03f1e39541">cn52xx</a>;
<a name="l02380"></a><a class="code" href="unioncvmx__npei__dmax__counts.html#a145a2484b6709eb43ec6040ad751a828">02380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html">cvmx_npei_dmax_counts_s</a>        <a class="code" href="unioncvmx__npei__dmax__counts.html#a145a2484b6709eb43ec6040ad751a828">cn52xxp1</a>;
<a name="l02381"></a><a class="code" href="unioncvmx__npei__dmax__counts.html#aa4738a9ba89c65693727bde2ca2e68c5">02381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html">cvmx_npei_dmax_counts_s</a>        <a class="code" href="unioncvmx__npei__dmax__counts.html#aa4738a9ba89c65693727bde2ca2e68c5">cn56xx</a>;
<a name="l02382"></a><a class="code" href="unioncvmx__npei__dmax__counts.html#a27b1b10b5913294127415d90474de575">02382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__counts_1_1cvmx__npei__dmax__counts__s.html">cvmx_npei_dmax_counts_s</a>        <a class="code" href="unioncvmx__npei__dmax__counts.html#a27b1b10b5913294127415d90474de575">cn56xxp1</a>;
<a name="l02383"></a>02383 };
<a name="l02384"></a><a class="code" href="cvmx-npei-defs_8h.html#a0a50f574f2a1aa54a8cbc80270a31db6">02384</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dmax__counts.html" title="cvmx_npei_dma::_counts">cvmx_npei_dmax_counts</a> <a class="code" href="unioncvmx__npei__dmax__counts.html" title="cvmx_npei_dma::_counts">cvmx_npei_dmax_counts_t</a>;
<a name="l02385"></a>02385 <span class="comment"></span>
<a name="l02386"></a>02386 <span class="comment">/**</span>
<a name="l02387"></a>02387 <span class="comment"> * cvmx_npei_dma#_dbell</span>
<a name="l02388"></a>02388 <span class="comment"> *</span>
<a name="l02389"></a>02389 <span class="comment"> * NPEI_DMA_DBELL[0..4] = DMA Door Bell</span>
<a name="l02390"></a>02390 <span class="comment"> *</span>
<a name="l02391"></a>02391 <span class="comment"> * The door bell register for DMA[0..4] queue.</span>
<a name="l02392"></a>02392 <span class="comment"> */</span>
<a name="l02393"></a><a class="code" href="unioncvmx__npei__dmax__dbell.html">02393</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dmax__dbell.html" title="cvmx_npei_dma::_dbell">cvmx_npei_dmax_dbell</a> {
<a name="l02394"></a><a class="code" href="unioncvmx__npei__dmax__dbell.html#a9111db7398f4734d6883c57db5604acc">02394</a>     uint32_t <a class="code" href="unioncvmx__npei__dmax__dbell.html#a9111db7398f4734d6883c57db5604acc">u32</a>;
<a name="l02395"></a><a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html">02395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html">cvmx_npei_dmax_dbell_s</a> {
<a name="l02396"></a>02396 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02397"></a>02397 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html#ae4a388980d27c39ae1b4b582c97e8893">reserved_16_31</a>               : 16;
<a name="l02398"></a>02398     uint32_t <a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html#aad15f81d020f9f8ac5d91b47bbd1614b">dbell</a>                        : 16; <span class="comment">/**&lt; The value written to this register is added to the</span>
<a name="l02399"></a>02399 <span class="comment">                                                         number of 8byte words to be read and processes for</span>
<a name="l02400"></a>02400 <span class="comment">                                                         the low priority dma queue. */</span>
<a name="l02401"></a>02401 <span class="preprocessor">#else</span>
<a name="l02402"></a><a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html#aad15f81d020f9f8ac5d91b47bbd1614b">02402</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html#aad15f81d020f9f8ac5d91b47bbd1614b">dbell</a>                        : 16;
<a name="l02403"></a><a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html#ae4a388980d27c39ae1b4b582c97e8893">02403</a>     uint32_t <a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html#ae4a388980d27c39ae1b4b582c97e8893">reserved_16_31</a>               : 16;
<a name="l02404"></a>02404 <span class="preprocessor">#endif</span>
<a name="l02405"></a>02405 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dmax__dbell.html#a1fb1e8d88e126551ad96e1233b512e45">s</a>;
<a name="l02406"></a><a class="code" href="unioncvmx__npei__dmax__dbell.html#a3b57d72799e6486566d1559ade5c43eb">02406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html">cvmx_npei_dmax_dbell_s</a>         <a class="code" href="unioncvmx__npei__dmax__dbell.html#a3b57d72799e6486566d1559ade5c43eb">cn52xx</a>;
<a name="l02407"></a><a class="code" href="unioncvmx__npei__dmax__dbell.html#adce2d2407c42159bd8a774212ac779ae">02407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html">cvmx_npei_dmax_dbell_s</a>         <a class="code" href="unioncvmx__npei__dmax__dbell.html#adce2d2407c42159bd8a774212ac779ae">cn52xxp1</a>;
<a name="l02408"></a><a class="code" href="unioncvmx__npei__dmax__dbell.html#a92a72fc5c7d6d6882d341fb4c4c17f96">02408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html">cvmx_npei_dmax_dbell_s</a>         <a class="code" href="unioncvmx__npei__dmax__dbell.html#a92a72fc5c7d6d6882d341fb4c4c17f96">cn56xx</a>;
<a name="l02409"></a><a class="code" href="unioncvmx__npei__dmax__dbell.html#a4890f73724063c4b6345b1e33e88273a">02409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__dbell_1_1cvmx__npei__dmax__dbell__s.html">cvmx_npei_dmax_dbell_s</a>         <a class="code" href="unioncvmx__npei__dmax__dbell.html#a4890f73724063c4b6345b1e33e88273a">cn56xxp1</a>;
<a name="l02410"></a>02410 };
<a name="l02411"></a><a class="code" href="cvmx-npei-defs_8h.html#a812a5d694c9627e2bd434fae1034fc8b">02411</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dmax__dbell.html" title="cvmx_npei_dma::_dbell">cvmx_npei_dmax_dbell</a> <a class="code" href="unioncvmx__npei__dmax__dbell.html" title="cvmx_npei_dma::_dbell">cvmx_npei_dmax_dbell_t</a>;
<a name="l02412"></a>02412 <span class="comment"></span>
<a name="l02413"></a>02413 <span class="comment">/**</span>
<a name="l02414"></a>02414 <span class="comment"> * cvmx_npei_dma#_ibuff_saddr</span>
<a name="l02415"></a>02415 <span class="comment"> *</span>
<a name="l02416"></a>02416 <span class="comment"> * NPEI_DMA[0..4]_IBUFF_SADDR = DMA Instruction Buffer Starting Address</span>
<a name="l02417"></a>02417 <span class="comment"> *</span>
<a name="l02418"></a>02418 <span class="comment"> * The address to start reading Instructions from for DMA[0..4].</span>
<a name="l02419"></a>02419 <span class="comment"> */</span>
<a name="l02420"></a><a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html">02420</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html" title="cvmx_npei_dma::_ibuff_saddr">cvmx_npei_dmax_ibuff_saddr</a> {
<a name="l02421"></a><a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html#a9f974fc39ed123638221cadaf1721dac">02421</a>     uint64_t <a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html#a9f974fc39ed123638221cadaf1721dac">u64</a>;
<a name="l02422"></a><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html">02422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html">cvmx_npei_dmax_ibuff_saddr_s</a> {
<a name="l02423"></a>02423 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02424"></a>02424 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#ab47b9b68cdc5ab7e5d28d1a938081540">reserved_37_63</a>               : 27;
<a name="l02425"></a>02425     uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#a8bc9692473d4df6186ab92595f8bf8f4">idle</a>                         : 1;  <span class="comment">/**&lt; DMA Engine IDLE state */</span>
<a name="l02426"></a>02426     uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#a1bfd31ff75a1930f4d180c1e2e347821">saddr</a>                        : 29; <span class="comment">/**&lt; The 128 byte aligned starting address to read the</span>
<a name="l02427"></a>02427 <span class="comment">                                                         first instruction. SADDR is address bit 35:7 of the</span>
<a name="l02428"></a>02428 <span class="comment">                                                         first instructions address. */</span>
<a name="l02429"></a>02429     uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#ae15c4e6d09dbf9d345f8c8cdc6151d2f">reserved_0_6</a>                 : 7;
<a name="l02430"></a>02430 <span class="preprocessor">#else</span>
<a name="l02431"></a><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#ae15c4e6d09dbf9d345f8c8cdc6151d2f">02431</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#ae15c4e6d09dbf9d345f8c8cdc6151d2f">reserved_0_6</a>                 : 7;
<a name="l02432"></a><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#a1bfd31ff75a1930f4d180c1e2e347821">02432</a>     uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#a1bfd31ff75a1930f4d180c1e2e347821">saddr</a>                        : 29;
<a name="l02433"></a><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#a8bc9692473d4df6186ab92595f8bf8f4">02433</a>     uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#a8bc9692473d4df6186ab92595f8bf8f4">idle</a>                         : 1;
<a name="l02434"></a><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#ab47b9b68cdc5ab7e5d28d1a938081540">02434</a>     uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html#ab47b9b68cdc5ab7e5d28d1a938081540">reserved_37_63</a>               : 27;
<a name="l02435"></a>02435 <span class="preprocessor">#endif</span>
<a name="l02436"></a>02436 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html#ac5cebe0eecd5ba729814872617904f9d">s</a>;
<a name="l02437"></a><a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html#a12150a0f9b113709486f8bbfd9448064">02437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html">cvmx_npei_dmax_ibuff_saddr_s</a>   <a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html#a12150a0f9b113709486f8bbfd9448064">cn52xx</a>;
<a name="l02438"></a><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html">02438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html">cvmx_npei_dmax_ibuff_saddr_cn52xxp1</a> {
<a name="l02439"></a>02439 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02440"></a>02440 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html#aa8e08815aafc46df5d08d0121bb7427d">reserved_36_63</a>               : 28;
<a name="l02441"></a>02441     uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html#a2487543bc7393cacc8bbd7a747b54c51">saddr</a>                        : 29; <span class="comment">/**&lt; The 128 byte aligned starting address to read the</span>
<a name="l02442"></a>02442 <span class="comment">                                                         first instruction. SADDR is address bit 35:7 of the</span>
<a name="l02443"></a>02443 <span class="comment">                                                         first instructions address. */</span>
<a name="l02444"></a>02444     uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html#a7910a26aba54697e3400f333b042f2fd">reserved_0_6</a>                 : 7;
<a name="l02445"></a>02445 <span class="preprocessor">#else</span>
<a name="l02446"></a><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html#a7910a26aba54697e3400f333b042f2fd">02446</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html#a7910a26aba54697e3400f333b042f2fd">reserved_0_6</a>                 : 7;
<a name="l02447"></a><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html#a2487543bc7393cacc8bbd7a747b54c51">02447</a>     uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html#a2487543bc7393cacc8bbd7a747b54c51">saddr</a>                        : 29;
<a name="l02448"></a><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html#aa8e08815aafc46df5d08d0121bb7427d">02448</a>     uint64_t <a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html#aa8e08815aafc46df5d08d0121bb7427d">reserved_36_63</a>               : 28;
<a name="l02449"></a>02449 <span class="preprocessor">#endif</span>
<a name="l02450"></a>02450 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html#aa17e193779448d25cdedb4cef5c7de42">cn52xxp1</a>;
<a name="l02451"></a><a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html#a9c9003c214cac41c7e27fb56715ecb62">02451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__s.html">cvmx_npei_dmax_ibuff_saddr_s</a>   <a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html#a9c9003c214cac41c7e27fb56715ecb62">cn56xx</a>;
<a name="l02452"></a><a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html#a6c9ab313769c506c0d29439f2aefb5f2">02452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__ibuff__saddr_1_1cvmx__npei__dmax__ibuff__saddr__cn52xxp1.html">cvmx_npei_dmax_ibuff_saddr_cn52xxp1</a> <a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html#a6c9ab313769c506c0d29439f2aefb5f2">cn56xxp1</a>;
<a name="l02453"></a>02453 };
<a name="l02454"></a><a class="code" href="cvmx-npei-defs_8h.html#ae86b7e474cea8b0eb5ee59ac99017944">02454</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html" title="cvmx_npei_dma::_ibuff_saddr">cvmx_npei_dmax_ibuff_saddr</a> <a class="code" href="unioncvmx__npei__dmax__ibuff__saddr.html" title="cvmx_npei_dma::_ibuff_saddr">cvmx_npei_dmax_ibuff_saddr_t</a>;
<a name="l02455"></a>02455 <span class="comment"></span>
<a name="l02456"></a>02456 <span class="comment">/**</span>
<a name="l02457"></a>02457 <span class="comment"> * cvmx_npei_dma#_naddr</span>
<a name="l02458"></a>02458 <span class="comment"> *</span>
<a name="l02459"></a>02459 <span class="comment"> * NPEI_DMA[0..4]_NADDR = DMA Next Ichunk Address</span>
<a name="l02460"></a>02460 <span class="comment"> *</span>
<a name="l02461"></a>02461 <span class="comment"> * Place NPEI will read the next Ichunk data from. This is valid when state is 0</span>
<a name="l02462"></a>02462 <span class="comment"> */</span>
<a name="l02463"></a><a class="code" href="unioncvmx__npei__dmax__naddr.html">02463</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dmax__naddr.html" title="cvmx_npei_dma::_naddr">cvmx_npei_dmax_naddr</a> {
<a name="l02464"></a><a class="code" href="unioncvmx__npei__dmax__naddr.html#afcd9df053e0567fdd501ffa5c7dd6db4">02464</a>     uint64_t <a class="code" href="unioncvmx__npei__dmax__naddr.html#afcd9df053e0567fdd501ffa5c7dd6db4">u64</a>;
<a name="l02465"></a><a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html">02465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html">cvmx_npei_dmax_naddr_s</a> {
<a name="l02466"></a>02466 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02467"></a>02467 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html#a7b70af9094fd576a46e1542bdbcf916a">reserved_36_63</a>               : 28;
<a name="l02468"></a>02468     uint64_t <a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html#accd63f0ddbf3bb4de78b9c509a8902fb">addr</a>                         : 36; <span class="comment">/**&lt; The next L2C address to read DMA# instructions</span>
<a name="l02469"></a>02469 <span class="comment">                                                         from. */</span>
<a name="l02470"></a>02470 <span class="preprocessor">#else</span>
<a name="l02471"></a><a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html#accd63f0ddbf3bb4de78b9c509a8902fb">02471</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html#accd63f0ddbf3bb4de78b9c509a8902fb">addr</a>                         : 36;
<a name="l02472"></a><a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html#a7b70af9094fd576a46e1542bdbcf916a">02472</a>     uint64_t <a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html#a7b70af9094fd576a46e1542bdbcf916a">reserved_36_63</a>               : 28;
<a name="l02473"></a>02473 <span class="preprocessor">#endif</span>
<a name="l02474"></a>02474 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dmax__naddr.html#a496e35eabdb699959d3eadfe459e62af">s</a>;
<a name="l02475"></a><a class="code" href="unioncvmx__npei__dmax__naddr.html#a88a574475ac5bfac4af4ff31211a4a82">02475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html">cvmx_npei_dmax_naddr_s</a>         <a class="code" href="unioncvmx__npei__dmax__naddr.html#a88a574475ac5bfac4af4ff31211a4a82">cn52xx</a>;
<a name="l02476"></a><a class="code" href="unioncvmx__npei__dmax__naddr.html#a23a4fc2bf7601af1f13efa8bf8d80e11">02476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html">cvmx_npei_dmax_naddr_s</a>         <a class="code" href="unioncvmx__npei__dmax__naddr.html#a23a4fc2bf7601af1f13efa8bf8d80e11">cn52xxp1</a>;
<a name="l02477"></a><a class="code" href="unioncvmx__npei__dmax__naddr.html#a6ea4ad933d681260d8466990f4090ef8">02477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html">cvmx_npei_dmax_naddr_s</a>         <a class="code" href="unioncvmx__npei__dmax__naddr.html#a6ea4ad933d681260d8466990f4090ef8">cn56xx</a>;
<a name="l02478"></a><a class="code" href="unioncvmx__npei__dmax__naddr.html#a523d8c43b74eef377778bf5345b676fc">02478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dmax__naddr_1_1cvmx__npei__dmax__naddr__s.html">cvmx_npei_dmax_naddr_s</a>         <a class="code" href="unioncvmx__npei__dmax__naddr.html#a523d8c43b74eef377778bf5345b676fc">cn56xxp1</a>;
<a name="l02479"></a>02479 };
<a name="l02480"></a><a class="code" href="cvmx-npei-defs_8h.html#a0a14dd24bd1ec781415cfd3e18ca783f">02480</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dmax__naddr.html" title="cvmx_npei_dma::_naddr">cvmx_npei_dmax_naddr</a> <a class="code" href="unioncvmx__npei__dmax__naddr.html" title="cvmx_npei_dma::_naddr">cvmx_npei_dmax_naddr_t</a>;
<a name="l02481"></a>02481 <span class="comment"></span>
<a name="l02482"></a>02482 <span class="comment">/**</span>
<a name="l02483"></a>02483 <span class="comment"> * cvmx_npei_dma0_int_level</span>
<a name="l02484"></a>02484 <span class="comment"> *</span>
<a name="l02485"></a>02485 <span class="comment"> * NPEI_DMA0_INT_LEVEL = NPEI DMA0 Interrupt Level</span>
<a name="l02486"></a>02486 <span class="comment"> *</span>
<a name="l02487"></a>02487 <span class="comment"> * Thresholds for DMA count and timer interrupts for DMA0.</span>
<a name="l02488"></a>02488 <span class="comment"> */</span>
<a name="l02489"></a><a class="code" href="unioncvmx__npei__dma0__int__level.html">02489</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma0__int__level.html" title="cvmx_npei_dma0_int_level">cvmx_npei_dma0_int_level</a> {
<a name="l02490"></a><a class="code" href="unioncvmx__npei__dma0__int__level.html#a61bccf966c8e211a711a78d92eb4ba57">02490</a>     uint64_t <a class="code" href="unioncvmx__npei__dma0__int__level.html#a61bccf966c8e211a711a78d92eb4ba57">u64</a>;
<a name="l02491"></a><a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html">02491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html">cvmx_npei_dma0_int_level_s</a> {
<a name="l02492"></a>02492 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02493"></a>02493 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html#ae34d7edcda3c03eac7484795ce22a141">time</a>                         : 32; <span class="comment">/**&lt; Whenever the DMA_CNT0 timer exceeds</span>
<a name="l02494"></a>02494 <span class="comment">                                                         this value, NPEI_INT_SUM[DTIME0] is set.</span>
<a name="l02495"></a>02495 <span class="comment">                                                         The DMA_CNT0 timer increments every core clock</span>
<a name="l02496"></a>02496 <span class="comment">                                                         whenever NPEI_DMA_CNTS[DMA0]!=0, and is cleared</span>
<a name="l02497"></a>02497 <span class="comment">                                                         when NPEI_INT_SUM[DTIME0] is written with one. */</span>
<a name="l02498"></a>02498     uint64_t <a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html#a93f70ae8575ea80320923addc04baa09">cnt</a>                          : 32; <span class="comment">/**&lt; Whenever NPEI_DMA_CNTS[DMA0] exceeds this value,</span>
<a name="l02499"></a>02499 <span class="comment">                                                         NPEI_INT_SUM[DCNT0] is set. */</span>
<a name="l02500"></a>02500 <span class="preprocessor">#else</span>
<a name="l02501"></a><a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html#a93f70ae8575ea80320923addc04baa09">02501</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html#a93f70ae8575ea80320923addc04baa09">cnt</a>                          : 32;
<a name="l02502"></a><a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html#ae34d7edcda3c03eac7484795ce22a141">02502</a>     uint64_t <a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html#ae34d7edcda3c03eac7484795ce22a141">time</a>                         : 32;
<a name="l02503"></a>02503 <span class="preprocessor">#endif</span>
<a name="l02504"></a>02504 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma0__int__level.html#a3d71425ac462d25a1f51355da5757015">s</a>;
<a name="l02505"></a><a class="code" href="unioncvmx__npei__dma0__int__level.html#aa6ab349ed369230ab099719da1f3fbb2">02505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html">cvmx_npei_dma0_int_level_s</a>     <a class="code" href="unioncvmx__npei__dma0__int__level.html#aa6ab349ed369230ab099719da1f3fbb2">cn52xx</a>;
<a name="l02506"></a><a class="code" href="unioncvmx__npei__dma0__int__level.html#abb450a56f6bc7708cce6d68c1a3831a9">02506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html">cvmx_npei_dma0_int_level_s</a>     <a class="code" href="unioncvmx__npei__dma0__int__level.html#abb450a56f6bc7708cce6d68c1a3831a9">cn52xxp1</a>;
<a name="l02507"></a><a class="code" href="unioncvmx__npei__dma0__int__level.html#a275d052f0cf4b8310a789dc91c357b47">02507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html">cvmx_npei_dma0_int_level_s</a>     <a class="code" href="unioncvmx__npei__dma0__int__level.html#a275d052f0cf4b8310a789dc91c357b47">cn56xx</a>;
<a name="l02508"></a><a class="code" href="unioncvmx__npei__dma0__int__level.html#abcfa2b8a851ea78ea74c260373f8458a">02508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma0__int__level_1_1cvmx__npei__dma0__int__level__s.html">cvmx_npei_dma0_int_level_s</a>     <a class="code" href="unioncvmx__npei__dma0__int__level.html#abcfa2b8a851ea78ea74c260373f8458a">cn56xxp1</a>;
<a name="l02509"></a>02509 };
<a name="l02510"></a><a class="code" href="cvmx-npei-defs_8h.html#a36ef182dabb4fb53ddb52c1b22ca11e9">02510</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma0__int__level.html" title="cvmx_npei_dma0_int_level">cvmx_npei_dma0_int_level</a> <a class="code" href="unioncvmx__npei__dma0__int__level.html" title="cvmx_npei_dma0_int_level">cvmx_npei_dma0_int_level_t</a>;
<a name="l02511"></a>02511 <span class="comment"></span>
<a name="l02512"></a>02512 <span class="comment">/**</span>
<a name="l02513"></a>02513 <span class="comment"> * cvmx_npei_dma1_int_level</span>
<a name="l02514"></a>02514 <span class="comment"> *</span>
<a name="l02515"></a>02515 <span class="comment"> * NPEI_DMA1_INT_LEVEL = NPEI DMA1 Interrupt Level</span>
<a name="l02516"></a>02516 <span class="comment"> *</span>
<a name="l02517"></a>02517 <span class="comment"> * Thresholds for DMA count and timer interrupts for DMA1.</span>
<a name="l02518"></a>02518 <span class="comment"> */</span>
<a name="l02519"></a><a class="code" href="unioncvmx__npei__dma1__int__level.html">02519</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma1__int__level.html" title="cvmx_npei_dma1_int_level">cvmx_npei_dma1_int_level</a> {
<a name="l02520"></a><a class="code" href="unioncvmx__npei__dma1__int__level.html#a121966257c4eb9d93ec94a2f8718d04b">02520</a>     uint64_t <a class="code" href="unioncvmx__npei__dma1__int__level.html#a121966257c4eb9d93ec94a2f8718d04b">u64</a>;
<a name="l02521"></a><a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html">02521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html">cvmx_npei_dma1_int_level_s</a> {
<a name="l02522"></a>02522 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02523"></a>02523 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html#a9005b5b56b16e3931d99932048a6df20">time</a>                         : 32; <span class="comment">/**&lt; Whenever the DMA_CNT1 timer exceeds</span>
<a name="l02524"></a>02524 <span class="comment">                                                         this value, NPEI_INT_SUM[DTIME1] is set.</span>
<a name="l02525"></a>02525 <span class="comment">                                                         The DMA_CNT1 timer increments every core clock</span>
<a name="l02526"></a>02526 <span class="comment">                                                         whenever NPEI_DMA_CNTS[DMA1]!=0, and is cleared</span>
<a name="l02527"></a>02527 <span class="comment">                                                         when NPEI_INT_SUM[DTIME1] is written with one. */</span>
<a name="l02528"></a>02528     uint64_t <a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html#a17959609923b81347fdbeb08828f4265">cnt</a>                          : 32; <span class="comment">/**&lt; Whenever NPEI_DMA_CNTS[DMA1] exceeds this value,</span>
<a name="l02529"></a>02529 <span class="comment">                                                         NPEI_INT_SUM[DCNT1] is set. */</span>
<a name="l02530"></a>02530 <span class="preprocessor">#else</span>
<a name="l02531"></a><a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html#a17959609923b81347fdbeb08828f4265">02531</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html#a17959609923b81347fdbeb08828f4265">cnt</a>                          : 32;
<a name="l02532"></a><a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html#a9005b5b56b16e3931d99932048a6df20">02532</a>     uint64_t <a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html#a9005b5b56b16e3931d99932048a6df20">time</a>                         : 32;
<a name="l02533"></a>02533 <span class="preprocessor">#endif</span>
<a name="l02534"></a>02534 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma1__int__level.html#af58218d32875ce87992c3ffd17c77a03">s</a>;
<a name="l02535"></a><a class="code" href="unioncvmx__npei__dma1__int__level.html#aa1f64b12a04eaae2dc73c3fd4280a036">02535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html">cvmx_npei_dma1_int_level_s</a>     <a class="code" href="unioncvmx__npei__dma1__int__level.html#aa1f64b12a04eaae2dc73c3fd4280a036">cn52xx</a>;
<a name="l02536"></a><a class="code" href="unioncvmx__npei__dma1__int__level.html#abeed35651912871ca28f51a82eb154f5">02536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html">cvmx_npei_dma1_int_level_s</a>     <a class="code" href="unioncvmx__npei__dma1__int__level.html#abeed35651912871ca28f51a82eb154f5">cn52xxp1</a>;
<a name="l02537"></a><a class="code" href="unioncvmx__npei__dma1__int__level.html#a5a3205e251ed73be38b2f6d9a664e0fa">02537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html">cvmx_npei_dma1_int_level_s</a>     <a class="code" href="unioncvmx__npei__dma1__int__level.html#a5a3205e251ed73be38b2f6d9a664e0fa">cn56xx</a>;
<a name="l02538"></a><a class="code" href="unioncvmx__npei__dma1__int__level.html#afd4edf80b765efc24b77ce623c244e67">02538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma1__int__level_1_1cvmx__npei__dma1__int__level__s.html">cvmx_npei_dma1_int_level_s</a>     <a class="code" href="unioncvmx__npei__dma1__int__level.html#afd4edf80b765efc24b77ce623c244e67">cn56xxp1</a>;
<a name="l02539"></a>02539 };
<a name="l02540"></a><a class="code" href="cvmx-npei-defs_8h.html#a59f6c8fe6adeec0d37595c62fdffa164">02540</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma1__int__level.html" title="cvmx_npei_dma1_int_level">cvmx_npei_dma1_int_level</a> <a class="code" href="unioncvmx__npei__dma1__int__level.html" title="cvmx_npei_dma1_int_level">cvmx_npei_dma1_int_level_t</a>;
<a name="l02541"></a>02541 <span class="comment"></span>
<a name="l02542"></a>02542 <span class="comment">/**</span>
<a name="l02543"></a>02543 <span class="comment"> * cvmx_npei_dma_cnts</span>
<a name="l02544"></a>02544 <span class="comment"> *</span>
<a name="l02545"></a>02545 <span class="comment"> * NPEI_DMA_CNTS = NPEI DMA Count</span>
<a name="l02546"></a>02546 <span class="comment"> *</span>
<a name="l02547"></a>02547 <span class="comment"> * The DMA Count values for DMA0 and DMA1.</span>
<a name="l02548"></a>02548 <span class="comment"> */</span>
<a name="l02549"></a><a class="code" href="unioncvmx__npei__dma__cnts.html">02549</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__cnts.html" title="cvmx_npei_dma_cnts">cvmx_npei_dma_cnts</a> {
<a name="l02550"></a><a class="code" href="unioncvmx__npei__dma__cnts.html#a69e3e69d650da7415635323314c39e09">02550</a>     uint64_t <a class="code" href="unioncvmx__npei__dma__cnts.html#a69e3e69d650da7415635323314c39e09">u64</a>;
<a name="l02551"></a><a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html">02551</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html">cvmx_npei_dma_cnts_s</a> {
<a name="l02552"></a>02552 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02553"></a>02553 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html#a92c72b2328861a4fc50b4ac3090b3375">dma1</a>                         : 32; <span class="comment">/**&lt; The DMA counter 1.</span>
<a name="l02554"></a>02554 <span class="comment">                                                         Writing this field will cause the written value to</span>
<a name="l02555"></a>02555 <span class="comment">                                                         be subtracted from DMA1. SW should use a 4-byte</span>
<a name="l02556"></a>02556 <span class="comment">                                                         write to access this field so as not to change the</span>
<a name="l02557"></a>02557 <span class="comment">                                                         value of other fields in this register.</span>
<a name="l02558"></a>02558 <span class="comment">                                                         HW will optionally increment this field after</span>
<a name="l02559"></a>02559 <span class="comment">                                                         it completes an OUTBOUND or EXTERNAL-ONLY DMA</span>
<a name="l02560"></a>02560 <span class="comment">                                                         instruction. These increments may cause interrupts.</span>
<a name="l02561"></a>02561 <span class="comment">                                                         Refer to NPEI_DMA1_INT_LEVEL and</span>
<a name="l02562"></a>02562 <span class="comment">                                                         NPEI_INT_SUM[DCNT1,DTIME1]. */</span>
<a name="l02563"></a>02563     uint64_t <a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html#a17befcb390296148f719cda0b2832bae">dma0</a>                         : 32; <span class="comment">/**&lt; The DMA counter 0.</span>
<a name="l02564"></a>02564 <span class="comment">                                                         Writing this field will cause the written value to</span>
<a name="l02565"></a>02565 <span class="comment">                                                         be subtracted from DMA0. SW should use a 4-byte</span>
<a name="l02566"></a>02566 <span class="comment">                                                         write to access this field so as not to change the</span>
<a name="l02567"></a>02567 <span class="comment">                                                         value of other fields in this register.</span>
<a name="l02568"></a>02568 <span class="comment">                                                         HW will optionally increment this field after</span>
<a name="l02569"></a>02569 <span class="comment">                                                         it completes an OUTBOUND or EXTERNAL-ONLY DMA</span>
<a name="l02570"></a>02570 <span class="comment">                                                         instruction. These increments may cause interrupts.</span>
<a name="l02571"></a>02571 <span class="comment">                                                         Refer to NPEI_DMA0_INT_LEVEL and</span>
<a name="l02572"></a>02572 <span class="comment">                                                         NPEI_INT_SUM[DCNT0,DTIME0]. */</span>
<a name="l02573"></a>02573 <span class="preprocessor">#else</span>
<a name="l02574"></a><a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html#a17befcb390296148f719cda0b2832bae">02574</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html#a17befcb390296148f719cda0b2832bae">dma0</a>                         : 32;
<a name="l02575"></a><a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html#a92c72b2328861a4fc50b4ac3090b3375">02575</a>     uint64_t <a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html#a92c72b2328861a4fc50b4ac3090b3375">dma1</a>                         : 32;
<a name="l02576"></a>02576 <span class="preprocessor">#endif</span>
<a name="l02577"></a>02577 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__cnts.html#acdedee96ffd3a2d7d76149962de532e0">s</a>;
<a name="l02578"></a><a class="code" href="unioncvmx__npei__dma__cnts.html#a8cbc632b1cd625531eb215080d02ec88">02578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html">cvmx_npei_dma_cnts_s</a>           <a class="code" href="unioncvmx__npei__dma__cnts.html#a8cbc632b1cd625531eb215080d02ec88">cn52xx</a>;
<a name="l02579"></a><a class="code" href="unioncvmx__npei__dma__cnts.html#adf9713fb31b5241d63967bb74a4c93be">02579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html">cvmx_npei_dma_cnts_s</a>           <a class="code" href="unioncvmx__npei__dma__cnts.html#adf9713fb31b5241d63967bb74a4c93be">cn52xxp1</a>;
<a name="l02580"></a><a class="code" href="unioncvmx__npei__dma__cnts.html#a8002914a4a41ba070b8d99ac997bd2b0">02580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html">cvmx_npei_dma_cnts_s</a>           <a class="code" href="unioncvmx__npei__dma__cnts.html#a8002914a4a41ba070b8d99ac997bd2b0">cn56xx</a>;
<a name="l02581"></a><a class="code" href="unioncvmx__npei__dma__cnts.html#a5a8f4337793e9f5c504acec6b41c1abb">02581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__cnts_1_1cvmx__npei__dma__cnts__s.html">cvmx_npei_dma_cnts_s</a>           <a class="code" href="unioncvmx__npei__dma__cnts.html#a5a8f4337793e9f5c504acec6b41c1abb">cn56xxp1</a>;
<a name="l02582"></a>02582 };
<a name="l02583"></a><a class="code" href="cvmx-npei-defs_8h.html#a86e68c56f32033442bee3a8f90692c32">02583</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__cnts.html" title="cvmx_npei_dma_cnts">cvmx_npei_dma_cnts</a> <a class="code" href="unioncvmx__npei__dma__cnts.html" title="cvmx_npei_dma_cnts">cvmx_npei_dma_cnts_t</a>;
<a name="l02584"></a>02584 <span class="comment"></span>
<a name="l02585"></a>02585 <span class="comment">/**</span>
<a name="l02586"></a>02586 <span class="comment"> * cvmx_npei_dma_control</span>
<a name="l02587"></a>02587 <span class="comment"> *</span>
<a name="l02588"></a>02588 <span class="comment"> * NPEI_DMA_CONTROL = DMA Control Register</span>
<a name="l02589"></a>02589 <span class="comment"> *</span>
<a name="l02590"></a>02590 <span class="comment"> * Controls operation of the DMA IN/OUT.</span>
<a name="l02591"></a>02591 <span class="comment"> */</span>
<a name="l02592"></a><a class="code" href="unioncvmx__npei__dma__control.html">02592</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__control.html" title="cvmx_npei_dma_control">cvmx_npei_dma_control</a> {
<a name="l02593"></a><a class="code" href="unioncvmx__npei__dma__control.html#ad886bd9ce780dd527aa95736924e5ea7">02593</a>     uint64_t <a class="code" href="unioncvmx__npei__dma__control.html#ad886bd9ce780dd527aa95736924e5ea7">u64</a>;
<a name="l02594"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html">02594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html">cvmx_npei_dma_control_s</a> {
<a name="l02595"></a>02595 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02596"></a>02596 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a163b40c9bf44de531bad7ca7904a232d">reserved_40_63</a>               : 24;
<a name="l02597"></a>02597     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a0131f83c450f88b8a2165b73b23661be">p_32b_m</a>                      : 1;  <span class="comment">/**&lt; DMA PCIE 32-bit word read disable bit</span>
<a name="l02598"></a>02598 <span class="comment">                                                         When 0, enable the feature */</span>
<a name="l02599"></a>02599     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a0658156a132c2caae1cadde32f9707b1">dma4_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02600"></a>02600 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02601"></a>02601 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02602"></a>02602     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#aee52f1c7ccef3d97bb8b4b5eec68a214">dma3_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02603"></a>02603 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02604"></a>02604 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02605"></a>02605     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#afa43b1d9670ed6cb925153cbb9b3edb1">dma2_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02606"></a>02606 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02607"></a>02607 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02608"></a>02608     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#afe6543f4a89d43b5f2bf06810e29af3a">dma1_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02609"></a>02609 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02610"></a>02610 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02611"></a>02611     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#ae046a6f5d5a5661980d6350e56f1bef9">dma0_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02612"></a>02612 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02613"></a>02613 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02614"></a>02614     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#af44f72db8c2acaf5a67a6aeaa84096c5">b0_lend</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; and the NPEI is in the mode to write</span>
<a name="l02615"></a>02615 <span class="comment">                                                         0 to L2C memory when a DMA is done, the address</span>
<a name="l02616"></a>02616 <span class="comment">                                                         to be written to will be treated as a Little</span>
<a name="l02617"></a>02617 <span class="comment">                                                         Endian address. */</span>
<a name="l02618"></a>02618     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a01e79b58a616b556995f95d8e7249501">dwb_denb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the NPEI will send a value in the DWB</span>
<a name="l02619"></a>02619 <span class="comment">                                                         field for a free page operation for the memory</span>
<a name="l02620"></a>02620 <span class="comment">                                                         that contained the data. */</span>
<a name="l02621"></a>02621     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a3b73fb83e94d8a1e67f371a7b70ea0ce">dwb_ichk</a>                     : 9;  <span class="comment">/**&lt; When Instruction Chunks for DMA operations are freed</span>
<a name="l02622"></a>02622 <span class="comment">                                                         this value is used for the DWB field of the</span>
<a name="l02623"></a>02623 <span class="comment">                                                         operation. */</span>
<a name="l02624"></a>02624     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a4a04dfe8fe32e036fd4fc37f0c4c1766">fpa_que</a>                      : 3;  <span class="comment">/**&lt; The FPA queue that the instruction-chunk page will</span>
<a name="l02625"></a>02625 <span class="comment">                                                         be returned to when used. */</span>
<a name="l02626"></a>02626     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a83e783506312378fe7d0b426c38d9780">o_add1</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; 1 will be added to the DMA counters,</span>
<a name="l02627"></a>02627 <span class="comment">                                                         if &apos;0&apos; then the number of bytes in the dma transfer</span>
<a name="l02628"></a>02628 <span class="comment">                                                         will be added to the count register. */</span>
<a name="l02629"></a>02629     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a83afcfce392dfb143d8e0f73be6f8f92">o_ro</a>                         : 1;  <span class="comment">/**&lt; Relaxed Ordering Mode for DMA. */</span>
<a name="l02630"></a>02630     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a4555c49cfab021ee507ecd3de16ee32e">o_ns</a>                         : 1;  <span class="comment">/**&lt; Nosnoop For DMA. */</span>
<a name="l02631"></a>02631     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#afa875c5cf55a044b3ef95e08828a0465">o_es</a>                         : 2;  <span class="comment">/**&lt; Endian Swap Mode for DMA. */</span>
<a name="l02632"></a>02632     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#ae44d204c6094b52c59dada548c41a1cc">o_mode</a>                       : 1;  <span class="comment">/**&lt; Select PCI_POINTER MODE to be used.</span>
<a name="l02633"></a>02633 <span class="comment">                                                         &apos;1&apos; use pointer values for address and register</span>
<a name="l02634"></a>02634 <span class="comment">                                                         values for RO, ES, and NS, &apos;0&apos; use register</span>
<a name="l02635"></a>02635 <span class="comment">                                                         values for address and pointer values for</span>
<a name="l02636"></a>02636 <span class="comment">                                                         RO, ES, and NS. */</span>
<a name="l02637"></a>02637     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#ad678a931cc2002b399ae181d867c8f05">csize</a>                        : 14; <span class="comment">/**&lt; The size in words of the DMA Instruction Chunk.</span>
<a name="l02638"></a>02638 <span class="comment">                                                         This value should only be written once. After</span>
<a name="l02639"></a>02639 <span class="comment">                                                         writing this value a new value will not be</span>
<a name="l02640"></a>02640 <span class="comment">                                                         recognized until the end of the DMA I-Chunk is</span>
<a name="l02641"></a>02641 <span class="comment">                                                         reached. */</span>
<a name="l02642"></a>02642 <span class="preprocessor">#else</span>
<a name="l02643"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#ad678a931cc2002b399ae181d867c8f05">02643</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#ad678a931cc2002b399ae181d867c8f05">csize</a>                        : 14;
<a name="l02644"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#ae44d204c6094b52c59dada548c41a1cc">02644</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#ae44d204c6094b52c59dada548c41a1cc">o_mode</a>                       : 1;
<a name="l02645"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#afa875c5cf55a044b3ef95e08828a0465">02645</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#afa875c5cf55a044b3ef95e08828a0465">o_es</a>                         : 2;
<a name="l02646"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a4555c49cfab021ee507ecd3de16ee32e">02646</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a4555c49cfab021ee507ecd3de16ee32e">o_ns</a>                         : 1;
<a name="l02647"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a83afcfce392dfb143d8e0f73be6f8f92">02647</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a83afcfce392dfb143d8e0f73be6f8f92">o_ro</a>                         : 1;
<a name="l02648"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a83e783506312378fe7d0b426c38d9780">02648</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a83e783506312378fe7d0b426c38d9780">o_add1</a>                       : 1;
<a name="l02649"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a4a04dfe8fe32e036fd4fc37f0c4c1766">02649</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a4a04dfe8fe32e036fd4fc37f0c4c1766">fpa_que</a>                      : 3;
<a name="l02650"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a3b73fb83e94d8a1e67f371a7b70ea0ce">02650</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a3b73fb83e94d8a1e67f371a7b70ea0ce">dwb_ichk</a>                     : 9;
<a name="l02651"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a01e79b58a616b556995f95d8e7249501">02651</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a01e79b58a616b556995f95d8e7249501">dwb_denb</a>                     : 1;
<a name="l02652"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#af44f72db8c2acaf5a67a6aeaa84096c5">02652</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#af44f72db8c2acaf5a67a6aeaa84096c5">b0_lend</a>                      : 1;
<a name="l02653"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#ae046a6f5d5a5661980d6350e56f1bef9">02653</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#ae046a6f5d5a5661980d6350e56f1bef9">dma0_enb</a>                     : 1;
<a name="l02654"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#afe6543f4a89d43b5f2bf06810e29af3a">02654</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#afe6543f4a89d43b5f2bf06810e29af3a">dma1_enb</a>                     : 1;
<a name="l02655"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#afa43b1d9670ed6cb925153cbb9b3edb1">02655</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#afa43b1d9670ed6cb925153cbb9b3edb1">dma2_enb</a>                     : 1;
<a name="l02656"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#aee52f1c7ccef3d97bb8b4b5eec68a214">02656</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#aee52f1c7ccef3d97bb8b4b5eec68a214">dma3_enb</a>                     : 1;
<a name="l02657"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a0658156a132c2caae1cadde32f9707b1">02657</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a0658156a132c2caae1cadde32f9707b1">dma4_enb</a>                     : 1;
<a name="l02658"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a0131f83c450f88b8a2165b73b23661be">02658</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a0131f83c450f88b8a2165b73b23661be">p_32b_m</a>                      : 1;
<a name="l02659"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a163b40c9bf44de531bad7ca7904a232d">02659</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html#a163b40c9bf44de531bad7ca7904a232d">reserved_40_63</a>               : 24;
<a name="l02660"></a>02660 <span class="preprocessor">#endif</span>
<a name="l02661"></a>02661 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__control.html#a1b7eeed4b6263451ff9e8565d5732d7e">s</a>;
<a name="l02662"></a><a class="code" href="unioncvmx__npei__dma__control.html#a925a3ec8b1e63c2b52d65752b97310fd">02662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html">cvmx_npei_dma_control_s</a>        <a class="code" href="unioncvmx__npei__dma__control.html#a925a3ec8b1e63c2b52d65752b97310fd">cn52xx</a>;
<a name="l02663"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html">02663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html">cvmx_npei_dma_control_cn52xxp1</a> {
<a name="l02664"></a>02664 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02665"></a>02665 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a16a0eb50ec1d8ba7b88adde5ac5d5179">reserved_38_63</a>               : 26;
<a name="l02666"></a>02666     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a3fd7c0566a74a9fac881896c79c5e9c6">dma3_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02667"></a>02667 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02668"></a>02668 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02669"></a>02669     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#ac104d8d1340a1996870dfcdb0b01896c">dma2_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02670"></a>02670 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02671"></a>02671 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02672"></a>02672     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a5a0671082f5754936e978daa0d37468e">dma1_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02673"></a>02673 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02674"></a>02674 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02675"></a>02675     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a1fd90c16545e33313d64615bf4f6ea6c">dma0_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02676"></a>02676 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02677"></a>02677 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02678"></a>02678     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a02ab2c3401b0c006cdfeca33111593ce">b0_lend</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; and the NPEI is in the mode to write</span>
<a name="l02679"></a>02679 <span class="comment">                                                         0 to L2C memory when a DMA is done, the address</span>
<a name="l02680"></a>02680 <span class="comment">                                                         to be written to will be treated as a Little</span>
<a name="l02681"></a>02681 <span class="comment">                                                         Endian address. */</span>
<a name="l02682"></a>02682     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#ae2d88f33b40c063bad046118d5518c7a">dwb_denb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the NPEI will send a value in the DWB</span>
<a name="l02683"></a>02683 <span class="comment">                                                         field for a free page operation for the memory</span>
<a name="l02684"></a>02684 <span class="comment">                                                         that contained the data. */</span>
<a name="l02685"></a>02685     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#af930ea7d5e334e74cacabd29cc9f4b58">dwb_ichk</a>                     : 9;  <span class="comment">/**&lt; When Instruction Chunks for DMA operations are freed</span>
<a name="l02686"></a>02686 <span class="comment">                                                         this value is used for the DWB field of the</span>
<a name="l02687"></a>02687 <span class="comment">                                                         operation. */</span>
<a name="l02688"></a>02688     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#acbf858b08a9389cab3dbf86b885e7696">fpa_que</a>                      : 3;  <span class="comment">/**&lt; The FPA queue that the instruction-chunk page will</span>
<a name="l02689"></a>02689 <span class="comment">                                                         be returned to when used. */</span>
<a name="l02690"></a>02690     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a504ccd509e7019c71c623fa19e7ca9ef">o_add1</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; 1 will be added to the DMA counters,</span>
<a name="l02691"></a>02691 <span class="comment">                                                         if &apos;0&apos; then the number of bytes in the dma transfer</span>
<a name="l02692"></a>02692 <span class="comment">                                                         will be added to the count register. */</span>
<a name="l02693"></a>02693     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#ae85d8befc33b5cf8b9c862d8a67a5221">o_ro</a>                         : 1;  <span class="comment">/**&lt; Relaxed Ordering Mode for DMA. */</span>
<a name="l02694"></a>02694     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a3e48159cec53b69ed920c2f1ebea987a">o_ns</a>                         : 1;  <span class="comment">/**&lt; Nosnoop For DMA. */</span>
<a name="l02695"></a>02695     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#acb58df29730ae52a4dd89797daabd40a">o_es</a>                         : 2;  <span class="comment">/**&lt; Endian Swap Mode for DMA. */</span>
<a name="l02696"></a>02696     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a7b992c8d575ef60356001e52ca4f3bf4">o_mode</a>                       : 1;  <span class="comment">/**&lt; Select PCI_POINTER MODE to be used.</span>
<a name="l02697"></a>02697 <span class="comment">                                                         &apos;1&apos; use pointer values for address and register</span>
<a name="l02698"></a>02698 <span class="comment">                                                         values for RO, ES, and NS, &apos;0&apos; use register</span>
<a name="l02699"></a>02699 <span class="comment">                                                         values for address and pointer values for</span>
<a name="l02700"></a>02700 <span class="comment">                                                         RO, ES, and NS. */</span>
<a name="l02701"></a>02701     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#af3b99efa288dc3c9ed39fb7f3950371a">csize</a>                        : 14; <span class="comment">/**&lt; The size in words of the DMA Instruction Chunk.</span>
<a name="l02702"></a>02702 <span class="comment">                                                         This value should only be written once. After</span>
<a name="l02703"></a>02703 <span class="comment">                                                         writing this value a new value will not be</span>
<a name="l02704"></a>02704 <span class="comment">                                                         recognized until the end of the DMA I-Chunk is</span>
<a name="l02705"></a>02705 <span class="comment">                                                         reached. */</span>
<a name="l02706"></a>02706 <span class="preprocessor">#else</span>
<a name="l02707"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#af3b99efa288dc3c9ed39fb7f3950371a">02707</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#af3b99efa288dc3c9ed39fb7f3950371a">csize</a>                        : 14;
<a name="l02708"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a7b992c8d575ef60356001e52ca4f3bf4">02708</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a7b992c8d575ef60356001e52ca4f3bf4">o_mode</a>                       : 1;
<a name="l02709"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#acb58df29730ae52a4dd89797daabd40a">02709</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#acb58df29730ae52a4dd89797daabd40a">o_es</a>                         : 2;
<a name="l02710"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a3e48159cec53b69ed920c2f1ebea987a">02710</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a3e48159cec53b69ed920c2f1ebea987a">o_ns</a>                         : 1;
<a name="l02711"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#ae85d8befc33b5cf8b9c862d8a67a5221">02711</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#ae85d8befc33b5cf8b9c862d8a67a5221">o_ro</a>                         : 1;
<a name="l02712"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a504ccd509e7019c71c623fa19e7ca9ef">02712</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a504ccd509e7019c71c623fa19e7ca9ef">o_add1</a>                       : 1;
<a name="l02713"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#acbf858b08a9389cab3dbf86b885e7696">02713</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#acbf858b08a9389cab3dbf86b885e7696">fpa_que</a>                      : 3;
<a name="l02714"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#af930ea7d5e334e74cacabd29cc9f4b58">02714</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#af930ea7d5e334e74cacabd29cc9f4b58">dwb_ichk</a>                     : 9;
<a name="l02715"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#ae2d88f33b40c063bad046118d5518c7a">02715</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#ae2d88f33b40c063bad046118d5518c7a">dwb_denb</a>                     : 1;
<a name="l02716"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a02ab2c3401b0c006cdfeca33111593ce">02716</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a02ab2c3401b0c006cdfeca33111593ce">b0_lend</a>                      : 1;
<a name="l02717"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a1fd90c16545e33313d64615bf4f6ea6c">02717</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a1fd90c16545e33313d64615bf4f6ea6c">dma0_enb</a>                     : 1;
<a name="l02718"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a5a0671082f5754936e978daa0d37468e">02718</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a5a0671082f5754936e978daa0d37468e">dma1_enb</a>                     : 1;
<a name="l02719"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#ac104d8d1340a1996870dfcdb0b01896c">02719</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#ac104d8d1340a1996870dfcdb0b01896c">dma2_enb</a>                     : 1;
<a name="l02720"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a3fd7c0566a74a9fac881896c79c5e9c6">02720</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a3fd7c0566a74a9fac881896c79c5e9c6">dma3_enb</a>                     : 1;
<a name="l02721"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a16a0eb50ec1d8ba7b88adde5ac5d5179">02721</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn52xxp1.html#a16a0eb50ec1d8ba7b88adde5ac5d5179">reserved_38_63</a>               : 26;
<a name="l02722"></a>02722 <span class="preprocessor">#endif</span>
<a name="l02723"></a>02723 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__control.html#a6d1696615202507069695ff31f7f2287">cn52xxp1</a>;
<a name="l02724"></a><a class="code" href="unioncvmx__npei__dma__control.html#aaf2e36fc798aa3b6f29ae76164781dc4">02724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__s.html">cvmx_npei_dma_control_s</a>        <a class="code" href="unioncvmx__npei__dma__control.html#aaf2e36fc798aa3b6f29ae76164781dc4">cn56xx</a>;
<a name="l02725"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html">02725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html">cvmx_npei_dma_control_cn56xxp1</a> {
<a name="l02726"></a>02726 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02727"></a>02727 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a68b7b1de4d9ae0ec4aa15440ff011be4">reserved_39_63</a>               : 25;
<a name="l02728"></a>02728     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a8dbe452d196e18f41dcd7adb5ccdecdc">dma4_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02729"></a>02729 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02730"></a>02730 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02731"></a>02731     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#aa9f17c4696cffea746279ea482b90d5c">dma3_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02732"></a>02732 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02733"></a>02733 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02734"></a>02734     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a8bca84d5dc52ff388ffdeec38a2d7f61">dma2_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02735"></a>02735 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02736"></a>02736 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02737"></a>02737     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#aa688d3f0650cfe583d153104ae86d7fc">dma1_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02738"></a>02738 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02739"></a>02739 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02740"></a>02740     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a3400ae720a26747eb8da878eeb90a2d3">dma0_enb</a>                     : 1;  <span class="comment">/**&lt; DMA# enable. Enables the operation of the DMA</span>
<a name="l02741"></a>02741 <span class="comment">                                                         engine. After being enabled a DMA engine should not</span>
<a name="l02742"></a>02742 <span class="comment">                                                         be dis-abled while processing instructions. */</span>
<a name="l02743"></a>02743     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a6cac96f7b884b04e21dc3a6403dfd2d1">b0_lend</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; and the NPEI is in the mode to write</span>
<a name="l02744"></a>02744 <span class="comment">                                                         0 to L2C memory when a DMA is done, the address</span>
<a name="l02745"></a>02745 <span class="comment">                                                         to be written to will be treated as a Little</span>
<a name="l02746"></a>02746 <span class="comment">                                                         Endian address. */</span>
<a name="l02747"></a>02747     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#af7fb4db7f43edf63f00e378235e1d70d">dwb_denb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the NPEI will send a value in the DWB</span>
<a name="l02748"></a>02748 <span class="comment">                                                         field for a free page operation for the memory</span>
<a name="l02749"></a>02749 <span class="comment">                                                         that contained the data. */</span>
<a name="l02750"></a>02750     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a7452b602acf95924f5783f8454e1f748">dwb_ichk</a>                     : 9;  <span class="comment">/**&lt; When Instruction Chunks for DMA operations are freed</span>
<a name="l02751"></a>02751 <span class="comment">                                                         this value is used for the DWB field of the</span>
<a name="l02752"></a>02752 <span class="comment">                                                         operation. */</span>
<a name="l02753"></a>02753     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a76fdf9932c352ddd2479edea569025d2">fpa_que</a>                      : 3;  <span class="comment">/**&lt; The FPA queue that the instruction-chunk page will</span>
<a name="l02754"></a>02754 <span class="comment">                                                         be returned to when used. */</span>
<a name="l02755"></a>02755     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#ace7c660c766ac32c5248b72165da1a7e">o_add1</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; 1 will be added to the DMA counters,</span>
<a name="l02756"></a>02756 <span class="comment">                                                         if &apos;0&apos; then the number of bytes in the dma transfer</span>
<a name="l02757"></a>02757 <span class="comment">                                                         will be added to the count register. */</span>
<a name="l02758"></a>02758     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a4e06577b35b183148ea33f2900ec66b2">o_ro</a>                         : 1;  <span class="comment">/**&lt; Relaxed Ordering Mode for DMA. */</span>
<a name="l02759"></a>02759     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#aa6a35e7f6f34c24499d0c3377cd536c5">o_ns</a>                         : 1;  <span class="comment">/**&lt; Nosnoop For DMA. */</span>
<a name="l02760"></a>02760     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a02f11655499861a0b3d064de3429bd9e">o_es</a>                         : 2;  <span class="comment">/**&lt; Endian Swap Mode for DMA. */</span>
<a name="l02761"></a>02761     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#af59f9119a8ca6698987b831c496b821b">o_mode</a>                       : 1;  <span class="comment">/**&lt; Select PCI_POINTER MODE to be used.</span>
<a name="l02762"></a>02762 <span class="comment">                                                         &apos;1&apos; use pointer values for address and register</span>
<a name="l02763"></a>02763 <span class="comment">                                                         values for RO, ES, and NS, &apos;0&apos; use register</span>
<a name="l02764"></a>02764 <span class="comment">                                                         values for address and pointer values for</span>
<a name="l02765"></a>02765 <span class="comment">                                                         RO, ES, and NS. */</span>
<a name="l02766"></a>02766     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a5e9ad8cc0099492f004626caa5574589">csize</a>                        : 14; <span class="comment">/**&lt; The size in words of the DMA Instruction Chunk.</span>
<a name="l02767"></a>02767 <span class="comment">                                                         This value should only be written once. After</span>
<a name="l02768"></a>02768 <span class="comment">                                                         writing this value a new value will not be</span>
<a name="l02769"></a>02769 <span class="comment">                                                         recognized until the end of the DMA I-Chunk is</span>
<a name="l02770"></a>02770 <span class="comment">                                                         reached. */</span>
<a name="l02771"></a>02771 <span class="preprocessor">#else</span>
<a name="l02772"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a5e9ad8cc0099492f004626caa5574589">02772</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a5e9ad8cc0099492f004626caa5574589">csize</a>                        : 14;
<a name="l02773"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#af59f9119a8ca6698987b831c496b821b">02773</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#af59f9119a8ca6698987b831c496b821b">o_mode</a>                       : 1;
<a name="l02774"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a02f11655499861a0b3d064de3429bd9e">02774</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a02f11655499861a0b3d064de3429bd9e">o_es</a>                         : 2;
<a name="l02775"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#aa6a35e7f6f34c24499d0c3377cd536c5">02775</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#aa6a35e7f6f34c24499d0c3377cd536c5">o_ns</a>                         : 1;
<a name="l02776"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a4e06577b35b183148ea33f2900ec66b2">02776</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a4e06577b35b183148ea33f2900ec66b2">o_ro</a>                         : 1;
<a name="l02777"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#ace7c660c766ac32c5248b72165da1a7e">02777</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#ace7c660c766ac32c5248b72165da1a7e">o_add1</a>                       : 1;
<a name="l02778"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a76fdf9932c352ddd2479edea569025d2">02778</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a76fdf9932c352ddd2479edea569025d2">fpa_que</a>                      : 3;
<a name="l02779"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a7452b602acf95924f5783f8454e1f748">02779</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a7452b602acf95924f5783f8454e1f748">dwb_ichk</a>                     : 9;
<a name="l02780"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#af7fb4db7f43edf63f00e378235e1d70d">02780</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#af7fb4db7f43edf63f00e378235e1d70d">dwb_denb</a>                     : 1;
<a name="l02781"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a6cac96f7b884b04e21dc3a6403dfd2d1">02781</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a6cac96f7b884b04e21dc3a6403dfd2d1">b0_lend</a>                      : 1;
<a name="l02782"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a3400ae720a26747eb8da878eeb90a2d3">02782</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a3400ae720a26747eb8da878eeb90a2d3">dma0_enb</a>                     : 1;
<a name="l02783"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#aa688d3f0650cfe583d153104ae86d7fc">02783</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#aa688d3f0650cfe583d153104ae86d7fc">dma1_enb</a>                     : 1;
<a name="l02784"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a8bca84d5dc52ff388ffdeec38a2d7f61">02784</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a8bca84d5dc52ff388ffdeec38a2d7f61">dma2_enb</a>                     : 1;
<a name="l02785"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#aa9f17c4696cffea746279ea482b90d5c">02785</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#aa9f17c4696cffea746279ea482b90d5c">dma3_enb</a>                     : 1;
<a name="l02786"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a8dbe452d196e18f41dcd7adb5ccdecdc">02786</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a8dbe452d196e18f41dcd7adb5ccdecdc">dma4_enb</a>                     : 1;
<a name="l02787"></a><a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a68b7b1de4d9ae0ec4aa15440ff011be4">02787</a>     uint64_t <a class="code" href="structcvmx__npei__dma__control_1_1cvmx__npei__dma__control__cn56xxp1.html#a68b7b1de4d9ae0ec4aa15440ff011be4">reserved_39_63</a>               : 25;
<a name="l02788"></a>02788 <span class="preprocessor">#endif</span>
<a name="l02789"></a>02789 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__control.html#acff2fba9b4ed45b20d7b11d1685d465e">cn56xxp1</a>;
<a name="l02790"></a>02790 };
<a name="l02791"></a><a class="code" href="cvmx-npei-defs_8h.html#a59d10d09f0bca7a0ecc91f9fc7dd9c87">02791</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__control.html" title="cvmx_npei_dma_control">cvmx_npei_dma_control</a> <a class="code" href="unioncvmx__npei__dma__control.html" title="cvmx_npei_dma_control">cvmx_npei_dma_control_t</a>;
<a name="l02792"></a>02792 <span class="comment"></span>
<a name="l02793"></a>02793 <span class="comment">/**</span>
<a name="l02794"></a>02794 <span class="comment"> * cvmx_npei_dma_pcie_req_num</span>
<a name="l02795"></a>02795 <span class="comment"> *</span>
<a name="l02796"></a>02796 <span class="comment"> * NPEI_DMA_PCIE_REQ_NUM = NPEI DMA PCIE Outstanding Read Request Number</span>
<a name="l02797"></a>02797 <span class="comment"> *</span>
<a name="l02798"></a>02798 <span class="comment"> * Outstanding PCIE read request number for DMAs and Packet, maximum number is 16</span>
<a name="l02799"></a>02799 <span class="comment"> */</span>
<a name="l02800"></a><a class="code" href="unioncvmx__npei__dma__pcie__req__num.html">02800</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__pcie__req__num.html" title="cvmx_npei_dma_pcie_req_num">cvmx_npei_dma_pcie_req_num</a> {
<a name="l02801"></a><a class="code" href="unioncvmx__npei__dma__pcie__req__num.html#add10fa365d7a16367b0ece5659d2745b">02801</a>     uint64_t <a class="code" href="unioncvmx__npei__dma__pcie__req__num.html#add10fa365d7a16367b0ece5659d2745b">u64</a>;
<a name="l02802"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html">02802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html">cvmx_npei_dma_pcie_req_num_s</a> {
<a name="l02803"></a>02803 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02804"></a>02804 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a4dcfe4385aaa3e10cda26f3ed537cc89">dma_arb</a>                      : 1;  <span class="comment">/**&lt; DMA_PKT Read Request Arbitration</span>
<a name="l02805"></a>02805 <span class="comment">                                                         - 1: DMA0-4 and PKT are round robin. i.e.</span>
<a name="l02806"></a>02806 <span class="comment">                                                             DMA0-DMA1-DMA2-DMA3-DMA4-PKT...</span>
<a name="l02807"></a>02807 <span class="comment">                                                         - 0: DMA0-4 are round robin, pkt gets selected</span>
<a name="l02808"></a>02808 <span class="comment">                                                             half the time. i.e.</span>
<a name="l02809"></a>02809 <span class="comment">                                                             DMA0-PKT-DMA1-PKT-DMA2-PKT-DMA3-PKT-DMA4-PKT... */</span>
<a name="l02810"></a>02810     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aae71f9bc4f79ad5b4b88f9e0e88a116c">reserved_53_62</a>               : 10;
<a name="l02811"></a>02811     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a2abf694ab2d3fc89b1879112e74b121e">pkt_cnt</a>                      : 5;  <span class="comment">/**&lt; PKT outstanding PCIE Read Request Number for each</span>
<a name="l02812"></a>02812 <span class="comment">                                                         PCIe port</span>
<a name="l02813"></a>02813 <span class="comment">                                                         When PKT_CNT=x, for each PCIe port, the number</span>
<a name="l02814"></a>02814 <span class="comment">                                                         of outstanding PCIe memory space reads by the PCIe</span>
<a name="l02815"></a>02815 <span class="comment">                                                         packet input/output will not exceed x.</span>
<a name="l02816"></a>02816 <span class="comment">                                                         Valid Number is between 1 and 16 */</span>
<a name="l02817"></a>02817     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a358b6d3b0295635ea3fce1d024c84396">reserved_45_47</a>               : 3;
<a name="l02818"></a>02818     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a338e50ff497c87169c911bc048c01c56">dma4_cnt</a>                     : 5;  <span class="comment">/**&lt; DMA4 outstanding PCIE Read Request Number</span>
<a name="l02819"></a>02819 <span class="comment">                                                         When DMA4_CNT=x, the number of outstanding PCIe</span>
<a name="l02820"></a>02820 <span class="comment">                                                         memory space reads by the PCIe DMA engine 4</span>
<a name="l02821"></a>02821 <span class="comment">                                                         will not exceed x.</span>
<a name="l02822"></a>02822 <span class="comment">                                                         Valid Number is between 1 and 16 */</span>
<a name="l02823"></a>02823     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a32a50d44f1e2bdc838047f7f02dc716a">reserved_37_39</a>               : 3;
<a name="l02824"></a>02824     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aa5ffa0bc1e621aeb668c438f19b89a51">dma3_cnt</a>                     : 5;  <span class="comment">/**&lt; DMA3 outstanding PCIE Read Request Number</span>
<a name="l02825"></a>02825 <span class="comment">                                                         When DMA3_CNT=x, the number of outstanding PCIe</span>
<a name="l02826"></a>02826 <span class="comment">                                                         memory space reads by the PCIe DMA engine 3</span>
<a name="l02827"></a>02827 <span class="comment">                                                         will not exceed x.</span>
<a name="l02828"></a>02828 <span class="comment">                                                         Valid Number is between 1 and 16 */</span>
<a name="l02829"></a>02829     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#af3fef90a4da77f72be96a36efd37f3c7">reserved_29_31</a>               : 3;
<a name="l02830"></a>02830     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a37d9a59592b505b737b2eaaf1bcc24a9">dma2_cnt</a>                     : 5;  <span class="comment">/**&lt; DMA2 outstanding PCIE Read Request Number</span>
<a name="l02831"></a>02831 <span class="comment">                                                         When DMA2_CNT=x, the number of outstanding PCIe</span>
<a name="l02832"></a>02832 <span class="comment">                                                         memory space reads by the PCIe DMA engine 2</span>
<a name="l02833"></a>02833 <span class="comment">                                                         will not exceed x.</span>
<a name="l02834"></a>02834 <span class="comment">                                                         Valid Number is between 1 and 16 */</span>
<a name="l02835"></a>02835     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a2089a724c91d3a5a733be22e652f224b">reserved_21_23</a>               : 3;
<a name="l02836"></a>02836     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aa451a29ffd5630d4b1a9b49228314711">dma1_cnt</a>                     : 5;  <span class="comment">/**&lt; DMA1 outstanding PCIE Read Request Number</span>
<a name="l02837"></a>02837 <span class="comment">                                                         When DMA1_CNT=x, the number of outstanding PCIe</span>
<a name="l02838"></a>02838 <span class="comment">                                                         memory space reads by the PCIe DMA engine 1</span>
<a name="l02839"></a>02839 <span class="comment">                                                         will not exceed x.</span>
<a name="l02840"></a>02840 <span class="comment">                                                         Valid Number is between 1 and 16 */</span>
<a name="l02841"></a>02841     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#ae98929a2f77de71943316953a682434d">reserved_13_15</a>               : 3;
<a name="l02842"></a>02842     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aca8f89aed8a75d0ef13f45f0d302a38a">dma0_cnt</a>                     : 5;  <span class="comment">/**&lt; DMA0 outstanding PCIE Read Request Number</span>
<a name="l02843"></a>02843 <span class="comment">                                                         When DMA0_CNT=x, the number of outstanding PCIe</span>
<a name="l02844"></a>02844 <span class="comment">                                                         memory space reads by the PCIe DMA engine 0</span>
<a name="l02845"></a>02845 <span class="comment">                                                         will not exceed x.</span>
<a name="l02846"></a>02846 <span class="comment">                                                         Valid Number is between 1 and 16 */</span>
<a name="l02847"></a>02847     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a5fecdfe1c75e5b641dd4dc33bdeaeef2">reserved_5_7</a>                 : 3;
<a name="l02848"></a>02848     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a124f9501848eb26ebf6f158e9fdd8f1a">dma_cnt</a>                      : 5;  <span class="comment">/**&lt; Total outstanding PCIE Read Request Number for each</span>
<a name="l02849"></a>02849 <span class="comment">                                                         PCIe port</span>
<a name="l02850"></a>02850 <span class="comment">                                                         When DMA_CNT=x, for each PCIe port, the total</span>
<a name="l02851"></a>02851 <span class="comment">                                                         number of outstanding PCIe memory space reads</span>
<a name="l02852"></a>02852 <span class="comment">                                                         by the PCIe DMA engines and packet input/output</span>
<a name="l02853"></a>02853 <span class="comment">                                                         will not exceed x.</span>
<a name="l02854"></a>02854 <span class="comment">                                                         Valid Number is between 1 and 16 */</span>
<a name="l02855"></a>02855 <span class="preprocessor">#else</span>
<a name="l02856"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a124f9501848eb26ebf6f158e9fdd8f1a">02856</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a124f9501848eb26ebf6f158e9fdd8f1a">dma_cnt</a>                      : 5;
<a name="l02857"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a5fecdfe1c75e5b641dd4dc33bdeaeef2">02857</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a5fecdfe1c75e5b641dd4dc33bdeaeef2">reserved_5_7</a>                 : 3;
<a name="l02858"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aca8f89aed8a75d0ef13f45f0d302a38a">02858</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aca8f89aed8a75d0ef13f45f0d302a38a">dma0_cnt</a>                     : 5;
<a name="l02859"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#ae98929a2f77de71943316953a682434d">02859</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#ae98929a2f77de71943316953a682434d">reserved_13_15</a>               : 3;
<a name="l02860"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aa451a29ffd5630d4b1a9b49228314711">02860</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aa451a29ffd5630d4b1a9b49228314711">dma1_cnt</a>                     : 5;
<a name="l02861"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a2089a724c91d3a5a733be22e652f224b">02861</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a2089a724c91d3a5a733be22e652f224b">reserved_21_23</a>               : 3;
<a name="l02862"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a37d9a59592b505b737b2eaaf1bcc24a9">02862</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a37d9a59592b505b737b2eaaf1bcc24a9">dma2_cnt</a>                     : 5;
<a name="l02863"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#af3fef90a4da77f72be96a36efd37f3c7">02863</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#af3fef90a4da77f72be96a36efd37f3c7">reserved_29_31</a>               : 3;
<a name="l02864"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aa5ffa0bc1e621aeb668c438f19b89a51">02864</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aa5ffa0bc1e621aeb668c438f19b89a51">dma3_cnt</a>                     : 5;
<a name="l02865"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a32a50d44f1e2bdc838047f7f02dc716a">02865</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a32a50d44f1e2bdc838047f7f02dc716a">reserved_37_39</a>               : 3;
<a name="l02866"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a338e50ff497c87169c911bc048c01c56">02866</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a338e50ff497c87169c911bc048c01c56">dma4_cnt</a>                     : 5;
<a name="l02867"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a358b6d3b0295635ea3fce1d024c84396">02867</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a358b6d3b0295635ea3fce1d024c84396">reserved_45_47</a>               : 3;
<a name="l02868"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a2abf694ab2d3fc89b1879112e74b121e">02868</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a2abf694ab2d3fc89b1879112e74b121e">pkt_cnt</a>                      : 5;
<a name="l02869"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aae71f9bc4f79ad5b4b88f9e0e88a116c">02869</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#aae71f9bc4f79ad5b4b88f9e0e88a116c">reserved_53_62</a>               : 10;
<a name="l02870"></a><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a4dcfe4385aaa3e10cda26f3ed537cc89">02870</a>     uint64_t <a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html#a4dcfe4385aaa3e10cda26f3ed537cc89">dma_arb</a>                      : 1;
<a name="l02871"></a>02871 <span class="preprocessor">#endif</span>
<a name="l02872"></a>02872 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__pcie__req__num.html#ad7f6513fe6c96ef5ed606e07c95e573a">s</a>;
<a name="l02873"></a><a class="code" href="unioncvmx__npei__dma__pcie__req__num.html#a279e30286e9abf26936a5f76f5f32050">02873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html">cvmx_npei_dma_pcie_req_num_s</a>   <a class="code" href="unioncvmx__npei__dma__pcie__req__num.html#a279e30286e9abf26936a5f76f5f32050">cn52xx</a>;
<a name="l02874"></a><a class="code" href="unioncvmx__npei__dma__pcie__req__num.html#ae0f728a5697785723822793690e0c0ad">02874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__pcie__req__num_1_1cvmx__npei__dma__pcie__req__num__s.html">cvmx_npei_dma_pcie_req_num_s</a>   <a class="code" href="unioncvmx__npei__dma__pcie__req__num.html#ae0f728a5697785723822793690e0c0ad">cn56xx</a>;
<a name="l02875"></a>02875 };
<a name="l02876"></a><a class="code" href="cvmx-npei-defs_8h.html#a3b0d4730b4e24d64c1ba742b1ab6ec59">02876</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__pcie__req__num.html" title="cvmx_npei_dma_pcie_req_num">cvmx_npei_dma_pcie_req_num</a> <a class="code" href="unioncvmx__npei__dma__pcie__req__num.html" title="cvmx_npei_dma_pcie_req_num">cvmx_npei_dma_pcie_req_num_t</a>;
<a name="l02877"></a>02877 <span class="comment"></span>
<a name="l02878"></a>02878 <span class="comment">/**</span>
<a name="l02879"></a>02879 <span class="comment"> * cvmx_npei_dma_state1</span>
<a name="l02880"></a>02880 <span class="comment"> *</span>
<a name="l02881"></a>02881 <span class="comment"> * NPEI_DMA_STATE1 = NPI&apos;s DMA State 1</span>
<a name="l02882"></a>02882 <span class="comment"> *</span>
<a name="l02883"></a>02883 <span class="comment"> * Results from DMA state register 1</span>
<a name="l02884"></a>02884 <span class="comment"> */</span>
<a name="l02885"></a><a class="code" href="unioncvmx__npei__dma__state1.html">02885</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state1.html" title="cvmx_npei_dma_state1">cvmx_npei_dma_state1</a> {
<a name="l02886"></a><a class="code" href="unioncvmx__npei__dma__state1.html#ae4abfe652c255c1676c89dae60a5356a">02886</a>     uint64_t <a class="code" href="unioncvmx__npei__dma__state1.html#ae4abfe652c255c1676c89dae60a5356a">u64</a>;
<a name="l02887"></a><a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html">02887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html">cvmx_npei_dma_state1_s</a> {
<a name="l02888"></a>02888 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02889"></a>02889 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#a10a37a5e0e3e35ae32eb1286246d37c0">reserved_40_63</a>               : 24;
<a name="l02890"></a>02890     uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#a597f7d0a6bd02efa9cdfa1024ee81781">d4_dwe</a>                       : 8;  <span class="comment">/**&lt; DMA4 PICe Write State */</span>
<a name="l02891"></a>02891     uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#abc7e51e1de78187f832285fbd92c6637">d3_dwe</a>                       : 8;  <span class="comment">/**&lt; DMA3 PICe Write State */</span>
<a name="l02892"></a>02892     uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#aff806716ff54100a9d280ecb8d8bc29f">d2_dwe</a>                       : 8;  <span class="comment">/**&lt; DMA2 PICe Write State */</span>
<a name="l02893"></a>02893     uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#ad413cb272e0b52647524b4c3ca4133ae">d1_dwe</a>                       : 8;  <span class="comment">/**&lt; DMA1 PICe Write State */</span>
<a name="l02894"></a>02894     uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#ad266f944716fe7861f43ac87208da025">d0_dwe</a>                       : 8;  <span class="comment">/**&lt; DMA0 PICe Write State */</span>
<a name="l02895"></a>02895 <span class="preprocessor">#else</span>
<a name="l02896"></a><a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#ad266f944716fe7861f43ac87208da025">02896</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#ad266f944716fe7861f43ac87208da025">d0_dwe</a>                       : 8;
<a name="l02897"></a><a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#ad413cb272e0b52647524b4c3ca4133ae">02897</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#ad413cb272e0b52647524b4c3ca4133ae">d1_dwe</a>                       : 8;
<a name="l02898"></a><a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#aff806716ff54100a9d280ecb8d8bc29f">02898</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#aff806716ff54100a9d280ecb8d8bc29f">d2_dwe</a>                       : 8;
<a name="l02899"></a><a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#abc7e51e1de78187f832285fbd92c6637">02899</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#abc7e51e1de78187f832285fbd92c6637">d3_dwe</a>                       : 8;
<a name="l02900"></a><a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#a597f7d0a6bd02efa9cdfa1024ee81781">02900</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#a597f7d0a6bd02efa9cdfa1024ee81781">d4_dwe</a>                       : 8;
<a name="l02901"></a><a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#a10a37a5e0e3e35ae32eb1286246d37c0">02901</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html#a10a37a5e0e3e35ae32eb1286246d37c0">reserved_40_63</a>               : 24;
<a name="l02902"></a>02902 <span class="preprocessor">#endif</span>
<a name="l02903"></a>02903 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__state1.html#a7fc9f6d624225e99978e1b3a86c143fb">s</a>;
<a name="l02904"></a><a class="code" href="unioncvmx__npei__dma__state1.html#a9863210851f695d9651a08caed62c0f6">02904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state1_1_1cvmx__npei__dma__state1__s.html">cvmx_npei_dma_state1_s</a>         <a class="code" href="unioncvmx__npei__dma__state1.html#a9863210851f695d9651a08caed62c0f6">cn52xx</a>;
<a name="l02905"></a>02905 };
<a name="l02906"></a><a class="code" href="cvmx-npei-defs_8h.html#a7edc95c63917bd2912ac8748ecf81f08">02906</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state1.html" title="cvmx_npei_dma_state1">cvmx_npei_dma_state1</a> <a class="code" href="unioncvmx__npei__dma__state1.html" title="cvmx_npei_dma_state1">cvmx_npei_dma_state1_t</a>;
<a name="l02907"></a>02907 <span class="comment"></span>
<a name="l02908"></a>02908 <span class="comment">/**</span>
<a name="l02909"></a>02909 <span class="comment"> * cvmx_npei_dma_state1_p1</span>
<a name="l02910"></a>02910 <span class="comment"> *</span>
<a name="l02911"></a>02911 <span class="comment"> * NPEI_DMA_STATE1_P1 = NPEI DMA Request and Instruction State</span>
<a name="l02912"></a>02912 <span class="comment"> *</span>
<a name="l02913"></a>02913 <span class="comment"> * DMA engine Debug information.</span>
<a name="l02914"></a>02914 <span class="comment"> */</span>
<a name="l02915"></a><a class="code" href="unioncvmx__npei__dma__state1__p1.html">02915</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state1__p1.html" title="cvmx_npei_dma_state1_p1">cvmx_npei_dma_state1_p1</a> {
<a name="l02916"></a><a class="code" href="unioncvmx__npei__dma__state1__p1.html#a77d13c3602ed5736f5fde575e1cbb1db">02916</a>     uint64_t <a class="code" href="unioncvmx__npei__dma__state1__p1.html#a77d13c3602ed5736f5fde575e1cbb1db">u64</a>;
<a name="l02917"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html">02917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html">cvmx_npei_dma_state1_p1_s</a> {
<a name="l02918"></a>02918 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02919"></a>02919 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a43c4863b2cd51f670b9c01d08df7bb0d">reserved_60_63</a>               : 4;
<a name="l02920"></a>02920     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a8138db8d886c0752cc3389eabbc6dd9f">d0_difst</a>                     : 7;  <span class="comment">/**&lt; DMA engine 0 dif instruction read state */</span>
<a name="l02921"></a>02921     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#ac59a7a89ad6767ec75326756dc2eb2b8">d1_difst</a>                     : 7;  <span class="comment">/**&lt; DMA engine 1 dif instruction read state */</span>
<a name="l02922"></a>02922     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#ad56c83415a5ed1dfa86e51e6e1b8b6e7">d2_difst</a>                     : 7;  <span class="comment">/**&lt; DMA engine 2 dif instruction read state */</span>
<a name="l02923"></a>02923     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a14d540e541261104b09665baf4d2ae70">d3_difst</a>                     : 7;  <span class="comment">/**&lt; DMA engine 3 dif instruction read state */</span>
<a name="l02924"></a>02924     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a51722aa37e310e9ae580cecc21b05dd9">d4_difst</a>                     : 7;  <span class="comment">/**&lt; DMA engine 4 dif instruction read state */</span>
<a name="l02925"></a>02925     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#add4e11c72f10b38fa307115e94a2df3c">d0_reqst</a>                     : 5;  <span class="comment">/**&lt; DMA engine 0 request data state */</span>
<a name="l02926"></a>02926     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#aefa31caf34eb9bc73b4a3ef3e68e987c">d1_reqst</a>                     : 5;  <span class="comment">/**&lt; DMA engine 1 request data state */</span>
<a name="l02927"></a>02927     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a090dfc48689a6d312c6c546d4f1874f2">d2_reqst</a>                     : 5;  <span class="comment">/**&lt; DMA engine 2 request data state */</span>
<a name="l02928"></a>02928     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a7ff7fb9c157a341dd65f981d7b555e1b">d3_reqst</a>                     : 5;  <span class="comment">/**&lt; DMA engine 3 request data state */</span>
<a name="l02929"></a>02929     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a159f578064e966e9df72bfa2a99e7901">d4_reqst</a>                     : 5;  <span class="comment">/**&lt; DMA engine 4 request data state */</span>
<a name="l02930"></a>02930 <span class="preprocessor">#else</span>
<a name="l02931"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a159f578064e966e9df72bfa2a99e7901">02931</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a159f578064e966e9df72bfa2a99e7901">d4_reqst</a>                     : 5;
<a name="l02932"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a7ff7fb9c157a341dd65f981d7b555e1b">02932</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a7ff7fb9c157a341dd65f981d7b555e1b">d3_reqst</a>                     : 5;
<a name="l02933"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a090dfc48689a6d312c6c546d4f1874f2">02933</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a090dfc48689a6d312c6c546d4f1874f2">d2_reqst</a>                     : 5;
<a name="l02934"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#aefa31caf34eb9bc73b4a3ef3e68e987c">02934</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#aefa31caf34eb9bc73b4a3ef3e68e987c">d1_reqst</a>                     : 5;
<a name="l02935"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#add4e11c72f10b38fa307115e94a2df3c">02935</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#add4e11c72f10b38fa307115e94a2df3c">d0_reqst</a>                     : 5;
<a name="l02936"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a51722aa37e310e9ae580cecc21b05dd9">02936</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a51722aa37e310e9ae580cecc21b05dd9">d4_difst</a>                     : 7;
<a name="l02937"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a14d540e541261104b09665baf4d2ae70">02937</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a14d540e541261104b09665baf4d2ae70">d3_difst</a>                     : 7;
<a name="l02938"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#ad56c83415a5ed1dfa86e51e6e1b8b6e7">02938</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#ad56c83415a5ed1dfa86e51e6e1b8b6e7">d2_difst</a>                     : 7;
<a name="l02939"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#ac59a7a89ad6767ec75326756dc2eb2b8">02939</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#ac59a7a89ad6767ec75326756dc2eb2b8">d1_difst</a>                     : 7;
<a name="l02940"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a8138db8d886c0752cc3389eabbc6dd9f">02940</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a8138db8d886c0752cc3389eabbc6dd9f">d0_difst</a>                     : 7;
<a name="l02941"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a43c4863b2cd51f670b9c01d08df7bb0d">02941</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html#a43c4863b2cd51f670b9c01d08df7bb0d">reserved_60_63</a>               : 4;
<a name="l02942"></a>02942 <span class="preprocessor">#endif</span>
<a name="l02943"></a>02943 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__state1__p1.html#a8170765ad3da81a91406285e5839ec5f">s</a>;
<a name="l02944"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html">02944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html">cvmx_npei_dma_state1_p1_cn52xxp1</a> {
<a name="l02945"></a>02945 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02946"></a>02946 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a03084d49bd905aff535ff6f3bb680157">reserved_60_63</a>               : 4;
<a name="l02947"></a>02947     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a2f31794dd765bf27342c0711e7165180">d0_difst</a>                     : 7;  <span class="comment">/**&lt; DMA engine 0 dif instruction read state */</span>
<a name="l02948"></a>02948     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#ac1e3d69e26e4e57fa309170c0d918217">d1_difst</a>                     : 7;  <span class="comment">/**&lt; DMA engine 1 dif instruction read state */</span>
<a name="l02949"></a>02949     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#aba237eb5fc9bed354fed0e66ed32f0d5">d2_difst</a>                     : 7;  <span class="comment">/**&lt; DMA engine 2 dif instruction read state */</span>
<a name="l02950"></a>02950     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#ae96aec9b0856637e526b5cfdd571b3ec">d3_difst</a>                     : 7;  <span class="comment">/**&lt; DMA engine 3 dif instruction read state */</span>
<a name="l02951"></a>02951     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a53d4a124e98045504862622671f108ec">reserved_25_31</a>               : 7;
<a name="l02952"></a>02952     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a3768c2b447bef2845ba2766217ee7e21">d0_reqst</a>                     : 5;  <span class="comment">/**&lt; DMA engine 0 request data state */</span>
<a name="l02953"></a>02953     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a4484906430fef051cff16bb64bea9e5c">d1_reqst</a>                     : 5;  <span class="comment">/**&lt; DMA engine 1 request data state */</span>
<a name="l02954"></a>02954     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#ac8157a499d92bf3ad551f77014504d61">d2_reqst</a>                     : 5;  <span class="comment">/**&lt; DMA engine 2 request data state */</span>
<a name="l02955"></a>02955     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#aae4f4ae422b0a0d75d3cfe5c4bbe3bd8">d3_reqst</a>                     : 5;  <span class="comment">/**&lt; DMA engine 3 request data state */</span>
<a name="l02956"></a>02956     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a42e28ca0c0a08a45a27f7869db80ba67">reserved_0_4</a>                 : 5;
<a name="l02957"></a>02957 <span class="preprocessor">#else</span>
<a name="l02958"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a42e28ca0c0a08a45a27f7869db80ba67">02958</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a42e28ca0c0a08a45a27f7869db80ba67">reserved_0_4</a>                 : 5;
<a name="l02959"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#aae4f4ae422b0a0d75d3cfe5c4bbe3bd8">02959</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#aae4f4ae422b0a0d75d3cfe5c4bbe3bd8">d3_reqst</a>                     : 5;
<a name="l02960"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#ac8157a499d92bf3ad551f77014504d61">02960</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#ac8157a499d92bf3ad551f77014504d61">d2_reqst</a>                     : 5;
<a name="l02961"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a4484906430fef051cff16bb64bea9e5c">02961</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a4484906430fef051cff16bb64bea9e5c">d1_reqst</a>                     : 5;
<a name="l02962"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a3768c2b447bef2845ba2766217ee7e21">02962</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a3768c2b447bef2845ba2766217ee7e21">d0_reqst</a>                     : 5;
<a name="l02963"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a53d4a124e98045504862622671f108ec">02963</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a53d4a124e98045504862622671f108ec">reserved_25_31</a>               : 7;
<a name="l02964"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#ae96aec9b0856637e526b5cfdd571b3ec">02964</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#ae96aec9b0856637e526b5cfdd571b3ec">d3_difst</a>                     : 7;
<a name="l02965"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#aba237eb5fc9bed354fed0e66ed32f0d5">02965</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#aba237eb5fc9bed354fed0e66ed32f0d5">d2_difst</a>                     : 7;
<a name="l02966"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#ac1e3d69e26e4e57fa309170c0d918217">02966</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#ac1e3d69e26e4e57fa309170c0d918217">d1_difst</a>                     : 7;
<a name="l02967"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a2f31794dd765bf27342c0711e7165180">02967</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a2f31794dd765bf27342c0711e7165180">d0_difst</a>                     : 7;
<a name="l02968"></a><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a03084d49bd905aff535ff6f3bb680157">02968</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__cn52xxp1.html#a03084d49bd905aff535ff6f3bb680157">reserved_60_63</a>               : 4;
<a name="l02969"></a>02969 <span class="preprocessor">#endif</span>
<a name="l02970"></a>02970 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__state1__p1.html#acf642e3662494941eeb368cdb2c36f75">cn52xxp1</a>;
<a name="l02971"></a><a class="code" href="unioncvmx__npei__dma__state1__p1.html#a60ba6708f49bdc592b6fb2da437790ed">02971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state1__p1_1_1cvmx__npei__dma__state1__p1__s.html">cvmx_npei_dma_state1_p1_s</a>      <a class="code" href="unioncvmx__npei__dma__state1__p1.html#a60ba6708f49bdc592b6fb2da437790ed">cn56xxp1</a>;
<a name="l02972"></a>02972 };
<a name="l02973"></a><a class="code" href="cvmx-npei-defs_8h.html#a0a4eaa055e59bb3f6420795a3d7d9217">02973</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state1__p1.html" title="cvmx_npei_dma_state1_p1">cvmx_npei_dma_state1_p1</a> <a class="code" href="unioncvmx__npei__dma__state1__p1.html" title="cvmx_npei_dma_state1_p1">cvmx_npei_dma_state1_p1_t</a>;
<a name="l02974"></a>02974 <span class="comment"></span>
<a name="l02975"></a>02975 <span class="comment">/**</span>
<a name="l02976"></a>02976 <span class="comment"> * cvmx_npei_dma_state2</span>
<a name="l02977"></a>02977 <span class="comment"> *</span>
<a name="l02978"></a>02978 <span class="comment"> * NPEI_DMA_STATE2 = NPI&apos;s DMA State 2</span>
<a name="l02979"></a>02979 <span class="comment"> *</span>
<a name="l02980"></a>02980 <span class="comment"> * Results from DMA state register 2</span>
<a name="l02981"></a>02981 <span class="comment"> */</span>
<a name="l02982"></a><a class="code" href="unioncvmx__npei__dma__state2.html">02982</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state2.html" title="cvmx_npei_dma_state2">cvmx_npei_dma_state2</a> {
<a name="l02983"></a><a class="code" href="unioncvmx__npei__dma__state2.html#ae8790f8b2005319fb02f43e553ce6d34">02983</a>     uint64_t <a class="code" href="unioncvmx__npei__dma__state2.html#ae8790f8b2005319fb02f43e553ce6d34">u64</a>;
<a name="l02984"></a><a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html">02984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html">cvmx_npei_dma_state2_s</a> {
<a name="l02985"></a>02985 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02986"></a>02986 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a65307e735284e4056856a9b2280366c2">reserved_28_63</a>               : 36;
<a name="l02987"></a>02987     uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a4de6b597daa30aa63b8da41e3d75366a">ndwe</a>                         : 4;  <span class="comment">/**&lt; DMA L2C Write State */</span>
<a name="l02988"></a>02988     uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a8d62c1fb11520ecf0473ea4d84e91373">reserved_21_23</a>               : 3;
<a name="l02989"></a>02989     uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#ab95c4d039300870b24d9ac8bcaac0f3e">ndre</a>                         : 5;  <span class="comment">/**&lt; DMA L2C Read State */</span>
<a name="l02990"></a>02990     uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a77c63cc52215fb1b3f0a600cfe36a7ba">reserved_10_15</a>               : 6;
<a name="l02991"></a>02991     uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a0ab9340cff0f450eab20febea6d193f8">prd</a>                          : 10; <span class="comment">/**&lt; DMA PICe Read State */</span>
<a name="l02992"></a>02992 <span class="preprocessor">#else</span>
<a name="l02993"></a><a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a0ab9340cff0f450eab20febea6d193f8">02993</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a0ab9340cff0f450eab20febea6d193f8">prd</a>                          : 10;
<a name="l02994"></a><a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a77c63cc52215fb1b3f0a600cfe36a7ba">02994</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a77c63cc52215fb1b3f0a600cfe36a7ba">reserved_10_15</a>               : 6;
<a name="l02995"></a><a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#ab95c4d039300870b24d9ac8bcaac0f3e">02995</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#ab95c4d039300870b24d9ac8bcaac0f3e">ndre</a>                         : 5;
<a name="l02996"></a><a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a8d62c1fb11520ecf0473ea4d84e91373">02996</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a8d62c1fb11520ecf0473ea4d84e91373">reserved_21_23</a>               : 3;
<a name="l02997"></a><a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a4de6b597daa30aa63b8da41e3d75366a">02997</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a4de6b597daa30aa63b8da41e3d75366a">ndwe</a>                         : 4;
<a name="l02998"></a><a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a65307e735284e4056856a9b2280366c2">02998</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html#a65307e735284e4056856a9b2280366c2">reserved_28_63</a>               : 36;
<a name="l02999"></a>02999 <span class="preprocessor">#endif</span>
<a name="l03000"></a>03000 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__state2.html#ae5b4e81b7d08a0613636fa9dab463574">s</a>;
<a name="l03001"></a><a class="code" href="unioncvmx__npei__dma__state2.html#ae3540be40301d68950905170292eadba">03001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state2_1_1cvmx__npei__dma__state2__s.html">cvmx_npei_dma_state2_s</a>         <a class="code" href="unioncvmx__npei__dma__state2.html#ae3540be40301d68950905170292eadba">cn52xx</a>;
<a name="l03002"></a>03002 };
<a name="l03003"></a><a class="code" href="cvmx-npei-defs_8h.html#a257aab3408bfac8263d8ec34b84077c8">03003</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state2.html" title="cvmx_npei_dma_state2">cvmx_npei_dma_state2</a> <a class="code" href="unioncvmx__npei__dma__state2.html" title="cvmx_npei_dma_state2">cvmx_npei_dma_state2_t</a>;
<a name="l03004"></a>03004 <span class="comment"></span>
<a name="l03005"></a>03005 <span class="comment">/**</span>
<a name="l03006"></a>03006 <span class="comment"> * cvmx_npei_dma_state2_p1</span>
<a name="l03007"></a>03007 <span class="comment"> *</span>
<a name="l03008"></a>03008 <span class="comment"> * NPEI_DMA_STATE2_P1 = NPEI DMA Instruction Fetch State</span>
<a name="l03009"></a>03009 <span class="comment"> *</span>
<a name="l03010"></a>03010 <span class="comment"> * DMA engine Debug information.</span>
<a name="l03011"></a>03011 <span class="comment"> */</span>
<a name="l03012"></a><a class="code" href="unioncvmx__npei__dma__state2__p1.html">03012</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state2__p1.html" title="cvmx_npei_dma_state2_p1">cvmx_npei_dma_state2_p1</a> {
<a name="l03013"></a><a class="code" href="unioncvmx__npei__dma__state2__p1.html#a2fe748186b79c298edc5f27a3ad2c222">03013</a>     uint64_t <a class="code" href="unioncvmx__npei__dma__state2__p1.html#a2fe748186b79c298edc5f27a3ad2c222">u64</a>;
<a name="l03014"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html">03014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html">cvmx_npei_dma_state2_p1_s</a> {
<a name="l03015"></a>03015 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03016"></a>03016 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a6258274a715509faeab80dc325a535b1">reserved_45_63</a>               : 19;
<a name="l03017"></a>03017     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a80d4f6abaed877149583c1a799071f8b">d0_dffst</a>                     : 9;  <span class="comment">/**&lt; DMA engine 0 dif instruction fetch state */</span>
<a name="l03018"></a>03018     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a281d738457f08a4ba6d9af57877ad3e7">d1_dffst</a>                     : 9;  <span class="comment">/**&lt; DMA engine 1 dif instruction fetch state */</span>
<a name="l03019"></a>03019     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a1ce3d86e51041583b48366682445965d">d2_dffst</a>                     : 9;  <span class="comment">/**&lt; DMA engine 2 dif instruction fetch state */</span>
<a name="l03020"></a>03020     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#ae69a6c320dcf8929bef712e8326b25c3">d3_dffst</a>                     : 9;  <span class="comment">/**&lt; DMA engine 3 dif instruction fetch state */</span>
<a name="l03021"></a>03021     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a7e3d85acf38a42c17a317fc5c31ec349">d4_dffst</a>                     : 9;  <span class="comment">/**&lt; DMA engine 4 dif instruction fetch state */</span>
<a name="l03022"></a>03022 <span class="preprocessor">#else</span>
<a name="l03023"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a7e3d85acf38a42c17a317fc5c31ec349">03023</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a7e3d85acf38a42c17a317fc5c31ec349">d4_dffst</a>                     : 9;
<a name="l03024"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#ae69a6c320dcf8929bef712e8326b25c3">03024</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#ae69a6c320dcf8929bef712e8326b25c3">d3_dffst</a>                     : 9;
<a name="l03025"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a1ce3d86e51041583b48366682445965d">03025</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a1ce3d86e51041583b48366682445965d">d2_dffst</a>                     : 9;
<a name="l03026"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a281d738457f08a4ba6d9af57877ad3e7">03026</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a281d738457f08a4ba6d9af57877ad3e7">d1_dffst</a>                     : 9;
<a name="l03027"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a80d4f6abaed877149583c1a799071f8b">03027</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a80d4f6abaed877149583c1a799071f8b">d0_dffst</a>                     : 9;
<a name="l03028"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a6258274a715509faeab80dc325a535b1">03028</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html#a6258274a715509faeab80dc325a535b1">reserved_45_63</a>               : 19;
<a name="l03029"></a>03029 <span class="preprocessor">#endif</span>
<a name="l03030"></a>03030 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__state2__p1.html#af790d7fb47a158d5b5a78a78531c5976">s</a>;
<a name="l03031"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html">03031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html">cvmx_npei_dma_state2_p1_cn52xxp1</a> {
<a name="l03032"></a>03032 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03033"></a>03033 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a2f54c7cbf46331fbfdd5aa3e123a4ce1">reserved_45_63</a>               : 19;
<a name="l03034"></a>03034     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#ae3eebd18f35d884ae2a7f04de3609233">d0_dffst</a>                     : 9;  <span class="comment">/**&lt; DMA engine 0 dif instruction fetch state */</span>
<a name="l03035"></a>03035     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a7b184859df75baaa1a004eba1a31e165">d1_dffst</a>                     : 9;  <span class="comment">/**&lt; DMA engine 1 dif instruction fetch state */</span>
<a name="l03036"></a>03036     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a4d7b98405135200704363a8e8ec6db40">d2_dffst</a>                     : 9;  <span class="comment">/**&lt; DMA engine 2 dif instruction fetch state */</span>
<a name="l03037"></a>03037     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a1b1a162dfcbd982c33807b865ce286a8">d3_dffst</a>                     : 9;  <span class="comment">/**&lt; DMA engine 3 dif instruction fetch state */</span>
<a name="l03038"></a>03038     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a393b8102fe63d3e1ad46d03c561d5e29">reserved_0_8</a>                 : 9;
<a name="l03039"></a>03039 <span class="preprocessor">#else</span>
<a name="l03040"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a393b8102fe63d3e1ad46d03c561d5e29">03040</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a393b8102fe63d3e1ad46d03c561d5e29">reserved_0_8</a>                 : 9;
<a name="l03041"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a1b1a162dfcbd982c33807b865ce286a8">03041</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a1b1a162dfcbd982c33807b865ce286a8">d3_dffst</a>                     : 9;
<a name="l03042"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a4d7b98405135200704363a8e8ec6db40">03042</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a4d7b98405135200704363a8e8ec6db40">d2_dffst</a>                     : 9;
<a name="l03043"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a7b184859df75baaa1a004eba1a31e165">03043</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a7b184859df75baaa1a004eba1a31e165">d1_dffst</a>                     : 9;
<a name="l03044"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#ae3eebd18f35d884ae2a7f04de3609233">03044</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#ae3eebd18f35d884ae2a7f04de3609233">d0_dffst</a>                     : 9;
<a name="l03045"></a><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a2f54c7cbf46331fbfdd5aa3e123a4ce1">03045</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__cn52xxp1.html#a2f54c7cbf46331fbfdd5aa3e123a4ce1">reserved_45_63</a>               : 19;
<a name="l03046"></a>03046 <span class="preprocessor">#endif</span>
<a name="l03047"></a>03047 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__state2__p1.html#a80b2ea2786d717982459dfe7d825f46b">cn52xxp1</a>;
<a name="l03048"></a><a class="code" href="unioncvmx__npei__dma__state2__p1.html#a496c2ee08ad794c94160cfc791fd187a">03048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state2__p1_1_1cvmx__npei__dma__state2__p1__s.html">cvmx_npei_dma_state2_p1_s</a>      <a class="code" href="unioncvmx__npei__dma__state2__p1.html#a496c2ee08ad794c94160cfc791fd187a">cn56xxp1</a>;
<a name="l03049"></a>03049 };
<a name="l03050"></a><a class="code" href="cvmx-npei-defs_8h.html#ac250815d5d8f064863ceccd4afae9fdd">03050</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state2__p1.html" title="cvmx_npei_dma_state2_p1">cvmx_npei_dma_state2_p1</a> <a class="code" href="unioncvmx__npei__dma__state2__p1.html" title="cvmx_npei_dma_state2_p1">cvmx_npei_dma_state2_p1_t</a>;
<a name="l03051"></a>03051 <span class="comment"></span>
<a name="l03052"></a>03052 <span class="comment">/**</span>
<a name="l03053"></a>03053 <span class="comment"> * cvmx_npei_dma_state3_p1</span>
<a name="l03054"></a>03054 <span class="comment"> *</span>
<a name="l03055"></a>03055 <span class="comment"> * NPEI_DMA_STATE3_P1 = NPEI DMA DRE State</span>
<a name="l03056"></a>03056 <span class="comment"> *</span>
<a name="l03057"></a>03057 <span class="comment"> * DMA engine Debug information.</span>
<a name="l03058"></a>03058 <span class="comment"> */</span>
<a name="l03059"></a><a class="code" href="unioncvmx__npei__dma__state3__p1.html">03059</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state3__p1.html" title="cvmx_npei_dma_state3_p1">cvmx_npei_dma_state3_p1</a> {
<a name="l03060"></a><a class="code" href="unioncvmx__npei__dma__state3__p1.html#a476a2d8f370c7e08f6a006d3d0bd644b">03060</a>     uint64_t <a class="code" href="unioncvmx__npei__dma__state3__p1.html#a476a2d8f370c7e08f6a006d3d0bd644b">u64</a>;
<a name="l03061"></a><a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html">03061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html">cvmx_npei_dma_state3_p1_s</a> {
<a name="l03062"></a>03062 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03063"></a>03063 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#a424c6b1bfad53f8f202b04ce8dcf8f77">reserved_60_63</a>               : 4;
<a name="l03064"></a>03064     uint64_t <a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#abb65c0abaade0f98682529d53999775b">d0_drest</a>                     : 15; <span class="comment">/**&lt; DMA engine 0 dre state */</span>
<a name="l03065"></a>03065     uint64_t <a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#a9f5cafba8dadb217f65271673e308c80">d1_drest</a>                     : 15; <span class="comment">/**&lt; DMA engine 1 dre state */</span>
<a name="l03066"></a>03066     uint64_t <a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#aaf32c70df8922e082f88cf3106825dbd">d2_drest</a>                     : 15; <span class="comment">/**&lt; DMA engine 2 dre state */</span>
<a name="l03067"></a>03067     uint64_t <a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#a241c472584f2d11436085026e50b9e4a">d3_drest</a>                     : 15; <span class="comment">/**&lt; DMA engine 3 dre state */</span>
<a name="l03068"></a>03068 <span class="preprocessor">#else</span>
<a name="l03069"></a><a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#a241c472584f2d11436085026e50b9e4a">03069</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#a241c472584f2d11436085026e50b9e4a">d3_drest</a>                     : 15;
<a name="l03070"></a><a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#aaf32c70df8922e082f88cf3106825dbd">03070</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#aaf32c70df8922e082f88cf3106825dbd">d2_drest</a>                     : 15;
<a name="l03071"></a><a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#a9f5cafba8dadb217f65271673e308c80">03071</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#a9f5cafba8dadb217f65271673e308c80">d1_drest</a>                     : 15;
<a name="l03072"></a><a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#abb65c0abaade0f98682529d53999775b">03072</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#abb65c0abaade0f98682529d53999775b">d0_drest</a>                     : 15;
<a name="l03073"></a><a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#a424c6b1bfad53f8f202b04ce8dcf8f77">03073</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html#a424c6b1bfad53f8f202b04ce8dcf8f77">reserved_60_63</a>               : 4;
<a name="l03074"></a>03074 <span class="preprocessor">#endif</span>
<a name="l03075"></a>03075 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__state3__p1.html#a120350c4e889d66a934c9d31f15d3a33">s</a>;
<a name="l03076"></a><a class="code" href="unioncvmx__npei__dma__state3__p1.html#a957bac4b39df605eb7b5ef8da33d18e8">03076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html">cvmx_npei_dma_state3_p1_s</a>      <a class="code" href="unioncvmx__npei__dma__state3__p1.html#a957bac4b39df605eb7b5ef8da33d18e8">cn52xxp1</a>;
<a name="l03077"></a><a class="code" href="unioncvmx__npei__dma__state3__p1.html#afa9319a37349b5470e754357f7d4e46f">03077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state3__p1_1_1cvmx__npei__dma__state3__p1__s.html">cvmx_npei_dma_state3_p1_s</a>      <a class="code" href="unioncvmx__npei__dma__state3__p1.html#afa9319a37349b5470e754357f7d4e46f">cn56xxp1</a>;
<a name="l03078"></a>03078 };
<a name="l03079"></a><a class="code" href="cvmx-npei-defs_8h.html#a8efb4c0bb3109f1333c41e05b3fa5192">03079</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state3__p1.html" title="cvmx_npei_dma_state3_p1">cvmx_npei_dma_state3_p1</a> <a class="code" href="unioncvmx__npei__dma__state3__p1.html" title="cvmx_npei_dma_state3_p1">cvmx_npei_dma_state3_p1_t</a>;
<a name="l03080"></a>03080 <span class="comment"></span>
<a name="l03081"></a>03081 <span class="comment">/**</span>
<a name="l03082"></a>03082 <span class="comment"> * cvmx_npei_dma_state4_p1</span>
<a name="l03083"></a>03083 <span class="comment"> *</span>
<a name="l03084"></a>03084 <span class="comment"> * NPEI_DMA_STATE4_P1 = NPEI DMA DWE State</span>
<a name="l03085"></a>03085 <span class="comment"> *</span>
<a name="l03086"></a>03086 <span class="comment"> * DMA engine Debug information.</span>
<a name="l03087"></a>03087 <span class="comment"> */</span>
<a name="l03088"></a><a class="code" href="unioncvmx__npei__dma__state4__p1.html">03088</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state4__p1.html" title="cvmx_npei_dma_state4_p1">cvmx_npei_dma_state4_p1</a> {
<a name="l03089"></a><a class="code" href="unioncvmx__npei__dma__state4__p1.html#ad391e28258fd6fcb8a3256a8497e2178">03089</a>     uint64_t <a class="code" href="unioncvmx__npei__dma__state4__p1.html#ad391e28258fd6fcb8a3256a8497e2178">u64</a>;
<a name="l03090"></a><a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html">03090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html">cvmx_npei_dma_state4_p1_s</a> {
<a name="l03091"></a>03091 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03092"></a>03092 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a6b1d698d964e4b0aacaef0f6683d6f7c">reserved_52_63</a>               : 12;
<a name="l03093"></a>03093     uint64_t <a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a1c0669a0a69fc743b843c4d521544015">d0_dwest</a>                     : 13; <span class="comment">/**&lt; DMA engine 0 dwe state */</span>
<a name="l03094"></a>03094     uint64_t <a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#ac3f6794b78903f360c3c377876c4faff">d1_dwest</a>                     : 13; <span class="comment">/**&lt; DMA engine 1 dwe state */</span>
<a name="l03095"></a>03095     uint64_t <a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a83cd4ea8ab65804a9eae2eec18948091">d2_dwest</a>                     : 13; <span class="comment">/**&lt; DMA engine 2 dwe state */</span>
<a name="l03096"></a>03096     uint64_t <a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a659b23f5107b63edc334da734fe99f8b">d3_dwest</a>                     : 13; <span class="comment">/**&lt; DMA engine 3 dwe state */</span>
<a name="l03097"></a>03097 <span class="preprocessor">#else</span>
<a name="l03098"></a><a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a659b23f5107b63edc334da734fe99f8b">03098</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a659b23f5107b63edc334da734fe99f8b">d3_dwest</a>                     : 13;
<a name="l03099"></a><a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a83cd4ea8ab65804a9eae2eec18948091">03099</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a83cd4ea8ab65804a9eae2eec18948091">d2_dwest</a>                     : 13;
<a name="l03100"></a><a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#ac3f6794b78903f360c3c377876c4faff">03100</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#ac3f6794b78903f360c3c377876c4faff">d1_dwest</a>                     : 13;
<a name="l03101"></a><a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a1c0669a0a69fc743b843c4d521544015">03101</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a1c0669a0a69fc743b843c4d521544015">d0_dwest</a>                     : 13;
<a name="l03102"></a><a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a6b1d698d964e4b0aacaef0f6683d6f7c">03102</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html#a6b1d698d964e4b0aacaef0f6683d6f7c">reserved_52_63</a>               : 12;
<a name="l03103"></a>03103 <span class="preprocessor">#endif</span>
<a name="l03104"></a>03104 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__state4__p1.html#a3393e1db4298b203d108ceaf8c7b6e3e">s</a>;
<a name="l03105"></a><a class="code" href="unioncvmx__npei__dma__state4__p1.html#a9d283ccad1e5ada978ecbc378612bc71">03105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html">cvmx_npei_dma_state4_p1_s</a>      <a class="code" href="unioncvmx__npei__dma__state4__p1.html#a9d283ccad1e5ada978ecbc378612bc71">cn52xxp1</a>;
<a name="l03106"></a><a class="code" href="unioncvmx__npei__dma__state4__p1.html#a6f2d6dd0545167d5e7cfaa08058e460f">03106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state4__p1_1_1cvmx__npei__dma__state4__p1__s.html">cvmx_npei_dma_state4_p1_s</a>      <a class="code" href="unioncvmx__npei__dma__state4__p1.html#a6f2d6dd0545167d5e7cfaa08058e460f">cn56xxp1</a>;
<a name="l03107"></a>03107 };
<a name="l03108"></a><a class="code" href="cvmx-npei-defs_8h.html#a5ec247d47900a525ae4a9f2753b9233d">03108</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state4__p1.html" title="cvmx_npei_dma_state4_p1">cvmx_npei_dma_state4_p1</a> <a class="code" href="unioncvmx__npei__dma__state4__p1.html" title="cvmx_npei_dma_state4_p1">cvmx_npei_dma_state4_p1_t</a>;
<a name="l03109"></a>03109 <span class="comment"></span>
<a name="l03110"></a>03110 <span class="comment">/**</span>
<a name="l03111"></a>03111 <span class="comment"> * cvmx_npei_dma_state5_p1</span>
<a name="l03112"></a>03112 <span class="comment"> *</span>
<a name="l03113"></a>03113 <span class="comment"> * NPEI_DMA_STATE5_P1 = NPEI DMA DWE and DRE State</span>
<a name="l03114"></a>03114 <span class="comment"> *</span>
<a name="l03115"></a>03115 <span class="comment"> * DMA engine Debug information.</span>
<a name="l03116"></a>03116 <span class="comment"> */</span>
<a name="l03117"></a><a class="code" href="unioncvmx__npei__dma__state5__p1.html">03117</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state5__p1.html" title="cvmx_npei_dma_state5_p1">cvmx_npei_dma_state5_p1</a> {
<a name="l03118"></a><a class="code" href="unioncvmx__npei__dma__state5__p1.html#aa665432da3454c8e51f33edeb5acf772">03118</a>     uint64_t <a class="code" href="unioncvmx__npei__dma__state5__p1.html#aa665432da3454c8e51f33edeb5acf772">u64</a>;
<a name="l03119"></a><a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html">03119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html">cvmx_npei_dma_state5_p1_s</a> {
<a name="l03120"></a>03120 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03121"></a>03121 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html#a6010cf73b6dc9c0aeda4eb8057bd303e">reserved_28_63</a>               : 36;
<a name="l03122"></a>03122     uint64_t <a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html#a366cd7e3b7d43e24ddbf23540d65d39f">d4_drest</a>                     : 15; <span class="comment">/**&lt; DMA engine 4 dre state */</span>
<a name="l03123"></a>03123     uint64_t <a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html#a93dd2a803c09fd68a433913937bb4e41">d4_dwest</a>                     : 13; <span class="comment">/**&lt; DMA engine 4 dwe state */</span>
<a name="l03124"></a>03124 <span class="preprocessor">#else</span>
<a name="l03125"></a><a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html#a93dd2a803c09fd68a433913937bb4e41">03125</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html#a93dd2a803c09fd68a433913937bb4e41">d4_dwest</a>                     : 13;
<a name="l03126"></a><a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html#a366cd7e3b7d43e24ddbf23540d65d39f">03126</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html#a366cd7e3b7d43e24ddbf23540d65d39f">d4_drest</a>                     : 15;
<a name="l03127"></a><a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html#a6010cf73b6dc9c0aeda4eb8057bd303e">03127</a>     uint64_t <a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html#a6010cf73b6dc9c0aeda4eb8057bd303e">reserved_28_63</a>               : 36;
<a name="l03128"></a>03128 <span class="preprocessor">#endif</span>
<a name="l03129"></a>03129 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__dma__state5__p1.html#aa04b2b6ebdc1ec9eb59fcb23875e3aba">s</a>;
<a name="l03130"></a><a class="code" href="unioncvmx__npei__dma__state5__p1.html#a5617a4810e3e0f01e28356f18d0b8d12">03130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__dma__state5__p1_1_1cvmx__npei__dma__state5__p1__s.html">cvmx_npei_dma_state5_p1_s</a>      <a class="code" href="unioncvmx__npei__dma__state5__p1.html#a5617a4810e3e0f01e28356f18d0b8d12">cn56xxp1</a>;
<a name="l03131"></a>03131 };
<a name="l03132"></a><a class="code" href="cvmx-npei-defs_8h.html#a66d838f39efa25476f972a7d4899e5d1">03132</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__dma__state5__p1.html" title="cvmx_npei_dma_state5_p1">cvmx_npei_dma_state5_p1</a> <a class="code" href="unioncvmx__npei__dma__state5__p1.html" title="cvmx_npei_dma_state5_p1">cvmx_npei_dma_state5_p1_t</a>;
<a name="l03133"></a>03133 <span class="comment"></span>
<a name="l03134"></a>03134 <span class="comment">/**</span>
<a name="l03135"></a>03135 <span class="comment"> * cvmx_npei_int_a_enb</span>
<a name="l03136"></a>03136 <span class="comment"> *</span>
<a name="l03137"></a>03137 <span class="comment"> * NPEI_INTERRUPT_A_ENB = NPI&apos;s Interrupt A Enable Register</span>
<a name="l03138"></a>03138 <span class="comment"> *</span>
<a name="l03139"></a>03139 <span class="comment"> * Used to allow the generation of interrupts (MSI/INTA) to the PCIe CoresUsed to enable the various interrupting conditions of NPEI</span>
<a name="l03140"></a>03140 <span class="comment"> */</span>
<a name="l03141"></a><a class="code" href="unioncvmx__npei__int__a__enb.html">03141</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__a__enb.html" title="cvmx_npei_int_a_enb">cvmx_npei_int_a_enb</a> {
<a name="l03142"></a><a class="code" href="unioncvmx__npei__int__a__enb.html#ad8259f0cdaa5b0f9e1e550acf7314df7">03142</a>     uint64_t <a class="code" href="unioncvmx__npei__int__a__enb.html#ad8259f0cdaa5b0f9e1e550acf7314df7">u64</a>;
<a name="l03143"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html">03143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html">cvmx_npei_int_a_enb_s</a> {
<a name="l03144"></a>03144 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03145"></a>03145 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#abcbcdbd61071f2df3f33b192633b9127">reserved_10_63</a>               : 54;
<a name="l03146"></a>03146     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a3fe271e3ef72d95a6f3ff26f4eeaaa58">pout_err</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[9] to generate an</span>
<a name="l03147"></a>03147 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03148"></a>03148     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a706ca71abc525930a422de91e3f415a4">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[8] to generate an</span>
<a name="l03149"></a>03149 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03150"></a>03150     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a33e8a4fbb637bc5c20110b1fba31db4e">p1_rdlk</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[7] to generate an</span>
<a name="l03151"></a>03151 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03152"></a>03152     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a3fbdcd5398b050ed8708ddbbbca7930e">p0_rdlk</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[6] to generate an</span>
<a name="l03153"></a>03153 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03154"></a>03154     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#ab989878329c6af3c5d37cf1ead7641c3">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[5] to generate an</span>
<a name="l03155"></a>03155 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03156"></a>03156     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a7dd8c064cf033a0448549596b8407357">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[4] to generate an</span>
<a name="l03157"></a>03157 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03158"></a>03158     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a1cb0975d51cb68cb3b20aebbcfbe2753">pop_err</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[3] to generate an</span>
<a name="l03159"></a>03159 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03160"></a>03160     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a0398ccfb2da3123cfb51559e928efa95">pins_err</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[2] to generate an</span>
<a name="l03161"></a>03161 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03162"></a>03162     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#ae86ce1978ef155271f805613aa85975f">dma1_cpl</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[1] to generate an</span>
<a name="l03163"></a>03163 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03164"></a>03164     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#aaf854f7cd756be616f40786ee89e29d1">dma0_cpl</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[0] to generate an</span>
<a name="l03165"></a>03165 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03166"></a>03166 <span class="preprocessor">#else</span>
<a name="l03167"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#aaf854f7cd756be616f40786ee89e29d1">03167</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#aaf854f7cd756be616f40786ee89e29d1">dma0_cpl</a>                     : 1;
<a name="l03168"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#ae86ce1978ef155271f805613aa85975f">03168</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#ae86ce1978ef155271f805613aa85975f">dma1_cpl</a>                     : 1;
<a name="l03169"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a0398ccfb2da3123cfb51559e928efa95">03169</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a0398ccfb2da3123cfb51559e928efa95">pins_err</a>                     : 1;
<a name="l03170"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a1cb0975d51cb68cb3b20aebbcfbe2753">03170</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a1cb0975d51cb68cb3b20aebbcfbe2753">pop_err</a>                      : 1;
<a name="l03171"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a7dd8c064cf033a0448549596b8407357">03171</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a7dd8c064cf033a0448549596b8407357">pdi_err</a>                      : 1;
<a name="l03172"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#ab989878329c6af3c5d37cf1ead7641c3">03172</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#ab989878329c6af3c5d37cf1ead7641c3">pgl_err</a>                      : 1;
<a name="l03173"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a3fbdcd5398b050ed8708ddbbbca7930e">03173</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a3fbdcd5398b050ed8708ddbbbca7930e">p0_rdlk</a>                      : 1;
<a name="l03174"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a33e8a4fbb637bc5c20110b1fba31db4e">03174</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a33e8a4fbb637bc5c20110b1fba31db4e">p1_rdlk</a>                      : 1;
<a name="l03175"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a706ca71abc525930a422de91e3f415a4">03175</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a706ca71abc525930a422de91e3f415a4">pin_bp</a>                       : 1;
<a name="l03176"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a3fe271e3ef72d95a6f3ff26f4eeaaa58">03176</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#a3fe271e3ef72d95a6f3ff26f4eeaaa58">pout_err</a>                     : 1;
<a name="l03177"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#abcbcdbd61071f2df3f33b192633b9127">03177</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html#abcbcdbd61071f2df3f33b192633b9127">reserved_10_63</a>               : 54;
<a name="l03178"></a>03178 <span class="preprocessor">#endif</span>
<a name="l03179"></a>03179 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__a__enb.html#a9276b8c0423ef76574cd5efcd02b62f7">s</a>;
<a name="l03180"></a><a class="code" href="unioncvmx__npei__int__a__enb.html#ab9ae4f80c15a8d26dac106dc8d90429b">03180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html">cvmx_npei_int_a_enb_s</a>          <a class="code" href="unioncvmx__npei__int__a__enb.html#ab9ae4f80c15a8d26dac106dc8d90429b">cn52xx</a>;
<a name="l03181"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html">03181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html">cvmx_npei_int_a_enb_cn52xxp1</a> {
<a name="l03182"></a>03182 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03183"></a>03183 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html#a4e0f684bde0b555da037ec050428cae9">reserved_2_63</a>                : 62;
<a name="l03184"></a>03184     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html#aec43ac286bee957829a9c863349e71a3">dma1_cpl</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[1] to generate an</span>
<a name="l03185"></a>03185 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03186"></a>03186     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html#a24da57c7fb830cc0ce82cfdfc312eb94">dma0_cpl</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[0] to generate an</span>
<a name="l03187"></a>03187 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03188"></a>03188 <span class="preprocessor">#else</span>
<a name="l03189"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html#a24da57c7fb830cc0ce82cfdfc312eb94">03189</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html#a24da57c7fb830cc0ce82cfdfc312eb94">dma0_cpl</a>                     : 1;
<a name="l03190"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html#aec43ac286bee957829a9c863349e71a3">03190</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html#aec43ac286bee957829a9c863349e71a3">dma1_cpl</a>                     : 1;
<a name="l03191"></a><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html#a4e0f684bde0b555da037ec050428cae9">03191</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__cn52xxp1.html#a4e0f684bde0b555da037ec050428cae9">reserved_2_63</a>                : 62;
<a name="l03192"></a>03192 <span class="preprocessor">#endif</span>
<a name="l03193"></a>03193 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__a__enb.html#aa98c1108f15447a919c8cb536d662161">cn52xxp1</a>;
<a name="l03194"></a><a class="code" href="unioncvmx__npei__int__a__enb.html#acf88c3ec6dbfb8fc1c7a1f707cc05c47">03194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__enb_1_1cvmx__npei__int__a__enb__s.html">cvmx_npei_int_a_enb_s</a>          <a class="code" href="unioncvmx__npei__int__a__enb.html#acf88c3ec6dbfb8fc1c7a1f707cc05c47">cn56xx</a>;
<a name="l03195"></a>03195 };
<a name="l03196"></a><a class="code" href="cvmx-npei-defs_8h.html#a180f4a3db1320f102d0448e1af6e17c6">03196</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__a__enb.html" title="cvmx_npei_int_a_enb">cvmx_npei_int_a_enb</a> <a class="code" href="unioncvmx__npei__int__a__enb.html" title="cvmx_npei_int_a_enb">cvmx_npei_int_a_enb_t</a>;
<a name="l03197"></a>03197 <span class="comment"></span>
<a name="l03198"></a>03198 <span class="comment">/**</span>
<a name="l03199"></a>03199 <span class="comment"> * cvmx_npei_int_a_enb2</span>
<a name="l03200"></a>03200 <span class="comment"> *</span>
<a name="l03201"></a>03201 <span class="comment"> * NPEI_INTERRUPT_A_ENB2 = NPEI&apos;s Interrupt A Enable2 Register</span>
<a name="l03202"></a>03202 <span class="comment"> *</span>
<a name="l03203"></a>03203 <span class="comment"> * Used to enable the various interrupting conditions of NPEI</span>
<a name="l03204"></a>03204 <span class="comment"> */</span>
<a name="l03205"></a><a class="code" href="unioncvmx__npei__int__a__enb2.html">03205</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__a__enb2.html" title="cvmx_npei_int_a_enb2">cvmx_npei_int_a_enb2</a> {
<a name="l03206"></a><a class="code" href="unioncvmx__npei__int__a__enb2.html#ab4f47a5df6210c4e4c8f5d101a0c1153">03206</a>     uint64_t <a class="code" href="unioncvmx__npei__int__a__enb2.html#ab4f47a5df6210c4e4c8f5d101a0c1153">u64</a>;
<a name="l03207"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html">03207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html">cvmx_npei_int_a_enb2_s</a> {
<a name="l03208"></a>03208 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03209"></a>03209 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a6759a9ea59067ab1f6cd9b2e39dc368d">reserved_10_63</a>               : 54;
<a name="l03210"></a>03210     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a4afeb28de52a85c6c2ddf1376fa6b7d3">pout_err</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[9] to generate an</span>
<a name="l03211"></a>03211 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03212"></a>03212     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a624edc6742d1b2f5f4eb6dd244dcac9f">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[8] to generate an</span>
<a name="l03213"></a>03213 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03214"></a>03214     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a7cb4f23013631d614d9b300250ca1926">p1_rdlk</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[7] to generate an</span>
<a name="l03215"></a>03215 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03216"></a>03216     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a75a700dd403b48bca9477808578375ec">p0_rdlk</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[6] to generate an</span>
<a name="l03217"></a>03217 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03218"></a>03218     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#ac37e59a33c83eac57a31250f34203e16">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[5] to generate an</span>
<a name="l03219"></a>03219 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03220"></a>03220     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a4b29b1b55d814a1ed7930a068da5a3f1">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[4] to generate an</span>
<a name="l03221"></a>03221 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03222"></a>03222     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a0dd238b683c4990813394f960da66744">pop_err</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[3] to generate an</span>
<a name="l03223"></a>03223 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03224"></a>03224     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a53183c3cd7d9913dfa0ef896a88e53b7">pins_err</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[2] to generate an</span>
<a name="l03225"></a>03225 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03226"></a>03226     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#aac4917440fe5251fc5ba229322091746">dma1_cpl</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[1] to generate an</span>
<a name="l03227"></a>03227 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03228"></a>03228     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#aaf33f41eb757e5f25101bc3e35f2b384">dma0_cpl</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[0] to generate an</span>
<a name="l03229"></a>03229 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03230"></a>03230 <span class="preprocessor">#else</span>
<a name="l03231"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#aaf33f41eb757e5f25101bc3e35f2b384">03231</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#aaf33f41eb757e5f25101bc3e35f2b384">dma0_cpl</a>                     : 1;
<a name="l03232"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#aac4917440fe5251fc5ba229322091746">03232</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#aac4917440fe5251fc5ba229322091746">dma1_cpl</a>                     : 1;
<a name="l03233"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a53183c3cd7d9913dfa0ef896a88e53b7">03233</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a53183c3cd7d9913dfa0ef896a88e53b7">pins_err</a>                     : 1;
<a name="l03234"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a0dd238b683c4990813394f960da66744">03234</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a0dd238b683c4990813394f960da66744">pop_err</a>                      : 1;
<a name="l03235"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a4b29b1b55d814a1ed7930a068da5a3f1">03235</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a4b29b1b55d814a1ed7930a068da5a3f1">pdi_err</a>                      : 1;
<a name="l03236"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#ac37e59a33c83eac57a31250f34203e16">03236</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#ac37e59a33c83eac57a31250f34203e16">pgl_err</a>                      : 1;
<a name="l03237"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a75a700dd403b48bca9477808578375ec">03237</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a75a700dd403b48bca9477808578375ec">p0_rdlk</a>                      : 1;
<a name="l03238"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a7cb4f23013631d614d9b300250ca1926">03238</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a7cb4f23013631d614d9b300250ca1926">p1_rdlk</a>                      : 1;
<a name="l03239"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a624edc6742d1b2f5f4eb6dd244dcac9f">03239</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a624edc6742d1b2f5f4eb6dd244dcac9f">pin_bp</a>                       : 1;
<a name="l03240"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a4afeb28de52a85c6c2ddf1376fa6b7d3">03240</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a4afeb28de52a85c6c2ddf1376fa6b7d3">pout_err</a>                     : 1;
<a name="l03241"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a6759a9ea59067ab1f6cd9b2e39dc368d">03241</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html#a6759a9ea59067ab1f6cd9b2e39dc368d">reserved_10_63</a>               : 54;
<a name="l03242"></a>03242 <span class="preprocessor">#endif</span>
<a name="l03243"></a>03243 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__a__enb2.html#a31b50c3c21c2289ef783ac21089036bf">s</a>;
<a name="l03244"></a><a class="code" href="unioncvmx__npei__int__a__enb2.html#ace5940af212a0b5ed6f8e2302c118f9f">03244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html">cvmx_npei_int_a_enb2_s</a>         <a class="code" href="unioncvmx__npei__int__a__enb2.html#ace5940af212a0b5ed6f8e2302c118f9f">cn52xx</a>;
<a name="l03245"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html">03245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html">cvmx_npei_int_a_enb2_cn52xxp1</a> {
<a name="l03246"></a>03246 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03247"></a>03247 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html#a7337c88fbc12d4898128e1809670e129">reserved_2_63</a>                : 62;
<a name="l03248"></a>03248     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html#a3f8ce4b78cf91d5596705a9f923297c8">dma1_cpl</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[1] to generate an</span>
<a name="l03249"></a>03249 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03250"></a>03250     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html#a450167c13dd045f4931cec9a66e87b25">dma0_cpl</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_A_SUM[0] to generate an</span>
<a name="l03251"></a>03251 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03252"></a>03252 <span class="preprocessor">#else</span>
<a name="l03253"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html#a450167c13dd045f4931cec9a66e87b25">03253</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html#a450167c13dd045f4931cec9a66e87b25">dma0_cpl</a>                     : 1;
<a name="l03254"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html#a3f8ce4b78cf91d5596705a9f923297c8">03254</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html#a3f8ce4b78cf91d5596705a9f923297c8">dma1_cpl</a>                     : 1;
<a name="l03255"></a><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html#a7337c88fbc12d4898128e1809670e129">03255</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__cn52xxp1.html#a7337c88fbc12d4898128e1809670e129">reserved_2_63</a>                : 62;
<a name="l03256"></a>03256 <span class="preprocessor">#endif</span>
<a name="l03257"></a>03257 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__a__enb2.html#a6b5a945b471ba6c10db3bd4625a20b08">cn52xxp1</a>;
<a name="l03258"></a><a class="code" href="unioncvmx__npei__int__a__enb2.html#a79d4f067589aa48613bf00d7c08226ef">03258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__enb2_1_1cvmx__npei__int__a__enb2__s.html">cvmx_npei_int_a_enb2_s</a>         <a class="code" href="unioncvmx__npei__int__a__enb2.html#a79d4f067589aa48613bf00d7c08226ef">cn56xx</a>;
<a name="l03259"></a>03259 };
<a name="l03260"></a><a class="code" href="cvmx-npei-defs_8h.html#a76d2c1ba93ed9fc97abcf60954f34179">03260</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__a__enb2.html" title="cvmx_npei_int_a_enb2">cvmx_npei_int_a_enb2</a> <a class="code" href="unioncvmx__npei__int__a__enb2.html" title="cvmx_npei_int_a_enb2">cvmx_npei_int_a_enb2_t</a>;
<a name="l03261"></a>03261 <span class="comment"></span>
<a name="l03262"></a>03262 <span class="comment">/**</span>
<a name="l03263"></a>03263 <span class="comment"> * cvmx_npei_int_a_sum</span>
<a name="l03264"></a>03264 <span class="comment"> *</span>
<a name="l03265"></a>03265 <span class="comment"> * NPEI_INTERRUPT_A_SUM = NPI Interrupt A Summary Register</span>
<a name="l03266"></a>03266 <span class="comment"> *</span>
<a name="l03267"></a>03267 <span class="comment"> * Set when an interrupt condition occurs, write &apos;1&apos; to clear. When an interrupt bitin this register is set and</span>
<a name="l03268"></a>03268 <span class="comment"> * the cooresponding bit in the NPEI_INT_A_ENB register is set, then NPEI_INT_SUM[61] will be set.</span>
<a name="l03269"></a>03269 <span class="comment"> */</span>
<a name="l03270"></a><a class="code" href="unioncvmx__npei__int__a__sum.html">03270</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__a__sum.html" title="cvmx_npei_int_a_sum">cvmx_npei_int_a_sum</a> {
<a name="l03271"></a><a class="code" href="unioncvmx__npei__int__a__sum.html#aba651c8a0cf77a66e260c5e4ba928f3d">03271</a>     uint64_t <a class="code" href="unioncvmx__npei__int__a__sum.html#aba651c8a0cf77a66e260c5e4ba928f3d">u64</a>;
<a name="l03272"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html">03272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html">cvmx_npei_int_a_sum_s</a> {
<a name="l03273"></a>03273 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03274"></a>03274 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a4db14e9124a941cae93ca5e86f4cb920">reserved_10_63</a>               : 54;
<a name="l03275"></a>03275     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a3427daac65a8410040e1e52a8d0817e5">pout_err</a>                     : 1;  <span class="comment">/**&lt; Set when PKO sends packet data with the error bit</span>
<a name="l03276"></a>03276 <span class="comment">                                                         set. */</span>
<a name="l03277"></a>03277     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a084a71cb9e41de348dc55a977c609257">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet input count has exceeded the WMARK.</span>
<a name="l03278"></a>03278 <span class="comment">                                                         See NPEI_PKT_IN_BP */</span>
<a name="l03279"></a>03279     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a014190afa9739935fde71753731e6f20">p1_rdlk</a>                      : 1;  <span class="comment">/**&lt; PCIe port 1 received a read lock. */</span>
<a name="l03280"></a>03280     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a292b117173f140a252c1c7dd4c721a9a">p0_rdlk</a>                      : 1;  <span class="comment">/**&lt; PCIe port 0 received a read lock. */</span>
<a name="l03281"></a>03281     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a9bc51910b7aaadfb0e16aef70a5b1076">pgl_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet gather list</span>
<a name="l03282"></a>03282 <span class="comment">                                                         read this bit is set. */</span>
<a name="l03283"></a>03283     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#abab663282266f18e1f63e4d557a88b4b">pdi_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet data read</span>
<a name="l03284"></a>03284 <span class="comment">                                                         this bit is set. */</span>
<a name="l03285"></a>03285     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#acbba999c8edcfcd542f1034d68722292">pop_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet scatter</span>
<a name="l03286"></a>03286 <span class="comment">                                                         pointer pair this bit is set. */</span>
<a name="l03287"></a>03287     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a9747373076b19f8fac95b3c8d227d6b4">pins_err</a>                     : 1;  <span class="comment">/**&lt; When a read error occurs on a packet instruction</span>
<a name="l03288"></a>03288 <span class="comment">                                                         this bit is set. */</span>
<a name="l03289"></a>03289     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a2504745a6627f92d8a26134df74040ae">dma1_cpl</a>                     : 1;  <span class="comment">/**&lt; Set each time any PCIe DMA engine recieves a UR/CA</span>
<a name="l03290"></a>03290 <span class="comment">                                                         response from PCIe Port 1 */</span>
<a name="l03291"></a>03291     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a070cae4167a0de1d857e637f9f8ce7af">dma0_cpl</a>                     : 1;  <span class="comment">/**&lt; Set each time any PCIe DMA engine recieves a UR/CA</span>
<a name="l03292"></a>03292 <span class="comment">                                                         response from PCIe Port 0 */</span>
<a name="l03293"></a>03293 <span class="preprocessor">#else</span>
<a name="l03294"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a070cae4167a0de1d857e637f9f8ce7af">03294</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a070cae4167a0de1d857e637f9f8ce7af">dma0_cpl</a>                     : 1;
<a name="l03295"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a2504745a6627f92d8a26134df74040ae">03295</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a2504745a6627f92d8a26134df74040ae">dma1_cpl</a>                     : 1;
<a name="l03296"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a9747373076b19f8fac95b3c8d227d6b4">03296</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a9747373076b19f8fac95b3c8d227d6b4">pins_err</a>                     : 1;
<a name="l03297"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#acbba999c8edcfcd542f1034d68722292">03297</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#acbba999c8edcfcd542f1034d68722292">pop_err</a>                      : 1;
<a name="l03298"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#abab663282266f18e1f63e4d557a88b4b">03298</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#abab663282266f18e1f63e4d557a88b4b">pdi_err</a>                      : 1;
<a name="l03299"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a9bc51910b7aaadfb0e16aef70a5b1076">03299</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a9bc51910b7aaadfb0e16aef70a5b1076">pgl_err</a>                      : 1;
<a name="l03300"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a292b117173f140a252c1c7dd4c721a9a">03300</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a292b117173f140a252c1c7dd4c721a9a">p0_rdlk</a>                      : 1;
<a name="l03301"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a014190afa9739935fde71753731e6f20">03301</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a014190afa9739935fde71753731e6f20">p1_rdlk</a>                      : 1;
<a name="l03302"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a084a71cb9e41de348dc55a977c609257">03302</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a084a71cb9e41de348dc55a977c609257">pin_bp</a>                       : 1;
<a name="l03303"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a3427daac65a8410040e1e52a8d0817e5">03303</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a3427daac65a8410040e1e52a8d0817e5">pout_err</a>                     : 1;
<a name="l03304"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a4db14e9124a941cae93ca5e86f4cb920">03304</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html#a4db14e9124a941cae93ca5e86f4cb920">reserved_10_63</a>               : 54;
<a name="l03305"></a>03305 <span class="preprocessor">#endif</span>
<a name="l03306"></a>03306 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__a__sum.html#a8e7d773188688fa65f2940421a59b481">s</a>;
<a name="l03307"></a><a class="code" href="unioncvmx__npei__int__a__sum.html#a7166ef1e180e5e338d4ab59d8c2fa538">03307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html">cvmx_npei_int_a_sum_s</a>          <a class="code" href="unioncvmx__npei__int__a__sum.html#a7166ef1e180e5e338d4ab59d8c2fa538">cn52xx</a>;
<a name="l03308"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html">03308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html">cvmx_npei_int_a_sum_cn52xxp1</a> {
<a name="l03309"></a>03309 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03310"></a>03310 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html#a329072fed4b46a78b7ec99ea21b678b8">reserved_2_63</a>                : 62;
<a name="l03311"></a>03311     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html#a3c9a6aac0e81590cdc330c04a1c66143">dma1_cpl</a>                     : 1;  <span class="comment">/**&lt; Set each time any PCIe DMA engine recieves a UR/CA</span>
<a name="l03312"></a>03312 <span class="comment">                                                         response from PCIe Port 1 */</span>
<a name="l03313"></a>03313     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html#a74ee0f18ff30fa6d144d5ee92f6f1969">dma0_cpl</a>                     : 1;  <span class="comment">/**&lt; Set each time any PCIe DMA engine recieves a UR/CA</span>
<a name="l03314"></a>03314 <span class="comment">                                                         response from PCIe Port 0 */</span>
<a name="l03315"></a>03315 <span class="preprocessor">#else</span>
<a name="l03316"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html#a74ee0f18ff30fa6d144d5ee92f6f1969">03316</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html#a74ee0f18ff30fa6d144d5ee92f6f1969">dma0_cpl</a>                     : 1;
<a name="l03317"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html#a3c9a6aac0e81590cdc330c04a1c66143">03317</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html#a3c9a6aac0e81590cdc330c04a1c66143">dma1_cpl</a>                     : 1;
<a name="l03318"></a><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html#a329072fed4b46a78b7ec99ea21b678b8">03318</a>     uint64_t <a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__cn52xxp1.html#a329072fed4b46a78b7ec99ea21b678b8">reserved_2_63</a>                : 62;
<a name="l03319"></a>03319 <span class="preprocessor">#endif</span>
<a name="l03320"></a>03320 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__a__sum.html#ab900331f2a78560c9361c04ddd6e4722">cn52xxp1</a>;
<a name="l03321"></a><a class="code" href="unioncvmx__npei__int__a__sum.html#ae089915549e7d1ed23195f921edcaec2">03321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__a__sum_1_1cvmx__npei__int__a__sum__s.html">cvmx_npei_int_a_sum_s</a>          <a class="code" href="unioncvmx__npei__int__a__sum.html#ae089915549e7d1ed23195f921edcaec2">cn56xx</a>;
<a name="l03322"></a>03322 };
<a name="l03323"></a><a class="code" href="cvmx-npei-defs_8h.html#a3743980c1aeb784e1b85e4071c5fb84b">03323</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__a__sum.html" title="cvmx_npei_int_a_sum">cvmx_npei_int_a_sum</a> <a class="code" href="unioncvmx__npei__int__a__sum.html" title="cvmx_npei_int_a_sum">cvmx_npei_int_a_sum_t</a>;
<a name="l03324"></a>03324 <span class="comment"></span>
<a name="l03325"></a>03325 <span class="comment">/**</span>
<a name="l03326"></a>03326 <span class="comment"> * cvmx_npei_int_enb</span>
<a name="l03327"></a>03327 <span class="comment"> *</span>
<a name="l03328"></a>03328 <span class="comment"> * NPEI_INTERRUPT_ENB = NPI&apos;s Interrupt Enable Register</span>
<a name="l03329"></a>03329 <span class="comment"> *</span>
<a name="l03330"></a>03330 <span class="comment"> * Used to allow the generation of interrupts (MSI/INTA) to the PCIe CoresUsed to enable the various interrupting conditions of NPI</span>
<a name="l03331"></a>03331 <span class="comment"> */</span>
<a name="l03332"></a><a class="code" href="unioncvmx__npei__int__enb.html">03332</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__enb.html" title="cvmx_npei_int_enb">cvmx_npei_int_enb</a> {
<a name="l03333"></a><a class="code" href="unioncvmx__npei__int__enb.html#a7fa821e0f97805a8919a0baa9fa2b8c1">03333</a>     uint64_t <a class="code" href="unioncvmx__npei__int__enb.html#a7fa821e0f97805a8919a0baa9fa2b8c1">u64</a>;
<a name="l03334"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html">03334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html">cvmx_npei_int_enb_s</a> {
<a name="l03335"></a>03335 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03336"></a>03336 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2888c0270f99556d44b7dd33e3d2956d">mio_inta</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[63] to generate an</span>
<a name="l03337"></a>03337 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03338"></a>03338     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8a4d2e3c9ab52ca606e2997dc881c64e">reserved_62_62</a>               : 1;
<a name="l03339"></a>03339     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ab2065d7106d5b74bc117de8b8d931c48">int_a</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[61] to generate an</span>
<a name="l03340"></a>03340 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03341"></a>03341     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a114508ee928353b897bd00fe51d69956">c1_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[60] to generate an</span>
<a name="l03342"></a>03342 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03343"></a>03343     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a31e498b183a15881c00b8bc0ddfb2d81">c0_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[59] to generate an</span>
<a name="l03344"></a>03344 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03345"></a>03345     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a519a3f80473f0ca4ac9ef107c72cde2b">c1_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[58] to generate an</span>
<a name="l03346"></a>03346 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03347"></a>03347     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ac6a7f81b20c6bb08228e1dc18472e41d">c0_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[57] to generate an</span>
<a name="l03348"></a>03348 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03349"></a>03349     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#abce49f6a5e10445488e023374aa910b1">c1_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[56] to generate an</span>
<a name="l03350"></a>03350 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03351"></a>03351     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8ab8af2909a08ea0541ed8a0775e472d">c0_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[55] to generate an</span>
<a name="l03352"></a>03352 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03353"></a>03353     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a44bae67f3d3ac2b2dfd696e89f344a01">c1_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[54] to generate an</span>
<a name="l03354"></a>03354 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03355"></a>03355     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a25e4ca29220ef25091ac301a04c240b7">c0_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[53] to generate an</span>
<a name="l03356"></a>03356 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03357"></a>03357     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aa1a8e77ae58d026158b91112aa60a8e8">c1_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[52] to generate an</span>
<a name="l03358"></a>03358 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03359"></a>03359     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a089e41becb53743d108962de4d7752f5">c1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[51] to generate an</span>
<a name="l03360"></a>03360 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03361"></a>03361     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad437fffa570be3556675f78f3b6c086c">c1_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[50] to generate an</span>
<a name="l03362"></a>03362 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03363"></a>03363     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a0fa89f39ffb7d736f116d86f8e508eb9">c1_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[49] to generate an</span>
<a name="l03364"></a>03364 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03365"></a>03365     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad168abf489e0e3b6a1e71a3b0646f003">c1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[48] to generate an</span>
<a name="l03366"></a>03366 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03367"></a>03367     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ac7e34787f26dc1b9c1a33268bc410434">c1_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[47] to generate an</span>
<a name="l03368"></a>03368 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03369"></a>03369     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5c72add9662364045a6859fa5d7cfce2">c1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[46] to generate an</span>
<a name="l03370"></a>03370 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03371"></a>03371     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5d6f23489ae28da872073f39e2a23a81">c1_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[45] to generate an</span>
<a name="l03372"></a>03372 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03373"></a>03373     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad92cf3af60d39617f34da31ab2cde523">c1_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[44] to generate an</span>
<a name="l03374"></a>03374 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03375"></a>03375     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a31ec90878fc5428f45df201502bc1b70">c1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[43] to generate an</span>
<a name="l03376"></a>03376 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03377"></a>03377     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#acc852ca744879eace4f74b0859d0ad0f">c0_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[42] to generate an</span>
<a name="l03378"></a>03378 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03379"></a>03379     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aa7f59adef209e372a0ea39686eda12e3">c0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[41] to generate an</span>
<a name="l03380"></a>03380 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03381"></a>03381     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a1a91ec8794dd5352f8f2cac17db52e87">c0_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[40] to generate an</span>
<a name="l03382"></a>03382 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03383"></a>03383     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ae973f708d1f4cc20e6f318d4c02d9a08">c0_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[39] to generate an</span>
<a name="l03384"></a>03384 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03385"></a>03385     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a940a9e87d1a05cce1ed3b23929ee906e">c0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[38] to generate an</span>
<a name="l03386"></a>03386 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03387"></a>03387     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5e87e05eebc96ca6db5091d00c9ccdca">c0_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[37] to generate an</span>
<a name="l03388"></a>03388 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03389"></a>03389     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#acb98f7a9ed44f150bb700f55a484f811">c0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[36] to generate an</span>
<a name="l03390"></a>03390 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03391"></a>03391     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aad6d87dad7a7c93710a29ae9444c07f0">c0_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[35] to generate an</span>
<a name="l03392"></a>03392 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03393"></a>03393     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2843c24e20b3e18ab47e80bb9a1944b5">c0_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[34] to generate an</span>
<a name="l03394"></a>03394 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03395"></a>03395     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7e0469e03015e4aca4f59e441db5dd46">c0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[33] to generate an</span>
<a name="l03396"></a>03396 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03397"></a>03397     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ab888c570362b536948bdd3b5ade4aaf4">c1_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[32] to generate an</span>
<a name="l03398"></a>03398 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03399"></a>03399     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aa0b493046689d7002a78191261c14157">c1_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[31] to generate an</span>
<a name="l03400"></a>03400 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03401"></a>03401     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8d0d5da07bb3396eae2ff856111943a9">c1_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[30] to generate an</span>
<a name="l03402"></a>03402 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03403"></a>03403     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7a7134dbeaff7d1a2582134528ead159">crs1_dr</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[29] to generate an</span>
<a name="l03404"></a>03404 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03405"></a>03405     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a6d787466c9efaebd522f6b9e94ff836c">c1_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[28] to generate an</span>
<a name="l03406"></a>03406 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03407"></a>03407     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a23361303c52304f2965c86fbd315a5c4">crs1_er</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[27] to generate an</span>
<a name="l03408"></a>03408 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03409"></a>03409     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a76c53f07d05710291a0e71f8d0525525">c1_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[26] to generate an</span>
<a name="l03410"></a>03410 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03411"></a>03411     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5bcc434ff3c07a2650e8c60f293fceeb">c0_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[25] to generate an</span>
<a name="l03412"></a>03412 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03413"></a>03413     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a9023fb0acfe7bd9b60c1dba27a783f63">c0_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[24] to generate an</span>
<a name="l03414"></a>03414 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03415"></a>03415     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a31c230409231c3153e99e88b77a48efa">c0_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[23] to generate an</span>
<a name="l03416"></a>03416 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03417"></a>03417     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a0fcb22e4c87f394492e31d9118773441">crs0_dr</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[22] to generate an</span>
<a name="l03418"></a>03418 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03419"></a>03419     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a175e179b6ec6a19edda2b49e89559b8b">c0_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[21] to generate an</span>
<a name="l03420"></a>03420 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03421"></a>03421     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a4b8c4a9ea15ecf7ea1593789502872f0">crs0_er</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[20] to generate an</span>
<a name="l03422"></a>03422 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03423"></a>03423     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a66cbe5ff1472994aa4f3bc35eae048b2">c0_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[19] to generate an</span>
<a name="l03424"></a>03424 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03425"></a>03425     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8d398bcad51fda6e6d5f2ca614c68676">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[18] to generate an</span>
<a name="l03426"></a>03426 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03427"></a>03427     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7fdd2e2f4d0363e2480344ffabf9adc1">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[17] to generate an</span>
<a name="l03428"></a>03428 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03429"></a>03429     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a3ea6b2a4bc431a549ad4741bcc11caa8">pidbof</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[16] to generate an</span>
<a name="l03430"></a>03430 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03431"></a>03431     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2eddabf961db0f20fd4c5a32a12eb4d6">psldbof</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[15] to generate an</span>
<a name="l03432"></a>03432 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03433"></a>03433     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a3afb927bd702f7ac354f9f0fc015da2b">dtime1</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[14] to generate an</span>
<a name="l03434"></a>03434 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03435"></a>03435     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#acd420d4d7ab9cf4477c99609d796db73">dtime0</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[13] to generate an</span>
<a name="l03436"></a>03436 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03437"></a>03437     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a99b53a9e05e2c6e1ed79110e33555929">dcnt1</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[12] to generate an</span>
<a name="l03438"></a>03438 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03439"></a>03439     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad93bf8241254f174887ab6acfb788bbe">dcnt0</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[11] to generate an</span>
<a name="l03440"></a>03440 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03441"></a>03441     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a1a7ac44b534198769f804871fc0e9b8e">dma1fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[10] to generate an</span>
<a name="l03442"></a>03442 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03443"></a>03443     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a65cf01cff4ee1c8ec12ee2ee3a84f3d4">dma0fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[9] to generate an</span>
<a name="l03444"></a>03444 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03445"></a>03445     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#affd06717e8e9acf2fb8fc62288acf626">dma4dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[8] to generate an</span>
<a name="l03446"></a>03446 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03447"></a>03447     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2af6b7866db3eb1200312c8b29fb1d41">dma3dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[7] to generate an</span>
<a name="l03448"></a>03448 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03449"></a>03449     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a6f34de7517ae017d05f029c5cfe65d9a">dma2dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[6] to generate an</span>
<a name="l03450"></a>03450 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03451"></a>03451     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a362a5110382e43a7a0c6a0b6c21c4011">dma1dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[5] to generate an</span>
<a name="l03452"></a>03452 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03453"></a>03453     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#afede5b92839358baadc9f3eb493f06d9">dma0dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[4] to generate an</span>
<a name="l03454"></a>03454 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03455"></a>03455     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ae769d54ff316c1b9c60bdd0a08cd4765">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[3] to generate an</span>
<a name="l03456"></a>03456 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03457"></a>03457     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ac2837c2e6e302768df1efb03422973fa">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[2] to generate an</span>
<a name="l03458"></a>03458 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03459"></a>03459     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7ecfe56e09206291f873363e4abd15d0">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[1] to generate an</span>
<a name="l03460"></a>03460 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03461"></a>03461     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a0bcde84c9b080aad57385f7506adc056">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[0] to generate an</span>
<a name="l03462"></a>03462 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03463"></a>03463 <span class="preprocessor">#else</span>
<a name="l03464"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a0bcde84c9b080aad57385f7506adc056">03464</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a0bcde84c9b080aad57385f7506adc056">rml_rto</a>                      : 1;
<a name="l03465"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7ecfe56e09206291f873363e4abd15d0">03465</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7ecfe56e09206291f873363e4abd15d0">rml_wto</a>                      : 1;
<a name="l03466"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ac2837c2e6e302768df1efb03422973fa">03466</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ac2837c2e6e302768df1efb03422973fa">bar0_to</a>                      : 1;
<a name="l03467"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ae769d54ff316c1b9c60bdd0a08cd4765">03467</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ae769d54ff316c1b9c60bdd0a08cd4765">iob2big</a>                      : 1;
<a name="l03468"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#afede5b92839358baadc9f3eb493f06d9">03468</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#afede5b92839358baadc9f3eb493f06d9">dma0dbo</a>                      : 1;
<a name="l03469"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a362a5110382e43a7a0c6a0b6c21c4011">03469</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a362a5110382e43a7a0c6a0b6c21c4011">dma1dbo</a>                      : 1;
<a name="l03470"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a6f34de7517ae017d05f029c5cfe65d9a">03470</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a6f34de7517ae017d05f029c5cfe65d9a">dma2dbo</a>                      : 1;
<a name="l03471"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2af6b7866db3eb1200312c8b29fb1d41">03471</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2af6b7866db3eb1200312c8b29fb1d41">dma3dbo</a>                      : 1;
<a name="l03472"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#affd06717e8e9acf2fb8fc62288acf626">03472</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#affd06717e8e9acf2fb8fc62288acf626">dma4dbo</a>                      : 1;
<a name="l03473"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a65cf01cff4ee1c8ec12ee2ee3a84f3d4">03473</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a65cf01cff4ee1c8ec12ee2ee3a84f3d4">dma0fi</a>                       : 1;
<a name="l03474"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a1a7ac44b534198769f804871fc0e9b8e">03474</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a1a7ac44b534198769f804871fc0e9b8e">dma1fi</a>                       : 1;
<a name="l03475"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad93bf8241254f174887ab6acfb788bbe">03475</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad93bf8241254f174887ab6acfb788bbe">dcnt0</a>                        : 1;
<a name="l03476"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a99b53a9e05e2c6e1ed79110e33555929">03476</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a99b53a9e05e2c6e1ed79110e33555929">dcnt1</a>                        : 1;
<a name="l03477"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#acd420d4d7ab9cf4477c99609d796db73">03477</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#acd420d4d7ab9cf4477c99609d796db73">dtime0</a>                       : 1;
<a name="l03478"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a3afb927bd702f7ac354f9f0fc015da2b">03478</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a3afb927bd702f7ac354f9f0fc015da2b">dtime1</a>                       : 1;
<a name="l03479"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2eddabf961db0f20fd4c5a32a12eb4d6">03479</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2eddabf961db0f20fd4c5a32a12eb4d6">psldbof</a>                      : 1;
<a name="l03480"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a3ea6b2a4bc431a549ad4741bcc11caa8">03480</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a3ea6b2a4bc431a549ad4741bcc11caa8">pidbof</a>                       : 1;
<a name="l03481"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7fdd2e2f4d0363e2480344ffabf9adc1">03481</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7fdd2e2f4d0363e2480344ffabf9adc1">pcnt</a>                         : 1;
<a name="l03482"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8d398bcad51fda6e6d5f2ca614c68676">03482</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8d398bcad51fda6e6d5f2ca614c68676">ptime</a>                        : 1;
<a name="l03483"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a66cbe5ff1472994aa4f3bc35eae048b2">03483</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a66cbe5ff1472994aa4f3bc35eae048b2">c0_aeri</a>                      : 1;
<a name="l03484"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a4b8c4a9ea15ecf7ea1593789502872f0">03484</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a4b8c4a9ea15ecf7ea1593789502872f0">crs0_er</a>                      : 1;
<a name="l03485"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a175e179b6ec6a19edda2b49e89559b8b">03485</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a175e179b6ec6a19edda2b49e89559b8b">c0_se</a>                        : 1;
<a name="l03486"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a0fcb22e4c87f394492e31d9118773441">03486</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a0fcb22e4c87f394492e31d9118773441">crs0_dr</a>                      : 1;
<a name="l03487"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a31c230409231c3153e99e88b77a48efa">03487</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a31c230409231c3153e99e88b77a48efa">c0_wake</a>                      : 1;
<a name="l03488"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a9023fb0acfe7bd9b60c1dba27a783f63">03488</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a9023fb0acfe7bd9b60c1dba27a783f63">c0_pmei</a>                      : 1;
<a name="l03489"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5bcc434ff3c07a2650e8c60f293fceeb">03489</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5bcc434ff3c07a2650e8c60f293fceeb">c0_hpint</a>                     : 1;
<a name="l03490"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a76c53f07d05710291a0e71f8d0525525">03490</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a76c53f07d05710291a0e71f8d0525525">c1_aeri</a>                      : 1;
<a name="l03491"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a23361303c52304f2965c86fbd315a5c4">03491</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a23361303c52304f2965c86fbd315a5c4">crs1_er</a>                      : 1;
<a name="l03492"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a6d787466c9efaebd522f6b9e94ff836c">03492</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a6d787466c9efaebd522f6b9e94ff836c">c1_se</a>                        : 1;
<a name="l03493"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7a7134dbeaff7d1a2582134528ead159">03493</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7a7134dbeaff7d1a2582134528ead159">crs1_dr</a>                      : 1;
<a name="l03494"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8d0d5da07bb3396eae2ff856111943a9">03494</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8d0d5da07bb3396eae2ff856111943a9">c1_wake</a>                      : 1;
<a name="l03495"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aa0b493046689d7002a78191261c14157">03495</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aa0b493046689d7002a78191261c14157">c1_pmei</a>                      : 1;
<a name="l03496"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ab888c570362b536948bdd3b5ade4aaf4">03496</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ab888c570362b536948bdd3b5ade4aaf4">c1_hpint</a>                     : 1;
<a name="l03497"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7e0469e03015e4aca4f59e441db5dd46">03497</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a7e0469e03015e4aca4f59e441db5dd46">c0_up_b0</a>                     : 1;
<a name="l03498"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2843c24e20b3e18ab47e80bb9a1944b5">03498</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2843c24e20b3e18ab47e80bb9a1944b5">c0_up_b1</a>                     : 1;
<a name="l03499"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aad6d87dad7a7c93710a29ae9444c07f0">03499</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aad6d87dad7a7c93710a29ae9444c07f0">c0_up_b2</a>                     : 1;
<a name="l03500"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#acb98f7a9ed44f150bb700f55a484f811">03500</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#acb98f7a9ed44f150bb700f55a484f811">c0_up_wi</a>                     : 1;
<a name="l03501"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5e87e05eebc96ca6db5091d00c9ccdca">03501</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5e87e05eebc96ca6db5091d00c9ccdca">c0_up_bx</a>                     : 1;
<a name="l03502"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a940a9e87d1a05cce1ed3b23929ee906e">03502</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a940a9e87d1a05cce1ed3b23929ee906e">c0_un_b0</a>                     : 1;
<a name="l03503"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ae973f708d1f4cc20e6f318d4c02d9a08">03503</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ae973f708d1f4cc20e6f318d4c02d9a08">c0_un_b1</a>                     : 1;
<a name="l03504"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a1a91ec8794dd5352f8f2cac17db52e87">03504</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a1a91ec8794dd5352f8f2cac17db52e87">c0_un_b2</a>                     : 1;
<a name="l03505"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aa7f59adef209e372a0ea39686eda12e3">03505</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aa7f59adef209e372a0ea39686eda12e3">c0_un_wi</a>                     : 1;
<a name="l03506"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#acc852ca744879eace4f74b0859d0ad0f">03506</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#acc852ca744879eace4f74b0859d0ad0f">c0_un_bx</a>                     : 1;
<a name="l03507"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a31ec90878fc5428f45df201502bc1b70">03507</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a31ec90878fc5428f45df201502bc1b70">c1_up_b0</a>                     : 1;
<a name="l03508"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad92cf3af60d39617f34da31ab2cde523">03508</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad92cf3af60d39617f34da31ab2cde523">c1_up_b1</a>                     : 1;
<a name="l03509"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5d6f23489ae28da872073f39e2a23a81">03509</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5d6f23489ae28da872073f39e2a23a81">c1_up_b2</a>                     : 1;
<a name="l03510"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5c72add9662364045a6859fa5d7cfce2">03510</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a5c72add9662364045a6859fa5d7cfce2">c1_up_wi</a>                     : 1;
<a name="l03511"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ac7e34787f26dc1b9c1a33268bc410434">03511</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ac7e34787f26dc1b9c1a33268bc410434">c1_up_bx</a>                     : 1;
<a name="l03512"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad168abf489e0e3b6a1e71a3b0646f003">03512</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad168abf489e0e3b6a1e71a3b0646f003">c1_un_b0</a>                     : 1;
<a name="l03513"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a0fa89f39ffb7d736f116d86f8e508eb9">03513</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a0fa89f39ffb7d736f116d86f8e508eb9">c1_un_b1</a>                     : 1;
<a name="l03514"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad437fffa570be3556675f78f3b6c086c">03514</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ad437fffa570be3556675f78f3b6c086c">c1_un_b2</a>                     : 1;
<a name="l03515"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a089e41becb53743d108962de4d7752f5">03515</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a089e41becb53743d108962de4d7752f5">c1_un_wi</a>                     : 1;
<a name="l03516"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aa1a8e77ae58d026158b91112aa60a8e8">03516</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#aa1a8e77ae58d026158b91112aa60a8e8">c1_un_bx</a>                     : 1;
<a name="l03517"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a25e4ca29220ef25091ac301a04c240b7">03517</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a25e4ca29220ef25091ac301a04c240b7">c0_un_wf</a>                     : 1;
<a name="l03518"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a44bae67f3d3ac2b2dfd696e89f344a01">03518</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a44bae67f3d3ac2b2dfd696e89f344a01">c1_un_wf</a>                     : 1;
<a name="l03519"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8ab8af2909a08ea0541ed8a0775e472d">03519</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8ab8af2909a08ea0541ed8a0775e472d">c0_up_wf</a>                     : 1;
<a name="l03520"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#abce49f6a5e10445488e023374aa910b1">03520</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#abce49f6a5e10445488e023374aa910b1">c1_up_wf</a>                     : 1;
<a name="l03521"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ac6a7f81b20c6bb08228e1dc18472e41d">03521</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ac6a7f81b20c6bb08228e1dc18472e41d">c0_exc</a>                       : 1;
<a name="l03522"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a519a3f80473f0ca4ac9ef107c72cde2b">03522</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a519a3f80473f0ca4ac9ef107c72cde2b">c1_exc</a>                       : 1;
<a name="l03523"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a31e498b183a15881c00b8bc0ddfb2d81">03523</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a31e498b183a15881c00b8bc0ddfb2d81">c0_ldwn</a>                      : 1;
<a name="l03524"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a114508ee928353b897bd00fe51d69956">03524</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a114508ee928353b897bd00fe51d69956">c1_ldwn</a>                      : 1;
<a name="l03525"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ab2065d7106d5b74bc117de8b8d931c48">03525</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#ab2065d7106d5b74bc117de8b8d931c48">int_a</a>                        : 1;
<a name="l03526"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8a4d2e3c9ab52ca606e2997dc881c64e">03526</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a8a4d2e3c9ab52ca606e2997dc881c64e">reserved_62_62</a>               : 1;
<a name="l03527"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2888c0270f99556d44b7dd33e3d2956d">03527</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html#a2888c0270f99556d44b7dd33e3d2956d">mio_inta</a>                     : 1;
<a name="l03528"></a>03528 <span class="preprocessor">#endif</span>
<a name="l03529"></a>03529 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__enb.html#af4752c6b5882bd02faedbbb10c9e2c3d">s</a>;
<a name="l03530"></a><a class="code" href="unioncvmx__npei__int__enb.html#af246e5d1738233fd8b823377145fa776">03530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html">cvmx_npei_int_enb_s</a>            <a class="code" href="unioncvmx__npei__int__enb.html#af246e5d1738233fd8b823377145fa776">cn52xx</a>;
<a name="l03531"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html">03531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html">cvmx_npei_int_enb_cn52xxp1</a> {
<a name="l03532"></a>03532 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03533"></a>03533 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ada3fc3edb59de51288188fe2e894b98e">mio_inta</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[63] to generate an</span>
<a name="l03534"></a>03534 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03535"></a>03535     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ac4d77f053038749ef826f2824989a0f7">reserved_62_62</a>               : 1;
<a name="l03536"></a>03536     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a97a5b2cbf37c6b5d6af8749a17bc9d71">int_a</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[61] to generate an</span>
<a name="l03537"></a>03537 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03538"></a>03538     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a1173f9cc461d0118ec4cef8bddf19924">c1_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[60] to generate an</span>
<a name="l03539"></a>03539 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03540"></a>03540     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7d953492b02c8bd09448caa38f6511b3">c0_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[59] to generate an</span>
<a name="l03541"></a>03541 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03542"></a>03542     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a4bef5e9fa53bf9bf3c9a5e1cefe518f8">c1_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[58] to generate an</span>
<a name="l03543"></a>03543 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03544"></a>03544     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3b829a9ba3d20f9c457f6286c440410c">c0_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[57] to generate an</span>
<a name="l03545"></a>03545 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03546"></a>03546     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a109f77d0a85bdf386316546a0ab0d2ea">c1_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[56] to generate an</span>
<a name="l03547"></a>03547 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03548"></a>03548     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a96762f91e633a3e6f757a205811adcfd">c0_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[55] to generate an</span>
<a name="l03549"></a>03549 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03550"></a>03550     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3e5536402c0ffcc86507921afc3afae7">c1_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[54] to generate an</span>
<a name="l03551"></a>03551 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03552"></a>03552     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a5beb913ae176e10f557d3719acb7415e">c0_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[53] to generate an</span>
<a name="l03553"></a>03553 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03554"></a>03554     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a21bf038eb6c4a8312e44b14814e233e9">c1_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[52] to generate an</span>
<a name="l03555"></a>03555 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03556"></a>03556     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a98990353a63d03985820ed08a93b9ada">c1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[51] to generate an</span>
<a name="l03557"></a>03557 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03558"></a>03558     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ab3113d5e9b55f49d2547b14593d5a88f">c1_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[50] to generate an</span>
<a name="l03559"></a>03559 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03560"></a>03560     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a23c50b7e91ca18accb3192d69d95afd7">c1_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[49] to generate an</span>
<a name="l03561"></a>03561 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03562"></a>03562     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a417c9d42ab9df493bcf1a556d78a2355">c1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[48] to generate an</span>
<a name="l03563"></a>03563 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03564"></a>03564     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aed3bdc9f6d6b1cb5d4e73e2489ad7ab1">c1_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[47] to generate an</span>
<a name="l03565"></a>03565 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03566"></a>03566     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a8906e509cd1f12601feba04c526cb999">c1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[46] to generate an</span>
<a name="l03567"></a>03567 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03568"></a>03568     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae7bdd3e4bf2cfb6d3bc86acb94afd11a">c1_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[45] to generate an</span>
<a name="l03569"></a>03569 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03570"></a>03570     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a2c1353182bb35c49ce6d6d47c320855a">c1_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[44] to generate an</span>
<a name="l03571"></a>03571 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03572"></a>03572     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7d9981c6380e15c15c92d2b498657431">c1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[43] to generate an</span>
<a name="l03573"></a>03573 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03574"></a>03574     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a392fe6a30bc704b76313ef05e5a72b86">c0_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[42] to generate an</span>
<a name="l03575"></a>03575 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03576"></a>03576     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a00f17318f600cf10fb6b9cd679ff07f0">c0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[41] to generate an</span>
<a name="l03577"></a>03577 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03578"></a>03578     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#acc1e4e522420fdf0b6a5a103d4763df4">c0_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[40] to generate an</span>
<a name="l03579"></a>03579 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03580"></a>03580     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a2e0787a28ea1b8c7e33883e38573cdce">c0_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[39] to generate an</span>
<a name="l03581"></a>03581 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03582"></a>03582     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6211c76346a9fb704b76d7c30587d3e1">c0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[38] to generate an</span>
<a name="l03583"></a>03583 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03584"></a>03584     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a8e37dd274ab447e085d3189db2783e50">c0_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[37] to generate an</span>
<a name="l03585"></a>03585 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03586"></a>03586     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae3d189cb9493b263dc509a24dfc62d18">c0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[36] to generate an</span>
<a name="l03587"></a>03587 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03588"></a>03588     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a43da18404ed2baba558d905cd30c9c9e">c0_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[35] to generate an</span>
<a name="l03589"></a>03589 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03590"></a>03590     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a99f2134bf91f28e74900583acdd394e9">c0_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[34] to generate an</span>
<a name="l03591"></a>03591 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03592"></a>03592     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a494f48abf55270b5ebda4b2cc8dc6d5c">c0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[33] to generate an</span>
<a name="l03593"></a>03593 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03594"></a>03594     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3f3959e327bdb4307dbb20e630a2b6bc">c1_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[32] to generate an</span>
<a name="l03595"></a>03595 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03596"></a>03596     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a84b6bab94ee8bd9c2b8511661e4097f8">c1_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[31] to generate an</span>
<a name="l03597"></a>03597 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03598"></a>03598     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a4cf5b0d4f9c92fe3b4ed46ef2c3b7f70">c1_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[30] to generate an</span>
<a name="l03599"></a>03599 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03600"></a>03600     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7228c65ef63474ba80b611a11f5ece76">crs1_dr</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[29] to generate an</span>
<a name="l03601"></a>03601 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03602"></a>03602     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6e35e640c20cf3ae6e74e422485c8203">c1_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[28] to generate an</span>
<a name="l03603"></a>03603 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03604"></a>03604     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#abda2e7ecba0ed586b7b6f2e99cce67f7">crs1_er</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[27] to generate an</span>
<a name="l03605"></a>03605 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03606"></a>03606     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6f156f71bccd5a55e8f7611758b4e49f">c1_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[26] to generate an</span>
<a name="l03607"></a>03607 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03608"></a>03608     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aef0a92902fea3c303832bdd218bb945d">c0_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[25] to generate an</span>
<a name="l03609"></a>03609 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03610"></a>03610     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a92cc855f7f6242ed2618da71ce92e16f">c0_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[24] to generate an</span>
<a name="l03611"></a>03611 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03612"></a>03612     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a342cbffbe9675d67d0afe85072e6a52e">c0_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[23] to generate an</span>
<a name="l03613"></a>03613 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03614"></a>03614     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a537b4779b03f0a49d65068a1fa4ef5c5">crs0_dr</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[22] to generate an</span>
<a name="l03615"></a>03615 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03616"></a>03616     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aad11fe720af72e3ed8a018a7218c36e0">c0_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[21] to generate an</span>
<a name="l03617"></a>03617 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03618"></a>03618     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a315212c71ddbb22d45b6f8bfc38d309c">crs0_er</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[20] to generate an</span>
<a name="l03619"></a>03619 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03620"></a>03620     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a5573adaba2b38311cd47b91f04ebe601">c0_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[19] to generate an</span>
<a name="l03621"></a>03621 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03622"></a>03622     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7ad71f7f4bf2f0e9ce292cdb4bed4165">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[18] to generate an</span>
<a name="l03623"></a>03623 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03624"></a>03624     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae32559dd914f99996c55bae3dcdc94de">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[17] to generate an</span>
<a name="l03625"></a>03625 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03626"></a>03626     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a80094dc514640f4a5dd65c16934b31d8">pidbof</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[16] to generate an</span>
<a name="l03627"></a>03627 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03628"></a>03628     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aa955d3c49e4ca74b84ae79cd0be88447">psldbof</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[15] to generate an</span>
<a name="l03629"></a>03629 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03630"></a>03630     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#afe161eea11a2faead8f3d7c9302be885">dtime1</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[14] to generate an</span>
<a name="l03631"></a>03631 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03632"></a>03632     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#abfad4810dca71ce60e333ab479f2d269">dtime0</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[13] to generate an</span>
<a name="l03633"></a>03633 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03634"></a>03634     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a39f95f353ad9894ccedfdebf0a8191c7">dcnt1</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[12] to generate an</span>
<a name="l03635"></a>03635 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03636"></a>03636     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae702e4d2e49d6e4f1105516596bea7b8">dcnt0</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[11] to generate an</span>
<a name="l03637"></a>03637 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03638"></a>03638     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ad36d5809d01b61e00711f15dfc442ec6">dma1fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[10] to generate an</span>
<a name="l03639"></a>03639 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03640"></a>03640     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ad6ea67d9937fccb9350528f6572be0bc">dma0fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[9] to generate an</span>
<a name="l03641"></a>03641 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03642"></a>03642     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a740ebaf29a956997cfbc720e2af41703">reserved_8_8</a>                 : 1;
<a name="l03643"></a>03643     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6b15b7cc7c486b7bb89d4faaca44f0c8">dma3dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[7] to generate an</span>
<a name="l03644"></a>03644 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03645"></a>03645     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a142c2def0bb5288b1e78bb476c881982">dma2dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[6] to generate an</span>
<a name="l03646"></a>03646 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03647"></a>03647     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aecd9094c2c7a6f922ceb731b889452d3">dma1dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[5] to generate an</span>
<a name="l03648"></a>03648 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03649"></a>03649     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae654253cd917d838f3ae048bac4090da">dma0dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[4] to generate an</span>
<a name="l03650"></a>03650 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03651"></a>03651     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a220a24e21a0a48e77921ae768d7a8e66">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[3] to generate an</span>
<a name="l03652"></a>03652 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03653"></a>03653     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3de2242e8009697541cc31693ef48b26">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[2] to generate an</span>
<a name="l03654"></a>03654 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03655"></a>03655     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a38aca43314ce026fbcb4a7124b177294">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[1] to generate an</span>
<a name="l03656"></a>03656 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03657"></a>03657     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aef231632050d47f33907e101658cc622">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[0] to generate an</span>
<a name="l03658"></a>03658 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03659"></a>03659 <span class="preprocessor">#else</span>
<a name="l03660"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aef231632050d47f33907e101658cc622">03660</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aef231632050d47f33907e101658cc622">rml_rto</a>                      : 1;
<a name="l03661"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a38aca43314ce026fbcb4a7124b177294">03661</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a38aca43314ce026fbcb4a7124b177294">rml_wto</a>                      : 1;
<a name="l03662"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3de2242e8009697541cc31693ef48b26">03662</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3de2242e8009697541cc31693ef48b26">bar0_to</a>                      : 1;
<a name="l03663"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a220a24e21a0a48e77921ae768d7a8e66">03663</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a220a24e21a0a48e77921ae768d7a8e66">iob2big</a>                      : 1;
<a name="l03664"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae654253cd917d838f3ae048bac4090da">03664</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae654253cd917d838f3ae048bac4090da">dma0dbo</a>                      : 1;
<a name="l03665"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aecd9094c2c7a6f922ceb731b889452d3">03665</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aecd9094c2c7a6f922ceb731b889452d3">dma1dbo</a>                      : 1;
<a name="l03666"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a142c2def0bb5288b1e78bb476c881982">03666</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a142c2def0bb5288b1e78bb476c881982">dma2dbo</a>                      : 1;
<a name="l03667"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6b15b7cc7c486b7bb89d4faaca44f0c8">03667</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6b15b7cc7c486b7bb89d4faaca44f0c8">dma3dbo</a>                      : 1;
<a name="l03668"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a740ebaf29a956997cfbc720e2af41703">03668</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a740ebaf29a956997cfbc720e2af41703">reserved_8_8</a>                 : 1;
<a name="l03669"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ad6ea67d9937fccb9350528f6572be0bc">03669</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ad6ea67d9937fccb9350528f6572be0bc">dma0fi</a>                       : 1;
<a name="l03670"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ad36d5809d01b61e00711f15dfc442ec6">03670</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ad36d5809d01b61e00711f15dfc442ec6">dma1fi</a>                       : 1;
<a name="l03671"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae702e4d2e49d6e4f1105516596bea7b8">03671</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae702e4d2e49d6e4f1105516596bea7b8">dcnt0</a>                        : 1;
<a name="l03672"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a39f95f353ad9894ccedfdebf0a8191c7">03672</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a39f95f353ad9894ccedfdebf0a8191c7">dcnt1</a>                        : 1;
<a name="l03673"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#abfad4810dca71ce60e333ab479f2d269">03673</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#abfad4810dca71ce60e333ab479f2d269">dtime0</a>                       : 1;
<a name="l03674"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#afe161eea11a2faead8f3d7c9302be885">03674</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#afe161eea11a2faead8f3d7c9302be885">dtime1</a>                       : 1;
<a name="l03675"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aa955d3c49e4ca74b84ae79cd0be88447">03675</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aa955d3c49e4ca74b84ae79cd0be88447">psldbof</a>                      : 1;
<a name="l03676"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a80094dc514640f4a5dd65c16934b31d8">03676</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a80094dc514640f4a5dd65c16934b31d8">pidbof</a>                       : 1;
<a name="l03677"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae32559dd914f99996c55bae3dcdc94de">03677</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae32559dd914f99996c55bae3dcdc94de">pcnt</a>                         : 1;
<a name="l03678"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7ad71f7f4bf2f0e9ce292cdb4bed4165">03678</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7ad71f7f4bf2f0e9ce292cdb4bed4165">ptime</a>                        : 1;
<a name="l03679"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a5573adaba2b38311cd47b91f04ebe601">03679</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a5573adaba2b38311cd47b91f04ebe601">c0_aeri</a>                      : 1;
<a name="l03680"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a315212c71ddbb22d45b6f8bfc38d309c">03680</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a315212c71ddbb22d45b6f8bfc38d309c">crs0_er</a>                      : 1;
<a name="l03681"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aad11fe720af72e3ed8a018a7218c36e0">03681</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aad11fe720af72e3ed8a018a7218c36e0">c0_se</a>                        : 1;
<a name="l03682"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a537b4779b03f0a49d65068a1fa4ef5c5">03682</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a537b4779b03f0a49d65068a1fa4ef5c5">crs0_dr</a>                      : 1;
<a name="l03683"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a342cbffbe9675d67d0afe85072e6a52e">03683</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a342cbffbe9675d67d0afe85072e6a52e">c0_wake</a>                      : 1;
<a name="l03684"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a92cc855f7f6242ed2618da71ce92e16f">03684</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a92cc855f7f6242ed2618da71ce92e16f">c0_pmei</a>                      : 1;
<a name="l03685"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aef0a92902fea3c303832bdd218bb945d">03685</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aef0a92902fea3c303832bdd218bb945d">c0_hpint</a>                     : 1;
<a name="l03686"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6f156f71bccd5a55e8f7611758b4e49f">03686</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6f156f71bccd5a55e8f7611758b4e49f">c1_aeri</a>                      : 1;
<a name="l03687"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#abda2e7ecba0ed586b7b6f2e99cce67f7">03687</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#abda2e7ecba0ed586b7b6f2e99cce67f7">crs1_er</a>                      : 1;
<a name="l03688"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6e35e640c20cf3ae6e74e422485c8203">03688</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6e35e640c20cf3ae6e74e422485c8203">c1_se</a>                        : 1;
<a name="l03689"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7228c65ef63474ba80b611a11f5ece76">03689</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7228c65ef63474ba80b611a11f5ece76">crs1_dr</a>                      : 1;
<a name="l03690"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a4cf5b0d4f9c92fe3b4ed46ef2c3b7f70">03690</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a4cf5b0d4f9c92fe3b4ed46ef2c3b7f70">c1_wake</a>                      : 1;
<a name="l03691"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a84b6bab94ee8bd9c2b8511661e4097f8">03691</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a84b6bab94ee8bd9c2b8511661e4097f8">c1_pmei</a>                      : 1;
<a name="l03692"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3f3959e327bdb4307dbb20e630a2b6bc">03692</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3f3959e327bdb4307dbb20e630a2b6bc">c1_hpint</a>                     : 1;
<a name="l03693"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a494f48abf55270b5ebda4b2cc8dc6d5c">03693</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a494f48abf55270b5ebda4b2cc8dc6d5c">c0_up_b0</a>                     : 1;
<a name="l03694"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a99f2134bf91f28e74900583acdd394e9">03694</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a99f2134bf91f28e74900583acdd394e9">c0_up_b1</a>                     : 1;
<a name="l03695"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a43da18404ed2baba558d905cd30c9c9e">03695</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a43da18404ed2baba558d905cd30c9c9e">c0_up_b2</a>                     : 1;
<a name="l03696"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae3d189cb9493b263dc509a24dfc62d18">03696</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae3d189cb9493b263dc509a24dfc62d18">c0_up_wi</a>                     : 1;
<a name="l03697"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a8e37dd274ab447e085d3189db2783e50">03697</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a8e37dd274ab447e085d3189db2783e50">c0_up_bx</a>                     : 1;
<a name="l03698"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6211c76346a9fb704b76d7c30587d3e1">03698</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a6211c76346a9fb704b76d7c30587d3e1">c0_un_b0</a>                     : 1;
<a name="l03699"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a2e0787a28ea1b8c7e33883e38573cdce">03699</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a2e0787a28ea1b8c7e33883e38573cdce">c0_un_b1</a>                     : 1;
<a name="l03700"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#acc1e4e522420fdf0b6a5a103d4763df4">03700</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#acc1e4e522420fdf0b6a5a103d4763df4">c0_un_b2</a>                     : 1;
<a name="l03701"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a00f17318f600cf10fb6b9cd679ff07f0">03701</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a00f17318f600cf10fb6b9cd679ff07f0">c0_un_wi</a>                     : 1;
<a name="l03702"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a392fe6a30bc704b76313ef05e5a72b86">03702</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a392fe6a30bc704b76313ef05e5a72b86">c0_un_bx</a>                     : 1;
<a name="l03703"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7d9981c6380e15c15c92d2b498657431">03703</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7d9981c6380e15c15c92d2b498657431">c1_up_b0</a>                     : 1;
<a name="l03704"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a2c1353182bb35c49ce6d6d47c320855a">03704</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a2c1353182bb35c49ce6d6d47c320855a">c1_up_b1</a>                     : 1;
<a name="l03705"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae7bdd3e4bf2cfb6d3bc86acb94afd11a">03705</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ae7bdd3e4bf2cfb6d3bc86acb94afd11a">c1_up_b2</a>                     : 1;
<a name="l03706"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a8906e509cd1f12601feba04c526cb999">03706</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a8906e509cd1f12601feba04c526cb999">c1_up_wi</a>                     : 1;
<a name="l03707"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aed3bdc9f6d6b1cb5d4e73e2489ad7ab1">03707</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#aed3bdc9f6d6b1cb5d4e73e2489ad7ab1">c1_up_bx</a>                     : 1;
<a name="l03708"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a417c9d42ab9df493bcf1a556d78a2355">03708</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a417c9d42ab9df493bcf1a556d78a2355">c1_un_b0</a>                     : 1;
<a name="l03709"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a23c50b7e91ca18accb3192d69d95afd7">03709</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a23c50b7e91ca18accb3192d69d95afd7">c1_un_b1</a>                     : 1;
<a name="l03710"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ab3113d5e9b55f49d2547b14593d5a88f">03710</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ab3113d5e9b55f49d2547b14593d5a88f">c1_un_b2</a>                     : 1;
<a name="l03711"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a98990353a63d03985820ed08a93b9ada">03711</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a98990353a63d03985820ed08a93b9ada">c1_un_wi</a>                     : 1;
<a name="l03712"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a21bf038eb6c4a8312e44b14814e233e9">03712</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a21bf038eb6c4a8312e44b14814e233e9">c1_un_bx</a>                     : 1;
<a name="l03713"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a5beb913ae176e10f557d3719acb7415e">03713</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a5beb913ae176e10f557d3719acb7415e">c0_un_wf</a>                     : 1;
<a name="l03714"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3e5536402c0ffcc86507921afc3afae7">03714</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3e5536402c0ffcc86507921afc3afae7">c1_un_wf</a>                     : 1;
<a name="l03715"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a96762f91e633a3e6f757a205811adcfd">03715</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a96762f91e633a3e6f757a205811adcfd">c0_up_wf</a>                     : 1;
<a name="l03716"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a109f77d0a85bdf386316546a0ab0d2ea">03716</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a109f77d0a85bdf386316546a0ab0d2ea">c1_up_wf</a>                     : 1;
<a name="l03717"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3b829a9ba3d20f9c457f6286c440410c">03717</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a3b829a9ba3d20f9c457f6286c440410c">c0_exc</a>                       : 1;
<a name="l03718"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a4bef5e9fa53bf9bf3c9a5e1cefe518f8">03718</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a4bef5e9fa53bf9bf3c9a5e1cefe518f8">c1_exc</a>                       : 1;
<a name="l03719"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7d953492b02c8bd09448caa38f6511b3">03719</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a7d953492b02c8bd09448caa38f6511b3">c0_ldwn</a>                      : 1;
<a name="l03720"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a1173f9cc461d0118ec4cef8bddf19924">03720</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a1173f9cc461d0118ec4cef8bddf19924">c1_ldwn</a>                      : 1;
<a name="l03721"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a97a5b2cbf37c6b5d6af8749a17bc9d71">03721</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#a97a5b2cbf37c6b5d6af8749a17bc9d71">int_a</a>                        : 1;
<a name="l03722"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ac4d77f053038749ef826f2824989a0f7">03722</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ac4d77f053038749ef826f2824989a0f7">reserved_62_62</a>               : 1;
<a name="l03723"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ada3fc3edb59de51288188fe2e894b98e">03723</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn52xxp1.html#ada3fc3edb59de51288188fe2e894b98e">mio_inta</a>                     : 1;
<a name="l03724"></a>03724 <span class="preprocessor">#endif</span>
<a name="l03725"></a>03725 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__enb.html#a6ff0bcd9a305a389d5331d77ea3732e7">cn52xxp1</a>;
<a name="l03726"></a><a class="code" href="unioncvmx__npei__int__enb.html#ac6cc82c4ff8f85210146897f2c98d7ee">03726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__s.html">cvmx_npei_int_enb_s</a>            <a class="code" href="unioncvmx__npei__int__enb.html#ac6cc82c4ff8f85210146897f2c98d7ee">cn56xx</a>;
<a name="l03727"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html">03727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html">cvmx_npei_int_enb_cn56xxp1</a> {
<a name="l03728"></a>03728 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03729"></a>03729 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a7faeccebd5f7b3586bc957760a6d0e9b">mio_inta</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[63] to generate an</span>
<a name="l03730"></a>03730 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03731"></a>03731     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#af0139656c3c9187890ad85b1e07f7a90">reserved_61_62</a>               : 2;
<a name="l03732"></a>03732     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a07726d0bb723831880c408d598e36ef2">c1_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[60] to generate an</span>
<a name="l03733"></a>03733 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03734"></a>03734     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ac1ab79f6589ac8513515e9695e4c6574">c0_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[59] to generate an</span>
<a name="l03735"></a>03735 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03736"></a>03736     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a05154f232ea61ea49d46e5eb49ac4b9c">c1_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[58] to generate an</span>
<a name="l03737"></a>03737 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03738"></a>03738     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a4bb06b180e26a0b193b289a494a6d6e0">c0_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[57] to generate an</span>
<a name="l03739"></a>03739 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03740"></a>03740     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a41b48ac1fb876e18d75e574c799164d8">c1_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[56] to generate an</span>
<a name="l03741"></a>03741 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03742"></a>03742     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a9dda501216aae984bc2fe32e72fb6c83">c0_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[55] to generate an</span>
<a name="l03743"></a>03743 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03744"></a>03744     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#af75844c5eff0144be96156f9acb18d39">c1_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[54] to generate an</span>
<a name="l03745"></a>03745 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03746"></a>03746     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a6ced504a9a6027146c04624fde550e0c">c0_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[53] to generate an</span>
<a name="l03747"></a>03747 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03748"></a>03748     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#acd4a1df0426dad131ebfb62b05771cb8">c1_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[52] to generate an</span>
<a name="l03749"></a>03749 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03750"></a>03750     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ad418100c6ff5ebc8b3aa7c5e270c75ed">c1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[51] to generate an</span>
<a name="l03751"></a>03751 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03752"></a>03752     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a75c19c66ead2540e2b1b6107b60854dc">c1_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[50] to generate an</span>
<a name="l03753"></a>03753 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03754"></a>03754     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae4113e3dd11ec161b832997277e45573">c1_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[49] to generate an</span>
<a name="l03755"></a>03755 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03756"></a>03756     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ad7ac4fa828f2a36c1f2e798cbd3c7ffa">c1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[48] to generate an</span>
<a name="l03757"></a>03757 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03758"></a>03758     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3b5d4b320eff2d5a54ef118d2df241fe">c1_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[47] to generate an</span>
<a name="l03759"></a>03759 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03760"></a>03760     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a8f302a2256c68b83ea73e5d5a3ffd5ee">c1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[46] to generate an</span>
<a name="l03761"></a>03761 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03762"></a>03762     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#acf1cac8cee8d0bd897a4806ab3c677ed">c1_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[45] to generate an</span>
<a name="l03763"></a>03763 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03764"></a>03764     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a11ec035d291d99580d527b155339be6b">c1_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[44] to generate an</span>
<a name="l03765"></a>03765 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03766"></a>03766     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3b6457c845487198d861fcf9e9a15516">c1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[43] to generate an</span>
<a name="l03767"></a>03767 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03768"></a>03768     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a342adc03a30626a314475f262a71a397">c0_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[42] to generate an</span>
<a name="l03769"></a>03769 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03770"></a>03770     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa7098425c08c26e1fbd670b69deef230">c0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[41] to generate an</span>
<a name="l03771"></a>03771 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03772"></a>03772     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ac3497137232117e18f21979b91ebed86">c0_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[40] to generate an</span>
<a name="l03773"></a>03773 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03774"></a>03774     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#adc7e0320758c9e70abc8562e1ed3781d">c0_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[39] to generate an</span>
<a name="l03775"></a>03775 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03776"></a>03776     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a38d15cf5237504974e0c219e6c6664f0">c0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[38] to generate an</span>
<a name="l03777"></a>03777 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03778"></a>03778     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa4a0d251b726d8f2b8dd64a4d7fe74af">c0_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[37] to generate an</span>
<a name="l03779"></a>03779 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03780"></a>03780     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#acf80776db2ac2b9f2f7100093aab474b">c0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[36] to generate an</span>
<a name="l03781"></a>03781 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03782"></a>03782     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#addd9122a39e3d5e5b515bcc68afba739">c0_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[35] to generate an</span>
<a name="l03783"></a>03783 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03784"></a>03784     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a14a8202c1416da61d8b26fa912032f1e">c0_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[34] to generate an</span>
<a name="l03785"></a>03785 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03786"></a>03786     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#afb3ecfbdf0d9a4ccff08146604ef88a1">c0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[33] to generate an</span>
<a name="l03787"></a>03787 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03788"></a>03788     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a890b93be3e1c5b3dd48533ed7162f503">c1_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[32] to generate an</span>
<a name="l03789"></a>03789 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03790"></a>03790     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a81ee7224252632f199d94b7f675f5694">c1_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[31] to generate an</span>
<a name="l03791"></a>03791 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03792"></a>03792     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a8ba030c3bed1a05559c099bedf14921e">c1_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[30] to generate an</span>
<a name="l03793"></a>03793 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03794"></a>03794     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2505965e23c208806fb8d41c1df70db2">reserved_29_29</a>               : 1;
<a name="l03795"></a>03795     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a4a89d2787ac55def85b6ccd5a8dbb7fd">c1_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[28] to generate an</span>
<a name="l03796"></a>03796 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03797"></a>03797     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae9cc03b8afb774701eea69a443922d80">reserved_27_27</a>               : 1;
<a name="l03798"></a>03798     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a1cb07211bf2908942768ff6c60be888b">c1_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[26] to generate an</span>
<a name="l03799"></a>03799 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03800"></a>03800     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2498ee13d45e18e1873ce7f892adc235">c0_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[25] to generate an</span>
<a name="l03801"></a>03801 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03802"></a>03802     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a046cc116cd2e0642701dba29c316deaf">c0_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[24] to generate an</span>
<a name="l03803"></a>03803 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03804"></a>03804     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a0a3c46cafcbfcbce8cf36da43e1fc27e">c0_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[23] to generate an</span>
<a name="l03805"></a>03805 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03806"></a>03806     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa2d22627bafb95706995fd3414a1ad33">reserved_22_22</a>               : 1;
<a name="l03807"></a>03807     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#afbe82ef32a33e815e63017272602037a">c0_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[21] to generate an</span>
<a name="l03808"></a>03808 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03809"></a>03809     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2e59e9dab34ba6d31334aa89d3734ce0">reserved_20_20</a>               : 1;
<a name="l03810"></a>03810     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3f4dc705de867fd437072b06364d8659">c0_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[19] to generate an</span>
<a name="l03811"></a>03811 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03812"></a>03812     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a9c9ade9dc47b9c06e92cc9569f4748e3">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[18] to generate an</span>
<a name="l03813"></a>03813 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03814"></a>03814     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a4c64dfeb9e0eb690e68f8fd38580de67">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[17] to generate an</span>
<a name="l03815"></a>03815 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03816"></a>03816     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa46f256da97017ac3023344008df677d">pidbof</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[16] to generate an</span>
<a name="l03817"></a>03817 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03818"></a>03818     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2e29fb3885161870fb9521f763d1fd6a">psldbof</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[15] to generate an</span>
<a name="l03819"></a>03819 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03820"></a>03820     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ad21fd649926d2678422351ba4a3c466e">dtime1</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[14] to generate an</span>
<a name="l03821"></a>03821 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03822"></a>03822     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a889b87c7884832406ebc7ba70763413f">dtime0</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[13] to generate an</span>
<a name="l03823"></a>03823 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03824"></a>03824     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3091d12e7551cff86750528cc3511e8f">dcnt1</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[12] to generate an</span>
<a name="l03825"></a>03825 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03826"></a>03826     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ab6b87a5ecbd3bd31413e9b53c66d532d">dcnt0</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[11] to generate an</span>
<a name="l03827"></a>03827 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03828"></a>03828     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ab637bf042cbaf7fec920b09d5c1371db">dma1fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[10] to generate an</span>
<a name="l03829"></a>03829 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03830"></a>03830     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a543c58af098de1e89038c942ca6c4af9">dma0fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[9] to generate an</span>
<a name="l03831"></a>03831 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03832"></a>03832     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae153d3b080c7c2afbbfa24b5af3d4fa8">dma4dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[8] to generate an</span>
<a name="l03833"></a>03833 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03834"></a>03834     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#afcdcc19cc13956acf0527cdac997af7f">dma3dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[7] to generate an</span>
<a name="l03835"></a>03835 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03836"></a>03836     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a11fa2c8ca4abfb07ca5009f7b87478d2">dma2dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[6] to generate an</span>
<a name="l03837"></a>03837 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03838"></a>03838     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ac20a35f2b49b708794fe5c16d5fce5b6">dma1dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[5] to generate an</span>
<a name="l03839"></a>03839 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03840"></a>03840     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a67c421e5978d82a678610f7b9b02ddf8">dma0dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[4] to generate an</span>
<a name="l03841"></a>03841 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03842"></a>03842     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3527670084ab4a13120207f4b5d95081">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[3] to generate an</span>
<a name="l03843"></a>03843 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03844"></a>03844     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a1ede85b584e29297a09783b7a0ee15c6">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[2] to generate an</span>
<a name="l03845"></a>03845 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03846"></a>03846     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae5e06d259ef44796ea9c2d013db47350">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[1] to generate an</span>
<a name="l03847"></a>03847 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03848"></a>03848     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a41b54c3d8889a10b7bb15fb9ae415f89">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[0] to generate an</span>
<a name="l03849"></a>03849 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l03850"></a>03850 <span class="preprocessor">#else</span>
<a name="l03851"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a41b54c3d8889a10b7bb15fb9ae415f89">03851</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a41b54c3d8889a10b7bb15fb9ae415f89">rml_rto</a>                      : 1;
<a name="l03852"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae5e06d259ef44796ea9c2d013db47350">03852</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae5e06d259ef44796ea9c2d013db47350">rml_wto</a>                      : 1;
<a name="l03853"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a1ede85b584e29297a09783b7a0ee15c6">03853</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a1ede85b584e29297a09783b7a0ee15c6">bar0_to</a>                      : 1;
<a name="l03854"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3527670084ab4a13120207f4b5d95081">03854</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3527670084ab4a13120207f4b5d95081">iob2big</a>                      : 1;
<a name="l03855"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a67c421e5978d82a678610f7b9b02ddf8">03855</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a67c421e5978d82a678610f7b9b02ddf8">dma0dbo</a>                      : 1;
<a name="l03856"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ac20a35f2b49b708794fe5c16d5fce5b6">03856</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ac20a35f2b49b708794fe5c16d5fce5b6">dma1dbo</a>                      : 1;
<a name="l03857"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a11fa2c8ca4abfb07ca5009f7b87478d2">03857</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a11fa2c8ca4abfb07ca5009f7b87478d2">dma2dbo</a>                      : 1;
<a name="l03858"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#afcdcc19cc13956acf0527cdac997af7f">03858</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#afcdcc19cc13956acf0527cdac997af7f">dma3dbo</a>                      : 1;
<a name="l03859"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae153d3b080c7c2afbbfa24b5af3d4fa8">03859</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae153d3b080c7c2afbbfa24b5af3d4fa8">dma4dbo</a>                      : 1;
<a name="l03860"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a543c58af098de1e89038c942ca6c4af9">03860</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a543c58af098de1e89038c942ca6c4af9">dma0fi</a>                       : 1;
<a name="l03861"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ab637bf042cbaf7fec920b09d5c1371db">03861</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ab637bf042cbaf7fec920b09d5c1371db">dma1fi</a>                       : 1;
<a name="l03862"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ab6b87a5ecbd3bd31413e9b53c66d532d">03862</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ab6b87a5ecbd3bd31413e9b53c66d532d">dcnt0</a>                        : 1;
<a name="l03863"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3091d12e7551cff86750528cc3511e8f">03863</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3091d12e7551cff86750528cc3511e8f">dcnt1</a>                        : 1;
<a name="l03864"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a889b87c7884832406ebc7ba70763413f">03864</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a889b87c7884832406ebc7ba70763413f">dtime0</a>                       : 1;
<a name="l03865"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ad21fd649926d2678422351ba4a3c466e">03865</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ad21fd649926d2678422351ba4a3c466e">dtime1</a>                       : 1;
<a name="l03866"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2e29fb3885161870fb9521f763d1fd6a">03866</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2e29fb3885161870fb9521f763d1fd6a">psldbof</a>                      : 1;
<a name="l03867"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa46f256da97017ac3023344008df677d">03867</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa46f256da97017ac3023344008df677d">pidbof</a>                       : 1;
<a name="l03868"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a4c64dfeb9e0eb690e68f8fd38580de67">03868</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a4c64dfeb9e0eb690e68f8fd38580de67">pcnt</a>                         : 1;
<a name="l03869"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a9c9ade9dc47b9c06e92cc9569f4748e3">03869</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a9c9ade9dc47b9c06e92cc9569f4748e3">ptime</a>                        : 1;
<a name="l03870"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3f4dc705de867fd437072b06364d8659">03870</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3f4dc705de867fd437072b06364d8659">c0_aeri</a>                      : 1;
<a name="l03871"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2e59e9dab34ba6d31334aa89d3734ce0">03871</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2e59e9dab34ba6d31334aa89d3734ce0">reserved_20_20</a>               : 1;
<a name="l03872"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#afbe82ef32a33e815e63017272602037a">03872</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#afbe82ef32a33e815e63017272602037a">c0_se</a>                        : 1;
<a name="l03873"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa2d22627bafb95706995fd3414a1ad33">03873</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa2d22627bafb95706995fd3414a1ad33">reserved_22_22</a>               : 1;
<a name="l03874"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a0a3c46cafcbfcbce8cf36da43e1fc27e">03874</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a0a3c46cafcbfcbce8cf36da43e1fc27e">c0_wake</a>                      : 1;
<a name="l03875"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a046cc116cd2e0642701dba29c316deaf">03875</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a046cc116cd2e0642701dba29c316deaf">c0_pmei</a>                      : 1;
<a name="l03876"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2498ee13d45e18e1873ce7f892adc235">03876</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2498ee13d45e18e1873ce7f892adc235">c0_hpint</a>                     : 1;
<a name="l03877"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a1cb07211bf2908942768ff6c60be888b">03877</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a1cb07211bf2908942768ff6c60be888b">c1_aeri</a>                      : 1;
<a name="l03878"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae9cc03b8afb774701eea69a443922d80">03878</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae9cc03b8afb774701eea69a443922d80">reserved_27_27</a>               : 1;
<a name="l03879"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a4a89d2787ac55def85b6ccd5a8dbb7fd">03879</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a4a89d2787ac55def85b6ccd5a8dbb7fd">c1_se</a>                        : 1;
<a name="l03880"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2505965e23c208806fb8d41c1df70db2">03880</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a2505965e23c208806fb8d41c1df70db2">reserved_29_29</a>               : 1;
<a name="l03881"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a8ba030c3bed1a05559c099bedf14921e">03881</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a8ba030c3bed1a05559c099bedf14921e">c1_wake</a>                      : 1;
<a name="l03882"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a81ee7224252632f199d94b7f675f5694">03882</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a81ee7224252632f199d94b7f675f5694">c1_pmei</a>                      : 1;
<a name="l03883"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a890b93be3e1c5b3dd48533ed7162f503">03883</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a890b93be3e1c5b3dd48533ed7162f503">c1_hpint</a>                     : 1;
<a name="l03884"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#afb3ecfbdf0d9a4ccff08146604ef88a1">03884</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#afb3ecfbdf0d9a4ccff08146604ef88a1">c0_up_b0</a>                     : 1;
<a name="l03885"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a14a8202c1416da61d8b26fa912032f1e">03885</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a14a8202c1416da61d8b26fa912032f1e">c0_up_b1</a>                     : 1;
<a name="l03886"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#addd9122a39e3d5e5b515bcc68afba739">03886</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#addd9122a39e3d5e5b515bcc68afba739">c0_up_b2</a>                     : 1;
<a name="l03887"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#acf80776db2ac2b9f2f7100093aab474b">03887</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#acf80776db2ac2b9f2f7100093aab474b">c0_up_wi</a>                     : 1;
<a name="l03888"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa4a0d251b726d8f2b8dd64a4d7fe74af">03888</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa4a0d251b726d8f2b8dd64a4d7fe74af">c0_up_bx</a>                     : 1;
<a name="l03889"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a38d15cf5237504974e0c219e6c6664f0">03889</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a38d15cf5237504974e0c219e6c6664f0">c0_un_b0</a>                     : 1;
<a name="l03890"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#adc7e0320758c9e70abc8562e1ed3781d">03890</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#adc7e0320758c9e70abc8562e1ed3781d">c0_un_b1</a>                     : 1;
<a name="l03891"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ac3497137232117e18f21979b91ebed86">03891</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ac3497137232117e18f21979b91ebed86">c0_un_b2</a>                     : 1;
<a name="l03892"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa7098425c08c26e1fbd670b69deef230">03892</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#aa7098425c08c26e1fbd670b69deef230">c0_un_wi</a>                     : 1;
<a name="l03893"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a342adc03a30626a314475f262a71a397">03893</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a342adc03a30626a314475f262a71a397">c0_un_bx</a>                     : 1;
<a name="l03894"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3b6457c845487198d861fcf9e9a15516">03894</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3b6457c845487198d861fcf9e9a15516">c1_up_b0</a>                     : 1;
<a name="l03895"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a11ec035d291d99580d527b155339be6b">03895</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a11ec035d291d99580d527b155339be6b">c1_up_b1</a>                     : 1;
<a name="l03896"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#acf1cac8cee8d0bd897a4806ab3c677ed">03896</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#acf1cac8cee8d0bd897a4806ab3c677ed">c1_up_b2</a>                     : 1;
<a name="l03897"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a8f302a2256c68b83ea73e5d5a3ffd5ee">03897</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a8f302a2256c68b83ea73e5d5a3ffd5ee">c1_up_wi</a>                     : 1;
<a name="l03898"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3b5d4b320eff2d5a54ef118d2df241fe">03898</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a3b5d4b320eff2d5a54ef118d2df241fe">c1_up_bx</a>                     : 1;
<a name="l03899"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ad7ac4fa828f2a36c1f2e798cbd3c7ffa">03899</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ad7ac4fa828f2a36c1f2e798cbd3c7ffa">c1_un_b0</a>                     : 1;
<a name="l03900"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae4113e3dd11ec161b832997277e45573">03900</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ae4113e3dd11ec161b832997277e45573">c1_un_b1</a>                     : 1;
<a name="l03901"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a75c19c66ead2540e2b1b6107b60854dc">03901</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a75c19c66ead2540e2b1b6107b60854dc">c1_un_b2</a>                     : 1;
<a name="l03902"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ad418100c6ff5ebc8b3aa7c5e270c75ed">03902</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ad418100c6ff5ebc8b3aa7c5e270c75ed">c1_un_wi</a>                     : 1;
<a name="l03903"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#acd4a1df0426dad131ebfb62b05771cb8">03903</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#acd4a1df0426dad131ebfb62b05771cb8">c1_un_bx</a>                     : 1;
<a name="l03904"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a6ced504a9a6027146c04624fde550e0c">03904</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a6ced504a9a6027146c04624fde550e0c">c0_un_wf</a>                     : 1;
<a name="l03905"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#af75844c5eff0144be96156f9acb18d39">03905</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#af75844c5eff0144be96156f9acb18d39">c1_un_wf</a>                     : 1;
<a name="l03906"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a9dda501216aae984bc2fe32e72fb6c83">03906</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a9dda501216aae984bc2fe32e72fb6c83">c0_up_wf</a>                     : 1;
<a name="l03907"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a41b48ac1fb876e18d75e574c799164d8">03907</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a41b48ac1fb876e18d75e574c799164d8">c1_up_wf</a>                     : 1;
<a name="l03908"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a4bb06b180e26a0b193b289a494a6d6e0">03908</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a4bb06b180e26a0b193b289a494a6d6e0">c0_exc</a>                       : 1;
<a name="l03909"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a05154f232ea61ea49d46e5eb49ac4b9c">03909</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a05154f232ea61ea49d46e5eb49ac4b9c">c1_exc</a>                       : 1;
<a name="l03910"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ac1ab79f6589ac8513515e9695e4c6574">03910</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#ac1ab79f6589ac8513515e9695e4c6574">c0_ldwn</a>                      : 1;
<a name="l03911"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a07726d0bb723831880c408d598e36ef2">03911</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a07726d0bb723831880c408d598e36ef2">c1_ldwn</a>                      : 1;
<a name="l03912"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#af0139656c3c9187890ad85b1e07f7a90">03912</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#af0139656c3c9187890ad85b1e07f7a90">reserved_61_62</a>               : 2;
<a name="l03913"></a><a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a7faeccebd5f7b3586bc957760a6d0e9b">03913</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb_1_1cvmx__npei__int__enb__cn56xxp1.html#a7faeccebd5f7b3586bc957760a6d0e9b">mio_inta</a>                     : 1;
<a name="l03914"></a>03914 <span class="preprocessor">#endif</span>
<a name="l03915"></a>03915 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__enb.html#aa848f3eea9523d8dce3999fe20587b8e">cn56xxp1</a>;
<a name="l03916"></a>03916 };
<a name="l03917"></a><a class="code" href="cvmx-npei-defs_8h.html#af1e84e3870c86127db30105f678ea2a4">03917</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__enb.html" title="cvmx_npei_int_enb">cvmx_npei_int_enb</a> <a class="code" href="unioncvmx__npei__int__enb.html" title="cvmx_npei_int_enb">cvmx_npei_int_enb_t</a>;
<a name="l03918"></a>03918 <span class="comment"></span>
<a name="l03919"></a>03919 <span class="comment">/**</span>
<a name="l03920"></a>03920 <span class="comment"> * cvmx_npei_int_enb2</span>
<a name="l03921"></a>03921 <span class="comment"> *</span>
<a name="l03922"></a>03922 <span class="comment"> * NPEI_INTERRUPT_ENB2 = NPI&apos;s Interrupt Enable2 Register</span>
<a name="l03923"></a>03923 <span class="comment"> *</span>
<a name="l03924"></a>03924 <span class="comment"> * Used to enable the various interrupting conditions of NPI</span>
<a name="l03925"></a>03925 <span class="comment"> */</span>
<a name="l03926"></a><a class="code" href="unioncvmx__npei__int__enb2.html">03926</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__enb2.html" title="cvmx_npei_int_enb2">cvmx_npei_int_enb2</a> {
<a name="l03927"></a><a class="code" href="unioncvmx__npei__int__enb2.html#a138061a47e54b7ed7a2cb43e76597123">03927</a>     uint64_t <a class="code" href="unioncvmx__npei__int__enb2.html#a138061a47e54b7ed7a2cb43e76597123">u64</a>;
<a name="l03928"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html">03928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html">cvmx_npei_int_enb2_s</a> {
<a name="l03929"></a>03929 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03930"></a>03930 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a88a4eef44d0b88061749ff676d8af7ff">reserved_62_63</a>               : 2;
<a name="l03931"></a>03931     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa2c43e7e235fd58df5bb43fcc4daeacd">int_a</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[61] to generate an</span>
<a name="l03932"></a>03932 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03933"></a>03933     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a51802c8b156a542357a44dac28262603">c1_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[60] to generate an</span>
<a name="l03934"></a>03934 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03935"></a>03935     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a8e7336aae041e3c8b9692ce50adc24f0">c0_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[59] to generate an</span>
<a name="l03936"></a>03936 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03937"></a>03937     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a9a8da7b870994a85b89256a42aea2a7e">c1_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[58] to generate an</span>
<a name="l03938"></a>03938 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03939"></a>03939     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7b01d88e7ed12e55990b27567e1e133d">c0_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[57] to generate an</span>
<a name="l03940"></a>03940 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03941"></a>03941     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a0df3cc8903ba50428201aa9f7a41903a">c1_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[56] to generate an</span>
<a name="l03942"></a>03942 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03943"></a>03943     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa21363d283830e5bc0746d6f316e99c1">c0_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[55] to generate an</span>
<a name="l03944"></a>03944 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03945"></a>03945     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad339c862d354ecbfaafbe3e4d71d308a">c1_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[54] to generate an</span>
<a name="l03946"></a>03946 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03947"></a>03947     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a10d04b4912f99f2e71061d14898a67fd">c0_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[53] to generate an</span>
<a name="l03948"></a>03948 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03949"></a>03949     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aef21dbd793bcacf32a36db2fe3fbec52">c1_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[52] to generate an</span>
<a name="l03950"></a>03950 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03951"></a>03951     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a74c3a8e87cd7597d0d4376a6bdb9b225">c1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[51] to generate an</span>
<a name="l03952"></a>03952 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03953"></a>03953     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac248afb33e741802bb40eb7abd695e7a">c1_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[50] to generate an</span>
<a name="l03954"></a>03954 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03955"></a>03955     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a6f4901ecc2017d805866b528ea2bae97">c1_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[49] to generate an</span>
<a name="l03956"></a>03956 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03957"></a>03957     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a86fd5013e8ce9043b4cc9e3506a0c311">c1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[48] to generate an</span>
<a name="l03958"></a>03958 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03959"></a>03959     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a62ab125ffc502c026e4dcf90aee497bf">c1_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[47] to generate an</span>
<a name="l03960"></a>03960 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03961"></a>03961     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7be217a2257b9faacac609566caf1c08">c1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[46] to generate an</span>
<a name="l03962"></a>03962 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03963"></a>03963     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a5f7636c3eb08a3eb0a1dad15cbe14cbc">c1_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[45] to generate an</span>
<a name="l03964"></a>03964 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03965"></a>03965     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac5547877f3c9cae8a7cc34194e7ce633">c1_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[44] to generate an</span>
<a name="l03966"></a>03966 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03967"></a>03967     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a24090e6ba36fc70cec2cba43b7f2d167">c1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[43] to generate an</span>
<a name="l03968"></a>03968 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03969"></a>03969     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7d94ab19ef860730d971e84e13aa221a">c0_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[42] to generate an</span>
<a name="l03970"></a>03970 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03971"></a>03971     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#abde0116c061cb5c35fd640f22a788592">c0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[41] to generate an</span>
<a name="l03972"></a>03972 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03973"></a>03973     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa4a9e320df708241b5ad47d7720c936d">c0_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[40] to generate an</span>
<a name="l03974"></a>03974 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03975"></a>03975     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#af94384765f71628e765e86e1c8a25053">c0_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[39] to generate an</span>
<a name="l03976"></a>03976 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03977"></a>03977     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad28236a84c4f5477b28cec35ad253577">c0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[38] to generate an</span>
<a name="l03978"></a>03978 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03979"></a>03979     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a1320314c12607bc4c3194de09dd51377">c0_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[37] to generate an</span>
<a name="l03980"></a>03980 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03981"></a>03981     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a39f72596e7d1d9475d0667279bddcc9b">c0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[36] to generate an</span>
<a name="l03982"></a>03982 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03983"></a>03983     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#af1826f8aff11de348498a731bc6c1a66">c0_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[35] to generate an</span>
<a name="l03984"></a>03984 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03985"></a>03985     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a12ad76656ddcb3bae92b5290669d7258">c0_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[34] to generate an</span>
<a name="l03986"></a>03986 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03987"></a>03987     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a40a4f6df296409c5d11ab5db302054ef">c0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[33] to generate an</span>
<a name="l03988"></a>03988 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03989"></a>03989     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a863dac13ce2c4da254fc2830dac01157">c1_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[32] to generate an</span>
<a name="l03990"></a>03990 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03991"></a>03991     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a9bf846135a465ca3155b64d162020ea4">c1_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[31] to generate an</span>
<a name="l03992"></a>03992 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03993"></a>03993     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#acf1dbe0a79325c57b7458e177265fcf7">c1_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[30] to generate an</span>
<a name="l03994"></a>03994 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03995"></a>03995     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa3b0148fdbe7f41655b846273f71d233">crs1_dr</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[29] to generate an</span>
<a name="l03996"></a>03996 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03997"></a>03997     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a34fed57e55a861d6ef98b353ad124e71">c1_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[28] to generate an</span>
<a name="l03998"></a>03998 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l03999"></a>03999     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a18469d84bbca28152f055c72405018d0">crs1_er</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[27] to generate an</span>
<a name="l04000"></a>04000 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04001"></a>04001     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a28d8d009f619679650e4107071460d47">c1_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[26] to generate an</span>
<a name="l04002"></a>04002 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04003"></a>04003     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a343c7de911c8b560dd33f6aebc6d90a7">c0_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[25] to generate an</span>
<a name="l04004"></a>04004 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04005"></a>04005     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a21e25c1c5ca630cd7959d895eb4d2664">c0_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[24] to generate an</span>
<a name="l04006"></a>04006 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04007"></a>04007     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ab24cde04a164c81768887fc3058446b2">c0_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[23] to generate an</span>
<a name="l04008"></a>04008 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04009"></a>04009     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ae10b4cc93b1291783bacba075537bf51">crs0_dr</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[22] to generate an</span>
<a name="l04010"></a>04010 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04011"></a>04011     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac299c25539f3960530bee69e0d3d79c6">c0_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[21] to generate an</span>
<a name="l04012"></a>04012 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04013"></a>04013     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad84b6d55e3b65f8c0d118afe36be720f">crs0_er</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[20] to generate an</span>
<a name="l04014"></a>04014 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04015"></a>04015     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a3dcd34f29e61e9cf95ec8955d7240703">c0_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[19] to generate an</span>
<a name="l04016"></a>04016 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04017"></a>04017     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a5b890023098067dda0de34623ca627ff">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[18] to generate an</span>
<a name="l04018"></a>04018 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04019"></a>04019     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad7c62e218c59d19b961df13e52a34a4f">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[17] to generate an</span>
<a name="l04020"></a>04020 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04021"></a>04021     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa7fd570a5774ec3bc4566283bb54511e">pidbof</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[16] to generate an</span>
<a name="l04022"></a>04022 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04023"></a>04023     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aee748ad39bf4fbdf339f4735dd8fa073">psldbof</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[15] to generate an</span>
<a name="l04024"></a>04024 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04025"></a>04025     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a8989c27b0ac37591b06a57da3ecec59b">dtime1</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[14] to generate an</span>
<a name="l04026"></a>04026 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04027"></a>04027     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7677ec9a830d3d35e3649ea798dde517">dtime0</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[13] to generate an</span>
<a name="l04028"></a>04028 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04029"></a>04029     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a3d83775da4892eca4a1b3699ae31a147">dcnt1</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[12] to generate an</span>
<a name="l04030"></a>04030 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04031"></a>04031     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#adc89afabc76e36f1a4d2e66a64e03fa2">dcnt0</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[11] to generate an</span>
<a name="l04032"></a>04032 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04033"></a>04033     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ab8894ca7aa40f88502b6bcfa6f4dc40b">dma1fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[10] to generate an</span>
<a name="l04034"></a>04034 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04035"></a>04035     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ababa0e92f9b37a9c5482b7ba81bb56de">dma0fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[9] to generate an</span>
<a name="l04036"></a>04036 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04037"></a>04037     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac1584788e0a82746ecf8c44fc61192b6">dma4dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[8] to generate an</span>
<a name="l04038"></a>04038 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04039"></a>04039     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a902be07eccb2cb4bdfacbd0995a01a0d">dma3dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[7] to generate an</span>
<a name="l04040"></a>04040 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04041"></a>04041     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ae0963c56ef53332a3adfc79645ac2b64">dma2dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[6] to generate an</span>
<a name="l04042"></a>04042 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04043"></a>04043     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aed04dbddae3e6fa50896b90e2f1c9a0e">dma1dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[5] to generate an</span>
<a name="l04044"></a>04044 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04045"></a>04045     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a6558f26003264b7d061aa2f162d26096">dma0dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[4] to generate an</span>
<a name="l04046"></a>04046 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04047"></a>04047     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a8fa72f0c8f821299149b8b9d9ea250da">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[3] to generate an</span>
<a name="l04048"></a>04048 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04049"></a>04049     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a72da931bb62bc9007d68eedd0376f28f">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[2] to generate an</span>
<a name="l04050"></a>04050 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04051"></a>04051     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ae4a5803f6c2eedc6c73a822f00c97410">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[1] to generate an</span>
<a name="l04052"></a>04052 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04053"></a>04053     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a48c34992ea411838bafbd29d8aae20b1">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_UM[0] to generate an</span>
<a name="l04054"></a>04054 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04055"></a>04055 <span class="preprocessor">#else</span>
<a name="l04056"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a48c34992ea411838bafbd29d8aae20b1">04056</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a48c34992ea411838bafbd29d8aae20b1">rml_rto</a>                      : 1;
<a name="l04057"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ae4a5803f6c2eedc6c73a822f00c97410">04057</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ae4a5803f6c2eedc6c73a822f00c97410">rml_wto</a>                      : 1;
<a name="l04058"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a72da931bb62bc9007d68eedd0376f28f">04058</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a72da931bb62bc9007d68eedd0376f28f">bar0_to</a>                      : 1;
<a name="l04059"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a8fa72f0c8f821299149b8b9d9ea250da">04059</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a8fa72f0c8f821299149b8b9d9ea250da">iob2big</a>                      : 1;
<a name="l04060"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a6558f26003264b7d061aa2f162d26096">04060</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a6558f26003264b7d061aa2f162d26096">dma0dbo</a>                      : 1;
<a name="l04061"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aed04dbddae3e6fa50896b90e2f1c9a0e">04061</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aed04dbddae3e6fa50896b90e2f1c9a0e">dma1dbo</a>                      : 1;
<a name="l04062"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ae0963c56ef53332a3adfc79645ac2b64">04062</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ae0963c56ef53332a3adfc79645ac2b64">dma2dbo</a>                      : 1;
<a name="l04063"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a902be07eccb2cb4bdfacbd0995a01a0d">04063</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a902be07eccb2cb4bdfacbd0995a01a0d">dma3dbo</a>                      : 1;
<a name="l04064"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac1584788e0a82746ecf8c44fc61192b6">04064</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac1584788e0a82746ecf8c44fc61192b6">dma4dbo</a>                      : 1;
<a name="l04065"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ababa0e92f9b37a9c5482b7ba81bb56de">04065</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ababa0e92f9b37a9c5482b7ba81bb56de">dma0fi</a>                       : 1;
<a name="l04066"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ab8894ca7aa40f88502b6bcfa6f4dc40b">04066</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ab8894ca7aa40f88502b6bcfa6f4dc40b">dma1fi</a>                       : 1;
<a name="l04067"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#adc89afabc76e36f1a4d2e66a64e03fa2">04067</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#adc89afabc76e36f1a4d2e66a64e03fa2">dcnt0</a>                        : 1;
<a name="l04068"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a3d83775da4892eca4a1b3699ae31a147">04068</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a3d83775da4892eca4a1b3699ae31a147">dcnt1</a>                        : 1;
<a name="l04069"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7677ec9a830d3d35e3649ea798dde517">04069</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7677ec9a830d3d35e3649ea798dde517">dtime0</a>                       : 1;
<a name="l04070"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a8989c27b0ac37591b06a57da3ecec59b">04070</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a8989c27b0ac37591b06a57da3ecec59b">dtime1</a>                       : 1;
<a name="l04071"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aee748ad39bf4fbdf339f4735dd8fa073">04071</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aee748ad39bf4fbdf339f4735dd8fa073">psldbof</a>                      : 1;
<a name="l04072"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa7fd570a5774ec3bc4566283bb54511e">04072</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa7fd570a5774ec3bc4566283bb54511e">pidbof</a>                       : 1;
<a name="l04073"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad7c62e218c59d19b961df13e52a34a4f">04073</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad7c62e218c59d19b961df13e52a34a4f">pcnt</a>                         : 1;
<a name="l04074"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a5b890023098067dda0de34623ca627ff">04074</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a5b890023098067dda0de34623ca627ff">ptime</a>                        : 1;
<a name="l04075"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a3dcd34f29e61e9cf95ec8955d7240703">04075</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a3dcd34f29e61e9cf95ec8955d7240703">c0_aeri</a>                      : 1;
<a name="l04076"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad84b6d55e3b65f8c0d118afe36be720f">04076</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad84b6d55e3b65f8c0d118afe36be720f">crs0_er</a>                      : 1;
<a name="l04077"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac299c25539f3960530bee69e0d3d79c6">04077</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac299c25539f3960530bee69e0d3d79c6">c0_se</a>                        : 1;
<a name="l04078"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ae10b4cc93b1291783bacba075537bf51">04078</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ae10b4cc93b1291783bacba075537bf51">crs0_dr</a>                      : 1;
<a name="l04079"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ab24cde04a164c81768887fc3058446b2">04079</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ab24cde04a164c81768887fc3058446b2">c0_wake</a>                      : 1;
<a name="l04080"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a21e25c1c5ca630cd7959d895eb4d2664">04080</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a21e25c1c5ca630cd7959d895eb4d2664">c0_pmei</a>                      : 1;
<a name="l04081"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a343c7de911c8b560dd33f6aebc6d90a7">04081</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a343c7de911c8b560dd33f6aebc6d90a7">c0_hpint</a>                     : 1;
<a name="l04082"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a28d8d009f619679650e4107071460d47">04082</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a28d8d009f619679650e4107071460d47">c1_aeri</a>                      : 1;
<a name="l04083"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a18469d84bbca28152f055c72405018d0">04083</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a18469d84bbca28152f055c72405018d0">crs1_er</a>                      : 1;
<a name="l04084"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a34fed57e55a861d6ef98b353ad124e71">04084</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a34fed57e55a861d6ef98b353ad124e71">c1_se</a>                        : 1;
<a name="l04085"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa3b0148fdbe7f41655b846273f71d233">04085</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa3b0148fdbe7f41655b846273f71d233">crs1_dr</a>                      : 1;
<a name="l04086"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#acf1dbe0a79325c57b7458e177265fcf7">04086</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#acf1dbe0a79325c57b7458e177265fcf7">c1_wake</a>                      : 1;
<a name="l04087"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a9bf846135a465ca3155b64d162020ea4">04087</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a9bf846135a465ca3155b64d162020ea4">c1_pmei</a>                      : 1;
<a name="l04088"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a863dac13ce2c4da254fc2830dac01157">04088</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a863dac13ce2c4da254fc2830dac01157">c1_hpint</a>                     : 1;
<a name="l04089"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a40a4f6df296409c5d11ab5db302054ef">04089</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a40a4f6df296409c5d11ab5db302054ef">c0_up_b0</a>                     : 1;
<a name="l04090"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a12ad76656ddcb3bae92b5290669d7258">04090</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a12ad76656ddcb3bae92b5290669d7258">c0_up_b1</a>                     : 1;
<a name="l04091"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#af1826f8aff11de348498a731bc6c1a66">04091</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#af1826f8aff11de348498a731bc6c1a66">c0_up_b2</a>                     : 1;
<a name="l04092"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a39f72596e7d1d9475d0667279bddcc9b">04092</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a39f72596e7d1d9475d0667279bddcc9b">c0_up_wi</a>                     : 1;
<a name="l04093"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a1320314c12607bc4c3194de09dd51377">04093</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a1320314c12607bc4c3194de09dd51377">c0_up_bx</a>                     : 1;
<a name="l04094"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad28236a84c4f5477b28cec35ad253577">04094</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad28236a84c4f5477b28cec35ad253577">c0_un_b0</a>                     : 1;
<a name="l04095"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#af94384765f71628e765e86e1c8a25053">04095</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#af94384765f71628e765e86e1c8a25053">c0_un_b1</a>                     : 1;
<a name="l04096"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa4a9e320df708241b5ad47d7720c936d">04096</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa4a9e320df708241b5ad47d7720c936d">c0_un_b2</a>                     : 1;
<a name="l04097"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#abde0116c061cb5c35fd640f22a788592">04097</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#abde0116c061cb5c35fd640f22a788592">c0_un_wi</a>                     : 1;
<a name="l04098"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7d94ab19ef860730d971e84e13aa221a">04098</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7d94ab19ef860730d971e84e13aa221a">c0_un_bx</a>                     : 1;
<a name="l04099"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a24090e6ba36fc70cec2cba43b7f2d167">04099</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a24090e6ba36fc70cec2cba43b7f2d167">c1_up_b0</a>                     : 1;
<a name="l04100"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac5547877f3c9cae8a7cc34194e7ce633">04100</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac5547877f3c9cae8a7cc34194e7ce633">c1_up_b1</a>                     : 1;
<a name="l04101"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a5f7636c3eb08a3eb0a1dad15cbe14cbc">04101</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a5f7636c3eb08a3eb0a1dad15cbe14cbc">c1_up_b2</a>                     : 1;
<a name="l04102"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7be217a2257b9faacac609566caf1c08">04102</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7be217a2257b9faacac609566caf1c08">c1_up_wi</a>                     : 1;
<a name="l04103"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a62ab125ffc502c026e4dcf90aee497bf">04103</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a62ab125ffc502c026e4dcf90aee497bf">c1_up_bx</a>                     : 1;
<a name="l04104"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a86fd5013e8ce9043b4cc9e3506a0c311">04104</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a86fd5013e8ce9043b4cc9e3506a0c311">c1_un_b0</a>                     : 1;
<a name="l04105"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a6f4901ecc2017d805866b528ea2bae97">04105</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a6f4901ecc2017d805866b528ea2bae97">c1_un_b1</a>                     : 1;
<a name="l04106"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac248afb33e741802bb40eb7abd695e7a">04106</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ac248afb33e741802bb40eb7abd695e7a">c1_un_b2</a>                     : 1;
<a name="l04107"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a74c3a8e87cd7597d0d4376a6bdb9b225">04107</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a74c3a8e87cd7597d0d4376a6bdb9b225">c1_un_wi</a>                     : 1;
<a name="l04108"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aef21dbd793bcacf32a36db2fe3fbec52">04108</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aef21dbd793bcacf32a36db2fe3fbec52">c1_un_bx</a>                     : 1;
<a name="l04109"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a10d04b4912f99f2e71061d14898a67fd">04109</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a10d04b4912f99f2e71061d14898a67fd">c0_un_wf</a>                     : 1;
<a name="l04110"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad339c862d354ecbfaafbe3e4d71d308a">04110</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#ad339c862d354ecbfaafbe3e4d71d308a">c1_un_wf</a>                     : 1;
<a name="l04111"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa21363d283830e5bc0746d6f316e99c1">04111</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa21363d283830e5bc0746d6f316e99c1">c0_up_wf</a>                     : 1;
<a name="l04112"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a0df3cc8903ba50428201aa9f7a41903a">04112</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a0df3cc8903ba50428201aa9f7a41903a">c1_up_wf</a>                     : 1;
<a name="l04113"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7b01d88e7ed12e55990b27567e1e133d">04113</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a7b01d88e7ed12e55990b27567e1e133d">c0_exc</a>                       : 1;
<a name="l04114"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a9a8da7b870994a85b89256a42aea2a7e">04114</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a9a8da7b870994a85b89256a42aea2a7e">c1_exc</a>                       : 1;
<a name="l04115"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a8e7336aae041e3c8b9692ce50adc24f0">04115</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a8e7336aae041e3c8b9692ce50adc24f0">c0_ldwn</a>                      : 1;
<a name="l04116"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a51802c8b156a542357a44dac28262603">04116</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a51802c8b156a542357a44dac28262603">c1_ldwn</a>                      : 1;
<a name="l04117"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa2c43e7e235fd58df5bb43fcc4daeacd">04117</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#aa2c43e7e235fd58df5bb43fcc4daeacd">int_a</a>                        : 1;
<a name="l04118"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a88a4eef44d0b88061749ff676d8af7ff">04118</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html#a88a4eef44d0b88061749ff676d8af7ff">reserved_62_63</a>               : 2;
<a name="l04119"></a>04119 <span class="preprocessor">#endif</span>
<a name="l04120"></a>04120 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__enb2.html#a9576968e1234abcd9b3e2d2397c57f74">s</a>;
<a name="l04121"></a><a class="code" href="unioncvmx__npei__int__enb2.html#a212470fb9485ca122fa57784a8f57442">04121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html">cvmx_npei_int_enb2_s</a>           <a class="code" href="unioncvmx__npei__int__enb2.html#a212470fb9485ca122fa57784a8f57442">cn52xx</a>;
<a name="l04122"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html">04122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html">cvmx_npei_int_enb2_cn52xxp1</a> {
<a name="l04123"></a>04123 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04124"></a>04124 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aa01ec47706b333b641996148cf4f4c3c">reserved_62_63</a>               : 2;
<a name="l04125"></a>04125     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a8d2cc7d5672a5ad9d564cdcdb6cb5fd5">int_a</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[61] to generate an</span>
<a name="l04126"></a>04126 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04127"></a>04127     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a26d8bee50770207044963714f88d21d5">c1_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[60] to generate an</span>
<a name="l04128"></a>04128 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04129"></a>04129     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1639058fb8a608af86fa7e81c59ea2a9">c0_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[59] to generate an</span>
<a name="l04130"></a>04130 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04131"></a>04131     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1d11830ab3b43f3f204942022d5e92a0">c1_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[58] to generate an</span>
<a name="l04132"></a>04132 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04133"></a>04133     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9ef50eafb7129533199c51f479ac8129">c0_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[57] to generate an</span>
<a name="l04134"></a>04134 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04135"></a>04135     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#abbf3b66832bb817f07a3920205bf8269">c1_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[56] to generate an</span>
<a name="l04136"></a>04136 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04137"></a>04137     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab0dc60f9a98b60bf22fcea50a026ed69">c0_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[55] to generate an</span>
<a name="l04138"></a>04138 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04139"></a>04139     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a28feb8db0842ed67105a3a1fcbdb1cfd">c1_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[54] to generate an</span>
<a name="l04140"></a>04140 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04141"></a>04141     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a464641875c714667e990b55557d64c03">c0_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[53] to generate an</span>
<a name="l04142"></a>04142 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04143"></a>04143     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1eafc037d492ec0503b85575a7c37c60">c1_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[52] to generate an</span>
<a name="l04144"></a>04144 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04145"></a>04145     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3bcbacb118c4272d5d128de59619a2b0">c1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[51] to generate an</span>
<a name="l04146"></a>04146 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04147"></a>04147     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a5b8bb99ca15274be385f4663a3435810">c1_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[50] to generate an</span>
<a name="l04148"></a>04148 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04149"></a>04149     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a7dd2153e98c7286f62f98ef6a361a2f6">c1_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[49] to generate an</span>
<a name="l04150"></a>04150 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04151"></a>04151     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3d8fbe3ebe13fbba7e5f6f6b7ca3f955">c1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[48] to generate an</span>
<a name="l04152"></a>04152 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04153"></a>04153     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a2c25ea997978c437230a1c1552e99138">c1_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[47] to generate an</span>
<a name="l04154"></a>04154 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04155"></a>04155     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ae8a4b6fa8c194bc306675a8d1f3fb582">c1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[46] to generate an</span>
<a name="l04156"></a>04156 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04157"></a>04157     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a518c0a59752297d56a13ed67a7af1a9f">c1_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[45] to generate an</span>
<a name="l04158"></a>04158 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04159"></a>04159     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a6a637dd536fa234cf7854bf38daa9022">c1_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[44] to generate an</span>
<a name="l04160"></a>04160 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04161"></a>04161     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a302322699ce65c33796ca621f9a38430">c1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[43] to generate an</span>
<a name="l04162"></a>04162 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04163"></a>04163     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aff18e63d8cae913ec5de94472a0040e4">c0_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[42] to generate an</span>
<a name="l04164"></a>04164 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04165"></a>04165     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aa19e4dce4a9e88bad274462fc16fac77">c0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[41] to generate an</span>
<a name="l04166"></a>04166 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04167"></a>04167     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ada1cede01ee507e25c2ed7d525ed69e8">c0_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[40] to generate an</span>
<a name="l04168"></a>04168 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04169"></a>04169     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9a3cc895f22de99dcdaae341868431d6">c0_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[39] to generate an</span>
<a name="l04170"></a>04170 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04171"></a>04171     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a02f83416a19b1c97c493f349d92841d1">c0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[38] to generate an</span>
<a name="l04172"></a>04172 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04173"></a>04173     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aeda494ac0d3b6d276198be1a20653827">c0_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[37] to generate an</span>
<a name="l04174"></a>04174 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04175"></a>04175     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3dbdc3e1070fe95a2a86b940a2fcd9ca">c0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[36] to generate an</span>
<a name="l04176"></a>04176 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04177"></a>04177     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a420e48ad21a95fc1041c22176e9f7d98">c0_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[35] to generate an</span>
<a name="l04178"></a>04178 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04179"></a>04179     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3fc545d7781b1e6f367b75d2c531862a">c0_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[34] to generate an</span>
<a name="l04180"></a>04180 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04181"></a>04181     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a974de8491126e1e6fe3eaabd2c13b591">c0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[33] to generate an</span>
<a name="l04182"></a>04182 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04183"></a>04183     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a56919166695e864f342f72ae3a81fe29">c1_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[32] to generate an</span>
<a name="l04184"></a>04184 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04185"></a>04185     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a17e1a59bf186f60b76505e257bd14e5c">c1_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[31] to generate an</span>
<a name="l04186"></a>04186 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04187"></a>04187     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a5a688da67defa7b60ccd50c1476a1987">c1_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[30] to generate an</span>
<a name="l04188"></a>04188 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04189"></a>04189     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9e123abc2ba74f29303b15e4d128fbcd">crs1_dr</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[29] to generate an</span>
<a name="l04190"></a>04190 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04191"></a>04191     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a2262b15d30d0fed1e14fbe2d45a2632c">c1_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[28] to generate an</span>
<a name="l04192"></a>04192 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04193"></a>04193     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ad887db0a029cbc6e4cb4572e4e75b555">crs1_er</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[27] to generate an</span>
<a name="l04194"></a>04194 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04195"></a>04195     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#acb6158d9e55c08dce1e06636c7c10de2">c1_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[26] to generate an</span>
<a name="l04196"></a>04196 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04197"></a>04197     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a71b5a6db53a168347ecc9c748a3b9b8c">c0_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[25] to generate an</span>
<a name="l04198"></a>04198 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04199"></a>04199     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab6528b9317f70cd7103673429bcc061a">c0_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[24] to generate an</span>
<a name="l04200"></a>04200 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04201"></a>04201     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a8621e4c831063c18eeef525281271290">c0_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[23] to generate an</span>
<a name="l04202"></a>04202 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04203"></a>04203     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ad1d96f63882f015e4c9188af66999500">crs0_dr</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[22] to generate an</span>
<a name="l04204"></a>04204 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04205"></a>04205     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab0097594cd92845987b5905aa821f817">c0_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[21] to generate an</span>
<a name="l04206"></a>04206 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04207"></a>04207     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9dd576e7568619a3a0893d7070ee8c3f">crs0_er</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[20] to generate an</span>
<a name="l04208"></a>04208 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04209"></a>04209     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a89530e2d4f26183d31877f1f8b64dbf5">c0_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[19] to generate an</span>
<a name="l04210"></a>04210 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04211"></a>04211     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#add30324f77d70081bfcfa65aab118025">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[18] to generate an</span>
<a name="l04212"></a>04212 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04213"></a>04213     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a91c5f8d2bd701c9777868740abbc3c94">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[17] to generate an</span>
<a name="l04214"></a>04214 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04215"></a>04215     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a630024d2b2b4b22b89c55464b28f35e0">pidbof</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[16] to generate an</span>
<a name="l04216"></a>04216 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04217"></a>04217     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a0a9540ce9d830b66ec0e5bdaa4128787">psldbof</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[15] to generate an</span>
<a name="l04218"></a>04218 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04219"></a>04219     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a5b0bd3cd35a4da44056aa6f729dc425c">dtime1</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[14] to generate an</span>
<a name="l04220"></a>04220 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04221"></a>04221     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#adc0b1a3c9af9bb2d7881d7bdb54103b9">dtime0</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[13] to generate an</span>
<a name="l04222"></a>04222 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04223"></a>04223     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ae6c5ee7394d0df5ed24ace43d8a8bf18">dcnt1</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[12] to generate an</span>
<a name="l04224"></a>04224 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04225"></a>04225     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#af7b26691cfc368bc2d0bc8862555b677">dcnt0</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[11] to generate an</span>
<a name="l04226"></a>04226 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04227"></a>04227     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a7529574869a5deb66b56ec5b58e6b4d8">dma1fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[10] to generate an</span>
<a name="l04228"></a>04228 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04229"></a>04229     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aa64e0bb64ed8d32b3a08e7f61b59d14c">dma0fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[9] to generate an</span>
<a name="l04230"></a>04230 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04231"></a>04231     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9dd2da898442e88f484a090da28aa0ee">reserved_8_8</a>                 : 1;
<a name="l04232"></a>04232     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a73c743cdcfecc5ac7815c002c03de95f">dma3dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[7] to generate an</span>
<a name="l04233"></a>04233 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04234"></a>04234     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#adbbd2fe392b5eea4010207ead9cd2627">dma2dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[6] to generate an</span>
<a name="l04235"></a>04235 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04236"></a>04236     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ae20fc66f1ac1e9d04acc16580e5f6a3e">dma1dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[5] to generate an</span>
<a name="l04237"></a>04237 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04238"></a>04238     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a4283e2bc66d98da693225ebb8c092b25">dma0dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[4] to generate an</span>
<a name="l04239"></a>04239 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04240"></a>04240     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1c1518502639ac18c02b614ee3dbc44f">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[3] to generate an</span>
<a name="l04241"></a>04241 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04242"></a>04242     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ac4bbba31b25b8f04742a5003e599f1ac">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[2] to generate an</span>
<a name="l04243"></a>04243 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04244"></a>04244     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a39b8c8ffc4479b51bb048984565fc518">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[1] to generate an</span>
<a name="l04245"></a>04245 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04246"></a>04246     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab7b8fff0623eab3a36282e79c2dd1046">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM2[0] to generate an</span>
<a name="l04247"></a>04247 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04248"></a>04248 <span class="preprocessor">#else</span>
<a name="l04249"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab7b8fff0623eab3a36282e79c2dd1046">04249</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab7b8fff0623eab3a36282e79c2dd1046">rml_rto</a>                      : 1;
<a name="l04250"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a39b8c8ffc4479b51bb048984565fc518">04250</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a39b8c8ffc4479b51bb048984565fc518">rml_wto</a>                      : 1;
<a name="l04251"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ac4bbba31b25b8f04742a5003e599f1ac">04251</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ac4bbba31b25b8f04742a5003e599f1ac">bar0_to</a>                      : 1;
<a name="l04252"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1c1518502639ac18c02b614ee3dbc44f">04252</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1c1518502639ac18c02b614ee3dbc44f">iob2big</a>                      : 1;
<a name="l04253"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a4283e2bc66d98da693225ebb8c092b25">04253</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a4283e2bc66d98da693225ebb8c092b25">dma0dbo</a>                      : 1;
<a name="l04254"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ae20fc66f1ac1e9d04acc16580e5f6a3e">04254</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ae20fc66f1ac1e9d04acc16580e5f6a3e">dma1dbo</a>                      : 1;
<a name="l04255"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#adbbd2fe392b5eea4010207ead9cd2627">04255</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#adbbd2fe392b5eea4010207ead9cd2627">dma2dbo</a>                      : 1;
<a name="l04256"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a73c743cdcfecc5ac7815c002c03de95f">04256</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a73c743cdcfecc5ac7815c002c03de95f">dma3dbo</a>                      : 1;
<a name="l04257"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9dd2da898442e88f484a090da28aa0ee">04257</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9dd2da898442e88f484a090da28aa0ee">reserved_8_8</a>                 : 1;
<a name="l04258"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aa64e0bb64ed8d32b3a08e7f61b59d14c">04258</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aa64e0bb64ed8d32b3a08e7f61b59d14c">dma0fi</a>                       : 1;
<a name="l04259"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a7529574869a5deb66b56ec5b58e6b4d8">04259</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a7529574869a5deb66b56ec5b58e6b4d8">dma1fi</a>                       : 1;
<a name="l04260"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#af7b26691cfc368bc2d0bc8862555b677">04260</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#af7b26691cfc368bc2d0bc8862555b677">dcnt0</a>                        : 1;
<a name="l04261"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ae6c5ee7394d0df5ed24ace43d8a8bf18">04261</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ae6c5ee7394d0df5ed24ace43d8a8bf18">dcnt1</a>                        : 1;
<a name="l04262"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#adc0b1a3c9af9bb2d7881d7bdb54103b9">04262</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#adc0b1a3c9af9bb2d7881d7bdb54103b9">dtime0</a>                       : 1;
<a name="l04263"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a5b0bd3cd35a4da44056aa6f729dc425c">04263</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a5b0bd3cd35a4da44056aa6f729dc425c">dtime1</a>                       : 1;
<a name="l04264"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a0a9540ce9d830b66ec0e5bdaa4128787">04264</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a0a9540ce9d830b66ec0e5bdaa4128787">psldbof</a>                      : 1;
<a name="l04265"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a630024d2b2b4b22b89c55464b28f35e0">04265</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a630024d2b2b4b22b89c55464b28f35e0">pidbof</a>                       : 1;
<a name="l04266"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a91c5f8d2bd701c9777868740abbc3c94">04266</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a91c5f8d2bd701c9777868740abbc3c94">pcnt</a>                         : 1;
<a name="l04267"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#add30324f77d70081bfcfa65aab118025">04267</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#add30324f77d70081bfcfa65aab118025">ptime</a>                        : 1;
<a name="l04268"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a89530e2d4f26183d31877f1f8b64dbf5">04268</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a89530e2d4f26183d31877f1f8b64dbf5">c0_aeri</a>                      : 1;
<a name="l04269"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9dd576e7568619a3a0893d7070ee8c3f">04269</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9dd576e7568619a3a0893d7070ee8c3f">crs0_er</a>                      : 1;
<a name="l04270"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab0097594cd92845987b5905aa821f817">04270</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab0097594cd92845987b5905aa821f817">c0_se</a>                        : 1;
<a name="l04271"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ad1d96f63882f015e4c9188af66999500">04271</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ad1d96f63882f015e4c9188af66999500">crs0_dr</a>                      : 1;
<a name="l04272"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a8621e4c831063c18eeef525281271290">04272</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a8621e4c831063c18eeef525281271290">c0_wake</a>                      : 1;
<a name="l04273"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab6528b9317f70cd7103673429bcc061a">04273</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab6528b9317f70cd7103673429bcc061a">c0_pmei</a>                      : 1;
<a name="l04274"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a71b5a6db53a168347ecc9c748a3b9b8c">04274</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a71b5a6db53a168347ecc9c748a3b9b8c">c0_hpint</a>                     : 1;
<a name="l04275"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#acb6158d9e55c08dce1e06636c7c10de2">04275</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#acb6158d9e55c08dce1e06636c7c10de2">c1_aeri</a>                      : 1;
<a name="l04276"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ad887db0a029cbc6e4cb4572e4e75b555">04276</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ad887db0a029cbc6e4cb4572e4e75b555">crs1_er</a>                      : 1;
<a name="l04277"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a2262b15d30d0fed1e14fbe2d45a2632c">04277</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a2262b15d30d0fed1e14fbe2d45a2632c">c1_se</a>                        : 1;
<a name="l04278"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9e123abc2ba74f29303b15e4d128fbcd">04278</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9e123abc2ba74f29303b15e4d128fbcd">crs1_dr</a>                      : 1;
<a name="l04279"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a5a688da67defa7b60ccd50c1476a1987">04279</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a5a688da67defa7b60ccd50c1476a1987">c1_wake</a>                      : 1;
<a name="l04280"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a17e1a59bf186f60b76505e257bd14e5c">04280</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a17e1a59bf186f60b76505e257bd14e5c">c1_pmei</a>                      : 1;
<a name="l04281"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a56919166695e864f342f72ae3a81fe29">04281</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a56919166695e864f342f72ae3a81fe29">c1_hpint</a>                     : 1;
<a name="l04282"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a974de8491126e1e6fe3eaabd2c13b591">04282</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a974de8491126e1e6fe3eaabd2c13b591">c0_up_b0</a>                     : 1;
<a name="l04283"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3fc545d7781b1e6f367b75d2c531862a">04283</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3fc545d7781b1e6f367b75d2c531862a">c0_up_b1</a>                     : 1;
<a name="l04284"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a420e48ad21a95fc1041c22176e9f7d98">04284</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a420e48ad21a95fc1041c22176e9f7d98">c0_up_b2</a>                     : 1;
<a name="l04285"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3dbdc3e1070fe95a2a86b940a2fcd9ca">04285</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3dbdc3e1070fe95a2a86b940a2fcd9ca">c0_up_wi</a>                     : 1;
<a name="l04286"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aeda494ac0d3b6d276198be1a20653827">04286</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aeda494ac0d3b6d276198be1a20653827">c0_up_bx</a>                     : 1;
<a name="l04287"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a02f83416a19b1c97c493f349d92841d1">04287</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a02f83416a19b1c97c493f349d92841d1">c0_un_b0</a>                     : 1;
<a name="l04288"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9a3cc895f22de99dcdaae341868431d6">04288</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9a3cc895f22de99dcdaae341868431d6">c0_un_b1</a>                     : 1;
<a name="l04289"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ada1cede01ee507e25c2ed7d525ed69e8">04289</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ada1cede01ee507e25c2ed7d525ed69e8">c0_un_b2</a>                     : 1;
<a name="l04290"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aa19e4dce4a9e88bad274462fc16fac77">04290</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aa19e4dce4a9e88bad274462fc16fac77">c0_un_wi</a>                     : 1;
<a name="l04291"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aff18e63d8cae913ec5de94472a0040e4">04291</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aff18e63d8cae913ec5de94472a0040e4">c0_un_bx</a>                     : 1;
<a name="l04292"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a302322699ce65c33796ca621f9a38430">04292</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a302322699ce65c33796ca621f9a38430">c1_up_b0</a>                     : 1;
<a name="l04293"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a6a637dd536fa234cf7854bf38daa9022">04293</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a6a637dd536fa234cf7854bf38daa9022">c1_up_b1</a>                     : 1;
<a name="l04294"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a518c0a59752297d56a13ed67a7af1a9f">04294</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a518c0a59752297d56a13ed67a7af1a9f">c1_up_b2</a>                     : 1;
<a name="l04295"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ae8a4b6fa8c194bc306675a8d1f3fb582">04295</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ae8a4b6fa8c194bc306675a8d1f3fb582">c1_up_wi</a>                     : 1;
<a name="l04296"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a2c25ea997978c437230a1c1552e99138">04296</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a2c25ea997978c437230a1c1552e99138">c1_up_bx</a>                     : 1;
<a name="l04297"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3d8fbe3ebe13fbba7e5f6f6b7ca3f955">04297</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3d8fbe3ebe13fbba7e5f6f6b7ca3f955">c1_un_b0</a>                     : 1;
<a name="l04298"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a7dd2153e98c7286f62f98ef6a361a2f6">04298</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a7dd2153e98c7286f62f98ef6a361a2f6">c1_un_b1</a>                     : 1;
<a name="l04299"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a5b8bb99ca15274be385f4663a3435810">04299</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a5b8bb99ca15274be385f4663a3435810">c1_un_b2</a>                     : 1;
<a name="l04300"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3bcbacb118c4272d5d128de59619a2b0">04300</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a3bcbacb118c4272d5d128de59619a2b0">c1_un_wi</a>                     : 1;
<a name="l04301"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1eafc037d492ec0503b85575a7c37c60">04301</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1eafc037d492ec0503b85575a7c37c60">c1_un_bx</a>                     : 1;
<a name="l04302"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a464641875c714667e990b55557d64c03">04302</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a464641875c714667e990b55557d64c03">c0_un_wf</a>                     : 1;
<a name="l04303"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a28feb8db0842ed67105a3a1fcbdb1cfd">04303</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a28feb8db0842ed67105a3a1fcbdb1cfd">c1_un_wf</a>                     : 1;
<a name="l04304"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab0dc60f9a98b60bf22fcea50a026ed69">04304</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#ab0dc60f9a98b60bf22fcea50a026ed69">c0_up_wf</a>                     : 1;
<a name="l04305"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#abbf3b66832bb817f07a3920205bf8269">04305</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#abbf3b66832bb817f07a3920205bf8269">c1_up_wf</a>                     : 1;
<a name="l04306"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9ef50eafb7129533199c51f479ac8129">04306</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a9ef50eafb7129533199c51f479ac8129">c0_exc</a>                       : 1;
<a name="l04307"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1d11830ab3b43f3f204942022d5e92a0">04307</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1d11830ab3b43f3f204942022d5e92a0">c1_exc</a>                       : 1;
<a name="l04308"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1639058fb8a608af86fa7e81c59ea2a9">04308</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a1639058fb8a608af86fa7e81c59ea2a9">c0_ldwn</a>                      : 1;
<a name="l04309"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a26d8bee50770207044963714f88d21d5">04309</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a26d8bee50770207044963714f88d21d5">c1_ldwn</a>                      : 1;
<a name="l04310"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a8d2cc7d5672a5ad9d564cdcdb6cb5fd5">04310</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#a8d2cc7d5672a5ad9d564cdcdb6cb5fd5">int_a</a>                        : 1;
<a name="l04311"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aa01ec47706b333b641996148cf4f4c3c">04311</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn52xxp1.html#aa01ec47706b333b641996148cf4f4c3c">reserved_62_63</a>               : 2;
<a name="l04312"></a>04312 <span class="preprocessor">#endif</span>
<a name="l04313"></a>04313 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__enb2.html#a484f3128c0f957ccba33277a8ca50be5">cn52xxp1</a>;
<a name="l04314"></a><a class="code" href="unioncvmx__npei__int__enb2.html#a8d13f23b320742769539d83a4d0251b8">04314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__s.html">cvmx_npei_int_enb2_s</a>           <a class="code" href="unioncvmx__npei__int__enb2.html#a8d13f23b320742769539d83a4d0251b8">cn56xx</a>;
<a name="l04315"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html">04315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html">cvmx_npei_int_enb2_cn56xxp1</a> {
<a name="l04316"></a>04316 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04317"></a>04317 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ae71bbfbad6af047886062ce79be39709">reserved_61_63</a>               : 3;
<a name="l04318"></a>04318     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1f57fb1fee334c541678f9b747a1a6f0">c1_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[60] to generate an</span>
<a name="l04319"></a>04319 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04320"></a>04320     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a89cef3c0fa108762534557090ff064a3">c0_ldwn</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[59] to generate an</span>
<a name="l04321"></a>04321 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04322"></a>04322     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a7626741a32119a971f642a90ba787e46">c1_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[58] to generate an</span>
<a name="l04323"></a>04323 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04324"></a>04324     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af75ccd492ede9b4cb80a872ae74c118d">c0_exc</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[57] to generate an</span>
<a name="l04325"></a>04325 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04326"></a>04326     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a429d0ee792fdc4e8715a91d73ee9b57f">c1_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[56] to generate an</span>
<a name="l04327"></a>04327 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04328"></a>04328     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a63c7adb338594fcf4bc01571ae7b8b2a">c0_up_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[55] to generate an</span>
<a name="l04329"></a>04329 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04330"></a>04330     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#afbfa681b100632163f20d4341ae28712">c1_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[54] to generate an</span>
<a name="l04331"></a>04331 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04332"></a>04332     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac8ea755055113b4a0901aaa7562a9927">c0_un_wf</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[53] to generate an</span>
<a name="l04333"></a>04333 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04334"></a>04334     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac7464f0adcbfc9b959e18f9f9b656dae">c1_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[52] to generate an</span>
<a name="l04335"></a>04335 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04336"></a>04336     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aeed8997007883a94c7ded1e3415b5b60">c1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[51] to generate an</span>
<a name="l04337"></a>04337 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04338"></a>04338     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1fabe88c4607ec10a07bd6592ff1884f">c1_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[50] to generate an</span>
<a name="l04339"></a>04339 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04340"></a>04340     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a654d9c73202613b9d50d3cfc7f05d472">c1_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[49] to generate an</span>
<a name="l04341"></a>04341 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04342"></a>04342     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aeeab163f10a6ca3781146a9efef9e978">c1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[48] to generate an</span>
<a name="l04343"></a>04343 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04344"></a>04344     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1e94f027b1edf01bd75a22cef5701e87">c1_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[47] to generate an</span>
<a name="l04345"></a>04345 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04346"></a>04346     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aa7da7f192733f2f31d3a251aba2d9dcf">c1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[46] to generate an</span>
<a name="l04347"></a>04347 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04348"></a>04348     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a8d921fb3243bb71e6a2a48b7978b4f71">c1_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[45] to generate an</span>
<a name="l04349"></a>04349 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04350"></a>04350     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af6584981a4829f97e18983f6c439daab">c1_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[44] to generate an</span>
<a name="l04351"></a>04351 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04352"></a>04352     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a755655ae5331ee5813b3d340eeb64a3a">c1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[43] to generate an</span>
<a name="l04353"></a>04353 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04354"></a>04354     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af62acc1b595a851a7f292ab16a2686f7">c0_un_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[42] to generate an</span>
<a name="l04355"></a>04355 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04356"></a>04356     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a46613606675ca9417f4a2ff91eb4d616">c0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[41] to generate an</span>
<a name="l04357"></a>04357 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04358"></a>04358     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a985f8abc2e3616009e7f8a30fc9a30a8">c0_un_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[40] to generate an</span>
<a name="l04359"></a>04359 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04360"></a>04360     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af692701fa7c714a7fa52119851f2c1ee">c0_un_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[39] to generate an</span>
<a name="l04361"></a>04361 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04362"></a>04362     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af925de07d41f6297392a301bdd875f55">c0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[38] to generate an</span>
<a name="l04363"></a>04363 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04364"></a>04364     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a7bb70f742cfd7286e659fc81d9dc2427">c0_up_bx</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[37] to generate an</span>
<a name="l04365"></a>04365 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04366"></a>04366     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a582527b318bbf01016b320098ef199ec">c0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[36] to generate an</span>
<a name="l04367"></a>04367 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04368"></a>04368     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a93588a931082921c79d428de668761f3">c0_up_b2</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[35] to generate an</span>
<a name="l04369"></a>04369 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04370"></a>04370     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac1308b736eb94ea076417c208df27f9d">c0_up_b1</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[34] to generate an</span>
<a name="l04371"></a>04371 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04372"></a>04372     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a9645f5ca84c2dc5800052ea42ba0872b">c0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[33] to generate an</span>
<a name="l04373"></a>04373 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04374"></a>04374     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a414385a9355fa224ec300579fe415746">c1_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[32] to generate an</span>
<a name="l04375"></a>04375 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04376"></a>04376     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#adb80fb0dcd49ea0c338ed2b249ae5866">c1_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[31] to generate an</span>
<a name="l04377"></a>04377 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04378"></a>04378     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a700fe294a0ea9ce68f8084bdb99a3114">c1_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[30] to generate an</span>
<a name="l04379"></a>04379 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04380"></a>04380     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a9c8abc6b7c597961f5e643dafccfdfaf">reserved_29_29</a>               : 1;
<a name="l04381"></a>04381     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1771d86b8b6d96058969f7ae7277a41d">c1_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[28] to generate an</span>
<a name="l04382"></a>04382 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04383"></a>04383     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a708a0163f4203d23731b5b8811b7c8e5">reserved_27_27</a>               : 1;
<a name="l04384"></a>04384     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a4729d79e6a9551e8dc0e4d176b141499">c1_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[26] to generate an</span>
<a name="l04385"></a>04385 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04386"></a>04386     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a84f754fda40ae6ddf5afc0e7e935a5ca">c0_hpint</a>                     : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[25] to generate an</span>
<a name="l04387"></a>04387 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04388"></a>04388     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a10b3faa2d811b18a6e1be5eeae8ac039">c0_pmei</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[24] to generate an</span>
<a name="l04389"></a>04389 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04390"></a>04390     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a708022f24cdc1f65ad86d329ad19479c">c0_wake</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[23] to generate an</span>
<a name="l04391"></a>04391 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04392"></a>04392     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#acd082557149546435ffcaba7efe1a37c">reserved_22_22</a>               : 1;
<a name="l04393"></a>04393     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a789b5faa8a72d25eaa0c2fd3ca9bbb65">c0_se</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[21] to generate an</span>
<a name="l04394"></a>04394 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04395"></a>04395     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aaf534136d29b10790fbaf6a345e11387">reserved_20_20</a>               : 1;
<a name="l04396"></a>04396     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a4b72d7e588dc4a0aac005be3bdaf4477">c0_aeri</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[19] to generate an</span>
<a name="l04397"></a>04397 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04398"></a>04398     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a86da519f0fcb288db6f4c4a8cbfef816">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[18] to generate an</span>
<a name="l04399"></a>04399 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04400"></a>04400     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a2d51db8a423df01ad2804fdaea32c104">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[17] to generate an</span>
<a name="l04401"></a>04401 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04402"></a>04402     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a72e96b58c67fd1c78cef8dd0ee324024">pidbof</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[16] to generate an</span>
<a name="l04403"></a>04403 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04404"></a>04404     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a16c919a7b378580821caa1f1e6a74b0d">psldbof</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[15] to generate an</span>
<a name="l04405"></a>04405 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04406"></a>04406     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a87cf04d2131a021bb6aa39fbd0c523c3">dtime1</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[14] to generate an</span>
<a name="l04407"></a>04407 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04408"></a>04408     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a0b6dd0469b0a5fff9228c3167129830f">dtime0</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[13] to generate an</span>
<a name="l04409"></a>04409 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04410"></a>04410     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a28fbc3e25e026edfd52777b6bad621ae">dcnt1</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[12] to generate an</span>
<a name="l04411"></a>04411 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04412"></a>04412     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#afad99fac51a60fe387d63060e3f7549c">dcnt0</a>                        : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[11] to generate an</span>
<a name="l04413"></a>04413 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04414"></a>04414     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ad91571d191b40a4e27ab000a506eea5b">dma1fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[10] to generate an</span>
<a name="l04415"></a>04415 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04416"></a>04416     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ae7a935c920fe8b4dcfc9d1defa3de8e9">dma0fi</a>                       : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[9] to generate an</span>
<a name="l04417"></a>04417 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04418"></a>04418     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a023e76c1fc7eabe00c8d91531f5b7311">dma4dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[8] to generate an</span>
<a name="l04419"></a>04419 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04420"></a>04420     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a3721d1cea4b79d51cb3086c1c6bbac46">dma3dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[7] to generate an</span>
<a name="l04421"></a>04421 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04422"></a>04422     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1ef80d4ae8cee70c443fea3fb0a4faa2">dma2dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[6] to generate an</span>
<a name="l04423"></a>04423 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04424"></a>04424     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a260f6926f462378bdf8a2338fe4c55dc">dma1dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[5] to generate an</span>
<a name="l04425"></a>04425 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04426"></a>04426     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a7078945e3929fea332b7397fe381ec90">dma0dbo</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[4] to generate an</span>
<a name="l04427"></a>04427 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04428"></a>04428     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a346e16ac0aba0251ef5f4d0452679bfb">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[3] to generate an</span>
<a name="l04429"></a>04429 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04430"></a>04430     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af4d848553dd75f9f6ba5d9c61be3569a">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[2] to generate an</span>
<a name="l04431"></a>04431 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04432"></a>04432     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a267446f9dc3d7f5ebba73106568c2e26">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_SUM[1] to generate an</span>
<a name="l04433"></a>04433 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04434"></a>04434     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac64e5292b2952233bd7cc0b823cdddcc">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPEI_INT_UM[0] to generate an</span>
<a name="l04435"></a>04435 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l04436"></a>04436 <span class="preprocessor">#else</span>
<a name="l04437"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac64e5292b2952233bd7cc0b823cdddcc">04437</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac64e5292b2952233bd7cc0b823cdddcc">rml_rto</a>                      : 1;
<a name="l04438"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a267446f9dc3d7f5ebba73106568c2e26">04438</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a267446f9dc3d7f5ebba73106568c2e26">rml_wto</a>                      : 1;
<a name="l04439"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af4d848553dd75f9f6ba5d9c61be3569a">04439</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af4d848553dd75f9f6ba5d9c61be3569a">bar0_to</a>                      : 1;
<a name="l04440"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a346e16ac0aba0251ef5f4d0452679bfb">04440</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a346e16ac0aba0251ef5f4d0452679bfb">iob2big</a>                      : 1;
<a name="l04441"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a7078945e3929fea332b7397fe381ec90">04441</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a7078945e3929fea332b7397fe381ec90">dma0dbo</a>                      : 1;
<a name="l04442"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a260f6926f462378bdf8a2338fe4c55dc">04442</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a260f6926f462378bdf8a2338fe4c55dc">dma1dbo</a>                      : 1;
<a name="l04443"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1ef80d4ae8cee70c443fea3fb0a4faa2">04443</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1ef80d4ae8cee70c443fea3fb0a4faa2">dma2dbo</a>                      : 1;
<a name="l04444"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a3721d1cea4b79d51cb3086c1c6bbac46">04444</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a3721d1cea4b79d51cb3086c1c6bbac46">dma3dbo</a>                      : 1;
<a name="l04445"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a023e76c1fc7eabe00c8d91531f5b7311">04445</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a023e76c1fc7eabe00c8d91531f5b7311">dma4dbo</a>                      : 1;
<a name="l04446"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ae7a935c920fe8b4dcfc9d1defa3de8e9">04446</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ae7a935c920fe8b4dcfc9d1defa3de8e9">dma0fi</a>                       : 1;
<a name="l04447"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ad91571d191b40a4e27ab000a506eea5b">04447</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ad91571d191b40a4e27ab000a506eea5b">dma1fi</a>                       : 1;
<a name="l04448"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#afad99fac51a60fe387d63060e3f7549c">04448</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#afad99fac51a60fe387d63060e3f7549c">dcnt0</a>                        : 1;
<a name="l04449"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a28fbc3e25e026edfd52777b6bad621ae">04449</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a28fbc3e25e026edfd52777b6bad621ae">dcnt1</a>                        : 1;
<a name="l04450"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a0b6dd0469b0a5fff9228c3167129830f">04450</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a0b6dd0469b0a5fff9228c3167129830f">dtime0</a>                       : 1;
<a name="l04451"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a87cf04d2131a021bb6aa39fbd0c523c3">04451</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a87cf04d2131a021bb6aa39fbd0c523c3">dtime1</a>                       : 1;
<a name="l04452"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a16c919a7b378580821caa1f1e6a74b0d">04452</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a16c919a7b378580821caa1f1e6a74b0d">psldbof</a>                      : 1;
<a name="l04453"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a72e96b58c67fd1c78cef8dd0ee324024">04453</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a72e96b58c67fd1c78cef8dd0ee324024">pidbof</a>                       : 1;
<a name="l04454"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a2d51db8a423df01ad2804fdaea32c104">04454</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a2d51db8a423df01ad2804fdaea32c104">pcnt</a>                         : 1;
<a name="l04455"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a86da519f0fcb288db6f4c4a8cbfef816">04455</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a86da519f0fcb288db6f4c4a8cbfef816">ptime</a>                        : 1;
<a name="l04456"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a4b72d7e588dc4a0aac005be3bdaf4477">04456</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a4b72d7e588dc4a0aac005be3bdaf4477">c0_aeri</a>                      : 1;
<a name="l04457"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aaf534136d29b10790fbaf6a345e11387">04457</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aaf534136d29b10790fbaf6a345e11387">reserved_20_20</a>               : 1;
<a name="l04458"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a789b5faa8a72d25eaa0c2fd3ca9bbb65">04458</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a789b5faa8a72d25eaa0c2fd3ca9bbb65">c0_se</a>                        : 1;
<a name="l04459"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#acd082557149546435ffcaba7efe1a37c">04459</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#acd082557149546435ffcaba7efe1a37c">reserved_22_22</a>               : 1;
<a name="l04460"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a708022f24cdc1f65ad86d329ad19479c">04460</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a708022f24cdc1f65ad86d329ad19479c">c0_wake</a>                      : 1;
<a name="l04461"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a10b3faa2d811b18a6e1be5eeae8ac039">04461</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a10b3faa2d811b18a6e1be5eeae8ac039">c0_pmei</a>                      : 1;
<a name="l04462"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a84f754fda40ae6ddf5afc0e7e935a5ca">04462</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a84f754fda40ae6ddf5afc0e7e935a5ca">c0_hpint</a>                     : 1;
<a name="l04463"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a4729d79e6a9551e8dc0e4d176b141499">04463</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a4729d79e6a9551e8dc0e4d176b141499">c1_aeri</a>                      : 1;
<a name="l04464"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a708a0163f4203d23731b5b8811b7c8e5">04464</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a708a0163f4203d23731b5b8811b7c8e5">reserved_27_27</a>               : 1;
<a name="l04465"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1771d86b8b6d96058969f7ae7277a41d">04465</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1771d86b8b6d96058969f7ae7277a41d">c1_se</a>                        : 1;
<a name="l04466"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a9c8abc6b7c597961f5e643dafccfdfaf">04466</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a9c8abc6b7c597961f5e643dafccfdfaf">reserved_29_29</a>               : 1;
<a name="l04467"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a700fe294a0ea9ce68f8084bdb99a3114">04467</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a700fe294a0ea9ce68f8084bdb99a3114">c1_wake</a>                      : 1;
<a name="l04468"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#adb80fb0dcd49ea0c338ed2b249ae5866">04468</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#adb80fb0dcd49ea0c338ed2b249ae5866">c1_pmei</a>                      : 1;
<a name="l04469"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a414385a9355fa224ec300579fe415746">04469</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a414385a9355fa224ec300579fe415746">c1_hpint</a>                     : 1;
<a name="l04470"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a9645f5ca84c2dc5800052ea42ba0872b">04470</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a9645f5ca84c2dc5800052ea42ba0872b">c0_up_b0</a>                     : 1;
<a name="l04471"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac1308b736eb94ea076417c208df27f9d">04471</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac1308b736eb94ea076417c208df27f9d">c0_up_b1</a>                     : 1;
<a name="l04472"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a93588a931082921c79d428de668761f3">04472</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a93588a931082921c79d428de668761f3">c0_up_b2</a>                     : 1;
<a name="l04473"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a582527b318bbf01016b320098ef199ec">04473</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a582527b318bbf01016b320098ef199ec">c0_up_wi</a>                     : 1;
<a name="l04474"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a7bb70f742cfd7286e659fc81d9dc2427">04474</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a7bb70f742cfd7286e659fc81d9dc2427">c0_up_bx</a>                     : 1;
<a name="l04475"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af925de07d41f6297392a301bdd875f55">04475</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af925de07d41f6297392a301bdd875f55">c0_un_b0</a>                     : 1;
<a name="l04476"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af692701fa7c714a7fa52119851f2c1ee">04476</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af692701fa7c714a7fa52119851f2c1ee">c0_un_b1</a>                     : 1;
<a name="l04477"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a985f8abc2e3616009e7f8a30fc9a30a8">04477</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a985f8abc2e3616009e7f8a30fc9a30a8">c0_un_b2</a>                     : 1;
<a name="l04478"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a46613606675ca9417f4a2ff91eb4d616">04478</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a46613606675ca9417f4a2ff91eb4d616">c0_un_wi</a>                     : 1;
<a name="l04479"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af62acc1b595a851a7f292ab16a2686f7">04479</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af62acc1b595a851a7f292ab16a2686f7">c0_un_bx</a>                     : 1;
<a name="l04480"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a755655ae5331ee5813b3d340eeb64a3a">04480</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a755655ae5331ee5813b3d340eeb64a3a">c1_up_b0</a>                     : 1;
<a name="l04481"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af6584981a4829f97e18983f6c439daab">04481</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af6584981a4829f97e18983f6c439daab">c1_up_b1</a>                     : 1;
<a name="l04482"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a8d921fb3243bb71e6a2a48b7978b4f71">04482</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a8d921fb3243bb71e6a2a48b7978b4f71">c1_up_b2</a>                     : 1;
<a name="l04483"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aa7da7f192733f2f31d3a251aba2d9dcf">04483</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aa7da7f192733f2f31d3a251aba2d9dcf">c1_up_wi</a>                     : 1;
<a name="l04484"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1e94f027b1edf01bd75a22cef5701e87">04484</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1e94f027b1edf01bd75a22cef5701e87">c1_up_bx</a>                     : 1;
<a name="l04485"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aeeab163f10a6ca3781146a9efef9e978">04485</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aeeab163f10a6ca3781146a9efef9e978">c1_un_b0</a>                     : 1;
<a name="l04486"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a654d9c73202613b9d50d3cfc7f05d472">04486</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a654d9c73202613b9d50d3cfc7f05d472">c1_un_b1</a>                     : 1;
<a name="l04487"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1fabe88c4607ec10a07bd6592ff1884f">04487</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1fabe88c4607ec10a07bd6592ff1884f">c1_un_b2</a>                     : 1;
<a name="l04488"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aeed8997007883a94c7ded1e3415b5b60">04488</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#aeed8997007883a94c7ded1e3415b5b60">c1_un_wi</a>                     : 1;
<a name="l04489"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac7464f0adcbfc9b959e18f9f9b656dae">04489</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac7464f0adcbfc9b959e18f9f9b656dae">c1_un_bx</a>                     : 1;
<a name="l04490"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac8ea755055113b4a0901aaa7562a9927">04490</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ac8ea755055113b4a0901aaa7562a9927">c0_un_wf</a>                     : 1;
<a name="l04491"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#afbfa681b100632163f20d4341ae28712">04491</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#afbfa681b100632163f20d4341ae28712">c1_un_wf</a>                     : 1;
<a name="l04492"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a63c7adb338594fcf4bc01571ae7b8b2a">04492</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a63c7adb338594fcf4bc01571ae7b8b2a">c0_up_wf</a>                     : 1;
<a name="l04493"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a429d0ee792fdc4e8715a91d73ee9b57f">04493</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a429d0ee792fdc4e8715a91d73ee9b57f">c1_up_wf</a>                     : 1;
<a name="l04494"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af75ccd492ede9b4cb80a872ae74c118d">04494</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#af75ccd492ede9b4cb80a872ae74c118d">c0_exc</a>                       : 1;
<a name="l04495"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a7626741a32119a971f642a90ba787e46">04495</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a7626741a32119a971f642a90ba787e46">c1_exc</a>                       : 1;
<a name="l04496"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a89cef3c0fa108762534557090ff064a3">04496</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a89cef3c0fa108762534557090ff064a3">c0_ldwn</a>                      : 1;
<a name="l04497"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1f57fb1fee334c541678f9b747a1a6f0">04497</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#a1f57fb1fee334c541678f9b747a1a6f0">c1_ldwn</a>                      : 1;
<a name="l04498"></a><a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ae71bbfbad6af047886062ce79be39709">04498</a>     uint64_t <a class="code" href="structcvmx__npei__int__enb2_1_1cvmx__npei__int__enb2__cn56xxp1.html#ae71bbfbad6af047886062ce79be39709">reserved_61_63</a>               : 3;
<a name="l04499"></a>04499 <span class="preprocessor">#endif</span>
<a name="l04500"></a>04500 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__enb2.html#aa50c45f2d50f7a2c614deb064e579350">cn56xxp1</a>;
<a name="l04501"></a>04501 };
<a name="l04502"></a><a class="code" href="cvmx-npei-defs_8h.html#ab2bb5c92012dd8db8468456780418a7e">04502</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__enb2.html" title="cvmx_npei_int_enb2">cvmx_npei_int_enb2</a> <a class="code" href="unioncvmx__npei__int__enb2.html" title="cvmx_npei_int_enb2">cvmx_npei_int_enb2_t</a>;
<a name="l04503"></a>04503 <span class="comment"></span>
<a name="l04504"></a>04504 <span class="comment">/**</span>
<a name="l04505"></a>04505 <span class="comment"> * cvmx_npei_int_info</span>
<a name="l04506"></a>04506 <span class="comment"> *</span>
<a name="l04507"></a>04507 <span class="comment"> * NPEI_INT_INFO = NPI Interrupt Information</span>
<a name="l04508"></a>04508 <span class="comment"> *</span>
<a name="l04509"></a>04509 <span class="comment"> * Contains information about some of the interrupt condition that can occur in the NPEI_INTERRUPT_SUM register.</span>
<a name="l04510"></a>04510 <span class="comment"> */</span>
<a name="l04511"></a><a class="code" href="unioncvmx__npei__int__info.html">04511</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__info.html" title="cvmx_npei_int_info">cvmx_npei_int_info</a> {
<a name="l04512"></a><a class="code" href="unioncvmx__npei__int__info.html#aa08f6fad019026868044feefa5b8eb25">04512</a>     uint64_t <a class="code" href="unioncvmx__npei__int__info.html#aa08f6fad019026868044feefa5b8eb25">u64</a>;
<a name="l04513"></a><a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html">04513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html">cvmx_npei_int_info_s</a> {
<a name="l04514"></a>04514 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04515"></a>04515 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html#af29462dbda1049b873dd202a257befb3">reserved_12_63</a>               : 52;
<a name="l04516"></a>04516     uint64_t <a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html#a85af00a7f2e903bfb9b5063bc5771f5e">pidbof</a>                       : 6;  <span class="comment">/**&lt; Field set when the NPEI_INTERRUPT_SUM[PIDBOF] bit</span>
<a name="l04517"></a>04517 <span class="comment">                                                         is set. This field when set will not change again</span>
<a name="l04518"></a>04518 <span class="comment">                                                         unitl NPEI_INTERRUPT_SUM[PIDBOF] is cleared. */</span>
<a name="l04519"></a>04519     uint64_t <a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html#a692b7efcf151e4fd55ab49d52fa8a6e2">psldbof</a>                      : 6;  <span class="comment">/**&lt; Field set when the NPEI_INTERRUPT_SUM[PSLDBOF] bit</span>
<a name="l04520"></a>04520 <span class="comment">                                                         is set. This field when set will not change again</span>
<a name="l04521"></a>04521 <span class="comment">                                                         unitl NPEI_INTERRUPT_SUM[PSLDBOF] is cleared. */</span>
<a name="l04522"></a>04522 <span class="preprocessor">#else</span>
<a name="l04523"></a><a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html#a692b7efcf151e4fd55ab49d52fa8a6e2">04523</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html#a692b7efcf151e4fd55ab49d52fa8a6e2">psldbof</a>                      : 6;
<a name="l04524"></a><a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html#a85af00a7f2e903bfb9b5063bc5771f5e">04524</a>     uint64_t <a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html#a85af00a7f2e903bfb9b5063bc5771f5e">pidbof</a>                       : 6;
<a name="l04525"></a><a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html#af29462dbda1049b873dd202a257befb3">04525</a>     uint64_t <a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html#af29462dbda1049b873dd202a257befb3">reserved_12_63</a>               : 52;
<a name="l04526"></a>04526 <span class="preprocessor">#endif</span>
<a name="l04527"></a>04527 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__info.html#a83e2dd0ef130185caf00e59261bfd297">s</a>;
<a name="l04528"></a><a class="code" href="unioncvmx__npei__int__info.html#af3b8a579cafe72bd087e7c2ee535b251">04528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html">cvmx_npei_int_info_s</a>           <a class="code" href="unioncvmx__npei__int__info.html#af3b8a579cafe72bd087e7c2ee535b251">cn52xx</a>;
<a name="l04529"></a><a class="code" href="unioncvmx__npei__int__info.html#a05323debba5e1dc29e24aae8776af240">04529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html">cvmx_npei_int_info_s</a>           <a class="code" href="unioncvmx__npei__int__info.html#a05323debba5e1dc29e24aae8776af240">cn56xx</a>;
<a name="l04530"></a><a class="code" href="unioncvmx__npei__int__info.html#af6bea8892a98f16fd570c94a1a1773d9">04530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__info_1_1cvmx__npei__int__info__s.html">cvmx_npei_int_info_s</a>           <a class="code" href="unioncvmx__npei__int__info.html#af6bea8892a98f16fd570c94a1a1773d9">cn56xxp1</a>;
<a name="l04531"></a>04531 };
<a name="l04532"></a><a class="code" href="cvmx-npei-defs_8h.html#acf5a69c6cddb7e138200e3a87db88083">04532</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__info.html" title="cvmx_npei_int_info">cvmx_npei_int_info</a> <a class="code" href="unioncvmx__npei__int__info.html" title="cvmx_npei_int_info">cvmx_npei_int_info_t</a>;
<a name="l04533"></a>04533 <span class="comment"></span>
<a name="l04534"></a>04534 <span class="comment">/**</span>
<a name="l04535"></a>04535 <span class="comment"> * cvmx_npei_int_sum</span>
<a name="l04536"></a>04536 <span class="comment"> *</span>
<a name="l04537"></a>04537 <span class="comment"> * NPEI_INTERRUPT_SUM = NPI Interrupt Summary Register</span>
<a name="l04538"></a>04538 <span class="comment"> *</span>
<a name="l04539"></a>04539 <span class="comment"> * Set when an interrupt condition occurs, write &apos;1&apos; to clear.</span>
<a name="l04540"></a>04540 <span class="comment"> *</span>
<a name="l04541"></a>04541 <span class="comment"> * HACK: These used to exist, how are TO handled?</span>
<a name="l04542"></a>04542 <span class="comment"> *  &lt;3&gt;     PO0_2SML R/W1C    0x0         0         The packet being sent out on Port0 is smaller          $R     NS</span>
<a name="l04543"></a>04543 <span class="comment"> *                                                            than the NPI_BUFF_SIZE_OUTPUT0[ISIZE] field.</span>
<a name="l04544"></a>04544 <span class="comment"> * &lt;7&gt;     I0_RTOUT R/W1C    0x0         0         Port-0 had a read timeout while attempting to          $R     NS</span>
<a name="l04545"></a>04545 <span class="comment"> *                                                 read instructions.</span>
<a name="l04546"></a>04546 <span class="comment"> * &lt;15&gt;    P0_RTOUT R/W1C    0x0         0         Port-0 had a read timeout while attempting to          $R     NS</span>
<a name="l04547"></a>04547 <span class="comment"> *                                                 read packet data.</span>
<a name="l04548"></a>04548 <span class="comment"> * &lt;23&gt;    G0_RTOUT R/W1C    0x0         0         Port-0 had a read timeout while attempting to          $R     NS</span>
<a name="l04549"></a>04549 <span class="comment"> *                                                 read a gather list.</span>
<a name="l04550"></a>04550 <span class="comment"> * &lt;31&gt;    P0_PTOUT R/W1C    0x0         0         Port-0 output had a read timeout on a DATA/INFO         $R     NS</span>
<a name="l04551"></a>04551 <span class="comment"> *                                                 pair.</span>
<a name="l04552"></a>04552 <span class="comment"> */</span>
<a name="l04553"></a><a class="code" href="unioncvmx__npei__int__sum.html">04553</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__sum.html" title="cvmx_npei_int_sum">cvmx_npei_int_sum</a> {
<a name="l04554"></a><a class="code" href="unioncvmx__npei__int__sum.html#a33c382e7bae2b330492f56653fa91800">04554</a>     uint64_t <a class="code" href="unioncvmx__npei__int__sum.html#a33c382e7bae2b330492f56653fa91800">u64</a>;
<a name="l04555"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html">04555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html">cvmx_npei_int_sum_s</a> {
<a name="l04556"></a>04556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04557"></a>04557 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ac5f854a003e0fbaa765b44ee14888d75">mio_inta</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO. */</span>
<a name="l04558"></a>04558     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aa8b6392ccb9aa02bb39cea82d6330d4b">reserved_62_62</a>               : 1;
<a name="l04559"></a>04559     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a2e11956c4cff4263bb829eca03a0da73">int_a</a>                        : 1;  <span class="comment">/**&lt; Set when a bit in the NPEI_INT_A_SUM register and</span>
<a name="l04560"></a>04560 <span class="comment">                                                         the cooresponding bit in the NPEI_INT_A_ENB</span>
<a name="l04561"></a>04561 <span class="comment">                                                         register is set. */</span>
<a name="l04562"></a>04562     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a34e6737fa486698889834a1285661f33">c1_ldwn</a>                      : 1;  <span class="comment">/**&lt; Reset request due to link1 down status. */</span>
<a name="l04563"></a>04563     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ada33a4bfa341d651746f02d799f8bdc8">c0_ldwn</a>                      : 1;  <span class="comment">/**&lt; Reset request due to link0 down status. */</span>
<a name="l04564"></a>04564     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a42adc59b9904cb51a6eef01f9f20b92d">c1_exc</a>                       : 1;  <span class="comment">/**&lt; Set when the PESC1_DBG_INFO register has a bit</span>
<a name="l04565"></a>04565 <span class="comment">                                                         set and its cooresponding PESC1_DBG_INFO_EN bit</span>
<a name="l04566"></a>04566 <span class="comment">                                                         is set. */</span>
<a name="l04567"></a>04567     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a2a85428098a0a2faa357ba5f852ce537">c0_exc</a>                       : 1;  <span class="comment">/**&lt; Set when the PESC0_DBG_INFO register has a bit</span>
<a name="l04568"></a>04568 <span class="comment">                                                         set and its cooresponding PESC0_DBG_INFO_EN bit</span>
<a name="l04569"></a>04569 <span class="comment">                                                         is set. */</span>
<a name="l04570"></a>04570     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ad342377ab5cf5f1f8ac9047967eaa00a">c1_up_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for filtered window</span>
<a name="l04571"></a>04571 <span class="comment">                                                         register. Core1. */</span>
<a name="l04572"></a>04572     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0b8c0fd50a4399edab1b733914507d39">c0_up_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for filtered window</span>
<a name="l04573"></a>04573 <span class="comment">                                                         register. Core0. */</span>
<a name="l04574"></a>04574     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aed3e215a1f9575ae2b2d05c4eb7b7516">c1_un_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for filtered window</span>
<a name="l04575"></a>04575 <span class="comment">                                                         register. Core1. */</span>
<a name="l04576"></a>04576     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aff8f193554c2c4390e523a05d4d49a50">c0_un_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for filtered window</span>
<a name="l04577"></a>04577 <span class="comment">                                                         register. Core0. */</span>
<a name="l04578"></a>04578     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#af089484f48ecce0b52349677eb9c6473">c1_un_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for unknown Bar.</span>
<a name="l04579"></a>04579 <span class="comment">                                                         Core 1. */</span>
<a name="l04580"></a>04580     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a357a1b5780c70abe10cec5e364caf8b3">c1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register.</span>
<a name="l04581"></a>04581 <span class="comment">                                                         Core 1. */</span>
<a name="l04582"></a>04582     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a6254142849c47803bb5f0e8df15e2648">c1_un_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar2.</span>
<a name="l04583"></a>04583 <span class="comment">                                                         Core 1. */</span>
<a name="l04584"></a>04584     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ad50d1b051cfff9c20732d659f716da0e">c1_un_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar1.</span>
<a name="l04585"></a>04585 <span class="comment">                                                         Core 1. */</span>
<a name="l04586"></a>04586     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#afb1f84e5e07118050193aaf04f80698a">c1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0.</span>
<a name="l04587"></a>04587 <span class="comment">                                                         Core 1. */</span>
<a name="l04588"></a>04588     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a27bf69c8fecb5e25606b273922b58d8d">c1_up_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for unknown Bar.</span>
<a name="l04589"></a>04589 <span class="comment">                                                         Core 1. */</span>
<a name="l04590"></a>04590     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a386fd56e01bad07c365fe07c1010a179">c1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register.</span>
<a name="l04591"></a>04591 <span class="comment">                                                         Core 1. */</span>
<a name="l04592"></a>04592     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ac33a0b7784f0f208179eb185a5fd0741">c1_up_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar2.</span>
<a name="l04593"></a>04593 <span class="comment">                                                         Core 1. */</span>
<a name="l04594"></a>04594     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0d96e95cfff15f3aee30bd8e6731359a">c1_up_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar1.</span>
<a name="l04595"></a>04595 <span class="comment">                                                         Core 1. */</span>
<a name="l04596"></a>04596     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a32cdc458dae7e099572f114aaefe09a7">c1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0.</span>
<a name="l04597"></a>04597 <span class="comment">                                                         Core 1. */</span>
<a name="l04598"></a>04598     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#adab3f4e44e2870e4cce12486bfc526a7">c0_un_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for unknown Bar.</span>
<a name="l04599"></a>04599 <span class="comment">                                                         Core 0. */</span>
<a name="l04600"></a>04600     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a8929a6c26e405e6bad2fb2506d8973b8">c0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register.</span>
<a name="l04601"></a>04601 <span class="comment">                                                         Core 0. */</span>
<a name="l04602"></a>04602     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a4b65c6f81182965a7fcc1337d61f7a5b">c0_un_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar2.</span>
<a name="l04603"></a>04603 <span class="comment">                                                         Core 0. */</span>
<a name="l04604"></a>04604     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a23d3c1841c9d829802789b1a4edfb3c8">c0_un_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar1.</span>
<a name="l04605"></a>04605 <span class="comment">                                                         Core 0. */</span>
<a name="l04606"></a>04606     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a76ec28ec1cbe5697231b42cea1388df1">c0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0.</span>
<a name="l04607"></a>04607 <span class="comment">                                                         Core 0. */</span>
<a name="l04608"></a>04608     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a9f38ffce5c4b261cd2d649504fc5cb55">c0_up_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for unknown Bar.</span>
<a name="l04609"></a>04609 <span class="comment">                                                         Core 0. */</span>
<a name="l04610"></a>04610     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a060c06c23b762b1b951246f33c22ec92">c0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register.</span>
<a name="l04611"></a>04611 <span class="comment">                                                         Core 0. */</span>
<a name="l04612"></a>04612     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#af7d99fa41520cd4025d5e1953d9310ce">c0_up_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar2.</span>
<a name="l04613"></a>04613 <span class="comment">                                                         Core 0. */</span>
<a name="l04614"></a>04614     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a42732b75152e91d0916c09b8a0e0de05">c0_up_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar1.</span>
<a name="l04615"></a>04615 <span class="comment">                                                         Core 0. */</span>
<a name="l04616"></a>04616     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ad7d1024bc670be51a32a1534757be1cf">c0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0.</span>
<a name="l04617"></a>04617 <span class="comment">                                                         Core 0. */</span>
<a name="l04618"></a>04618     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a73ae340cecdd82197215a72bdb348434">c1_hpint</a>                     : 1;  <span class="comment">/**&lt; Hot-Plug Interrupt.</span>
<a name="l04619"></a>04619 <span class="comment">                                                         Pcie Core 1 (hp_int).</span>
<a name="l04620"></a>04620 <span class="comment">                                                         This interrupt will only be generated when</span>
<a name="l04621"></a>04621 <span class="comment">                                                         PCIERC1_CFG034[DLLS_C] is generated. Hot plug is</span>
<a name="l04622"></a>04622 <span class="comment">                                                         not supported. */</span>
<a name="l04623"></a>04623     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#abfdcadd45b2432872857a3a00c80e2ed">c1_pmei</a>                      : 1;  <span class="comment">/**&lt; PME Interrupt.</span>
<a name="l04624"></a>04624 <span class="comment">                                                         Pcie Core 1. (cfg_pme_int) */</span>
<a name="l04625"></a>04625     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a9df674934f81660d14c9cabd1746fec4">c1_wake</a>                      : 1;  <span class="comment">/**&lt; Wake up from Power Management Unit.</span>
<a name="l04626"></a>04626 <span class="comment">                                                         Pcie Core 1. (wake_n)</span>
<a name="l04627"></a>04627 <span class="comment">                                                         Octeon will never generate this interrupt. */</span>
<a name="l04628"></a>04628     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a940da7296226f6ba0428e4fa6df8c26d">crs1_dr</a>                      : 1;  <span class="comment">/**&lt; Had a CRS when Retries were disabled. */</span>
<a name="l04629"></a>04629     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a78e4e87d7802d80a8ba74dcc66b4883b">c1_se</a>                        : 1;  <span class="comment">/**&lt; System Error, RC Mode Only.</span>
<a name="l04630"></a>04630 <span class="comment">                                                         Pcie Core 1. (cfg_sys_err_rc) */</span>
<a name="l04631"></a>04631     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a4c361fb53d36c11b33d1a1bf25268394">crs1_er</a>                      : 1;  <span class="comment">/**&lt; Had a CRS Timeout when Retries were enabled. */</span>
<a name="l04632"></a>04632     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a675d1b7ec8a9d3b0cbd4e33402390020">c1_aeri</a>                      : 1;  <span class="comment">/**&lt; Advanced Error Reporting Interrupt, RC Mode Only.</span>
<a name="l04633"></a>04633 <span class="comment">                                                         Pcie Core 1. */</span>
<a name="l04634"></a>04634     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a5fa3fa604f3817bcd07f3d092814a0af">c0_hpint</a>                     : 1;  <span class="comment">/**&lt; Hot-Plug Interrupt.</span>
<a name="l04635"></a>04635 <span class="comment">                                                         Pcie Core 0 (hp_int).</span>
<a name="l04636"></a>04636 <span class="comment">                                                         This interrupt will only be generated when</span>
<a name="l04637"></a>04637 <span class="comment">                                                         PCIERC0_CFG034[DLLS_C] is generated. Hot plug is</span>
<a name="l04638"></a>04638 <span class="comment">                                                         not supported. */</span>
<a name="l04639"></a>04639     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#abb86203facb5b0be5e0e8885f9520ee3">c0_pmei</a>                      : 1;  <span class="comment">/**&lt; PME Interrupt.</span>
<a name="l04640"></a>04640 <span class="comment">                                                         Pcie Core 0. (cfg_pme_int) */</span>
<a name="l04641"></a>04641     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aabc151f75a644678e9dc6b1714768995">c0_wake</a>                      : 1;  <span class="comment">/**&lt; Wake up from Power Management Unit.</span>
<a name="l04642"></a>04642 <span class="comment">                                                         Pcie Core 0. (wake_n)</span>
<a name="l04643"></a>04643 <span class="comment">                                                         Octeon will never generate this interrupt. */</span>
<a name="l04644"></a>04644     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a74e178f3e03de5d604fbe8cf71b7a279">crs0_dr</a>                      : 1;  <span class="comment">/**&lt; Had a CRS when Retries were disabled. */</span>
<a name="l04645"></a>04645     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a492b875bef04cf73eeb539291b04fc0c">c0_se</a>                        : 1;  <span class="comment">/**&lt; System Error, RC Mode Only.</span>
<a name="l04646"></a>04646 <span class="comment">                                                         Pcie Core 0. (cfg_sys_err_rc) */</span>
<a name="l04647"></a>04647     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a8381592ee7463452e39754f99292eb54">crs0_er</a>                      : 1;  <span class="comment">/**&lt; Had a CRS Timeout when Retries were enabled. */</span>
<a name="l04648"></a>04648     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0ff2dd53f56f948f1148b43a6f69b6ef">c0_aeri</a>                      : 1;  <span class="comment">/**&lt; Advanced Error Reporting Interrupt, RC Mode Only.</span>
<a name="l04649"></a>04649 <span class="comment">                                                         Pcie Core 0 (cfg_aer_rc_err_int). */</span>
<a name="l04650"></a>04650     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a7bba150af9eff22f549b0a97afa1d769">ptime</a>                        : 1;  <span class="comment">/**&lt; Packet Timer has an interrupt. Which rings can</span>
<a name="l04651"></a>04651 <span class="comment">                                                         be found in NPEI_PKT_TIME_INT. */</span>
<a name="l04652"></a>04652     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a47b88a3f91e05a1794c4529c49f5a306">pcnt</a>                         : 1;  <span class="comment">/**&lt; Packet Counter has an interrupt. Which rings can</span>
<a name="l04653"></a>04653 <span class="comment">                                                         be found in NPEI_PKT_CNT_INT. */</span>
<a name="l04654"></a>04654     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0c5ddc048c41b23df4160a481414159e">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell count overflowed. Which</span>
<a name="l04655"></a>04655 <span class="comment">                                                         doorbell can be found in NPEI_INT_INFO[PIDBOF] */</span>
<a name="l04656"></a>04656     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a184fdb5ecaa2a7256554d4295bb6d216">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell count overflowed. Which</span>
<a name="l04657"></a>04657 <span class="comment">                                                         doorbell can be found in NPEI_INT_INFO[PSLDBOF] */</span>
<a name="l04658"></a>04658     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a751775d42ca1f062b6ae1b5ced2c594d">dtime1</a>                       : 1;  <span class="comment">/**&lt; Whenever NPEI_DMA_CNTS[DMA1] is not 0, the</span>
<a name="l04659"></a>04659 <span class="comment">                                                         DMA_CNT1 timer increments every core clock. When</span>
<a name="l04660"></a>04660 <span class="comment">                                                         DMA_CNT1 timer exceeds NPEI_DMA1_INT_LEVEL[TIME],</span>
<a name="l04661"></a>04661 <span class="comment">                                                         this bit is set. Writing a &apos;1&apos; to this bit also</span>
<a name="l04662"></a>04662 <span class="comment">                                                         clears the DMA_CNT1 timer. */</span>
<a name="l04663"></a>04663     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#afc7dc463145bcf74acdec0e7e241abc1">dtime0</a>                       : 1;  <span class="comment">/**&lt; Whenever NPEI_DMA_CNTS[DMA0] is not 0, the</span>
<a name="l04664"></a>04664 <span class="comment">                                                         DMA_CNT0 timer increments every core clock. When</span>
<a name="l04665"></a>04665 <span class="comment">                                                         DMA_CNT0 timer exceeds NPEI_DMA0_INT_LEVEL[TIME],</span>
<a name="l04666"></a>04666 <span class="comment">                                                         this bit is set. Writing a &apos;1&apos; to this bit also</span>
<a name="l04667"></a>04667 <span class="comment">                                                         clears the DMA_CNT0 timer. */</span>
<a name="l04668"></a>04668     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a8ba446c1ff09df32230b3f54008f7ade">dcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that NPEI_DMA_CNTS[DMA1] was/is</span>
<a name="l04669"></a>04669 <span class="comment">                                                         greater than NPEI_DMA1_INT_LEVEL[CNT]. */</span>
<a name="l04670"></a>04670     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0f4a7916a839c218572b2aaf1ebe9bcf">dcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that NPEI_DMA_CNTS[DMA0] was/is</span>
<a name="l04671"></a>04671 <span class="comment">                                                         greater than NPEI_DMA0_INT_LEVEL[CNT]. */</span>
<a name="l04672"></a>04672     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a04cc53132d95062c55d3f6dfd1fed1dc">dma1fi</a>                       : 1;  <span class="comment">/**&lt; DMA0 set Forced Interrupt. */</span>
<a name="l04673"></a>04673     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ae0a4d722a77c02bbbae05eb687ea2e50">dma0fi</a>                       : 1;  <span class="comment">/**&lt; DMA0 set Forced Interrupt. */</span>
<a name="l04674"></a>04674     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ac1b7056ecea0404e971c7f8d9d2f1b78">dma4dbo</a>                      : 1;  <span class="comment">/**&lt; DMA4 doorbell overflow.</span>
<a name="l04675"></a>04675 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l04676"></a>04676     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aa6dba19bb4110a14d80c53e50794e898">dma3dbo</a>                      : 1;  <span class="comment">/**&lt; DMA3 doorbell overflow.</span>
<a name="l04677"></a>04677 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l04678"></a>04678     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aa6741481ce5f14e2929c85f548298ecc">dma2dbo</a>                      : 1;  <span class="comment">/**&lt; DMA2 doorbell overflow.</span>
<a name="l04679"></a>04679 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l04680"></a>04680     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a117799eabdb6ca374dc9dac0e8858314">dma1dbo</a>                      : 1;  <span class="comment">/**&lt; DMA1 doorbell overflow.</span>
<a name="l04681"></a>04681 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l04682"></a>04682     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a1672d4a37fac62567094daa79c336440">dma0dbo</a>                      : 1;  <span class="comment">/**&lt; DMA0 doorbell overflow.</span>
<a name="l04683"></a>04683 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l04684"></a>04684     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ab51e2b7c9a882dc19d194c492b50697e">iob2big</a>                      : 1;  <span class="comment">/**&lt; A requested IOBDMA is to large. */</span>
<a name="l04685"></a>04685     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aca9923d8e0778263ce510b1891c44898">bar0_to</a>                      : 1;  <span class="comment">/**&lt; BAR0 R/W to a NCB device did not receive</span>
<a name="l04686"></a>04686 <span class="comment">                                                         read-data/commit in 0xffff core clocks. */</span>
<a name="l04687"></a>04687     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a950119a463c8f0ab9979619a77761558">rml_wto</a>                      : 1;  <span class="comment">/**&lt; RML write did not get commit in 0xffff core clocks. */</span>
<a name="l04688"></a>04688     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a64454381239de4a5d15287756138c23b">rml_rto</a>                      : 1;  <span class="comment">/**&lt; RML read did not return data in 0xffff core clocks. */</span>
<a name="l04689"></a>04689 <span class="preprocessor">#else</span>
<a name="l04690"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a64454381239de4a5d15287756138c23b">04690</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a64454381239de4a5d15287756138c23b">rml_rto</a>                      : 1;
<a name="l04691"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a950119a463c8f0ab9979619a77761558">04691</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a950119a463c8f0ab9979619a77761558">rml_wto</a>                      : 1;
<a name="l04692"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aca9923d8e0778263ce510b1891c44898">04692</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aca9923d8e0778263ce510b1891c44898">bar0_to</a>                      : 1;
<a name="l04693"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ab51e2b7c9a882dc19d194c492b50697e">04693</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ab51e2b7c9a882dc19d194c492b50697e">iob2big</a>                      : 1;
<a name="l04694"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a1672d4a37fac62567094daa79c336440">04694</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a1672d4a37fac62567094daa79c336440">dma0dbo</a>                      : 1;
<a name="l04695"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a117799eabdb6ca374dc9dac0e8858314">04695</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a117799eabdb6ca374dc9dac0e8858314">dma1dbo</a>                      : 1;
<a name="l04696"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aa6741481ce5f14e2929c85f548298ecc">04696</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aa6741481ce5f14e2929c85f548298ecc">dma2dbo</a>                      : 1;
<a name="l04697"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aa6dba19bb4110a14d80c53e50794e898">04697</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aa6dba19bb4110a14d80c53e50794e898">dma3dbo</a>                      : 1;
<a name="l04698"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ac1b7056ecea0404e971c7f8d9d2f1b78">04698</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ac1b7056ecea0404e971c7f8d9d2f1b78">dma4dbo</a>                      : 1;
<a name="l04699"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ae0a4d722a77c02bbbae05eb687ea2e50">04699</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ae0a4d722a77c02bbbae05eb687ea2e50">dma0fi</a>                       : 1;
<a name="l04700"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a04cc53132d95062c55d3f6dfd1fed1dc">04700</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a04cc53132d95062c55d3f6dfd1fed1dc">dma1fi</a>                       : 1;
<a name="l04701"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0f4a7916a839c218572b2aaf1ebe9bcf">04701</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0f4a7916a839c218572b2aaf1ebe9bcf">dcnt0</a>                        : 1;
<a name="l04702"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a8ba446c1ff09df32230b3f54008f7ade">04702</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a8ba446c1ff09df32230b3f54008f7ade">dcnt1</a>                        : 1;
<a name="l04703"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#afc7dc463145bcf74acdec0e7e241abc1">04703</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#afc7dc463145bcf74acdec0e7e241abc1">dtime0</a>                       : 1;
<a name="l04704"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a751775d42ca1f062b6ae1b5ced2c594d">04704</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a751775d42ca1f062b6ae1b5ced2c594d">dtime1</a>                       : 1;
<a name="l04705"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a184fdb5ecaa2a7256554d4295bb6d216">04705</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a184fdb5ecaa2a7256554d4295bb6d216">psldbof</a>                      : 1;
<a name="l04706"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0c5ddc048c41b23df4160a481414159e">04706</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0c5ddc048c41b23df4160a481414159e">pidbof</a>                       : 1;
<a name="l04707"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a47b88a3f91e05a1794c4529c49f5a306">04707</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a47b88a3f91e05a1794c4529c49f5a306">pcnt</a>                         : 1;
<a name="l04708"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a7bba150af9eff22f549b0a97afa1d769">04708</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a7bba150af9eff22f549b0a97afa1d769">ptime</a>                        : 1;
<a name="l04709"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0ff2dd53f56f948f1148b43a6f69b6ef">04709</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0ff2dd53f56f948f1148b43a6f69b6ef">c0_aeri</a>                      : 1;
<a name="l04710"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a8381592ee7463452e39754f99292eb54">04710</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a8381592ee7463452e39754f99292eb54">crs0_er</a>                      : 1;
<a name="l04711"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a492b875bef04cf73eeb539291b04fc0c">04711</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a492b875bef04cf73eeb539291b04fc0c">c0_se</a>                        : 1;
<a name="l04712"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a74e178f3e03de5d604fbe8cf71b7a279">04712</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a74e178f3e03de5d604fbe8cf71b7a279">crs0_dr</a>                      : 1;
<a name="l04713"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aabc151f75a644678e9dc6b1714768995">04713</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aabc151f75a644678e9dc6b1714768995">c0_wake</a>                      : 1;
<a name="l04714"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#abb86203facb5b0be5e0e8885f9520ee3">04714</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#abb86203facb5b0be5e0e8885f9520ee3">c0_pmei</a>                      : 1;
<a name="l04715"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a5fa3fa604f3817bcd07f3d092814a0af">04715</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a5fa3fa604f3817bcd07f3d092814a0af">c0_hpint</a>                     : 1;
<a name="l04716"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a675d1b7ec8a9d3b0cbd4e33402390020">04716</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a675d1b7ec8a9d3b0cbd4e33402390020">c1_aeri</a>                      : 1;
<a name="l04717"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a4c361fb53d36c11b33d1a1bf25268394">04717</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a4c361fb53d36c11b33d1a1bf25268394">crs1_er</a>                      : 1;
<a name="l04718"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a78e4e87d7802d80a8ba74dcc66b4883b">04718</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a78e4e87d7802d80a8ba74dcc66b4883b">c1_se</a>                        : 1;
<a name="l04719"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a940da7296226f6ba0428e4fa6df8c26d">04719</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a940da7296226f6ba0428e4fa6df8c26d">crs1_dr</a>                      : 1;
<a name="l04720"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a9df674934f81660d14c9cabd1746fec4">04720</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a9df674934f81660d14c9cabd1746fec4">c1_wake</a>                      : 1;
<a name="l04721"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#abfdcadd45b2432872857a3a00c80e2ed">04721</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#abfdcadd45b2432872857a3a00c80e2ed">c1_pmei</a>                      : 1;
<a name="l04722"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a73ae340cecdd82197215a72bdb348434">04722</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a73ae340cecdd82197215a72bdb348434">c1_hpint</a>                     : 1;
<a name="l04723"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ad7d1024bc670be51a32a1534757be1cf">04723</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ad7d1024bc670be51a32a1534757be1cf">c0_up_b0</a>                     : 1;
<a name="l04724"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a42732b75152e91d0916c09b8a0e0de05">04724</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a42732b75152e91d0916c09b8a0e0de05">c0_up_b1</a>                     : 1;
<a name="l04725"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#af7d99fa41520cd4025d5e1953d9310ce">04725</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#af7d99fa41520cd4025d5e1953d9310ce">c0_up_b2</a>                     : 1;
<a name="l04726"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a060c06c23b762b1b951246f33c22ec92">04726</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a060c06c23b762b1b951246f33c22ec92">c0_up_wi</a>                     : 1;
<a name="l04727"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a9f38ffce5c4b261cd2d649504fc5cb55">04727</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a9f38ffce5c4b261cd2d649504fc5cb55">c0_up_bx</a>                     : 1;
<a name="l04728"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a76ec28ec1cbe5697231b42cea1388df1">04728</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a76ec28ec1cbe5697231b42cea1388df1">c0_un_b0</a>                     : 1;
<a name="l04729"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a23d3c1841c9d829802789b1a4edfb3c8">04729</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a23d3c1841c9d829802789b1a4edfb3c8">c0_un_b1</a>                     : 1;
<a name="l04730"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a4b65c6f81182965a7fcc1337d61f7a5b">04730</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a4b65c6f81182965a7fcc1337d61f7a5b">c0_un_b2</a>                     : 1;
<a name="l04731"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a8929a6c26e405e6bad2fb2506d8973b8">04731</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a8929a6c26e405e6bad2fb2506d8973b8">c0_un_wi</a>                     : 1;
<a name="l04732"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#adab3f4e44e2870e4cce12486bfc526a7">04732</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#adab3f4e44e2870e4cce12486bfc526a7">c0_un_bx</a>                     : 1;
<a name="l04733"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a32cdc458dae7e099572f114aaefe09a7">04733</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a32cdc458dae7e099572f114aaefe09a7">c1_up_b0</a>                     : 1;
<a name="l04734"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0d96e95cfff15f3aee30bd8e6731359a">04734</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0d96e95cfff15f3aee30bd8e6731359a">c1_up_b1</a>                     : 1;
<a name="l04735"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ac33a0b7784f0f208179eb185a5fd0741">04735</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ac33a0b7784f0f208179eb185a5fd0741">c1_up_b2</a>                     : 1;
<a name="l04736"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a386fd56e01bad07c365fe07c1010a179">04736</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a386fd56e01bad07c365fe07c1010a179">c1_up_wi</a>                     : 1;
<a name="l04737"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a27bf69c8fecb5e25606b273922b58d8d">04737</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a27bf69c8fecb5e25606b273922b58d8d">c1_up_bx</a>                     : 1;
<a name="l04738"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#afb1f84e5e07118050193aaf04f80698a">04738</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#afb1f84e5e07118050193aaf04f80698a">c1_un_b0</a>                     : 1;
<a name="l04739"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ad50d1b051cfff9c20732d659f716da0e">04739</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ad50d1b051cfff9c20732d659f716da0e">c1_un_b1</a>                     : 1;
<a name="l04740"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a6254142849c47803bb5f0e8df15e2648">04740</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a6254142849c47803bb5f0e8df15e2648">c1_un_b2</a>                     : 1;
<a name="l04741"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a357a1b5780c70abe10cec5e364caf8b3">04741</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a357a1b5780c70abe10cec5e364caf8b3">c1_un_wi</a>                     : 1;
<a name="l04742"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#af089484f48ecce0b52349677eb9c6473">04742</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#af089484f48ecce0b52349677eb9c6473">c1_un_bx</a>                     : 1;
<a name="l04743"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aff8f193554c2c4390e523a05d4d49a50">04743</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aff8f193554c2c4390e523a05d4d49a50">c0_un_wf</a>                     : 1;
<a name="l04744"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aed3e215a1f9575ae2b2d05c4eb7b7516">04744</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aed3e215a1f9575ae2b2d05c4eb7b7516">c1_un_wf</a>                     : 1;
<a name="l04745"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0b8c0fd50a4399edab1b733914507d39">04745</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a0b8c0fd50a4399edab1b733914507d39">c0_up_wf</a>                     : 1;
<a name="l04746"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ad342377ab5cf5f1f8ac9047967eaa00a">04746</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ad342377ab5cf5f1f8ac9047967eaa00a">c1_up_wf</a>                     : 1;
<a name="l04747"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a2a85428098a0a2faa357ba5f852ce537">04747</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a2a85428098a0a2faa357ba5f852ce537">c0_exc</a>                       : 1;
<a name="l04748"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a42adc59b9904cb51a6eef01f9f20b92d">04748</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a42adc59b9904cb51a6eef01f9f20b92d">c1_exc</a>                       : 1;
<a name="l04749"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ada33a4bfa341d651746f02d799f8bdc8">04749</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ada33a4bfa341d651746f02d799f8bdc8">c0_ldwn</a>                      : 1;
<a name="l04750"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a34e6737fa486698889834a1285661f33">04750</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a34e6737fa486698889834a1285661f33">c1_ldwn</a>                      : 1;
<a name="l04751"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a2e11956c4cff4263bb829eca03a0da73">04751</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#a2e11956c4cff4263bb829eca03a0da73">int_a</a>                        : 1;
<a name="l04752"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aa8b6392ccb9aa02bb39cea82d6330d4b">04752</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#aa8b6392ccb9aa02bb39cea82d6330d4b">reserved_62_62</a>               : 1;
<a name="l04753"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ac5f854a003e0fbaa765b44ee14888d75">04753</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html#ac5f854a003e0fbaa765b44ee14888d75">mio_inta</a>                     : 1;
<a name="l04754"></a>04754 <span class="preprocessor">#endif</span>
<a name="l04755"></a>04755 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__sum.html#ad0afcd06f3a618cb147995b36a75ee4d">s</a>;
<a name="l04756"></a><a class="code" href="unioncvmx__npei__int__sum.html#a7d8bb8972239e60ed5828f3a55dcdf29">04756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html">cvmx_npei_int_sum_s</a>            <a class="code" href="unioncvmx__npei__int__sum.html#a7d8bb8972239e60ed5828f3a55dcdf29">cn52xx</a>;
<a name="l04757"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html">04757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html">cvmx_npei_int_sum_cn52xxp1</a> {
<a name="l04758"></a>04758 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04759"></a>04759 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a78d26f19aa781bbb50a291f67d59bbe7">mio_inta</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO. */</span>
<a name="l04760"></a>04760     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a9988be5c6221221f0a35dd8079f9cee0">reserved_62_62</a>               : 1;
<a name="l04761"></a>04761     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a4b06eb4105d939c36a4b8c50521af51a">int_a</a>                        : 1;  <span class="comment">/**&lt; Set when a bit in the NPEI_INT_A_SUM register and</span>
<a name="l04762"></a>04762 <span class="comment">                                                         the cooresponding bit in the NPEI_INT_A_ENB</span>
<a name="l04763"></a>04763 <span class="comment">                                                         register is set. */</span>
<a name="l04764"></a>04764     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a7d98db1c9901656d964f13a6ca81a6b0">c1_ldwn</a>                      : 1;  <span class="comment">/**&lt; Reset request due to link1 down status. */</span>
<a name="l04765"></a>04765     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a446f6cda9f4230502871b9488ba433d8">c0_ldwn</a>                      : 1;  <span class="comment">/**&lt; Reset request due to link0 down status. */</span>
<a name="l04766"></a>04766     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#afc785c1b1f45a76c82cb400dce49e360">c1_exc</a>                       : 1;  <span class="comment">/**&lt; Set when the PESC1_DBG_INFO register has a bit</span>
<a name="l04767"></a>04767 <span class="comment">                                                         set and its cooresponding PESC1_DBG_INFO_EN bit</span>
<a name="l04768"></a>04768 <span class="comment">                                                         is set. */</span>
<a name="l04769"></a>04769     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ace58afbb51fcd98afee2ef14486738eb">c0_exc</a>                       : 1;  <span class="comment">/**&lt; Set when the PESC0_DBG_INFO register has a bit</span>
<a name="l04770"></a>04770 <span class="comment">                                                         set and its cooresponding PESC0_DBG_INFO_EN bit</span>
<a name="l04771"></a>04771 <span class="comment">                                                         is set. */</span>
<a name="l04772"></a>04772     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a9a95b88c70ae396c5aa2f009c6021a21">c1_up_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for filtered window</span>
<a name="l04773"></a>04773 <span class="comment">                                                         register. Core1. */</span>
<a name="l04774"></a>04774     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a8abf2068b9e6f01a73a9e8dbaaf9b8e4">c0_up_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for filtered window</span>
<a name="l04775"></a>04775 <span class="comment">                                                         register. Core0. */</span>
<a name="l04776"></a>04776     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a93088a85e65a5d3ab830f9858934541f">c1_un_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for filtered window</span>
<a name="l04777"></a>04777 <span class="comment">                                                         register. Core1. */</span>
<a name="l04778"></a>04778     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ad13cab750fc87dfff205da75da099f4b">c0_un_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for filtered window</span>
<a name="l04779"></a>04779 <span class="comment">                                                         register. Core0. */</span>
<a name="l04780"></a>04780     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a576800670d1232ede0be12740d50323e">c1_un_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for unknown Bar.</span>
<a name="l04781"></a>04781 <span class="comment">                                                         Core 1. */</span>
<a name="l04782"></a>04782     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a461c3181ee6603f9f5270503c8dee7d3">c1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register.</span>
<a name="l04783"></a>04783 <span class="comment">                                                         Core 1. */</span>
<a name="l04784"></a>04784     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab07e755a018e6d3b879583cc19e06e2b">c1_un_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar2.</span>
<a name="l04785"></a>04785 <span class="comment">                                                         Core 1. */</span>
<a name="l04786"></a>04786     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a06023ca14386d68d9b53d0553991d71a">c1_un_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar1.</span>
<a name="l04787"></a>04787 <span class="comment">                                                         Core 1. */</span>
<a name="l04788"></a>04788     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ae5ca341b6590fbe7bc4527c9825e69f5">c1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0.</span>
<a name="l04789"></a>04789 <span class="comment">                                                         Core 1. */</span>
<a name="l04790"></a>04790     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a66922aae15366dea590d9c255a357bb4">c1_up_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for unknown Bar.</span>
<a name="l04791"></a>04791 <span class="comment">                                                         Core 1. */</span>
<a name="l04792"></a>04792     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#af0b71a904ae1edbdb8408d4755577f71">c1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register.</span>
<a name="l04793"></a>04793 <span class="comment">                                                         Core 1. */</span>
<a name="l04794"></a>04794     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a8ab3ade6744bb743a9261edbc418b706">c1_up_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar2.</span>
<a name="l04795"></a>04795 <span class="comment">                                                         Core 1. */</span>
<a name="l04796"></a>04796     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a849b32e8e63ac3c2f7fb70f278637041">c1_up_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar1.</span>
<a name="l04797"></a>04797 <span class="comment">                                                         Core 1. */</span>
<a name="l04798"></a>04798     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aee67542cf61309da6a57b50828a209fd">c1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0.</span>
<a name="l04799"></a>04799 <span class="comment">                                                         Core 1. */</span>
<a name="l04800"></a>04800     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aadb0265536e1f2139a435542eb778973">c0_un_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for unknown Bar.</span>
<a name="l04801"></a>04801 <span class="comment">                                                         Core 0. */</span>
<a name="l04802"></a>04802     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a31feb4d77216cf0576daab1191e56b37">c0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register.</span>
<a name="l04803"></a>04803 <span class="comment">                                                         Core 0. */</span>
<a name="l04804"></a>04804     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a45e9699535dd75017b2349f5ff5311ff">c0_un_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar2.</span>
<a name="l04805"></a>04805 <span class="comment">                                                         Core 0. */</span>
<a name="l04806"></a>04806     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adbd67c86d8bfe20555d9d7dd8164717d">c0_un_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar1.</span>
<a name="l04807"></a>04807 <span class="comment">                                                         Core 0. */</span>
<a name="l04808"></a>04808     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab6658fcf825b38c09a32b5e130950120">c0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0.</span>
<a name="l04809"></a>04809 <span class="comment">                                                         Core 0. */</span>
<a name="l04810"></a>04810     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aaf1118bed535236432902c4b58567267">c0_up_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for unknown Bar.</span>
<a name="l04811"></a>04811 <span class="comment">                                                         Core 0. */</span>
<a name="l04812"></a>04812     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a2bc94eb1c1356b45f56a8324cb39928a">c0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register.</span>
<a name="l04813"></a>04813 <span class="comment">                                                         Core 0. */</span>
<a name="l04814"></a>04814     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adab9e968075f44f526b23487baa17c2c">c0_up_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar2.</span>
<a name="l04815"></a>04815 <span class="comment">                                                         Core 0. */</span>
<a name="l04816"></a>04816     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a4bbce4f39d4695b6c98121d25587c9d4">c0_up_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar1.</span>
<a name="l04817"></a>04817 <span class="comment">                                                         Core 0. */</span>
<a name="l04818"></a>04818     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a1d14293b0488161892e70071aa8f50a1">c0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0.</span>
<a name="l04819"></a>04819 <span class="comment">                                                         Core 0. */</span>
<a name="l04820"></a>04820     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab550ad8733dd2dbb0df678dba3534434">c1_hpint</a>                     : 1;  <span class="comment">/**&lt; Hot-Plug Interrupt.</span>
<a name="l04821"></a>04821 <span class="comment">                                                         Pcie Core 1 (hp_int).</span>
<a name="l04822"></a>04822 <span class="comment">                                                         This interrupt will only be generated when</span>
<a name="l04823"></a>04823 <span class="comment">                                                         PCIERC1_CFG034[DLLS_C] is generated. Hot plug is</span>
<a name="l04824"></a>04824 <span class="comment">                                                         not supported. */</span>
<a name="l04825"></a>04825     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a9afa8bf5c452a4ea0ab8417555035741">c1_pmei</a>                      : 1;  <span class="comment">/**&lt; PME Interrupt.</span>
<a name="l04826"></a>04826 <span class="comment">                                                         Pcie Core 1. (cfg_pme_int) */</span>
<a name="l04827"></a>04827     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a4264c2b191461f7d340059a38fc4d4f3">c1_wake</a>                      : 1;  <span class="comment">/**&lt; Wake up from Power Management Unit.</span>
<a name="l04828"></a>04828 <span class="comment">                                                         Pcie Core 1. (wake_n)</span>
<a name="l04829"></a>04829 <span class="comment">                                                         Octeon will never generate this interrupt. */</span>
<a name="l04830"></a>04830     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a477ee7f3f6cd9245f59f8e1f0acd383a">crs1_dr</a>                      : 1;  <span class="comment">/**&lt; Had a CRS when Retries were disabled. */</span>
<a name="l04831"></a>04831     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a53cae7f2a03b759ceb6f90b1b3e7215f">c1_se</a>                        : 1;  <span class="comment">/**&lt; System Error, RC Mode Only.</span>
<a name="l04832"></a>04832 <span class="comment">                                                         Pcie Core 1. (cfg_sys_err_rc) */</span>
<a name="l04833"></a>04833     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aac9a23874612d7d3ee9785217eaf9aeb">crs1_er</a>                      : 1;  <span class="comment">/**&lt; Had a CRS Timeout when Retries were enabled. */</span>
<a name="l04834"></a>04834     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adb3f551ea163e7514f8cca1c8e2d1a6e">c1_aeri</a>                      : 1;  <span class="comment">/**&lt; Advanced Error Reporting Interrupt, RC Mode Only.</span>
<a name="l04835"></a>04835 <span class="comment">                                                         Pcie Core 1. */</span>
<a name="l04836"></a>04836     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a39a0868cc649152a37cf361dd83c4970">c0_hpint</a>                     : 1;  <span class="comment">/**&lt; Hot-Plug Interrupt.</span>
<a name="l04837"></a>04837 <span class="comment">                                                         Pcie Core 0 (hp_int).</span>
<a name="l04838"></a>04838 <span class="comment">                                                         This interrupt will only be generated when</span>
<a name="l04839"></a>04839 <span class="comment">                                                         PCIERC0_CFG034[DLLS_C] is generated. Hot plug is</span>
<a name="l04840"></a>04840 <span class="comment">                                                         not supported. */</span>
<a name="l04841"></a>04841     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a65e5a13b770c008d6c13bd5fbd566051">c0_pmei</a>                      : 1;  <span class="comment">/**&lt; PME Interrupt.</span>
<a name="l04842"></a>04842 <span class="comment">                                                         Pcie Core 0. (cfg_pme_int) */</span>
<a name="l04843"></a>04843     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a20f61b88a2376e1ea9930c5030115d7e">c0_wake</a>                      : 1;  <span class="comment">/**&lt; Wake up from Power Management Unit.</span>
<a name="l04844"></a>04844 <span class="comment">                                                         Pcie Core 0. (wake_n)</span>
<a name="l04845"></a>04845 <span class="comment">                                                         Octeon will never generate this interrupt. */</span>
<a name="l04846"></a>04846     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adf829f27ef1be513d13540bf561e3196">crs0_dr</a>                      : 1;  <span class="comment">/**&lt; Had a CRS when Retries were disabled. */</span>
<a name="l04847"></a>04847     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ac7df1e4287f4314bc6875d1b8799f3e4">c0_se</a>                        : 1;  <span class="comment">/**&lt; System Error, RC Mode Only.</span>
<a name="l04848"></a>04848 <span class="comment">                                                         Pcie Core 0. (cfg_sys_err_rc) */</span>
<a name="l04849"></a>04849     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a39b378d52d6d7b466297036d42c94608">crs0_er</a>                      : 1;  <span class="comment">/**&lt; Had a CRS Timeout when Retries were enabled. */</span>
<a name="l04850"></a>04850     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab172ff1c5771da4cac01063cd72a1913">c0_aeri</a>                      : 1;  <span class="comment">/**&lt; Advanced Error Reporting Interrupt, RC Mode Only.</span>
<a name="l04851"></a>04851 <span class="comment">                                                         Pcie Core 0 (cfg_aer_rc_err_int). */</span>
<a name="l04852"></a>04852     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a0fbb38c353c5fff24c15b68cae786871">reserved_15_18</a>               : 4;
<a name="l04853"></a>04853     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ac251eac4b4715066d6de51b908d6e59a">dtime1</a>                       : 1;  <span class="comment">/**&lt; Whenever NPEI_DMA_CNTS[DMA1] is not 0, the</span>
<a name="l04854"></a>04854 <span class="comment">                                                         DMA_CNT1 timer increments every core clock. When</span>
<a name="l04855"></a>04855 <span class="comment">                                                         DMA_CNT1 timer exceeds NPEI_DMA1_INT_LEVEL[TIME],</span>
<a name="l04856"></a>04856 <span class="comment">                                                         this bit is set. Writing a &apos;1&apos; to this bit also</span>
<a name="l04857"></a>04857 <span class="comment">                                                         clears the DMA_CNT1 timer. */</span>
<a name="l04858"></a>04858     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a15e47063a18e3a6ecb1f414267fa14e9">dtime0</a>                       : 1;  <span class="comment">/**&lt; Whenever NPEI_DMA_CNTS[DMA0] is not 0, the</span>
<a name="l04859"></a>04859 <span class="comment">                                                         DMA_CNT0 timer increments every core clock. When</span>
<a name="l04860"></a>04860 <span class="comment">                                                         DMA_CNT0 timer exceeds NPEI_DMA0_INT_LEVEL[TIME],</span>
<a name="l04861"></a>04861 <span class="comment">                                                         this bit is set. Writing a &apos;1&apos; to this bit also</span>
<a name="l04862"></a>04862 <span class="comment">                                                         clears the DMA_CNT0 timer. */</span>
<a name="l04863"></a>04863     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a26edc7acadeae24bdce045ffad074638">dcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that NPEI_DMA_CNTS[DMA1] was/is</span>
<a name="l04864"></a>04864 <span class="comment">                                                         greater than NPEI_DMA1_INT_LEVEL[CNT]. */</span>
<a name="l04865"></a>04865     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a60e84880493ee5a0a0f74de891bd88ee">dcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that NPEI_DMA_CNTS[DMA0] was/is</span>
<a name="l04866"></a>04866 <span class="comment">                                                         greater than NPEI_DMA0_INT_LEVEL[CNT]. */</span>
<a name="l04867"></a>04867     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a957b5c39430560c95049e5087232e28f">dma1fi</a>                       : 1;  <span class="comment">/**&lt; DMA0 set Forced Interrupt. */</span>
<a name="l04868"></a>04868     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a3acd05ddd48039bab9550bbd8adc9e62">dma0fi</a>                       : 1;  <span class="comment">/**&lt; DMA0 set Forced Interrupt. */</span>
<a name="l04869"></a>04869     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#af9f2569f57988ef8ba44350e4d5a7ff4">reserved_8_8</a>                 : 1;
<a name="l04870"></a>04870     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ad7ba95a221b3cee3188b0743abf19ca1">dma3dbo</a>                      : 1;  <span class="comment">/**&lt; DMA3 doorbell count overflow.</span>
<a name="l04871"></a>04871 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l04872"></a>04872     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a3a56c3de5c31dac9a158048965ce67d9">dma2dbo</a>                      : 1;  <span class="comment">/**&lt; DMA2 doorbell count overflow.</span>
<a name="l04873"></a>04873 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l04874"></a>04874     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a26885f495e716489825e8df326eb5a04">dma1dbo</a>                      : 1;  <span class="comment">/**&lt; DMA1 doorbell count overflow.</span>
<a name="l04875"></a>04875 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l04876"></a>04876     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a200c8845c4ab36b29dc606acc6582b99">dma0dbo</a>                      : 1;  <span class="comment">/**&lt; DMA0 doorbell count overflow.</span>
<a name="l04877"></a>04877 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l04878"></a>04878     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a1dc8fcc4a42ee082af7fa6e913a31156">iob2big</a>                      : 1;  <span class="comment">/**&lt; A requested IOBDMA is to large. */</span>
<a name="l04879"></a>04879     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a082360cc51be8c6bdbb13cf95be7c152">bar0_to</a>                      : 1;  <span class="comment">/**&lt; BAR0 R/W to a NCB device did not receive</span>
<a name="l04880"></a>04880 <span class="comment">                                                         read-data/commit in 0xffff core clocks. */</span>
<a name="l04881"></a>04881     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a5fa505787fd8d969e0ebf0fc94998d93">rml_wto</a>                      : 1;  <span class="comment">/**&lt; RML write did not get commit in 0xffff core clocks. */</span>
<a name="l04882"></a>04882     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#af9bf5253d7b61a9ccd86b74d7a98eb7a">rml_rto</a>                      : 1;  <span class="comment">/**&lt; RML read did not return data in 0xffff core clocks. */</span>
<a name="l04883"></a>04883 <span class="preprocessor">#else</span>
<a name="l04884"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#af9bf5253d7b61a9ccd86b74d7a98eb7a">04884</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#af9bf5253d7b61a9ccd86b74d7a98eb7a">rml_rto</a>                      : 1;
<a name="l04885"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a5fa505787fd8d969e0ebf0fc94998d93">04885</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a5fa505787fd8d969e0ebf0fc94998d93">rml_wto</a>                      : 1;
<a name="l04886"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a082360cc51be8c6bdbb13cf95be7c152">04886</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a082360cc51be8c6bdbb13cf95be7c152">bar0_to</a>                      : 1;
<a name="l04887"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a1dc8fcc4a42ee082af7fa6e913a31156">04887</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a1dc8fcc4a42ee082af7fa6e913a31156">iob2big</a>                      : 1;
<a name="l04888"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a200c8845c4ab36b29dc606acc6582b99">04888</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a200c8845c4ab36b29dc606acc6582b99">dma0dbo</a>                      : 1;
<a name="l04889"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a26885f495e716489825e8df326eb5a04">04889</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a26885f495e716489825e8df326eb5a04">dma1dbo</a>                      : 1;
<a name="l04890"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a3a56c3de5c31dac9a158048965ce67d9">04890</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a3a56c3de5c31dac9a158048965ce67d9">dma2dbo</a>                      : 1;
<a name="l04891"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ad7ba95a221b3cee3188b0743abf19ca1">04891</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ad7ba95a221b3cee3188b0743abf19ca1">dma3dbo</a>                      : 1;
<a name="l04892"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#af9f2569f57988ef8ba44350e4d5a7ff4">04892</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#af9f2569f57988ef8ba44350e4d5a7ff4">reserved_8_8</a>                 : 1;
<a name="l04893"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a3acd05ddd48039bab9550bbd8adc9e62">04893</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a3acd05ddd48039bab9550bbd8adc9e62">dma0fi</a>                       : 1;
<a name="l04894"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a957b5c39430560c95049e5087232e28f">04894</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a957b5c39430560c95049e5087232e28f">dma1fi</a>                       : 1;
<a name="l04895"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a60e84880493ee5a0a0f74de891bd88ee">04895</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a60e84880493ee5a0a0f74de891bd88ee">dcnt0</a>                        : 1;
<a name="l04896"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a26edc7acadeae24bdce045ffad074638">04896</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a26edc7acadeae24bdce045ffad074638">dcnt1</a>                        : 1;
<a name="l04897"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a15e47063a18e3a6ecb1f414267fa14e9">04897</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a15e47063a18e3a6ecb1f414267fa14e9">dtime0</a>                       : 1;
<a name="l04898"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ac251eac4b4715066d6de51b908d6e59a">04898</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ac251eac4b4715066d6de51b908d6e59a">dtime1</a>                       : 1;
<a name="l04899"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a0fbb38c353c5fff24c15b68cae786871">04899</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a0fbb38c353c5fff24c15b68cae786871">reserved_15_18</a>               : 4;
<a name="l04900"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab172ff1c5771da4cac01063cd72a1913">04900</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab172ff1c5771da4cac01063cd72a1913">c0_aeri</a>                      : 1;
<a name="l04901"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a39b378d52d6d7b466297036d42c94608">04901</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a39b378d52d6d7b466297036d42c94608">crs0_er</a>                      : 1;
<a name="l04902"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ac7df1e4287f4314bc6875d1b8799f3e4">04902</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ac7df1e4287f4314bc6875d1b8799f3e4">c0_se</a>                        : 1;
<a name="l04903"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adf829f27ef1be513d13540bf561e3196">04903</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adf829f27ef1be513d13540bf561e3196">crs0_dr</a>                      : 1;
<a name="l04904"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a20f61b88a2376e1ea9930c5030115d7e">04904</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a20f61b88a2376e1ea9930c5030115d7e">c0_wake</a>                      : 1;
<a name="l04905"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a65e5a13b770c008d6c13bd5fbd566051">04905</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a65e5a13b770c008d6c13bd5fbd566051">c0_pmei</a>                      : 1;
<a name="l04906"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a39a0868cc649152a37cf361dd83c4970">04906</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a39a0868cc649152a37cf361dd83c4970">c0_hpint</a>                     : 1;
<a name="l04907"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adb3f551ea163e7514f8cca1c8e2d1a6e">04907</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adb3f551ea163e7514f8cca1c8e2d1a6e">c1_aeri</a>                      : 1;
<a name="l04908"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aac9a23874612d7d3ee9785217eaf9aeb">04908</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aac9a23874612d7d3ee9785217eaf9aeb">crs1_er</a>                      : 1;
<a name="l04909"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a53cae7f2a03b759ceb6f90b1b3e7215f">04909</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a53cae7f2a03b759ceb6f90b1b3e7215f">c1_se</a>                        : 1;
<a name="l04910"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a477ee7f3f6cd9245f59f8e1f0acd383a">04910</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a477ee7f3f6cd9245f59f8e1f0acd383a">crs1_dr</a>                      : 1;
<a name="l04911"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a4264c2b191461f7d340059a38fc4d4f3">04911</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a4264c2b191461f7d340059a38fc4d4f3">c1_wake</a>                      : 1;
<a name="l04912"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a9afa8bf5c452a4ea0ab8417555035741">04912</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a9afa8bf5c452a4ea0ab8417555035741">c1_pmei</a>                      : 1;
<a name="l04913"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab550ad8733dd2dbb0df678dba3534434">04913</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab550ad8733dd2dbb0df678dba3534434">c1_hpint</a>                     : 1;
<a name="l04914"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a1d14293b0488161892e70071aa8f50a1">04914</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a1d14293b0488161892e70071aa8f50a1">c0_up_b0</a>                     : 1;
<a name="l04915"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a4bbce4f39d4695b6c98121d25587c9d4">04915</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a4bbce4f39d4695b6c98121d25587c9d4">c0_up_b1</a>                     : 1;
<a name="l04916"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adab9e968075f44f526b23487baa17c2c">04916</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adab9e968075f44f526b23487baa17c2c">c0_up_b2</a>                     : 1;
<a name="l04917"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a2bc94eb1c1356b45f56a8324cb39928a">04917</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a2bc94eb1c1356b45f56a8324cb39928a">c0_up_wi</a>                     : 1;
<a name="l04918"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aaf1118bed535236432902c4b58567267">04918</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aaf1118bed535236432902c4b58567267">c0_up_bx</a>                     : 1;
<a name="l04919"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab6658fcf825b38c09a32b5e130950120">04919</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab6658fcf825b38c09a32b5e130950120">c0_un_b0</a>                     : 1;
<a name="l04920"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adbd67c86d8bfe20555d9d7dd8164717d">04920</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#adbd67c86d8bfe20555d9d7dd8164717d">c0_un_b1</a>                     : 1;
<a name="l04921"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a45e9699535dd75017b2349f5ff5311ff">04921</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a45e9699535dd75017b2349f5ff5311ff">c0_un_b2</a>                     : 1;
<a name="l04922"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a31feb4d77216cf0576daab1191e56b37">04922</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a31feb4d77216cf0576daab1191e56b37">c0_un_wi</a>                     : 1;
<a name="l04923"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aadb0265536e1f2139a435542eb778973">04923</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aadb0265536e1f2139a435542eb778973">c0_un_bx</a>                     : 1;
<a name="l04924"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aee67542cf61309da6a57b50828a209fd">04924</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#aee67542cf61309da6a57b50828a209fd">c1_up_b0</a>                     : 1;
<a name="l04925"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a849b32e8e63ac3c2f7fb70f278637041">04925</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a849b32e8e63ac3c2f7fb70f278637041">c1_up_b1</a>                     : 1;
<a name="l04926"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a8ab3ade6744bb743a9261edbc418b706">04926</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a8ab3ade6744bb743a9261edbc418b706">c1_up_b2</a>                     : 1;
<a name="l04927"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#af0b71a904ae1edbdb8408d4755577f71">04927</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#af0b71a904ae1edbdb8408d4755577f71">c1_up_wi</a>                     : 1;
<a name="l04928"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a66922aae15366dea590d9c255a357bb4">04928</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a66922aae15366dea590d9c255a357bb4">c1_up_bx</a>                     : 1;
<a name="l04929"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ae5ca341b6590fbe7bc4527c9825e69f5">04929</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ae5ca341b6590fbe7bc4527c9825e69f5">c1_un_b0</a>                     : 1;
<a name="l04930"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a06023ca14386d68d9b53d0553991d71a">04930</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a06023ca14386d68d9b53d0553991d71a">c1_un_b1</a>                     : 1;
<a name="l04931"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab07e755a018e6d3b879583cc19e06e2b">04931</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ab07e755a018e6d3b879583cc19e06e2b">c1_un_b2</a>                     : 1;
<a name="l04932"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a461c3181ee6603f9f5270503c8dee7d3">04932</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a461c3181ee6603f9f5270503c8dee7d3">c1_un_wi</a>                     : 1;
<a name="l04933"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a576800670d1232ede0be12740d50323e">04933</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a576800670d1232ede0be12740d50323e">c1_un_bx</a>                     : 1;
<a name="l04934"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ad13cab750fc87dfff205da75da099f4b">04934</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ad13cab750fc87dfff205da75da099f4b">c0_un_wf</a>                     : 1;
<a name="l04935"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a93088a85e65a5d3ab830f9858934541f">04935</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a93088a85e65a5d3ab830f9858934541f">c1_un_wf</a>                     : 1;
<a name="l04936"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a8abf2068b9e6f01a73a9e8dbaaf9b8e4">04936</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a8abf2068b9e6f01a73a9e8dbaaf9b8e4">c0_up_wf</a>                     : 1;
<a name="l04937"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a9a95b88c70ae396c5aa2f009c6021a21">04937</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a9a95b88c70ae396c5aa2f009c6021a21">c1_up_wf</a>                     : 1;
<a name="l04938"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ace58afbb51fcd98afee2ef14486738eb">04938</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#ace58afbb51fcd98afee2ef14486738eb">c0_exc</a>                       : 1;
<a name="l04939"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#afc785c1b1f45a76c82cb400dce49e360">04939</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#afc785c1b1f45a76c82cb400dce49e360">c1_exc</a>                       : 1;
<a name="l04940"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a446f6cda9f4230502871b9488ba433d8">04940</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a446f6cda9f4230502871b9488ba433d8">c0_ldwn</a>                      : 1;
<a name="l04941"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a7d98db1c9901656d964f13a6ca81a6b0">04941</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a7d98db1c9901656d964f13a6ca81a6b0">c1_ldwn</a>                      : 1;
<a name="l04942"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a4b06eb4105d939c36a4b8c50521af51a">04942</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a4b06eb4105d939c36a4b8c50521af51a">int_a</a>                        : 1;
<a name="l04943"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a9988be5c6221221f0a35dd8079f9cee0">04943</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a9988be5c6221221f0a35dd8079f9cee0">reserved_62_62</a>               : 1;
<a name="l04944"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a78d26f19aa781bbb50a291f67d59bbe7">04944</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn52xxp1.html#a78d26f19aa781bbb50a291f67d59bbe7">mio_inta</a>                     : 1;
<a name="l04945"></a>04945 <span class="preprocessor">#endif</span>
<a name="l04946"></a>04946 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__sum.html#ab4ac57ff42ca24e0c88b3c5c1a3aefe7">cn52xxp1</a>;
<a name="l04947"></a><a class="code" href="unioncvmx__npei__int__sum.html#aad400a64086ad87e4d08cd27df1febbc">04947</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__s.html">cvmx_npei_int_sum_s</a>            <a class="code" href="unioncvmx__npei__int__sum.html#aad400a64086ad87e4d08cd27df1febbc">cn56xx</a>;
<a name="l04948"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html">04948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html">cvmx_npei_int_sum_cn56xxp1</a> {
<a name="l04949"></a>04949 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04950"></a>04950 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aa86d6502112981fc3ed54e3dc7812af3">mio_inta</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO. */</span>
<a name="l04951"></a>04951     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a195dffc0ebfe94907b7673299be61415">reserved_61_62</a>               : 2;
<a name="l04952"></a>04952     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ac8bc129a30f72cf0283b161e9a4b4a63">c1_ldwn</a>                      : 1;  <span class="comment">/**&lt; Reset request due to link1 down status. */</span>
<a name="l04953"></a>04953     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a835bf8400c9859fdd2fb45bc5332ec99">c0_ldwn</a>                      : 1;  <span class="comment">/**&lt; Reset request due to link0 down status. */</span>
<a name="l04954"></a>04954     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ac9e8829e27326d5f63058c15c35f84f1">c1_exc</a>                       : 1;  <span class="comment">/**&lt; Set when the PESC1_DBG_INFO register has a bit</span>
<a name="l04955"></a>04955 <span class="comment">                                                         set and its cooresponding PESC1_DBG_INFO_EN bit</span>
<a name="l04956"></a>04956 <span class="comment">                                                         is set. */</span>
<a name="l04957"></a>04957     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7abb26ae8462fa3632b20554a57aceac">c0_exc</a>                       : 1;  <span class="comment">/**&lt; Set when the PESC0_DBG_INFO register has a bit</span>
<a name="l04958"></a>04958 <span class="comment">                                                         set and its cooresponding PESC0_DBG_INFO_EN bit</span>
<a name="l04959"></a>04959 <span class="comment">                                                         is set. */</span>
<a name="l04960"></a>04960     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a980cc0cb4870df6d76ee4b336dcda8ba">c1_up_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for filtered window</span>
<a name="l04961"></a>04961 <span class="comment">                                                         register. Core1. */</span>
<a name="l04962"></a>04962     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a9da21b455df819d919c053a024663e9c">c0_up_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for filtered window</span>
<a name="l04963"></a>04963 <span class="comment">                                                         register. Core0. */</span>
<a name="l04964"></a>04964     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a0bd9fef6a413793066997589c2ca4d35">c1_un_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for filtered window</span>
<a name="l04965"></a>04965 <span class="comment">                                                         register. Core1. */</span>
<a name="l04966"></a>04966     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a37ab57c12997031a9d1b2be12847fe00">c0_un_wf</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for filtered window</span>
<a name="l04967"></a>04967 <span class="comment">                                                         register. Core0. */</span>
<a name="l04968"></a>04968     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#acc2517e516d22ace3f74849ea249d3ea">c1_un_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for unknown Bar.</span>
<a name="l04969"></a>04969 <span class="comment">                                                         Core 1. */</span>
<a name="l04970"></a>04970     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a4658d0fa28ad1e1f9ed6a3553dc6ef82">c1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register.</span>
<a name="l04971"></a>04971 <span class="comment">                                                         Core 1. */</span>
<a name="l04972"></a>04972     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a11af054fd2e11a656a7d27011758ab3c">c1_un_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar2.</span>
<a name="l04973"></a>04973 <span class="comment">                                                         Core 1. */</span>
<a name="l04974"></a>04974     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aec48d18d771436cdd19dc88cb262c4a2">c1_un_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar1.</span>
<a name="l04975"></a>04975 <span class="comment">                                                         Core 1. */</span>
<a name="l04976"></a>04976     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3865ab0d57a1bf34e72037d83f04ef41">c1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0.</span>
<a name="l04977"></a>04977 <span class="comment">                                                         Core 1. */</span>
<a name="l04978"></a>04978     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a25a1c5a7da2138618172b1eb6d373587">c1_up_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for unknown Bar.</span>
<a name="l04979"></a>04979 <span class="comment">                                                         Core 1. */</span>
<a name="l04980"></a>04980     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a50168a67213f608ef80752381ec6cc6d">c1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register.</span>
<a name="l04981"></a>04981 <span class="comment">                                                         Core 1. */</span>
<a name="l04982"></a>04982     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a6943c287b0e10984ae18a9be222d6fde">c1_up_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar2.</span>
<a name="l04983"></a>04983 <span class="comment">                                                         Core 1. */</span>
<a name="l04984"></a>04984     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a720cd78bbcedded46284edce213f6aaa">c1_up_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar1.</span>
<a name="l04985"></a>04985 <span class="comment">                                                         Core 1. */</span>
<a name="l04986"></a>04986     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a64a5ada00a61f264fc817f2d596c0e70">c1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0.</span>
<a name="l04987"></a>04987 <span class="comment">                                                         Core 1. */</span>
<a name="l04988"></a>04988     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a96ceb82a6d20a753e5f1a702935bb898">c0_un_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for unknown Bar.</span>
<a name="l04989"></a>04989 <span class="comment">                                                         Core 0. */</span>
<a name="l04990"></a>04990     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#af6788ef10e1e6ea9cd57032cb93b4549">c0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register.</span>
<a name="l04991"></a>04991 <span class="comment">                                                         Core 0. */</span>
<a name="l04992"></a>04992     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a39ee200d9ff756455c43f34f8d2bf960">c0_un_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar2.</span>
<a name="l04993"></a>04993 <span class="comment">                                                         Core 0. */</span>
<a name="l04994"></a>04994     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a852d6f55b045785af60a5317e0ff2aab">c0_un_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar1.</span>
<a name="l04995"></a>04995 <span class="comment">                                                         Core 0. */</span>
<a name="l04996"></a>04996     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7cfc1e6397d1b8c034846a10e49efaea">c0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0.</span>
<a name="l04997"></a>04997 <span class="comment">                                                         Core 0. */</span>
<a name="l04998"></a>04998     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a5188de6380b740e9e15383b2d8ad3868">c0_up_bx</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for unknown Bar.</span>
<a name="l04999"></a>04999 <span class="comment">                                                         Core 0. */</span>
<a name="l05000"></a>05000     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a8c5cf23df6c53695a5aca74a5ac85cd3">c0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register.</span>
<a name="l05001"></a>05001 <span class="comment">                                                         Core 0. */</span>
<a name="l05002"></a>05002     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aca8a2a94a5c6a7d17f360877ec12ac07">c0_up_b2</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar2.</span>
<a name="l05003"></a>05003 <span class="comment">                                                         Core 0. */</span>
<a name="l05004"></a>05004     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#afc5dd1720382fce8ba90214461dbfe09">c0_up_b1</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar1.</span>
<a name="l05005"></a>05005 <span class="comment">                                                         Core 0. */</span>
<a name="l05006"></a>05006     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ab79a1c7a476f6e93739aadc2bab0fa43">c0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0.</span>
<a name="l05007"></a>05007 <span class="comment">                                                         Core 0. */</span>
<a name="l05008"></a>05008     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a495e4dbe7552081e78076a16b193caa4">c1_hpint</a>                     : 1;  <span class="comment">/**&lt; Hot-Plug Interrupt.</span>
<a name="l05009"></a>05009 <span class="comment">                                                         Pcie Core 1 (hp_int).</span>
<a name="l05010"></a>05010 <span class="comment">                                                         This interrupt will only be generated when</span>
<a name="l05011"></a>05011 <span class="comment">                                                         PCIERC1_CFG034[DLLS_C] is generated. Hot plug is</span>
<a name="l05012"></a>05012 <span class="comment">                                                         not supported. */</span>
<a name="l05013"></a>05013     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a05b0e8664346204432e4470a202c01b7">c1_pmei</a>                      : 1;  <span class="comment">/**&lt; PME Interrupt.</span>
<a name="l05014"></a>05014 <span class="comment">                                                         Pcie Core 1. (cfg_pme_int) */</span>
<a name="l05015"></a>05015     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aeee447cd8ac72b0bc3199dc9975fee00">c1_wake</a>                      : 1;  <span class="comment">/**&lt; Wake up from Power Management Unit.</span>
<a name="l05016"></a>05016 <span class="comment">                                                         Pcie Core 1. (wake_n)</span>
<a name="l05017"></a>05017 <span class="comment">                                                         Octeon will never generate this interrupt. */</span>
<a name="l05018"></a>05018     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aee75fcd2f3e7503fc313267cc63c9dab">reserved_29_29</a>               : 1;
<a name="l05019"></a>05019     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3895213332942303c2f6e0301dfc8757">c1_se</a>                        : 1;  <span class="comment">/**&lt; System Error, RC Mode Only.</span>
<a name="l05020"></a>05020 <span class="comment">                                                         Pcie Core 1. (cfg_sys_err_rc) */</span>
<a name="l05021"></a>05021     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ab946a996ed4bb00b2282f5e9e3005e60">reserved_27_27</a>               : 1;
<a name="l05022"></a>05022     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3bac3b5ff17d66532390fb35fd4206e1">c1_aeri</a>                      : 1;  <span class="comment">/**&lt; Advanced Error Reporting Interrupt, RC Mode Only.</span>
<a name="l05023"></a>05023 <span class="comment">                                                         Pcie Core 1. */</span>
<a name="l05024"></a>05024     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a731ce9e06bfbf89ff85925d4c63f057f">c0_hpint</a>                     : 1;  <span class="comment">/**&lt; Hot-Plug Interrupt.</span>
<a name="l05025"></a>05025 <span class="comment">                                                         Pcie Core 0 (hp_int).</span>
<a name="l05026"></a>05026 <span class="comment">                                                         This interrupt will only be generated when</span>
<a name="l05027"></a>05027 <span class="comment">                                                         PCIERC0_CFG034[DLLS_C] is generated. Hot plug is</span>
<a name="l05028"></a>05028 <span class="comment">                                                         not supported. */</span>
<a name="l05029"></a>05029     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a60aae4e9c1391fc226a0a7c80db195f3">c0_pmei</a>                      : 1;  <span class="comment">/**&lt; PME Interrupt.</span>
<a name="l05030"></a>05030 <span class="comment">                                                         Pcie Core 0. (cfg_pme_int) */</span>
<a name="l05031"></a>05031     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ac1f51ad9e9e06438919fe68749ee7581">c0_wake</a>                      : 1;  <span class="comment">/**&lt; Wake up from Power Management Unit.</span>
<a name="l05032"></a>05032 <span class="comment">                                                         Pcie Core 0. (wake_n)</span>
<a name="l05033"></a>05033 <span class="comment">                                                         Octeon will never generate this interrupt. */</span>
<a name="l05034"></a>05034     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#acf61a6c78394d23678528b401c106d7c">reserved_22_22</a>               : 1;
<a name="l05035"></a>05035     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a8a52fa822034e79f64eae9a97cf143c6">c0_se</a>                        : 1;  <span class="comment">/**&lt; System Error, RC Mode Only.</span>
<a name="l05036"></a>05036 <span class="comment">                                                         Pcie Core 0. (cfg_sys_err_rc) */</span>
<a name="l05037"></a>05037     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aa1c32fa71e9c4774250ebf4ddb1b0000">reserved_20_20</a>               : 1;
<a name="l05038"></a>05038     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a48d081432d8186c9444d5301492358d5">c0_aeri</a>                      : 1;  <span class="comment">/**&lt; Advanced Error Reporting Interrupt, RC Mode Only.</span>
<a name="l05039"></a>05039 <span class="comment">                                                         Pcie Core 0 (cfg_aer_rc_err_int). */</span>
<a name="l05040"></a>05040     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ad63a55b64d5049f49ddd81fc938a9a2e">reserved_15_18</a>               : 4;
<a name="l05041"></a>05041     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a4a3e6da080b820d8d5f4160a6def8007">dtime1</a>                       : 1;  <span class="comment">/**&lt; Whenever NPEI_DMA_CNTS[DMA1] is not 0, the</span>
<a name="l05042"></a>05042 <span class="comment">                                                         DMA_CNT1 timer increments every core clock. When</span>
<a name="l05043"></a>05043 <span class="comment">                                                         DMA_CNT1 timer exceeds NPEI_DMA1_INT_LEVEL[TIME],</span>
<a name="l05044"></a>05044 <span class="comment">                                                         this bit is set. Writing a &apos;1&apos; to this bit also</span>
<a name="l05045"></a>05045 <span class="comment">                                                         clears the DMA_CNT1 timer. */</span>
<a name="l05046"></a>05046     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7f1126849c10dbfb38121f9c4d73d05e">dtime0</a>                       : 1;  <span class="comment">/**&lt; Whenever NPEI_DMA_CNTS[DMA0] is not 0, the</span>
<a name="l05047"></a>05047 <span class="comment">                                                         DMA_CNT0 timer increments every core clock. When</span>
<a name="l05048"></a>05048 <span class="comment">                                                         DMA_CNT0 timer exceeds NPEI_DMA0_INT_LEVEL[TIME],</span>
<a name="l05049"></a>05049 <span class="comment">                                                         this bit is set. Writing a &apos;1&apos; to this bit also</span>
<a name="l05050"></a>05050 <span class="comment">                                                         clears the DMA_CNT0 timer. */</span>
<a name="l05051"></a>05051     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#af6e70cfe836a383ab1eba1a3e7f84a04">dcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that NPEI_DMA_CNTS[DMA1] was/is</span>
<a name="l05052"></a>05052 <span class="comment">                                                         greater than NPEI_DMA1_INT_LEVEL[CNT]. */</span>
<a name="l05053"></a>05053     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a43adfcb9f21452db77a2ebc6fe65d379">dcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that NPEI_DMA_CNTS[DMA0] was/is</span>
<a name="l05054"></a>05054 <span class="comment">                                                         greater than NPEI_DMA0_INT_LEVEL[CNT]. */</span>
<a name="l05055"></a>05055     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#abeb0133f364c4c8241c09ec3ec5bf3ac">dma1fi</a>                       : 1;  <span class="comment">/**&lt; DMA0 set Forced Interrupt. */</span>
<a name="l05056"></a>05056     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a626047ea8139089dc6e3329e7b1daada">dma0fi</a>                       : 1;  <span class="comment">/**&lt; DMA0 set Forced Interrupt. */</span>
<a name="l05057"></a>05057     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3a1bd559e2e5c6d31c31d9163ab109a6">dma4dbo</a>                      : 1;  <span class="comment">/**&lt; DMA4 doorbell overflow.</span>
<a name="l05058"></a>05058 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l05059"></a>05059     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a71b5edf41c5539c93246669e93c1a665">dma3dbo</a>                      : 1;  <span class="comment">/**&lt; DMA3 doorbell overflow.</span>
<a name="l05060"></a>05060 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l05061"></a>05061     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a6f089d96ca1a33941d2263f25895da26">dma2dbo</a>                      : 1;  <span class="comment">/**&lt; DMA2 doorbell overflow.</span>
<a name="l05062"></a>05062 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l05063"></a>05063     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7c79c208b951bf65e8f050bd1b13e492">dma1dbo</a>                      : 1;  <span class="comment">/**&lt; DMA1 doorbell overflow.</span>
<a name="l05064"></a>05064 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l05065"></a>05065     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a4dea85cb7691659a042b818ed5e46a48">dma0dbo</a>                      : 1;  <span class="comment">/**&lt; DMA0 doorbell overflow.</span>
<a name="l05066"></a>05066 <span class="comment">                                                         Bit[32] of the doorbell count was set. */</span>
<a name="l05067"></a>05067     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a0264af787348bb9efef124f09c2c4d76">iob2big</a>                      : 1;  <span class="comment">/**&lt; A requested IOBDMA is to large. */</span>
<a name="l05068"></a>05068     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a644e37ab1cf085a69064f62210412b52">bar0_to</a>                      : 1;  <span class="comment">/**&lt; BAR0 R/W to a NCB device did not receive</span>
<a name="l05069"></a>05069 <span class="comment">                                                         read-data/commit in 0xffff core clocks. */</span>
<a name="l05070"></a>05070     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a71158c6b620dec77107ce6917d35ee4e">rml_wto</a>                      : 1;  <span class="comment">/**&lt; RML write did not get commit in 0xffff core clocks. */</span>
<a name="l05071"></a>05071     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a1ea0fc913b8d44ede0b57249f672160a">rml_rto</a>                      : 1;  <span class="comment">/**&lt; RML read did not return data in 0xffff core clocks. */</span>
<a name="l05072"></a>05072 <span class="preprocessor">#else</span>
<a name="l05073"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a1ea0fc913b8d44ede0b57249f672160a">05073</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a1ea0fc913b8d44ede0b57249f672160a">rml_rto</a>                      : 1;
<a name="l05074"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a71158c6b620dec77107ce6917d35ee4e">05074</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a71158c6b620dec77107ce6917d35ee4e">rml_wto</a>                      : 1;
<a name="l05075"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a644e37ab1cf085a69064f62210412b52">05075</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a644e37ab1cf085a69064f62210412b52">bar0_to</a>                      : 1;
<a name="l05076"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a0264af787348bb9efef124f09c2c4d76">05076</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a0264af787348bb9efef124f09c2c4d76">iob2big</a>                      : 1;
<a name="l05077"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a4dea85cb7691659a042b818ed5e46a48">05077</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a4dea85cb7691659a042b818ed5e46a48">dma0dbo</a>                      : 1;
<a name="l05078"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7c79c208b951bf65e8f050bd1b13e492">05078</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7c79c208b951bf65e8f050bd1b13e492">dma1dbo</a>                      : 1;
<a name="l05079"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a6f089d96ca1a33941d2263f25895da26">05079</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a6f089d96ca1a33941d2263f25895da26">dma2dbo</a>                      : 1;
<a name="l05080"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a71b5edf41c5539c93246669e93c1a665">05080</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a71b5edf41c5539c93246669e93c1a665">dma3dbo</a>                      : 1;
<a name="l05081"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3a1bd559e2e5c6d31c31d9163ab109a6">05081</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3a1bd559e2e5c6d31c31d9163ab109a6">dma4dbo</a>                      : 1;
<a name="l05082"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a626047ea8139089dc6e3329e7b1daada">05082</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a626047ea8139089dc6e3329e7b1daada">dma0fi</a>                       : 1;
<a name="l05083"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#abeb0133f364c4c8241c09ec3ec5bf3ac">05083</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#abeb0133f364c4c8241c09ec3ec5bf3ac">dma1fi</a>                       : 1;
<a name="l05084"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a43adfcb9f21452db77a2ebc6fe65d379">05084</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a43adfcb9f21452db77a2ebc6fe65d379">dcnt0</a>                        : 1;
<a name="l05085"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#af6e70cfe836a383ab1eba1a3e7f84a04">05085</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#af6e70cfe836a383ab1eba1a3e7f84a04">dcnt1</a>                        : 1;
<a name="l05086"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7f1126849c10dbfb38121f9c4d73d05e">05086</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7f1126849c10dbfb38121f9c4d73d05e">dtime0</a>                       : 1;
<a name="l05087"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a4a3e6da080b820d8d5f4160a6def8007">05087</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a4a3e6da080b820d8d5f4160a6def8007">dtime1</a>                       : 1;
<a name="l05088"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ad63a55b64d5049f49ddd81fc938a9a2e">05088</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ad63a55b64d5049f49ddd81fc938a9a2e">reserved_15_18</a>               : 4;
<a name="l05089"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a48d081432d8186c9444d5301492358d5">05089</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a48d081432d8186c9444d5301492358d5">c0_aeri</a>                      : 1;
<a name="l05090"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aa1c32fa71e9c4774250ebf4ddb1b0000">05090</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aa1c32fa71e9c4774250ebf4ddb1b0000">reserved_20_20</a>               : 1;
<a name="l05091"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a8a52fa822034e79f64eae9a97cf143c6">05091</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a8a52fa822034e79f64eae9a97cf143c6">c0_se</a>                        : 1;
<a name="l05092"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#acf61a6c78394d23678528b401c106d7c">05092</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#acf61a6c78394d23678528b401c106d7c">reserved_22_22</a>               : 1;
<a name="l05093"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ac1f51ad9e9e06438919fe68749ee7581">05093</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ac1f51ad9e9e06438919fe68749ee7581">c0_wake</a>                      : 1;
<a name="l05094"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a60aae4e9c1391fc226a0a7c80db195f3">05094</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a60aae4e9c1391fc226a0a7c80db195f3">c0_pmei</a>                      : 1;
<a name="l05095"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a731ce9e06bfbf89ff85925d4c63f057f">05095</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a731ce9e06bfbf89ff85925d4c63f057f">c0_hpint</a>                     : 1;
<a name="l05096"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3bac3b5ff17d66532390fb35fd4206e1">05096</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3bac3b5ff17d66532390fb35fd4206e1">c1_aeri</a>                      : 1;
<a name="l05097"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ab946a996ed4bb00b2282f5e9e3005e60">05097</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ab946a996ed4bb00b2282f5e9e3005e60">reserved_27_27</a>               : 1;
<a name="l05098"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3895213332942303c2f6e0301dfc8757">05098</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3895213332942303c2f6e0301dfc8757">c1_se</a>                        : 1;
<a name="l05099"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aee75fcd2f3e7503fc313267cc63c9dab">05099</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aee75fcd2f3e7503fc313267cc63c9dab">reserved_29_29</a>               : 1;
<a name="l05100"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aeee447cd8ac72b0bc3199dc9975fee00">05100</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aeee447cd8ac72b0bc3199dc9975fee00">c1_wake</a>                      : 1;
<a name="l05101"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a05b0e8664346204432e4470a202c01b7">05101</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a05b0e8664346204432e4470a202c01b7">c1_pmei</a>                      : 1;
<a name="l05102"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a495e4dbe7552081e78076a16b193caa4">05102</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a495e4dbe7552081e78076a16b193caa4">c1_hpint</a>                     : 1;
<a name="l05103"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ab79a1c7a476f6e93739aadc2bab0fa43">05103</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ab79a1c7a476f6e93739aadc2bab0fa43">c0_up_b0</a>                     : 1;
<a name="l05104"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#afc5dd1720382fce8ba90214461dbfe09">05104</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#afc5dd1720382fce8ba90214461dbfe09">c0_up_b1</a>                     : 1;
<a name="l05105"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aca8a2a94a5c6a7d17f360877ec12ac07">05105</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aca8a2a94a5c6a7d17f360877ec12ac07">c0_up_b2</a>                     : 1;
<a name="l05106"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a8c5cf23df6c53695a5aca74a5ac85cd3">05106</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a8c5cf23df6c53695a5aca74a5ac85cd3">c0_up_wi</a>                     : 1;
<a name="l05107"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a5188de6380b740e9e15383b2d8ad3868">05107</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a5188de6380b740e9e15383b2d8ad3868">c0_up_bx</a>                     : 1;
<a name="l05108"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7cfc1e6397d1b8c034846a10e49efaea">05108</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7cfc1e6397d1b8c034846a10e49efaea">c0_un_b0</a>                     : 1;
<a name="l05109"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a852d6f55b045785af60a5317e0ff2aab">05109</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a852d6f55b045785af60a5317e0ff2aab">c0_un_b1</a>                     : 1;
<a name="l05110"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a39ee200d9ff756455c43f34f8d2bf960">05110</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a39ee200d9ff756455c43f34f8d2bf960">c0_un_b2</a>                     : 1;
<a name="l05111"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#af6788ef10e1e6ea9cd57032cb93b4549">05111</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#af6788ef10e1e6ea9cd57032cb93b4549">c0_un_wi</a>                     : 1;
<a name="l05112"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a96ceb82a6d20a753e5f1a702935bb898">05112</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a96ceb82a6d20a753e5f1a702935bb898">c0_un_bx</a>                     : 1;
<a name="l05113"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a64a5ada00a61f264fc817f2d596c0e70">05113</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a64a5ada00a61f264fc817f2d596c0e70">c1_up_b0</a>                     : 1;
<a name="l05114"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a720cd78bbcedded46284edce213f6aaa">05114</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a720cd78bbcedded46284edce213f6aaa">c1_up_b1</a>                     : 1;
<a name="l05115"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a6943c287b0e10984ae18a9be222d6fde">05115</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a6943c287b0e10984ae18a9be222d6fde">c1_up_b2</a>                     : 1;
<a name="l05116"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a50168a67213f608ef80752381ec6cc6d">05116</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a50168a67213f608ef80752381ec6cc6d">c1_up_wi</a>                     : 1;
<a name="l05117"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a25a1c5a7da2138618172b1eb6d373587">05117</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a25a1c5a7da2138618172b1eb6d373587">c1_up_bx</a>                     : 1;
<a name="l05118"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3865ab0d57a1bf34e72037d83f04ef41">05118</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a3865ab0d57a1bf34e72037d83f04ef41">c1_un_b0</a>                     : 1;
<a name="l05119"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aec48d18d771436cdd19dc88cb262c4a2">05119</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aec48d18d771436cdd19dc88cb262c4a2">c1_un_b1</a>                     : 1;
<a name="l05120"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a11af054fd2e11a656a7d27011758ab3c">05120</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a11af054fd2e11a656a7d27011758ab3c">c1_un_b2</a>                     : 1;
<a name="l05121"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a4658d0fa28ad1e1f9ed6a3553dc6ef82">05121</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a4658d0fa28ad1e1f9ed6a3553dc6ef82">c1_un_wi</a>                     : 1;
<a name="l05122"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#acc2517e516d22ace3f74849ea249d3ea">05122</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#acc2517e516d22ace3f74849ea249d3ea">c1_un_bx</a>                     : 1;
<a name="l05123"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a37ab57c12997031a9d1b2be12847fe00">05123</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a37ab57c12997031a9d1b2be12847fe00">c0_un_wf</a>                     : 1;
<a name="l05124"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a0bd9fef6a413793066997589c2ca4d35">05124</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a0bd9fef6a413793066997589c2ca4d35">c1_un_wf</a>                     : 1;
<a name="l05125"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a9da21b455df819d919c053a024663e9c">05125</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a9da21b455df819d919c053a024663e9c">c0_up_wf</a>                     : 1;
<a name="l05126"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a980cc0cb4870df6d76ee4b336dcda8ba">05126</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a980cc0cb4870df6d76ee4b336dcda8ba">c1_up_wf</a>                     : 1;
<a name="l05127"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7abb26ae8462fa3632b20554a57aceac">05127</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a7abb26ae8462fa3632b20554a57aceac">c0_exc</a>                       : 1;
<a name="l05128"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ac9e8829e27326d5f63058c15c35f84f1">05128</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ac9e8829e27326d5f63058c15c35f84f1">c1_exc</a>                       : 1;
<a name="l05129"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a835bf8400c9859fdd2fb45bc5332ec99">05129</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a835bf8400c9859fdd2fb45bc5332ec99">c0_ldwn</a>                      : 1;
<a name="l05130"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ac8bc129a30f72cf0283b161e9a4b4a63">05130</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#ac8bc129a30f72cf0283b161e9a4b4a63">c1_ldwn</a>                      : 1;
<a name="l05131"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a195dffc0ebfe94907b7673299be61415">05131</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#a195dffc0ebfe94907b7673299be61415">reserved_61_62</a>               : 2;
<a name="l05132"></a><a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aa86d6502112981fc3ed54e3dc7812af3">05132</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum_1_1cvmx__npei__int__sum__cn56xxp1.html#aa86d6502112981fc3ed54e3dc7812af3">mio_inta</a>                     : 1;
<a name="l05133"></a>05133 <span class="preprocessor">#endif</span>
<a name="l05134"></a>05134 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__sum.html#a39bca7f5cc4717af38ab9509d4149827">cn56xxp1</a>;
<a name="l05135"></a>05135 };
<a name="l05136"></a><a class="code" href="cvmx-npei-defs_8h.html#af1f6b5631c09006a1028b1e859ac5e14">05136</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__sum.html" title="cvmx_npei_int_sum">cvmx_npei_int_sum</a> <a class="code" href="unioncvmx__npei__int__sum.html" title="cvmx_npei_int_sum">cvmx_npei_int_sum_t</a>;
<a name="l05137"></a>05137 <span class="comment"></span>
<a name="l05138"></a>05138 <span class="comment">/**</span>
<a name="l05139"></a>05139 <span class="comment"> * cvmx_npei_int_sum2</span>
<a name="l05140"></a>05140 <span class="comment"> *</span>
<a name="l05141"></a>05141 <span class="comment"> * NPEI_INTERRUPT_SUM2 = NPI Interrupt Summary2 Register</span>
<a name="l05142"></a>05142 <span class="comment"> *</span>
<a name="l05143"></a>05143 <span class="comment"> * This is a read only copy of the NPEI_INTERRUPT_SUM register with bit variances.</span>
<a name="l05144"></a>05144 <span class="comment"> */</span>
<a name="l05145"></a><a class="code" href="unioncvmx__npei__int__sum2.html">05145</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__sum2.html" title="cvmx_npei_int_sum2">cvmx_npei_int_sum2</a> {
<a name="l05146"></a><a class="code" href="unioncvmx__npei__int__sum2.html#affb1ad7686f85fe22d9f658ee57769ef">05146</a>     uint64_t <a class="code" href="unioncvmx__npei__int__sum2.html#affb1ad7686f85fe22d9f658ee57769ef">u64</a>;
<a name="l05147"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html">05147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html">cvmx_npei_int_sum2_s</a> {
<a name="l05148"></a>05148 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05149"></a>05149 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac97b759ca69d2f435059c09a57596b25">mio_inta</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05150"></a>05150 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05151"></a>05151     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acc6a1752fc82dab6cee0bb7db88430b3">reserved_62_62</a>               : 1;
<a name="l05152"></a>05152     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a61a976d811e1290661c19efe69e4fa61">int_a</a>                        : 1;  <span class="comment">/**&lt; Set when a bit in the NPEI_INT_A_SUM register and</span>
<a name="l05153"></a>05153 <span class="comment">                                                         the cooresponding bit in the NPEI_INT_A_ENB2</span>
<a name="l05154"></a>05154 <span class="comment">                                                         register is set. */</span>
<a name="l05155"></a>05155     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a71bc3805f46f28d76511836f53a37e5f">c1_ldwn</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05156"></a>05156 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05157"></a>05157     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a9bd0ccd066f0322b732a578262485046">c0_ldwn</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05158"></a>05158 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05159"></a>05159     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a695b9184c6bf141dcddccfb1c61bdecd">c1_exc</a>                       : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05160"></a>05160 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05161"></a>05161     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a4f96da529e58d44a48c40b7bd00ed131">c0_exc</a>                       : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05162"></a>05162 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05163"></a>05163     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ab906a332b15da2a6190c3cabfd272847">c1_up_wf</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05164"></a>05164 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05165"></a>05165     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ab4d56197b71fc39b82e33571d286fd4c">c0_up_wf</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05166"></a>05166 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05167"></a>05167     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aa4fbee3770476e7bc177d41a4e8ba96a">c1_un_wf</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05168"></a>05168 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05169"></a>05169     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a60bf86a4a2e1d5c321ae50bdd03fe0b9">c0_un_wf</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05170"></a>05170 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05171"></a>05171     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a49c05f2048af90e1c49a25717e24b8ab">c1_un_bx</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05172"></a>05172 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05173"></a>05173     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a5d57ae0deb930cc59d262b0c2067dd63">c1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05174"></a>05174 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05175"></a>05175     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acc77adbd68c46aa0430d81368f97fa43">c1_un_b2</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05176"></a>05176 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05177"></a>05177     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a8e7174d5badd2df55bb81b33e05fc598">c1_un_b1</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05178"></a>05178 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05179"></a>05179     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac0a98ff70eac72ae5238d16e6fd76e83">c1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05180"></a>05180 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05181"></a>05181     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a137af4763f40b1d7b0490fdcbc926e9c">c1_up_bx</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05182"></a>05182 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05183"></a>05183     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#abbe3aedea7ff3e465e12d88b6067a573">c1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05184"></a>05184 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05185"></a>05185     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ab19d4083076acff7f8e7ce1d6d2d7da9">c1_up_b2</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05186"></a>05186 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05187"></a>05187     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aea151f9c8aea71f84c4f26a1fcc09b1d">c1_up_b1</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05188"></a>05188 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05189"></a>05189     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aad639c4898f74a31878337c1986be8dc">c1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05190"></a>05190 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05191"></a>05191     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a5bd3988e2cc0423f1947d50fbc6c109b">c0_un_bx</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05192"></a>05192 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05193"></a>05193     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a01b2209667daa8cc632679042c352ea1">c0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05194"></a>05194 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05195"></a>05195     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a281eb6148519217d9f17c28e8f6a2618">c0_un_b2</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05196"></a>05196 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05197"></a>05197     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a7ff56e2fab6e0499d2b16e029b5f5594">c0_un_b1</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05198"></a>05198 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05199"></a>05199     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a723b2cbb645d5412105c50568beb966a">c0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05200"></a>05200 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05201"></a>05201     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acef8ea8a4e6713da32070152a97cc0fd">c0_up_bx</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05202"></a>05202 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05203"></a>05203     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#addcd973b313180a1c539e3d73ace4140">c0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05204"></a>05204 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05205"></a>05205     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#af61cf724c568b5022d6bf5a815e2dffe">c0_up_b2</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05206"></a>05206 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05207"></a>05207     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acafb68b9d4f5e85eebcd882b1447bd96">c0_up_b1</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05208"></a>05208 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05209"></a>05209     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3665d89529ed5eb8f48223bd80975f9a">c0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05210"></a>05210 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05211"></a>05211     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aec3abc3dc8461e9c134c7037243dacd6">c1_hpint</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05212"></a>05212 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05213"></a>05213     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a24042b01f549dad86232e2bbed8b337e">c1_pmei</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05214"></a>05214 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05215"></a>05215     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ad7753576dd5e75b4c7bdd0cf23cb0622">c1_wake</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05216"></a>05216 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05217"></a>05217     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac35b8b20b4663941a2c3715ca5fe5ebe">crs1_dr</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05218"></a>05218 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05219"></a>05219     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acaead3b2a094605ae82ea86459efb4ad">c1_se</a>                        : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05220"></a>05220 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05221"></a>05221     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aa922c5ff182b371a7d7d3d78a698be0a">crs1_er</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05222"></a>05222 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05223"></a>05223     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a112c7e0bbb635b811413930debdd83f4">c1_aeri</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05224"></a>05224 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05225"></a>05225     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3ca989c314139147ec0ef78fa7f78e83">c0_hpint</a>                     : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05226"></a>05226 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05227"></a>05227     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#af88380d1f9ff6b5a0f2fe22bbcce2e53">c0_pmei</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05228"></a>05228 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05229"></a>05229     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a36c08bbfab7d3b256906525f3c2f95a7">c0_wake</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05230"></a>05230 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05231"></a>05231     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac1e546f68ad24720d2a5599aa417d62b">crs0_dr</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05232"></a>05232 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05233"></a>05233     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac7fee6d55bae642d7b0b6110cc66b295">c0_se</a>                        : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05234"></a>05234 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05235"></a>05235     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a29f63f4da589bac06c2db8a1484917ef">crs0_er</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05236"></a>05236 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05237"></a>05237     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3cfeadd9aee6f9913d5365561c1adb5f">c0_aeri</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05238"></a>05238 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05239"></a>05239     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aa76a15b48eb016ac94d4dd617bbcdda6">reserved_15_18</a>               : 4;
<a name="l05240"></a>05240     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a1ddcad55191e47dce1eb763435aa8550">dtime1</a>                       : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05241"></a>05241 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05242"></a>05242     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#affce84cc575159f51b1ae8d272b15ee5">dtime0</a>                       : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05243"></a>05243 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05244"></a>05244     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a7e53c2afe95cade41caf421abca52678">dcnt1</a>                        : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05245"></a>05245 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05246"></a>05246     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a09fbbc20e258e82cc646ccbc9a065579">dcnt0</a>                        : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05247"></a>05247 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05248"></a>05248     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a43234936444285d0d9559e883c7555f5">dma1fi</a>                       : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05249"></a>05249 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05250"></a>05250     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3b4ce63a08531e52b89c22547c27a6b4">dma0fi</a>                       : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05251"></a>05251 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05252"></a>05252     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a8d1dd4679ed9f2042afbd8143a9845db">reserved_8_8</a>                 : 1;
<a name="l05253"></a>05253     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ae570ec72ca8218dcbb2557f350c79118">dma3dbo</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05254"></a>05254 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05255"></a>05255     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a67e7a31fc043b4e880cc1a9347669b8b">dma2dbo</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05256"></a>05256 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05257"></a>05257     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a20c5c4c3323c52b2ce108f9545541a12">dma1dbo</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05258"></a>05258 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05259"></a>05259     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a24f737a6285cfa90efa8f733506a0dc0">dma0dbo</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05260"></a>05260 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05261"></a>05261     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a55cbd33cd3fb0affa45a8c8d93517682">iob2big</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05262"></a>05262 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05263"></a>05263     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a2736b4ec2a20502e026426ef61f9f8a8">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05264"></a>05264 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05265"></a>05265     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a7b02e2fdd2458781322e5da3ae4230b3">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05266"></a>05266 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05267"></a>05267     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a9930c3e37bc9a16fd16a6097d888e03c">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Equal to the cooresponding bit if the</span>
<a name="l05268"></a>05268 <span class="comment">                                                         NPEI_INT_SUM register. */</span>
<a name="l05269"></a>05269 <span class="preprocessor">#else</span>
<a name="l05270"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a9930c3e37bc9a16fd16a6097d888e03c">05270</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a9930c3e37bc9a16fd16a6097d888e03c">rml_rto</a>                      : 1;
<a name="l05271"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a7b02e2fdd2458781322e5da3ae4230b3">05271</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a7b02e2fdd2458781322e5da3ae4230b3">rml_wto</a>                      : 1;
<a name="l05272"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a2736b4ec2a20502e026426ef61f9f8a8">05272</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a2736b4ec2a20502e026426ef61f9f8a8">bar0_to</a>                      : 1;
<a name="l05273"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a55cbd33cd3fb0affa45a8c8d93517682">05273</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a55cbd33cd3fb0affa45a8c8d93517682">iob2big</a>                      : 1;
<a name="l05274"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a24f737a6285cfa90efa8f733506a0dc0">05274</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a24f737a6285cfa90efa8f733506a0dc0">dma0dbo</a>                      : 1;
<a name="l05275"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a20c5c4c3323c52b2ce108f9545541a12">05275</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a20c5c4c3323c52b2ce108f9545541a12">dma1dbo</a>                      : 1;
<a name="l05276"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a67e7a31fc043b4e880cc1a9347669b8b">05276</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a67e7a31fc043b4e880cc1a9347669b8b">dma2dbo</a>                      : 1;
<a name="l05277"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ae570ec72ca8218dcbb2557f350c79118">05277</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ae570ec72ca8218dcbb2557f350c79118">dma3dbo</a>                      : 1;
<a name="l05278"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a8d1dd4679ed9f2042afbd8143a9845db">05278</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a8d1dd4679ed9f2042afbd8143a9845db">reserved_8_8</a>                 : 1;
<a name="l05279"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3b4ce63a08531e52b89c22547c27a6b4">05279</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3b4ce63a08531e52b89c22547c27a6b4">dma0fi</a>                       : 1;
<a name="l05280"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a43234936444285d0d9559e883c7555f5">05280</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a43234936444285d0d9559e883c7555f5">dma1fi</a>                       : 1;
<a name="l05281"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a09fbbc20e258e82cc646ccbc9a065579">05281</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a09fbbc20e258e82cc646ccbc9a065579">dcnt0</a>                        : 1;
<a name="l05282"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a7e53c2afe95cade41caf421abca52678">05282</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a7e53c2afe95cade41caf421abca52678">dcnt1</a>                        : 1;
<a name="l05283"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#affce84cc575159f51b1ae8d272b15ee5">05283</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#affce84cc575159f51b1ae8d272b15ee5">dtime0</a>                       : 1;
<a name="l05284"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a1ddcad55191e47dce1eb763435aa8550">05284</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a1ddcad55191e47dce1eb763435aa8550">dtime1</a>                       : 1;
<a name="l05285"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aa76a15b48eb016ac94d4dd617bbcdda6">05285</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aa76a15b48eb016ac94d4dd617bbcdda6">reserved_15_18</a>               : 4;
<a name="l05286"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3cfeadd9aee6f9913d5365561c1adb5f">05286</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3cfeadd9aee6f9913d5365561c1adb5f">c0_aeri</a>                      : 1;
<a name="l05287"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a29f63f4da589bac06c2db8a1484917ef">05287</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a29f63f4da589bac06c2db8a1484917ef">crs0_er</a>                      : 1;
<a name="l05288"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac7fee6d55bae642d7b0b6110cc66b295">05288</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac7fee6d55bae642d7b0b6110cc66b295">c0_se</a>                        : 1;
<a name="l05289"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac1e546f68ad24720d2a5599aa417d62b">05289</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac1e546f68ad24720d2a5599aa417d62b">crs0_dr</a>                      : 1;
<a name="l05290"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a36c08bbfab7d3b256906525f3c2f95a7">05290</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a36c08bbfab7d3b256906525f3c2f95a7">c0_wake</a>                      : 1;
<a name="l05291"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#af88380d1f9ff6b5a0f2fe22bbcce2e53">05291</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#af88380d1f9ff6b5a0f2fe22bbcce2e53">c0_pmei</a>                      : 1;
<a name="l05292"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3ca989c314139147ec0ef78fa7f78e83">05292</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3ca989c314139147ec0ef78fa7f78e83">c0_hpint</a>                     : 1;
<a name="l05293"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a112c7e0bbb635b811413930debdd83f4">05293</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a112c7e0bbb635b811413930debdd83f4">c1_aeri</a>                      : 1;
<a name="l05294"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aa922c5ff182b371a7d7d3d78a698be0a">05294</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aa922c5ff182b371a7d7d3d78a698be0a">crs1_er</a>                      : 1;
<a name="l05295"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acaead3b2a094605ae82ea86459efb4ad">05295</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acaead3b2a094605ae82ea86459efb4ad">c1_se</a>                        : 1;
<a name="l05296"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac35b8b20b4663941a2c3715ca5fe5ebe">05296</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac35b8b20b4663941a2c3715ca5fe5ebe">crs1_dr</a>                      : 1;
<a name="l05297"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ad7753576dd5e75b4c7bdd0cf23cb0622">05297</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ad7753576dd5e75b4c7bdd0cf23cb0622">c1_wake</a>                      : 1;
<a name="l05298"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a24042b01f549dad86232e2bbed8b337e">05298</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a24042b01f549dad86232e2bbed8b337e">c1_pmei</a>                      : 1;
<a name="l05299"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aec3abc3dc8461e9c134c7037243dacd6">05299</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aec3abc3dc8461e9c134c7037243dacd6">c1_hpint</a>                     : 1;
<a name="l05300"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3665d89529ed5eb8f48223bd80975f9a">05300</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a3665d89529ed5eb8f48223bd80975f9a">c0_up_b0</a>                     : 1;
<a name="l05301"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acafb68b9d4f5e85eebcd882b1447bd96">05301</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acafb68b9d4f5e85eebcd882b1447bd96">c0_up_b1</a>                     : 1;
<a name="l05302"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#af61cf724c568b5022d6bf5a815e2dffe">05302</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#af61cf724c568b5022d6bf5a815e2dffe">c0_up_b2</a>                     : 1;
<a name="l05303"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#addcd973b313180a1c539e3d73ace4140">05303</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#addcd973b313180a1c539e3d73ace4140">c0_up_wi</a>                     : 1;
<a name="l05304"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acef8ea8a4e6713da32070152a97cc0fd">05304</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acef8ea8a4e6713da32070152a97cc0fd">c0_up_bx</a>                     : 1;
<a name="l05305"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a723b2cbb645d5412105c50568beb966a">05305</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a723b2cbb645d5412105c50568beb966a">c0_un_b0</a>                     : 1;
<a name="l05306"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a7ff56e2fab6e0499d2b16e029b5f5594">05306</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a7ff56e2fab6e0499d2b16e029b5f5594">c0_un_b1</a>                     : 1;
<a name="l05307"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a281eb6148519217d9f17c28e8f6a2618">05307</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a281eb6148519217d9f17c28e8f6a2618">c0_un_b2</a>                     : 1;
<a name="l05308"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a01b2209667daa8cc632679042c352ea1">05308</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a01b2209667daa8cc632679042c352ea1">c0_un_wi</a>                     : 1;
<a name="l05309"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a5bd3988e2cc0423f1947d50fbc6c109b">05309</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a5bd3988e2cc0423f1947d50fbc6c109b">c0_un_bx</a>                     : 1;
<a name="l05310"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aad639c4898f74a31878337c1986be8dc">05310</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aad639c4898f74a31878337c1986be8dc">c1_up_b0</a>                     : 1;
<a name="l05311"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aea151f9c8aea71f84c4f26a1fcc09b1d">05311</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aea151f9c8aea71f84c4f26a1fcc09b1d">c1_up_b1</a>                     : 1;
<a name="l05312"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ab19d4083076acff7f8e7ce1d6d2d7da9">05312</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ab19d4083076acff7f8e7ce1d6d2d7da9">c1_up_b2</a>                     : 1;
<a name="l05313"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#abbe3aedea7ff3e465e12d88b6067a573">05313</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#abbe3aedea7ff3e465e12d88b6067a573">c1_up_wi</a>                     : 1;
<a name="l05314"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a137af4763f40b1d7b0490fdcbc926e9c">05314</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a137af4763f40b1d7b0490fdcbc926e9c">c1_up_bx</a>                     : 1;
<a name="l05315"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac0a98ff70eac72ae5238d16e6fd76e83">05315</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac0a98ff70eac72ae5238d16e6fd76e83">c1_un_b0</a>                     : 1;
<a name="l05316"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a8e7174d5badd2df55bb81b33e05fc598">05316</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a8e7174d5badd2df55bb81b33e05fc598">c1_un_b1</a>                     : 1;
<a name="l05317"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acc77adbd68c46aa0430d81368f97fa43">05317</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acc77adbd68c46aa0430d81368f97fa43">c1_un_b2</a>                     : 1;
<a name="l05318"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a5d57ae0deb930cc59d262b0c2067dd63">05318</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a5d57ae0deb930cc59d262b0c2067dd63">c1_un_wi</a>                     : 1;
<a name="l05319"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a49c05f2048af90e1c49a25717e24b8ab">05319</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a49c05f2048af90e1c49a25717e24b8ab">c1_un_bx</a>                     : 1;
<a name="l05320"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a60bf86a4a2e1d5c321ae50bdd03fe0b9">05320</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a60bf86a4a2e1d5c321ae50bdd03fe0b9">c0_un_wf</a>                     : 1;
<a name="l05321"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aa4fbee3770476e7bc177d41a4e8ba96a">05321</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#aa4fbee3770476e7bc177d41a4e8ba96a">c1_un_wf</a>                     : 1;
<a name="l05322"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ab4d56197b71fc39b82e33571d286fd4c">05322</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ab4d56197b71fc39b82e33571d286fd4c">c0_up_wf</a>                     : 1;
<a name="l05323"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ab906a332b15da2a6190c3cabfd272847">05323</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ab906a332b15da2a6190c3cabfd272847">c1_up_wf</a>                     : 1;
<a name="l05324"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a4f96da529e58d44a48c40b7bd00ed131">05324</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a4f96da529e58d44a48c40b7bd00ed131">c0_exc</a>                       : 1;
<a name="l05325"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a695b9184c6bf141dcddccfb1c61bdecd">05325</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a695b9184c6bf141dcddccfb1c61bdecd">c1_exc</a>                       : 1;
<a name="l05326"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a9bd0ccd066f0322b732a578262485046">05326</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a9bd0ccd066f0322b732a578262485046">c0_ldwn</a>                      : 1;
<a name="l05327"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a71bc3805f46f28d76511836f53a37e5f">05327</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a71bc3805f46f28d76511836f53a37e5f">c1_ldwn</a>                      : 1;
<a name="l05328"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a61a976d811e1290661c19efe69e4fa61">05328</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#a61a976d811e1290661c19efe69e4fa61">int_a</a>                        : 1;
<a name="l05329"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acc6a1752fc82dab6cee0bb7db88430b3">05329</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#acc6a1752fc82dab6cee0bb7db88430b3">reserved_62_62</a>               : 1;
<a name="l05330"></a><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac97b759ca69d2f435059c09a57596b25">05330</a>     uint64_t <a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html#ac97b759ca69d2f435059c09a57596b25">mio_inta</a>                     : 1;
<a name="l05331"></a>05331 <span class="preprocessor">#endif</span>
<a name="l05332"></a>05332 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__int__sum2.html#a8b45e35a7f1dc15066ba5cbaaa2e55d2">s</a>;
<a name="l05333"></a><a class="code" href="unioncvmx__npei__int__sum2.html#aae1c00d32a69055262e5c3eccbf93f69">05333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html">cvmx_npei_int_sum2_s</a>           <a class="code" href="unioncvmx__npei__int__sum2.html#aae1c00d32a69055262e5c3eccbf93f69">cn52xx</a>;
<a name="l05334"></a><a class="code" href="unioncvmx__npei__int__sum2.html#a5de5e5dd55997ed56df1d96f3e45453f">05334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html">cvmx_npei_int_sum2_s</a>           <a class="code" href="unioncvmx__npei__int__sum2.html#a5de5e5dd55997ed56df1d96f3e45453f">cn52xxp1</a>;
<a name="l05335"></a><a class="code" href="unioncvmx__npei__int__sum2.html#a9f6ee139d37d4b0101801b7146b61656">05335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__int__sum2_1_1cvmx__npei__int__sum2__s.html">cvmx_npei_int_sum2_s</a>           <a class="code" href="unioncvmx__npei__int__sum2.html#a9f6ee139d37d4b0101801b7146b61656">cn56xx</a>;
<a name="l05336"></a>05336 };
<a name="l05337"></a><a class="code" href="cvmx-npei-defs_8h.html#a5e1423afd20b6e2ec7d808adc510058e">05337</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__int__sum2.html" title="cvmx_npei_int_sum2">cvmx_npei_int_sum2</a> <a class="code" href="unioncvmx__npei__int__sum2.html" title="cvmx_npei_int_sum2">cvmx_npei_int_sum2_t</a>;
<a name="l05338"></a>05338 <span class="comment"></span>
<a name="l05339"></a>05339 <span class="comment">/**</span>
<a name="l05340"></a>05340 <span class="comment"> * cvmx_npei_last_win_rdata0</span>
<a name="l05341"></a>05341 <span class="comment"> *</span>
<a name="l05342"></a>05342 <span class="comment"> * NPEI_LAST_WIN_RDATA0 = NPEI Last Window Read Data Port0</span>
<a name="l05343"></a>05343 <span class="comment"> *</span>
<a name="l05344"></a>05344 <span class="comment"> * The data from the last initiated window read.</span>
<a name="l05345"></a>05345 <span class="comment"> */</span>
<a name="l05346"></a><a class="code" href="unioncvmx__npei__last__win__rdata0.html">05346</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__last__win__rdata0.html" title="cvmx_npei_last_win_rdata0">cvmx_npei_last_win_rdata0</a> {
<a name="l05347"></a><a class="code" href="unioncvmx__npei__last__win__rdata0.html#a8c6ae052963a08ab9dd75a23a85ce32f">05347</a>     uint64_t <a class="code" href="unioncvmx__npei__last__win__rdata0.html#a8c6ae052963a08ab9dd75a23a85ce32f">u64</a>;
<a name="l05348"></a><a class="code" href="structcvmx__npei__last__win__rdata0_1_1cvmx__npei__last__win__rdata0__s.html">05348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__last__win__rdata0_1_1cvmx__npei__last__win__rdata0__s.html">cvmx_npei_last_win_rdata0_s</a> {
<a name="l05349"></a>05349 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05350"></a>05350 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__last__win__rdata0_1_1cvmx__npei__last__win__rdata0__s.html#ade14e5b47d7c1ba1d8e15c216845d9a5">data</a>                         : 64; <span class="comment">/**&lt; Last window read data. */</span>
<a name="l05351"></a>05351 <span class="preprocessor">#else</span>
<a name="l05352"></a><a class="code" href="structcvmx__npei__last__win__rdata0_1_1cvmx__npei__last__win__rdata0__s.html#ade14e5b47d7c1ba1d8e15c216845d9a5">05352</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__last__win__rdata0_1_1cvmx__npei__last__win__rdata0__s.html#ade14e5b47d7c1ba1d8e15c216845d9a5">data</a>                         : 64;
<a name="l05353"></a>05353 <span class="preprocessor">#endif</span>
<a name="l05354"></a>05354 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__last__win__rdata0.html#a3008a97c4ce3b6d331d2ff417e8c0d3b">s</a>;
<a name="l05355"></a><a class="code" href="unioncvmx__npei__last__win__rdata0.html#a815265cc45235acb3c2cd70feec1e36f">05355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__last__win__rdata0_1_1cvmx__npei__last__win__rdata0__s.html">cvmx_npei_last_win_rdata0_s</a>    <a class="code" href="unioncvmx__npei__last__win__rdata0.html#a815265cc45235acb3c2cd70feec1e36f">cn52xx</a>;
<a name="l05356"></a><a class="code" href="unioncvmx__npei__last__win__rdata0.html#a24782f80a6595cb40eb85e461296797c">05356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__last__win__rdata0_1_1cvmx__npei__last__win__rdata0__s.html">cvmx_npei_last_win_rdata0_s</a>    <a class="code" href="unioncvmx__npei__last__win__rdata0.html#a24782f80a6595cb40eb85e461296797c">cn52xxp1</a>;
<a name="l05357"></a><a class="code" href="unioncvmx__npei__last__win__rdata0.html#a7bc3e27b96668df9634f3df52688e83f">05357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__last__win__rdata0_1_1cvmx__npei__last__win__rdata0__s.html">cvmx_npei_last_win_rdata0_s</a>    <a class="code" href="unioncvmx__npei__last__win__rdata0.html#a7bc3e27b96668df9634f3df52688e83f">cn56xx</a>;
<a name="l05358"></a><a class="code" href="unioncvmx__npei__last__win__rdata0.html#a2c14a1f42e248dbafd5805c97085e6e1">05358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__last__win__rdata0_1_1cvmx__npei__last__win__rdata0__s.html">cvmx_npei_last_win_rdata0_s</a>    <a class="code" href="unioncvmx__npei__last__win__rdata0.html#a2c14a1f42e248dbafd5805c97085e6e1">cn56xxp1</a>;
<a name="l05359"></a>05359 };
<a name="l05360"></a><a class="code" href="cvmx-npei-defs_8h.html#ae8fd21e8d29a8bc0e9e4dbb1a5774847">05360</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__last__win__rdata0.html" title="cvmx_npei_last_win_rdata0">cvmx_npei_last_win_rdata0</a> <a class="code" href="unioncvmx__npei__last__win__rdata0.html" title="cvmx_npei_last_win_rdata0">cvmx_npei_last_win_rdata0_t</a>;
<a name="l05361"></a>05361 <span class="comment"></span>
<a name="l05362"></a>05362 <span class="comment">/**</span>
<a name="l05363"></a>05363 <span class="comment"> * cvmx_npei_last_win_rdata1</span>
<a name="l05364"></a>05364 <span class="comment"> *</span>
<a name="l05365"></a>05365 <span class="comment"> * NPEI_LAST_WIN_RDATA1 = NPEI Last Window Read Data Port1</span>
<a name="l05366"></a>05366 <span class="comment"> *</span>
<a name="l05367"></a>05367 <span class="comment"> * The data from the last initiated window read.</span>
<a name="l05368"></a>05368 <span class="comment"> */</span>
<a name="l05369"></a><a class="code" href="unioncvmx__npei__last__win__rdata1.html">05369</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__last__win__rdata1.html" title="cvmx_npei_last_win_rdata1">cvmx_npei_last_win_rdata1</a> {
<a name="l05370"></a><a class="code" href="unioncvmx__npei__last__win__rdata1.html#a9785c7c8830cb656af3d1a55cd1f3bb1">05370</a>     uint64_t <a class="code" href="unioncvmx__npei__last__win__rdata1.html#a9785c7c8830cb656af3d1a55cd1f3bb1">u64</a>;
<a name="l05371"></a><a class="code" href="structcvmx__npei__last__win__rdata1_1_1cvmx__npei__last__win__rdata1__s.html">05371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__last__win__rdata1_1_1cvmx__npei__last__win__rdata1__s.html">cvmx_npei_last_win_rdata1_s</a> {
<a name="l05372"></a>05372 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05373"></a>05373 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__last__win__rdata1_1_1cvmx__npei__last__win__rdata1__s.html#ab255bc4e420e0c5aa8a3b6a8dd81fb1c">data</a>                         : 64; <span class="comment">/**&lt; Last window read data. */</span>
<a name="l05374"></a>05374 <span class="preprocessor">#else</span>
<a name="l05375"></a><a class="code" href="structcvmx__npei__last__win__rdata1_1_1cvmx__npei__last__win__rdata1__s.html#ab255bc4e420e0c5aa8a3b6a8dd81fb1c">05375</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__last__win__rdata1_1_1cvmx__npei__last__win__rdata1__s.html#ab255bc4e420e0c5aa8a3b6a8dd81fb1c">data</a>                         : 64;
<a name="l05376"></a>05376 <span class="preprocessor">#endif</span>
<a name="l05377"></a>05377 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__last__win__rdata1.html#a0e8172e2be49e3d2cd6c4fed99c6756d">s</a>;
<a name="l05378"></a><a class="code" href="unioncvmx__npei__last__win__rdata1.html#a6e704a43dc4ffd7713f620a9dcba212b">05378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__last__win__rdata1_1_1cvmx__npei__last__win__rdata1__s.html">cvmx_npei_last_win_rdata1_s</a>    <a class="code" href="unioncvmx__npei__last__win__rdata1.html#a6e704a43dc4ffd7713f620a9dcba212b">cn52xx</a>;
<a name="l05379"></a><a class="code" href="unioncvmx__npei__last__win__rdata1.html#a1d2b1966371a9d586dc0873cdb56313f">05379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__last__win__rdata1_1_1cvmx__npei__last__win__rdata1__s.html">cvmx_npei_last_win_rdata1_s</a>    <a class="code" href="unioncvmx__npei__last__win__rdata1.html#a1d2b1966371a9d586dc0873cdb56313f">cn52xxp1</a>;
<a name="l05380"></a><a class="code" href="unioncvmx__npei__last__win__rdata1.html#a31fe3187cdd74b4e77a3eae48d0ea2b4">05380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__last__win__rdata1_1_1cvmx__npei__last__win__rdata1__s.html">cvmx_npei_last_win_rdata1_s</a>    <a class="code" href="unioncvmx__npei__last__win__rdata1.html#a31fe3187cdd74b4e77a3eae48d0ea2b4">cn56xx</a>;
<a name="l05381"></a><a class="code" href="unioncvmx__npei__last__win__rdata1.html#ae6c15a2c471df658a961ce2b75c6c5ce">05381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__last__win__rdata1_1_1cvmx__npei__last__win__rdata1__s.html">cvmx_npei_last_win_rdata1_s</a>    <a class="code" href="unioncvmx__npei__last__win__rdata1.html#ae6c15a2c471df658a961ce2b75c6c5ce">cn56xxp1</a>;
<a name="l05382"></a>05382 };
<a name="l05383"></a><a class="code" href="cvmx-npei-defs_8h.html#a5321c7740cbf073cb9e3d99f94f57d08">05383</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__last__win__rdata1.html" title="cvmx_npei_last_win_rdata1">cvmx_npei_last_win_rdata1</a> <a class="code" href="unioncvmx__npei__last__win__rdata1.html" title="cvmx_npei_last_win_rdata1">cvmx_npei_last_win_rdata1_t</a>;
<a name="l05384"></a>05384 <span class="comment"></span>
<a name="l05385"></a>05385 <span class="comment">/**</span>
<a name="l05386"></a>05386 <span class="comment"> * cvmx_npei_mem_access_ctl</span>
<a name="l05387"></a>05387 <span class="comment"> *</span>
<a name="l05388"></a>05388 <span class="comment"> * NPEI_MEM_ACCESS_CTL = NPEI&apos;s Memory Access Control</span>
<a name="l05389"></a>05389 <span class="comment"> *</span>
<a name="l05390"></a>05390 <span class="comment"> * Contains control for access to the PCIe address space.</span>
<a name="l05391"></a>05391 <span class="comment"> */</span>
<a name="l05392"></a><a class="code" href="unioncvmx__npei__mem__access__ctl.html">05392</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__mem__access__ctl.html" title="cvmx_npei_mem_access_ctl">cvmx_npei_mem_access_ctl</a> {
<a name="l05393"></a><a class="code" href="unioncvmx__npei__mem__access__ctl.html#a1257e51d0f976299599309b58387860c">05393</a>     uint64_t <a class="code" href="unioncvmx__npei__mem__access__ctl.html#a1257e51d0f976299599309b58387860c">u64</a>;
<a name="l05394"></a><a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html">05394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html">cvmx_npei_mem_access_ctl_s</a> {
<a name="l05395"></a>05395 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05396"></a>05396 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html#a55ae7b2454216ab6610001239ba73acb">reserved_14_63</a>               : 50;
<a name="l05397"></a>05397     uint64_t <a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html#a46e010ac2d244afc0ac9092c7d683040">max_word</a>                     : 4;  <span class="comment">/**&lt; The maximum number of words to merge into a single</span>
<a name="l05398"></a>05398 <span class="comment">                                                         write operation from the PPs to the PCIe. Legal</span>
<a name="l05399"></a>05399 <span class="comment">                                                         values are 1 to 16, where a &apos;0&apos; is treated as 16. */</span>
<a name="l05400"></a>05400     uint64_t <a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html#ace7a8f56c36b0a14786c8b9b762a216c">timer</a>                        : 10; <span class="comment">/**&lt; When the NPEI starts a PP to PCIe write it waits</span>
<a name="l05401"></a>05401 <span class="comment">                                                         no longer than the value of TIMER in eclks to</span>
<a name="l05402"></a>05402 <span class="comment">                                                         merge additional writes from the PPs into 1</span>
<a name="l05403"></a>05403 <span class="comment">                                                         large write. The values for this field is 1 to</span>
<a name="l05404"></a>05404 <span class="comment">                                                         1024 where a value of &apos;0&apos; is treated as 1024. */</span>
<a name="l05405"></a>05405 <span class="preprocessor">#else</span>
<a name="l05406"></a><a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html#ace7a8f56c36b0a14786c8b9b762a216c">05406</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html#ace7a8f56c36b0a14786c8b9b762a216c">timer</a>                        : 10;
<a name="l05407"></a><a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html#a46e010ac2d244afc0ac9092c7d683040">05407</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html#a46e010ac2d244afc0ac9092c7d683040">max_word</a>                     : 4;
<a name="l05408"></a><a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html#a55ae7b2454216ab6610001239ba73acb">05408</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html#a55ae7b2454216ab6610001239ba73acb">reserved_14_63</a>               : 50;
<a name="l05409"></a>05409 <span class="preprocessor">#endif</span>
<a name="l05410"></a>05410 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__mem__access__ctl.html#a0f17bc79f145b44f31f313e4adf01153">s</a>;
<a name="l05411"></a><a class="code" href="unioncvmx__npei__mem__access__ctl.html#ac4bd88a244f3e955c46e805e4f1de5ed">05411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html">cvmx_npei_mem_access_ctl_s</a>     <a class="code" href="unioncvmx__npei__mem__access__ctl.html#ac4bd88a244f3e955c46e805e4f1de5ed">cn52xx</a>;
<a name="l05412"></a><a class="code" href="unioncvmx__npei__mem__access__ctl.html#ac1830177c8a102d1f815d7b8021ae951">05412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html">cvmx_npei_mem_access_ctl_s</a>     <a class="code" href="unioncvmx__npei__mem__access__ctl.html#ac1830177c8a102d1f815d7b8021ae951">cn52xxp1</a>;
<a name="l05413"></a><a class="code" href="unioncvmx__npei__mem__access__ctl.html#a255d2e7b318db584207438d9024f8e70">05413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html">cvmx_npei_mem_access_ctl_s</a>     <a class="code" href="unioncvmx__npei__mem__access__ctl.html#a255d2e7b318db584207438d9024f8e70">cn56xx</a>;
<a name="l05414"></a><a class="code" href="unioncvmx__npei__mem__access__ctl.html#ab0f075f3fcf89677d9ce4ae8f920e588">05414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__mem__access__ctl_1_1cvmx__npei__mem__access__ctl__s.html">cvmx_npei_mem_access_ctl_s</a>     <a class="code" href="unioncvmx__npei__mem__access__ctl.html#ab0f075f3fcf89677d9ce4ae8f920e588">cn56xxp1</a>;
<a name="l05415"></a>05415 };
<a name="l05416"></a><a class="code" href="cvmx-npei-defs_8h.html#ac6d12f9bfde97407184f78801f6def99">05416</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__mem__access__ctl.html" title="cvmx_npei_mem_access_ctl">cvmx_npei_mem_access_ctl</a> <a class="code" href="unioncvmx__npei__mem__access__ctl.html" title="cvmx_npei_mem_access_ctl">cvmx_npei_mem_access_ctl_t</a>;
<a name="l05417"></a>05417 <span class="comment"></span>
<a name="l05418"></a>05418 <span class="comment">/**</span>
<a name="l05419"></a>05419 <span class="comment"> * cvmx_npei_mem_access_subid#</span>
<a name="l05420"></a>05420 <span class="comment"> *</span>
<a name="l05421"></a>05421 <span class="comment"> * NPEI_MEM_ACCESS_SUBIDX = NPEI Memory Access SubidX Register</span>
<a name="l05422"></a>05422 <span class="comment"> *</span>
<a name="l05423"></a>05423 <span class="comment"> * Contains address index and control bits for access to memory from Core PPs.</span>
<a name="l05424"></a>05424 <span class="comment"> */</span>
<a name="l05425"></a><a class="code" href="unioncvmx__npei__mem__access__subidx.html">05425</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__mem__access__subidx.html" title="cvmx_npei_mem_access_subid#">cvmx_npei_mem_access_subidx</a> {
<a name="l05426"></a><a class="code" href="unioncvmx__npei__mem__access__subidx.html#a277889fc7582d367f0f6e34bc3bd78ec">05426</a>     uint64_t <a class="code" href="unioncvmx__npei__mem__access__subidx.html#a277889fc7582d367f0f6e34bc3bd78ec">u64</a>;
<a name="l05427"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html">05427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html">cvmx_npei_mem_access_subidx_s</a> {
<a name="l05428"></a>05428 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05429"></a>05429 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#aadbe5fd7c17f2592dc40a8233adeff34">reserved_42_63</a>               : 22;
<a name="l05430"></a>05430     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a62f6f10e15938b0193192b9db389259d">zero</a>                         : 1;  <span class="comment">/**&lt; Causes all byte reads to be zero length reads.</span>
<a name="l05431"></a>05431 <span class="comment">                                                         Returns to the EXEC a zero for all read data. */</span>
<a name="l05432"></a>05432     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#aa56d3072348fe4c5fef649f4e57e0b49">port</a>                         : 2;  <span class="comment">/**&lt; Port the request is sent to. */</span>
<a name="l05433"></a>05433     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#abf9681d93c88fa73d2999c956b8d8a67">nmerge</a>                       : 1;  <span class="comment">/**&lt; No merging is allowed in this window. */</span>
<a name="l05434"></a>05434     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a6062f9839bef72e99369bbf9bbd88d1f">esr</a>                          : 2;  <span class="comment">/**&lt; Endian-swap for Reads. */</span>
<a name="l05435"></a>05435     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a13d58a8908690103b42ecff35ebd27d1">esw</a>                          : 2;  <span class="comment">/**&lt; Endian-swap for Writes. */</span>
<a name="l05436"></a>05436     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#aa830d66618fd6c862124de808babee8c">nsr</a>                          : 1;  <span class="comment">/**&lt; No Snoop for Reads. */</span>
<a name="l05437"></a>05437     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#ab28957501a4697f91672ad03690923f6">nsw</a>                          : 1;  <span class="comment">/**&lt; No Snoop for Writes. */</span>
<a name="l05438"></a>05438     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a6193a2f38858193050ce1326b4540b88">ror</a>                          : 1;  <span class="comment">/**&lt; Relaxed Ordering for Reads. */</span>
<a name="l05439"></a>05439     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a5ead6328a77d868dd5d9f5883eb2720f">row</a>                          : 1;  <span class="comment">/**&lt; Relaxed Ordering for Writes. */</span>
<a name="l05440"></a>05440     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a515d65a9d79ffd372a5bfba736dc48d8">ba</a>                           : 30; <span class="comment">/**&lt; PCIe Adddress Bits &lt;63:34&gt;. */</span>
<a name="l05441"></a>05441 <span class="preprocessor">#else</span>
<a name="l05442"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a515d65a9d79ffd372a5bfba736dc48d8">05442</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a515d65a9d79ffd372a5bfba736dc48d8">ba</a>                           : 30;
<a name="l05443"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a5ead6328a77d868dd5d9f5883eb2720f">05443</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a5ead6328a77d868dd5d9f5883eb2720f">row</a>                          : 1;
<a name="l05444"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a6193a2f38858193050ce1326b4540b88">05444</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a6193a2f38858193050ce1326b4540b88">ror</a>                          : 1;
<a name="l05445"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#ab28957501a4697f91672ad03690923f6">05445</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#ab28957501a4697f91672ad03690923f6">nsw</a>                          : 1;
<a name="l05446"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#aa830d66618fd6c862124de808babee8c">05446</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#aa830d66618fd6c862124de808babee8c">nsr</a>                          : 1;
<a name="l05447"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a13d58a8908690103b42ecff35ebd27d1">05447</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a13d58a8908690103b42ecff35ebd27d1">esw</a>                          : 2;
<a name="l05448"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a6062f9839bef72e99369bbf9bbd88d1f">05448</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a6062f9839bef72e99369bbf9bbd88d1f">esr</a>                          : 2;
<a name="l05449"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#abf9681d93c88fa73d2999c956b8d8a67">05449</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#abf9681d93c88fa73d2999c956b8d8a67">nmerge</a>                       : 1;
<a name="l05450"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#aa56d3072348fe4c5fef649f4e57e0b49">05450</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#aa56d3072348fe4c5fef649f4e57e0b49">port</a>                         : 2;
<a name="l05451"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a62f6f10e15938b0193192b9db389259d">05451</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#a62f6f10e15938b0193192b9db389259d">zero</a>                         : 1;
<a name="l05452"></a><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#aadbe5fd7c17f2592dc40a8233adeff34">05452</a>     uint64_t <a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html#aadbe5fd7c17f2592dc40a8233adeff34">reserved_42_63</a>               : 22;
<a name="l05453"></a>05453 <span class="preprocessor">#endif</span>
<a name="l05454"></a>05454 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__mem__access__subidx.html#a22e9ffbf07d41353a2e09940a3c07610">s</a>;
<a name="l05455"></a><a class="code" href="unioncvmx__npei__mem__access__subidx.html#ad78a0ec7ee4510c61216df655c096bfc">05455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html">cvmx_npei_mem_access_subidx_s</a>  <a class="code" href="unioncvmx__npei__mem__access__subidx.html#ad78a0ec7ee4510c61216df655c096bfc">cn52xx</a>;
<a name="l05456"></a><a class="code" href="unioncvmx__npei__mem__access__subidx.html#a7fe66b57128037f0d64b3b9e1814681b">05456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html">cvmx_npei_mem_access_subidx_s</a>  <a class="code" href="unioncvmx__npei__mem__access__subidx.html#a7fe66b57128037f0d64b3b9e1814681b">cn52xxp1</a>;
<a name="l05457"></a><a class="code" href="unioncvmx__npei__mem__access__subidx.html#aea16a5f3823d6e4b517141bd996a7145">05457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html">cvmx_npei_mem_access_subidx_s</a>  <a class="code" href="unioncvmx__npei__mem__access__subidx.html#aea16a5f3823d6e4b517141bd996a7145">cn56xx</a>;
<a name="l05458"></a><a class="code" href="unioncvmx__npei__mem__access__subidx.html#ac96c4c5eb107d70853a00b70aa468076">05458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__mem__access__subidx_1_1cvmx__npei__mem__access__subidx__s.html">cvmx_npei_mem_access_subidx_s</a>  <a class="code" href="unioncvmx__npei__mem__access__subidx.html#ac96c4c5eb107d70853a00b70aa468076">cn56xxp1</a>;
<a name="l05459"></a>05459 };
<a name="l05460"></a><a class="code" href="cvmx-npei-defs_8h.html#a73b01dfb8d6836de1428988dfeaa649d">05460</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__mem__access__subidx.html" title="cvmx_npei_mem_access_subid#">cvmx_npei_mem_access_subidx</a> <a class="code" href="unioncvmx__npei__mem__access__subidx.html" title="cvmx_npei_mem_access_subid#">cvmx_npei_mem_access_subidx_t</a>;
<a name="l05461"></a>05461 <span class="comment"></span>
<a name="l05462"></a>05462 <span class="comment">/**</span>
<a name="l05463"></a>05463 <span class="comment"> * cvmx_npei_msi_enb0</span>
<a name="l05464"></a>05464 <span class="comment"> *</span>
<a name="l05465"></a>05465 <span class="comment"> * NPEI_MSI_ENB0 = NPEI MSI Enable0</span>
<a name="l05466"></a>05466 <span class="comment"> *</span>
<a name="l05467"></a>05467 <span class="comment"> * Used to enable the interrupt generation for the bits in the NPEI_MSI_RCV0.</span>
<a name="l05468"></a>05468 <span class="comment"> */</span>
<a name="l05469"></a><a class="code" href="unioncvmx__npei__msi__enb0.html">05469</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__enb0.html" title="cvmx_npei_msi_enb0">cvmx_npei_msi_enb0</a> {
<a name="l05470"></a><a class="code" href="unioncvmx__npei__msi__enb0.html#a08b17eb95aed33123a8ff90e2086ecc8">05470</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__enb0.html#a08b17eb95aed33123a8ff90e2086ecc8">u64</a>;
<a name="l05471"></a><a class="code" href="structcvmx__npei__msi__enb0_1_1cvmx__npei__msi__enb0__s.html">05471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb0_1_1cvmx__npei__msi__enb0__s.html">cvmx_npei_msi_enb0_s</a> {
<a name="l05472"></a>05472 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05473"></a>05473 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__enb0_1_1cvmx__npei__msi__enb0__s.html#aadc77e69861bebe90ff6b8889cce8421">enb</a>                          : 64; <span class="comment">/**&lt; Enables bit [63:0] of NPEI_MSI_RCV0. */</span>
<a name="l05474"></a>05474 <span class="preprocessor">#else</span>
<a name="l05475"></a><a class="code" href="structcvmx__npei__msi__enb0_1_1cvmx__npei__msi__enb0__s.html#aadc77e69861bebe90ff6b8889cce8421">05475</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__enb0_1_1cvmx__npei__msi__enb0__s.html#aadc77e69861bebe90ff6b8889cce8421">enb</a>                          : 64;
<a name="l05476"></a>05476 <span class="preprocessor">#endif</span>
<a name="l05477"></a>05477 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__enb0.html#aee840a03aaea56024ba2f96cb6d09660">s</a>;
<a name="l05478"></a><a class="code" href="unioncvmx__npei__msi__enb0.html#adefe98c9988c4cb71a69fe0bb382de38">05478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb0_1_1cvmx__npei__msi__enb0__s.html">cvmx_npei_msi_enb0_s</a>           <a class="code" href="unioncvmx__npei__msi__enb0.html#adefe98c9988c4cb71a69fe0bb382de38">cn52xx</a>;
<a name="l05479"></a><a class="code" href="unioncvmx__npei__msi__enb0.html#afadcb3ba3734c9c46746e1fb990031c5">05479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb0_1_1cvmx__npei__msi__enb0__s.html">cvmx_npei_msi_enb0_s</a>           <a class="code" href="unioncvmx__npei__msi__enb0.html#afadcb3ba3734c9c46746e1fb990031c5">cn52xxp1</a>;
<a name="l05480"></a><a class="code" href="unioncvmx__npei__msi__enb0.html#aeaecb6ac80663788cb8c5c3b043ceadb">05480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb0_1_1cvmx__npei__msi__enb0__s.html">cvmx_npei_msi_enb0_s</a>           <a class="code" href="unioncvmx__npei__msi__enb0.html#aeaecb6ac80663788cb8c5c3b043ceadb">cn56xx</a>;
<a name="l05481"></a><a class="code" href="unioncvmx__npei__msi__enb0.html#a29f5afe56134e04cff00caede298752a">05481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb0_1_1cvmx__npei__msi__enb0__s.html">cvmx_npei_msi_enb0_s</a>           <a class="code" href="unioncvmx__npei__msi__enb0.html#a29f5afe56134e04cff00caede298752a">cn56xxp1</a>;
<a name="l05482"></a>05482 };
<a name="l05483"></a><a class="code" href="cvmx-npei-defs_8h.html#ab7aac2a6fad73e5a2df4b6d0c44725e8">05483</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__enb0.html" title="cvmx_npei_msi_enb0">cvmx_npei_msi_enb0</a> <a class="code" href="unioncvmx__npei__msi__enb0.html" title="cvmx_npei_msi_enb0">cvmx_npei_msi_enb0_t</a>;
<a name="l05484"></a>05484 <span class="comment"></span>
<a name="l05485"></a>05485 <span class="comment">/**</span>
<a name="l05486"></a>05486 <span class="comment"> * cvmx_npei_msi_enb1</span>
<a name="l05487"></a>05487 <span class="comment"> *</span>
<a name="l05488"></a>05488 <span class="comment"> * NPEI_MSI_ENB1 = NPEI MSI Enable1</span>
<a name="l05489"></a>05489 <span class="comment"> *</span>
<a name="l05490"></a>05490 <span class="comment"> * Used to enable the interrupt generation for the bits in the NPEI_MSI_RCV1.</span>
<a name="l05491"></a>05491 <span class="comment"> */</span>
<a name="l05492"></a><a class="code" href="unioncvmx__npei__msi__enb1.html">05492</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__enb1.html" title="cvmx_npei_msi_enb1">cvmx_npei_msi_enb1</a> {
<a name="l05493"></a><a class="code" href="unioncvmx__npei__msi__enb1.html#a85f851d293d4698b3fbeee8ed583855f">05493</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__enb1.html#a85f851d293d4698b3fbeee8ed583855f">u64</a>;
<a name="l05494"></a><a class="code" href="structcvmx__npei__msi__enb1_1_1cvmx__npei__msi__enb1__s.html">05494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb1_1_1cvmx__npei__msi__enb1__s.html">cvmx_npei_msi_enb1_s</a> {
<a name="l05495"></a>05495 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05496"></a>05496 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__enb1_1_1cvmx__npei__msi__enb1__s.html#a485dc5d3a3c8caaf0727470b51f1687a">enb</a>                          : 64; <span class="comment">/**&lt; Enables bit [63:0] of NPEI_MSI_RCV1. */</span>
<a name="l05497"></a>05497 <span class="preprocessor">#else</span>
<a name="l05498"></a><a class="code" href="structcvmx__npei__msi__enb1_1_1cvmx__npei__msi__enb1__s.html#a485dc5d3a3c8caaf0727470b51f1687a">05498</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__enb1_1_1cvmx__npei__msi__enb1__s.html#a485dc5d3a3c8caaf0727470b51f1687a">enb</a>                          : 64;
<a name="l05499"></a>05499 <span class="preprocessor">#endif</span>
<a name="l05500"></a>05500 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__enb1.html#a51f7c8a08e900828b01646439a16cec3">s</a>;
<a name="l05501"></a><a class="code" href="unioncvmx__npei__msi__enb1.html#af7ec44ac63b39ee1ed13eb02b476a39e">05501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb1_1_1cvmx__npei__msi__enb1__s.html">cvmx_npei_msi_enb1_s</a>           <a class="code" href="unioncvmx__npei__msi__enb1.html#af7ec44ac63b39ee1ed13eb02b476a39e">cn52xx</a>;
<a name="l05502"></a><a class="code" href="unioncvmx__npei__msi__enb1.html#ab3fa759db76ba041d99ea073e240811d">05502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb1_1_1cvmx__npei__msi__enb1__s.html">cvmx_npei_msi_enb1_s</a>           <a class="code" href="unioncvmx__npei__msi__enb1.html#ab3fa759db76ba041d99ea073e240811d">cn52xxp1</a>;
<a name="l05503"></a><a class="code" href="unioncvmx__npei__msi__enb1.html#adda9cd4458403825ed9fcb044a2a098b">05503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb1_1_1cvmx__npei__msi__enb1__s.html">cvmx_npei_msi_enb1_s</a>           <a class="code" href="unioncvmx__npei__msi__enb1.html#adda9cd4458403825ed9fcb044a2a098b">cn56xx</a>;
<a name="l05504"></a><a class="code" href="unioncvmx__npei__msi__enb1.html#ab8e405c2d6e240b4887261390564f4c7">05504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb1_1_1cvmx__npei__msi__enb1__s.html">cvmx_npei_msi_enb1_s</a>           <a class="code" href="unioncvmx__npei__msi__enb1.html#ab8e405c2d6e240b4887261390564f4c7">cn56xxp1</a>;
<a name="l05505"></a>05505 };
<a name="l05506"></a><a class="code" href="cvmx-npei-defs_8h.html#abdf68299fd7d528d61fbf2ba86bf8284">05506</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__enb1.html" title="cvmx_npei_msi_enb1">cvmx_npei_msi_enb1</a> <a class="code" href="unioncvmx__npei__msi__enb1.html" title="cvmx_npei_msi_enb1">cvmx_npei_msi_enb1_t</a>;
<a name="l05507"></a>05507 <span class="comment"></span>
<a name="l05508"></a>05508 <span class="comment">/**</span>
<a name="l05509"></a>05509 <span class="comment"> * cvmx_npei_msi_enb2</span>
<a name="l05510"></a>05510 <span class="comment"> *</span>
<a name="l05511"></a>05511 <span class="comment"> * NPEI_MSI_ENB2 = NPEI MSI Enable2</span>
<a name="l05512"></a>05512 <span class="comment"> *</span>
<a name="l05513"></a>05513 <span class="comment"> * Used to enable the interrupt generation for the bits in the NPEI_MSI_RCV2.</span>
<a name="l05514"></a>05514 <span class="comment"> */</span>
<a name="l05515"></a><a class="code" href="unioncvmx__npei__msi__enb2.html">05515</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__enb2.html" title="cvmx_npei_msi_enb2">cvmx_npei_msi_enb2</a> {
<a name="l05516"></a><a class="code" href="unioncvmx__npei__msi__enb2.html#a5e71448541e4cab705ba638499813d97">05516</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__enb2.html#a5e71448541e4cab705ba638499813d97">u64</a>;
<a name="l05517"></a><a class="code" href="structcvmx__npei__msi__enb2_1_1cvmx__npei__msi__enb2__s.html">05517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb2_1_1cvmx__npei__msi__enb2__s.html">cvmx_npei_msi_enb2_s</a> {
<a name="l05518"></a>05518 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05519"></a>05519 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__enb2_1_1cvmx__npei__msi__enb2__s.html#a48f3f913c23baf171a6401ecff8221ce">enb</a>                          : 64; <span class="comment">/**&lt; Enables bit [63:0] of NPEI_MSI_RCV2. */</span>
<a name="l05520"></a>05520 <span class="preprocessor">#else</span>
<a name="l05521"></a><a class="code" href="structcvmx__npei__msi__enb2_1_1cvmx__npei__msi__enb2__s.html#a48f3f913c23baf171a6401ecff8221ce">05521</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__enb2_1_1cvmx__npei__msi__enb2__s.html#a48f3f913c23baf171a6401ecff8221ce">enb</a>                          : 64;
<a name="l05522"></a>05522 <span class="preprocessor">#endif</span>
<a name="l05523"></a>05523 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__enb2.html#a3aeaabf626af5b1f2ac06cc71a128d8e">s</a>;
<a name="l05524"></a><a class="code" href="unioncvmx__npei__msi__enb2.html#a9d7740ad2276b1fd2482cd56bf836945">05524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb2_1_1cvmx__npei__msi__enb2__s.html">cvmx_npei_msi_enb2_s</a>           <a class="code" href="unioncvmx__npei__msi__enb2.html#a9d7740ad2276b1fd2482cd56bf836945">cn52xx</a>;
<a name="l05525"></a><a class="code" href="unioncvmx__npei__msi__enb2.html#a202e41a5b918e22174913d2363588957">05525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb2_1_1cvmx__npei__msi__enb2__s.html">cvmx_npei_msi_enb2_s</a>           <a class="code" href="unioncvmx__npei__msi__enb2.html#a202e41a5b918e22174913d2363588957">cn52xxp1</a>;
<a name="l05526"></a><a class="code" href="unioncvmx__npei__msi__enb2.html#aec70e6efb54d051edbd19dac2d8250ac">05526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb2_1_1cvmx__npei__msi__enb2__s.html">cvmx_npei_msi_enb2_s</a>           <a class="code" href="unioncvmx__npei__msi__enb2.html#aec70e6efb54d051edbd19dac2d8250ac">cn56xx</a>;
<a name="l05527"></a><a class="code" href="unioncvmx__npei__msi__enb2.html#a5d04d9053c3c4571d0c676752013219a">05527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb2_1_1cvmx__npei__msi__enb2__s.html">cvmx_npei_msi_enb2_s</a>           <a class="code" href="unioncvmx__npei__msi__enb2.html#a5d04d9053c3c4571d0c676752013219a">cn56xxp1</a>;
<a name="l05528"></a>05528 };
<a name="l05529"></a><a class="code" href="cvmx-npei-defs_8h.html#a481616740cd654fefb0151972bc5ef0d">05529</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__enb2.html" title="cvmx_npei_msi_enb2">cvmx_npei_msi_enb2</a> <a class="code" href="unioncvmx__npei__msi__enb2.html" title="cvmx_npei_msi_enb2">cvmx_npei_msi_enb2_t</a>;
<a name="l05530"></a>05530 <span class="comment"></span>
<a name="l05531"></a>05531 <span class="comment">/**</span>
<a name="l05532"></a>05532 <span class="comment"> * cvmx_npei_msi_enb3</span>
<a name="l05533"></a>05533 <span class="comment"> *</span>
<a name="l05534"></a>05534 <span class="comment"> * NPEI_MSI_ENB3 = NPEI MSI Enable3</span>
<a name="l05535"></a>05535 <span class="comment"> *</span>
<a name="l05536"></a>05536 <span class="comment"> * Used to enable the interrupt generation for the bits in the NPEI_MSI_RCV3.</span>
<a name="l05537"></a>05537 <span class="comment"> */</span>
<a name="l05538"></a><a class="code" href="unioncvmx__npei__msi__enb3.html">05538</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__enb3.html" title="cvmx_npei_msi_enb3">cvmx_npei_msi_enb3</a> {
<a name="l05539"></a><a class="code" href="unioncvmx__npei__msi__enb3.html#a450b876145b4aa80423c5e0ef800e939">05539</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__enb3.html#a450b876145b4aa80423c5e0ef800e939">u64</a>;
<a name="l05540"></a><a class="code" href="structcvmx__npei__msi__enb3_1_1cvmx__npei__msi__enb3__s.html">05540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb3_1_1cvmx__npei__msi__enb3__s.html">cvmx_npei_msi_enb3_s</a> {
<a name="l05541"></a>05541 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05542"></a>05542 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__enb3_1_1cvmx__npei__msi__enb3__s.html#a63db4465cab063ec1785e60dd39737b3">enb</a>                          : 64; <span class="comment">/**&lt; Enables bit [63:0] of NPEI_MSI_RCV3. */</span>
<a name="l05543"></a>05543 <span class="preprocessor">#else</span>
<a name="l05544"></a><a class="code" href="structcvmx__npei__msi__enb3_1_1cvmx__npei__msi__enb3__s.html#a63db4465cab063ec1785e60dd39737b3">05544</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__enb3_1_1cvmx__npei__msi__enb3__s.html#a63db4465cab063ec1785e60dd39737b3">enb</a>                          : 64;
<a name="l05545"></a>05545 <span class="preprocessor">#endif</span>
<a name="l05546"></a>05546 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__enb3.html#a77724565dc8d3a54a11686152951aada">s</a>;
<a name="l05547"></a><a class="code" href="unioncvmx__npei__msi__enb3.html#ac84cd216e57b45040c346d714e287ce1">05547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb3_1_1cvmx__npei__msi__enb3__s.html">cvmx_npei_msi_enb3_s</a>           <a class="code" href="unioncvmx__npei__msi__enb3.html#ac84cd216e57b45040c346d714e287ce1">cn52xx</a>;
<a name="l05548"></a><a class="code" href="unioncvmx__npei__msi__enb3.html#a1ee6a7b87a61fad12f9d049e3f1e6cab">05548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb3_1_1cvmx__npei__msi__enb3__s.html">cvmx_npei_msi_enb3_s</a>           <a class="code" href="unioncvmx__npei__msi__enb3.html#a1ee6a7b87a61fad12f9d049e3f1e6cab">cn52xxp1</a>;
<a name="l05549"></a><a class="code" href="unioncvmx__npei__msi__enb3.html#a67a430a9577e9dfff1856ba7983e90df">05549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb3_1_1cvmx__npei__msi__enb3__s.html">cvmx_npei_msi_enb3_s</a>           <a class="code" href="unioncvmx__npei__msi__enb3.html#a67a430a9577e9dfff1856ba7983e90df">cn56xx</a>;
<a name="l05550"></a><a class="code" href="unioncvmx__npei__msi__enb3.html#a6e646623a9b2c174bda4203f77f0f3af">05550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__enb3_1_1cvmx__npei__msi__enb3__s.html">cvmx_npei_msi_enb3_s</a>           <a class="code" href="unioncvmx__npei__msi__enb3.html#a6e646623a9b2c174bda4203f77f0f3af">cn56xxp1</a>;
<a name="l05551"></a>05551 };
<a name="l05552"></a><a class="code" href="cvmx-npei-defs_8h.html#a497e91ceea753fb9305d2caf02b9260b">05552</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__enb3.html" title="cvmx_npei_msi_enb3">cvmx_npei_msi_enb3</a> <a class="code" href="unioncvmx__npei__msi__enb3.html" title="cvmx_npei_msi_enb3">cvmx_npei_msi_enb3_t</a>;
<a name="l05553"></a>05553 <span class="comment"></span>
<a name="l05554"></a>05554 <span class="comment">/**</span>
<a name="l05555"></a>05555 <span class="comment"> * cvmx_npei_msi_rcv0</span>
<a name="l05556"></a>05556 <span class="comment"> *</span>
<a name="l05557"></a>05557 <span class="comment"> * NPEI_MSI_RCV0 = NPEI MSI Receive0</span>
<a name="l05558"></a>05558 <span class="comment"> *</span>
<a name="l05559"></a>05559 <span class="comment"> * Contains bits [63:0] of the 256 bits oof MSI interrupts.</span>
<a name="l05560"></a>05560 <span class="comment"> */</span>
<a name="l05561"></a><a class="code" href="unioncvmx__npei__msi__rcv0.html">05561</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__rcv0.html" title="cvmx_npei_msi_rcv0">cvmx_npei_msi_rcv0</a> {
<a name="l05562"></a><a class="code" href="unioncvmx__npei__msi__rcv0.html#aa79a3b7066aa7ba976e20d10aa161920">05562</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__rcv0.html#aa79a3b7066aa7ba976e20d10aa161920">u64</a>;
<a name="l05563"></a><a class="code" href="structcvmx__npei__msi__rcv0_1_1cvmx__npei__msi__rcv0__s.html">05563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv0_1_1cvmx__npei__msi__rcv0__s.html">cvmx_npei_msi_rcv0_s</a> {
<a name="l05564"></a>05564 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05565"></a>05565 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__rcv0_1_1cvmx__npei__msi__rcv0__s.html#a5f7d2b97e79248df592db788534b51d5">intr</a>                         : 64; <span class="comment">/**&lt; Bits 63-0 of the 256 bits of MSI interrupt. */</span>
<a name="l05566"></a>05566 <span class="preprocessor">#else</span>
<a name="l05567"></a><a class="code" href="structcvmx__npei__msi__rcv0_1_1cvmx__npei__msi__rcv0__s.html#a5f7d2b97e79248df592db788534b51d5">05567</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__rcv0_1_1cvmx__npei__msi__rcv0__s.html#a5f7d2b97e79248df592db788534b51d5">intr</a>                         : 64;
<a name="l05568"></a>05568 <span class="preprocessor">#endif</span>
<a name="l05569"></a>05569 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__rcv0.html#a911928549b42e906275a8671d15c9f60">s</a>;
<a name="l05570"></a><a class="code" href="unioncvmx__npei__msi__rcv0.html#aa3b94708dcc13eb7c951cd5f221b7782">05570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv0_1_1cvmx__npei__msi__rcv0__s.html">cvmx_npei_msi_rcv0_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv0.html#aa3b94708dcc13eb7c951cd5f221b7782">cn52xx</a>;
<a name="l05571"></a><a class="code" href="unioncvmx__npei__msi__rcv0.html#a9a7f188482d4f4a78cbc62f837163c5b">05571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv0_1_1cvmx__npei__msi__rcv0__s.html">cvmx_npei_msi_rcv0_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv0.html#a9a7f188482d4f4a78cbc62f837163c5b">cn52xxp1</a>;
<a name="l05572"></a><a class="code" href="unioncvmx__npei__msi__rcv0.html#af9f31f3bd3c09444063322a5890d0e08">05572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv0_1_1cvmx__npei__msi__rcv0__s.html">cvmx_npei_msi_rcv0_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv0.html#af9f31f3bd3c09444063322a5890d0e08">cn56xx</a>;
<a name="l05573"></a><a class="code" href="unioncvmx__npei__msi__rcv0.html#a8ee3d19f115a6b6c4569113bf08dfed6">05573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv0_1_1cvmx__npei__msi__rcv0__s.html">cvmx_npei_msi_rcv0_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv0.html#a8ee3d19f115a6b6c4569113bf08dfed6">cn56xxp1</a>;
<a name="l05574"></a>05574 };
<a name="l05575"></a><a class="code" href="cvmx-npei-defs_8h.html#ac16aa4747a81a44b84e3e1c793f32ec7">05575</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__rcv0.html" title="cvmx_npei_msi_rcv0">cvmx_npei_msi_rcv0</a> <a class="code" href="unioncvmx__npei__msi__rcv0.html" title="cvmx_npei_msi_rcv0">cvmx_npei_msi_rcv0_t</a>;
<a name="l05576"></a>05576 <span class="comment"></span>
<a name="l05577"></a>05577 <span class="comment">/**</span>
<a name="l05578"></a>05578 <span class="comment"> * cvmx_npei_msi_rcv1</span>
<a name="l05579"></a>05579 <span class="comment"> *</span>
<a name="l05580"></a>05580 <span class="comment"> * NPEI_MSI_RCV1 = NPEI MSI Receive1</span>
<a name="l05581"></a>05581 <span class="comment"> *</span>
<a name="l05582"></a>05582 <span class="comment"> * Contains bits [127:64] of the 256 bits oof MSI interrupts.</span>
<a name="l05583"></a>05583 <span class="comment"> */</span>
<a name="l05584"></a><a class="code" href="unioncvmx__npei__msi__rcv1.html">05584</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__rcv1.html" title="cvmx_npei_msi_rcv1">cvmx_npei_msi_rcv1</a> {
<a name="l05585"></a><a class="code" href="unioncvmx__npei__msi__rcv1.html#a8928e9fa63ea5bd5446d542e54b96665">05585</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__rcv1.html#a8928e9fa63ea5bd5446d542e54b96665">u64</a>;
<a name="l05586"></a><a class="code" href="structcvmx__npei__msi__rcv1_1_1cvmx__npei__msi__rcv1__s.html">05586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv1_1_1cvmx__npei__msi__rcv1__s.html">cvmx_npei_msi_rcv1_s</a> {
<a name="l05587"></a>05587 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05588"></a>05588 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__rcv1_1_1cvmx__npei__msi__rcv1__s.html#a0c90fd1fe0571b8716e6f0857ac65d27">intr</a>                         : 64; <span class="comment">/**&lt; Bits 127-64 of the 256 bits of MSI interrupt. */</span>
<a name="l05589"></a>05589 <span class="preprocessor">#else</span>
<a name="l05590"></a><a class="code" href="structcvmx__npei__msi__rcv1_1_1cvmx__npei__msi__rcv1__s.html#a0c90fd1fe0571b8716e6f0857ac65d27">05590</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__rcv1_1_1cvmx__npei__msi__rcv1__s.html#a0c90fd1fe0571b8716e6f0857ac65d27">intr</a>                         : 64;
<a name="l05591"></a>05591 <span class="preprocessor">#endif</span>
<a name="l05592"></a>05592 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__rcv1.html#aa26717b9d965bc729d42180f8ded4ea9">s</a>;
<a name="l05593"></a><a class="code" href="unioncvmx__npei__msi__rcv1.html#a397444d9104f7b7d0bebf471849c2dc7">05593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv1_1_1cvmx__npei__msi__rcv1__s.html">cvmx_npei_msi_rcv1_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv1.html#a397444d9104f7b7d0bebf471849c2dc7">cn52xx</a>;
<a name="l05594"></a><a class="code" href="unioncvmx__npei__msi__rcv1.html#aca81e26d21c3e323221a39b6409ae8c9">05594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv1_1_1cvmx__npei__msi__rcv1__s.html">cvmx_npei_msi_rcv1_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv1.html#aca81e26d21c3e323221a39b6409ae8c9">cn52xxp1</a>;
<a name="l05595"></a><a class="code" href="unioncvmx__npei__msi__rcv1.html#a6c4720f9c8b634ac10923536d5a9e0c3">05595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv1_1_1cvmx__npei__msi__rcv1__s.html">cvmx_npei_msi_rcv1_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv1.html#a6c4720f9c8b634ac10923536d5a9e0c3">cn56xx</a>;
<a name="l05596"></a><a class="code" href="unioncvmx__npei__msi__rcv1.html#a1aabf85e03a80cc250d4633d22f4553b">05596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv1_1_1cvmx__npei__msi__rcv1__s.html">cvmx_npei_msi_rcv1_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv1.html#a1aabf85e03a80cc250d4633d22f4553b">cn56xxp1</a>;
<a name="l05597"></a>05597 };
<a name="l05598"></a><a class="code" href="cvmx-npei-defs_8h.html#a2908f3a2912721a6cf1b1e1f02038051">05598</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__rcv1.html" title="cvmx_npei_msi_rcv1">cvmx_npei_msi_rcv1</a> <a class="code" href="unioncvmx__npei__msi__rcv1.html" title="cvmx_npei_msi_rcv1">cvmx_npei_msi_rcv1_t</a>;
<a name="l05599"></a>05599 <span class="comment"></span>
<a name="l05600"></a>05600 <span class="comment">/**</span>
<a name="l05601"></a>05601 <span class="comment"> * cvmx_npei_msi_rcv2</span>
<a name="l05602"></a>05602 <span class="comment"> *</span>
<a name="l05603"></a>05603 <span class="comment"> * NPEI_MSI_RCV2 = NPEI MSI Receive2</span>
<a name="l05604"></a>05604 <span class="comment"> *</span>
<a name="l05605"></a>05605 <span class="comment"> * Contains bits [191:128] of the 256 bits oof MSI interrupts.</span>
<a name="l05606"></a>05606 <span class="comment"> */</span>
<a name="l05607"></a><a class="code" href="unioncvmx__npei__msi__rcv2.html">05607</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__rcv2.html" title="cvmx_npei_msi_rcv2">cvmx_npei_msi_rcv2</a> {
<a name="l05608"></a><a class="code" href="unioncvmx__npei__msi__rcv2.html#a17f82e6fc16d40104da7ba9e6c8fbc50">05608</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__rcv2.html#a17f82e6fc16d40104da7ba9e6c8fbc50">u64</a>;
<a name="l05609"></a><a class="code" href="structcvmx__npei__msi__rcv2_1_1cvmx__npei__msi__rcv2__s.html">05609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv2_1_1cvmx__npei__msi__rcv2__s.html">cvmx_npei_msi_rcv2_s</a> {
<a name="l05610"></a>05610 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05611"></a>05611 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__rcv2_1_1cvmx__npei__msi__rcv2__s.html#afc16de7075332d91934c61c7921d16c1">intr</a>                         : 64; <span class="comment">/**&lt; Bits 191-128 of the 256 bits of MSI interrupt. */</span>
<a name="l05612"></a>05612 <span class="preprocessor">#else</span>
<a name="l05613"></a><a class="code" href="structcvmx__npei__msi__rcv2_1_1cvmx__npei__msi__rcv2__s.html#afc16de7075332d91934c61c7921d16c1">05613</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__rcv2_1_1cvmx__npei__msi__rcv2__s.html#afc16de7075332d91934c61c7921d16c1">intr</a>                         : 64;
<a name="l05614"></a>05614 <span class="preprocessor">#endif</span>
<a name="l05615"></a>05615 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__rcv2.html#afd2f6ea263c82d7bb59040de3ff7e6fb">s</a>;
<a name="l05616"></a><a class="code" href="unioncvmx__npei__msi__rcv2.html#ae76f2117788e2aaa08fde629c344c59a">05616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv2_1_1cvmx__npei__msi__rcv2__s.html">cvmx_npei_msi_rcv2_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv2.html#ae76f2117788e2aaa08fde629c344c59a">cn52xx</a>;
<a name="l05617"></a><a class="code" href="unioncvmx__npei__msi__rcv2.html#a77560c58e81792c431c0e3776d853428">05617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv2_1_1cvmx__npei__msi__rcv2__s.html">cvmx_npei_msi_rcv2_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv2.html#a77560c58e81792c431c0e3776d853428">cn52xxp1</a>;
<a name="l05618"></a><a class="code" href="unioncvmx__npei__msi__rcv2.html#ae22e2efb7083a06bcad2de947eded9de">05618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv2_1_1cvmx__npei__msi__rcv2__s.html">cvmx_npei_msi_rcv2_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv2.html#ae22e2efb7083a06bcad2de947eded9de">cn56xx</a>;
<a name="l05619"></a><a class="code" href="unioncvmx__npei__msi__rcv2.html#aadd08687ca169ed2795ff2093c118749">05619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv2_1_1cvmx__npei__msi__rcv2__s.html">cvmx_npei_msi_rcv2_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv2.html#aadd08687ca169ed2795ff2093c118749">cn56xxp1</a>;
<a name="l05620"></a>05620 };
<a name="l05621"></a><a class="code" href="cvmx-npei-defs_8h.html#a9fa70a7d7bccd3fea388acc3bcdbe60e">05621</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__rcv2.html" title="cvmx_npei_msi_rcv2">cvmx_npei_msi_rcv2</a> <a class="code" href="unioncvmx__npei__msi__rcv2.html" title="cvmx_npei_msi_rcv2">cvmx_npei_msi_rcv2_t</a>;
<a name="l05622"></a>05622 <span class="comment"></span>
<a name="l05623"></a>05623 <span class="comment">/**</span>
<a name="l05624"></a>05624 <span class="comment"> * cvmx_npei_msi_rcv3</span>
<a name="l05625"></a>05625 <span class="comment"> *</span>
<a name="l05626"></a>05626 <span class="comment"> * NPEI_MSI_RCV3 = NPEI MSI Receive3</span>
<a name="l05627"></a>05627 <span class="comment"> *</span>
<a name="l05628"></a>05628 <span class="comment"> * Contains bits [255:192] of the 256 bits oof MSI interrupts.</span>
<a name="l05629"></a>05629 <span class="comment"> */</span>
<a name="l05630"></a><a class="code" href="unioncvmx__npei__msi__rcv3.html">05630</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__rcv3.html" title="cvmx_npei_msi_rcv3">cvmx_npei_msi_rcv3</a> {
<a name="l05631"></a><a class="code" href="unioncvmx__npei__msi__rcv3.html#a260391b9d8f25f06609c8091ea1e25f1">05631</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__rcv3.html#a260391b9d8f25f06609c8091ea1e25f1">u64</a>;
<a name="l05632"></a><a class="code" href="structcvmx__npei__msi__rcv3_1_1cvmx__npei__msi__rcv3__s.html">05632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv3_1_1cvmx__npei__msi__rcv3__s.html">cvmx_npei_msi_rcv3_s</a> {
<a name="l05633"></a>05633 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05634"></a>05634 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__rcv3_1_1cvmx__npei__msi__rcv3__s.html#aa1e119a47113e4b230639a9d6355c254">intr</a>                         : 64; <span class="comment">/**&lt; Bits 255-192 of the 256 bits of MSI interrupt. */</span>
<a name="l05635"></a>05635 <span class="preprocessor">#else</span>
<a name="l05636"></a><a class="code" href="structcvmx__npei__msi__rcv3_1_1cvmx__npei__msi__rcv3__s.html#aa1e119a47113e4b230639a9d6355c254">05636</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__rcv3_1_1cvmx__npei__msi__rcv3__s.html#aa1e119a47113e4b230639a9d6355c254">intr</a>                         : 64;
<a name="l05637"></a>05637 <span class="preprocessor">#endif</span>
<a name="l05638"></a>05638 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__rcv3.html#a8ee2353c1bba82204f488c8f4180b1c7">s</a>;
<a name="l05639"></a><a class="code" href="unioncvmx__npei__msi__rcv3.html#a5df75b429ad46ba520b5bbe0ccc8841c">05639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv3_1_1cvmx__npei__msi__rcv3__s.html">cvmx_npei_msi_rcv3_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv3.html#a5df75b429ad46ba520b5bbe0ccc8841c">cn52xx</a>;
<a name="l05640"></a><a class="code" href="unioncvmx__npei__msi__rcv3.html#ace2e584924152fd3e542cf545c315dd0">05640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv3_1_1cvmx__npei__msi__rcv3__s.html">cvmx_npei_msi_rcv3_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv3.html#ace2e584924152fd3e542cf545c315dd0">cn52xxp1</a>;
<a name="l05641"></a><a class="code" href="unioncvmx__npei__msi__rcv3.html#a2e56d322c59e1a4cb32888eaad7f1e06">05641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv3_1_1cvmx__npei__msi__rcv3__s.html">cvmx_npei_msi_rcv3_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv3.html#a2e56d322c59e1a4cb32888eaad7f1e06">cn56xx</a>;
<a name="l05642"></a><a class="code" href="unioncvmx__npei__msi__rcv3.html#aafb5e2f62140deff922bff85067705b8">05642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rcv3_1_1cvmx__npei__msi__rcv3__s.html">cvmx_npei_msi_rcv3_s</a>           <a class="code" href="unioncvmx__npei__msi__rcv3.html#aafb5e2f62140deff922bff85067705b8">cn56xxp1</a>;
<a name="l05643"></a>05643 };
<a name="l05644"></a><a class="code" href="cvmx-npei-defs_8h.html#a58691d3e94832e2d003e96f1e46272fa">05644</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__rcv3.html" title="cvmx_npei_msi_rcv3">cvmx_npei_msi_rcv3</a> <a class="code" href="unioncvmx__npei__msi__rcv3.html" title="cvmx_npei_msi_rcv3">cvmx_npei_msi_rcv3_t</a>;
<a name="l05645"></a>05645 <span class="comment"></span>
<a name="l05646"></a>05646 <span class="comment">/**</span>
<a name="l05647"></a>05647 <span class="comment"> * cvmx_npei_msi_rd_map</span>
<a name="l05648"></a>05648 <span class="comment"> *</span>
<a name="l05649"></a>05649 <span class="comment"> * NPEI_MSI_RD_MAP = NPEI MSI Read MAP</span>
<a name="l05650"></a>05650 <span class="comment"> *</span>
<a name="l05651"></a>05651 <span class="comment"> * Used to read the mapping function of the NPEI_PCIE_MSI_RCV to NPEI_MSI_RCV registers.</span>
<a name="l05652"></a>05652 <span class="comment"> */</span>
<a name="l05653"></a><a class="code" href="unioncvmx__npei__msi__rd__map.html">05653</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__rd__map.html" title="cvmx_npei_msi_rd_map">cvmx_npei_msi_rd_map</a> {
<a name="l05654"></a><a class="code" href="unioncvmx__npei__msi__rd__map.html#a0f725c8336198d684863b859f0c74eb1">05654</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__rd__map.html#a0f725c8336198d684863b859f0c74eb1">u64</a>;
<a name="l05655"></a><a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html">05655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html">cvmx_npei_msi_rd_map_s</a> {
<a name="l05656"></a>05656 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05657"></a>05657 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html#a7b027a4a2921476a8db001d1fd855497">reserved_16_63</a>               : 48;
<a name="l05658"></a>05658     uint64_t <a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html#a61eb1e1b91d4bbdcc9451644a4e1c012">rd_int</a>                       : 8;  <span class="comment">/**&lt; The value of the map at the location PREVIOUSLY</span>
<a name="l05659"></a>05659 <span class="comment">                                                         written to the MSI_INT field of this register. */</span>
<a name="l05660"></a>05660     uint64_t <a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html#a99f7dddbdb693893f6661f43841aadea">msi_int</a>                      : 8;  <span class="comment">/**&lt; Selects the value that would be received when the</span>
<a name="l05661"></a>05661 <span class="comment">                                                         NPEI_PCIE_MSI_RCV register is written. */</span>
<a name="l05662"></a>05662 <span class="preprocessor">#else</span>
<a name="l05663"></a><a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html#a99f7dddbdb693893f6661f43841aadea">05663</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html#a99f7dddbdb693893f6661f43841aadea">msi_int</a>                      : 8;
<a name="l05664"></a><a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html#a61eb1e1b91d4bbdcc9451644a4e1c012">05664</a>     uint64_t <a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html#a61eb1e1b91d4bbdcc9451644a4e1c012">rd_int</a>                       : 8;
<a name="l05665"></a><a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html#a7b027a4a2921476a8db001d1fd855497">05665</a>     uint64_t <a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html#a7b027a4a2921476a8db001d1fd855497">reserved_16_63</a>               : 48;
<a name="l05666"></a>05666 <span class="preprocessor">#endif</span>
<a name="l05667"></a>05667 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__rd__map.html#ab873fb707144da6e5cf9544f3853b475">s</a>;
<a name="l05668"></a><a class="code" href="unioncvmx__npei__msi__rd__map.html#a7c14fbf35ab0a7cc06cb353d39647abd">05668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html">cvmx_npei_msi_rd_map_s</a>         <a class="code" href="unioncvmx__npei__msi__rd__map.html#a7c14fbf35ab0a7cc06cb353d39647abd">cn52xx</a>;
<a name="l05669"></a><a class="code" href="unioncvmx__npei__msi__rd__map.html#aab253150164372d17a71a0f053522504">05669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html">cvmx_npei_msi_rd_map_s</a>         <a class="code" href="unioncvmx__npei__msi__rd__map.html#aab253150164372d17a71a0f053522504">cn52xxp1</a>;
<a name="l05670"></a><a class="code" href="unioncvmx__npei__msi__rd__map.html#a8510ee08c27a9f2a6a0bdc0ff3ab6a28">05670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html">cvmx_npei_msi_rd_map_s</a>         <a class="code" href="unioncvmx__npei__msi__rd__map.html#a8510ee08c27a9f2a6a0bdc0ff3ab6a28">cn56xx</a>;
<a name="l05671"></a><a class="code" href="unioncvmx__npei__msi__rd__map.html#af132aadff2d028d4f9703eafc7441472">05671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__rd__map_1_1cvmx__npei__msi__rd__map__s.html">cvmx_npei_msi_rd_map_s</a>         <a class="code" href="unioncvmx__npei__msi__rd__map.html#af132aadff2d028d4f9703eafc7441472">cn56xxp1</a>;
<a name="l05672"></a>05672 };
<a name="l05673"></a><a class="code" href="cvmx-npei-defs_8h.html#a82bc4c5d5b198f7f50b498a6e8e508a9">05673</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__rd__map.html" title="cvmx_npei_msi_rd_map">cvmx_npei_msi_rd_map</a> <a class="code" href="unioncvmx__npei__msi__rd__map.html" title="cvmx_npei_msi_rd_map">cvmx_npei_msi_rd_map_t</a>;
<a name="l05674"></a>05674 <span class="comment"></span>
<a name="l05675"></a>05675 <span class="comment">/**</span>
<a name="l05676"></a>05676 <span class="comment"> * cvmx_npei_msi_w1c_enb0</span>
<a name="l05677"></a>05677 <span class="comment"> *</span>
<a name="l05678"></a>05678 <span class="comment"> * NPEI_MSI_W1C_ENB0 = NPEI MSI Write 1 To Clear Enable0</span>
<a name="l05679"></a>05679 <span class="comment"> *</span>
<a name="l05680"></a>05680 <span class="comment"> * Used to clear bits in NPEI_MSI_ENB0. This is a PASS2 register.</span>
<a name="l05681"></a>05681 <span class="comment"> */</span>
<a name="l05682"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb0.html">05682</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1c__enb0.html" title="cvmx_npei_msi_w1c_enb0">cvmx_npei_msi_w1c_enb0</a> {
<a name="l05683"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb0.html#acb1a337ab713916936d6cc79152c16ee">05683</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__w1c__enb0.html#acb1a337ab713916936d6cc79152c16ee">u64</a>;
<a name="l05684"></a><a class="code" href="structcvmx__npei__msi__w1c__enb0_1_1cvmx__npei__msi__w1c__enb0__s.html">05684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb0_1_1cvmx__npei__msi__w1c__enb0__s.html">cvmx_npei_msi_w1c_enb0_s</a> {
<a name="l05685"></a>05685 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05686"></a>05686 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__w1c__enb0_1_1cvmx__npei__msi__w1c__enb0__s.html#ad71cc386e85bc256bfee9b3bb7545313">clr</a>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will clear the</span>
<a name="l05687"></a>05687 <span class="comment">                                                         cooresponding bit in NPEI_MSI_ENB0.</span>
<a name="l05688"></a>05688 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l05689"></a>05689 <span class="preprocessor">#else</span>
<a name="l05690"></a><a class="code" href="structcvmx__npei__msi__w1c__enb0_1_1cvmx__npei__msi__w1c__enb0__s.html#ad71cc386e85bc256bfee9b3bb7545313">05690</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__w1c__enb0_1_1cvmx__npei__msi__w1c__enb0__s.html#ad71cc386e85bc256bfee9b3bb7545313">clr</a>                          : 64;
<a name="l05691"></a>05691 <span class="preprocessor">#endif</span>
<a name="l05692"></a>05692 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__w1c__enb0.html#a3d388c412a782faca0e7a5ec87cd2b6b">s</a>;
<a name="l05693"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb0.html#aa40cf550238876859c1f72fd32b88c80">05693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb0_1_1cvmx__npei__msi__w1c__enb0__s.html">cvmx_npei_msi_w1c_enb0_s</a>       <a class="code" href="unioncvmx__npei__msi__w1c__enb0.html#aa40cf550238876859c1f72fd32b88c80">cn52xx</a>;
<a name="l05694"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb0.html#a8d1a4e820d72a249e6118f19b1a964d3">05694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb0_1_1cvmx__npei__msi__w1c__enb0__s.html">cvmx_npei_msi_w1c_enb0_s</a>       <a class="code" href="unioncvmx__npei__msi__w1c__enb0.html#a8d1a4e820d72a249e6118f19b1a964d3">cn56xx</a>;
<a name="l05695"></a>05695 };
<a name="l05696"></a><a class="code" href="cvmx-npei-defs_8h.html#ad61abc9889d12032ffbfb4955383cc99">05696</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1c__enb0.html" title="cvmx_npei_msi_w1c_enb0">cvmx_npei_msi_w1c_enb0</a> <a class="code" href="unioncvmx__npei__msi__w1c__enb0.html" title="cvmx_npei_msi_w1c_enb0">cvmx_npei_msi_w1c_enb0_t</a>;
<a name="l05697"></a>05697 <span class="comment"></span>
<a name="l05698"></a>05698 <span class="comment">/**</span>
<a name="l05699"></a>05699 <span class="comment"> * cvmx_npei_msi_w1c_enb1</span>
<a name="l05700"></a>05700 <span class="comment"> *</span>
<a name="l05701"></a>05701 <span class="comment"> * NPEI_MSI_W1C_ENB1 = NPEI MSI Write 1 To Clear Enable1</span>
<a name="l05702"></a>05702 <span class="comment"> *</span>
<a name="l05703"></a>05703 <span class="comment"> * Used to clear bits in NPEI_MSI_ENB1. This is a PASS2 register.</span>
<a name="l05704"></a>05704 <span class="comment"> */</span>
<a name="l05705"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb1.html">05705</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1c__enb1.html" title="cvmx_npei_msi_w1c_enb1">cvmx_npei_msi_w1c_enb1</a> {
<a name="l05706"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb1.html#a24160cef9fa63fd47557dac5e278e83c">05706</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__w1c__enb1.html#a24160cef9fa63fd47557dac5e278e83c">u64</a>;
<a name="l05707"></a><a class="code" href="structcvmx__npei__msi__w1c__enb1_1_1cvmx__npei__msi__w1c__enb1__s.html">05707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb1_1_1cvmx__npei__msi__w1c__enb1__s.html">cvmx_npei_msi_w1c_enb1_s</a> {
<a name="l05708"></a>05708 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05709"></a>05709 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__w1c__enb1_1_1cvmx__npei__msi__w1c__enb1__s.html#ae8341640de328d99d62bdb1fcc7dd31f">clr</a>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will clear the</span>
<a name="l05710"></a>05710 <span class="comment">                                                         cooresponding bit in NPEI_MSI_ENB1.</span>
<a name="l05711"></a>05711 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l05712"></a>05712 <span class="preprocessor">#else</span>
<a name="l05713"></a><a class="code" href="structcvmx__npei__msi__w1c__enb1_1_1cvmx__npei__msi__w1c__enb1__s.html#ae8341640de328d99d62bdb1fcc7dd31f">05713</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__w1c__enb1_1_1cvmx__npei__msi__w1c__enb1__s.html#ae8341640de328d99d62bdb1fcc7dd31f">clr</a>                          : 64;
<a name="l05714"></a>05714 <span class="preprocessor">#endif</span>
<a name="l05715"></a>05715 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__w1c__enb1.html#a5f0feddd9daf9c3712dcf993544bc998">s</a>;
<a name="l05716"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb1.html#ae29ec6541c222b1838418cde37bd49a2">05716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb1_1_1cvmx__npei__msi__w1c__enb1__s.html">cvmx_npei_msi_w1c_enb1_s</a>       <a class="code" href="unioncvmx__npei__msi__w1c__enb1.html#ae29ec6541c222b1838418cde37bd49a2">cn52xx</a>;
<a name="l05717"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb1.html#a316db3f23c577fbb7cff7b35bf271afc">05717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb1_1_1cvmx__npei__msi__w1c__enb1__s.html">cvmx_npei_msi_w1c_enb1_s</a>       <a class="code" href="unioncvmx__npei__msi__w1c__enb1.html#a316db3f23c577fbb7cff7b35bf271afc">cn56xx</a>;
<a name="l05718"></a>05718 };
<a name="l05719"></a><a class="code" href="cvmx-npei-defs_8h.html#ae4befae68b3a5d2c8992178c9e4651fd">05719</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1c__enb1.html" title="cvmx_npei_msi_w1c_enb1">cvmx_npei_msi_w1c_enb1</a> <a class="code" href="unioncvmx__npei__msi__w1c__enb1.html" title="cvmx_npei_msi_w1c_enb1">cvmx_npei_msi_w1c_enb1_t</a>;
<a name="l05720"></a>05720 <span class="comment"></span>
<a name="l05721"></a>05721 <span class="comment">/**</span>
<a name="l05722"></a>05722 <span class="comment"> * cvmx_npei_msi_w1c_enb2</span>
<a name="l05723"></a>05723 <span class="comment"> *</span>
<a name="l05724"></a>05724 <span class="comment"> * NPEI_MSI_W1C_ENB2 = NPEI MSI Write 1 To Clear Enable2</span>
<a name="l05725"></a>05725 <span class="comment"> *</span>
<a name="l05726"></a>05726 <span class="comment"> * Used to clear bits in NPEI_MSI_ENB2. This is a PASS2 register.</span>
<a name="l05727"></a>05727 <span class="comment"> */</span>
<a name="l05728"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb2.html">05728</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1c__enb2.html" title="cvmx_npei_msi_w1c_enb2">cvmx_npei_msi_w1c_enb2</a> {
<a name="l05729"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb2.html#ad28e24bec85f76fa4e9c40fb1806fcce">05729</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__w1c__enb2.html#ad28e24bec85f76fa4e9c40fb1806fcce">u64</a>;
<a name="l05730"></a><a class="code" href="structcvmx__npei__msi__w1c__enb2_1_1cvmx__npei__msi__w1c__enb2__s.html">05730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb2_1_1cvmx__npei__msi__w1c__enb2__s.html">cvmx_npei_msi_w1c_enb2_s</a> {
<a name="l05731"></a>05731 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05732"></a>05732 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__w1c__enb2_1_1cvmx__npei__msi__w1c__enb2__s.html#afa3dca25b1956e0d1ef547e1024d4adc">clr</a>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will clear the</span>
<a name="l05733"></a>05733 <span class="comment">                                                         cooresponding bit in NPEI_MSI_ENB2.</span>
<a name="l05734"></a>05734 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l05735"></a>05735 <span class="preprocessor">#else</span>
<a name="l05736"></a><a class="code" href="structcvmx__npei__msi__w1c__enb2_1_1cvmx__npei__msi__w1c__enb2__s.html#afa3dca25b1956e0d1ef547e1024d4adc">05736</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__w1c__enb2_1_1cvmx__npei__msi__w1c__enb2__s.html#afa3dca25b1956e0d1ef547e1024d4adc">clr</a>                          : 64;
<a name="l05737"></a>05737 <span class="preprocessor">#endif</span>
<a name="l05738"></a>05738 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__w1c__enb2.html#ad945df941034ad065cd47b874f3c58a7">s</a>;
<a name="l05739"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb2.html#a10d4c6e6c3f64dcb2b9ef550f7cac720">05739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb2_1_1cvmx__npei__msi__w1c__enb2__s.html">cvmx_npei_msi_w1c_enb2_s</a>       <a class="code" href="unioncvmx__npei__msi__w1c__enb2.html#a10d4c6e6c3f64dcb2b9ef550f7cac720">cn52xx</a>;
<a name="l05740"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb2.html#aef41ef5b1a8162cc7d9e9744b790a639">05740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb2_1_1cvmx__npei__msi__w1c__enb2__s.html">cvmx_npei_msi_w1c_enb2_s</a>       <a class="code" href="unioncvmx__npei__msi__w1c__enb2.html#aef41ef5b1a8162cc7d9e9744b790a639">cn56xx</a>;
<a name="l05741"></a>05741 };
<a name="l05742"></a><a class="code" href="cvmx-npei-defs_8h.html#a07d5c5bcf1bf5852ef4719a4681fe698">05742</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1c__enb2.html" title="cvmx_npei_msi_w1c_enb2">cvmx_npei_msi_w1c_enb2</a> <a class="code" href="unioncvmx__npei__msi__w1c__enb2.html" title="cvmx_npei_msi_w1c_enb2">cvmx_npei_msi_w1c_enb2_t</a>;
<a name="l05743"></a>05743 <span class="comment"></span>
<a name="l05744"></a>05744 <span class="comment">/**</span>
<a name="l05745"></a>05745 <span class="comment"> * cvmx_npei_msi_w1c_enb3</span>
<a name="l05746"></a>05746 <span class="comment"> *</span>
<a name="l05747"></a>05747 <span class="comment"> * NPEI_MSI_W1C_ENB3 = NPEI MSI Write 1 To Clear Enable3</span>
<a name="l05748"></a>05748 <span class="comment"> *</span>
<a name="l05749"></a>05749 <span class="comment"> * Used to clear bits in NPEI_MSI_ENB3. This is a PASS2 register.</span>
<a name="l05750"></a>05750 <span class="comment"> */</span>
<a name="l05751"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb3.html">05751</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1c__enb3.html" title="cvmx_npei_msi_w1c_enb3">cvmx_npei_msi_w1c_enb3</a> {
<a name="l05752"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb3.html#a3219736f508df629f3bbd82a863435bc">05752</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__w1c__enb3.html#a3219736f508df629f3bbd82a863435bc">u64</a>;
<a name="l05753"></a><a class="code" href="structcvmx__npei__msi__w1c__enb3_1_1cvmx__npei__msi__w1c__enb3__s.html">05753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb3_1_1cvmx__npei__msi__w1c__enb3__s.html">cvmx_npei_msi_w1c_enb3_s</a> {
<a name="l05754"></a>05754 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05755"></a>05755 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__w1c__enb3_1_1cvmx__npei__msi__w1c__enb3__s.html#a4e34c86dd9ae1516d8ac197bca55ffcc">clr</a>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will clear the</span>
<a name="l05756"></a>05756 <span class="comment">                                                         cooresponding bit in NPEI_MSI_ENB3.</span>
<a name="l05757"></a>05757 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l05758"></a>05758 <span class="preprocessor">#else</span>
<a name="l05759"></a><a class="code" href="structcvmx__npei__msi__w1c__enb3_1_1cvmx__npei__msi__w1c__enb3__s.html#a4e34c86dd9ae1516d8ac197bca55ffcc">05759</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__w1c__enb3_1_1cvmx__npei__msi__w1c__enb3__s.html#a4e34c86dd9ae1516d8ac197bca55ffcc">clr</a>                          : 64;
<a name="l05760"></a>05760 <span class="preprocessor">#endif</span>
<a name="l05761"></a>05761 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__w1c__enb3.html#ab4082bbe2518fec26f4852481dbe3052">s</a>;
<a name="l05762"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb3.html#a36c262bb2191cc1a22f1fd5c5555bc7c">05762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb3_1_1cvmx__npei__msi__w1c__enb3__s.html">cvmx_npei_msi_w1c_enb3_s</a>       <a class="code" href="unioncvmx__npei__msi__w1c__enb3.html#a36c262bb2191cc1a22f1fd5c5555bc7c">cn52xx</a>;
<a name="l05763"></a><a class="code" href="unioncvmx__npei__msi__w1c__enb3.html#aa3953b7d3f8b2b6fe0a100ef79d40aa7">05763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1c__enb3_1_1cvmx__npei__msi__w1c__enb3__s.html">cvmx_npei_msi_w1c_enb3_s</a>       <a class="code" href="unioncvmx__npei__msi__w1c__enb3.html#aa3953b7d3f8b2b6fe0a100ef79d40aa7">cn56xx</a>;
<a name="l05764"></a>05764 };
<a name="l05765"></a><a class="code" href="cvmx-npei-defs_8h.html#a1d9bdba8c0a478253d8f311d6d6ee21e">05765</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1c__enb3.html" title="cvmx_npei_msi_w1c_enb3">cvmx_npei_msi_w1c_enb3</a> <a class="code" href="unioncvmx__npei__msi__w1c__enb3.html" title="cvmx_npei_msi_w1c_enb3">cvmx_npei_msi_w1c_enb3_t</a>;
<a name="l05766"></a>05766 <span class="comment"></span>
<a name="l05767"></a>05767 <span class="comment">/**</span>
<a name="l05768"></a>05768 <span class="comment"> * cvmx_npei_msi_w1s_enb0</span>
<a name="l05769"></a>05769 <span class="comment"> *</span>
<a name="l05770"></a>05770 <span class="comment"> * NPEI_MSI_W1S_ENB0 = NPEI MSI Write 1 To Set Enable0</span>
<a name="l05771"></a>05771 <span class="comment"> *</span>
<a name="l05772"></a>05772 <span class="comment"> * Used to set bits in NPEI_MSI_ENB0. This is a PASS2 register.</span>
<a name="l05773"></a>05773 <span class="comment"> */</span>
<a name="l05774"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb0.html">05774</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1s__enb0.html" title="cvmx_npei_msi_w1s_enb0">cvmx_npei_msi_w1s_enb0</a> {
<a name="l05775"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb0.html#ac2fea889e0cf148dda2dab7a2dc38e7f">05775</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__w1s__enb0.html#ac2fea889e0cf148dda2dab7a2dc38e7f">u64</a>;
<a name="l05776"></a><a class="code" href="structcvmx__npei__msi__w1s__enb0_1_1cvmx__npei__msi__w1s__enb0__s.html">05776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb0_1_1cvmx__npei__msi__w1s__enb0__s.html">cvmx_npei_msi_w1s_enb0_s</a> {
<a name="l05777"></a>05777 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05778"></a>05778 <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will set the</span>
<a name="l05779"></a>05779 <span class="comment">                                                         cooresponding bit in NPEI_MSI_ENB0.</span>
<a name="l05780"></a>05780 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l05781"></a>05781 <span class="preprocessor">#else</span>
<a name="l05782"></a><a class="code" href="structcvmx__npei__msi__w1s__enb0_1_1cvmx__npei__msi__w1s__enb0__s.html#a242028bd8de6e10ef0ef91e55a22e14d">05782</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64;
<a name="l05783"></a>05783 <span class="preprocessor">#endif</span>
<a name="l05784"></a>05784 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__w1s__enb0.html#aa5d082c02581bb00c592781b26b5f495">s</a>;
<a name="l05785"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb0.html#ad5464728dbe4f4485388470a1f02d956">05785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb0_1_1cvmx__npei__msi__w1s__enb0__s.html">cvmx_npei_msi_w1s_enb0_s</a>       <a class="code" href="unioncvmx__npei__msi__w1s__enb0.html#ad5464728dbe4f4485388470a1f02d956">cn52xx</a>;
<a name="l05786"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb0.html#af4ceb7c33f08253ab89076f7b47bd08b">05786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb0_1_1cvmx__npei__msi__w1s__enb0__s.html">cvmx_npei_msi_w1s_enb0_s</a>       <a class="code" href="unioncvmx__npei__msi__w1s__enb0.html#af4ceb7c33f08253ab89076f7b47bd08b">cn56xx</a>;
<a name="l05787"></a>05787 };
<a name="l05788"></a><a class="code" href="cvmx-npei-defs_8h.html#aaed7f4cfdb723ca419c5edcd46ad09bf">05788</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1s__enb0.html" title="cvmx_npei_msi_w1s_enb0">cvmx_npei_msi_w1s_enb0</a> <a class="code" href="unioncvmx__npei__msi__w1s__enb0.html" title="cvmx_npei_msi_w1s_enb0">cvmx_npei_msi_w1s_enb0_t</a>;
<a name="l05789"></a>05789 <span class="comment"></span>
<a name="l05790"></a>05790 <span class="comment">/**</span>
<a name="l05791"></a>05791 <span class="comment"> * cvmx_npei_msi_w1s_enb1</span>
<a name="l05792"></a>05792 <span class="comment"> *</span>
<a name="l05793"></a>05793 <span class="comment"> * NPEI_MSI_W1S_ENB0 = NPEI MSI Write 1 To Set Enable1</span>
<a name="l05794"></a>05794 <span class="comment"> *</span>
<a name="l05795"></a>05795 <span class="comment"> * Used to set bits in NPEI_MSI_ENB1. This is a PASS2 register.</span>
<a name="l05796"></a>05796 <span class="comment"> */</span>
<a name="l05797"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb1.html">05797</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1s__enb1.html" title="cvmx_npei_msi_w1s_enb1">cvmx_npei_msi_w1s_enb1</a> {
<a name="l05798"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb1.html#ac7ca82e07fd8fcb431d153da319024d1">05798</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__w1s__enb1.html#ac7ca82e07fd8fcb431d153da319024d1">u64</a>;
<a name="l05799"></a><a class="code" href="structcvmx__npei__msi__w1s__enb1_1_1cvmx__npei__msi__w1s__enb1__s.html">05799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb1_1_1cvmx__npei__msi__w1s__enb1__s.html">cvmx_npei_msi_w1s_enb1_s</a> {
<a name="l05800"></a>05800 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05801"></a>05801 <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will set the</span>
<a name="l05802"></a>05802 <span class="comment">                                                         cooresponding bit in NPEI_MSI_ENB1.</span>
<a name="l05803"></a>05803 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l05804"></a>05804 <span class="preprocessor">#else</span>
<a name="l05805"></a><a class="code" href="structcvmx__npei__msi__w1s__enb1_1_1cvmx__npei__msi__w1s__enb1__s.html#a230f2e808b53f73df56e7c54989a7062">05805</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64;
<a name="l05806"></a>05806 <span class="preprocessor">#endif</span>
<a name="l05807"></a>05807 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__w1s__enb1.html#a2aff9dcb272402be983ea8bfba253ad5">s</a>;
<a name="l05808"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb1.html#a1967a04dbf3701b68dbf328cd7fc246c">05808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb1_1_1cvmx__npei__msi__w1s__enb1__s.html">cvmx_npei_msi_w1s_enb1_s</a>       <a class="code" href="unioncvmx__npei__msi__w1s__enb1.html#a1967a04dbf3701b68dbf328cd7fc246c">cn52xx</a>;
<a name="l05809"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb1.html#a67be60b3230bf8609d576d7b2b3cb6be">05809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb1_1_1cvmx__npei__msi__w1s__enb1__s.html">cvmx_npei_msi_w1s_enb1_s</a>       <a class="code" href="unioncvmx__npei__msi__w1s__enb1.html#a67be60b3230bf8609d576d7b2b3cb6be">cn56xx</a>;
<a name="l05810"></a>05810 };
<a name="l05811"></a><a class="code" href="cvmx-npei-defs_8h.html#ad1410f5d22cce31c1322b3450a848d31">05811</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1s__enb1.html" title="cvmx_npei_msi_w1s_enb1">cvmx_npei_msi_w1s_enb1</a> <a class="code" href="unioncvmx__npei__msi__w1s__enb1.html" title="cvmx_npei_msi_w1s_enb1">cvmx_npei_msi_w1s_enb1_t</a>;
<a name="l05812"></a>05812 <span class="comment"></span>
<a name="l05813"></a>05813 <span class="comment">/**</span>
<a name="l05814"></a>05814 <span class="comment"> * cvmx_npei_msi_w1s_enb2</span>
<a name="l05815"></a>05815 <span class="comment"> *</span>
<a name="l05816"></a>05816 <span class="comment"> * NPEI_MSI_W1S_ENB2 = NPEI MSI Write 1 To Set Enable2</span>
<a name="l05817"></a>05817 <span class="comment"> *</span>
<a name="l05818"></a>05818 <span class="comment"> * Used to set bits in NPEI_MSI_ENB2. This is a PASS2 register.</span>
<a name="l05819"></a>05819 <span class="comment"> */</span>
<a name="l05820"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb2.html">05820</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1s__enb2.html" title="cvmx_npei_msi_w1s_enb2">cvmx_npei_msi_w1s_enb2</a> {
<a name="l05821"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb2.html#a9289411ca1ba3903c08fcdb36cbbf485">05821</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__w1s__enb2.html#a9289411ca1ba3903c08fcdb36cbbf485">u64</a>;
<a name="l05822"></a><a class="code" href="structcvmx__npei__msi__w1s__enb2_1_1cvmx__npei__msi__w1s__enb2__s.html">05822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb2_1_1cvmx__npei__msi__w1s__enb2__s.html">cvmx_npei_msi_w1s_enb2_s</a> {
<a name="l05823"></a>05823 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05824"></a>05824 <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will set the</span>
<a name="l05825"></a>05825 <span class="comment">                                                         cooresponding bit in NPEI_MSI_ENB2.</span>
<a name="l05826"></a>05826 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l05827"></a>05827 <span class="preprocessor">#else</span>
<a name="l05828"></a><a class="code" href="structcvmx__npei__msi__w1s__enb2_1_1cvmx__npei__msi__w1s__enb2__s.html#ac1205b474d190f4f6831adb8c43f86e8">05828</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64;
<a name="l05829"></a>05829 <span class="preprocessor">#endif</span>
<a name="l05830"></a>05830 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__w1s__enb2.html#a4b71a2bb0f0be3c8c7f569c231a66fb6">s</a>;
<a name="l05831"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb2.html#a29886b1b093c4114500565e926a043a6">05831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb2_1_1cvmx__npei__msi__w1s__enb2__s.html">cvmx_npei_msi_w1s_enb2_s</a>       <a class="code" href="unioncvmx__npei__msi__w1s__enb2.html#a29886b1b093c4114500565e926a043a6">cn52xx</a>;
<a name="l05832"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb2.html#a9ec03e446fb4e36fe41f93a30cb5e494">05832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb2_1_1cvmx__npei__msi__w1s__enb2__s.html">cvmx_npei_msi_w1s_enb2_s</a>       <a class="code" href="unioncvmx__npei__msi__w1s__enb2.html#a9ec03e446fb4e36fe41f93a30cb5e494">cn56xx</a>;
<a name="l05833"></a>05833 };
<a name="l05834"></a><a class="code" href="cvmx-npei-defs_8h.html#ae26dcabea0249280646ac3b82bb10524">05834</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1s__enb2.html" title="cvmx_npei_msi_w1s_enb2">cvmx_npei_msi_w1s_enb2</a> <a class="code" href="unioncvmx__npei__msi__w1s__enb2.html" title="cvmx_npei_msi_w1s_enb2">cvmx_npei_msi_w1s_enb2_t</a>;
<a name="l05835"></a>05835 <span class="comment"></span>
<a name="l05836"></a>05836 <span class="comment">/**</span>
<a name="l05837"></a>05837 <span class="comment"> * cvmx_npei_msi_w1s_enb3</span>
<a name="l05838"></a>05838 <span class="comment"> *</span>
<a name="l05839"></a>05839 <span class="comment"> * NPEI_MSI_W1S_ENB3 = NPEI MSI Write 1 To Set Enable3</span>
<a name="l05840"></a>05840 <span class="comment"> *</span>
<a name="l05841"></a>05841 <span class="comment"> * Used to set bits in NPEI_MSI_ENB3. This is a PASS2 register.</span>
<a name="l05842"></a>05842 <span class="comment"> */</span>
<a name="l05843"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb3.html">05843</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1s__enb3.html" title="cvmx_npei_msi_w1s_enb3">cvmx_npei_msi_w1s_enb3</a> {
<a name="l05844"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb3.html#a471906d169bf3cdd4b1d993b7a8f2791">05844</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__w1s__enb3.html#a471906d169bf3cdd4b1d993b7a8f2791">u64</a>;
<a name="l05845"></a><a class="code" href="structcvmx__npei__msi__w1s__enb3_1_1cvmx__npei__msi__w1s__enb3__s.html">05845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb3_1_1cvmx__npei__msi__w1s__enb3__s.html">cvmx_npei_msi_w1s_enb3_s</a> {
<a name="l05846"></a>05846 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05847"></a>05847 <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will set the</span>
<a name="l05848"></a>05848 <span class="comment">                                                         cooresponding bit in NPEI_MSI_ENB3.</span>
<a name="l05849"></a>05849 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l05850"></a>05850 <span class="preprocessor">#else</span>
<a name="l05851"></a><a class="code" href="structcvmx__npei__msi__w1s__enb3_1_1cvmx__npei__msi__w1s__enb3__s.html#a23c79710169d265af2753dba0ac10908">05851</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64;
<a name="l05852"></a>05852 <span class="preprocessor">#endif</span>
<a name="l05853"></a>05853 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__w1s__enb3.html#a4c540c219684fe5df75535a1a230607c">s</a>;
<a name="l05854"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb3.html#aba6a3a912fe3739cce3af23c25d69a1c">05854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb3_1_1cvmx__npei__msi__w1s__enb3__s.html">cvmx_npei_msi_w1s_enb3_s</a>       <a class="code" href="unioncvmx__npei__msi__w1s__enb3.html#aba6a3a912fe3739cce3af23c25d69a1c">cn52xx</a>;
<a name="l05855"></a><a class="code" href="unioncvmx__npei__msi__w1s__enb3.html#ae025d9a252a42b15a7bfa20d4fb0af3b">05855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__w1s__enb3_1_1cvmx__npei__msi__w1s__enb3__s.html">cvmx_npei_msi_w1s_enb3_s</a>       <a class="code" href="unioncvmx__npei__msi__w1s__enb3.html#ae025d9a252a42b15a7bfa20d4fb0af3b">cn56xx</a>;
<a name="l05856"></a>05856 };
<a name="l05857"></a><a class="code" href="cvmx-npei-defs_8h.html#a5e024cf62cc01f65021d84628d64af81">05857</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__w1s__enb3.html" title="cvmx_npei_msi_w1s_enb3">cvmx_npei_msi_w1s_enb3</a> <a class="code" href="unioncvmx__npei__msi__w1s__enb3.html" title="cvmx_npei_msi_w1s_enb3">cvmx_npei_msi_w1s_enb3_t</a>;
<a name="l05858"></a>05858 <span class="comment"></span>
<a name="l05859"></a>05859 <span class="comment">/**</span>
<a name="l05860"></a>05860 <span class="comment"> * cvmx_npei_msi_wr_map</span>
<a name="l05861"></a>05861 <span class="comment"> *</span>
<a name="l05862"></a>05862 <span class="comment"> * NPEI_MSI_WR_MAP = NPEI MSI Write MAP</span>
<a name="l05863"></a>05863 <span class="comment"> *</span>
<a name="l05864"></a>05864 <span class="comment"> * Used to write the mapping function of the NPEI_PCIE_MSI_RCV to NPEI_MSI_RCV registers.</span>
<a name="l05865"></a>05865 <span class="comment"> */</span>
<a name="l05866"></a><a class="code" href="unioncvmx__npei__msi__wr__map.html">05866</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__wr__map.html" title="cvmx_npei_msi_wr_map">cvmx_npei_msi_wr_map</a> {
<a name="l05867"></a><a class="code" href="unioncvmx__npei__msi__wr__map.html#ac228596ae251497b7b909f2c7b218039">05867</a>     uint64_t <a class="code" href="unioncvmx__npei__msi__wr__map.html#ac228596ae251497b7b909f2c7b218039">u64</a>;
<a name="l05868"></a><a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html">05868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html">cvmx_npei_msi_wr_map_s</a> {
<a name="l05869"></a>05869 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05870"></a>05870 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html#af826717f8d94a5ac4f0cad1928f5cf83">reserved_16_63</a>               : 48;
<a name="l05871"></a>05871     uint64_t <a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html#a1118d71e12b40295a4abd8b92e9ef900">ciu_int</a>                      : 8;  <span class="comment">/**&lt; Selects which bit in the NPEI_MSI_RCV# (0-255)</span>
<a name="l05872"></a>05872 <span class="comment">                                                         will be set when the value specified in the</span>
<a name="l05873"></a>05873 <span class="comment">                                                         MSI_INT of this register is recevied during a</span>
<a name="l05874"></a>05874 <span class="comment">                                                         write to the NPEI_PCIE_MSI_RCV register. */</span>
<a name="l05875"></a>05875     uint64_t <a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html#a4640be08b382c397a821c5c1d19b7be7">msi_int</a>                      : 8;  <span class="comment">/**&lt; Selects the value that would be received when the</span>
<a name="l05876"></a>05876 <span class="comment">                                                         NPEI_PCIE_MSI_RCV register is written. */</span>
<a name="l05877"></a>05877 <span class="preprocessor">#else</span>
<a name="l05878"></a><a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html#a4640be08b382c397a821c5c1d19b7be7">05878</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html#a4640be08b382c397a821c5c1d19b7be7">msi_int</a>                      : 8;
<a name="l05879"></a><a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html#a1118d71e12b40295a4abd8b92e9ef900">05879</a>     uint64_t <a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html#a1118d71e12b40295a4abd8b92e9ef900">ciu_int</a>                      : 8;
<a name="l05880"></a><a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html#af826717f8d94a5ac4f0cad1928f5cf83">05880</a>     uint64_t <a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html#af826717f8d94a5ac4f0cad1928f5cf83">reserved_16_63</a>               : 48;
<a name="l05881"></a>05881 <span class="preprocessor">#endif</span>
<a name="l05882"></a>05882 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__msi__wr__map.html#a0c3a00b3c13e32b29086aa52be698bac">s</a>;
<a name="l05883"></a><a class="code" href="unioncvmx__npei__msi__wr__map.html#afba1bb3c9855aa6b187606a44930a770">05883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html">cvmx_npei_msi_wr_map_s</a>         <a class="code" href="unioncvmx__npei__msi__wr__map.html#afba1bb3c9855aa6b187606a44930a770">cn52xx</a>;
<a name="l05884"></a><a class="code" href="unioncvmx__npei__msi__wr__map.html#a95167027225d921a579389ab8764adb8">05884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html">cvmx_npei_msi_wr_map_s</a>         <a class="code" href="unioncvmx__npei__msi__wr__map.html#a95167027225d921a579389ab8764adb8">cn52xxp1</a>;
<a name="l05885"></a><a class="code" href="unioncvmx__npei__msi__wr__map.html#a4620258cde8b26594e482e46c5b07e77">05885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html">cvmx_npei_msi_wr_map_s</a>         <a class="code" href="unioncvmx__npei__msi__wr__map.html#a4620258cde8b26594e482e46c5b07e77">cn56xx</a>;
<a name="l05886"></a><a class="code" href="unioncvmx__npei__msi__wr__map.html#a1dff3854fcc9e42f6441b552588ef27f">05886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__msi__wr__map_1_1cvmx__npei__msi__wr__map__s.html">cvmx_npei_msi_wr_map_s</a>         <a class="code" href="unioncvmx__npei__msi__wr__map.html#a1dff3854fcc9e42f6441b552588ef27f">cn56xxp1</a>;
<a name="l05887"></a>05887 };
<a name="l05888"></a><a class="code" href="cvmx-npei-defs_8h.html#acdf98100c90ab510d07233ace0ee0122">05888</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__msi__wr__map.html" title="cvmx_npei_msi_wr_map">cvmx_npei_msi_wr_map</a> <a class="code" href="unioncvmx__npei__msi__wr__map.html" title="cvmx_npei_msi_wr_map">cvmx_npei_msi_wr_map_t</a>;
<a name="l05889"></a>05889 <span class="comment"></span>
<a name="l05890"></a>05890 <span class="comment">/**</span>
<a name="l05891"></a>05891 <span class="comment"> * cvmx_npei_pcie_credit_cnt</span>
<a name="l05892"></a>05892 <span class="comment"> *</span>
<a name="l05893"></a>05893 <span class="comment"> * NPEI_PCIE_CREDIT_CNT = NPEI PCIE Credit Count</span>
<a name="l05894"></a>05894 <span class="comment"> *</span>
<a name="l05895"></a>05895 <span class="comment"> * Contains the number of credits for the pcie port FIFOs used by the NPEI. This value needs to be set BEFORE PCIe traffic</span>
<a name="l05896"></a>05896 <span class="comment"> * flow from NPEI to PCIE Ports starts. A write to this register will cause the credit counts in the NPEI for the two</span>
<a name="l05897"></a>05897 <span class="comment"> * PCIE ports to be reset to the value in this register.</span>
<a name="l05898"></a>05898 <span class="comment"> */</span>
<a name="l05899"></a><a class="code" href="unioncvmx__npei__pcie__credit__cnt.html">05899</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pcie__credit__cnt.html" title="cvmx_npei_pcie_credit_cnt">cvmx_npei_pcie_credit_cnt</a> {
<a name="l05900"></a><a class="code" href="unioncvmx__npei__pcie__credit__cnt.html#a34702eb3f61168e8a52d5003d3c02705">05900</a>     uint64_t <a class="code" href="unioncvmx__npei__pcie__credit__cnt.html#a34702eb3f61168e8a52d5003d3c02705">u64</a>;
<a name="l05901"></a><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html">05901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html">cvmx_npei_pcie_credit_cnt_s</a> {
<a name="l05902"></a>05902 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05903"></a>05903 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a172856dc70f21655f0f308b55a21a34d">reserved_48_63</a>               : 16;
<a name="l05904"></a>05904     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a927c7a90416d6941a608fc0e783f7f17">p1_ccnt</a>                      : 8;  <span class="comment">/**&lt; Port1 C-TLP FIFO Credits.</span>
<a name="l05905"></a>05905 <span class="comment">                                                         Legal values are 0x25 to 0x80. */</span>
<a name="l05906"></a>05906     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a1feeb5532765e0cf08a020ea24fb0e2e">p1_ncnt</a>                      : 8;  <span class="comment">/**&lt; Port1 N-TLP FIFO Credits.</span>
<a name="l05907"></a>05907 <span class="comment">                                                         Legal values are 0x5 to 0x10. */</span>
<a name="l05908"></a>05908     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#acd4a680d9c647b07b669190033e63ffd">p1_pcnt</a>                      : 8;  <span class="comment">/**&lt; Port1 P-TLP FIFO Credits.</span>
<a name="l05909"></a>05909 <span class="comment">                                                         Legal values are 0x25 to 0x80. */</span>
<a name="l05910"></a>05910     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a3da6b3e476aee5b1c0d9d9dbb9cdd732">p0_ccnt</a>                      : 8;  <span class="comment">/**&lt; Port0 C-TLP FIFO Credits.</span>
<a name="l05911"></a>05911 <span class="comment">                                                         Legal values are 0x25 to 0x80. */</span>
<a name="l05912"></a>05912     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a2c3e87b5c19762f45a4cf37fb989ef1c">p0_ncnt</a>                      : 8;  <span class="comment">/**&lt; Port0 N-TLP FIFO Credits.</span>
<a name="l05913"></a>05913 <span class="comment">                                                         Legal values are 0x5 to 0x10. */</span>
<a name="l05914"></a>05914     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a430d60984aa7e36ed9cdbf9fd53f8f65">p0_pcnt</a>                      : 8;  <span class="comment">/**&lt; Port0 P-TLP FIFO Credits.</span>
<a name="l05915"></a>05915 <span class="comment">                                                         Legal values are 0x25 to 0x80. */</span>
<a name="l05916"></a>05916 <span class="preprocessor">#else</span>
<a name="l05917"></a><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a430d60984aa7e36ed9cdbf9fd53f8f65">05917</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a430d60984aa7e36ed9cdbf9fd53f8f65">p0_pcnt</a>                      : 8;
<a name="l05918"></a><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a2c3e87b5c19762f45a4cf37fb989ef1c">05918</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a2c3e87b5c19762f45a4cf37fb989ef1c">p0_ncnt</a>                      : 8;
<a name="l05919"></a><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a3da6b3e476aee5b1c0d9d9dbb9cdd732">05919</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a3da6b3e476aee5b1c0d9d9dbb9cdd732">p0_ccnt</a>                      : 8;
<a name="l05920"></a><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#acd4a680d9c647b07b669190033e63ffd">05920</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#acd4a680d9c647b07b669190033e63ffd">p1_pcnt</a>                      : 8;
<a name="l05921"></a><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a1feeb5532765e0cf08a020ea24fb0e2e">05921</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a1feeb5532765e0cf08a020ea24fb0e2e">p1_ncnt</a>                      : 8;
<a name="l05922"></a><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a927c7a90416d6941a608fc0e783f7f17">05922</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a927c7a90416d6941a608fc0e783f7f17">p1_ccnt</a>                      : 8;
<a name="l05923"></a><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a172856dc70f21655f0f308b55a21a34d">05923</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html#a172856dc70f21655f0f308b55a21a34d">reserved_48_63</a>               : 16;
<a name="l05924"></a>05924 <span class="preprocessor">#endif</span>
<a name="l05925"></a>05925 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pcie__credit__cnt.html#a397b06e56230b5310da635666a03c6a2">s</a>;
<a name="l05926"></a><a class="code" href="unioncvmx__npei__pcie__credit__cnt.html#ae22434b77739b84648d5b55c57bc507f">05926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html">cvmx_npei_pcie_credit_cnt_s</a>    <a class="code" href="unioncvmx__npei__pcie__credit__cnt.html#ae22434b77739b84648d5b55c57bc507f">cn52xx</a>;
<a name="l05927"></a><a class="code" href="unioncvmx__npei__pcie__credit__cnt.html#ab678953d1440faed4ac17b57110f3097">05927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__credit__cnt_1_1cvmx__npei__pcie__credit__cnt__s.html">cvmx_npei_pcie_credit_cnt_s</a>    <a class="code" href="unioncvmx__npei__pcie__credit__cnt.html#ab678953d1440faed4ac17b57110f3097">cn56xx</a>;
<a name="l05928"></a>05928 };
<a name="l05929"></a><a class="code" href="cvmx-npei-defs_8h.html#a91885ed7658369c7b05927d65a13d1a9">05929</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pcie__credit__cnt.html" title="cvmx_npei_pcie_credit_cnt">cvmx_npei_pcie_credit_cnt</a> <a class="code" href="unioncvmx__npei__pcie__credit__cnt.html" title="cvmx_npei_pcie_credit_cnt">cvmx_npei_pcie_credit_cnt_t</a>;
<a name="l05930"></a>05930 <span class="comment"></span>
<a name="l05931"></a>05931 <span class="comment">/**</span>
<a name="l05932"></a>05932 <span class="comment"> * cvmx_npei_pcie_msi_rcv</span>
<a name="l05933"></a>05933 <span class="comment"> *</span>
<a name="l05934"></a>05934 <span class="comment"> * NPEI_PCIE_MSI_RCV = NPEI PCIe MSI Receive</span>
<a name="l05935"></a>05935 <span class="comment"> *</span>
<a name="l05936"></a>05936 <span class="comment"> * Register where MSI writes are directed from the PCIe.</span>
<a name="l05937"></a>05937 <span class="comment"> */</span>
<a name="l05938"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv.html">05938</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pcie__msi__rcv.html" title="cvmx_npei_pcie_msi_rcv">cvmx_npei_pcie_msi_rcv</a> {
<a name="l05939"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#a25de9a78cb4c2d405f0750087db0a060">05939</a>     uint64_t <a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#a25de9a78cb4c2d405f0750087db0a060">u64</a>;
<a name="l05940"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html">05940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html">cvmx_npei_pcie_msi_rcv_s</a> {
<a name="l05941"></a>05941 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05942"></a>05942 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html#a3bba89f7aa6b15ee7b17325289602e57">reserved_8_63</a>                : 56;
<a name="l05943"></a>05943     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html#a3c946623a4cced77234263b4734eff82">intr</a>                         : 8;  <span class="comment">/**&lt; A write to this register will result in a bit in</span>
<a name="l05944"></a>05944 <span class="comment">                                                         one of the NPEI_MSI_RCV# registers being set.</span>
<a name="l05945"></a>05945 <span class="comment">                                                         Which bit is set is dependent on the previously</span>
<a name="l05946"></a>05946 <span class="comment">                                                         written using the NPEI_MSI_WR_MAP register or if</span>
<a name="l05947"></a>05947 <span class="comment">                                                         not previously written the reset value of the MAP. */</span>
<a name="l05948"></a>05948 <span class="preprocessor">#else</span>
<a name="l05949"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html#a3c946623a4cced77234263b4734eff82">05949</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html#a3c946623a4cced77234263b4734eff82">intr</a>                         : 8;
<a name="l05950"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html#a3bba89f7aa6b15ee7b17325289602e57">05950</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html#a3bba89f7aa6b15ee7b17325289602e57">reserved_8_63</a>                : 56;
<a name="l05951"></a>05951 <span class="preprocessor">#endif</span>
<a name="l05952"></a>05952 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#a0ddedb86bd21cfcf8dabd6a3bb60e690">s</a>;
<a name="l05953"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#ae794f4e0fe1201097148dc8f0defdf67">05953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html">cvmx_npei_pcie_msi_rcv_s</a>       <a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#ae794f4e0fe1201097148dc8f0defdf67">cn52xx</a>;
<a name="l05954"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#af65c5fbb9e155bf2fccfd70e8d399cba">05954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html">cvmx_npei_pcie_msi_rcv_s</a>       <a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#af65c5fbb9e155bf2fccfd70e8d399cba">cn52xxp1</a>;
<a name="l05955"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#a09bf7a2bc9a730f796e6bc505917eb78">05955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html">cvmx_npei_pcie_msi_rcv_s</a>       <a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#a09bf7a2bc9a730f796e6bc505917eb78">cn56xx</a>;
<a name="l05956"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#a22f4b908bf47d27c97717df724739138">05956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv_1_1cvmx__npei__pcie__msi__rcv__s.html">cvmx_npei_pcie_msi_rcv_s</a>       <a class="code" href="unioncvmx__npei__pcie__msi__rcv.html#a22f4b908bf47d27c97717df724739138">cn56xxp1</a>;
<a name="l05957"></a>05957 };
<a name="l05958"></a><a class="code" href="cvmx-npei-defs_8h.html#a90e85bea8f967baae55ea5b879f81d30">05958</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pcie__msi__rcv.html" title="cvmx_npei_pcie_msi_rcv">cvmx_npei_pcie_msi_rcv</a> <a class="code" href="unioncvmx__npei__pcie__msi__rcv.html" title="cvmx_npei_pcie_msi_rcv">cvmx_npei_pcie_msi_rcv_t</a>;
<a name="l05959"></a>05959 <span class="comment"></span>
<a name="l05960"></a>05960 <span class="comment">/**</span>
<a name="l05961"></a>05961 <span class="comment"> * cvmx_npei_pcie_msi_rcv_b1</span>
<a name="l05962"></a>05962 <span class="comment"> *</span>
<a name="l05963"></a>05963 <span class="comment"> * NPEI_PCIE_MSI_RCV_B1 = NPEI PCIe MSI Receive Byte 1</span>
<a name="l05964"></a>05964 <span class="comment"> *</span>
<a name="l05965"></a>05965 <span class="comment"> * Register where MSI writes are directed from the PCIe.</span>
<a name="l05966"></a>05966 <span class="comment"> */</span>
<a name="l05967"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html">05967</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html" title="cvmx_npei_pcie_msi_rcv_b1">cvmx_npei_pcie_msi_rcv_b1</a> {
<a name="l05968"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#aa4e502dfe2f8c98fe5d8f87c73233d5c">05968</a>     uint64_t <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#aa4e502dfe2f8c98fe5d8f87c73233d5c">u64</a>;
<a name="l05969"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html">05969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html">cvmx_npei_pcie_msi_rcv_b1_s</a> {
<a name="l05970"></a>05970 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05971"></a>05971 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html#aa8ab7b5a967ba5bccd8dd776496894c1">reserved_16_63</a>               : 48;
<a name="l05972"></a>05972     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html#a65c9718a6823b94a3defe59063e51495">intr</a>                         : 8;  <span class="comment">/**&lt; A write to this register will result in a bit in</span>
<a name="l05973"></a>05973 <span class="comment">                                                         one of the NPEI_MSI_RCV# registers being set.</span>
<a name="l05974"></a>05974 <span class="comment">                                                         Which bit is set is dependent on the previously</span>
<a name="l05975"></a>05975 <span class="comment">                                                         written using the NPEI_MSI_WR_MAP register or if</span>
<a name="l05976"></a>05976 <span class="comment">                                                         not previously written the reset value of the MAP. */</span>
<a name="l05977"></a>05977     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html#ab5e04e0c741e116005627dc378b5d3ad">reserved_0_7</a>                 : 8;
<a name="l05978"></a>05978 <span class="preprocessor">#else</span>
<a name="l05979"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html#ab5e04e0c741e116005627dc378b5d3ad">05979</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html#ab5e04e0c741e116005627dc378b5d3ad">reserved_0_7</a>                 : 8;
<a name="l05980"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html#a65c9718a6823b94a3defe59063e51495">05980</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html#a65c9718a6823b94a3defe59063e51495">intr</a>                         : 8;
<a name="l05981"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html#aa8ab7b5a967ba5bccd8dd776496894c1">05981</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html#aa8ab7b5a967ba5bccd8dd776496894c1">reserved_16_63</a>               : 48;
<a name="l05982"></a>05982 <span class="preprocessor">#endif</span>
<a name="l05983"></a>05983 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#a359fb9c30edfe1c2d9f0d7fd7ab58d1c">s</a>;
<a name="l05984"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#ab9f98db7b2970dd76000ec1b3d52ae5c">05984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html">cvmx_npei_pcie_msi_rcv_b1_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#ab9f98db7b2970dd76000ec1b3d52ae5c">cn52xx</a>;
<a name="l05985"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#a060f57b1237f4fbec537914aaf7e096e">05985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html">cvmx_npei_pcie_msi_rcv_b1_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#a060f57b1237f4fbec537914aaf7e096e">cn52xxp1</a>;
<a name="l05986"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#a658d9f4ade806c8a1e06f6df2e657168">05986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html">cvmx_npei_pcie_msi_rcv_b1_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#a658d9f4ade806c8a1e06f6df2e657168">cn56xx</a>;
<a name="l05987"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#a411d0c752cec930ca73b789a15446427">05987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b1_1_1cvmx__npei__pcie__msi__rcv__b1__s.html">cvmx_npei_pcie_msi_rcv_b1_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html#a411d0c752cec930ca73b789a15446427">cn56xxp1</a>;
<a name="l05988"></a>05988 };
<a name="l05989"></a><a class="code" href="cvmx-npei-defs_8h.html#a8971e48c1c9d9f46cac8d4ddf9cebaa2">05989</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html" title="cvmx_npei_pcie_msi_rcv_b1">cvmx_npei_pcie_msi_rcv_b1</a> <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b1.html" title="cvmx_npei_pcie_msi_rcv_b1">cvmx_npei_pcie_msi_rcv_b1_t</a>;
<a name="l05990"></a>05990 <span class="comment"></span>
<a name="l05991"></a>05991 <span class="comment">/**</span>
<a name="l05992"></a>05992 <span class="comment"> * cvmx_npei_pcie_msi_rcv_b2</span>
<a name="l05993"></a>05993 <span class="comment"> *</span>
<a name="l05994"></a>05994 <span class="comment"> * NPEI_PCIE_MSI_RCV_B2 = NPEI PCIe MSI Receive Byte 2</span>
<a name="l05995"></a>05995 <span class="comment"> *</span>
<a name="l05996"></a>05996 <span class="comment"> * Register where MSI writes are directed from the PCIe.</span>
<a name="l05997"></a>05997 <span class="comment"> */</span>
<a name="l05998"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html">05998</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html" title="cvmx_npei_pcie_msi_rcv_b2">cvmx_npei_pcie_msi_rcv_b2</a> {
<a name="l05999"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#a13173fee20296507928904667482bc05">05999</a>     uint64_t <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#a13173fee20296507928904667482bc05">u64</a>;
<a name="l06000"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html">06000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html">cvmx_npei_pcie_msi_rcv_b2_s</a> {
<a name="l06001"></a>06001 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06002"></a>06002 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html#a2641f2866c55ca04b306f9513c107f0c">reserved_24_63</a>               : 40;
<a name="l06003"></a>06003     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html#a354171a57fa2b2fbbf8bce06be5aeeb5">intr</a>                         : 8;  <span class="comment">/**&lt; A write to this register will result in a bit in</span>
<a name="l06004"></a>06004 <span class="comment">                                                         one of the NPEI_MSI_RCV# registers being set.</span>
<a name="l06005"></a>06005 <span class="comment">                                                         Which bit is set is dependent on the previously</span>
<a name="l06006"></a>06006 <span class="comment">                                                         written using the NPEI_MSI_WR_MAP register or if</span>
<a name="l06007"></a>06007 <span class="comment">                                                         not previously written the reset value of the MAP. */</span>
<a name="l06008"></a>06008     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html#ac1db133cad26c0f682a2a0dddde0ab11">reserved_0_15</a>                : 16;
<a name="l06009"></a>06009 <span class="preprocessor">#else</span>
<a name="l06010"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html#ac1db133cad26c0f682a2a0dddde0ab11">06010</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html#ac1db133cad26c0f682a2a0dddde0ab11">reserved_0_15</a>                : 16;
<a name="l06011"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html#a354171a57fa2b2fbbf8bce06be5aeeb5">06011</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html#a354171a57fa2b2fbbf8bce06be5aeeb5">intr</a>                         : 8;
<a name="l06012"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html#a2641f2866c55ca04b306f9513c107f0c">06012</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html#a2641f2866c55ca04b306f9513c107f0c">reserved_24_63</a>               : 40;
<a name="l06013"></a>06013 <span class="preprocessor">#endif</span>
<a name="l06014"></a>06014 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#a771ff285194696fc15718a11276f6376">s</a>;
<a name="l06015"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#ad6ef1f2b3320029e3f2b9f7e2859ffae">06015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html">cvmx_npei_pcie_msi_rcv_b2_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#ad6ef1f2b3320029e3f2b9f7e2859ffae">cn52xx</a>;
<a name="l06016"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#a1c96cf604b04870f19457089fb4bfa3c">06016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html">cvmx_npei_pcie_msi_rcv_b2_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#a1c96cf604b04870f19457089fb4bfa3c">cn52xxp1</a>;
<a name="l06017"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#ae51c1b3521a41625046f9b1d47d9cabd">06017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html">cvmx_npei_pcie_msi_rcv_b2_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#ae51c1b3521a41625046f9b1d47d9cabd">cn56xx</a>;
<a name="l06018"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#a814f7cb85f7556e5b5c3ea00c43c8f89">06018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b2_1_1cvmx__npei__pcie__msi__rcv__b2__s.html">cvmx_npei_pcie_msi_rcv_b2_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html#a814f7cb85f7556e5b5c3ea00c43c8f89">cn56xxp1</a>;
<a name="l06019"></a>06019 };
<a name="l06020"></a><a class="code" href="cvmx-npei-defs_8h.html#aa383b5d36f53096b3fdd2344e07fef94">06020</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html" title="cvmx_npei_pcie_msi_rcv_b2">cvmx_npei_pcie_msi_rcv_b2</a> <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b2.html" title="cvmx_npei_pcie_msi_rcv_b2">cvmx_npei_pcie_msi_rcv_b2_t</a>;
<a name="l06021"></a>06021 <span class="comment"></span>
<a name="l06022"></a>06022 <span class="comment">/**</span>
<a name="l06023"></a>06023 <span class="comment"> * cvmx_npei_pcie_msi_rcv_b3</span>
<a name="l06024"></a>06024 <span class="comment"> *</span>
<a name="l06025"></a>06025 <span class="comment"> * NPEI_PCIE_MSI_RCV_B3 = NPEI PCIe MSI Receive Byte 3</span>
<a name="l06026"></a>06026 <span class="comment"> *</span>
<a name="l06027"></a>06027 <span class="comment"> * Register where MSI writes are directed from the PCIe.</span>
<a name="l06028"></a>06028 <span class="comment"> */</span>
<a name="l06029"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html">06029</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html" title="cvmx_npei_pcie_msi_rcv_b3">cvmx_npei_pcie_msi_rcv_b3</a> {
<a name="l06030"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#aa316da20ed629fc605f69d827fdc1edf">06030</a>     uint64_t <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#aa316da20ed629fc605f69d827fdc1edf">u64</a>;
<a name="l06031"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html">06031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html">cvmx_npei_pcie_msi_rcv_b3_s</a> {
<a name="l06032"></a>06032 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06033"></a>06033 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html#aa8bef794d4b2cdd52d17e96f08d0a6f3">reserved_32_63</a>               : 32;
<a name="l06034"></a>06034     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html#a447f22bcfe68af2be3c854617a164ce0">intr</a>                         : 8;  <span class="comment">/**&lt; A write to this register will result in a bit in</span>
<a name="l06035"></a>06035 <span class="comment">                                                         one of the NPEI_MSI_RCV# registers being set.</span>
<a name="l06036"></a>06036 <span class="comment">                                                         Which bit is set is dependent on the previously</span>
<a name="l06037"></a>06037 <span class="comment">                                                         written using the NPEI_MSI_WR_MAP register or if</span>
<a name="l06038"></a>06038 <span class="comment">                                                         not previously written the reset value of the MAP. */</span>
<a name="l06039"></a>06039     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html#aab23bdc4f9fb226a3ca19445caab1ab7">reserved_0_23</a>                : 24;
<a name="l06040"></a>06040 <span class="preprocessor">#else</span>
<a name="l06041"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html#aab23bdc4f9fb226a3ca19445caab1ab7">06041</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html#aab23bdc4f9fb226a3ca19445caab1ab7">reserved_0_23</a>                : 24;
<a name="l06042"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html#a447f22bcfe68af2be3c854617a164ce0">06042</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html#a447f22bcfe68af2be3c854617a164ce0">intr</a>                         : 8;
<a name="l06043"></a><a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html#aa8bef794d4b2cdd52d17e96f08d0a6f3">06043</a>     uint64_t <a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html#aa8bef794d4b2cdd52d17e96f08d0a6f3">reserved_32_63</a>               : 32;
<a name="l06044"></a>06044 <span class="preprocessor">#endif</span>
<a name="l06045"></a>06045 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#a5f88ee0c9ec09a570941a16c91eecf53">s</a>;
<a name="l06046"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#a458d54ffba29b25b8d54ed45d6c388dc">06046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html">cvmx_npei_pcie_msi_rcv_b3_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#a458d54ffba29b25b8d54ed45d6c388dc">cn52xx</a>;
<a name="l06047"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#a533703742c85802fec013102106c7e3b">06047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html">cvmx_npei_pcie_msi_rcv_b3_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#a533703742c85802fec013102106c7e3b">cn52xxp1</a>;
<a name="l06048"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#ac6f486a1f5625e633ca9e5f0ef579232">06048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html">cvmx_npei_pcie_msi_rcv_b3_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#ac6f486a1f5625e633ca9e5f0ef579232">cn56xx</a>;
<a name="l06049"></a><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#ae7ab097e9baec016361ab4bdff8ea5c3">06049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pcie__msi__rcv__b3_1_1cvmx__npei__pcie__msi__rcv__b3__s.html">cvmx_npei_pcie_msi_rcv_b3_s</a>    <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html#ae7ab097e9baec016361ab4bdff8ea5c3">cn56xxp1</a>;
<a name="l06050"></a>06050 };
<a name="l06051"></a><a class="code" href="cvmx-npei-defs_8h.html#a086e7c13680f1319571bcc492674de02">06051</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html" title="cvmx_npei_pcie_msi_rcv_b3">cvmx_npei_pcie_msi_rcv_b3</a> <a class="code" href="unioncvmx__npei__pcie__msi__rcv__b3.html" title="cvmx_npei_pcie_msi_rcv_b3">cvmx_npei_pcie_msi_rcv_b3_t</a>;
<a name="l06052"></a>06052 <span class="comment"></span>
<a name="l06053"></a>06053 <span class="comment">/**</span>
<a name="l06054"></a>06054 <span class="comment"> * cvmx_npei_pkt#_cnts</span>
<a name="l06055"></a>06055 <span class="comment"> *</span>
<a name="l06056"></a>06056 <span class="comment"> * NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts</span>
<a name="l06057"></a>06057 <span class="comment"> *</span>
<a name="l06058"></a>06058 <span class="comment"> * The counters for output rings.</span>
<a name="l06059"></a>06059 <span class="comment"> */</span>
<a name="l06060"></a><a class="code" href="unioncvmx__npei__pktx__cnts.html">06060</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__cnts.html" title="cvmx_npei_pkt::_cnts">cvmx_npei_pktx_cnts</a> {
<a name="l06061"></a><a class="code" href="unioncvmx__npei__pktx__cnts.html#a098843fa3565d9254f882803bd746106">06061</a>     uint64_t <a class="code" href="unioncvmx__npei__pktx__cnts.html#a098843fa3565d9254f882803bd746106">u64</a>;
<a name="l06062"></a><a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html">06062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html">cvmx_npei_pktx_cnts_s</a> {
<a name="l06063"></a>06063 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06064"></a>06064 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html#a5fa7d2a893c7c3316703e3710aee45fc">reserved_54_63</a>               : 10;
<a name="l06065"></a>06065     uint64_t <a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html#a31d0862d78390dfe5c3c8f3d7e2b1541">timer</a>                        : 22; <span class="comment">/**&lt; Timer incremented every 1024 core clocks</span>
<a name="l06066"></a>06066 <span class="comment">                                                         when NPEI_PKTS#_CNTS[CNT] is non zero. Field</span>
<a name="l06067"></a>06067 <span class="comment">                                                         cleared when NPEI_PKTS#_CNTS[CNT] goes to 0.</span>
<a name="l06068"></a>06068 <span class="comment">                                                         Field is also cleared when NPEI_PKT_TIME_INT is</span>
<a name="l06069"></a>06069 <span class="comment">                                                         cleared.</span>
<a name="l06070"></a>06070 <span class="comment">                                                         The first increment of this count can occur</span>
<a name="l06071"></a>06071 <span class="comment">                                                         between 0 to 1023 core clocks. */</span>
<a name="l06072"></a>06072     uint64_t <a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html#a135466ccb3d24d95be71ed12e46ebead">cnt</a>                          : 32; <span class="comment">/**&lt; ring counter. This field is incremented as</span>
<a name="l06073"></a>06073 <span class="comment">                                                         packets are sent out and decremented in response to</span>
<a name="l06074"></a>06074 <span class="comment">                                                         writes to this field.</span>
<a name="l06075"></a>06075 <span class="comment">                                                         When NPEI_PKT_OUT_BMODE is &apos;0&apos; a value of 1 is</span>
<a name="l06076"></a>06076 <span class="comment">                                                         added to the register for each packet, when &apos;1&apos;</span>
<a name="l06077"></a>06077 <span class="comment">                                                         and the info-pointer is NOT used the length of the</span>
<a name="l06078"></a>06078 <span class="comment">                                                         packet plus 8 is added, when &apos;1&apos; and info-pointer</span>
<a name="l06079"></a>06079 <span class="comment">                                                         mode IS used the packet length is added to this</span>
<a name="l06080"></a>06080 <span class="comment">                                                         field. */</span>
<a name="l06081"></a>06081 <span class="preprocessor">#else</span>
<a name="l06082"></a><a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html#a135466ccb3d24d95be71ed12e46ebead">06082</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html#a135466ccb3d24d95be71ed12e46ebead">cnt</a>                          : 32;
<a name="l06083"></a><a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html#a31d0862d78390dfe5c3c8f3d7e2b1541">06083</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html#a31d0862d78390dfe5c3c8f3d7e2b1541">timer</a>                        : 22;
<a name="l06084"></a><a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html#a5fa7d2a893c7c3316703e3710aee45fc">06084</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html#a5fa7d2a893c7c3316703e3710aee45fc">reserved_54_63</a>               : 10;
<a name="l06085"></a>06085 <span class="preprocessor">#endif</span>
<a name="l06086"></a>06086 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pktx__cnts.html#afe285d77766c5684b9cddf6e9f2a2e75">s</a>;
<a name="l06087"></a><a class="code" href="unioncvmx__npei__pktx__cnts.html#a76cb578a3f9ef3713ecc01917e9585e8">06087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html">cvmx_npei_pktx_cnts_s</a>          <a class="code" href="unioncvmx__npei__pktx__cnts.html#a76cb578a3f9ef3713ecc01917e9585e8">cn52xx</a>;
<a name="l06088"></a><a class="code" href="unioncvmx__npei__pktx__cnts.html#a4c356d5a661930c976e860b6299f088c">06088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__cnts_1_1cvmx__npei__pktx__cnts__s.html">cvmx_npei_pktx_cnts_s</a>          <a class="code" href="unioncvmx__npei__pktx__cnts.html#a4c356d5a661930c976e860b6299f088c">cn56xx</a>;
<a name="l06089"></a>06089 };
<a name="l06090"></a><a class="code" href="cvmx-npei-defs_8h.html#a0b5a68a99530a5e07b530cdbbf267bba">06090</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__cnts.html" title="cvmx_npei_pkt::_cnts">cvmx_npei_pktx_cnts</a> <a class="code" href="unioncvmx__npei__pktx__cnts.html" title="cvmx_npei_pkt::_cnts">cvmx_npei_pktx_cnts_t</a>;
<a name="l06091"></a>06091 <span class="comment"></span>
<a name="l06092"></a>06092 <span class="comment">/**</span>
<a name="l06093"></a>06093 <span class="comment"> * cvmx_npei_pkt#_in_bp</span>
<a name="l06094"></a>06094 <span class="comment"> *</span>
<a name="l06095"></a>06095 <span class="comment"> * NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure</span>
<a name="l06096"></a>06096 <span class="comment"> *</span>
<a name="l06097"></a>06097 <span class="comment"> * The counters and thresholds for input packets to apply backpressure to processing of the packets.</span>
<a name="l06098"></a>06098 <span class="comment"> */</span>
<a name="l06099"></a><a class="code" href="unioncvmx__npei__pktx__in__bp.html">06099</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__in__bp.html" title="cvmx_npei_pkt::_in_bp">cvmx_npei_pktx_in_bp</a> {
<a name="l06100"></a><a class="code" href="unioncvmx__npei__pktx__in__bp.html#a9430df44c16f822df1f26f6bd6727bce">06100</a>     uint64_t <a class="code" href="unioncvmx__npei__pktx__in__bp.html#a9430df44c16f822df1f26f6bd6727bce">u64</a>;
<a name="l06101"></a><a class="code" href="structcvmx__npei__pktx__in__bp_1_1cvmx__npei__pktx__in__bp__s.html">06101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__in__bp_1_1cvmx__npei__pktx__in__bp__s.html">cvmx_npei_pktx_in_bp_s</a> {
<a name="l06102"></a>06102 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06103"></a>06103 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__in__bp_1_1cvmx__npei__pktx__in__bp__s.html#a864d3a6324366669e9a2ab51818236f9">wmark</a>                        : 32; <span class="comment">/**&lt; When CNT is greater than this threshold no more</span>
<a name="l06104"></a>06104 <span class="comment">                                                         packets will be processed for this ring.</span>
<a name="l06105"></a>06105 <span class="comment">                                                         When writing this field of the NPEI_PKT#_IN_BP</span>
<a name="l06106"></a>06106 <span class="comment">                                                         register, use a 4-byte write so as to not write</span>
<a name="l06107"></a>06107 <span class="comment">                                                         any other field of this register. */</span>
<a name="l06108"></a>06108     uint64_t <a class="code" href="structcvmx__npei__pktx__in__bp_1_1cvmx__npei__pktx__in__bp__s.html#ad924e32610b147af0db6f4bf88758ed9">cnt</a>                          : 32; <span class="comment">/**&lt; ring counter. This field is incremented by one</span>
<a name="l06109"></a>06109 <span class="comment">                                                         whenever OCTEON receives, buffers, and creates a</span>
<a name="l06110"></a>06110 <span class="comment">                                                         work queue entry for a packet that arrives by the</span>
<a name="l06111"></a>06111 <span class="comment">                                                         cooresponding input ring. A write to this field</span>
<a name="l06112"></a>06112 <span class="comment">                                                         will be subtracted from the field value.</span>
<a name="l06113"></a>06113 <span class="comment">                                                         When writing this field of the NPEI_PKT#_IN_BP</span>
<a name="l06114"></a>06114 <span class="comment">                                                         register, use a 4-byte write so as to not write</span>
<a name="l06115"></a>06115 <span class="comment">                                                         any other field of this register. */</span>
<a name="l06116"></a>06116 <span class="preprocessor">#else</span>
<a name="l06117"></a><a class="code" href="structcvmx__npei__pktx__in__bp_1_1cvmx__npei__pktx__in__bp__s.html#ad924e32610b147af0db6f4bf88758ed9">06117</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__in__bp_1_1cvmx__npei__pktx__in__bp__s.html#ad924e32610b147af0db6f4bf88758ed9">cnt</a>                          : 32;
<a name="l06118"></a><a class="code" href="structcvmx__npei__pktx__in__bp_1_1cvmx__npei__pktx__in__bp__s.html#a864d3a6324366669e9a2ab51818236f9">06118</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__in__bp_1_1cvmx__npei__pktx__in__bp__s.html#a864d3a6324366669e9a2ab51818236f9">wmark</a>                        : 32;
<a name="l06119"></a>06119 <span class="preprocessor">#endif</span>
<a name="l06120"></a>06120 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pktx__in__bp.html#a7980e597ce6a892f3824590732ad373d">s</a>;
<a name="l06121"></a><a class="code" href="unioncvmx__npei__pktx__in__bp.html#a0b9dbdee9a58848c5cb2924c8ac89fdf">06121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__in__bp_1_1cvmx__npei__pktx__in__bp__s.html">cvmx_npei_pktx_in_bp_s</a>         <a class="code" href="unioncvmx__npei__pktx__in__bp.html#a0b9dbdee9a58848c5cb2924c8ac89fdf">cn52xx</a>;
<a name="l06122"></a><a class="code" href="unioncvmx__npei__pktx__in__bp.html#a597e62b0e24ec2d24ffc60c838db488c">06122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__in__bp_1_1cvmx__npei__pktx__in__bp__s.html">cvmx_npei_pktx_in_bp_s</a>         <a class="code" href="unioncvmx__npei__pktx__in__bp.html#a597e62b0e24ec2d24ffc60c838db488c">cn56xx</a>;
<a name="l06123"></a>06123 };
<a name="l06124"></a><a class="code" href="cvmx-npei-defs_8h.html#abd74acb790d2f1fcac2ba7224f368587">06124</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__in__bp.html" title="cvmx_npei_pkt::_in_bp">cvmx_npei_pktx_in_bp</a> <a class="code" href="unioncvmx__npei__pktx__in__bp.html" title="cvmx_npei_pkt::_in_bp">cvmx_npei_pktx_in_bp_t</a>;
<a name="l06125"></a>06125 <span class="comment"></span>
<a name="l06126"></a>06126 <span class="comment">/**</span>
<a name="l06127"></a>06127 <span class="comment"> * cvmx_npei_pkt#_instr_baddr</span>
<a name="l06128"></a>06128 <span class="comment"> *</span>
<a name="l06129"></a>06129 <span class="comment"> * NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address</span>
<a name="l06130"></a>06130 <span class="comment"> *</span>
<a name="l06131"></a>06131 <span class="comment"> * Start of Instruction for input packets.</span>
<a name="l06132"></a>06132 <span class="comment"> */</span>
<a name="l06133"></a><a class="code" href="unioncvmx__npei__pktx__instr__baddr.html">06133</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__instr__baddr.html" title="cvmx_npei_pkt::_instr_baddr">cvmx_npei_pktx_instr_baddr</a> {
<a name="l06134"></a><a class="code" href="unioncvmx__npei__pktx__instr__baddr.html#afb9e0d8d17c0b4250b50caedde56c678">06134</a>     uint64_t <a class="code" href="unioncvmx__npei__pktx__instr__baddr.html#afb9e0d8d17c0b4250b50caedde56c678">u64</a>;
<a name="l06135"></a><a class="code" href="structcvmx__npei__pktx__instr__baddr_1_1cvmx__npei__pktx__instr__baddr__s.html">06135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__baddr_1_1cvmx__npei__pktx__instr__baddr__s.html">cvmx_npei_pktx_instr_baddr_s</a> {
<a name="l06136"></a>06136 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06137"></a>06137 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__instr__baddr_1_1cvmx__npei__pktx__instr__baddr__s.html#a01f4c04248f3f0f62559f938a97319a0">addr</a>                         : 61; <span class="comment">/**&lt; Base address for Instructions. */</span>
<a name="l06138"></a>06138     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__baddr_1_1cvmx__npei__pktx__instr__baddr__s.html#aa1f4c219ee06127db0a305c92a10150b">reserved_0_2</a>                 : 3;
<a name="l06139"></a>06139 <span class="preprocessor">#else</span>
<a name="l06140"></a><a class="code" href="structcvmx__npei__pktx__instr__baddr_1_1cvmx__npei__pktx__instr__baddr__s.html#aa1f4c219ee06127db0a305c92a10150b">06140</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__instr__baddr_1_1cvmx__npei__pktx__instr__baddr__s.html#aa1f4c219ee06127db0a305c92a10150b">reserved_0_2</a>                 : 3;
<a name="l06141"></a><a class="code" href="structcvmx__npei__pktx__instr__baddr_1_1cvmx__npei__pktx__instr__baddr__s.html#a01f4c04248f3f0f62559f938a97319a0">06141</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__baddr_1_1cvmx__npei__pktx__instr__baddr__s.html#a01f4c04248f3f0f62559f938a97319a0">addr</a>                         : 61;
<a name="l06142"></a>06142 <span class="preprocessor">#endif</span>
<a name="l06143"></a>06143 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pktx__instr__baddr.html#a424cdc6df5de66df6d389cdf4bb69550">s</a>;
<a name="l06144"></a><a class="code" href="unioncvmx__npei__pktx__instr__baddr.html#a11a78f69b75e1c31ea91e7cdaaeea212">06144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__baddr_1_1cvmx__npei__pktx__instr__baddr__s.html">cvmx_npei_pktx_instr_baddr_s</a>   <a class="code" href="unioncvmx__npei__pktx__instr__baddr.html#a11a78f69b75e1c31ea91e7cdaaeea212">cn52xx</a>;
<a name="l06145"></a><a class="code" href="unioncvmx__npei__pktx__instr__baddr.html#a2719636fde9fe0650bc36651b7d9d24e">06145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__baddr_1_1cvmx__npei__pktx__instr__baddr__s.html">cvmx_npei_pktx_instr_baddr_s</a>   <a class="code" href="unioncvmx__npei__pktx__instr__baddr.html#a2719636fde9fe0650bc36651b7d9d24e">cn56xx</a>;
<a name="l06146"></a>06146 };
<a name="l06147"></a><a class="code" href="cvmx-npei-defs_8h.html#afd71d1026543bafe60addc813e0430ca">06147</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__instr__baddr.html" title="cvmx_npei_pkt::_instr_baddr">cvmx_npei_pktx_instr_baddr</a> <a class="code" href="unioncvmx__npei__pktx__instr__baddr.html" title="cvmx_npei_pkt::_instr_baddr">cvmx_npei_pktx_instr_baddr_t</a>;
<a name="l06148"></a>06148 <span class="comment"></span>
<a name="l06149"></a>06149 <span class="comment">/**</span>
<a name="l06150"></a>06150 <span class="comment"> * cvmx_npei_pkt#_instr_baoff_dbell</span>
<a name="l06151"></a>06151 <span class="comment"> *</span>
<a name="l06152"></a>06152 <span class="comment"> * NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell</span>
<a name="l06153"></a>06153 <span class="comment"> *</span>
<a name="l06154"></a>06154 <span class="comment"> * The doorbell and base address offset for next read.</span>
<a name="l06155"></a>06155 <span class="comment"> */</span>
<a name="l06156"></a><a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html">06156</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html" title="cvmx_npei_pkt::_instr_baoff_dbell">cvmx_npei_pktx_instr_baoff_dbell</a> {
<a name="l06157"></a><a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html#a6b77e405ea5d37736367463e5e5c8583">06157</a>     uint64_t <a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html#a6b77e405ea5d37736367463e5e5c8583">u64</a>;
<a name="l06158"></a><a class="code" href="structcvmx__npei__pktx__instr__baoff__dbell_1_1cvmx__npei__pktx__instr__baoff__dbell__s.html">06158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__baoff__dbell_1_1cvmx__npei__pktx__instr__baoff__dbell__s.html">cvmx_npei_pktx_instr_baoff_dbell_s</a> {
<a name="l06159"></a>06159 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06160"></a>06160 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__instr__baoff__dbell_1_1cvmx__npei__pktx__instr__baoff__dbell__s.html#aec331b48ae3e80a14dd473299813d4bd">aoff</a>                         : 32; <span class="comment">/**&lt; The offset from the NPEI_PKT[0..31]_INSTR_BADDR</span>
<a name="l06161"></a>06161 <span class="comment">                                                         where the next instruction will be read. */</span>
<a name="l06162"></a>06162     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__baoff__dbell_1_1cvmx__npei__pktx__instr__baoff__dbell__s.html#aaafe882e6f6d0b4d356060fa13b660ca">dbell</a>                        : 32; <span class="comment">/**&lt; Instruction doorbell count. Writes to this field</span>
<a name="l06163"></a>06163 <span class="comment">                                                         will increment the value here. Reads will return</span>
<a name="l06164"></a>06164 <span class="comment">                                                         present value. A write of 0xffffffff will set the</span>
<a name="l06165"></a>06165 <span class="comment">                                                         DBELL and AOFF fields to &apos;0&apos;. */</span>
<a name="l06166"></a>06166 <span class="preprocessor">#else</span>
<a name="l06167"></a><a class="code" href="structcvmx__npei__pktx__instr__baoff__dbell_1_1cvmx__npei__pktx__instr__baoff__dbell__s.html#aaafe882e6f6d0b4d356060fa13b660ca">06167</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__instr__baoff__dbell_1_1cvmx__npei__pktx__instr__baoff__dbell__s.html#aaafe882e6f6d0b4d356060fa13b660ca">dbell</a>                        : 32;
<a name="l06168"></a><a class="code" href="structcvmx__npei__pktx__instr__baoff__dbell_1_1cvmx__npei__pktx__instr__baoff__dbell__s.html#aec331b48ae3e80a14dd473299813d4bd">06168</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__baoff__dbell_1_1cvmx__npei__pktx__instr__baoff__dbell__s.html#aec331b48ae3e80a14dd473299813d4bd">aoff</a>                         : 32;
<a name="l06169"></a>06169 <span class="preprocessor">#endif</span>
<a name="l06170"></a>06170 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html#a6b37ae7cb36aca547e62394831531e2a">s</a>;
<a name="l06171"></a><a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html#a8f42d88bd81a98884773424dcb6bbc42">06171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__baoff__dbell_1_1cvmx__npei__pktx__instr__baoff__dbell__s.html">cvmx_npei_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html#a8f42d88bd81a98884773424dcb6bbc42">cn52xx</a>;
<a name="l06172"></a><a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html#ac67f65c6cc19ef119bf17e21f47030a4">06172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__baoff__dbell_1_1cvmx__npei__pktx__instr__baoff__dbell__s.html">cvmx_npei_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html#ac67f65c6cc19ef119bf17e21f47030a4">cn56xx</a>;
<a name="l06173"></a>06173 };
<a name="l06174"></a><a class="code" href="cvmx-npei-defs_8h.html#ac46136a74671004ca1b8b623f6b978a7">06174</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html" title="cvmx_npei_pkt::_instr_baoff_dbell">cvmx_npei_pktx_instr_baoff_dbell</a> <a class="code" href="unioncvmx__npei__pktx__instr__baoff__dbell.html" title="cvmx_npei_pkt::_instr_baoff_dbell">cvmx_npei_pktx_instr_baoff_dbell_t</a>;
<a name="l06175"></a>06175 <span class="comment"></span>
<a name="l06176"></a>06176 <span class="comment">/**</span>
<a name="l06177"></a>06177 <span class="comment"> * cvmx_npei_pkt#_instr_fifo_rsize</span>
<a name="l06178"></a>06178 <span class="comment"> *</span>
<a name="l06179"></a>06179 <span class="comment"> * NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.</span>
<a name="l06180"></a>06180 <span class="comment"> *</span>
<a name="l06181"></a>06181 <span class="comment"> * Fifo field and ring size for Instructions.</span>
<a name="l06182"></a>06182 <span class="comment"> */</span>
<a name="l06183"></a><a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html">06183</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html" title="cvmx_npei_pkt::_instr_fifo_rsize">cvmx_npei_pktx_instr_fifo_rsize</a> {
<a name="l06184"></a><a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html#a92d94683bbf524d9a4e5376c369ec0e5">06184</a>     uint64_t <a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html#a92d94683bbf524d9a4e5376c369ec0e5">u64</a>;
<a name="l06185"></a><a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html">06185</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html">cvmx_npei_pktx_instr_fifo_rsize_s</a> {
<a name="l06186"></a>06186 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06187"></a>06187 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#aba7a04178e4f4922dcae9fb1084bb304">max</a>                          : 9;  <span class="comment">/**&lt; Max Fifo Size. */</span>
<a name="l06188"></a>06188     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#acd76be7a0816ca488e33450b9d29586d">rrp</a>                          : 9;  <span class="comment">/**&lt; Fifo read pointer. */</span>
<a name="l06189"></a>06189     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#ab0a7f3f8eb5c545bce0e454d14dba1ac">wrp</a>                          : 9;  <span class="comment">/**&lt; Fifo write pointer. */</span>
<a name="l06190"></a>06190     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#a574c6a61e59cd7c6312ca5f2edb644e7">fcnt</a>                         : 5;  <span class="comment">/**&lt; Fifo count. */</span>
<a name="l06191"></a>06191     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#a1f8490546a2a8f989262a93998d8d9b9">rsize</a>                        : 32; <span class="comment">/**&lt; Instruction ring size. */</span>
<a name="l06192"></a>06192 <span class="preprocessor">#else</span>
<a name="l06193"></a><a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#a1f8490546a2a8f989262a93998d8d9b9">06193</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#a1f8490546a2a8f989262a93998d8d9b9">rsize</a>                        : 32;
<a name="l06194"></a><a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#a574c6a61e59cd7c6312ca5f2edb644e7">06194</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#a574c6a61e59cd7c6312ca5f2edb644e7">fcnt</a>                         : 5;
<a name="l06195"></a><a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#ab0a7f3f8eb5c545bce0e454d14dba1ac">06195</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#ab0a7f3f8eb5c545bce0e454d14dba1ac">wrp</a>                          : 9;
<a name="l06196"></a><a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#acd76be7a0816ca488e33450b9d29586d">06196</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#acd76be7a0816ca488e33450b9d29586d">rrp</a>                          : 9;
<a name="l06197"></a><a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#aba7a04178e4f4922dcae9fb1084bb304">06197</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html#aba7a04178e4f4922dcae9fb1084bb304">max</a>                          : 9;
<a name="l06198"></a>06198 <span class="preprocessor">#endif</span>
<a name="l06199"></a>06199 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html#ab91e761a446ed815d9a945fc85ab1a6b">s</a>;
<a name="l06200"></a><a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html#a9aea831a6f632796b8cce3318ea0af64">06200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html">cvmx_npei_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html#a9aea831a6f632796b8cce3318ea0af64">cn52xx</a>;
<a name="l06201"></a><a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html#aaa8cd6ec7eb92d9e2d37450d216bf465">06201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__fifo__rsize_1_1cvmx__npei__pktx__instr__fifo__rsize__s.html">cvmx_npei_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html#aaa8cd6ec7eb92d9e2d37450d216bf465">cn56xx</a>;
<a name="l06202"></a>06202 };
<a name="l06203"></a><a class="code" href="cvmx-npei-defs_8h.html#a4d21a38f520418dda70d3d1f24d944d3">06203</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html" title="cvmx_npei_pkt::_instr_fifo_rsize">cvmx_npei_pktx_instr_fifo_rsize</a> <a class="code" href="unioncvmx__npei__pktx__instr__fifo__rsize.html" title="cvmx_npei_pkt::_instr_fifo_rsize">cvmx_npei_pktx_instr_fifo_rsize_t</a>;
<a name="l06204"></a>06204 <span class="comment"></span>
<a name="l06205"></a>06205 <span class="comment">/**</span>
<a name="l06206"></a>06206 <span class="comment"> * cvmx_npei_pkt#_instr_header</span>
<a name="l06207"></a>06207 <span class="comment"> *</span>
<a name="l06208"></a>06208 <span class="comment"> * NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.</span>
<a name="l06209"></a>06209 <span class="comment"> *</span>
<a name="l06210"></a>06210 <span class="comment"> * VAlues used to build input packet header.</span>
<a name="l06211"></a>06211 <span class="comment"> */</span>
<a name="l06212"></a><a class="code" href="unioncvmx__npei__pktx__instr__header.html">06212</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__instr__header.html" title="cvmx_npei_pkt::_instr_header">cvmx_npei_pktx_instr_header</a> {
<a name="l06213"></a><a class="code" href="unioncvmx__npei__pktx__instr__header.html#a2cf7704664a6af5658340f902f4ae4b4">06213</a>     uint64_t <a class="code" href="unioncvmx__npei__pktx__instr__header.html#a2cf7704664a6af5658340f902f4ae4b4">u64</a>;
<a name="l06214"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html">06214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html">cvmx_npei_pktx_instr_header_s</a> {
<a name="l06215"></a>06215 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06216"></a>06216 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#acaaaa2189a578ec90ce46d685a51a08b">reserved_44_63</a>               : 20;
<a name="l06217"></a>06217     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a1e7ae3157700d79774e332f2436acd4e">pbp</a>                          : 1;  <span class="comment">/**&lt; Enable Packet-by-packet mode. */</span>
<a name="l06218"></a>06218     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#aec0f95ab46f2ec382e2134bf81781320">reserved_38_42</a>               : 5;
<a name="l06219"></a>06219     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a95976ef4601036b3bd41410260b54946">rparmode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Used when packet is raw and PBP==0. */</span>
<a name="l06220"></a>06220     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#ae3d4aa8ffee594eec1c79f46b6b70b5a">reserved_35_35</a>               : 1;
<a name="l06221"></a>06221     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a9bcd59168402fd8c2fef028400dd4bd0">rskp_len</a>                     : 7;  <span class="comment">/**&lt; Skip Length. Used when packet is raw and PBP==0. */</span>
<a name="l06222"></a>06222     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#adf52779c0a87547e786149d56fc0bd21">reserved_22_27</a>               : 6;
<a name="l06223"></a>06223     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a5bdbbea8eea75509db50b804a2b57ec7">use_ihdr</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the instruction header will be sent</span>
<a name="l06224"></a>06224 <span class="comment">                                                         as part of the packet data, regardless of the</span>
<a name="l06225"></a>06225 <span class="comment">                                                         value of bit [63] of the instruction header.</span>
<a name="l06226"></a>06226 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l06227"></a>06227     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a08d9f28571248b59485e1f6601f9937e">reserved_16_20</a>               : 5;
<a name="l06228"></a>06228     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#aaf1a59bb312b029779e1c2d8d7237d9a">par_mode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Used when USE_IHDR is set and packet</span>
<a name="l06229"></a>06229 <span class="comment">                                                         is not raw and PBP is not set. */</span>
<a name="l06230"></a>06230     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#ad9d78cef4d4c98fe54ae5dc89b25ac28">reserved_13_13</a>               : 1;
<a name="l06231"></a>06231     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#ad6e6626d3245dc8a5955c2f3921551d5">skp_len</a>                      : 7;  <span class="comment">/**&lt; Skip Length. Used when USE_IHDR is set and packet</span>
<a name="l06232"></a>06232 <span class="comment">                                                         is not raw and PBP is not set. */</span>
<a name="l06233"></a>06233     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#aa9eb62e1aaf31dea27e0f47cbc1178db">reserved_0_5</a>                 : 6;
<a name="l06234"></a>06234 <span class="preprocessor">#else</span>
<a name="l06235"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#aa9eb62e1aaf31dea27e0f47cbc1178db">06235</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#aa9eb62e1aaf31dea27e0f47cbc1178db">reserved_0_5</a>                 : 6;
<a name="l06236"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#ad6e6626d3245dc8a5955c2f3921551d5">06236</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#ad6e6626d3245dc8a5955c2f3921551d5">skp_len</a>                      : 7;
<a name="l06237"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#ad9d78cef4d4c98fe54ae5dc89b25ac28">06237</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#ad9d78cef4d4c98fe54ae5dc89b25ac28">reserved_13_13</a>               : 1;
<a name="l06238"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#aaf1a59bb312b029779e1c2d8d7237d9a">06238</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#aaf1a59bb312b029779e1c2d8d7237d9a">par_mode</a>                     : 2;
<a name="l06239"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a08d9f28571248b59485e1f6601f9937e">06239</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a08d9f28571248b59485e1f6601f9937e">reserved_16_20</a>               : 5;
<a name="l06240"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a5bdbbea8eea75509db50b804a2b57ec7">06240</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a5bdbbea8eea75509db50b804a2b57ec7">use_ihdr</a>                     : 1;
<a name="l06241"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#adf52779c0a87547e786149d56fc0bd21">06241</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#adf52779c0a87547e786149d56fc0bd21">reserved_22_27</a>               : 6;
<a name="l06242"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a9bcd59168402fd8c2fef028400dd4bd0">06242</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a9bcd59168402fd8c2fef028400dd4bd0">rskp_len</a>                     : 7;
<a name="l06243"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#ae3d4aa8ffee594eec1c79f46b6b70b5a">06243</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#ae3d4aa8ffee594eec1c79f46b6b70b5a">reserved_35_35</a>               : 1;
<a name="l06244"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a95976ef4601036b3bd41410260b54946">06244</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a95976ef4601036b3bd41410260b54946">rparmode</a>                     : 2;
<a name="l06245"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#aec0f95ab46f2ec382e2134bf81781320">06245</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#aec0f95ab46f2ec382e2134bf81781320">reserved_38_42</a>               : 5;
<a name="l06246"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a1e7ae3157700d79774e332f2436acd4e">06246</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#a1e7ae3157700d79774e332f2436acd4e">pbp</a>                          : 1;
<a name="l06247"></a><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#acaaaa2189a578ec90ce46d685a51a08b">06247</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html#acaaaa2189a578ec90ce46d685a51a08b">reserved_44_63</a>               : 20;
<a name="l06248"></a>06248 <span class="preprocessor">#endif</span>
<a name="l06249"></a>06249 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pktx__instr__header.html#a6761caf681483a59629acf13e4223103">s</a>;
<a name="l06250"></a><a class="code" href="unioncvmx__npei__pktx__instr__header.html#a435d883d73a9223962b66c94a24ba733">06250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html">cvmx_npei_pktx_instr_header_s</a>  <a class="code" href="unioncvmx__npei__pktx__instr__header.html#a435d883d73a9223962b66c94a24ba733">cn52xx</a>;
<a name="l06251"></a><a class="code" href="unioncvmx__npei__pktx__instr__header.html#a23913b3941fe3d2acbe2e2b4cc24546b">06251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__instr__header_1_1cvmx__npei__pktx__instr__header__s.html">cvmx_npei_pktx_instr_header_s</a>  <a class="code" href="unioncvmx__npei__pktx__instr__header.html#a23913b3941fe3d2acbe2e2b4cc24546b">cn56xx</a>;
<a name="l06252"></a>06252 };
<a name="l06253"></a><a class="code" href="cvmx-npei-defs_8h.html#a527db22592c5c022dc0dab83393f22ec">06253</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__instr__header.html" title="cvmx_npei_pkt::_instr_header">cvmx_npei_pktx_instr_header</a> <a class="code" href="unioncvmx__npei__pktx__instr__header.html" title="cvmx_npei_pkt::_instr_header">cvmx_npei_pktx_instr_header_t</a>;
<a name="l06254"></a>06254 <span class="comment"></span>
<a name="l06255"></a>06255 <span class="comment">/**</span>
<a name="l06256"></a>06256 <span class="comment"> * cvmx_npei_pkt#_slist_baddr</span>
<a name="l06257"></a>06257 <span class="comment"> *</span>
<a name="l06258"></a>06258 <span class="comment"> * NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address</span>
<a name="l06259"></a>06259 <span class="comment"> *</span>
<a name="l06260"></a>06260 <span class="comment"> * Start of Scatter List for output packet pointers - MUST be 16 byte alligned</span>
<a name="l06261"></a>06261 <span class="comment"> */</span>
<a name="l06262"></a><a class="code" href="unioncvmx__npei__pktx__slist__baddr.html">06262</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__slist__baddr.html" title="cvmx_npei_pkt::_slist_baddr">cvmx_npei_pktx_slist_baddr</a> {
<a name="l06263"></a><a class="code" href="unioncvmx__npei__pktx__slist__baddr.html#ae47fecf3db04687e56d6853c8226027b">06263</a>     uint64_t <a class="code" href="unioncvmx__npei__pktx__slist__baddr.html#ae47fecf3db04687e56d6853c8226027b">u64</a>;
<a name="l06264"></a><a class="code" href="structcvmx__npei__pktx__slist__baddr_1_1cvmx__npei__pktx__slist__baddr__s.html">06264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__slist__baddr_1_1cvmx__npei__pktx__slist__baddr__s.html">cvmx_npei_pktx_slist_baddr_s</a> {
<a name="l06265"></a>06265 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06266"></a>06266 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__slist__baddr_1_1cvmx__npei__pktx__slist__baddr__s.html#a54f31e780b8ae60a06c607f1d1230fe3">addr</a>                         : 60; <span class="comment">/**&lt; Base address for scatter list pointers. */</span>
<a name="l06267"></a>06267     uint64_t <a class="code" href="structcvmx__npei__pktx__slist__baddr_1_1cvmx__npei__pktx__slist__baddr__s.html#a4eff942016a5c548cb234a4ccd65103f">reserved_0_3</a>                 : 4;
<a name="l06268"></a>06268 <span class="preprocessor">#else</span>
<a name="l06269"></a><a class="code" href="structcvmx__npei__pktx__slist__baddr_1_1cvmx__npei__pktx__slist__baddr__s.html#a4eff942016a5c548cb234a4ccd65103f">06269</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__slist__baddr_1_1cvmx__npei__pktx__slist__baddr__s.html#a4eff942016a5c548cb234a4ccd65103f">reserved_0_3</a>                 : 4;
<a name="l06270"></a><a class="code" href="structcvmx__npei__pktx__slist__baddr_1_1cvmx__npei__pktx__slist__baddr__s.html#a54f31e780b8ae60a06c607f1d1230fe3">06270</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__slist__baddr_1_1cvmx__npei__pktx__slist__baddr__s.html#a54f31e780b8ae60a06c607f1d1230fe3">addr</a>                         : 60;
<a name="l06271"></a>06271 <span class="preprocessor">#endif</span>
<a name="l06272"></a>06272 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pktx__slist__baddr.html#a4dbd2f91877902a87d6b28c7e7b494a4">s</a>;
<a name="l06273"></a><a class="code" href="unioncvmx__npei__pktx__slist__baddr.html#a522f254d90c32c6242fcd94c394ba79f">06273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__slist__baddr_1_1cvmx__npei__pktx__slist__baddr__s.html">cvmx_npei_pktx_slist_baddr_s</a>   <a class="code" href="unioncvmx__npei__pktx__slist__baddr.html#a522f254d90c32c6242fcd94c394ba79f">cn52xx</a>;
<a name="l06274"></a><a class="code" href="unioncvmx__npei__pktx__slist__baddr.html#ac1af2e72f5cd28c3320046c06ce97a75">06274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__slist__baddr_1_1cvmx__npei__pktx__slist__baddr__s.html">cvmx_npei_pktx_slist_baddr_s</a>   <a class="code" href="unioncvmx__npei__pktx__slist__baddr.html#ac1af2e72f5cd28c3320046c06ce97a75">cn56xx</a>;
<a name="l06275"></a>06275 };
<a name="l06276"></a><a class="code" href="cvmx-npei-defs_8h.html#a903fae0e75c8df1c9487ef6bd9112afc">06276</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__slist__baddr.html" title="cvmx_npei_pkt::_slist_baddr">cvmx_npei_pktx_slist_baddr</a> <a class="code" href="unioncvmx__npei__pktx__slist__baddr.html" title="cvmx_npei_pkt::_slist_baddr">cvmx_npei_pktx_slist_baddr_t</a>;
<a name="l06277"></a>06277 <span class="comment"></span>
<a name="l06278"></a>06278 <span class="comment">/**</span>
<a name="l06279"></a>06279 <span class="comment"> * cvmx_npei_pkt#_slist_baoff_dbell</span>
<a name="l06280"></a>06280 <span class="comment"> *</span>
<a name="l06281"></a>06281 <span class="comment"> * NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell</span>
<a name="l06282"></a>06282 <span class="comment"> *</span>
<a name="l06283"></a>06283 <span class="comment"> * The doorbell and base address offset for next read.</span>
<a name="l06284"></a>06284 <span class="comment"> */</span>
<a name="l06285"></a><a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html">06285</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html" title="cvmx_npei_pkt::_slist_baoff_dbell">cvmx_npei_pktx_slist_baoff_dbell</a> {
<a name="l06286"></a><a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html#afe5d0bb97a6708bedaee273045da57d3">06286</a>     uint64_t <a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html#afe5d0bb97a6708bedaee273045da57d3">u64</a>;
<a name="l06287"></a><a class="code" href="structcvmx__npei__pktx__slist__baoff__dbell_1_1cvmx__npei__pktx__slist__baoff__dbell__s.html">06287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__slist__baoff__dbell_1_1cvmx__npei__pktx__slist__baoff__dbell__s.html">cvmx_npei_pktx_slist_baoff_dbell_s</a> {
<a name="l06288"></a>06288 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06289"></a>06289 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__slist__baoff__dbell_1_1cvmx__npei__pktx__slist__baoff__dbell__s.html#aa2e61851df8086410f13e5c686573adb">aoff</a>                         : 32; <span class="comment">/**&lt; The offset from the NPEI_PKT[0..31]_SLIST_BADDR</span>
<a name="l06290"></a>06290 <span class="comment">                                                         where the next SList pointer will be read.</span>
<a name="l06291"></a>06291 <span class="comment">                                                         A write of 0xFFFFFFFF to the DBELL field will</span>
<a name="l06292"></a>06292 <span class="comment">                                                         clear DBELL and AOFF */</span>
<a name="l06293"></a>06293     uint64_t <a class="code" href="structcvmx__npei__pktx__slist__baoff__dbell_1_1cvmx__npei__pktx__slist__baoff__dbell__s.html#a4c2dc1f6e22443f3fabb2cd4da719425">dbell</a>                        : 32; <span class="comment">/**&lt; Scatter list doorbell count. Writes to this field</span>
<a name="l06294"></a>06294 <span class="comment">                                                         will increment the value here. Reads will return</span>
<a name="l06295"></a>06295 <span class="comment">                                                         present value. The value of this field is</span>
<a name="l06296"></a>06296 <span class="comment">                                                         decremented as read operations are ISSUED for</span>
<a name="l06297"></a>06297 <span class="comment">                                                         scatter pointers.</span>
<a name="l06298"></a>06298 <span class="comment">                                                         A write of 0xFFFFFFFF will clear DBELL and AOFF */</span>
<a name="l06299"></a>06299 <span class="preprocessor">#else</span>
<a name="l06300"></a><a class="code" href="structcvmx__npei__pktx__slist__baoff__dbell_1_1cvmx__npei__pktx__slist__baoff__dbell__s.html#a4c2dc1f6e22443f3fabb2cd4da719425">06300</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__slist__baoff__dbell_1_1cvmx__npei__pktx__slist__baoff__dbell__s.html#a4c2dc1f6e22443f3fabb2cd4da719425">dbell</a>                        : 32;
<a name="l06301"></a><a class="code" href="structcvmx__npei__pktx__slist__baoff__dbell_1_1cvmx__npei__pktx__slist__baoff__dbell__s.html#aa2e61851df8086410f13e5c686573adb">06301</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__slist__baoff__dbell_1_1cvmx__npei__pktx__slist__baoff__dbell__s.html#aa2e61851df8086410f13e5c686573adb">aoff</a>                         : 32;
<a name="l06302"></a>06302 <span class="preprocessor">#endif</span>
<a name="l06303"></a>06303 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html#ada8fe23ff40ccc364725274e4c0264b3">s</a>;
<a name="l06304"></a><a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html#afbbd1b5903971055952ddc6ac063efa1">06304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__slist__baoff__dbell_1_1cvmx__npei__pktx__slist__baoff__dbell__s.html">cvmx_npei_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html#afbbd1b5903971055952ddc6ac063efa1">cn52xx</a>;
<a name="l06305"></a><a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html#a02f0615b2f88881ef71b05c982d5b9a3">06305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__slist__baoff__dbell_1_1cvmx__npei__pktx__slist__baoff__dbell__s.html">cvmx_npei_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html#a02f0615b2f88881ef71b05c982d5b9a3">cn56xx</a>;
<a name="l06306"></a>06306 };
<a name="l06307"></a><a class="code" href="cvmx-npei-defs_8h.html#a62f1ef832f704a5dbf1123c590409259">06307</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html" title="cvmx_npei_pkt::_slist_baoff_dbell">cvmx_npei_pktx_slist_baoff_dbell</a> <a class="code" href="unioncvmx__npei__pktx__slist__baoff__dbell.html" title="cvmx_npei_pkt::_slist_baoff_dbell">cvmx_npei_pktx_slist_baoff_dbell_t</a>;
<a name="l06308"></a>06308 <span class="comment"></span>
<a name="l06309"></a>06309 <span class="comment">/**</span>
<a name="l06310"></a>06310 <span class="comment"> * cvmx_npei_pkt#_slist_fifo_rsize</span>
<a name="l06311"></a>06311 <span class="comment"> *</span>
<a name="l06312"></a>06312 <span class="comment"> * NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.</span>
<a name="l06313"></a>06313 <span class="comment"> *</span>
<a name="l06314"></a>06314 <span class="comment"> * The number of scatter pointer pairs in the scatter list.</span>
<a name="l06315"></a>06315 <span class="comment"> */</span>
<a name="l06316"></a><a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html">06316</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html" title="cvmx_npei_pkt::_slist_fifo_rsize">cvmx_npei_pktx_slist_fifo_rsize</a> {
<a name="l06317"></a><a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html#a5f1f89d56ac0efc6602fc313bf04afc4">06317</a>     uint64_t <a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html#a5f1f89d56ac0efc6602fc313bf04afc4">u64</a>;
<a name="l06318"></a><a class="code" href="structcvmx__npei__pktx__slist__fifo__rsize_1_1cvmx__npei__pktx__slist__fifo__rsize__s.html">06318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__slist__fifo__rsize_1_1cvmx__npei__pktx__slist__fifo__rsize__s.html">cvmx_npei_pktx_slist_fifo_rsize_s</a> {
<a name="l06319"></a>06319 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06320"></a>06320 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__slist__fifo__rsize_1_1cvmx__npei__pktx__slist__fifo__rsize__s.html#a3847bb8e9101ae9ea43d61ab03fce98d">reserved_32_63</a>               : 32;
<a name="l06321"></a>06321     uint64_t <a class="code" href="structcvmx__npei__pktx__slist__fifo__rsize_1_1cvmx__npei__pktx__slist__fifo__rsize__s.html#a303ae8648c1ce91ae4495153423b2d27">rsize</a>                        : 32; <span class="comment">/**&lt; The number of scatter pointer pairs contained in</span>
<a name="l06322"></a>06322 <span class="comment">                                                         the scatter list ring. */</span>
<a name="l06323"></a>06323 <span class="preprocessor">#else</span>
<a name="l06324"></a><a class="code" href="structcvmx__npei__pktx__slist__fifo__rsize_1_1cvmx__npei__pktx__slist__fifo__rsize__s.html#a303ae8648c1ce91ae4495153423b2d27">06324</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pktx__slist__fifo__rsize_1_1cvmx__npei__pktx__slist__fifo__rsize__s.html#a303ae8648c1ce91ae4495153423b2d27">rsize</a>                        : 32;
<a name="l06325"></a><a class="code" href="structcvmx__npei__pktx__slist__fifo__rsize_1_1cvmx__npei__pktx__slist__fifo__rsize__s.html#a3847bb8e9101ae9ea43d61ab03fce98d">06325</a>     uint64_t <a class="code" href="structcvmx__npei__pktx__slist__fifo__rsize_1_1cvmx__npei__pktx__slist__fifo__rsize__s.html#a3847bb8e9101ae9ea43d61ab03fce98d">reserved_32_63</a>               : 32;
<a name="l06326"></a>06326 <span class="preprocessor">#endif</span>
<a name="l06327"></a>06327 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html#a1cae89c3d3daf7194b80a72f60eeee0e">s</a>;
<a name="l06328"></a><a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html#a73f0cf968010b9bb086948c7f2a49e86">06328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__slist__fifo__rsize_1_1cvmx__npei__pktx__slist__fifo__rsize__s.html">cvmx_npei_pktx_slist_fifo_rsize_s</a> <a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html#a73f0cf968010b9bb086948c7f2a49e86">cn52xx</a>;
<a name="l06329"></a><a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html#a7f77a126c16d9024b9a05a84bcc40fa5">06329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pktx__slist__fifo__rsize_1_1cvmx__npei__pktx__slist__fifo__rsize__s.html">cvmx_npei_pktx_slist_fifo_rsize_s</a> <a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html#a7f77a126c16d9024b9a05a84bcc40fa5">cn56xx</a>;
<a name="l06330"></a>06330 };
<a name="l06331"></a><a class="code" href="cvmx-npei-defs_8h.html#a1530bedba4dcbf1311a1b14ff3357874">06331</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html" title="cvmx_npei_pkt::_slist_fifo_rsize">cvmx_npei_pktx_slist_fifo_rsize</a> <a class="code" href="unioncvmx__npei__pktx__slist__fifo__rsize.html" title="cvmx_npei_pkt::_slist_fifo_rsize">cvmx_npei_pktx_slist_fifo_rsize_t</a>;
<a name="l06332"></a>06332 <span class="comment"></span>
<a name="l06333"></a>06333 <span class="comment">/**</span>
<a name="l06334"></a>06334 <span class="comment"> * cvmx_npei_pkt_cnt_int</span>
<a name="l06335"></a>06335 <span class="comment"> *</span>
<a name="l06336"></a>06336 <span class="comment"> * NPEI_PKT_CNT_INT = NPI Packet Counter Interrupt</span>
<a name="l06337"></a>06337 <span class="comment"> *</span>
<a name="l06338"></a>06338 <span class="comment"> * The packets rings that are interrupting because of Packet Counters.</span>
<a name="l06339"></a>06339 <span class="comment"> */</span>
<a name="l06340"></a><a class="code" href="unioncvmx__npei__pkt__cnt__int.html">06340</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__cnt__int.html" title="cvmx_npei_pkt_cnt_int">cvmx_npei_pkt_cnt_int</a> {
<a name="l06341"></a><a class="code" href="unioncvmx__npei__pkt__cnt__int.html#a9ea99d257e817894cbc94d09d3ecc910">06341</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__cnt__int.html#a9ea99d257e817894cbc94d09d3ecc910">u64</a>;
<a name="l06342"></a><a class="code" href="structcvmx__npei__pkt__cnt__int_1_1cvmx__npei__pkt__cnt__int__s.html">06342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__cnt__int_1_1cvmx__npei__pkt__cnt__int__s.html">cvmx_npei_pkt_cnt_int_s</a> {
<a name="l06343"></a>06343 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06344"></a>06344 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__cnt__int_1_1cvmx__npei__pkt__cnt__int__s.html#ae18fa8c2852c45bc3eea35378362a30e">reserved_32_63</a>               : 32;
<a name="l06345"></a>06345     uint64_t <a class="code" href="structcvmx__npei__pkt__cnt__int_1_1cvmx__npei__pkt__cnt__int__s.html#a1c6f5c93b58c025ad4fc75a59401f248">port</a>                         : 32; <span class="comment">/**&lt; Bit vector cooresponding to ring number is set when</span>
<a name="l06346"></a>06346 <span class="comment">                                                         NPEI_PKT#_CNTS[CNT] is greater</span>
<a name="l06347"></a>06347 <span class="comment">                                                         than NPEI_PKT_INT_LEVELS[CNT]. */</span>
<a name="l06348"></a>06348 <span class="preprocessor">#else</span>
<a name="l06349"></a><a class="code" href="structcvmx__npei__pkt__cnt__int_1_1cvmx__npei__pkt__cnt__int__s.html#a1c6f5c93b58c025ad4fc75a59401f248">06349</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__cnt__int_1_1cvmx__npei__pkt__cnt__int__s.html#a1c6f5c93b58c025ad4fc75a59401f248">port</a>                         : 32;
<a name="l06350"></a><a class="code" href="structcvmx__npei__pkt__cnt__int_1_1cvmx__npei__pkt__cnt__int__s.html#ae18fa8c2852c45bc3eea35378362a30e">06350</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__cnt__int_1_1cvmx__npei__pkt__cnt__int__s.html#ae18fa8c2852c45bc3eea35378362a30e">reserved_32_63</a>               : 32;
<a name="l06351"></a>06351 <span class="preprocessor">#endif</span>
<a name="l06352"></a>06352 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__cnt__int.html#a4736846894f694721e4cc2fe28f051ee">s</a>;
<a name="l06353"></a><a class="code" href="unioncvmx__npei__pkt__cnt__int.html#ac5c9dc63eef9cd9367733a86bd80e3cb">06353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__cnt__int_1_1cvmx__npei__pkt__cnt__int__s.html">cvmx_npei_pkt_cnt_int_s</a>        <a class="code" href="unioncvmx__npei__pkt__cnt__int.html#ac5c9dc63eef9cd9367733a86bd80e3cb">cn52xx</a>;
<a name="l06354"></a><a class="code" href="unioncvmx__npei__pkt__cnt__int.html#ab6929aef19425699fda43d5d4d7d603b">06354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__cnt__int_1_1cvmx__npei__pkt__cnt__int__s.html">cvmx_npei_pkt_cnt_int_s</a>        <a class="code" href="unioncvmx__npei__pkt__cnt__int.html#ab6929aef19425699fda43d5d4d7d603b">cn56xx</a>;
<a name="l06355"></a>06355 };
<a name="l06356"></a><a class="code" href="cvmx-npei-defs_8h.html#a760c08c737812af10a82357dd9b52f77">06356</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__cnt__int.html" title="cvmx_npei_pkt_cnt_int">cvmx_npei_pkt_cnt_int</a> <a class="code" href="unioncvmx__npei__pkt__cnt__int.html" title="cvmx_npei_pkt_cnt_int">cvmx_npei_pkt_cnt_int_t</a>;
<a name="l06357"></a>06357 <span class="comment"></span>
<a name="l06358"></a>06358 <span class="comment">/**</span>
<a name="l06359"></a>06359 <span class="comment"> * cvmx_npei_pkt_cnt_int_enb</span>
<a name="l06360"></a>06360 <span class="comment"> *</span>
<a name="l06361"></a>06361 <span class="comment"> * NPEI_PKT_CNT_INT_ENB = NPI Packet Counter Interrupt Enable</span>
<a name="l06362"></a>06362 <span class="comment"> *</span>
<a name="l06363"></a>06363 <span class="comment"> * Enable for the packets rings that are interrupting because of Packet Counters.</span>
<a name="l06364"></a>06364 <span class="comment"> */</span>
<a name="l06365"></a><a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html">06365</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html" title="cvmx_npei_pkt_cnt_int_enb">cvmx_npei_pkt_cnt_int_enb</a> {
<a name="l06366"></a><a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html#a77eae25ad6f2590faedea2a0d30becb7">06366</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html#a77eae25ad6f2590faedea2a0d30becb7">u64</a>;
<a name="l06367"></a><a class="code" href="structcvmx__npei__pkt__cnt__int__enb_1_1cvmx__npei__pkt__cnt__int__enb__s.html">06367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__cnt__int__enb_1_1cvmx__npei__pkt__cnt__int__enb__s.html">cvmx_npei_pkt_cnt_int_enb_s</a> {
<a name="l06368"></a>06368 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06369"></a>06369 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__cnt__int__enb_1_1cvmx__npei__pkt__cnt__int__enb__s.html#a67f66213a5315ae4179a04472df28793">reserved_32_63</a>               : 32;
<a name="l06370"></a>06370     uint64_t <a class="code" href="structcvmx__npei__pkt__cnt__int__enb_1_1cvmx__npei__pkt__cnt__int__enb__s.html#a971a6019ce9f82460c2c065fef9deb0b">port</a>                         : 32; <span class="comment">/**&lt; Bit vector cooresponding to ring number when set</span>
<a name="l06371"></a>06371 <span class="comment">                                                         allows NPEI_PKT_CNT_INT to generate an interrupt. */</span>
<a name="l06372"></a>06372 <span class="preprocessor">#else</span>
<a name="l06373"></a><a class="code" href="structcvmx__npei__pkt__cnt__int__enb_1_1cvmx__npei__pkt__cnt__int__enb__s.html#a971a6019ce9f82460c2c065fef9deb0b">06373</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__cnt__int__enb_1_1cvmx__npei__pkt__cnt__int__enb__s.html#a971a6019ce9f82460c2c065fef9deb0b">port</a>                         : 32;
<a name="l06374"></a><a class="code" href="structcvmx__npei__pkt__cnt__int__enb_1_1cvmx__npei__pkt__cnt__int__enb__s.html#a67f66213a5315ae4179a04472df28793">06374</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__cnt__int__enb_1_1cvmx__npei__pkt__cnt__int__enb__s.html#a67f66213a5315ae4179a04472df28793">reserved_32_63</a>               : 32;
<a name="l06375"></a>06375 <span class="preprocessor">#endif</span>
<a name="l06376"></a>06376 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html#aa690ef08d0766bca81096e6e59016860">s</a>;
<a name="l06377"></a><a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html#ab7cc8ba2a6c0a1ae4b8b82e3720536c6">06377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__cnt__int__enb_1_1cvmx__npei__pkt__cnt__int__enb__s.html">cvmx_npei_pkt_cnt_int_enb_s</a>    <a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html#ab7cc8ba2a6c0a1ae4b8b82e3720536c6">cn52xx</a>;
<a name="l06378"></a><a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html#a214781edf584523cecf2b59cd2cc0c43">06378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__cnt__int__enb_1_1cvmx__npei__pkt__cnt__int__enb__s.html">cvmx_npei_pkt_cnt_int_enb_s</a>    <a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html#a214781edf584523cecf2b59cd2cc0c43">cn56xx</a>;
<a name="l06379"></a>06379 };
<a name="l06380"></a><a class="code" href="cvmx-npei-defs_8h.html#a365390bd9be7ef3940eb03e612556d16">06380</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html" title="cvmx_npei_pkt_cnt_int_enb">cvmx_npei_pkt_cnt_int_enb</a> <a class="code" href="unioncvmx__npei__pkt__cnt__int__enb.html" title="cvmx_npei_pkt_cnt_int_enb">cvmx_npei_pkt_cnt_int_enb_t</a>;
<a name="l06381"></a>06381 <span class="comment"></span>
<a name="l06382"></a>06382 <span class="comment">/**</span>
<a name="l06383"></a>06383 <span class="comment"> * cvmx_npei_pkt_data_out_es</span>
<a name="l06384"></a>06384 <span class="comment"> *</span>
<a name="l06385"></a>06385 <span class="comment"> * NPEI_PKT_DATA_OUT_ES = NPEI&apos;s Packet Data Out Endian Swap</span>
<a name="l06386"></a>06386 <span class="comment"> *</span>
<a name="l06387"></a>06387 <span class="comment"> * The Endian Swap for writing Data Out.</span>
<a name="l06388"></a>06388 <span class="comment"> */</span>
<a name="l06389"></a><a class="code" href="unioncvmx__npei__pkt__data__out__es.html">06389</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__data__out__es.html" title="cvmx_npei_pkt_data_out_es">cvmx_npei_pkt_data_out_es</a> {
<a name="l06390"></a><a class="code" href="unioncvmx__npei__pkt__data__out__es.html#a53c337865f7328f1fb459259f1f6db8a">06390</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__data__out__es.html#a53c337865f7328f1fb459259f1f6db8a">u64</a>;
<a name="l06391"></a><a class="code" href="structcvmx__npei__pkt__data__out__es_1_1cvmx__npei__pkt__data__out__es__s.html">06391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__data__out__es_1_1cvmx__npei__pkt__data__out__es__s.html">cvmx_npei_pkt_data_out_es_s</a> {
<a name="l06392"></a>06392 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06393"></a>06393 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__data__out__es_1_1cvmx__npei__pkt__data__out__es__s.html#af3512b84fdd46cbdad1747ed3907c3f3">es</a>                           : 64; <span class="comment">/**&lt; The endian swap mode for Packet rings 0 through 31.</span>
<a name="l06394"></a>06394 <span class="comment">                                                         Two bits are used per ring (i.e. ring 0 [1:0],</span>
<a name="l06395"></a>06395 <span class="comment">                                                         ring 1 [3:2], ....). */</span>
<a name="l06396"></a>06396 <span class="preprocessor">#else</span>
<a name="l06397"></a><a class="code" href="structcvmx__npei__pkt__data__out__es_1_1cvmx__npei__pkt__data__out__es__s.html#af3512b84fdd46cbdad1747ed3907c3f3">06397</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__data__out__es_1_1cvmx__npei__pkt__data__out__es__s.html#af3512b84fdd46cbdad1747ed3907c3f3">es</a>                           : 64;
<a name="l06398"></a>06398 <span class="preprocessor">#endif</span>
<a name="l06399"></a>06399 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__data__out__es.html#a384e45ca8319182f88b227102f6a5d34">s</a>;
<a name="l06400"></a><a class="code" href="unioncvmx__npei__pkt__data__out__es.html#a556cc0d9da27e37307d6937a4594fe67">06400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__data__out__es_1_1cvmx__npei__pkt__data__out__es__s.html">cvmx_npei_pkt_data_out_es_s</a>    <a class="code" href="unioncvmx__npei__pkt__data__out__es.html#a556cc0d9da27e37307d6937a4594fe67">cn52xx</a>;
<a name="l06401"></a><a class="code" href="unioncvmx__npei__pkt__data__out__es.html#a9320d112c620cf36764581051e403018">06401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__data__out__es_1_1cvmx__npei__pkt__data__out__es__s.html">cvmx_npei_pkt_data_out_es_s</a>    <a class="code" href="unioncvmx__npei__pkt__data__out__es.html#a9320d112c620cf36764581051e403018">cn56xx</a>;
<a name="l06402"></a>06402 };
<a name="l06403"></a><a class="code" href="cvmx-npei-defs_8h.html#a0ebebd57470314245a2d556ff1493ac7">06403</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__data__out__es.html" title="cvmx_npei_pkt_data_out_es">cvmx_npei_pkt_data_out_es</a> <a class="code" href="unioncvmx__npei__pkt__data__out__es.html" title="cvmx_npei_pkt_data_out_es">cvmx_npei_pkt_data_out_es_t</a>;
<a name="l06404"></a>06404 <span class="comment"></span>
<a name="l06405"></a>06405 <span class="comment">/**</span>
<a name="l06406"></a>06406 <span class="comment"> * cvmx_npei_pkt_data_out_ns</span>
<a name="l06407"></a>06407 <span class="comment"> *</span>
<a name="l06408"></a>06408 <span class="comment"> * NPEI_PKT_DATA_OUT_NS = NPEI&apos;s Packet Data Out No Snoop</span>
<a name="l06409"></a>06409 <span class="comment"> *</span>
<a name="l06410"></a>06410 <span class="comment"> * The NS field for the TLP when writing packet data.</span>
<a name="l06411"></a>06411 <span class="comment"> */</span>
<a name="l06412"></a><a class="code" href="unioncvmx__npei__pkt__data__out__ns.html">06412</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__data__out__ns.html" title="cvmx_npei_pkt_data_out_ns">cvmx_npei_pkt_data_out_ns</a> {
<a name="l06413"></a><a class="code" href="unioncvmx__npei__pkt__data__out__ns.html#a88650066b90cf81e99a8d4c7bb1d7e33">06413</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__data__out__ns.html#a88650066b90cf81e99a8d4c7bb1d7e33">u64</a>;
<a name="l06414"></a><a class="code" href="structcvmx__npei__pkt__data__out__ns_1_1cvmx__npei__pkt__data__out__ns__s.html">06414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__data__out__ns_1_1cvmx__npei__pkt__data__out__ns__s.html">cvmx_npei_pkt_data_out_ns_s</a> {
<a name="l06415"></a>06415 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06416"></a>06416 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__data__out__ns_1_1cvmx__npei__pkt__data__out__ns__s.html#a180736c5fc431e4ffbf307c93bdd89f0">reserved_32_63</a>               : 32;
<a name="l06417"></a>06417     uint64_t <a class="code" href="structcvmx__npei__pkt__data__out__ns_1_1cvmx__npei__pkt__data__out__ns__s.html#a8af0582b595211da520a895a456ee7fc">nsr</a>                          : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06418"></a>06418 <span class="comment">                                                         to the Packet-ring will enable NS in TLP header. */</span>
<a name="l06419"></a>06419 <span class="preprocessor">#else</span>
<a name="l06420"></a><a class="code" href="structcvmx__npei__pkt__data__out__ns_1_1cvmx__npei__pkt__data__out__ns__s.html#a8af0582b595211da520a895a456ee7fc">06420</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__data__out__ns_1_1cvmx__npei__pkt__data__out__ns__s.html#a8af0582b595211da520a895a456ee7fc">nsr</a>                          : 32;
<a name="l06421"></a><a class="code" href="structcvmx__npei__pkt__data__out__ns_1_1cvmx__npei__pkt__data__out__ns__s.html#a180736c5fc431e4ffbf307c93bdd89f0">06421</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__data__out__ns_1_1cvmx__npei__pkt__data__out__ns__s.html#a180736c5fc431e4ffbf307c93bdd89f0">reserved_32_63</a>               : 32;
<a name="l06422"></a>06422 <span class="preprocessor">#endif</span>
<a name="l06423"></a>06423 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__data__out__ns.html#a5129e940eb40ae2552c0239ff8547cc8">s</a>;
<a name="l06424"></a><a class="code" href="unioncvmx__npei__pkt__data__out__ns.html#a14c27a93dbb27ca521357ab010d684a8">06424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__data__out__ns_1_1cvmx__npei__pkt__data__out__ns__s.html">cvmx_npei_pkt_data_out_ns_s</a>    <a class="code" href="unioncvmx__npei__pkt__data__out__ns.html#a14c27a93dbb27ca521357ab010d684a8">cn52xx</a>;
<a name="l06425"></a><a class="code" href="unioncvmx__npei__pkt__data__out__ns.html#a33cf38398dd947cbd66bbf7a5c65310f">06425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__data__out__ns_1_1cvmx__npei__pkt__data__out__ns__s.html">cvmx_npei_pkt_data_out_ns_s</a>    <a class="code" href="unioncvmx__npei__pkt__data__out__ns.html#a33cf38398dd947cbd66bbf7a5c65310f">cn56xx</a>;
<a name="l06426"></a>06426 };
<a name="l06427"></a><a class="code" href="cvmx-npei-defs_8h.html#ae554f792cde54db38bad74f4eafb9e3f">06427</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__data__out__ns.html" title="cvmx_npei_pkt_data_out_ns">cvmx_npei_pkt_data_out_ns</a> <a class="code" href="unioncvmx__npei__pkt__data__out__ns.html" title="cvmx_npei_pkt_data_out_ns">cvmx_npei_pkt_data_out_ns_t</a>;
<a name="l06428"></a>06428 <span class="comment"></span>
<a name="l06429"></a>06429 <span class="comment">/**</span>
<a name="l06430"></a>06430 <span class="comment"> * cvmx_npei_pkt_data_out_ror</span>
<a name="l06431"></a>06431 <span class="comment"> *</span>
<a name="l06432"></a>06432 <span class="comment"> * NPEI_PKT_DATA_OUT_ROR = NPEI&apos;s Packet Data Out Relaxed Ordering</span>
<a name="l06433"></a>06433 <span class="comment"> *</span>
<a name="l06434"></a>06434 <span class="comment"> * The ROR field for the TLP when writing Packet Data.</span>
<a name="l06435"></a>06435 <span class="comment"> */</span>
<a name="l06436"></a><a class="code" href="unioncvmx__npei__pkt__data__out__ror.html">06436</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__data__out__ror.html" title="cvmx_npei_pkt_data_out_ror">cvmx_npei_pkt_data_out_ror</a> {
<a name="l06437"></a><a class="code" href="unioncvmx__npei__pkt__data__out__ror.html#aae57df33dc72a1ec070206948fe8884d">06437</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__data__out__ror.html#aae57df33dc72a1ec070206948fe8884d">u64</a>;
<a name="l06438"></a><a class="code" href="structcvmx__npei__pkt__data__out__ror_1_1cvmx__npei__pkt__data__out__ror__s.html">06438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__data__out__ror_1_1cvmx__npei__pkt__data__out__ror__s.html">cvmx_npei_pkt_data_out_ror_s</a> {
<a name="l06439"></a>06439 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06440"></a>06440 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__data__out__ror_1_1cvmx__npei__pkt__data__out__ror__s.html#a74a98c4cc8bf7d3d8549ef58371fae07">reserved_32_63</a>               : 32;
<a name="l06441"></a>06441     uint64_t <a class="code" href="structcvmx__npei__pkt__data__out__ror_1_1cvmx__npei__pkt__data__out__ror__s.html#a78acd8790062aa117bd5e54a5f0c08b7">ror</a>                          : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06442"></a>06442 <span class="comment">                                                         to the Packet-ring will enable ROR in TLP header. */</span>
<a name="l06443"></a>06443 <span class="preprocessor">#else</span>
<a name="l06444"></a><a class="code" href="structcvmx__npei__pkt__data__out__ror_1_1cvmx__npei__pkt__data__out__ror__s.html#a78acd8790062aa117bd5e54a5f0c08b7">06444</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__data__out__ror_1_1cvmx__npei__pkt__data__out__ror__s.html#a78acd8790062aa117bd5e54a5f0c08b7">ror</a>                          : 32;
<a name="l06445"></a><a class="code" href="structcvmx__npei__pkt__data__out__ror_1_1cvmx__npei__pkt__data__out__ror__s.html#a74a98c4cc8bf7d3d8549ef58371fae07">06445</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__data__out__ror_1_1cvmx__npei__pkt__data__out__ror__s.html#a74a98c4cc8bf7d3d8549ef58371fae07">reserved_32_63</a>               : 32;
<a name="l06446"></a>06446 <span class="preprocessor">#endif</span>
<a name="l06447"></a>06447 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__data__out__ror.html#a86ac67f8141f28564d861b97f91e65d0">s</a>;
<a name="l06448"></a><a class="code" href="unioncvmx__npei__pkt__data__out__ror.html#a7f321b393ff13b29df9a5b0c8c8a8c6f">06448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__data__out__ror_1_1cvmx__npei__pkt__data__out__ror__s.html">cvmx_npei_pkt_data_out_ror_s</a>   <a class="code" href="unioncvmx__npei__pkt__data__out__ror.html#a7f321b393ff13b29df9a5b0c8c8a8c6f">cn52xx</a>;
<a name="l06449"></a><a class="code" href="unioncvmx__npei__pkt__data__out__ror.html#a5276bdd26ffb34c07d5d11e42fa61b39">06449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__data__out__ror_1_1cvmx__npei__pkt__data__out__ror__s.html">cvmx_npei_pkt_data_out_ror_s</a>   <a class="code" href="unioncvmx__npei__pkt__data__out__ror.html#a5276bdd26ffb34c07d5d11e42fa61b39">cn56xx</a>;
<a name="l06450"></a>06450 };
<a name="l06451"></a><a class="code" href="cvmx-npei-defs_8h.html#ace9188e02c422058fc9a1e8d7932cdb7">06451</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__data__out__ror.html" title="cvmx_npei_pkt_data_out_ror">cvmx_npei_pkt_data_out_ror</a> <a class="code" href="unioncvmx__npei__pkt__data__out__ror.html" title="cvmx_npei_pkt_data_out_ror">cvmx_npei_pkt_data_out_ror_t</a>;
<a name="l06452"></a>06452 <span class="comment"></span>
<a name="l06453"></a>06453 <span class="comment">/**</span>
<a name="l06454"></a>06454 <span class="comment"> * cvmx_npei_pkt_dpaddr</span>
<a name="l06455"></a>06455 <span class="comment"> *</span>
<a name="l06456"></a>06456 <span class="comment"> * NPEI_PKT_DPADDR = NPEI&apos;s Packet Data Pointer Addr</span>
<a name="l06457"></a>06457 <span class="comment"> *</span>
<a name="l06458"></a>06458 <span class="comment"> * Used to detemine address and attributes for packet data writes.</span>
<a name="l06459"></a>06459 <span class="comment"> */</span>
<a name="l06460"></a><a class="code" href="unioncvmx__npei__pkt__dpaddr.html">06460</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__dpaddr.html" title="cvmx_npei_pkt_dpaddr">cvmx_npei_pkt_dpaddr</a> {
<a name="l06461"></a><a class="code" href="unioncvmx__npei__pkt__dpaddr.html#a42d6c2d36008edb842670e3f29160013">06461</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__dpaddr.html#a42d6c2d36008edb842670e3f29160013">u64</a>;
<a name="l06462"></a><a class="code" href="structcvmx__npei__pkt__dpaddr_1_1cvmx__npei__pkt__dpaddr__s.html">06462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__dpaddr_1_1cvmx__npei__pkt__dpaddr__s.html">cvmx_npei_pkt_dpaddr_s</a> {
<a name="l06463"></a>06463 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06464"></a>06464 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__dpaddr_1_1cvmx__npei__pkt__dpaddr__s.html#acf89db8c63e47ec2b75412bcaa5eab74">reserved_32_63</a>               : 32;
<a name="l06465"></a>06465     uint64_t <a class="code" href="structcvmx__npei__pkt__dpaddr_1_1cvmx__npei__pkt__dpaddr__s.html#aaed44156bc7f2b76c6248eb3dd4ca95b">dptr</a>                         : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06466"></a>06466 <span class="comment">                                                         to the Packet-ring will use:</span>
<a name="l06467"></a>06467 <span class="comment">                                                         the address[63:60] to write packet data</span>
<a name="l06468"></a>06468 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list</span>
<a name="l06469"></a>06469 <span class="comment">                                                         pair and the RO, NS, ES values come from the O0_ES,</span>
<a name="l06470"></a>06470 <span class="comment">                                                         O0_NS, O0_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l06471"></a>06471 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l06472"></a>06472 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l06473"></a>06473 <span class="comment">                                                         O0_ES[1:0], O0_NS, O0_RO. */</span>
<a name="l06474"></a>06474 <span class="preprocessor">#else</span>
<a name="l06475"></a><a class="code" href="structcvmx__npei__pkt__dpaddr_1_1cvmx__npei__pkt__dpaddr__s.html#aaed44156bc7f2b76c6248eb3dd4ca95b">06475</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__dpaddr_1_1cvmx__npei__pkt__dpaddr__s.html#aaed44156bc7f2b76c6248eb3dd4ca95b">dptr</a>                         : 32;
<a name="l06476"></a><a class="code" href="structcvmx__npei__pkt__dpaddr_1_1cvmx__npei__pkt__dpaddr__s.html#acf89db8c63e47ec2b75412bcaa5eab74">06476</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__dpaddr_1_1cvmx__npei__pkt__dpaddr__s.html#acf89db8c63e47ec2b75412bcaa5eab74">reserved_32_63</a>               : 32;
<a name="l06477"></a>06477 <span class="preprocessor">#endif</span>
<a name="l06478"></a>06478 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__dpaddr.html#a7754e0feda4c4d15083c0e7719c80cd8">s</a>;
<a name="l06479"></a><a class="code" href="unioncvmx__npei__pkt__dpaddr.html#ad869b037ecbd074317fb17351f2b2f5c">06479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__dpaddr_1_1cvmx__npei__pkt__dpaddr__s.html">cvmx_npei_pkt_dpaddr_s</a>         <a class="code" href="unioncvmx__npei__pkt__dpaddr.html#ad869b037ecbd074317fb17351f2b2f5c">cn52xx</a>;
<a name="l06480"></a><a class="code" href="unioncvmx__npei__pkt__dpaddr.html#a592cfb869f61c18d216f4e97cf3bb31a">06480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__dpaddr_1_1cvmx__npei__pkt__dpaddr__s.html">cvmx_npei_pkt_dpaddr_s</a>         <a class="code" href="unioncvmx__npei__pkt__dpaddr.html#a592cfb869f61c18d216f4e97cf3bb31a">cn56xx</a>;
<a name="l06481"></a>06481 };
<a name="l06482"></a><a class="code" href="cvmx-npei-defs_8h.html#a3ca88f41a6ceef6b7d29106d00a83008">06482</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__dpaddr.html" title="cvmx_npei_pkt_dpaddr">cvmx_npei_pkt_dpaddr</a> <a class="code" href="unioncvmx__npei__pkt__dpaddr.html" title="cvmx_npei_pkt_dpaddr">cvmx_npei_pkt_dpaddr_t</a>;
<a name="l06483"></a>06483 <span class="comment"></span>
<a name="l06484"></a>06484 <span class="comment">/**</span>
<a name="l06485"></a>06485 <span class="comment"> * cvmx_npei_pkt_in_bp</span>
<a name="l06486"></a>06486 <span class="comment"> *</span>
<a name="l06487"></a>06487 <span class="comment"> * NPEI_PKT_IN_BP = NPEI Packet Input Backpressure</span>
<a name="l06488"></a>06488 <span class="comment"> *</span>
<a name="l06489"></a>06489 <span class="comment"> * Which input rings have backpressure applied.</span>
<a name="l06490"></a>06490 <span class="comment"> */</span>
<a name="l06491"></a><a class="code" href="unioncvmx__npei__pkt__in__bp.html">06491</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__in__bp.html" title="cvmx_npei_pkt_in_bp">cvmx_npei_pkt_in_bp</a> {
<a name="l06492"></a><a class="code" href="unioncvmx__npei__pkt__in__bp.html#a5f9085e5c1140d2a2725a8a00cfe8bf0">06492</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__in__bp.html#a5f9085e5c1140d2a2725a8a00cfe8bf0">u64</a>;
<a name="l06493"></a><a class="code" href="structcvmx__npei__pkt__in__bp_1_1cvmx__npei__pkt__in__bp__s.html">06493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__bp_1_1cvmx__npei__pkt__in__bp__s.html">cvmx_npei_pkt_in_bp_s</a> {
<a name="l06494"></a>06494 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06495"></a>06495 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__in__bp_1_1cvmx__npei__pkt__in__bp__s.html#ab26720c8e48a34c2991362669d024b4d">reserved_32_63</a>               : 32;
<a name="l06496"></a>06496     uint64_t <a class="code" href="structcvmx__npei__pkt__in__bp_1_1cvmx__npei__pkt__in__bp__s.html#a05516234848a157c69988f1d39d4e187">bp</a>                           : 32; <span class="comment">/**&lt; A packet input  ring that has its count greater</span>
<a name="l06497"></a>06497 <span class="comment">                                                         than its WMARK will have backpressure applied.</span>
<a name="l06498"></a>06498 <span class="comment">                                                         Each of the 32 bits coorespond to an input ring.</span>
<a name="l06499"></a>06499 <span class="comment">                                                         When &apos;1&apos; that ring has backpressure applied an</span>
<a name="l06500"></a>06500 <span class="comment">                                                         will fetch no more instructions, but will process</span>
<a name="l06501"></a>06501 <span class="comment">                                                         any previously fetched instructions. */</span>
<a name="l06502"></a>06502 <span class="preprocessor">#else</span>
<a name="l06503"></a><a class="code" href="structcvmx__npei__pkt__in__bp_1_1cvmx__npei__pkt__in__bp__s.html#a05516234848a157c69988f1d39d4e187">06503</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__in__bp_1_1cvmx__npei__pkt__in__bp__s.html#a05516234848a157c69988f1d39d4e187">bp</a>                           : 32;
<a name="l06504"></a><a class="code" href="structcvmx__npei__pkt__in__bp_1_1cvmx__npei__pkt__in__bp__s.html#ab26720c8e48a34c2991362669d024b4d">06504</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__in__bp_1_1cvmx__npei__pkt__in__bp__s.html#ab26720c8e48a34c2991362669d024b4d">reserved_32_63</a>               : 32;
<a name="l06505"></a>06505 <span class="preprocessor">#endif</span>
<a name="l06506"></a>06506 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__in__bp.html#aa6acc3736f29c217715007ace450ed91">s</a>;
<a name="l06507"></a><a class="code" href="unioncvmx__npei__pkt__in__bp.html#a103655986b7fb76ec8a9c5701541074e">06507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__bp_1_1cvmx__npei__pkt__in__bp__s.html">cvmx_npei_pkt_in_bp_s</a>          <a class="code" href="unioncvmx__npei__pkt__in__bp.html#a103655986b7fb76ec8a9c5701541074e">cn52xx</a>;
<a name="l06508"></a><a class="code" href="unioncvmx__npei__pkt__in__bp.html#a3a2e46c97a0bfb758bc5898a8e990a75">06508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__bp_1_1cvmx__npei__pkt__in__bp__s.html">cvmx_npei_pkt_in_bp_s</a>          <a class="code" href="unioncvmx__npei__pkt__in__bp.html#a3a2e46c97a0bfb758bc5898a8e990a75">cn56xx</a>;
<a name="l06509"></a>06509 };
<a name="l06510"></a><a class="code" href="cvmx-npei-defs_8h.html#a361c3d38ba701662bed7c010780aae43">06510</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__in__bp.html" title="cvmx_npei_pkt_in_bp">cvmx_npei_pkt_in_bp</a> <a class="code" href="unioncvmx__npei__pkt__in__bp.html" title="cvmx_npei_pkt_in_bp">cvmx_npei_pkt_in_bp_t</a>;
<a name="l06511"></a>06511 <span class="comment"></span>
<a name="l06512"></a>06512 <span class="comment">/**</span>
<a name="l06513"></a>06513 <span class="comment"> * cvmx_npei_pkt_in_done#_cnts</span>
<a name="l06514"></a>06514 <span class="comment"> *</span>
<a name="l06515"></a>06515 <span class="comment"> * NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts</span>
<a name="l06516"></a>06516 <span class="comment"> *</span>
<a name="l06517"></a>06517 <span class="comment"> * Counters for instructions completed on Input rings.</span>
<a name="l06518"></a>06518 <span class="comment"> */</span>
<a name="l06519"></a><a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html">06519</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html" title="cvmx_npei_pkt_in_done::_cnts">cvmx_npei_pkt_in_donex_cnts</a> {
<a name="l06520"></a><a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html#a2b34bbadca5463406d2e2a9384bac92b">06520</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html#a2b34bbadca5463406d2e2a9384bac92b">u64</a>;
<a name="l06521"></a><a class="code" href="structcvmx__npei__pkt__in__donex__cnts_1_1cvmx__npei__pkt__in__donex__cnts__s.html">06521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__donex__cnts_1_1cvmx__npei__pkt__in__donex__cnts__s.html">cvmx_npei_pkt_in_donex_cnts_s</a> {
<a name="l06522"></a>06522 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06523"></a>06523 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__in__donex__cnts_1_1cvmx__npei__pkt__in__donex__cnts__s.html#ab1b13be60ec73ce5f53c218b99fc461c">reserved_32_63</a>               : 32;
<a name="l06524"></a>06524     uint64_t <a class="code" href="structcvmx__npei__pkt__in__donex__cnts_1_1cvmx__npei__pkt__in__donex__cnts__s.html#ae38caba0bfcf0ad1f25c54dcf3116e76">cnt</a>                          : 32; <span class="comment">/**&lt; This field is incrmented by &apos;1&apos; when an instruction</span>
<a name="l06525"></a>06525 <span class="comment">                                                         is completed. This field is incremented as the</span>
<a name="l06526"></a>06526 <span class="comment">                                                         last of the data is read from the PCIe. */</span>
<a name="l06527"></a>06527 <span class="preprocessor">#else</span>
<a name="l06528"></a><a class="code" href="structcvmx__npei__pkt__in__donex__cnts_1_1cvmx__npei__pkt__in__donex__cnts__s.html#ae38caba0bfcf0ad1f25c54dcf3116e76">06528</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__in__donex__cnts_1_1cvmx__npei__pkt__in__donex__cnts__s.html#ae38caba0bfcf0ad1f25c54dcf3116e76">cnt</a>                          : 32;
<a name="l06529"></a><a class="code" href="structcvmx__npei__pkt__in__donex__cnts_1_1cvmx__npei__pkt__in__donex__cnts__s.html#ab1b13be60ec73ce5f53c218b99fc461c">06529</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__in__donex__cnts_1_1cvmx__npei__pkt__in__donex__cnts__s.html#ab1b13be60ec73ce5f53c218b99fc461c">reserved_32_63</a>               : 32;
<a name="l06530"></a>06530 <span class="preprocessor">#endif</span>
<a name="l06531"></a>06531 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html#a354c829833b17326ccc1dff2a451a199">s</a>;
<a name="l06532"></a><a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html#a120d530966375821bf5033bc0477d624">06532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__donex__cnts_1_1cvmx__npei__pkt__in__donex__cnts__s.html">cvmx_npei_pkt_in_donex_cnts_s</a>  <a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html#a120d530966375821bf5033bc0477d624">cn52xx</a>;
<a name="l06533"></a><a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html#ac7e1d73a68c38186909d6aa79a09c1bc">06533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__donex__cnts_1_1cvmx__npei__pkt__in__donex__cnts__s.html">cvmx_npei_pkt_in_donex_cnts_s</a>  <a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html#ac7e1d73a68c38186909d6aa79a09c1bc">cn56xx</a>;
<a name="l06534"></a>06534 };
<a name="l06535"></a><a class="code" href="cvmx-npei-defs_8h.html#a995b80d91ad9d87e9dfafd868fd8b061">06535</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html" title="cvmx_npei_pkt_in_done::_cnts">cvmx_npei_pkt_in_donex_cnts</a> <a class="code" href="unioncvmx__npei__pkt__in__donex__cnts.html" title="cvmx_npei_pkt_in_done::_cnts">cvmx_npei_pkt_in_donex_cnts_t</a>;
<a name="l06536"></a>06536 <span class="comment"></span>
<a name="l06537"></a>06537 <span class="comment">/**</span>
<a name="l06538"></a>06538 <span class="comment"> * cvmx_npei_pkt_in_instr_counts</span>
<a name="l06539"></a>06539 <span class="comment"> *</span>
<a name="l06540"></a>06540 <span class="comment"> * NPEI_PKT_IN_INSTR_COUNTS = NPEI Packet Input Instrutction Counts</span>
<a name="l06541"></a>06541 <span class="comment"> *</span>
<a name="l06542"></a>06542 <span class="comment"> * Keeps track of the number of instructions read into the FIFO and Packets sent to IPD.</span>
<a name="l06543"></a>06543 <span class="comment"> */</span>
<a name="l06544"></a><a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html">06544</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html" title="cvmx_npei_pkt_in_instr_counts">cvmx_npei_pkt_in_instr_counts</a> {
<a name="l06545"></a><a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html#a2b2d40a503916e3491ef4e7637b82298">06545</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html#a2b2d40a503916e3491ef4e7637b82298">u64</a>;
<a name="l06546"></a><a class="code" href="structcvmx__npei__pkt__in__instr__counts_1_1cvmx__npei__pkt__in__instr__counts__s.html">06546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__instr__counts_1_1cvmx__npei__pkt__in__instr__counts__s.html">cvmx_npei_pkt_in_instr_counts_s</a> {
<a name="l06547"></a>06547 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06548"></a>06548 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__in__instr__counts_1_1cvmx__npei__pkt__in__instr__counts__s.html#a76734995e8b558c309283c62e2d22fdf">wr_cnt</a>                       : 32; <span class="comment">/**&lt; Shows the number of packets sent to the IPD. */</span>
<a name="l06549"></a>06549     uint64_t <a class="code" href="structcvmx__npei__pkt__in__instr__counts_1_1cvmx__npei__pkt__in__instr__counts__s.html#aae4db3235746f77535b53e540130d1c0">rd_cnt</a>                       : 32; <span class="comment">/**&lt; Shows the value of instructions that have had reads</span>
<a name="l06550"></a>06550 <span class="comment">                                                         issued for them.</span>
<a name="l06551"></a>06551 <span class="comment">                                                         to the Packet-ring is in reset. */</span>
<a name="l06552"></a>06552 <span class="preprocessor">#else</span>
<a name="l06553"></a><a class="code" href="structcvmx__npei__pkt__in__instr__counts_1_1cvmx__npei__pkt__in__instr__counts__s.html#aae4db3235746f77535b53e540130d1c0">06553</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__in__instr__counts_1_1cvmx__npei__pkt__in__instr__counts__s.html#aae4db3235746f77535b53e540130d1c0">rd_cnt</a>                       : 32;
<a name="l06554"></a><a class="code" href="structcvmx__npei__pkt__in__instr__counts_1_1cvmx__npei__pkt__in__instr__counts__s.html#a76734995e8b558c309283c62e2d22fdf">06554</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__in__instr__counts_1_1cvmx__npei__pkt__in__instr__counts__s.html#a76734995e8b558c309283c62e2d22fdf">wr_cnt</a>                       : 32;
<a name="l06555"></a>06555 <span class="preprocessor">#endif</span>
<a name="l06556"></a>06556 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html#a4ab8297cf32b315fc0495db03d263122">s</a>;
<a name="l06557"></a><a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html#a327228c4ec1b3db865a2a2b2ad56eec1">06557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__instr__counts_1_1cvmx__npei__pkt__in__instr__counts__s.html">cvmx_npei_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html#a327228c4ec1b3db865a2a2b2ad56eec1">cn52xx</a>;
<a name="l06558"></a><a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html#a8649c54da79b13c3ccd11307d482bc1c">06558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__instr__counts_1_1cvmx__npei__pkt__in__instr__counts__s.html">cvmx_npei_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html#a8649c54da79b13c3ccd11307d482bc1c">cn56xx</a>;
<a name="l06559"></a>06559 };
<a name="l06560"></a><a class="code" href="cvmx-npei-defs_8h.html#a0bd3b6f77dd830296864cb35a31ed8bc">06560</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html" title="cvmx_npei_pkt_in_instr_counts">cvmx_npei_pkt_in_instr_counts</a> <a class="code" href="unioncvmx__npei__pkt__in__instr__counts.html" title="cvmx_npei_pkt_in_instr_counts">cvmx_npei_pkt_in_instr_counts_t</a>;
<a name="l06561"></a>06561 <span class="comment"></span>
<a name="l06562"></a>06562 <span class="comment">/**</span>
<a name="l06563"></a>06563 <span class="comment"> * cvmx_npei_pkt_in_pcie_port</span>
<a name="l06564"></a>06564 <span class="comment"> *</span>
<a name="l06565"></a>06565 <span class="comment"> * NPEI_PKT_IN_PCIE_PORT = NPEI&apos;s Packet In To PCIe Port Assignment</span>
<a name="l06566"></a>06566 <span class="comment"> *</span>
<a name="l06567"></a>06567 <span class="comment"> * Assigns Packet Input rings to PCIe ports.</span>
<a name="l06568"></a>06568 <span class="comment"> */</span>
<a name="l06569"></a><a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html">06569</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html" title="cvmx_npei_pkt_in_pcie_port">cvmx_npei_pkt_in_pcie_port</a> {
<a name="l06570"></a><a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html#adfc3fda173da5446f6e8945107b95175">06570</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html#adfc3fda173da5446f6e8945107b95175">u64</a>;
<a name="l06571"></a><a class="code" href="structcvmx__npei__pkt__in__pcie__port_1_1cvmx__npei__pkt__in__pcie__port__s.html">06571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__pcie__port_1_1cvmx__npei__pkt__in__pcie__port__s.html">cvmx_npei_pkt_in_pcie_port_s</a> {
<a name="l06572"></a>06572 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06573"></a>06573 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__in__pcie__port_1_1cvmx__npei__pkt__in__pcie__port__s.html#a62892708eec43f1cec0fb1a54ec71f36">pp</a>                           : 64; <span class="comment">/**&lt; The PCIe port that the Packet ring number is</span>
<a name="l06574"></a>06574 <span class="comment">                                                         assigned. Two bits are used per ring (i.e. ring 0</span>
<a name="l06575"></a>06575 <span class="comment">                                                         [1:0], ring 1 [3:2], ....). A value of &apos;0 means</span>
<a name="l06576"></a>06576 <span class="comment">                                                         that the Packetring is assign to PCIe Port 0, a &apos;1&apos;</span>
<a name="l06577"></a>06577 <span class="comment">                                                         PCIe Port 1, &apos;2&apos; and &apos;3&apos; are reserved. */</span>
<a name="l06578"></a>06578 <span class="preprocessor">#else</span>
<a name="l06579"></a><a class="code" href="structcvmx__npei__pkt__in__pcie__port_1_1cvmx__npei__pkt__in__pcie__port__s.html#a62892708eec43f1cec0fb1a54ec71f36">06579</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__in__pcie__port_1_1cvmx__npei__pkt__in__pcie__port__s.html#a62892708eec43f1cec0fb1a54ec71f36">pp</a>                           : 64;
<a name="l06580"></a>06580 <span class="preprocessor">#endif</span>
<a name="l06581"></a>06581 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html#af70ce546bf9fd50e3fd9c789c1561c13">s</a>;
<a name="l06582"></a><a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html#ab08c2bea9949a452b17873acb8579374">06582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__pcie__port_1_1cvmx__npei__pkt__in__pcie__port__s.html">cvmx_npei_pkt_in_pcie_port_s</a>   <a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html#ab08c2bea9949a452b17873acb8579374">cn52xx</a>;
<a name="l06583"></a><a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html#a86cf7d07b0396bf0e5899ca3bf318a57">06583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__in__pcie__port_1_1cvmx__npei__pkt__in__pcie__port__s.html">cvmx_npei_pkt_in_pcie_port_s</a>   <a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html#a86cf7d07b0396bf0e5899ca3bf318a57">cn56xx</a>;
<a name="l06584"></a>06584 };
<a name="l06585"></a><a class="code" href="cvmx-npei-defs_8h.html#aae4e68b53405ee1ad45ff741d4d84691">06585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html" title="cvmx_npei_pkt_in_pcie_port">cvmx_npei_pkt_in_pcie_port</a> <a class="code" href="unioncvmx__npei__pkt__in__pcie__port.html" title="cvmx_npei_pkt_in_pcie_port">cvmx_npei_pkt_in_pcie_port_t</a>;
<a name="l06586"></a>06586 <span class="comment"></span>
<a name="l06587"></a>06587 <span class="comment">/**</span>
<a name="l06588"></a>06588 <span class="comment"> * cvmx_npei_pkt_input_control</span>
<a name="l06589"></a>06589 <span class="comment"> *</span>
<a name="l06590"></a>06590 <span class="comment"> * NPEI_PKT_INPUT_CONTROL = NPEI&apos;s Packet Input Control</span>
<a name="l06591"></a>06591 <span class="comment"> *</span>
<a name="l06592"></a>06592 <span class="comment"> * Control for reads for gather list and instructions.</span>
<a name="l06593"></a>06593 <span class="comment"> */</span>
<a name="l06594"></a><a class="code" href="unioncvmx__npei__pkt__input__control.html">06594</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__input__control.html" title="cvmx_npei_pkt_input_control">cvmx_npei_pkt_input_control</a> {
<a name="l06595"></a><a class="code" href="unioncvmx__npei__pkt__input__control.html#a01c4727b381eb2eee395cb0d008a7d3e">06595</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__input__control.html#a01c4727b381eb2eee395cb0d008a7d3e">u64</a>;
<a name="l06596"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html">06596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html">cvmx_npei_pkt_input_control_s</a> {
<a name="l06597"></a>06597 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06598"></a>06598 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a62fc0e7c29a51beb94f3d14d73ebf6b8">reserved_23_63</a>               : 41;
<a name="l06599"></a>06599     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#aa72b9730319ca4910a407c16c818ab8f">pkt_rr</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the input packet selection will be</span>
<a name="l06600"></a>06600 <span class="comment">                                                         made with a Round Robin arbitration. When &apos;0&apos;</span>
<a name="l06601"></a>06601 <span class="comment">                                                         the input packet ring is fixed in priority,</span>
<a name="l06602"></a>06602 <span class="comment">                                                         where the lower ring number has higher priority. */</span>
<a name="l06603"></a>06603     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#ab6050b3afe08d5be36262a1486507b5d">pbp_dhi</a>                      : 13; <span class="comment">/**&lt; Field when in [PBP] is set to be used in</span>
<a name="l06604"></a>06604 <span class="comment">                                                         calculating a DPTR. */</span>
<a name="l06605"></a>06605     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a40700db75791412df47323a775774011">d_nsr</a>                        : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for reading of</span>
<a name="l06606"></a>06606 <span class="comment">                                                         gather data. */</span>
<a name="l06607"></a>06607     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a1326b63c51a77120c83c1a0ed0f1e2c9">d_esr</a>                        : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for reading of</span>
<a name="l06608"></a>06608 <span class="comment">                                                         gather data. */</span>
<a name="l06609"></a>06609     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#ae0bbcd3b2640a87dc9431b7b51ecfb57">d_ror</a>                        : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for reading of</span>
<a name="l06610"></a>06610 <span class="comment">                                                         gather data. */</span>
<a name="l06611"></a>06611     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a5bae69a05b3f97f0c96e2c9659ad30d1">use_csr</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the csr value will be used for</span>
<a name="l06612"></a>06612 <span class="comment">                                                         ROR, ESR, and NSR. When clear &apos;0&apos; the value in</span>
<a name="l06613"></a>06613 <span class="comment">                                                         DPTR will be used. In turn the bits not used for</span>
<a name="l06614"></a>06614 <span class="comment">                                                         ROR, ESR, and NSR, will be used for bits [63:60]</span>
<a name="l06615"></a>06615 <span class="comment">                                                         of the address used to fetch packet data. */</span>
<a name="l06616"></a>06616     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#aaa19527a2bf8919e92b80e2a9833a327">nsr</a>                          : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for reading of</span>
<a name="l06617"></a>06617 <span class="comment">                                                         gather list and gather instruction. */</span>
<a name="l06618"></a>06618     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a47af40fa0887010750ff09a28f1efe5f">esr</a>                          : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for reading of</span>
<a name="l06619"></a>06619 <span class="comment">                                                         gather list and gather instruction. */</span>
<a name="l06620"></a>06620     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a15b2699f17c3e701dc30188e0decffb6">ror</a>                          : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for reading of</span>
<a name="l06621"></a>06621 <span class="comment">                                                         gather list and gather instruction. */</span>
<a name="l06622"></a>06622 <span class="preprocessor">#else</span>
<a name="l06623"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a15b2699f17c3e701dc30188e0decffb6">06623</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a15b2699f17c3e701dc30188e0decffb6">ror</a>                          : 1;
<a name="l06624"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a47af40fa0887010750ff09a28f1efe5f">06624</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a47af40fa0887010750ff09a28f1efe5f">esr</a>                          : 2;
<a name="l06625"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#aaa19527a2bf8919e92b80e2a9833a327">06625</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#aaa19527a2bf8919e92b80e2a9833a327">nsr</a>                          : 1;
<a name="l06626"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a5bae69a05b3f97f0c96e2c9659ad30d1">06626</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a5bae69a05b3f97f0c96e2c9659ad30d1">use_csr</a>                      : 1;
<a name="l06627"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#ae0bbcd3b2640a87dc9431b7b51ecfb57">06627</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#ae0bbcd3b2640a87dc9431b7b51ecfb57">d_ror</a>                        : 1;
<a name="l06628"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a1326b63c51a77120c83c1a0ed0f1e2c9">06628</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a1326b63c51a77120c83c1a0ed0f1e2c9">d_esr</a>                        : 2;
<a name="l06629"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a40700db75791412df47323a775774011">06629</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a40700db75791412df47323a775774011">d_nsr</a>                        : 1;
<a name="l06630"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#ab6050b3afe08d5be36262a1486507b5d">06630</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#ab6050b3afe08d5be36262a1486507b5d">pbp_dhi</a>                      : 13;
<a name="l06631"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#aa72b9730319ca4910a407c16c818ab8f">06631</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#aa72b9730319ca4910a407c16c818ab8f">pkt_rr</a>                       : 1;
<a name="l06632"></a><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a62fc0e7c29a51beb94f3d14d73ebf6b8">06632</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html#a62fc0e7c29a51beb94f3d14d73ebf6b8">reserved_23_63</a>               : 41;
<a name="l06633"></a>06633 <span class="preprocessor">#endif</span>
<a name="l06634"></a>06634 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__input__control.html#ade2420a0bce04557dffc3a855d49bbff">s</a>;
<a name="l06635"></a><a class="code" href="unioncvmx__npei__pkt__input__control.html#a42b7048df866c8a3f3cc9a44ee1e6d1d">06635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html">cvmx_npei_pkt_input_control_s</a>  <a class="code" href="unioncvmx__npei__pkt__input__control.html#a42b7048df866c8a3f3cc9a44ee1e6d1d">cn52xx</a>;
<a name="l06636"></a><a class="code" href="unioncvmx__npei__pkt__input__control.html#a5b3c11fb568c58cdede1e69887490c95">06636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__input__control_1_1cvmx__npei__pkt__input__control__s.html">cvmx_npei_pkt_input_control_s</a>  <a class="code" href="unioncvmx__npei__pkt__input__control.html#a5b3c11fb568c58cdede1e69887490c95">cn56xx</a>;
<a name="l06637"></a>06637 };
<a name="l06638"></a><a class="code" href="cvmx-npei-defs_8h.html#a9b8d828ca471f4f05afe3f4c7d212e49">06638</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__input__control.html" title="cvmx_npei_pkt_input_control">cvmx_npei_pkt_input_control</a> <a class="code" href="unioncvmx__npei__pkt__input__control.html" title="cvmx_npei_pkt_input_control">cvmx_npei_pkt_input_control_t</a>;
<a name="l06639"></a>06639 <span class="comment"></span>
<a name="l06640"></a>06640 <span class="comment">/**</span>
<a name="l06641"></a>06641 <span class="comment"> * cvmx_npei_pkt_instr_enb</span>
<a name="l06642"></a>06642 <span class="comment"> *</span>
<a name="l06643"></a>06643 <span class="comment"> * NPEI_PKT_INSTR_ENB = NPEI&apos;s Packet Instruction Enable</span>
<a name="l06644"></a>06644 <span class="comment"> *</span>
<a name="l06645"></a>06645 <span class="comment"> * Enables the instruction fetch for a Packet-ring.</span>
<a name="l06646"></a>06646 <span class="comment"> */</span>
<a name="l06647"></a><a class="code" href="unioncvmx__npei__pkt__instr__enb.html">06647</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__instr__enb.html" title="cvmx_npei_pkt_instr_enb">cvmx_npei_pkt_instr_enb</a> {
<a name="l06648"></a><a class="code" href="unioncvmx__npei__pkt__instr__enb.html#abb38657ce466557334d55fa8132670e7">06648</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__instr__enb.html#abb38657ce466557334d55fa8132670e7">u64</a>;
<a name="l06649"></a><a class="code" href="structcvmx__npei__pkt__instr__enb_1_1cvmx__npei__pkt__instr__enb__s.html">06649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__instr__enb_1_1cvmx__npei__pkt__instr__enb__s.html">cvmx_npei_pkt_instr_enb_s</a> {
<a name="l06650"></a>06650 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06651"></a>06651 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__instr__enb_1_1cvmx__npei__pkt__instr__enb__s.html#a9a7a4768a2db0f657e5d5e73ed12d7b2">reserved_32_63</a>               : 32;
<a name="l06652"></a>06652     uint64_t <a class="code" href="structcvmx__npei__pkt__instr__enb_1_1cvmx__npei__pkt__instr__enb__s.html#a801c43c876d4c878412234c4f30f532d">enb</a>                          : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06653"></a>06653 <span class="comment">                                                         to the Packet-ring is enabled. */</span>
<a name="l06654"></a>06654 <span class="preprocessor">#else</span>
<a name="l06655"></a><a class="code" href="structcvmx__npei__pkt__instr__enb_1_1cvmx__npei__pkt__instr__enb__s.html#a801c43c876d4c878412234c4f30f532d">06655</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__instr__enb_1_1cvmx__npei__pkt__instr__enb__s.html#a801c43c876d4c878412234c4f30f532d">enb</a>                          : 32;
<a name="l06656"></a><a class="code" href="structcvmx__npei__pkt__instr__enb_1_1cvmx__npei__pkt__instr__enb__s.html#a9a7a4768a2db0f657e5d5e73ed12d7b2">06656</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__instr__enb_1_1cvmx__npei__pkt__instr__enb__s.html#a9a7a4768a2db0f657e5d5e73ed12d7b2">reserved_32_63</a>               : 32;
<a name="l06657"></a>06657 <span class="preprocessor">#endif</span>
<a name="l06658"></a>06658 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__instr__enb.html#a9712ab4fe034e0acc119a47e92085b4e">s</a>;
<a name="l06659"></a><a class="code" href="unioncvmx__npei__pkt__instr__enb.html#a5e697d911db05147c074b3f273b39040">06659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__instr__enb_1_1cvmx__npei__pkt__instr__enb__s.html">cvmx_npei_pkt_instr_enb_s</a>      <a class="code" href="unioncvmx__npei__pkt__instr__enb.html#a5e697d911db05147c074b3f273b39040">cn52xx</a>;
<a name="l06660"></a><a class="code" href="unioncvmx__npei__pkt__instr__enb.html#adafa83413ae3c32967c60288dc6d1cff">06660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__instr__enb_1_1cvmx__npei__pkt__instr__enb__s.html">cvmx_npei_pkt_instr_enb_s</a>      <a class="code" href="unioncvmx__npei__pkt__instr__enb.html#adafa83413ae3c32967c60288dc6d1cff">cn56xx</a>;
<a name="l06661"></a>06661 };
<a name="l06662"></a><a class="code" href="cvmx-npei-defs_8h.html#af2334a1de9b1b1bda94c7aceabfd4f0a">06662</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__instr__enb.html" title="cvmx_npei_pkt_instr_enb">cvmx_npei_pkt_instr_enb</a> <a class="code" href="unioncvmx__npei__pkt__instr__enb.html" title="cvmx_npei_pkt_instr_enb">cvmx_npei_pkt_instr_enb_t</a>;
<a name="l06663"></a>06663 <span class="comment"></span>
<a name="l06664"></a>06664 <span class="comment">/**</span>
<a name="l06665"></a>06665 <span class="comment"> * cvmx_npei_pkt_instr_rd_size</span>
<a name="l06666"></a>06666 <span class="comment"> *</span>
<a name="l06667"></a>06667 <span class="comment"> * NPEI_PKT_INSTR_RD_SIZE = NPEI Instruction Read Size</span>
<a name="l06668"></a>06668 <span class="comment"> *</span>
<a name="l06669"></a>06669 <span class="comment"> * The number of instruction allowed to be read at one time.</span>
<a name="l06670"></a>06670 <span class="comment"> */</span>
<a name="l06671"></a><a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html">06671</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html" title="cvmx_npei_pkt_instr_rd_size">cvmx_npei_pkt_instr_rd_size</a> {
<a name="l06672"></a><a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html#aed07b79051cd8ce1ad3fed182dbd1c0c">06672</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html#aed07b79051cd8ce1ad3fed182dbd1c0c">u64</a>;
<a name="l06673"></a><a class="code" href="structcvmx__npei__pkt__instr__rd__size_1_1cvmx__npei__pkt__instr__rd__size__s.html">06673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__instr__rd__size_1_1cvmx__npei__pkt__instr__rd__size__s.html">cvmx_npei_pkt_instr_rd_size_s</a> {
<a name="l06674"></a>06674 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06675"></a>06675 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__instr__rd__size_1_1cvmx__npei__pkt__instr__rd__size__s.html#a23425032947bf5be4e9cd7fe24e406b1">rdsize</a>                       : 64; <span class="comment">/**&lt; Number of instructions to be read in one PCIe read</span>
<a name="l06676"></a>06676 <span class="comment">                                                         request for the 4 PKOport - 8 rings. Every two bits</span>
<a name="l06677"></a>06677 <span class="comment">                                                         (i.e. 1:0, 3:2, 5:4..) are assign to the port/ring</span>
<a name="l06678"></a>06678 <span class="comment">                                                         combinations.</span>
<a name="l06679"></a>06679 <span class="comment">                                                         - 15:0  PKOPort0,Ring 7..0  31:16 PKOPort1,Ring 7..0</span>
<a name="l06680"></a>06680 <span class="comment">                                                         - 47:32 PKOPort2,Ring 7..0  63:48 PKOPort3,Ring 7..0</span>
<a name="l06681"></a>06681 <span class="comment">                                                         Two bit value are:</span>
<a name="l06682"></a>06682 <span class="comment">                                                         0 - 1 Instruction</span>
<a name="l06683"></a>06683 <span class="comment">                                                         1 - 2 Instructions</span>
<a name="l06684"></a>06684 <span class="comment">                                                         2 - 3 Instructions</span>
<a name="l06685"></a>06685 <span class="comment">                                                         3 - 4 Instructions */</span>
<a name="l06686"></a>06686 <span class="preprocessor">#else</span>
<a name="l06687"></a><a class="code" href="structcvmx__npei__pkt__instr__rd__size_1_1cvmx__npei__pkt__instr__rd__size__s.html#a23425032947bf5be4e9cd7fe24e406b1">06687</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__instr__rd__size_1_1cvmx__npei__pkt__instr__rd__size__s.html#a23425032947bf5be4e9cd7fe24e406b1">rdsize</a>                       : 64;
<a name="l06688"></a>06688 <span class="preprocessor">#endif</span>
<a name="l06689"></a>06689 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html#a5f796928b27e41d368801ca0813a52fd">s</a>;
<a name="l06690"></a><a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html#af392a43af41196a33dc1ae55ecb4da1f">06690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__instr__rd__size_1_1cvmx__npei__pkt__instr__rd__size__s.html">cvmx_npei_pkt_instr_rd_size_s</a>  <a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html#af392a43af41196a33dc1ae55ecb4da1f">cn52xx</a>;
<a name="l06691"></a><a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html#acde21136f928b41e57a24f819ab44d66">06691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__instr__rd__size_1_1cvmx__npei__pkt__instr__rd__size__s.html">cvmx_npei_pkt_instr_rd_size_s</a>  <a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html#acde21136f928b41e57a24f819ab44d66">cn56xx</a>;
<a name="l06692"></a>06692 };
<a name="l06693"></a><a class="code" href="cvmx-npei-defs_8h.html#a591132c430c8ec231cb1317b50ea26df">06693</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html" title="cvmx_npei_pkt_instr_rd_size">cvmx_npei_pkt_instr_rd_size</a> <a class="code" href="unioncvmx__npei__pkt__instr__rd__size.html" title="cvmx_npei_pkt_instr_rd_size">cvmx_npei_pkt_instr_rd_size_t</a>;
<a name="l06694"></a>06694 <span class="comment"></span>
<a name="l06695"></a>06695 <span class="comment">/**</span>
<a name="l06696"></a>06696 <span class="comment"> * cvmx_npei_pkt_instr_size</span>
<a name="l06697"></a>06697 <span class="comment"> *</span>
<a name="l06698"></a>06698 <span class="comment"> * NPEI_PKT_INSTR_SIZE = NPEI&apos;s Packet Instruction Size</span>
<a name="l06699"></a>06699 <span class="comment"> *</span>
<a name="l06700"></a>06700 <span class="comment"> * Determines if instructions are 64 or 32 byte in size for a Packet-ring.</span>
<a name="l06701"></a>06701 <span class="comment"> */</span>
<a name="l06702"></a><a class="code" href="unioncvmx__npei__pkt__instr__size.html">06702</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__instr__size.html" title="cvmx_npei_pkt_instr_size">cvmx_npei_pkt_instr_size</a> {
<a name="l06703"></a><a class="code" href="unioncvmx__npei__pkt__instr__size.html#a769fe74d6db44e28e1fb1d67e969e0c2">06703</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__instr__size.html#a769fe74d6db44e28e1fb1d67e969e0c2">u64</a>;
<a name="l06704"></a><a class="code" href="structcvmx__npei__pkt__instr__size_1_1cvmx__npei__pkt__instr__size__s.html">06704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__instr__size_1_1cvmx__npei__pkt__instr__size__s.html">cvmx_npei_pkt_instr_size_s</a> {
<a name="l06705"></a>06705 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06706"></a>06706 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__instr__size_1_1cvmx__npei__pkt__instr__size__s.html#a0662f1808c8aa0ed20ae98b57040b56c">reserved_32_63</a>               : 32;
<a name="l06707"></a>06707     uint64_t <a class="code" href="structcvmx__npei__pkt__instr__size_1_1cvmx__npei__pkt__instr__size__s.html#a85a3c2b9f7a7d6900c3e74ed447abeac">is_64b</a>                       : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06708"></a>06708 <span class="comment">                                                         to the Packet-ring is a 64-byte instruction. */</span>
<a name="l06709"></a>06709 <span class="preprocessor">#else</span>
<a name="l06710"></a><a class="code" href="structcvmx__npei__pkt__instr__size_1_1cvmx__npei__pkt__instr__size__s.html#a85a3c2b9f7a7d6900c3e74ed447abeac">06710</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__instr__size_1_1cvmx__npei__pkt__instr__size__s.html#a85a3c2b9f7a7d6900c3e74ed447abeac">is_64b</a>                       : 32;
<a name="l06711"></a><a class="code" href="structcvmx__npei__pkt__instr__size_1_1cvmx__npei__pkt__instr__size__s.html#a0662f1808c8aa0ed20ae98b57040b56c">06711</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__instr__size_1_1cvmx__npei__pkt__instr__size__s.html#a0662f1808c8aa0ed20ae98b57040b56c">reserved_32_63</a>               : 32;
<a name="l06712"></a>06712 <span class="preprocessor">#endif</span>
<a name="l06713"></a>06713 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__instr__size.html#a2f314f93fcb8476f881f9ff85c72de90">s</a>;
<a name="l06714"></a><a class="code" href="unioncvmx__npei__pkt__instr__size.html#a84dc10bc38b4970d4feea13edb69f728">06714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__instr__size_1_1cvmx__npei__pkt__instr__size__s.html">cvmx_npei_pkt_instr_size_s</a>     <a class="code" href="unioncvmx__npei__pkt__instr__size.html#a84dc10bc38b4970d4feea13edb69f728">cn52xx</a>;
<a name="l06715"></a><a class="code" href="unioncvmx__npei__pkt__instr__size.html#ad5eaad8573391f86f4989f929e7483ee">06715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__instr__size_1_1cvmx__npei__pkt__instr__size__s.html">cvmx_npei_pkt_instr_size_s</a>     <a class="code" href="unioncvmx__npei__pkt__instr__size.html#ad5eaad8573391f86f4989f929e7483ee">cn56xx</a>;
<a name="l06716"></a>06716 };
<a name="l06717"></a><a class="code" href="cvmx-npei-defs_8h.html#adf2b95b8af8e45a96c38613a5641c708">06717</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__instr__size.html" title="cvmx_npei_pkt_instr_size">cvmx_npei_pkt_instr_size</a> <a class="code" href="unioncvmx__npei__pkt__instr__size.html" title="cvmx_npei_pkt_instr_size">cvmx_npei_pkt_instr_size_t</a>;
<a name="l06718"></a>06718 <span class="comment"></span>
<a name="l06719"></a>06719 <span class="comment">/**</span>
<a name="l06720"></a>06720 <span class="comment"> * cvmx_npei_pkt_int_levels</span>
<a name="l06721"></a>06721 <span class="comment"> *</span>
<a name="l06722"></a>06722 <span class="comment"> * 0x90F0 reserved NPEI_PKT_PCIE_PORT2</span>
<a name="l06723"></a>06723 <span class="comment"> *</span>
<a name="l06724"></a>06724 <span class="comment"> *</span>
<a name="l06725"></a>06725 <span class="comment"> *                  NPEI_PKT_INT_LEVELS = NPEI&apos;s Packet Interrupt Levels</span>
<a name="l06726"></a>06726 <span class="comment"> *</span>
<a name="l06727"></a>06727 <span class="comment"> * Output packet interrupt levels.</span>
<a name="l06728"></a>06728 <span class="comment"> */</span>
<a name="l06729"></a><a class="code" href="unioncvmx__npei__pkt__int__levels.html">06729</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__int__levels.html" title="cvmx_npei_pkt_int_levels">cvmx_npei_pkt_int_levels</a> {
<a name="l06730"></a><a class="code" href="unioncvmx__npei__pkt__int__levels.html#ae60d9e34a8a6da0f639764d4fd598572">06730</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__int__levels.html#ae60d9e34a8a6da0f639764d4fd598572">u64</a>;
<a name="l06731"></a><a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html">06731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html">cvmx_npei_pkt_int_levels_s</a> {
<a name="l06732"></a>06732 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06733"></a>06733 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html#a70ad30f9231f02eb2a11f3d859e405ea">reserved_54_63</a>               : 10;
<a name="l06734"></a>06734     uint64_t <a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html#afa173ea32981f161ee29c29b4072b441">time</a>                         : 22; <span class="comment">/**&lt; When NPEI_PKT#_CNTS[TIMER] is greater than this</span>
<a name="l06735"></a>06735 <span class="comment">                                                         value an interrupt is generated. */</span>
<a name="l06736"></a>06736     uint64_t <a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html#a4494c3c98700efa4df783d18e9cb969f">cnt</a>                          : 32; <span class="comment">/**&lt; When NPEI_PKT#_CNTS[CNT] becomes</span>
<a name="l06737"></a>06737 <span class="comment">                                                         greater than this value an interrupt is generated. */</span>
<a name="l06738"></a>06738 <span class="preprocessor">#else</span>
<a name="l06739"></a><a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html#a4494c3c98700efa4df783d18e9cb969f">06739</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html#a4494c3c98700efa4df783d18e9cb969f">cnt</a>                          : 32;
<a name="l06740"></a><a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html#afa173ea32981f161ee29c29b4072b441">06740</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html#afa173ea32981f161ee29c29b4072b441">time</a>                         : 22;
<a name="l06741"></a><a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html#a70ad30f9231f02eb2a11f3d859e405ea">06741</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html#a70ad30f9231f02eb2a11f3d859e405ea">reserved_54_63</a>               : 10;
<a name="l06742"></a>06742 <span class="preprocessor">#endif</span>
<a name="l06743"></a>06743 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__int__levels.html#a0728e13267f5603052d8f65f262490a7">s</a>;
<a name="l06744"></a><a class="code" href="unioncvmx__npei__pkt__int__levels.html#af085aa17db1bde0bbfa0c50a6cba491f">06744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html">cvmx_npei_pkt_int_levels_s</a>     <a class="code" href="unioncvmx__npei__pkt__int__levels.html#af085aa17db1bde0bbfa0c50a6cba491f">cn52xx</a>;
<a name="l06745"></a><a class="code" href="unioncvmx__npei__pkt__int__levels.html#af2b812e0b375f78b0cf372c8536cf83a">06745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__int__levels_1_1cvmx__npei__pkt__int__levels__s.html">cvmx_npei_pkt_int_levels_s</a>     <a class="code" href="unioncvmx__npei__pkt__int__levels.html#af2b812e0b375f78b0cf372c8536cf83a">cn56xx</a>;
<a name="l06746"></a>06746 };
<a name="l06747"></a><a class="code" href="cvmx-npei-defs_8h.html#a0904d86246d4a041ac9247e6c0bc0227">06747</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__int__levels.html" title="cvmx_npei_pkt_int_levels">cvmx_npei_pkt_int_levels</a> <a class="code" href="unioncvmx__npei__pkt__int__levels.html" title="cvmx_npei_pkt_int_levels">cvmx_npei_pkt_int_levels_t</a>;
<a name="l06748"></a>06748 <span class="comment"></span>
<a name="l06749"></a>06749 <span class="comment">/**</span>
<a name="l06750"></a>06750 <span class="comment"> * cvmx_npei_pkt_iptr</span>
<a name="l06751"></a>06751 <span class="comment"> *</span>
<a name="l06752"></a>06752 <span class="comment"> * NPEI_PKT_IPTR = NPEI&apos;s Packet Info Poitner</span>
<a name="l06753"></a>06753 <span class="comment"> *</span>
<a name="l06754"></a>06754 <span class="comment"> * Controls using the Info-Pointer to store length and data.</span>
<a name="l06755"></a>06755 <span class="comment"> */</span>
<a name="l06756"></a><a class="code" href="unioncvmx__npei__pkt__iptr.html">06756</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__iptr.html" title="cvmx_npei_pkt_iptr">cvmx_npei_pkt_iptr</a> {
<a name="l06757"></a><a class="code" href="unioncvmx__npei__pkt__iptr.html#aa8ce84b86071e528fa10643945c24c64">06757</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__iptr.html#aa8ce84b86071e528fa10643945c24c64">u64</a>;
<a name="l06758"></a><a class="code" href="structcvmx__npei__pkt__iptr_1_1cvmx__npei__pkt__iptr__s.html">06758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__iptr_1_1cvmx__npei__pkt__iptr__s.html">cvmx_npei_pkt_iptr_s</a> {
<a name="l06759"></a>06759 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06760"></a>06760 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__iptr_1_1cvmx__npei__pkt__iptr__s.html#a99e31ddb0167cc121849b8f398dff890">reserved_32_63</a>               : 32;
<a name="l06761"></a>06761     uint64_t <a class="code" href="structcvmx__npei__pkt__iptr_1_1cvmx__npei__pkt__iptr__s.html#a3ba56c9d1ce13a885bba7c5a18687524">iptr</a>                         : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06762"></a>06762 <span class="comment">                                                         to the Packet-ring will use the Info-Pointer to</span>
<a name="l06763"></a>06763 <span class="comment">                                                         store length and data. */</span>
<a name="l06764"></a>06764 <span class="preprocessor">#else</span>
<a name="l06765"></a><a class="code" href="structcvmx__npei__pkt__iptr_1_1cvmx__npei__pkt__iptr__s.html#a3ba56c9d1ce13a885bba7c5a18687524">06765</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__iptr_1_1cvmx__npei__pkt__iptr__s.html#a3ba56c9d1ce13a885bba7c5a18687524">iptr</a>                         : 32;
<a name="l06766"></a><a class="code" href="structcvmx__npei__pkt__iptr_1_1cvmx__npei__pkt__iptr__s.html#a99e31ddb0167cc121849b8f398dff890">06766</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__iptr_1_1cvmx__npei__pkt__iptr__s.html#a99e31ddb0167cc121849b8f398dff890">reserved_32_63</a>               : 32;
<a name="l06767"></a>06767 <span class="preprocessor">#endif</span>
<a name="l06768"></a>06768 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__iptr.html#a41f97985660cce13fdabe0f595cdd933">s</a>;
<a name="l06769"></a><a class="code" href="unioncvmx__npei__pkt__iptr.html#a15c96edceaf5ddaaee154fa81501d6f6">06769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__iptr_1_1cvmx__npei__pkt__iptr__s.html">cvmx_npei_pkt_iptr_s</a>           <a class="code" href="unioncvmx__npei__pkt__iptr.html#a15c96edceaf5ddaaee154fa81501d6f6">cn52xx</a>;
<a name="l06770"></a><a class="code" href="unioncvmx__npei__pkt__iptr.html#a380caf5957b379bd49a8b55b7104ce10">06770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__iptr_1_1cvmx__npei__pkt__iptr__s.html">cvmx_npei_pkt_iptr_s</a>           <a class="code" href="unioncvmx__npei__pkt__iptr.html#a380caf5957b379bd49a8b55b7104ce10">cn56xx</a>;
<a name="l06771"></a>06771 };
<a name="l06772"></a><a class="code" href="cvmx-npei-defs_8h.html#a1f40e911f527c14866e408c7ae018ef4">06772</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__iptr.html" title="cvmx_npei_pkt_iptr">cvmx_npei_pkt_iptr</a> <a class="code" href="unioncvmx__npei__pkt__iptr.html" title="cvmx_npei_pkt_iptr">cvmx_npei_pkt_iptr_t</a>;
<a name="l06773"></a>06773 <span class="comment"></span>
<a name="l06774"></a>06774 <span class="comment">/**</span>
<a name="l06775"></a>06775 <span class="comment"> * cvmx_npei_pkt_out_bmode</span>
<a name="l06776"></a>06776 <span class="comment"> *</span>
<a name="l06777"></a>06777 <span class="comment"> * NPEI_PKT_OUT_BMODE = NPEI&apos;s Packet Out Byte Mode</span>
<a name="l06778"></a>06778 <span class="comment"> *</span>
<a name="l06779"></a>06779 <span class="comment"> * Control the updating of the NPEI_PKT#_CNT register.</span>
<a name="l06780"></a>06780 <span class="comment"> */</span>
<a name="l06781"></a><a class="code" href="unioncvmx__npei__pkt__out__bmode.html">06781</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__out__bmode.html" title="cvmx_npei_pkt_out_bmode">cvmx_npei_pkt_out_bmode</a> {
<a name="l06782"></a><a class="code" href="unioncvmx__npei__pkt__out__bmode.html#ac667249d3bef5de8103a4191d3beff37">06782</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__out__bmode.html#ac667249d3bef5de8103a4191d3beff37">u64</a>;
<a name="l06783"></a><a class="code" href="structcvmx__npei__pkt__out__bmode_1_1cvmx__npei__pkt__out__bmode__s.html">06783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__out__bmode_1_1cvmx__npei__pkt__out__bmode__s.html">cvmx_npei_pkt_out_bmode_s</a> {
<a name="l06784"></a>06784 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06785"></a>06785 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__out__bmode_1_1cvmx__npei__pkt__out__bmode__s.html#a444dd401a3f211a77c61d5b8a39da5bc">reserved_32_63</a>               : 32;
<a name="l06786"></a>06786     uint64_t <a class="code" href="structcvmx__npei__pkt__out__bmode_1_1cvmx__npei__pkt__out__bmode__s.html#a37a69fc0fcdc7f52d7fb79195057b5d5">bmode</a>                        : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06787"></a>06787 <span class="comment">                                                         to the Packet-ring will have its NPEI_PKT#_CNT</span>
<a name="l06788"></a>06788 <span class="comment">                                                         register updated with the number of bytes in the</span>
<a name="l06789"></a>06789 <span class="comment">                                                         packet sent, when &apos;0&apos; the register will have a</span>
<a name="l06790"></a>06790 <span class="comment">                                                         value of &apos;1&apos; added. */</span>
<a name="l06791"></a>06791 <span class="preprocessor">#else</span>
<a name="l06792"></a><a class="code" href="structcvmx__npei__pkt__out__bmode_1_1cvmx__npei__pkt__out__bmode__s.html#a37a69fc0fcdc7f52d7fb79195057b5d5">06792</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__out__bmode_1_1cvmx__npei__pkt__out__bmode__s.html#a37a69fc0fcdc7f52d7fb79195057b5d5">bmode</a>                        : 32;
<a name="l06793"></a><a class="code" href="structcvmx__npei__pkt__out__bmode_1_1cvmx__npei__pkt__out__bmode__s.html#a444dd401a3f211a77c61d5b8a39da5bc">06793</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__out__bmode_1_1cvmx__npei__pkt__out__bmode__s.html#a444dd401a3f211a77c61d5b8a39da5bc">reserved_32_63</a>               : 32;
<a name="l06794"></a>06794 <span class="preprocessor">#endif</span>
<a name="l06795"></a>06795 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__out__bmode.html#a56df6c2bf67ed3a3a3add83f546ebeb2">s</a>;
<a name="l06796"></a><a class="code" href="unioncvmx__npei__pkt__out__bmode.html#ad506442c4be7d10d77543446c8539c8a">06796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__out__bmode_1_1cvmx__npei__pkt__out__bmode__s.html">cvmx_npei_pkt_out_bmode_s</a>      <a class="code" href="unioncvmx__npei__pkt__out__bmode.html#ad506442c4be7d10d77543446c8539c8a">cn52xx</a>;
<a name="l06797"></a><a class="code" href="unioncvmx__npei__pkt__out__bmode.html#aee5688e31b879b37177296adc512aeb1">06797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__out__bmode_1_1cvmx__npei__pkt__out__bmode__s.html">cvmx_npei_pkt_out_bmode_s</a>      <a class="code" href="unioncvmx__npei__pkt__out__bmode.html#aee5688e31b879b37177296adc512aeb1">cn56xx</a>;
<a name="l06798"></a>06798 };
<a name="l06799"></a><a class="code" href="cvmx-npei-defs_8h.html#aca6222d4fc7c8743052a73ca0d2777cd">06799</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__out__bmode.html" title="cvmx_npei_pkt_out_bmode">cvmx_npei_pkt_out_bmode</a> <a class="code" href="unioncvmx__npei__pkt__out__bmode.html" title="cvmx_npei_pkt_out_bmode">cvmx_npei_pkt_out_bmode_t</a>;
<a name="l06800"></a>06800 <span class="comment"></span>
<a name="l06801"></a>06801 <span class="comment">/**</span>
<a name="l06802"></a>06802 <span class="comment"> * cvmx_npei_pkt_out_enb</span>
<a name="l06803"></a>06803 <span class="comment"> *</span>
<a name="l06804"></a>06804 <span class="comment"> * NPEI_PKT_OUT_ENB = NPEI&apos;s Packet Output Enable</span>
<a name="l06805"></a>06805 <span class="comment"> *</span>
<a name="l06806"></a>06806 <span class="comment"> * Enables the output packet engines.</span>
<a name="l06807"></a>06807 <span class="comment"> */</span>
<a name="l06808"></a><a class="code" href="unioncvmx__npei__pkt__out__enb.html">06808</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__out__enb.html" title="cvmx_npei_pkt_out_enb">cvmx_npei_pkt_out_enb</a> {
<a name="l06809"></a><a class="code" href="unioncvmx__npei__pkt__out__enb.html#a0dd97df6d488b86ce01b5c6afd3dd0f6">06809</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__out__enb.html#a0dd97df6d488b86ce01b5c6afd3dd0f6">u64</a>;
<a name="l06810"></a><a class="code" href="structcvmx__npei__pkt__out__enb_1_1cvmx__npei__pkt__out__enb__s.html">06810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__out__enb_1_1cvmx__npei__pkt__out__enb__s.html">cvmx_npei_pkt_out_enb_s</a> {
<a name="l06811"></a>06811 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06812"></a>06812 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__out__enb_1_1cvmx__npei__pkt__out__enb__s.html#a8526a9737b5231b5e7e60e71677fdd60">reserved_32_63</a>               : 32;
<a name="l06813"></a>06813     uint64_t <a class="code" href="structcvmx__npei__pkt__out__enb_1_1cvmx__npei__pkt__out__enb__s.html#a744a70c8c4517994083845df51186af3">enb</a>                          : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06814"></a>06814 <span class="comment">                                                         to the Packet-ring is enabled.</span>
<a name="l06815"></a>06815 <span class="comment">                                                         If an error occurs on reading pointers for an</span>
<a name="l06816"></a>06816 <span class="comment">                                                         output ring, the ring will be disabled by clearing</span>
<a name="l06817"></a>06817 <span class="comment">                                                         the bit associated with the ring to &apos;0&apos;. */</span>
<a name="l06818"></a>06818 <span class="preprocessor">#else</span>
<a name="l06819"></a><a class="code" href="structcvmx__npei__pkt__out__enb_1_1cvmx__npei__pkt__out__enb__s.html#a744a70c8c4517994083845df51186af3">06819</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__out__enb_1_1cvmx__npei__pkt__out__enb__s.html#a744a70c8c4517994083845df51186af3">enb</a>                          : 32;
<a name="l06820"></a><a class="code" href="structcvmx__npei__pkt__out__enb_1_1cvmx__npei__pkt__out__enb__s.html#a8526a9737b5231b5e7e60e71677fdd60">06820</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__out__enb_1_1cvmx__npei__pkt__out__enb__s.html#a8526a9737b5231b5e7e60e71677fdd60">reserved_32_63</a>               : 32;
<a name="l06821"></a>06821 <span class="preprocessor">#endif</span>
<a name="l06822"></a>06822 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__out__enb.html#a0c0fe638ab1bc8bb0bf0f6ffca0341a5">s</a>;
<a name="l06823"></a><a class="code" href="unioncvmx__npei__pkt__out__enb.html#a2f2ed1298393c34b6f074766e2209612">06823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__out__enb_1_1cvmx__npei__pkt__out__enb__s.html">cvmx_npei_pkt_out_enb_s</a>        <a class="code" href="unioncvmx__npei__pkt__out__enb.html#a2f2ed1298393c34b6f074766e2209612">cn52xx</a>;
<a name="l06824"></a><a class="code" href="unioncvmx__npei__pkt__out__enb.html#ab4d35fc5c24ed5bae95f28d0c7104784">06824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__out__enb_1_1cvmx__npei__pkt__out__enb__s.html">cvmx_npei_pkt_out_enb_s</a>        <a class="code" href="unioncvmx__npei__pkt__out__enb.html#ab4d35fc5c24ed5bae95f28d0c7104784">cn56xx</a>;
<a name="l06825"></a>06825 };
<a name="l06826"></a><a class="code" href="cvmx-npei-defs_8h.html#a741cce17aa9990add62f5ab341a972df">06826</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__out__enb.html" title="cvmx_npei_pkt_out_enb">cvmx_npei_pkt_out_enb</a> <a class="code" href="unioncvmx__npei__pkt__out__enb.html" title="cvmx_npei_pkt_out_enb">cvmx_npei_pkt_out_enb_t</a>;
<a name="l06827"></a>06827 <span class="comment"></span>
<a name="l06828"></a>06828 <span class="comment">/**</span>
<a name="l06829"></a>06829 <span class="comment"> * cvmx_npei_pkt_output_wmark</span>
<a name="l06830"></a>06830 <span class="comment"> *</span>
<a name="l06831"></a>06831 <span class="comment"> * NPEI_PKT_OUTPUT_WMARK = NPEI&apos;s Packet Output Water Mark</span>
<a name="l06832"></a>06832 <span class="comment"> *</span>
<a name="l06833"></a>06833 <span class="comment"> * Value that when the NPEI_PKT#_SLIST_BAOFF_DBELL[DBELL] value is less then that backpressure for the rings will be applied.</span>
<a name="l06834"></a>06834 <span class="comment"> */</span>
<a name="l06835"></a><a class="code" href="unioncvmx__npei__pkt__output__wmark.html">06835</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__output__wmark.html" title="cvmx_npei_pkt_output_wmark">cvmx_npei_pkt_output_wmark</a> {
<a name="l06836"></a><a class="code" href="unioncvmx__npei__pkt__output__wmark.html#a6888af44bf7dbe3e3ebd8bc4307e64e8">06836</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__output__wmark.html#a6888af44bf7dbe3e3ebd8bc4307e64e8">u64</a>;
<a name="l06837"></a><a class="code" href="structcvmx__npei__pkt__output__wmark_1_1cvmx__npei__pkt__output__wmark__s.html">06837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__output__wmark_1_1cvmx__npei__pkt__output__wmark__s.html">cvmx_npei_pkt_output_wmark_s</a> {
<a name="l06838"></a>06838 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06839"></a>06839 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__output__wmark_1_1cvmx__npei__pkt__output__wmark__s.html#aca1f5ce93debf86429e0a365ab26fc90">reserved_32_63</a>               : 32;
<a name="l06840"></a>06840     uint64_t <a class="code" href="structcvmx__npei__pkt__output__wmark_1_1cvmx__npei__pkt__output__wmark__s.html#a9cad1a154728f30be997eca7ed4ed557">wmark</a>                        : 32; <span class="comment">/**&lt; Value when DBELL count drops below backpressure</span>
<a name="l06841"></a>06841 <span class="comment">                                                         for the ring will be applied to the PKO. */</span>
<a name="l06842"></a>06842 <span class="preprocessor">#else</span>
<a name="l06843"></a><a class="code" href="structcvmx__npei__pkt__output__wmark_1_1cvmx__npei__pkt__output__wmark__s.html#a9cad1a154728f30be997eca7ed4ed557">06843</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__output__wmark_1_1cvmx__npei__pkt__output__wmark__s.html#a9cad1a154728f30be997eca7ed4ed557">wmark</a>                        : 32;
<a name="l06844"></a><a class="code" href="structcvmx__npei__pkt__output__wmark_1_1cvmx__npei__pkt__output__wmark__s.html#aca1f5ce93debf86429e0a365ab26fc90">06844</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__output__wmark_1_1cvmx__npei__pkt__output__wmark__s.html#aca1f5ce93debf86429e0a365ab26fc90">reserved_32_63</a>               : 32;
<a name="l06845"></a>06845 <span class="preprocessor">#endif</span>
<a name="l06846"></a>06846 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__output__wmark.html#ad44966fac0d0fe90970a838a64fa4346">s</a>;
<a name="l06847"></a><a class="code" href="unioncvmx__npei__pkt__output__wmark.html#a1019f2933298224dfcbc5e319193591d">06847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__output__wmark_1_1cvmx__npei__pkt__output__wmark__s.html">cvmx_npei_pkt_output_wmark_s</a>   <a class="code" href="unioncvmx__npei__pkt__output__wmark.html#a1019f2933298224dfcbc5e319193591d">cn52xx</a>;
<a name="l06848"></a><a class="code" href="unioncvmx__npei__pkt__output__wmark.html#aed50cf201763e0d2bf2687be74cdda7e">06848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__output__wmark_1_1cvmx__npei__pkt__output__wmark__s.html">cvmx_npei_pkt_output_wmark_s</a>   <a class="code" href="unioncvmx__npei__pkt__output__wmark.html#aed50cf201763e0d2bf2687be74cdda7e">cn56xx</a>;
<a name="l06849"></a>06849 };
<a name="l06850"></a><a class="code" href="cvmx-npei-defs_8h.html#ad6f29fe83ea57844821c91b4d2277806">06850</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__output__wmark.html" title="cvmx_npei_pkt_output_wmark">cvmx_npei_pkt_output_wmark</a> <a class="code" href="unioncvmx__npei__pkt__output__wmark.html" title="cvmx_npei_pkt_output_wmark">cvmx_npei_pkt_output_wmark_t</a>;
<a name="l06851"></a>06851 <span class="comment"></span>
<a name="l06852"></a>06852 <span class="comment">/**</span>
<a name="l06853"></a>06853 <span class="comment"> * cvmx_npei_pkt_pcie_port</span>
<a name="l06854"></a>06854 <span class="comment"> *</span>
<a name="l06855"></a>06855 <span class="comment"> * NPEI_PKT_PCIE_PORT = NPEI&apos;s Packet To PCIe Port Assignment</span>
<a name="l06856"></a>06856 <span class="comment"> *</span>
<a name="l06857"></a>06857 <span class="comment"> * Assigns Packet Ports to PCIe ports.</span>
<a name="l06858"></a>06858 <span class="comment"> */</span>
<a name="l06859"></a><a class="code" href="unioncvmx__npei__pkt__pcie__port.html">06859</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__pcie__port.html" title="cvmx_npei_pkt_pcie_port">cvmx_npei_pkt_pcie_port</a> {
<a name="l06860"></a><a class="code" href="unioncvmx__npei__pkt__pcie__port.html#aef0d0a9861fb6f379642e25e92509720">06860</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__pcie__port.html#aef0d0a9861fb6f379642e25e92509720">u64</a>;
<a name="l06861"></a><a class="code" href="structcvmx__npei__pkt__pcie__port_1_1cvmx__npei__pkt__pcie__port__s.html">06861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__pcie__port_1_1cvmx__npei__pkt__pcie__port__s.html">cvmx_npei_pkt_pcie_port_s</a> {
<a name="l06862"></a>06862 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06863"></a>06863 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__pcie__port_1_1cvmx__npei__pkt__pcie__port__s.html#a6c3121dfd67b44f7a6ea1e0d1284bd3c">pp</a>                           : 64; <span class="comment">/**&lt; The PCIe port that the Packet ring number is</span>
<a name="l06864"></a>06864 <span class="comment">                                                         assigned. Two bits are used per ring (i.e. ring 0</span>
<a name="l06865"></a>06865 <span class="comment">                                                         [1:0], ring 1 [3:2], ....). A value of &apos;0 means</span>
<a name="l06866"></a>06866 <span class="comment">                                                         that the Packetring is assign to PCIe Port 0, a &apos;1&apos;</span>
<a name="l06867"></a>06867 <span class="comment">                                                         PCIe Port 1, &apos;2&apos; and &apos;3&apos; are reserved. */</span>
<a name="l06868"></a>06868 <span class="preprocessor">#else</span>
<a name="l06869"></a><a class="code" href="structcvmx__npei__pkt__pcie__port_1_1cvmx__npei__pkt__pcie__port__s.html#a6c3121dfd67b44f7a6ea1e0d1284bd3c">06869</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__pcie__port_1_1cvmx__npei__pkt__pcie__port__s.html#a6c3121dfd67b44f7a6ea1e0d1284bd3c">pp</a>                           : 64;
<a name="l06870"></a>06870 <span class="preprocessor">#endif</span>
<a name="l06871"></a>06871 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__pcie__port.html#a47fea6be22c7e87f130584db00c27cd1">s</a>;
<a name="l06872"></a><a class="code" href="unioncvmx__npei__pkt__pcie__port.html#afd4f01f180a9f0f6c33f7c4a1e814223">06872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__pcie__port_1_1cvmx__npei__pkt__pcie__port__s.html">cvmx_npei_pkt_pcie_port_s</a>      <a class="code" href="unioncvmx__npei__pkt__pcie__port.html#afd4f01f180a9f0f6c33f7c4a1e814223">cn52xx</a>;
<a name="l06873"></a><a class="code" href="unioncvmx__npei__pkt__pcie__port.html#ae4c171545bd1b4367f706728e57890f8">06873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__pcie__port_1_1cvmx__npei__pkt__pcie__port__s.html">cvmx_npei_pkt_pcie_port_s</a>      <a class="code" href="unioncvmx__npei__pkt__pcie__port.html#ae4c171545bd1b4367f706728e57890f8">cn56xx</a>;
<a name="l06874"></a>06874 };
<a name="l06875"></a><a class="code" href="cvmx-npei-defs_8h.html#a4d4d4c36d08b11d14cf2c188b9486821">06875</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__pcie__port.html" title="cvmx_npei_pkt_pcie_port">cvmx_npei_pkt_pcie_port</a> <a class="code" href="unioncvmx__npei__pkt__pcie__port.html" title="cvmx_npei_pkt_pcie_port">cvmx_npei_pkt_pcie_port_t</a>;
<a name="l06876"></a>06876 <span class="comment"></span>
<a name="l06877"></a>06877 <span class="comment">/**</span>
<a name="l06878"></a>06878 <span class="comment"> * cvmx_npei_pkt_port_in_rst</span>
<a name="l06879"></a>06879 <span class="comment"> *</span>
<a name="l06880"></a>06880 <span class="comment"> * NPEI_PKT_PORT_IN_RST = NPEI Packet Port In Reset</span>
<a name="l06881"></a>06881 <span class="comment"> *</span>
<a name="l06882"></a>06882 <span class="comment"> * Vector bits related to ring-port for ones that are reset.</span>
<a name="l06883"></a>06883 <span class="comment"> */</span>
<a name="l06884"></a><a class="code" href="unioncvmx__npei__pkt__port__in__rst.html">06884</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__port__in__rst.html" title="cvmx_npei_pkt_port_in_rst">cvmx_npei_pkt_port_in_rst</a> {
<a name="l06885"></a><a class="code" href="unioncvmx__npei__pkt__port__in__rst.html#a18c49eb97dca26e967660007f1298fe0">06885</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__port__in__rst.html#a18c49eb97dca26e967660007f1298fe0">u64</a>;
<a name="l06886"></a><a class="code" href="structcvmx__npei__pkt__port__in__rst_1_1cvmx__npei__pkt__port__in__rst__s.html">06886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__port__in__rst_1_1cvmx__npei__pkt__port__in__rst__s.html">cvmx_npei_pkt_port_in_rst_s</a> {
<a name="l06887"></a>06887 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06888"></a>06888 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__port__in__rst_1_1cvmx__npei__pkt__port__in__rst__s.html#a11fa03f531186cd354527e462a66d69a">in_rst</a>                       : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06889"></a>06889 <span class="comment">                                                         to the inbound Packet-ring is in reset. */</span>
<a name="l06890"></a>06890     uint64_t <a class="code" href="structcvmx__npei__pkt__port__in__rst_1_1cvmx__npei__pkt__port__in__rst__s.html#a95fb1ebc770892ef628829d328b31dcb">out_rst</a>                      : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06891"></a>06891 <span class="comment">                                                         to the outbound Packet-ring is in reset. */</span>
<a name="l06892"></a>06892 <span class="preprocessor">#else</span>
<a name="l06893"></a><a class="code" href="structcvmx__npei__pkt__port__in__rst_1_1cvmx__npei__pkt__port__in__rst__s.html#a95fb1ebc770892ef628829d328b31dcb">06893</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__port__in__rst_1_1cvmx__npei__pkt__port__in__rst__s.html#a95fb1ebc770892ef628829d328b31dcb">out_rst</a>                      : 32;
<a name="l06894"></a><a class="code" href="structcvmx__npei__pkt__port__in__rst_1_1cvmx__npei__pkt__port__in__rst__s.html#a11fa03f531186cd354527e462a66d69a">06894</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__port__in__rst_1_1cvmx__npei__pkt__port__in__rst__s.html#a11fa03f531186cd354527e462a66d69a">in_rst</a>                       : 32;
<a name="l06895"></a>06895 <span class="preprocessor">#endif</span>
<a name="l06896"></a>06896 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__port__in__rst.html#ae7f24b49ce720c4e8b8a0624fe9c57a6">s</a>;
<a name="l06897"></a><a class="code" href="unioncvmx__npei__pkt__port__in__rst.html#aa7bcda00459aef41004cb7d48578f5b7">06897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__port__in__rst_1_1cvmx__npei__pkt__port__in__rst__s.html">cvmx_npei_pkt_port_in_rst_s</a>    <a class="code" href="unioncvmx__npei__pkt__port__in__rst.html#aa7bcda00459aef41004cb7d48578f5b7">cn52xx</a>;
<a name="l06898"></a><a class="code" href="unioncvmx__npei__pkt__port__in__rst.html#a53a3ef2a49fe67e2f58a55ed47026782">06898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__port__in__rst_1_1cvmx__npei__pkt__port__in__rst__s.html">cvmx_npei_pkt_port_in_rst_s</a>    <a class="code" href="unioncvmx__npei__pkt__port__in__rst.html#a53a3ef2a49fe67e2f58a55ed47026782">cn56xx</a>;
<a name="l06899"></a>06899 };
<a name="l06900"></a><a class="code" href="cvmx-npei-defs_8h.html#ab7eba443e5e0f0e652257516dfdab311">06900</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__port__in__rst.html" title="cvmx_npei_pkt_port_in_rst">cvmx_npei_pkt_port_in_rst</a> <a class="code" href="unioncvmx__npei__pkt__port__in__rst.html" title="cvmx_npei_pkt_port_in_rst">cvmx_npei_pkt_port_in_rst_t</a>;
<a name="l06901"></a>06901 <span class="comment"></span>
<a name="l06902"></a>06902 <span class="comment">/**</span>
<a name="l06903"></a>06903 <span class="comment"> * cvmx_npei_pkt_slist_es</span>
<a name="l06904"></a>06904 <span class="comment"> *</span>
<a name="l06905"></a>06905 <span class="comment"> * NPEI_PKT_SLIST_ES = NPEI&apos;s Packet Scatter List Endian Swap</span>
<a name="l06906"></a>06906 <span class="comment"> *</span>
<a name="l06907"></a>06907 <span class="comment"> * The Endian Swap for Scatter List Read.</span>
<a name="l06908"></a>06908 <span class="comment"> */</span>
<a name="l06909"></a><a class="code" href="unioncvmx__npei__pkt__slist__es.html">06909</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__slist__es.html" title="cvmx_npei_pkt_slist_es">cvmx_npei_pkt_slist_es</a> {
<a name="l06910"></a><a class="code" href="unioncvmx__npei__pkt__slist__es.html#adb0660cc69c5cb2f5f7ab10b7650ffad">06910</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__slist__es.html#adb0660cc69c5cb2f5f7ab10b7650ffad">u64</a>;
<a name="l06911"></a><a class="code" href="structcvmx__npei__pkt__slist__es_1_1cvmx__npei__pkt__slist__es__s.html">06911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__es_1_1cvmx__npei__pkt__slist__es__s.html">cvmx_npei_pkt_slist_es_s</a> {
<a name="l06912"></a>06912 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06913"></a>06913 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__slist__es_1_1cvmx__npei__pkt__slist__es__s.html#a800bac8f33ea43a73e02cd121b248cb3">es</a>                           : 64; <span class="comment">/**&lt; The endian swap mode for Packet rings 0 through 31.</span>
<a name="l06914"></a>06914 <span class="comment">                                                         Two bits are used per ring (i.e. ring 0 [1:0],</span>
<a name="l06915"></a>06915 <span class="comment">                                                         ring 1 [3:2], ....). */</span>
<a name="l06916"></a>06916 <span class="preprocessor">#else</span>
<a name="l06917"></a><a class="code" href="structcvmx__npei__pkt__slist__es_1_1cvmx__npei__pkt__slist__es__s.html#a800bac8f33ea43a73e02cd121b248cb3">06917</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__slist__es_1_1cvmx__npei__pkt__slist__es__s.html#a800bac8f33ea43a73e02cd121b248cb3">es</a>                           : 64;
<a name="l06918"></a>06918 <span class="preprocessor">#endif</span>
<a name="l06919"></a>06919 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__slist__es.html#a4dde49fdc428d04ea6577ea9354f42fa">s</a>;
<a name="l06920"></a><a class="code" href="unioncvmx__npei__pkt__slist__es.html#ac593317457d2f007a86a5419dd8893e0">06920</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__es_1_1cvmx__npei__pkt__slist__es__s.html">cvmx_npei_pkt_slist_es_s</a>       <a class="code" href="unioncvmx__npei__pkt__slist__es.html#ac593317457d2f007a86a5419dd8893e0">cn52xx</a>;
<a name="l06921"></a><a class="code" href="unioncvmx__npei__pkt__slist__es.html#a6f22899a8559e03cf0d1c36376f8c225">06921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__es_1_1cvmx__npei__pkt__slist__es__s.html">cvmx_npei_pkt_slist_es_s</a>       <a class="code" href="unioncvmx__npei__pkt__slist__es.html#a6f22899a8559e03cf0d1c36376f8c225">cn56xx</a>;
<a name="l06922"></a>06922 };
<a name="l06923"></a><a class="code" href="cvmx-npei-defs_8h.html#a97da091c4322ebad1b6d3a964960bce5">06923</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__slist__es.html" title="cvmx_npei_pkt_slist_es">cvmx_npei_pkt_slist_es</a> <a class="code" href="unioncvmx__npei__pkt__slist__es.html" title="cvmx_npei_pkt_slist_es">cvmx_npei_pkt_slist_es_t</a>;
<a name="l06924"></a>06924 <span class="comment"></span>
<a name="l06925"></a>06925 <span class="comment">/**</span>
<a name="l06926"></a>06926 <span class="comment"> * cvmx_npei_pkt_slist_id_size</span>
<a name="l06927"></a>06927 <span class="comment"> *</span>
<a name="l06928"></a>06928 <span class="comment"> * NPEI_PKT_SLIST_ID_SIZE = NPEI Packet Scatter List Info and Data Size</span>
<a name="l06929"></a>06929 <span class="comment"> *</span>
<a name="l06930"></a>06930 <span class="comment"> * The Size of the information and data fields pointed to by Scatter List pointers.</span>
<a name="l06931"></a>06931 <span class="comment"> */</span>
<a name="l06932"></a><a class="code" href="unioncvmx__npei__pkt__slist__id__size.html">06932</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__slist__id__size.html" title="cvmx_npei_pkt_slist_id_size">cvmx_npei_pkt_slist_id_size</a> {
<a name="l06933"></a><a class="code" href="unioncvmx__npei__pkt__slist__id__size.html#adcad6fbeb08edf67261015332f9df348">06933</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__slist__id__size.html#adcad6fbeb08edf67261015332f9df348">u64</a>;
<a name="l06934"></a><a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html">06934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html">cvmx_npei_pkt_slist_id_size_s</a> {
<a name="l06935"></a>06935 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06936"></a>06936 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html#a8136091a3aeb7378b3801f097e7b4914">reserved_23_63</a>               : 41;
<a name="l06937"></a>06937     uint64_t <a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html#a63dd75f87516e5caf76ac926da5740c3">isize</a>                        : 7;  <span class="comment">/**&lt; Information size. Legal sizes are 0 to 120. */</span>
<a name="l06938"></a>06938     uint64_t <a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html#af8677038d8e669403f8a71b64f4996e9">bsize</a>                        : 16; <span class="comment">/**&lt; Data size. */</span>
<a name="l06939"></a>06939 <span class="preprocessor">#else</span>
<a name="l06940"></a><a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html#af8677038d8e669403f8a71b64f4996e9">06940</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html#af8677038d8e669403f8a71b64f4996e9">bsize</a>                        : 16;
<a name="l06941"></a><a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html#a63dd75f87516e5caf76ac926da5740c3">06941</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html#a63dd75f87516e5caf76ac926da5740c3">isize</a>                        : 7;
<a name="l06942"></a><a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html#a8136091a3aeb7378b3801f097e7b4914">06942</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html#a8136091a3aeb7378b3801f097e7b4914">reserved_23_63</a>               : 41;
<a name="l06943"></a>06943 <span class="preprocessor">#endif</span>
<a name="l06944"></a>06944 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__slist__id__size.html#acbcd798a2e00d183f599197bfb2e2de9">s</a>;
<a name="l06945"></a><a class="code" href="unioncvmx__npei__pkt__slist__id__size.html#a7e7e3602c99344090412fa09dbfd7a5e">06945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html">cvmx_npei_pkt_slist_id_size_s</a>  <a class="code" href="unioncvmx__npei__pkt__slist__id__size.html#a7e7e3602c99344090412fa09dbfd7a5e">cn52xx</a>;
<a name="l06946"></a><a class="code" href="unioncvmx__npei__pkt__slist__id__size.html#aa03944d918b6c54b4052f8583219cab0">06946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__id__size_1_1cvmx__npei__pkt__slist__id__size__s.html">cvmx_npei_pkt_slist_id_size_s</a>  <a class="code" href="unioncvmx__npei__pkt__slist__id__size.html#aa03944d918b6c54b4052f8583219cab0">cn56xx</a>;
<a name="l06947"></a>06947 };
<a name="l06948"></a><a class="code" href="cvmx-npei-defs_8h.html#a57a421997046cc643b5866f9a5071e3e">06948</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__slist__id__size.html" title="cvmx_npei_pkt_slist_id_size">cvmx_npei_pkt_slist_id_size</a> <a class="code" href="unioncvmx__npei__pkt__slist__id__size.html" title="cvmx_npei_pkt_slist_id_size">cvmx_npei_pkt_slist_id_size_t</a>;
<a name="l06949"></a>06949 <span class="comment"></span>
<a name="l06950"></a>06950 <span class="comment">/**</span>
<a name="l06951"></a>06951 <span class="comment"> * cvmx_npei_pkt_slist_ns</span>
<a name="l06952"></a>06952 <span class="comment"> *</span>
<a name="l06953"></a>06953 <span class="comment"> * NPEI_PKT_SLIST_NS = NPEI&apos;s Packet Scatter List No Snoop</span>
<a name="l06954"></a>06954 <span class="comment"> *</span>
<a name="l06955"></a>06955 <span class="comment"> * The NS field for the TLP when fetching Scatter List.</span>
<a name="l06956"></a>06956 <span class="comment"> */</span>
<a name="l06957"></a><a class="code" href="unioncvmx__npei__pkt__slist__ns.html">06957</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__slist__ns.html" title="cvmx_npei_pkt_slist_ns">cvmx_npei_pkt_slist_ns</a> {
<a name="l06958"></a><a class="code" href="unioncvmx__npei__pkt__slist__ns.html#acceb2e55db19573c2761055a5a3c872c">06958</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__slist__ns.html#acceb2e55db19573c2761055a5a3c872c">u64</a>;
<a name="l06959"></a><a class="code" href="structcvmx__npei__pkt__slist__ns_1_1cvmx__npei__pkt__slist__ns__s.html">06959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__ns_1_1cvmx__npei__pkt__slist__ns__s.html">cvmx_npei_pkt_slist_ns_s</a> {
<a name="l06960"></a>06960 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06961"></a>06961 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__slist__ns_1_1cvmx__npei__pkt__slist__ns__s.html#a3a79096d75bceb06bf4e6e727ffbd71c">reserved_32_63</a>               : 32;
<a name="l06962"></a>06962     uint64_t <a class="code" href="structcvmx__npei__pkt__slist__ns_1_1cvmx__npei__pkt__slist__ns__s.html#a5c339f61b2d4e894fe15a96ab12937a4">nsr</a>                          : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06963"></a>06963 <span class="comment">                                                         to the Packet-ring will enable NS in TLP header. */</span>
<a name="l06964"></a>06964 <span class="preprocessor">#else</span>
<a name="l06965"></a><a class="code" href="structcvmx__npei__pkt__slist__ns_1_1cvmx__npei__pkt__slist__ns__s.html#a5c339f61b2d4e894fe15a96ab12937a4">06965</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__slist__ns_1_1cvmx__npei__pkt__slist__ns__s.html#a5c339f61b2d4e894fe15a96ab12937a4">nsr</a>                          : 32;
<a name="l06966"></a><a class="code" href="structcvmx__npei__pkt__slist__ns_1_1cvmx__npei__pkt__slist__ns__s.html#a3a79096d75bceb06bf4e6e727ffbd71c">06966</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__slist__ns_1_1cvmx__npei__pkt__slist__ns__s.html#a3a79096d75bceb06bf4e6e727ffbd71c">reserved_32_63</a>               : 32;
<a name="l06967"></a>06967 <span class="preprocessor">#endif</span>
<a name="l06968"></a>06968 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__slist__ns.html#ad200196e42e90dad83d8f3ad395f1e63">s</a>;
<a name="l06969"></a><a class="code" href="unioncvmx__npei__pkt__slist__ns.html#ad78db21115d3de30ee839134068c7759">06969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__ns_1_1cvmx__npei__pkt__slist__ns__s.html">cvmx_npei_pkt_slist_ns_s</a>       <a class="code" href="unioncvmx__npei__pkt__slist__ns.html#ad78db21115d3de30ee839134068c7759">cn52xx</a>;
<a name="l06970"></a><a class="code" href="unioncvmx__npei__pkt__slist__ns.html#abaa23d82d15fe412408e0d500dbb008e">06970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__ns_1_1cvmx__npei__pkt__slist__ns__s.html">cvmx_npei_pkt_slist_ns_s</a>       <a class="code" href="unioncvmx__npei__pkt__slist__ns.html#abaa23d82d15fe412408e0d500dbb008e">cn56xx</a>;
<a name="l06971"></a>06971 };
<a name="l06972"></a><a class="code" href="cvmx-npei-defs_8h.html#a6972fe96fa952aa045ede47b8c9e62c2">06972</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__slist__ns.html" title="cvmx_npei_pkt_slist_ns">cvmx_npei_pkt_slist_ns</a> <a class="code" href="unioncvmx__npei__pkt__slist__ns.html" title="cvmx_npei_pkt_slist_ns">cvmx_npei_pkt_slist_ns_t</a>;
<a name="l06973"></a>06973 <span class="comment"></span>
<a name="l06974"></a>06974 <span class="comment">/**</span>
<a name="l06975"></a>06975 <span class="comment"> * cvmx_npei_pkt_slist_ror</span>
<a name="l06976"></a>06976 <span class="comment"> *</span>
<a name="l06977"></a>06977 <span class="comment"> * NPEI_PKT_SLIST_ROR = NPEI&apos;s Packet Scatter List Relaxed Ordering</span>
<a name="l06978"></a>06978 <span class="comment"> *</span>
<a name="l06979"></a>06979 <span class="comment"> * The ROR field for the TLP when fetching Scatter List.</span>
<a name="l06980"></a>06980 <span class="comment"> */</span>
<a name="l06981"></a><a class="code" href="unioncvmx__npei__pkt__slist__ror.html">06981</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__slist__ror.html" title="cvmx_npei_pkt_slist_ror">cvmx_npei_pkt_slist_ror</a> {
<a name="l06982"></a><a class="code" href="unioncvmx__npei__pkt__slist__ror.html#a6a5ce5201b7f980725cce1919f7651f2">06982</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__slist__ror.html#a6a5ce5201b7f980725cce1919f7651f2">u64</a>;
<a name="l06983"></a><a class="code" href="structcvmx__npei__pkt__slist__ror_1_1cvmx__npei__pkt__slist__ror__s.html">06983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__ror_1_1cvmx__npei__pkt__slist__ror__s.html">cvmx_npei_pkt_slist_ror_s</a> {
<a name="l06984"></a>06984 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06985"></a>06985 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__slist__ror_1_1cvmx__npei__pkt__slist__ror__s.html#a73742e6b32d4bc43b4de41a401b6a2ea">reserved_32_63</a>               : 32;
<a name="l06986"></a>06986     uint64_t <a class="code" href="structcvmx__npei__pkt__slist__ror_1_1cvmx__npei__pkt__slist__ror__s.html#ac010f23d437777f6746f5679d9edafd7">ror</a>                          : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l06987"></a>06987 <span class="comment">                                                         to the Packet-ring will enable ROR in TLP header. */</span>
<a name="l06988"></a>06988 <span class="preprocessor">#else</span>
<a name="l06989"></a><a class="code" href="structcvmx__npei__pkt__slist__ror_1_1cvmx__npei__pkt__slist__ror__s.html#ac010f23d437777f6746f5679d9edafd7">06989</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__slist__ror_1_1cvmx__npei__pkt__slist__ror__s.html#ac010f23d437777f6746f5679d9edafd7">ror</a>                          : 32;
<a name="l06990"></a><a class="code" href="structcvmx__npei__pkt__slist__ror_1_1cvmx__npei__pkt__slist__ror__s.html#a73742e6b32d4bc43b4de41a401b6a2ea">06990</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__slist__ror_1_1cvmx__npei__pkt__slist__ror__s.html#a73742e6b32d4bc43b4de41a401b6a2ea">reserved_32_63</a>               : 32;
<a name="l06991"></a>06991 <span class="preprocessor">#endif</span>
<a name="l06992"></a>06992 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__slist__ror.html#a15cb5e074a92241deb3718faff68cbc4">s</a>;
<a name="l06993"></a><a class="code" href="unioncvmx__npei__pkt__slist__ror.html#af68673c48d74b6a888a2732a36032f42">06993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__ror_1_1cvmx__npei__pkt__slist__ror__s.html">cvmx_npei_pkt_slist_ror_s</a>      <a class="code" href="unioncvmx__npei__pkt__slist__ror.html#af68673c48d74b6a888a2732a36032f42">cn52xx</a>;
<a name="l06994"></a><a class="code" href="unioncvmx__npei__pkt__slist__ror.html#a26669c166dcda633723fc385569bc91b">06994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__slist__ror_1_1cvmx__npei__pkt__slist__ror__s.html">cvmx_npei_pkt_slist_ror_s</a>      <a class="code" href="unioncvmx__npei__pkt__slist__ror.html#a26669c166dcda633723fc385569bc91b">cn56xx</a>;
<a name="l06995"></a>06995 };
<a name="l06996"></a><a class="code" href="cvmx-npei-defs_8h.html#af3d3be50fe8b8bb6dd731e998f573e7b">06996</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__slist__ror.html" title="cvmx_npei_pkt_slist_ror">cvmx_npei_pkt_slist_ror</a> <a class="code" href="unioncvmx__npei__pkt__slist__ror.html" title="cvmx_npei_pkt_slist_ror">cvmx_npei_pkt_slist_ror_t</a>;
<a name="l06997"></a>06997 <span class="comment"></span>
<a name="l06998"></a>06998 <span class="comment">/**</span>
<a name="l06999"></a>06999 <span class="comment"> * cvmx_npei_pkt_time_int</span>
<a name="l07000"></a>07000 <span class="comment"> *</span>
<a name="l07001"></a>07001 <span class="comment"> * NPEI_PKT_TIME_INT = NPEI Packet Timer Interrupt</span>
<a name="l07002"></a>07002 <span class="comment"> *</span>
<a name="l07003"></a>07003 <span class="comment"> * The packets rings that are interrupting because of Packet Timers.</span>
<a name="l07004"></a>07004 <span class="comment"> */</span>
<a name="l07005"></a><a class="code" href="unioncvmx__npei__pkt__time__int.html">07005</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__time__int.html" title="cvmx_npei_pkt_time_int">cvmx_npei_pkt_time_int</a> {
<a name="l07006"></a><a class="code" href="unioncvmx__npei__pkt__time__int.html#a72b6b2f1fa5c89456588ff37bd13959f">07006</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__time__int.html#a72b6b2f1fa5c89456588ff37bd13959f">u64</a>;
<a name="l07007"></a><a class="code" href="structcvmx__npei__pkt__time__int_1_1cvmx__npei__pkt__time__int__s.html">07007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__time__int_1_1cvmx__npei__pkt__time__int__s.html">cvmx_npei_pkt_time_int_s</a> {
<a name="l07008"></a>07008 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07009"></a>07009 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__time__int_1_1cvmx__npei__pkt__time__int__s.html#a19f2e351203661b3df91aa189c2e31ac">reserved_32_63</a>               : 32;
<a name="l07010"></a>07010     uint64_t <a class="code" href="structcvmx__npei__pkt__time__int_1_1cvmx__npei__pkt__time__int__s.html#ab753b586864b1620a4b950860ef90c48">port</a>                         : 32; <span class="comment">/**&lt; Bit vector cooresponding to ring number is set when</span>
<a name="l07011"></a>07011 <span class="comment">                                                         NPEI_PKT#_CNTS[TIMER] is greater than</span>
<a name="l07012"></a>07012 <span class="comment">                                                         NPEI_PKT_INT_LEVELS[TIME]. */</span>
<a name="l07013"></a>07013 <span class="preprocessor">#else</span>
<a name="l07014"></a><a class="code" href="structcvmx__npei__pkt__time__int_1_1cvmx__npei__pkt__time__int__s.html#ab753b586864b1620a4b950860ef90c48">07014</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__time__int_1_1cvmx__npei__pkt__time__int__s.html#ab753b586864b1620a4b950860ef90c48">port</a>                         : 32;
<a name="l07015"></a><a class="code" href="structcvmx__npei__pkt__time__int_1_1cvmx__npei__pkt__time__int__s.html#a19f2e351203661b3df91aa189c2e31ac">07015</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__time__int_1_1cvmx__npei__pkt__time__int__s.html#a19f2e351203661b3df91aa189c2e31ac">reserved_32_63</a>               : 32;
<a name="l07016"></a>07016 <span class="preprocessor">#endif</span>
<a name="l07017"></a>07017 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__time__int.html#a4f171d42d31b5f59c0fc73ed06c76dc6">s</a>;
<a name="l07018"></a><a class="code" href="unioncvmx__npei__pkt__time__int.html#a2e775ad0ac5648654bdd836eaceb6b12">07018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__time__int_1_1cvmx__npei__pkt__time__int__s.html">cvmx_npei_pkt_time_int_s</a>       <a class="code" href="unioncvmx__npei__pkt__time__int.html#a2e775ad0ac5648654bdd836eaceb6b12">cn52xx</a>;
<a name="l07019"></a><a class="code" href="unioncvmx__npei__pkt__time__int.html#a06245591a6f4305ebbd0d4256bab9d73">07019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__time__int_1_1cvmx__npei__pkt__time__int__s.html">cvmx_npei_pkt_time_int_s</a>       <a class="code" href="unioncvmx__npei__pkt__time__int.html#a06245591a6f4305ebbd0d4256bab9d73">cn56xx</a>;
<a name="l07020"></a>07020 };
<a name="l07021"></a><a class="code" href="cvmx-npei-defs_8h.html#a183106945259ed1b005ee755315fce13">07021</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__time__int.html" title="cvmx_npei_pkt_time_int">cvmx_npei_pkt_time_int</a> <a class="code" href="unioncvmx__npei__pkt__time__int.html" title="cvmx_npei_pkt_time_int">cvmx_npei_pkt_time_int_t</a>;
<a name="l07022"></a>07022 <span class="comment"></span>
<a name="l07023"></a>07023 <span class="comment">/**</span>
<a name="l07024"></a>07024 <span class="comment"> * cvmx_npei_pkt_time_int_enb</span>
<a name="l07025"></a>07025 <span class="comment"> *</span>
<a name="l07026"></a>07026 <span class="comment"> * NPEI_PKT_TIME_INT_ENB = NPEI Packet Timer Interrupt Enable</span>
<a name="l07027"></a>07027 <span class="comment"> *</span>
<a name="l07028"></a>07028 <span class="comment"> * The packets rings that are interrupting because of Packet Timers.</span>
<a name="l07029"></a>07029 <span class="comment"> */</span>
<a name="l07030"></a><a class="code" href="unioncvmx__npei__pkt__time__int__enb.html">07030</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__time__int__enb.html" title="cvmx_npei_pkt_time_int_enb">cvmx_npei_pkt_time_int_enb</a> {
<a name="l07031"></a><a class="code" href="unioncvmx__npei__pkt__time__int__enb.html#afc786438919a8cd86d7d0e5a3e2355a0">07031</a>     uint64_t <a class="code" href="unioncvmx__npei__pkt__time__int__enb.html#afc786438919a8cd86d7d0e5a3e2355a0">u64</a>;
<a name="l07032"></a><a class="code" href="structcvmx__npei__pkt__time__int__enb_1_1cvmx__npei__pkt__time__int__enb__s.html">07032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__time__int__enb_1_1cvmx__npei__pkt__time__int__enb__s.html">cvmx_npei_pkt_time_int_enb_s</a> {
<a name="l07033"></a>07033 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07034"></a>07034 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__time__int__enb_1_1cvmx__npei__pkt__time__int__enb__s.html#a49937538a2a2a11e8342c70fce68ac6b">reserved_32_63</a>               : 32;
<a name="l07035"></a>07035     uint64_t <a class="code" href="structcvmx__npei__pkt__time__int__enb_1_1cvmx__npei__pkt__time__int__enb__s.html#ad461b6cc68b32bba4009be3344d598a4">port</a>                         : 32; <span class="comment">/**&lt; Bit vector cooresponding to ring number when set</span>
<a name="l07036"></a>07036 <span class="comment">                                                         allows NPEI_PKT_TIME_INT to generate an interrupt. */</span>
<a name="l07037"></a>07037 <span class="preprocessor">#else</span>
<a name="l07038"></a><a class="code" href="structcvmx__npei__pkt__time__int__enb_1_1cvmx__npei__pkt__time__int__enb__s.html#ad461b6cc68b32bba4009be3344d598a4">07038</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__pkt__time__int__enb_1_1cvmx__npei__pkt__time__int__enb__s.html#ad461b6cc68b32bba4009be3344d598a4">port</a>                         : 32;
<a name="l07039"></a><a class="code" href="structcvmx__npei__pkt__time__int__enb_1_1cvmx__npei__pkt__time__int__enb__s.html#a49937538a2a2a11e8342c70fce68ac6b">07039</a>     uint64_t <a class="code" href="structcvmx__npei__pkt__time__int__enb_1_1cvmx__npei__pkt__time__int__enb__s.html#a49937538a2a2a11e8342c70fce68ac6b">reserved_32_63</a>               : 32;
<a name="l07040"></a>07040 <span class="preprocessor">#endif</span>
<a name="l07041"></a>07041 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__pkt__time__int__enb.html#a3b3f8c8d2ff2ab4936ac5692c641269d">s</a>;
<a name="l07042"></a><a class="code" href="unioncvmx__npei__pkt__time__int__enb.html#acbb0d243e95053428aaa20f1fe454454">07042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__time__int__enb_1_1cvmx__npei__pkt__time__int__enb__s.html">cvmx_npei_pkt_time_int_enb_s</a>   <a class="code" href="unioncvmx__npei__pkt__time__int__enb.html#acbb0d243e95053428aaa20f1fe454454">cn52xx</a>;
<a name="l07043"></a><a class="code" href="unioncvmx__npei__pkt__time__int__enb.html#aadf156041b528ab5f1739483852b5e49">07043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__pkt__time__int__enb_1_1cvmx__npei__pkt__time__int__enb__s.html">cvmx_npei_pkt_time_int_enb_s</a>   <a class="code" href="unioncvmx__npei__pkt__time__int__enb.html#aadf156041b528ab5f1739483852b5e49">cn56xx</a>;
<a name="l07044"></a>07044 };
<a name="l07045"></a><a class="code" href="cvmx-npei-defs_8h.html#a6452310a4844300a00280f0b8548ddf9">07045</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__pkt__time__int__enb.html" title="cvmx_npei_pkt_time_int_enb">cvmx_npei_pkt_time_int_enb</a> <a class="code" href="unioncvmx__npei__pkt__time__int__enb.html" title="cvmx_npei_pkt_time_int_enb">cvmx_npei_pkt_time_int_enb_t</a>;
<a name="l07046"></a>07046 <span class="comment"></span>
<a name="l07047"></a>07047 <span class="comment">/**</span>
<a name="l07048"></a>07048 <span class="comment"> * cvmx_npei_rsl_int_blocks</span>
<a name="l07049"></a>07049 <span class="comment"> *</span>
<a name="l07050"></a>07050 <span class="comment"> * NPEI_RSL_INT_BLOCKS = NPEI RSL Interrupt Blocks Register</span>
<a name="l07051"></a>07051 <span class="comment"> *</span>
<a name="l07052"></a>07052 <span class="comment"> * Reading this register will return a vector with a bit set &apos;1&apos; for a corresponding RSL block</span>
<a name="l07053"></a>07053 <span class="comment"> * that presently has an interrupt pending. The Field Description below supplies the name of the</span>
<a name="l07054"></a>07054 <span class="comment"> * register that software should read to find out why that intterupt bit is set.</span>
<a name="l07055"></a>07055 <span class="comment"> */</span>
<a name="l07056"></a><a class="code" href="unioncvmx__npei__rsl__int__blocks.html">07056</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__rsl__int__blocks.html" title="cvmx_npei_rsl_int_blocks">cvmx_npei_rsl_int_blocks</a> {
<a name="l07057"></a><a class="code" href="unioncvmx__npei__rsl__int__blocks.html#a0e60ba9cbf744420735f5e5b4c125e4e">07057</a>     uint64_t <a class="code" href="unioncvmx__npei__rsl__int__blocks.html#a0e60ba9cbf744420735f5e5b4c125e4e">u64</a>;
<a name="l07058"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html">07058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html">cvmx_npei_rsl_int_blocks_s</a> {
<a name="l07059"></a>07059 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07060"></a>07060 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a3261ffdd3755a956797c4fb59bf6a8ed">reserved_31_63</a>               : 33;
<a name="l07061"></a>07061     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a4b23ca507c3aa2d6b451a3c235851268">iob</a>                          : 1;  <span class="comment">/**&lt; IOB_INT_SUM */</span>
<a name="l07062"></a>07062     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a62b8cd7f8ed23c1db4ee23f134030896">lmc1</a>                         : 1;  <span class="comment">/**&lt; LMC1_MEM_CFG0 */</span>
<a name="l07063"></a>07063     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#aa597e4c60aa0733350dd2193100f3a3a">agl</a>                          : 1;  <span class="comment">/**&lt; AGL_GMX_RX0_INT_REG &amp; AGL_GMX_TX_INT_REG */</span>
<a name="l07064"></a>07064     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ac082c3bc74d89fe510658f836187798b">reserved_24_27</a>               : 4;
<a name="l07065"></a>07065     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#afe4ba70910869099d306a17ec734f055">asxpcs1</a>                      : 1;  <span class="comment">/**&lt; PCS1_INT*_REG */</span>
<a name="l07066"></a>07066     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a1e892e06b9f3c3ccb896fc74079f6485">asxpcs0</a>                      : 1;  <span class="comment">/**&lt; PCS0_INT*_REG */</span>
<a name="l07067"></a>07067     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a3017757ed6156d5d3fa9da0082507a64">reserved_21_21</a>               : 1;
<a name="l07068"></a>07068     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#abe569883964d306146811e00a161ebbd">pip</a>                          : 1;  <span class="comment">/**&lt; PIP_INT_REG. */</span>
<a name="l07069"></a>07069     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a27111443d48011562a936a0656c0282f">spx1</a>                         : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l07070"></a>07070     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ae6c9cd0f3b8bd24ec869c27898f5ed83">spx0</a>                         : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l07071"></a>07071     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ab6a38122c4269e4b2c4aa01b1fc5010d">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0_MEM_CFG0 */</span>
<a name="l07072"></a>07072     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ae15ac1e47adeb23f38c8fe8e6dd6a79b">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C_INT_STAT */</span>
<a name="l07073"></a>07073     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a447a44443fccdd109d0c8a0a918764ac">usb1</a>                         : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l07074"></a>07074     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a31c912b0cc203367ce3c9ffb0db4cbe9">rad</a>                          : 1;  <span class="comment">/**&lt; RAD_REG_ERROR */</span>
<a name="l07075"></a>07075     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a5954fdbd891fbe965cea5f48b792d9fd">usb</a>                          : 1;  <span class="comment">/**&lt; USBN0_INT_SUM */</span>
<a name="l07076"></a>07076     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a837b322dc83daf4a9f50fcbf2951f369">pow</a>                          : 1;  <span class="comment">/**&lt; POW_ECC_ERR */</span>
<a name="l07077"></a>07077     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a99241ebf41337839c024f7af4638ba14">tim</a>                          : 1;  <span class="comment">/**&lt; TIM_REG_ERROR */</span>
<a name="l07078"></a>07078     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a04a3488b0231208db8deed45db1b3590">pko</a>                          : 1;  <span class="comment">/**&lt; PKO_REG_ERROR */</span>
<a name="l07079"></a>07079     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#aa37104cef63d00380beb2dee2210f984">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD_INT_SUM */</span>
<a name="l07080"></a>07080     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a0591a6972772d66c9a520f2fb77a958b">reserved_8_8</a>                 : 1;
<a name="l07081"></a>07081     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#acca3e3ddf4bc9ead508e5a2e8dba5c8f">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP_ERROR */</span>
<a name="l07082"></a>07082     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#acdd425a480ef2e9e73d4bf70db203616">dfa</a>                          : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l07083"></a>07083     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#abc8e16e33a8fdba4d954dd92c85e82e0">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA_INT_SUM */</span>
<a name="l07084"></a>07084     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a503fc6e0ad6284e2a79e8bdc058bac32">key</a>                          : 1;  <span class="comment">/**&lt; KEY_INT_SUM */</span>
<a name="l07085"></a>07085     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#aa9bc2c8d8a8df8014dbc93f5d7f39bc9">npei</a>                         : 1;  <span class="comment">/**&lt; NPEI_INT_SUM */</span>
<a name="l07086"></a>07086     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a7dd504fe39ae234667166c69058a604d">gmx1</a>                         : 1;  <span class="comment">/**&lt; GMX1_RX*_INT_REG &amp; GMX1_TX_INT_REG */</span>
<a name="l07087"></a>07087     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a7d4c7d615c4f3ae3c67733b337a772cf">gmx0</a>                         : 1;  <span class="comment">/**&lt; GMX0_RX*_INT_REG &amp; GMX0_TX_INT_REG */</span>
<a name="l07088"></a>07088     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a2502bdb30a9173ff5711fa4b943807aa">mio</a>                          : 1;  <span class="comment">/**&lt; MIO_BOOT_ERR */</span>
<a name="l07089"></a>07089 <span class="preprocessor">#else</span>
<a name="l07090"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a2502bdb30a9173ff5711fa4b943807aa">07090</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a2502bdb30a9173ff5711fa4b943807aa">mio</a>                          : 1;
<a name="l07091"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a7d4c7d615c4f3ae3c67733b337a772cf">07091</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a7d4c7d615c4f3ae3c67733b337a772cf">gmx0</a>                         : 1;
<a name="l07092"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a7dd504fe39ae234667166c69058a604d">07092</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a7dd504fe39ae234667166c69058a604d">gmx1</a>                         : 1;
<a name="l07093"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#aa9bc2c8d8a8df8014dbc93f5d7f39bc9">07093</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#aa9bc2c8d8a8df8014dbc93f5d7f39bc9">npei</a>                         : 1;
<a name="l07094"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a503fc6e0ad6284e2a79e8bdc058bac32">07094</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a503fc6e0ad6284e2a79e8bdc058bac32">key</a>                          : 1;
<a name="l07095"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#abc8e16e33a8fdba4d954dd92c85e82e0">07095</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#abc8e16e33a8fdba4d954dd92c85e82e0">fpa</a>                          : 1;
<a name="l07096"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#acdd425a480ef2e9e73d4bf70db203616">07096</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#acdd425a480ef2e9e73d4bf70db203616">dfa</a>                          : 1;
<a name="l07097"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#acca3e3ddf4bc9ead508e5a2e8dba5c8f">07097</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#acca3e3ddf4bc9ead508e5a2e8dba5c8f">zip</a>                          : 1;
<a name="l07098"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a0591a6972772d66c9a520f2fb77a958b">07098</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a0591a6972772d66c9a520f2fb77a958b">reserved_8_8</a>                 : 1;
<a name="l07099"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#aa37104cef63d00380beb2dee2210f984">07099</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#aa37104cef63d00380beb2dee2210f984">ipd</a>                          : 1;
<a name="l07100"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a04a3488b0231208db8deed45db1b3590">07100</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a04a3488b0231208db8deed45db1b3590">pko</a>                          : 1;
<a name="l07101"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a99241ebf41337839c024f7af4638ba14">07101</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a99241ebf41337839c024f7af4638ba14">tim</a>                          : 1;
<a name="l07102"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a837b322dc83daf4a9f50fcbf2951f369">07102</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a837b322dc83daf4a9f50fcbf2951f369">pow</a>                          : 1;
<a name="l07103"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a5954fdbd891fbe965cea5f48b792d9fd">07103</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a5954fdbd891fbe965cea5f48b792d9fd">usb</a>                          : 1;
<a name="l07104"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a31c912b0cc203367ce3c9ffb0db4cbe9">07104</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a31c912b0cc203367ce3c9ffb0db4cbe9">rad</a>                          : 1;
<a name="l07105"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a447a44443fccdd109d0c8a0a918764ac">07105</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a447a44443fccdd109d0c8a0a918764ac">usb1</a>                         : 1;
<a name="l07106"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ae15ac1e47adeb23f38c8fe8e6dd6a79b">07106</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ae15ac1e47adeb23f38c8fe8e6dd6a79b">l2c</a>                          : 1;
<a name="l07107"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ab6a38122c4269e4b2c4aa01b1fc5010d">07107</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ab6a38122c4269e4b2c4aa01b1fc5010d">lmc0</a>                         : 1;
<a name="l07108"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ae6c9cd0f3b8bd24ec869c27898f5ed83">07108</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ae6c9cd0f3b8bd24ec869c27898f5ed83">spx0</a>                         : 1;
<a name="l07109"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a27111443d48011562a936a0656c0282f">07109</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a27111443d48011562a936a0656c0282f">spx1</a>                         : 1;
<a name="l07110"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#abe569883964d306146811e00a161ebbd">07110</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#abe569883964d306146811e00a161ebbd">pip</a>                          : 1;
<a name="l07111"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a3017757ed6156d5d3fa9da0082507a64">07111</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a3017757ed6156d5d3fa9da0082507a64">reserved_21_21</a>               : 1;
<a name="l07112"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a1e892e06b9f3c3ccb896fc74079f6485">07112</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a1e892e06b9f3c3ccb896fc74079f6485">asxpcs0</a>                      : 1;
<a name="l07113"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#afe4ba70910869099d306a17ec734f055">07113</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#afe4ba70910869099d306a17ec734f055">asxpcs1</a>                      : 1;
<a name="l07114"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ac082c3bc74d89fe510658f836187798b">07114</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#ac082c3bc74d89fe510658f836187798b">reserved_24_27</a>               : 4;
<a name="l07115"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#aa597e4c60aa0733350dd2193100f3a3a">07115</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#aa597e4c60aa0733350dd2193100f3a3a">agl</a>                          : 1;
<a name="l07116"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a62b8cd7f8ed23c1db4ee23f134030896">07116</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a62b8cd7f8ed23c1db4ee23f134030896">lmc1</a>                         : 1;
<a name="l07117"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a4b23ca507c3aa2d6b451a3c235851268">07117</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a4b23ca507c3aa2d6b451a3c235851268">iob</a>                          : 1;
<a name="l07118"></a><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a3261ffdd3755a956797c4fb59bf6a8ed">07118</a>     uint64_t <a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html#a3261ffdd3755a956797c4fb59bf6a8ed">reserved_31_63</a>               : 33;
<a name="l07119"></a>07119 <span class="preprocessor">#endif</span>
<a name="l07120"></a>07120 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__rsl__int__blocks.html#ad1f577c9e6e407ad4d591fdb74b25270">s</a>;
<a name="l07121"></a><a class="code" href="unioncvmx__npei__rsl__int__blocks.html#ac7489527de5feb7000e4e96bec379237">07121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html">cvmx_npei_rsl_int_blocks_s</a>     <a class="code" href="unioncvmx__npei__rsl__int__blocks.html#ac7489527de5feb7000e4e96bec379237">cn52xx</a>;
<a name="l07122"></a><a class="code" href="unioncvmx__npei__rsl__int__blocks.html#a392200810eb02a38320facfcbc085d10">07122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html">cvmx_npei_rsl_int_blocks_s</a>     <a class="code" href="unioncvmx__npei__rsl__int__blocks.html#a392200810eb02a38320facfcbc085d10">cn52xxp1</a>;
<a name="l07123"></a><a class="code" href="unioncvmx__npei__rsl__int__blocks.html#aadcd4b45cc8d525f0709103b2b4102ad">07123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html">cvmx_npei_rsl_int_blocks_s</a>     <a class="code" href="unioncvmx__npei__rsl__int__blocks.html#aadcd4b45cc8d525f0709103b2b4102ad">cn56xx</a>;
<a name="l07124"></a><a class="code" href="unioncvmx__npei__rsl__int__blocks.html#a98b53932e0478f2d95d9c56339ff6c83">07124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__rsl__int__blocks_1_1cvmx__npei__rsl__int__blocks__s.html">cvmx_npei_rsl_int_blocks_s</a>     <a class="code" href="unioncvmx__npei__rsl__int__blocks.html#a98b53932e0478f2d95d9c56339ff6c83">cn56xxp1</a>;
<a name="l07125"></a>07125 };
<a name="l07126"></a><a class="code" href="cvmx-npei-defs_8h.html#ae25c587f86b169b00acbb4510f1581f2">07126</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__rsl__int__blocks.html" title="cvmx_npei_rsl_int_blocks">cvmx_npei_rsl_int_blocks</a> <a class="code" href="unioncvmx__npei__rsl__int__blocks.html" title="cvmx_npei_rsl_int_blocks">cvmx_npei_rsl_int_blocks_t</a>;
<a name="l07127"></a>07127 <span class="comment"></span>
<a name="l07128"></a>07128 <span class="comment">/**</span>
<a name="l07129"></a>07129 <span class="comment"> * cvmx_npei_scratch_1</span>
<a name="l07130"></a>07130 <span class="comment"> *</span>
<a name="l07131"></a>07131 <span class="comment"> * NPEI_SCRATCH_1 = NPEI&apos;s Scratch 1</span>
<a name="l07132"></a>07132 <span class="comment"> *</span>
<a name="l07133"></a>07133 <span class="comment"> * A general purpose 64 bit register for SW use.</span>
<a name="l07134"></a>07134 <span class="comment"> */</span>
<a name="l07135"></a><a class="code" href="unioncvmx__npei__scratch__1.html">07135</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__scratch__1.html" title="cvmx_npei_scratch_1">cvmx_npei_scratch_1</a> {
<a name="l07136"></a><a class="code" href="unioncvmx__npei__scratch__1.html#a7d313ccdf72995419b8197df786da44a">07136</a>     uint64_t <a class="code" href="unioncvmx__npei__scratch__1.html#a7d313ccdf72995419b8197df786da44a">u64</a>;
<a name="l07137"></a><a class="code" href="structcvmx__npei__scratch__1_1_1cvmx__npei__scratch__1__s.html">07137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__scratch__1_1_1cvmx__npei__scratch__1__s.html">cvmx_npei_scratch_1_s</a> {
<a name="l07138"></a>07138 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07139"></a>07139 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__scratch__1_1_1cvmx__npei__scratch__1__s.html#a4a05ffc48e39691a82616db8f202b2c6">data</a>                         : 64; <span class="comment">/**&lt; The value in this register is totaly SW dependent. */</span>
<a name="l07140"></a>07140 <span class="preprocessor">#else</span>
<a name="l07141"></a><a class="code" href="structcvmx__npei__scratch__1_1_1cvmx__npei__scratch__1__s.html#a4a05ffc48e39691a82616db8f202b2c6">07141</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__scratch__1_1_1cvmx__npei__scratch__1__s.html#a4a05ffc48e39691a82616db8f202b2c6">data</a>                         : 64;
<a name="l07142"></a>07142 <span class="preprocessor">#endif</span>
<a name="l07143"></a>07143 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__scratch__1.html#a8c1b89c164e34e2c27c89c74275575c0">s</a>;
<a name="l07144"></a><a class="code" href="unioncvmx__npei__scratch__1.html#a8d938d3967dfd6d6ea8c184ee3d44eac">07144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__scratch__1_1_1cvmx__npei__scratch__1__s.html">cvmx_npei_scratch_1_s</a>          <a class="code" href="unioncvmx__npei__scratch__1.html#a8d938d3967dfd6d6ea8c184ee3d44eac">cn52xx</a>;
<a name="l07145"></a><a class="code" href="unioncvmx__npei__scratch__1.html#aff8050a39b9666bf27eb79bdb98ee587">07145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__scratch__1_1_1cvmx__npei__scratch__1__s.html">cvmx_npei_scratch_1_s</a>          <a class="code" href="unioncvmx__npei__scratch__1.html#aff8050a39b9666bf27eb79bdb98ee587">cn52xxp1</a>;
<a name="l07146"></a><a class="code" href="unioncvmx__npei__scratch__1.html#a336aaa82ed0b439739daf6412023f9bb">07146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__scratch__1_1_1cvmx__npei__scratch__1__s.html">cvmx_npei_scratch_1_s</a>          <a class="code" href="unioncvmx__npei__scratch__1.html#a336aaa82ed0b439739daf6412023f9bb">cn56xx</a>;
<a name="l07147"></a><a class="code" href="unioncvmx__npei__scratch__1.html#a3d8b799ebbd23a592bcddfb0f649a747">07147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__scratch__1_1_1cvmx__npei__scratch__1__s.html">cvmx_npei_scratch_1_s</a>          <a class="code" href="unioncvmx__npei__scratch__1.html#a3d8b799ebbd23a592bcddfb0f649a747">cn56xxp1</a>;
<a name="l07148"></a>07148 };
<a name="l07149"></a><a class="code" href="cvmx-npei-defs_8h.html#a4189c49dc74b8e5619aac3c5bf661bbc">07149</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__scratch__1.html" title="cvmx_npei_scratch_1">cvmx_npei_scratch_1</a> <a class="code" href="unioncvmx__npei__scratch__1.html" title="cvmx_npei_scratch_1">cvmx_npei_scratch_1_t</a>;
<a name="l07150"></a>07150 <span class="comment"></span>
<a name="l07151"></a>07151 <span class="comment">/**</span>
<a name="l07152"></a>07152 <span class="comment"> * cvmx_npei_state1</span>
<a name="l07153"></a>07153 <span class="comment"> *</span>
<a name="l07154"></a>07154 <span class="comment"> * NPEI_STATE1 = NPEI State 1</span>
<a name="l07155"></a>07155 <span class="comment"> *</span>
<a name="l07156"></a>07156 <span class="comment"> * State machines in NPEI. For debug.</span>
<a name="l07157"></a>07157 <span class="comment"> */</span>
<a name="l07158"></a><a class="code" href="unioncvmx__npei__state1.html">07158</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__state1.html" title="cvmx_npei_state1">cvmx_npei_state1</a> {
<a name="l07159"></a><a class="code" href="unioncvmx__npei__state1.html#a44af19ccb7f558e6b5788466bec5dd6b">07159</a>     uint64_t <a class="code" href="unioncvmx__npei__state1.html#a44af19ccb7f558e6b5788466bec5dd6b">u64</a>;
<a name="l07160"></a><a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html">07160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html">cvmx_npei_state1_s</a> {
<a name="l07161"></a>07161 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07162"></a>07162 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#a33d84f96f2ab7a514d027bf9dc43086c">cpl1</a>                         : 12; <span class="comment">/**&lt; CPL1 State */</span>
<a name="l07163"></a>07163     uint64_t <a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#ac805402571eb212363d52ddef50dffc9">cpl0</a>                         : 12; <span class="comment">/**&lt; CPL0 State */</span>
<a name="l07164"></a>07164     uint64_t <a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#ad850802d3b0df6be32421080561522f1">arb</a>                          : 1;  <span class="comment">/**&lt; ARB State */</span>
<a name="l07165"></a>07165     uint64_t <a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#adc05262baa2397ed5a751d5e845d670c">csr</a>                          : 39; <span class="comment">/**&lt; CSR State */</span>
<a name="l07166"></a>07166 <span class="preprocessor">#else</span>
<a name="l07167"></a><a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#adc05262baa2397ed5a751d5e845d670c">07167</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#adc05262baa2397ed5a751d5e845d670c">csr</a>                          : 39;
<a name="l07168"></a><a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#ad850802d3b0df6be32421080561522f1">07168</a>     uint64_t <a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#ad850802d3b0df6be32421080561522f1">arb</a>                          : 1;
<a name="l07169"></a><a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#ac805402571eb212363d52ddef50dffc9">07169</a>     uint64_t <a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#ac805402571eb212363d52ddef50dffc9">cpl0</a>                         : 12;
<a name="l07170"></a><a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#a33d84f96f2ab7a514d027bf9dc43086c">07170</a>     uint64_t <a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html#a33d84f96f2ab7a514d027bf9dc43086c">cpl1</a>                         : 12;
<a name="l07171"></a>07171 <span class="preprocessor">#endif</span>
<a name="l07172"></a>07172 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__state1.html#a635504bc55f085ae20b346211f77f02f">s</a>;
<a name="l07173"></a><a class="code" href="unioncvmx__npei__state1.html#a2c6f898d1b78b756a664a3d998733714">07173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html">cvmx_npei_state1_s</a>             <a class="code" href="unioncvmx__npei__state1.html#a2c6f898d1b78b756a664a3d998733714">cn52xx</a>;
<a name="l07174"></a><a class="code" href="unioncvmx__npei__state1.html#ac4bfe850b641206e25d8e8d988b9401f">07174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html">cvmx_npei_state1_s</a>             <a class="code" href="unioncvmx__npei__state1.html#ac4bfe850b641206e25d8e8d988b9401f">cn52xxp1</a>;
<a name="l07175"></a><a class="code" href="unioncvmx__npei__state1.html#a1e87a298a90e9ae781d1b88eb9d95991">07175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html">cvmx_npei_state1_s</a>             <a class="code" href="unioncvmx__npei__state1.html#a1e87a298a90e9ae781d1b88eb9d95991">cn56xx</a>;
<a name="l07176"></a><a class="code" href="unioncvmx__npei__state1.html#ad9cff218fb5145d9b616db2dc15df18a">07176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state1_1_1cvmx__npei__state1__s.html">cvmx_npei_state1_s</a>             <a class="code" href="unioncvmx__npei__state1.html#ad9cff218fb5145d9b616db2dc15df18a">cn56xxp1</a>;
<a name="l07177"></a>07177 };
<a name="l07178"></a><a class="code" href="cvmx-npei-defs_8h.html#a89943b183584978a75a48402507b8879">07178</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__state1.html" title="cvmx_npei_state1">cvmx_npei_state1</a> <a class="code" href="unioncvmx__npei__state1.html" title="cvmx_npei_state1">cvmx_npei_state1_t</a>;
<a name="l07179"></a>07179 <span class="comment"></span>
<a name="l07180"></a>07180 <span class="comment">/**</span>
<a name="l07181"></a>07181 <span class="comment"> * cvmx_npei_state2</span>
<a name="l07182"></a>07182 <span class="comment"> *</span>
<a name="l07183"></a>07183 <span class="comment"> * NPEI_STATE2 = NPEI State 2</span>
<a name="l07184"></a>07184 <span class="comment"> *</span>
<a name="l07185"></a>07185 <span class="comment"> * State machines in NPEI. For debug.</span>
<a name="l07186"></a>07186 <span class="comment"> */</span>
<a name="l07187"></a><a class="code" href="unioncvmx__npei__state2.html">07187</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__state2.html" title="cvmx_npei_state2">cvmx_npei_state2</a> {
<a name="l07188"></a><a class="code" href="unioncvmx__npei__state2.html#a62c639b2cbd127c6a1891d54442ed9a5">07188</a>     uint64_t <a class="code" href="unioncvmx__npei__state2.html#a62c639b2cbd127c6a1891d54442ed9a5">u64</a>;
<a name="l07189"></a><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html">07189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html">cvmx_npei_state2_s</a> {
<a name="l07190"></a>07190 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07191"></a>07191 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#aa744c2f598db4b9de2efb2844ee34e77">reserved_48_63</a>               : 16;
<a name="l07192"></a>07192     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a7f5305f5fff497ab8b769a97f856122f">npei</a>                         : 1;  <span class="comment">/**&lt; NPEI State */</span>
<a name="l07193"></a>07193     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a1be21ec61d883d62ba522aea9e085c32">rac</a>                          : 1;  <span class="comment">/**&lt; RAC State */</span>
<a name="l07194"></a>07194     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a6ae9959f23731e756d6adc574cc296d1">csm1</a>                         : 15; <span class="comment">/**&lt; CSM1 State */</span>
<a name="l07195"></a>07195     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#abcfab29726a80f4336ed7ed52c2a6985">csm0</a>                         : 15; <span class="comment">/**&lt; CSM0 State */</span>
<a name="l07196"></a>07196     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a2288fb2147b3d1e7f73b97cef6cb1745">nnp0</a>                         : 8;  <span class="comment">/**&lt; NNP0 State */</span>
<a name="l07197"></a>07197     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a5dfdbeebe6b62aa5b281b0af11ccd41c">nnd</a>                          : 8;  <span class="comment">/**&lt; NND State */</span>
<a name="l07198"></a>07198 <span class="preprocessor">#else</span>
<a name="l07199"></a><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a5dfdbeebe6b62aa5b281b0af11ccd41c">07199</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a5dfdbeebe6b62aa5b281b0af11ccd41c">nnd</a>                          : 8;
<a name="l07200"></a><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a2288fb2147b3d1e7f73b97cef6cb1745">07200</a>     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a2288fb2147b3d1e7f73b97cef6cb1745">nnp0</a>                         : 8;
<a name="l07201"></a><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#abcfab29726a80f4336ed7ed52c2a6985">07201</a>     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#abcfab29726a80f4336ed7ed52c2a6985">csm0</a>                         : 15;
<a name="l07202"></a><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a6ae9959f23731e756d6adc574cc296d1">07202</a>     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a6ae9959f23731e756d6adc574cc296d1">csm1</a>                         : 15;
<a name="l07203"></a><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a1be21ec61d883d62ba522aea9e085c32">07203</a>     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a1be21ec61d883d62ba522aea9e085c32">rac</a>                          : 1;
<a name="l07204"></a><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a7f5305f5fff497ab8b769a97f856122f">07204</a>     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#a7f5305f5fff497ab8b769a97f856122f">npei</a>                         : 1;
<a name="l07205"></a><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#aa744c2f598db4b9de2efb2844ee34e77">07205</a>     uint64_t <a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html#aa744c2f598db4b9de2efb2844ee34e77">reserved_48_63</a>               : 16;
<a name="l07206"></a>07206 <span class="preprocessor">#endif</span>
<a name="l07207"></a>07207 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__state2.html#a1d4f859207c26d1123c419e118e3a150">s</a>;
<a name="l07208"></a><a class="code" href="unioncvmx__npei__state2.html#a4f55da1d1c2311078cbe4c5f54b4bbb5">07208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html">cvmx_npei_state2_s</a>             <a class="code" href="unioncvmx__npei__state2.html#a4f55da1d1c2311078cbe4c5f54b4bbb5">cn52xx</a>;
<a name="l07209"></a><a class="code" href="unioncvmx__npei__state2.html#a13877501802d5e2be4e74147ea18d05b">07209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html">cvmx_npei_state2_s</a>             <a class="code" href="unioncvmx__npei__state2.html#a13877501802d5e2be4e74147ea18d05b">cn52xxp1</a>;
<a name="l07210"></a><a class="code" href="unioncvmx__npei__state2.html#a23563014a9d22b73746274e6342ccbe5">07210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html">cvmx_npei_state2_s</a>             <a class="code" href="unioncvmx__npei__state2.html#a23563014a9d22b73746274e6342ccbe5">cn56xx</a>;
<a name="l07211"></a><a class="code" href="unioncvmx__npei__state2.html#aecb210b0cb0439fe3f9560201d16cc44">07211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state2_1_1cvmx__npei__state2__s.html">cvmx_npei_state2_s</a>             <a class="code" href="unioncvmx__npei__state2.html#aecb210b0cb0439fe3f9560201d16cc44">cn56xxp1</a>;
<a name="l07212"></a>07212 };
<a name="l07213"></a><a class="code" href="cvmx-npei-defs_8h.html#a9b77f36b57136e9d5752f40498bb7e9b">07213</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__state2.html" title="cvmx_npei_state2">cvmx_npei_state2</a> <a class="code" href="unioncvmx__npei__state2.html" title="cvmx_npei_state2">cvmx_npei_state2_t</a>;
<a name="l07214"></a>07214 <span class="comment"></span>
<a name="l07215"></a>07215 <span class="comment">/**</span>
<a name="l07216"></a>07216 <span class="comment"> * cvmx_npei_state3</span>
<a name="l07217"></a>07217 <span class="comment"> *</span>
<a name="l07218"></a>07218 <span class="comment"> * NPEI_STATE3 = NPEI State 3</span>
<a name="l07219"></a>07219 <span class="comment"> *</span>
<a name="l07220"></a>07220 <span class="comment"> * State machines in NPEI. For debug.</span>
<a name="l07221"></a>07221 <span class="comment"> */</span>
<a name="l07222"></a><a class="code" href="unioncvmx__npei__state3.html">07222</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__state3.html" title="cvmx_npei_state3">cvmx_npei_state3</a> {
<a name="l07223"></a><a class="code" href="unioncvmx__npei__state3.html#ae400379a11fe1186e9fe017c5fd69781">07223</a>     uint64_t <a class="code" href="unioncvmx__npei__state3.html#ae400379a11fe1186e9fe017c5fd69781">u64</a>;
<a name="l07224"></a><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html">07224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html">cvmx_npei_state3_s</a> {
<a name="l07225"></a>07225 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07226"></a>07226 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#ae95d0b68236be789e586c2b927355a28">reserved_56_63</a>               : 8;
<a name="l07227"></a>07227     uint64_t <a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#a2e44e8323f858f5a7c7c82c787b9e6f0">psm1</a>                         : 15; <span class="comment">/**&lt; PSM1 State */</span>
<a name="l07228"></a>07228     uint64_t <a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#a3268f9dfcc3b3e3a053833e036050c56">psm0</a>                         : 15; <span class="comment">/**&lt; PSM0 State */</span>
<a name="l07229"></a>07229     uint64_t <a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#a0b2a63cf44b56a2f8226f264c576ae2d">nsm1</a>                         : 13; <span class="comment">/**&lt; NSM1 State */</span>
<a name="l07230"></a>07230     uint64_t <a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#afc579740e42a013b1351ac62c411d88c">nsm0</a>                         : 13; <span class="comment">/**&lt; NSM0 State */</span>
<a name="l07231"></a>07231 <span class="preprocessor">#else</span>
<a name="l07232"></a><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#afc579740e42a013b1351ac62c411d88c">07232</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#afc579740e42a013b1351ac62c411d88c">nsm0</a>                         : 13;
<a name="l07233"></a><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#a0b2a63cf44b56a2f8226f264c576ae2d">07233</a>     uint64_t <a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#a0b2a63cf44b56a2f8226f264c576ae2d">nsm1</a>                         : 13;
<a name="l07234"></a><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#a3268f9dfcc3b3e3a053833e036050c56">07234</a>     uint64_t <a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#a3268f9dfcc3b3e3a053833e036050c56">psm0</a>                         : 15;
<a name="l07235"></a><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#a2e44e8323f858f5a7c7c82c787b9e6f0">07235</a>     uint64_t <a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#a2e44e8323f858f5a7c7c82c787b9e6f0">psm1</a>                         : 15;
<a name="l07236"></a><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#ae95d0b68236be789e586c2b927355a28">07236</a>     uint64_t <a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html#ae95d0b68236be789e586c2b927355a28">reserved_56_63</a>               : 8;
<a name="l07237"></a>07237 <span class="preprocessor">#endif</span>
<a name="l07238"></a>07238 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__state3.html#a33b12b42acb7f6a5b31d570657beea2a">s</a>;
<a name="l07239"></a><a class="code" href="unioncvmx__npei__state3.html#adbd9970512c7b301a2a58f7616e1d63c">07239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html">cvmx_npei_state3_s</a>             <a class="code" href="unioncvmx__npei__state3.html#adbd9970512c7b301a2a58f7616e1d63c">cn52xx</a>;
<a name="l07240"></a><a class="code" href="unioncvmx__npei__state3.html#a79867fddad8cf5d5c7149e34fc9ade6f">07240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html">cvmx_npei_state3_s</a>             <a class="code" href="unioncvmx__npei__state3.html#a79867fddad8cf5d5c7149e34fc9ade6f">cn52xxp1</a>;
<a name="l07241"></a><a class="code" href="unioncvmx__npei__state3.html#a03235e3887bae60825830465ec4810ee">07241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html">cvmx_npei_state3_s</a>             <a class="code" href="unioncvmx__npei__state3.html#a03235e3887bae60825830465ec4810ee">cn56xx</a>;
<a name="l07242"></a><a class="code" href="unioncvmx__npei__state3.html#ae4c4a29490dcfae05fbcaf4d320a4236">07242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__state3_1_1cvmx__npei__state3__s.html">cvmx_npei_state3_s</a>             <a class="code" href="unioncvmx__npei__state3.html#ae4c4a29490dcfae05fbcaf4d320a4236">cn56xxp1</a>;
<a name="l07243"></a>07243 };
<a name="l07244"></a><a class="code" href="cvmx-npei-defs_8h.html#a5d280d57b91ea1f17ba5ff35e0831045">07244</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__state3.html" title="cvmx_npei_state3">cvmx_npei_state3</a> <a class="code" href="unioncvmx__npei__state3.html" title="cvmx_npei_state3">cvmx_npei_state3_t</a>;
<a name="l07245"></a>07245 <span class="comment"></span>
<a name="l07246"></a>07246 <span class="comment">/**</span>
<a name="l07247"></a>07247 <span class="comment"> * cvmx_npei_win_rd_addr</span>
<a name="l07248"></a>07248 <span class="comment"> *</span>
<a name="l07249"></a>07249 <span class="comment"> * NPEI_WIN_RD_ADDR = NPEI Window Read Address Register</span>
<a name="l07250"></a>07250 <span class="comment"> *</span>
<a name="l07251"></a>07251 <span class="comment"> * The address to be read when the NPEI_WIN_RD_DATA register is read.</span>
<a name="l07252"></a>07252 <span class="comment"> */</span>
<a name="l07253"></a><a class="code" href="unioncvmx__npei__win__rd__addr.html">07253</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__win__rd__addr.html" title="cvmx_npei_win_rd_addr">cvmx_npei_win_rd_addr</a> {
<a name="l07254"></a><a class="code" href="unioncvmx__npei__win__rd__addr.html#a46236c13bb8eac02fc284eb55beba62d">07254</a>     uint64_t <a class="code" href="unioncvmx__npei__win__rd__addr.html#a46236c13bb8eac02fc284eb55beba62d">u64</a>;
<a name="l07255"></a><a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html">07255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html">cvmx_npei_win_rd_addr_s</a> {
<a name="l07256"></a>07256 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07257"></a>07257 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#afd7862dff698b6efb67c259e60b53cea">reserved_51_63</a>               : 13;
<a name="l07258"></a>07258     uint64_t <a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#aaad42b85ffeeba1c229693f25dc1cdc3">ld_cmd</a>                       : 2;  <span class="comment">/**&lt; The load command sent wit hthe read.</span>
<a name="l07259"></a>07259 <span class="comment">                                                         0x0 == Load 8-bytes, 0x1 == Load 4-bytes,</span>
<a name="l07260"></a>07260 <span class="comment">                                                         0x2 == Load 2-bytes, 0x3 == Load 1-bytes, */</span>
<a name="l07261"></a>07261     uint64_t <a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#ab33349879e6d03b68cc524bffc294a96">iobit</a>                        : 1;  <span class="comment">/**&lt; A 1 or 0 can be written here but this will always</span>
<a name="l07262"></a>07262 <span class="comment">                                                         read as &apos;0&apos;. */</span>
<a name="l07263"></a>07263     uint64_t <a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#a2a909c8ec02ad71fe23800dd3294ee15">rd_addr</a>                      : 48; <span class="comment">/**&lt; The address to be read from. Whenever the LSB of</span>
<a name="l07264"></a>07264 <span class="comment">                                                         this register is written, the Read Operation will</span>
<a name="l07265"></a>07265 <span class="comment">                                                         take place.</span>
<a name="l07266"></a>07266 <span class="comment">                                                         [47:40] = NCB_ID</span>
<a name="l07267"></a>07267 <span class="comment">                                                         [39:0]  = Address</span>
<a name="l07268"></a>07268 <span class="comment">                                                         When [47:43] == NPI &amp; [42:0] == 0 bits [39:0] are:</span>
<a name="l07269"></a>07269 <span class="comment">                                                              [39:32] == x, Not Used</span>
<a name="l07270"></a>07270 <span class="comment">                                                              [31:27] == RSL_ID</span>
<a name="l07271"></a>07271 <span class="comment">                                                              [12:0]  == RSL Register Offset */</span>
<a name="l07272"></a>07272 <span class="preprocessor">#else</span>
<a name="l07273"></a><a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#a2a909c8ec02ad71fe23800dd3294ee15">07273</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#a2a909c8ec02ad71fe23800dd3294ee15">rd_addr</a>                      : 48;
<a name="l07274"></a><a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#ab33349879e6d03b68cc524bffc294a96">07274</a>     uint64_t <a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#ab33349879e6d03b68cc524bffc294a96">iobit</a>                        : 1;
<a name="l07275"></a><a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#aaad42b85ffeeba1c229693f25dc1cdc3">07275</a>     uint64_t <a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#aaad42b85ffeeba1c229693f25dc1cdc3">ld_cmd</a>                       : 2;
<a name="l07276"></a><a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#afd7862dff698b6efb67c259e60b53cea">07276</a>     uint64_t <a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html#afd7862dff698b6efb67c259e60b53cea">reserved_51_63</a>               : 13;
<a name="l07277"></a>07277 <span class="preprocessor">#endif</span>
<a name="l07278"></a>07278 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__win__rd__addr.html#a55cf310208ec85728b978d2ff1fe229f">s</a>;
<a name="l07279"></a><a class="code" href="unioncvmx__npei__win__rd__addr.html#aee4cea2973c1d0fde866fc0ea51bbc12">07279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html">cvmx_npei_win_rd_addr_s</a>        <a class="code" href="unioncvmx__npei__win__rd__addr.html#aee4cea2973c1d0fde866fc0ea51bbc12">cn52xx</a>;
<a name="l07280"></a><a class="code" href="unioncvmx__npei__win__rd__addr.html#a79f5c2ccd3c7ca64f963daeb5f922f6a">07280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html">cvmx_npei_win_rd_addr_s</a>        <a class="code" href="unioncvmx__npei__win__rd__addr.html#a79f5c2ccd3c7ca64f963daeb5f922f6a">cn52xxp1</a>;
<a name="l07281"></a><a class="code" href="unioncvmx__npei__win__rd__addr.html#a34f1d26b5f7a91da6cde51088040bca6">07281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html">cvmx_npei_win_rd_addr_s</a>        <a class="code" href="unioncvmx__npei__win__rd__addr.html#a34f1d26b5f7a91da6cde51088040bca6">cn56xx</a>;
<a name="l07282"></a><a class="code" href="unioncvmx__npei__win__rd__addr.html#ac0cc1ed740834567d3265ba7d668db98">07282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__rd__addr_1_1cvmx__npei__win__rd__addr__s.html">cvmx_npei_win_rd_addr_s</a>        <a class="code" href="unioncvmx__npei__win__rd__addr.html#ac0cc1ed740834567d3265ba7d668db98">cn56xxp1</a>;
<a name="l07283"></a>07283 };
<a name="l07284"></a><a class="code" href="cvmx-npei-defs_8h.html#abc7999d0b2ea3e69beae4e91b365c6a7">07284</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__win__rd__addr.html" title="cvmx_npei_win_rd_addr">cvmx_npei_win_rd_addr</a> <a class="code" href="unioncvmx__npei__win__rd__addr.html" title="cvmx_npei_win_rd_addr">cvmx_npei_win_rd_addr_t</a>;
<a name="l07285"></a>07285 <span class="comment"></span>
<a name="l07286"></a>07286 <span class="comment">/**</span>
<a name="l07287"></a>07287 <span class="comment"> * cvmx_npei_win_rd_data</span>
<a name="l07288"></a>07288 <span class="comment"> *</span>
<a name="l07289"></a>07289 <span class="comment"> * NPEI_WIN_RD_DATA = NPEI Window Read Data Register</span>
<a name="l07290"></a>07290 <span class="comment"> *</span>
<a name="l07291"></a>07291 <span class="comment"> * Reading this register causes a window read operation to take place. Address read is taht contained in the NPEI_WIN_RD_ADDR</span>
<a name="l07292"></a>07292 <span class="comment"> * register.</span>
<a name="l07293"></a>07293 <span class="comment"> */</span>
<a name="l07294"></a><a class="code" href="unioncvmx__npei__win__rd__data.html">07294</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__win__rd__data.html" title="cvmx_npei_win_rd_data">cvmx_npei_win_rd_data</a> {
<a name="l07295"></a><a class="code" href="unioncvmx__npei__win__rd__data.html#a32a8d1753b2fd77277fdb6cf93866311">07295</a>     uint64_t <a class="code" href="unioncvmx__npei__win__rd__data.html#a32a8d1753b2fd77277fdb6cf93866311">u64</a>;
<a name="l07296"></a><a class="code" href="structcvmx__npei__win__rd__data_1_1cvmx__npei__win__rd__data__s.html">07296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__rd__data_1_1cvmx__npei__win__rd__data__s.html">cvmx_npei_win_rd_data_s</a> {
<a name="l07297"></a>07297 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07298"></a>07298 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__win__rd__data_1_1cvmx__npei__win__rd__data__s.html#a140fc379d43a2560caf179c6b53ff5a6">rd_data</a>                      : 64; <span class="comment">/**&lt; The read data. */</span>
<a name="l07299"></a>07299 <span class="preprocessor">#else</span>
<a name="l07300"></a><a class="code" href="structcvmx__npei__win__rd__data_1_1cvmx__npei__win__rd__data__s.html#a140fc379d43a2560caf179c6b53ff5a6">07300</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__win__rd__data_1_1cvmx__npei__win__rd__data__s.html#a140fc379d43a2560caf179c6b53ff5a6">rd_data</a>                      : 64;
<a name="l07301"></a>07301 <span class="preprocessor">#endif</span>
<a name="l07302"></a>07302 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__win__rd__data.html#a6aad920a527f794bf03e261b7faeb307">s</a>;
<a name="l07303"></a><a class="code" href="unioncvmx__npei__win__rd__data.html#abd3cc9613343fbc19501668b7c3260db">07303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__rd__data_1_1cvmx__npei__win__rd__data__s.html">cvmx_npei_win_rd_data_s</a>        <a class="code" href="unioncvmx__npei__win__rd__data.html#abd3cc9613343fbc19501668b7c3260db">cn52xx</a>;
<a name="l07304"></a><a class="code" href="unioncvmx__npei__win__rd__data.html#a20a0dc8251edc59dc7aef6cba72faba8">07304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__rd__data_1_1cvmx__npei__win__rd__data__s.html">cvmx_npei_win_rd_data_s</a>        <a class="code" href="unioncvmx__npei__win__rd__data.html#a20a0dc8251edc59dc7aef6cba72faba8">cn52xxp1</a>;
<a name="l07305"></a><a class="code" href="unioncvmx__npei__win__rd__data.html#a20ac6f61d7f7ba19740d9e1885f8a9e8">07305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__rd__data_1_1cvmx__npei__win__rd__data__s.html">cvmx_npei_win_rd_data_s</a>        <a class="code" href="unioncvmx__npei__win__rd__data.html#a20ac6f61d7f7ba19740d9e1885f8a9e8">cn56xx</a>;
<a name="l07306"></a><a class="code" href="unioncvmx__npei__win__rd__data.html#ac31a1c771cf90a15d936d0dda6d57778">07306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__rd__data_1_1cvmx__npei__win__rd__data__s.html">cvmx_npei_win_rd_data_s</a>        <a class="code" href="unioncvmx__npei__win__rd__data.html#ac31a1c771cf90a15d936d0dda6d57778">cn56xxp1</a>;
<a name="l07307"></a>07307 };
<a name="l07308"></a><a class="code" href="cvmx-npei-defs_8h.html#a147a39bb004c34bf0887a17d76384100">07308</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__win__rd__data.html" title="cvmx_npei_win_rd_data">cvmx_npei_win_rd_data</a> <a class="code" href="unioncvmx__npei__win__rd__data.html" title="cvmx_npei_win_rd_data">cvmx_npei_win_rd_data_t</a>;
<a name="l07309"></a>07309 <span class="comment"></span>
<a name="l07310"></a>07310 <span class="comment">/**</span>
<a name="l07311"></a>07311 <span class="comment"> * cvmx_npei_win_wr_addr</span>
<a name="l07312"></a>07312 <span class="comment"> *</span>
<a name="l07313"></a>07313 <span class="comment"> * NPEI_WIN_WR_ADDR = NPEI Window Write Address Register</span>
<a name="l07314"></a>07314 <span class="comment"> *</span>
<a name="l07315"></a>07315 <span class="comment"> * Contains the address to be writen to when a write operation is started by writing the</span>
<a name="l07316"></a>07316 <span class="comment"> * NPEI_WIN_WR_DATA register (see below).</span>
<a name="l07317"></a>07317 <span class="comment"> *</span>
<a name="l07318"></a>07318 <span class="comment"> * Notes:</span>
<a name="l07319"></a>07319 <span class="comment"> * Even though address bit [2] can be set, it should always be kept to &apos;0&apos;.</span>
<a name="l07320"></a>07320 <span class="comment"> *</span>
<a name="l07321"></a>07321 <span class="comment"> */</span>
<a name="l07322"></a><a class="code" href="unioncvmx__npei__win__wr__addr.html">07322</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__win__wr__addr.html" title="cvmx_npei_win_wr_addr">cvmx_npei_win_wr_addr</a> {
<a name="l07323"></a><a class="code" href="unioncvmx__npei__win__wr__addr.html#ade12686519c3bdc97eb5422f9a32f20b">07323</a>     uint64_t <a class="code" href="unioncvmx__npei__win__wr__addr.html#ade12686519c3bdc97eb5422f9a32f20b">u64</a>;
<a name="l07324"></a><a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html">07324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html">cvmx_npei_win_wr_addr_s</a> {
<a name="l07325"></a>07325 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07326"></a>07326 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#ad315c1a2b9236b0c4e1a0b5722c5ba04">reserved_49_63</a>               : 15;
<a name="l07327"></a>07327     uint64_t <a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#a99b4ccabdf963cbea1ab4119bfc281c7">iobit</a>                        : 1;  <span class="comment">/**&lt; A 1 or 0 can be written here but this will always</span>
<a name="l07328"></a>07328 <span class="comment">                                                         read as &apos;0&apos;. */</span>
<a name="l07329"></a>07329     uint64_t <a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#a334ab0223f8170d5da1c9cd714c027f2">wr_addr</a>                      : 46; <span class="comment">/**&lt; The address that will be written to when the</span>
<a name="l07330"></a>07330 <span class="comment">                                                         NPEI_WIN_WR_DATA register is written.</span>
<a name="l07331"></a>07331 <span class="comment">                                                         [47:40] = NCB_ID</span>
<a name="l07332"></a>07332 <span class="comment">                                                         [39:3]  = Address</span>
<a name="l07333"></a>07333 <span class="comment">                                                         When [47:43] == NPI &amp; [42:0] == 0 bits [39:0] are:</span>
<a name="l07334"></a>07334 <span class="comment">                                                              [39:32] == x, Not Used</span>
<a name="l07335"></a>07335 <span class="comment">                                                              [31:27] == RSL_ID</span>
<a name="l07336"></a>07336 <span class="comment">                                                              [12:2]  == RSL Register Offset</span>
<a name="l07337"></a>07337 <span class="comment">                                                              [1:0]   == x, Not Used */</span>
<a name="l07338"></a>07338     uint64_t <a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#afe888f919c6fdb20ca6698c3d63154f0">reserved_0_1</a>                 : 2;
<a name="l07339"></a>07339 <span class="preprocessor">#else</span>
<a name="l07340"></a><a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#afe888f919c6fdb20ca6698c3d63154f0">07340</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#afe888f919c6fdb20ca6698c3d63154f0">reserved_0_1</a>                 : 2;
<a name="l07341"></a><a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#a334ab0223f8170d5da1c9cd714c027f2">07341</a>     uint64_t <a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#a334ab0223f8170d5da1c9cd714c027f2">wr_addr</a>                      : 46;
<a name="l07342"></a><a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#a99b4ccabdf963cbea1ab4119bfc281c7">07342</a>     uint64_t <a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#a99b4ccabdf963cbea1ab4119bfc281c7">iobit</a>                        : 1;
<a name="l07343"></a><a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#ad315c1a2b9236b0c4e1a0b5722c5ba04">07343</a>     uint64_t <a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html#ad315c1a2b9236b0c4e1a0b5722c5ba04">reserved_49_63</a>               : 15;
<a name="l07344"></a>07344 <span class="preprocessor">#endif</span>
<a name="l07345"></a>07345 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__win__wr__addr.html#ae058675ba61cb259b9829edcd152a9d6">s</a>;
<a name="l07346"></a><a class="code" href="unioncvmx__npei__win__wr__addr.html#a92011112f883037a7478cb33f512ca82">07346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html">cvmx_npei_win_wr_addr_s</a>        <a class="code" href="unioncvmx__npei__win__wr__addr.html#a92011112f883037a7478cb33f512ca82">cn52xx</a>;
<a name="l07347"></a><a class="code" href="unioncvmx__npei__win__wr__addr.html#ac59ee34141e992d5a723626b46ebbd6e">07347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html">cvmx_npei_win_wr_addr_s</a>        <a class="code" href="unioncvmx__npei__win__wr__addr.html#ac59ee34141e992d5a723626b46ebbd6e">cn52xxp1</a>;
<a name="l07348"></a><a class="code" href="unioncvmx__npei__win__wr__addr.html#a7f1e248078b7e2988e0338ce47efbc74">07348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html">cvmx_npei_win_wr_addr_s</a>        <a class="code" href="unioncvmx__npei__win__wr__addr.html#a7f1e248078b7e2988e0338ce47efbc74">cn56xx</a>;
<a name="l07349"></a><a class="code" href="unioncvmx__npei__win__wr__addr.html#a6457d92073e3962bf7d0cbbe5069e529">07349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__addr_1_1cvmx__npei__win__wr__addr__s.html">cvmx_npei_win_wr_addr_s</a>        <a class="code" href="unioncvmx__npei__win__wr__addr.html#a6457d92073e3962bf7d0cbbe5069e529">cn56xxp1</a>;
<a name="l07350"></a>07350 };
<a name="l07351"></a><a class="code" href="cvmx-npei-defs_8h.html#aecc4eb534bd656fbdf6dcd0a3d9514ed">07351</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__win__wr__addr.html" title="cvmx_npei_win_wr_addr">cvmx_npei_win_wr_addr</a> <a class="code" href="unioncvmx__npei__win__wr__addr.html" title="cvmx_npei_win_wr_addr">cvmx_npei_win_wr_addr_t</a>;
<a name="l07352"></a>07352 <span class="comment"></span>
<a name="l07353"></a>07353 <span class="comment">/**</span>
<a name="l07354"></a>07354 <span class="comment"> * cvmx_npei_win_wr_data</span>
<a name="l07355"></a>07355 <span class="comment"> *</span>
<a name="l07356"></a>07356 <span class="comment"> * NPEI_WIN_WR_DATA = NPEI Window Write Data Register</span>
<a name="l07357"></a>07357 <span class="comment"> *</span>
<a name="l07358"></a>07358 <span class="comment"> * Contains the data to write to the address located in the NPEI_WIN_WR_ADDR Register.</span>
<a name="l07359"></a>07359 <span class="comment"> * Writing the least-significant-byte of this register will cause a write operation to take place.</span>
<a name="l07360"></a>07360 <span class="comment"> */</span>
<a name="l07361"></a><a class="code" href="unioncvmx__npei__win__wr__data.html">07361</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__win__wr__data.html" title="cvmx_npei_win_wr_data">cvmx_npei_win_wr_data</a> {
<a name="l07362"></a><a class="code" href="unioncvmx__npei__win__wr__data.html#a1677eea822c3f3103d7f6a5e17307e6c">07362</a>     uint64_t <a class="code" href="unioncvmx__npei__win__wr__data.html#a1677eea822c3f3103d7f6a5e17307e6c">u64</a>;
<a name="l07363"></a><a class="code" href="structcvmx__npei__win__wr__data_1_1cvmx__npei__win__wr__data__s.html">07363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__data_1_1cvmx__npei__win__wr__data__s.html">cvmx_npei_win_wr_data_s</a> {
<a name="l07364"></a>07364 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07365"></a>07365 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__win__wr__data_1_1cvmx__npei__win__wr__data__s.html#a02b07b6e6b50cce2e70e68a0500f5c4b">wr_data</a>                      : 64; <span class="comment">/**&lt; The data to be written. Whenever the LSB of this</span>
<a name="l07366"></a>07366 <span class="comment">                                                         register is written, the Window Write will take</span>
<a name="l07367"></a>07367 <span class="comment">                                                         place. */</span>
<a name="l07368"></a>07368 <span class="preprocessor">#else</span>
<a name="l07369"></a><a class="code" href="structcvmx__npei__win__wr__data_1_1cvmx__npei__win__wr__data__s.html#a02b07b6e6b50cce2e70e68a0500f5c4b">07369</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__win__wr__data_1_1cvmx__npei__win__wr__data__s.html#a02b07b6e6b50cce2e70e68a0500f5c4b">wr_data</a>                      : 64;
<a name="l07370"></a>07370 <span class="preprocessor">#endif</span>
<a name="l07371"></a>07371 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__win__wr__data.html#a0eca8d234dc161c0e7f2c3b55a868a35">s</a>;
<a name="l07372"></a><a class="code" href="unioncvmx__npei__win__wr__data.html#a357c5e2b3d32b4e4bfa3ac370ba8d026">07372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__data_1_1cvmx__npei__win__wr__data__s.html">cvmx_npei_win_wr_data_s</a>        <a class="code" href="unioncvmx__npei__win__wr__data.html#a357c5e2b3d32b4e4bfa3ac370ba8d026">cn52xx</a>;
<a name="l07373"></a><a class="code" href="unioncvmx__npei__win__wr__data.html#ae636d3e98b34680e6a6172ff69370244">07373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__data_1_1cvmx__npei__win__wr__data__s.html">cvmx_npei_win_wr_data_s</a>        <a class="code" href="unioncvmx__npei__win__wr__data.html#ae636d3e98b34680e6a6172ff69370244">cn52xxp1</a>;
<a name="l07374"></a><a class="code" href="unioncvmx__npei__win__wr__data.html#a0ce44c4bf34f1b8ba7c62de6c9d67dac">07374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__data_1_1cvmx__npei__win__wr__data__s.html">cvmx_npei_win_wr_data_s</a>        <a class="code" href="unioncvmx__npei__win__wr__data.html#a0ce44c4bf34f1b8ba7c62de6c9d67dac">cn56xx</a>;
<a name="l07375"></a><a class="code" href="unioncvmx__npei__win__wr__data.html#acaad0ad0f365fa4b19b03d30b6bf77ee">07375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__data_1_1cvmx__npei__win__wr__data__s.html">cvmx_npei_win_wr_data_s</a>        <a class="code" href="unioncvmx__npei__win__wr__data.html#acaad0ad0f365fa4b19b03d30b6bf77ee">cn56xxp1</a>;
<a name="l07376"></a>07376 };
<a name="l07377"></a><a class="code" href="cvmx-npei-defs_8h.html#a021206f16567d3a8b2257aec36fd1e63">07377</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__win__wr__data.html" title="cvmx_npei_win_wr_data">cvmx_npei_win_wr_data</a> <a class="code" href="unioncvmx__npei__win__wr__data.html" title="cvmx_npei_win_wr_data">cvmx_npei_win_wr_data_t</a>;
<a name="l07378"></a>07378 <span class="comment"></span>
<a name="l07379"></a>07379 <span class="comment">/**</span>
<a name="l07380"></a>07380 <span class="comment"> * cvmx_npei_win_wr_mask</span>
<a name="l07381"></a>07381 <span class="comment"> *</span>
<a name="l07382"></a>07382 <span class="comment"> * NPEI_WIN_WR_MASK = NPEI Window Write Mask Register</span>
<a name="l07383"></a>07383 <span class="comment"> *</span>
<a name="l07384"></a>07384 <span class="comment"> * Contains the mask for the data in the NPEI_WIN_WR_DATA Register.</span>
<a name="l07385"></a>07385 <span class="comment"> */</span>
<a name="l07386"></a><a class="code" href="unioncvmx__npei__win__wr__mask.html">07386</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__win__wr__mask.html" title="cvmx_npei_win_wr_mask">cvmx_npei_win_wr_mask</a> {
<a name="l07387"></a><a class="code" href="unioncvmx__npei__win__wr__mask.html#a98658e09e263beabbdca8548af9d79e4">07387</a>     uint64_t <a class="code" href="unioncvmx__npei__win__wr__mask.html#a98658e09e263beabbdca8548af9d79e4">u64</a>;
<a name="l07388"></a><a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html">07388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html">cvmx_npei_win_wr_mask_s</a> {
<a name="l07389"></a>07389 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07390"></a>07390 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html#af5464d8a3cd9537b9e687d1308fb51e0">reserved_8_63</a>                : 56;
<a name="l07391"></a>07391     uint64_t <a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html#aad3332592b5f82c62d8a37e74bf3c984">wr_mask</a>                      : 8;  <span class="comment">/**&lt; The data to be written. When a bit is &apos;0&apos;</span>
<a name="l07392"></a>07392 <span class="comment">                                                         the corresponding byte will be written. */</span>
<a name="l07393"></a>07393 <span class="preprocessor">#else</span>
<a name="l07394"></a><a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html#aad3332592b5f82c62d8a37e74bf3c984">07394</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html#aad3332592b5f82c62d8a37e74bf3c984">wr_mask</a>                      : 8;
<a name="l07395"></a><a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html#af5464d8a3cd9537b9e687d1308fb51e0">07395</a>     uint64_t <a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html#af5464d8a3cd9537b9e687d1308fb51e0">reserved_8_63</a>                : 56;
<a name="l07396"></a>07396 <span class="preprocessor">#endif</span>
<a name="l07397"></a>07397 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__win__wr__mask.html#ab541c775ea9fb22dfd20f88ecc0a9d07">s</a>;
<a name="l07398"></a><a class="code" href="unioncvmx__npei__win__wr__mask.html#a8c625550560d2c82740d82805847bc00">07398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html">cvmx_npei_win_wr_mask_s</a>        <a class="code" href="unioncvmx__npei__win__wr__mask.html#a8c625550560d2c82740d82805847bc00">cn52xx</a>;
<a name="l07399"></a><a class="code" href="unioncvmx__npei__win__wr__mask.html#a45d9fd8fe938d83e7f2c1e79fb23bd0e">07399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html">cvmx_npei_win_wr_mask_s</a>        <a class="code" href="unioncvmx__npei__win__wr__mask.html#a45d9fd8fe938d83e7f2c1e79fb23bd0e">cn52xxp1</a>;
<a name="l07400"></a><a class="code" href="unioncvmx__npei__win__wr__mask.html#aa303dffbce03021f0b2b17e1449d4af8">07400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html">cvmx_npei_win_wr_mask_s</a>        <a class="code" href="unioncvmx__npei__win__wr__mask.html#aa303dffbce03021f0b2b17e1449d4af8">cn56xx</a>;
<a name="l07401"></a><a class="code" href="unioncvmx__npei__win__wr__mask.html#a3532547547f8229f02f2ffbc58d5f1a7">07401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__win__wr__mask_1_1cvmx__npei__win__wr__mask__s.html">cvmx_npei_win_wr_mask_s</a>        <a class="code" href="unioncvmx__npei__win__wr__mask.html#a3532547547f8229f02f2ffbc58d5f1a7">cn56xxp1</a>;
<a name="l07402"></a>07402 };
<a name="l07403"></a><a class="code" href="cvmx-npei-defs_8h.html#a01a94cd4481bab65d9855512d6950d40">07403</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__win__wr__mask.html" title="cvmx_npei_win_wr_mask">cvmx_npei_win_wr_mask</a> <a class="code" href="unioncvmx__npei__win__wr__mask.html" title="cvmx_npei_win_wr_mask">cvmx_npei_win_wr_mask_t</a>;
<a name="l07404"></a>07404 <span class="comment"></span>
<a name="l07405"></a>07405 <span class="comment">/**</span>
<a name="l07406"></a>07406 <span class="comment"> * cvmx_npei_window_ctl</span>
<a name="l07407"></a>07407 <span class="comment"> *</span>
<a name="l07408"></a>07408 <span class="comment"> * NPEI_WINDOW_CTL = NPEI&apos;s Window Control</span>
<a name="l07409"></a>07409 <span class="comment"> *</span>
<a name="l07410"></a>07410 <span class="comment"> * The name of this register is misleading. The timeout value is used for BAR0 access from PCIE0 and PCIE1.</span>
<a name="l07411"></a>07411 <span class="comment"> * Any access to the regigisters on the RML will timeout as 0xFFFF clock cycle. At time of timeout the next</span>
<a name="l07412"></a>07412 <span class="comment"> * RML access will start, and interrupt will be set, and in the case of reads no data will be returned.</span>
<a name="l07413"></a>07413 <span class="comment"> *</span>
<a name="l07414"></a>07414 <span class="comment"> * The value of this register should be set to a minimum of 0x200000 to ensure that a timeout to an RML register</span>
<a name="l07415"></a>07415 <span class="comment"> * occurs on the RML 0xFFFF timer before the timeout for a BAR0 access from the PCIE#.</span>
<a name="l07416"></a>07416 <span class="comment"> */</span>
<a name="l07417"></a><a class="code" href="unioncvmx__npei__window__ctl.html">07417</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__window__ctl.html" title="cvmx_npei_window_ctl">cvmx_npei_window_ctl</a> {
<a name="l07418"></a><a class="code" href="unioncvmx__npei__window__ctl.html#a1cfeb5a7877b808f5e9724fea2814c80">07418</a>     uint64_t <a class="code" href="unioncvmx__npei__window__ctl.html#a1cfeb5a7877b808f5e9724fea2814c80">u64</a>;
<a name="l07419"></a><a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html">07419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html">cvmx_npei_window_ctl_s</a> {
<a name="l07420"></a>07420 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07421"></a>07421 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html#aadc6be0c33e7693d8054de5e99d3623a">reserved_32_63</a>               : 32;
<a name="l07422"></a>07422     uint64_t <a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html#a7dc864443372b71f559ebf4809d61818">time</a>                         : 32; <span class="comment">/**&lt; Time to wait in core clocks to wait for a</span>
<a name="l07423"></a>07423 <span class="comment">                                                         BAR0 access to completeon the NCB</span>
<a name="l07424"></a>07424 <span class="comment">                                                         before timing out. A value of 0 will cause no</span>
<a name="l07425"></a>07425 <span class="comment">                                                         timeouts. A minimum value of 0x200000 should be</span>
<a name="l07426"></a>07426 <span class="comment">                                                         used when this register is not set to 0x0. */</span>
<a name="l07427"></a>07427 <span class="preprocessor">#else</span>
<a name="l07428"></a><a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html#a7dc864443372b71f559ebf4809d61818">07428</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html#a7dc864443372b71f559ebf4809d61818">time</a>                         : 32;
<a name="l07429"></a><a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html#aadc6be0c33e7693d8054de5e99d3623a">07429</a>     uint64_t <a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html#aadc6be0c33e7693d8054de5e99d3623a">reserved_32_63</a>               : 32;
<a name="l07430"></a>07430 <span class="preprocessor">#endif</span>
<a name="l07431"></a>07431 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npei__window__ctl.html#ae59dc9fa5349ce66215a1d8291c240b5">s</a>;
<a name="l07432"></a><a class="code" href="unioncvmx__npei__window__ctl.html#a98fd41d615b9f32d61273272b0e0933e">07432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html">cvmx_npei_window_ctl_s</a>         <a class="code" href="unioncvmx__npei__window__ctl.html#a98fd41d615b9f32d61273272b0e0933e">cn52xx</a>;
<a name="l07433"></a><a class="code" href="unioncvmx__npei__window__ctl.html#a0f379fd07027d2af2407461e8c34ebd6">07433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html">cvmx_npei_window_ctl_s</a>         <a class="code" href="unioncvmx__npei__window__ctl.html#a0f379fd07027d2af2407461e8c34ebd6">cn52xxp1</a>;
<a name="l07434"></a><a class="code" href="unioncvmx__npei__window__ctl.html#ad0b0636a852b93384126ed399ce4b3cb">07434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html">cvmx_npei_window_ctl_s</a>         <a class="code" href="unioncvmx__npei__window__ctl.html#ad0b0636a852b93384126ed399ce4b3cb">cn56xx</a>;
<a name="l07435"></a><a class="code" href="unioncvmx__npei__window__ctl.html#a5c34c9232501094af0bfc2c2e3bd561d">07435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npei__window__ctl_1_1cvmx__npei__window__ctl__s.html">cvmx_npei_window_ctl_s</a>         <a class="code" href="unioncvmx__npei__window__ctl.html#a5c34c9232501094af0bfc2c2e3bd561d">cn56xxp1</a>;
<a name="l07436"></a>07436 };
<a name="l07437"></a><a class="code" href="cvmx-npei-defs_8h.html#a1b302f6da397699a9e82d6fbc4bd7626">07437</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npei__window__ctl.html" title="cvmx_npei_window_ctl">cvmx_npei_window_ctl</a> <a class="code" href="unioncvmx__npei__window__ctl.html" title="cvmx_npei_window_ctl">cvmx_npei_window_ctl_t</a>;
<a name="l07438"></a>07438 
<a name="l07439"></a>07439 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
