{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 16 13:41:55 2016 " "Info: Processing started: Tue Feb 16 13:41:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"top_level\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCEO~" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp " "Info: Destination node clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp" {  } { { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:U_CLK_GEN\|temp  " "Info: Automatically promoted node clk_gen:U_CLK_GEN\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp  " "Info: Automatically promoted node clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_gen:U_CLK_GEN\|temp " "Info: Destination node clk_gen:U_CLK_GEN\|temp" {  } { { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.502 ns register register " "Info: Estimated most critical path is register to register delay of 2.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|count\[0\] 1 REG LAB_X39_Y11_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X39_Y11_N0; Fanout = 3; REG Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|count[0] } "NODE_NAME" } } { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.436 ns) 0.652 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~1 2 COMB LAB_X39_Y11_N0 2 " "Info: 2: + IC(0.216 ns) + CELL(0.436 ns) = 0.652 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|count[0] clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~1 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.710 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~3 3 COMB LAB_X39_Y11_N0 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.710 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~1 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~3 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.768 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~5 4 COMB LAB_X39_Y11_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.768 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~3 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.826 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~7 5 COMB LAB_X39_Y11_N0 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.826 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~5 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~7 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.884 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~9 6 COMB LAB_X39_Y11_N0 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 0.884 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~7 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~9 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.942 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~11 7 COMB LAB_X39_Y11_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 0.942 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~9 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~11 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.000 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~13 8 COMB LAB_X39_Y11_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.000 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~11 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.058 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~15 9 COMB LAB_X39_Y11_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.058 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~13 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~15 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.116 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~17 10 COMB LAB_X39_Y11_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 1.116 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~15 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.174 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~19 11 COMB LAB_X39_Y11_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 1.174 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~17 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~19 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.232 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~21 12 COMB LAB_X39_Y11_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.058 ns) = 1.232 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~19 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.290 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~23 13 COMB LAB_X39_Y11_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.058 ns) = 1.290 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~21 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~23 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.348 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~25 14 COMB LAB_X39_Y11_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.058 ns) = 1.348 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~23 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.406 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~27 15 COMB LAB_X39_Y11_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.058 ns) = 1.406 ns; Loc. = LAB_X39_Y11_N0; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~25 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~27 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.464 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~29 16 COMB LAB_X39_Y11_N0 1 " "Info: 16: + IC(0.000 ns) + CELL(0.058 ns) = 1.464 ns; Loc. = LAB_X39_Y11_N0; Fanout = 1; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~27 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.919 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~30 17 COMB LAB_X39_Y11_N0 1 " "Info: 17: + IC(0.000 ns) + CELL(0.455 ns) = 1.919 ns; Loc. = LAB_X39_Y11_N0; Fanout = 1; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~29 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.125 ns) + CELL(0.367 ns) 2.411 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|count~0 18 COMB LAB_X40_Y11_N0 1 " "Info: 18: + IC(0.125 ns) + CELL(0.367 ns) = 2.411 ns; Loc. = LAB_X40_Y11_N0; Fanout = 1; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|count~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~30 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|count~0 } "NODE_NAME" } } { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 2.502 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|count\[15\] 19 REG LAB_X40_Y11_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.091 ns) = 2.502 ns; Loc. = LAB_X40_Y11_N0; Fanout = 2; REG Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|count\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|count~0 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|count[15] } "NODE_NAME" } } { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.161 ns ( 86.37 % ) " "Info: Total cell delay = 2.161 ns ( 86.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.341 ns ( 13.63 % ) " "Info: Total interconnect delay = 0.341 ns ( 13.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|count[0] clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~1 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~3 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~5 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~7 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~9 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~11 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~13 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~15 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~17 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~19 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~21 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~23 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~25 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~27 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~29 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|Add0~30 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|count~0 clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|count[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 16 13:42:09 2016 " "Info: Processing ended: Tue Feb 16 13:42:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
