

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Tue Dec  3 11:19:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.096|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2409|  2409|  2409|  2409|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  2408|  2408|        86|          -|          -|    28|    no    |
        | + col    |    84|    84|         3|          -|          -|    28|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     162|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      52|
|Register         |        -|      -|     147|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     147|     214|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |j_3_fu_88_p2      |     +    |      0|  0|  15|           5|           1|
    |k_1_fu_130_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_28_fu_140_p2  |     +    |      0|  0|  18|          11|          11|
    |tmp_27_fu_118_p2  |     -    |      0|  0|  18|          11|          11|
    |tmp_13_fu_124_p2  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_15_fu_150_p2  |   icmp   |      0|  0|  24|          48|           1|
    |tmp_fu_82_p2      |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |activations_V_d0  |  select  |      0|  0|  48|           1|          48|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 162|          92|          82|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          6|    1|          6|
    |ap_done    |   9|          2|    1|          2|
    |j_reg_60   |   9|          2|    5|         10|
    |k_reg_71   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  52|         12|   12|         28|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   5|   0|    5|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |in_features_V_load_reg_194  |  48|   0|   48|          0|
    |j_3_reg_166                 |   5|   0|    5|          0|
    |j_reg_60                    |   5|   0|    5|          0|
    |k_1_reg_179                 |   5|   0|    5|          0|
    |k_reg_71                    |   5|   0|    5|          0|
    |tmp_27_reg_171              |   9|   0|   11|          2|
    |tmp_31_cast_reg_184         |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 147|   0|  149|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      relu     | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      relu     | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      relu     | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      relu     | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |      relu     | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      relu     | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      relu     | return value |
|in_features_V_address0  | out |   10|  ap_memory | in_features_V |     array    |
|in_features_V_ce0       | out |    1|  ap_memory | in_features_V |     array    |
|in_features_V_q0        |  in |   48|  ap_memory | in_features_V |     array    |
|activations_V_address0  | out |   10|  ap_memory | activations_V |     array    |
|activations_V_ce0       | out |    1|  ap_memory | activations_V |     array    |
|activations_V_we0       | out |    1|  ap_memory | activations_V |     array    |
|activations_V_d0        | out |   48|  ap_memory | activations_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_13)
	2  / (tmp_13)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 6 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:242]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_3, %5 ]"   --->   Operation 7 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %j, -4" [../src/CNN_final.cpp:242]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.10ns)   --->   "%j_3 = add i5 %j, 1" [../src/CNN_final.cpp:242]   --->   Operation 10 'add' 'j_3' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [../src/CNN_final.cpp:242]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:243]   --->   Operation 12 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str333)" [../src/CNN_final.cpp:243]   --->   Operation 13 'specregionbegin' 'tmp_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %j, i5 0)" [../src/CNN_final.cpp:242]   --->   Operation 14 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_s to i11" [../src/CNN_final.cpp:242]   --->   Operation 15 'zext' 'p_shl_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_26 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j, i2 0)" [../src/CNN_final.cpp:242]   --->   Operation 16 'bitconcatenate' 'tmp_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_26 to i11" [../src/CNN_final.cpp:246]   --->   Operation 17 'zext' 'p_shl1_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.35ns)   --->   "%tmp_27 = sub i11 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:246]   --->   Operation 18 'sub' 'tmp_27' <Predicate = (!tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.87ns)   --->   "br label %3" [../src/CNN_final.cpp:244]   --->   Operation 19 'br' <Predicate = (!tmp)> <Delay = 0.87>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:253]   --->   Operation 20 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %2 ], [ %k_1, %4 ]"   --->   Operation 21 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.88ns)   --->   "%tmp_13 = icmp eq i5 %k, -4" [../src/CNN_final.cpp:244]   --->   Operation 22 'icmp' 'tmp_13' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 23 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.10ns)   --->   "%k_1 = add i5 %k, 1" [../src/CNN_final.cpp:244]   --->   Operation 24 'add' 'k_1' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %5, label %4" [../src/CNN_final.cpp:244]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i5 %k to i11" [../src/CNN_final.cpp:246]   --->   Operation 26 'zext' 'tmp_14_cast' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.35ns)   --->   "%tmp_28 = add i11 %tmp_27, %tmp_14_cast" [../src/CNN_final.cpp:246]   --->   Operation 27 'add' 'tmp_28' <Predicate = (!tmp_13)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i11 %tmp_28 to i64" [../src/CNN_final.cpp:246]   --->   Operation 28 'sext' 'tmp_31_cast' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%in_features_V_addr = getelementptr [784 x i48]* %in_features_V, i64 0, i64 %tmp_31_cast" [../src/CNN_final.cpp:246]   --->   Operation 29 'getelementptr' 'in_features_V_addr' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.26ns)   --->   "%in_features_V_load = load i48* %in_features_V_addr, align 8" [../src/CNN_final.cpp:246]   --->   Operation 30 'load' 'in_features_V_load' <Predicate = (!tmp_13)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str333, i32 %tmp_19)" [../src/CNN_final.cpp:251]   --->   Operation 31 'specregionend' 'empty_43' <Predicate = (tmp_13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:242]   --->   Operation 32 'br' <Predicate = (tmp_13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 33 [1/2] (2.26ns)   --->   "%in_features_V_load = load i48* %in_features_V_addr, align 8" [../src/CNN_final.cpp:246]   --->   Operation 33 'load' 'in_features_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:245]   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%activations_V_addr = getelementptr [784 x i48]* %activations_V, i64 0, i64 %tmp_31_cast" [../src/CNN_final.cpp:247]   --->   Operation 35 'getelementptr' 'activations_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.33ns)   --->   "%tmp_15 = icmp sgt i48 %in_features_V_load, 0" [../src/CNN_final.cpp:246]   --->   Operation 36 'icmp' 'tmp_15' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.49ns)   --->   "%in_features_V_load_s = select i1 %tmp_15, i48 %in_features_V_load, i48 0" [../src/CNN_final.cpp:246]   --->   Operation 37 'select' 'in_features_V_load_s' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.26ns)   --->   "store i48 %in_features_V_load_s, i48* %activations_V_addr, align 8" [../src/CNN_final.cpp:249]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br label %3" [../src/CNN_final.cpp:244]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_features_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activations_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6           (br               ) [ 011111]
j                    (phi              ) [ 001000]
tmp                  (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
j_3                  (add              ) [ 011111]
StgValue_11          (br               ) [ 000000]
StgValue_12          (specloopname     ) [ 000000]
tmp_19               (specregionbegin  ) [ 000111]
tmp_s                (bitconcatenate   ) [ 000000]
p_shl_cast           (zext             ) [ 000000]
tmp_26               (bitconcatenate   ) [ 000000]
p_shl1_cast          (zext             ) [ 000000]
tmp_27               (sub              ) [ 000111]
StgValue_19          (br               ) [ 001111]
StgValue_20          (ret              ) [ 000000]
k                    (phi              ) [ 000100]
tmp_13               (icmp             ) [ 001111]
empty_42             (speclooptripcount) [ 000000]
k_1                  (add              ) [ 001111]
StgValue_25          (br               ) [ 000000]
tmp_14_cast          (zext             ) [ 000000]
tmp_28               (add              ) [ 000000]
tmp_31_cast          (sext             ) [ 000011]
in_features_V_addr   (getelementptr    ) [ 000010]
empty_43             (specregionend    ) [ 000000]
StgValue_32          (br               ) [ 011111]
in_features_V_load   (load             ) [ 000001]
StgValue_34          (specloopname     ) [ 000000]
activations_V_addr   (getelementptr    ) [ 000000]
tmp_15               (icmp             ) [ 000000]
in_features_V_load_s (select           ) [ 000000]
StgValue_38          (store            ) [ 000000]
StgValue_39          (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_features_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_features_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="activations_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str434"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="in_features_V_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="48" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="11" slack="0"/>
<pin id="38" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_features_V_addr/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="10" slack="0"/>
<pin id="43" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_features_V_load/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="activations_V_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="48" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="11" slack="2"/>
<pin id="51" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activations_V_addr/5 "/>
</bind>
</comp>

<comp id="54" class="1004" name="StgValue_38_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="10" slack="0"/>
<pin id="56" dir="0" index="1" bw="48" slack="0"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/5 "/>
</bind>
</comp>

<comp id="60" class="1005" name="j_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="1"/>
<pin id="62" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="j_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="k_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="1"/>
<pin id="73" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="k_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_shl_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_26_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_shl1_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_27_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_13_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="k_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_14_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_28_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="1"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_31_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_15_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="48" slack="1"/>
<pin id="152" dir="0" index="1" bw="48" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="in_features_V_load_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="48" slack="1"/>
<pin id="158" dir="0" index="2" bw="48" slack="0"/>
<pin id="159" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_features_V_load_s/5 "/>
</bind>
</comp>

<comp id="166" class="1005" name="j_3_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_27_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="1"/>
<pin id="173" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="179" class="1005" name="k_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_31_cast_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="2"/>
<pin id="186" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_31_cast "/>
</bind>
</comp>

<comp id="189" class="1005" name="in_features_V_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="1"/>
<pin id="191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_features_V_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="in_features_V_load_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="48" slack="1"/>
<pin id="196" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="in_features_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="26" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="26" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="64" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="64" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="64" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="64" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="102" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="75" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="75" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="75" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="140" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="54" pin=1"/></net>

<net id="169"><net_src comp="88" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="174"><net_src comp="118" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="182"><net_src comp="130" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="187"><net_src comp="145" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="192"><net_src comp="34" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="197"><net_src comp="41" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="155" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activations_V | {5 }
 - Input state : 
	Port: relu : in_features_V | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		j_3 : 1
		StgValue_11 : 2
		tmp_s : 1
		p_shl_cast : 2
		tmp_26 : 1
		p_shl1_cast : 2
		tmp_27 : 3
	State 3
		tmp_13 : 1
		k_1 : 1
		StgValue_25 : 2
		tmp_14_cast : 1
		tmp_28 : 2
		tmp_31_cast : 3
		in_features_V_addr : 4
		in_features_V_load : 5
	State 4
	State 5
		in_features_V_load_s : 1
		StgValue_38 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          j_3_fu_88          |    0    |    15   |
|    add   |          k_1_fu_130         |    0    |    15   |
|          |        tmp_28_fu_140        |    0    |    18   |
|----------|-----------------------------|---------|---------|
|  select  | in_features_V_load_s_fu_155 |    0    |    48   |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_82          |    0    |    11   |
|   icmp   |        tmp_13_fu_124        |    0    |    11   |
|          |        tmp_15_fu_150        |    0    |    24   |
|----------|-----------------------------|---------|---------|
|    sub   |        tmp_27_fu_118        |    0    |    17   |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_94         |    0    |    0    |
|          |        tmp_26_fu_106        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_shl_cast_fu_102      |    0    |    0    |
|   zext   |      p_shl1_cast_fu_114     |    0    |    0    |
|          |      tmp_14_cast_fu_136     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      tmp_31_cast_fu_145     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   159   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|in_features_V_addr_reg_189|   10   |
|in_features_V_load_reg_194|   48   |
|        j_3_reg_166       |    5   |
|         j_reg_60         |    5   |
|        k_1_reg_179       |    5   |
|         k_reg_71         |    5   |
|      tmp_27_reg_171      |   11   |
|    tmp_31_cast_reg_184   |   64   |
+--------------------------+--------+
|           Total          |   153  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.872  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   159  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   153  |   168  |
+-----------+--------+--------+--------+
