$date
	Sat Oct 22 23:30:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#88527
b1101 !
1"
#88530
b1101 &
b1101 %
1$
#88531
0"
#88534
b101000 &
b101000 %
#88538
b10100 &
b10100 %
#88542
b1010 &
b1010 %
#88546
b101 &
b101 %
#88550
b10000 &
b10000 %
#88554
b1000 &
b1000 %
#88558
b100 &
b100 %
#88562
b10 &
b10 %
#88566
b1 &
1#
b1 %
#88570
b0 &
b0 %
0#
0$
#1117516
b1111 !
1"
#1117518
b1111 &
b1111 %
1$
#1117519
0"
#1117522
b101110 &
b101110 %
#1117526
b10111 &
b10111 %
#1117530
b1000110 &
b1000110 %
#1117534
b100011 &
b100011 %
#1117538
b1101010 &
b1101010 %
#1117542
b110101 &
b110101 %
#1117546
b10100000 &
b10100000 %
#1117550
b1010000 &
b1010000 %
#1117554
b101000 &
b101000 %
#1117558
b10100 &
b10100 %
#1117562
b1010 &
b1010 %
#1117566
b101 &
b101 %
#1117570
b10000 &
b10000 %
#1117574
b1000 &
b1000 %
#1117578
b100 &
b100 %
#1117582
b10 &
b10 %
#1117586
b1 &
b1 %
1#
#1117590
b0 &
0#
b0 %
0$
#2127602
b1000 &
b1000 %
1$
b1000 !
1"
#2127603
0"
#2127606
b100 &
b100 %
#2127610
b10 &
b10 %
#2127614
b1 &
1#
b1 %
#2127618
b0 &
b0 %
0#
0$
#4500012
