<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3068" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3068{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3068{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3068{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3068{left:69px;bottom:803px;letter-spacing:0.13px;}
#t5_3068{left:151px;bottom:803px;letter-spacing:0.15px;}
#t6_3068{left:69px;bottom:779px;letter-spacing:-0.14px;word-spacing:-1px;}
#t7_3068{left:69px;bottom:762px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t8_3068{left:69px;bottom:746px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t9_3068{left:69px;bottom:721px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#ta_3068{left:69px;bottom:704px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#tb_3068{left:69px;bottom:688px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_3068{left:69px;bottom:663px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#td_3068{left:69px;bottom:605px;letter-spacing:0.12px;}
#te_3068{left:151px;bottom:605px;letter-spacing:0.15px;word-spacing:0.01px;}
#tf_3068{left:69px;bottom:581px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_3068{left:69px;bottom:564px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_3068{left:69px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3068{left:69px;bottom:530px;letter-spacing:-0.21px;word-spacing:-0.45px;}
#tj_3068{left:69px;bottom:506px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tk_3068{left:69px;bottom:489px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tl_3068{left:69px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_3068{left:69px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_3068{left:69px;bottom:431px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#to_3068{left:69px;bottom:414px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_3068{left:69px;bottom:397px;letter-spacing:-0.26px;word-spacing:-0.34px;}
#tq_3068{left:69px;bottom:373px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#tr_3068{left:69px;bottom:356px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_3068{left:69px;bottom:297px;letter-spacing:0.12px;}
#tt_3068{left:151px;bottom:297px;letter-spacing:0.14px;word-spacing:0.01px;}
#tu_3068{left:69px;bottom:274px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tv_3068{left:69px;bottom:257px;letter-spacing:-0.17px;word-spacing:-0.58px;}
#tw_3068{left:69px;bottom:240px;letter-spacing:-0.18px;word-spacing:-0.91px;}
#tx_3068{left:69px;bottom:223px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_3068{left:69px;bottom:206px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tz_3068{left:69px;bottom:182px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_3068{left:310px;bottom:852px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t11_3068{left:392px;bottom:852px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t12_3068{left:560px;bottom:1044px;}
#t13_3068{left:234px;bottom:1044px;letter-spacing:0.11px;}
#t14_3068{left:187px;bottom:1023px;letter-spacing:0.18px;}
#t15_3068{left:193px;bottom:1003px;letter-spacing:0.14px;}
#t16_3068{left:320px;bottom:1059px;letter-spacing:0.06px;word-spacing:0.06px;}
#t17_3068{left:262px;bottom:1024px;letter-spacing:0.1px;word-spacing:-0.22px;}
#t18_3068{left:469px;bottom:1023px;word-spacing:-0.05px;}
#t19_3068{left:466px;bottom:1044px;letter-spacing:0.11px;}
#t1a_3068{left:449px;bottom:1044px;letter-spacing:0.11px;}
#t1b_3068{left:262px;bottom:1002px;letter-spacing:0.1px;word-spacing:-0.22px;}
#t1c_3068{left:315px;bottom:944px;}
#t1d_3068{left:197px;bottom:933px;letter-spacing:-0.35px;}
#t1e_3068{left:191px;bottom:905px;letter-spacing:0.15px;}
#t1f_3068{left:231px;bottom:971px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1g_3068{left:253px;bottom:926px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1h_3068{left:229px;bottom:947px;letter-spacing:0.11px;}
#t1i_3068{left:253px;bottom:904px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1j_3068{left:346px;bottom:971px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1k_3068{left:371px;bottom:925px;letter-spacing:0.1px;word-spacing:-0.25px;}
#t1l_3068{left:575px;bottom:925px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1m_3068{left:667px;bottom:947px;letter-spacing:0.09px;}
#t1n_3068{left:251px;bottom:958px;letter-spacing:0.11px;}
#t1o_3068{left:371px;bottom:905px;letter-spacing:0.1px;word-spacing:-0.25px;}
#t1p_3068{left:575px;bottom:904px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1q_3068{left:177px;bottom:920px;letter-spacing:0.1px;}
#t1r_3068{left:470px;bottom:1003px;letter-spacing:0.01px;word-spacing:-0.06px;}

.s1_3068{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3068{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3068{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3068{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3068{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3068{font-size:12px;font-family:Arial_b5v;color:#000;}
.s7_3068{font-size:12px;font-family:Arial-Bold_b5w;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3068" type="text/css" >

@font-face {
	font-family: Arial-Bold_b5w;
	src: url("fonts/Arial-Bold_b5w.woff") format("woff");
}

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3068Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3068" style="-webkit-user-select: none;"><object width="935" height="1210" data="3068/3068.svg" type="image/svg+xml" id="pdf3068" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3068" class="t s1_3068">2-12 </span><span id="t2_3068" class="t s1_3068">Vol. 3A </span>
<span id="t3_3068" class="t s2_3068">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_3068" class="t s3_3068">2.4.1 </span><span id="t5_3068" class="t s3_3068">Global Descriptor Table Register (GDTR) </span>
<span id="t6_3068" class="t s4_3068">The GDTR register holds the base address (32 bits in protected mode; 64 bits in IA-32e mode) and the 16-bit table </span>
<span id="t7_3068" class="t s4_3068">limit for the GDT. The base address specifies the linear address of byte 0 of the GDT; the table limit specifies the </span>
<span id="t8_3068" class="t s4_3068">number of bytes in the table. </span>
<span id="t9_3068" class="t s4_3068">The LGDT and SGDT instructions load and store the GDTR register, respectively. On power up or reset of the </span>
<span id="ta_3068" class="t s4_3068">processor, the base address is set to the default value of 0 and the limit is set to 0FFFFH. A new base address must </span>
<span id="tb_3068" class="t s4_3068">be loaded into the GDTR as part of the processor initialization process for protected-mode operation. </span>
<span id="tc_3068" class="t s4_3068">See also: Section 3.5.1, “Segment Descriptor Tables.” </span>
<span id="td_3068" class="t s3_3068">2.4.2 </span><span id="te_3068" class="t s3_3068">Local Descriptor Table Register (LDTR) </span>
<span id="tf_3068" class="t s4_3068">The LDTR register holds the 16-bit segment selector, base address (32 bits in protected mode; 64 bits in IA-32e </span>
<span id="tg_3068" class="t s4_3068">mode), segment limit, and descriptor attributes for the LDT. The base address specifies the linear address of byte </span>
<span id="th_3068" class="t s4_3068">0 of the LDT segment; the segment limit specifies the number of bytes in the segment. See also: Section 3.5.1, </span>
<span id="ti_3068" class="t s4_3068">“Segment Descriptor Tables.” </span>
<span id="tj_3068" class="t s4_3068">The LLDT and SLDT instructions load and store the segment selector part of the LDTR register, respectively. The </span>
<span id="tk_3068" class="t s4_3068">segment that contains the LDT must have a segment descriptor in the GDT. When the LLDT instruction loads a </span>
<span id="tl_3068" class="t s4_3068">segment selector in the LDTR: the base address, limit, and descriptor attributes from the LDT descriptor are auto- </span>
<span id="tm_3068" class="t s4_3068">matically loaded in the LDTR. </span>
<span id="tn_3068" class="t s4_3068">When a task switch occurs, the LDTR is automatically loaded with the segment selector and descriptor for the LDT </span>
<span id="to_3068" class="t s4_3068">for the new task. The contents of the LDTR are not automatically saved prior to writing the new LDT information </span>
<span id="tp_3068" class="t s4_3068">into the register. </span>
<span id="tq_3068" class="t s4_3068">On power up or reset of the processor, the segment selector and base address are set to the default value of 0 and </span>
<span id="tr_3068" class="t s4_3068">the limit is set to 0FFFFH. </span>
<span id="ts_3068" class="t s3_3068">2.4.3 </span><span id="tt_3068" class="t s3_3068">IDTR Interrupt Descriptor Table Register </span>
<span id="tu_3068" class="t s4_3068">The IDTR register holds the base address (32 bits in protected mode; 64 bits in IA-32e mode) and 16-bit table limit </span>
<span id="tv_3068" class="t s4_3068">for the IDT. The base address specifies the linear address of byte 0 of the IDT; the table limit specifies the number </span>
<span id="tw_3068" class="t s4_3068">of bytes in the table. The LIDT and SIDT instructions load and store the IDTR register, respectively. On power up or </span>
<span id="tx_3068" class="t s4_3068">reset of the processor, the base address is set to the default value of 0 and the limit is set to 0FFFFH. The base </span>
<span id="ty_3068" class="t s4_3068">address and limit in the register can then be changed as part of the processor initialization process. </span>
<span id="tz_3068" class="t s4_3068">See also: Section 6.10, “Interrupt Descriptor Table (IDT).” </span>
<span id="t10_3068" class="t s5_3068">Figure 2-6. </span><span id="t11_3068" class="t s5_3068">Memory Management Registers </span>
<span id="t12_3068" class="t s6_3068">0 </span><span id="t13_3068" class="t s6_3068">47(79) </span>
<span id="t14_3068" class="t s6_3068">GDTR </span>
<span id="t15_3068" class="t s6_3068">IDTR </span>
<span id="t16_3068" class="t s7_3068">System Table Registers </span>
<span id="t17_3068" class="t s6_3068">32(64)-bit Linear Base Address </span><span id="t18_3068" class="t s6_3068">16-Bit Table Limit </span>
<span id="t19_3068" class="t s6_3068">15 </span><span id="t1a_3068" class="t s6_3068">16 </span>
<span id="t1b_3068" class="t s6_3068">32(64)-bit Linear Base Address </span>
<span id="t1c_3068" class="t s6_3068">0 </span>
<span id="t1d_3068" class="t s6_3068">Task </span>
<span id="t1e_3068" class="t s6_3068">LDTR </span>
<span id="t1f_3068" class="t s7_3068">System Segment </span>
<span id="t1g_3068" class="t s6_3068">Seg. Sel. </span>
<span id="t1h_3068" class="t s6_3068">15 </span>
<span id="t1i_3068" class="t s6_3068">Seg. Sel. </span>
<span id="t1j_3068" class="t s7_3068">Segment Descriptor Registers (Automatically Loaded) </span>
<span id="t1k_3068" class="t s6_3068">32(64)-bit Linear Base Address </span><span id="t1l_3068" class="t s6_3068">Segment Limit </span>
<span id="t1m_3068" class="t s6_3068">Attributes </span>
<span id="t1n_3068" class="t s7_3068">Registers </span>
<span id="t1o_3068" class="t s6_3068">32(64)-bit Linear Base Address </span><span id="t1p_3068" class="t s6_3068">Segment Limit </span>
<span id="t1q_3068" class="t s6_3068">Register </span>
<span id="t1r_3068" class="t s6_3068">16-Bit Table Limit </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
