<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\TangPrimer25K_brushless\sample\cart\impl\gwsynthesis\tangnano25k_brushless.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\TangPrimer25K_brushless\sample\cart\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\git\TangPrimer25K_brushless\sample\cart\src\timing.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Sep 10 22:05:50 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>775</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>867</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>9</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controlCLK_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>n2002_15</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n2002_s8/F </td>
</tr>
<tr>
<td>4</td>
<td>n2005_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n2005_s8/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>147.860(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>100.000(MHz)</td>
<td>103.365(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n2002_15!</h4>
<h4>No timing paths to get frequency of n2005_13!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2002_15</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2002_15</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2005_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2005_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.326</td>
<td>dutyPara_2_s0/Q</td>
<td>HSCounter_4_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>9.373</td>
</tr>
<tr>
<td>2</td>
<td>0.326</td>
<td>dutyPara_2_s0/Q</td>
<td>HSCounter_5_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>9.373</td>
</tr>
<tr>
<td>3</td>
<td>0.326</td>
<td>dutyPara_2_s0/Q</td>
<td>HSCounter_7_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>9.373</td>
</tr>
<tr>
<td>4</td>
<td>0.326</td>
<td>dutyPara_2_s0/Q</td>
<td>HSCounter_8_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>9.373</td>
</tr>
<tr>
<td>5</td>
<td>0.516</td>
<td>dutyPara_2_s0/Q</td>
<td>HSCounter_9_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>9.180</td>
</tr>
<tr>
<td>6</td>
<td>0.516</td>
<td>dutyPara_2_s0/Q</td>
<td>HSCounter_3_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>9.180</td>
</tr>
<tr>
<td>7</td>
<td>0.717</td>
<td>dutyPara_2_s0/Q</td>
<td>HSCounter_6_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.016</td>
<td>8.988</td>
</tr>
<tr>
<td>8</td>
<td>0.798</td>
<td>dutyPara_2_s0/Q</td>
<td>drive_mode_2_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>8.874</td>
</tr>
<tr>
<td>9</td>
<td>0.798</td>
<td>dutyPara_2_s0/Q</td>
<td>drive_mode_1_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>8.874</td>
</tr>
<tr>
<td>10</td>
<td>0.798</td>
<td>dutyPara_2_s0/Q</td>
<td>drive_mode_0_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>8.874</td>
</tr>
<tr>
<td>11</td>
<td>0.912</td>
<td>dutyPara_2_s0/Q</td>
<td>HSCounter_2_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.019</td>
<td>8.795</td>
</tr>
<tr>
<td>12</td>
<td>0.928</td>
<td>dutyPara_2_s0/Q</td>
<td>n198_s0/CE[0]</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>8.628</td>
</tr>
<tr>
<td>13</td>
<td>0.995</td>
<td>dutyPara_2_s0/Q</td>
<td>oldHS_2_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>8.656</td>
</tr>
<tr>
<td>14</td>
<td>0.995</td>
<td>dutyPara_2_s0/Q</td>
<td>oldHS_1_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>8.656</td>
</tr>
<tr>
<td>15</td>
<td>0.995</td>
<td>dutyPara_2_s0/Q</td>
<td>oldHS_0_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>8.656</td>
</tr>
<tr>
<td>16</td>
<td>1.012</td>
<td>dutyPara_2_s0/Q</td>
<td>HSCounter_1_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>8.684</td>
</tr>
<tr>
<td>17</td>
<td>1.012</td>
<td>dutyPara_2_s0/Q</td>
<td>HSCounter_0_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>8.684</td>
</tr>
<tr>
<td>18</td>
<td>2.288</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_S_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2002_15:[F]</td>
<td>5.000</td>
<td>-0.236</td>
<td>2.850</td>
</tr>
<tr>
<td>19</td>
<td>2.335</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_R_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2002_15:[F]</td>
<td>5.000</td>
<td>-0.236</td>
<td>2.802</td>
</tr>
<tr>
<td>20</td>
<td>2.343</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_T_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2002_15:[F]</td>
<td>5.000</td>
<td>-0.236</td>
<td>2.795</td>
</tr>
<tr>
<td>21</td>
<td>3.611</td>
<td>rotateState_2_s1/Q</td>
<td>_LR_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2005_13:[F]</td>
<td>5.000</td>
<td>0.019</td>
<td>1.271</td>
</tr>
<tr>
<td>22</td>
<td>3.611</td>
<td>rotateState_2_s1/Q</td>
<td>_LT_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2005_13:[F]</td>
<td>5.000</td>
<td>0.019</td>
<td>1.271</td>
</tr>
<tr>
<td>23</td>
<td>3.611</td>
<td>rotateState_2_s1/Q</td>
<td>_LS_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2005_13:[F]</td>
<td>5.000</td>
<td>0.019</td>
<td>1.271</td>
</tr>
<tr>
<td>24</td>
<td>4.861</td>
<td>processCounter_0_s0/Q</td>
<td>CS_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>5.044</td>
</tr>
<tr>
<td>25</td>
<td>5.081</td>
<td>processCounter_0_s0/Q</td>
<td>CS_s2/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>4.515</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.077</td>
<td>engine_rev_8_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.471</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.065</td>
<td>engine_rev_1_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.465</td>
<td>0.448</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.065</td>
<td>engine_rev_0_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.465</td>
<td>0.448</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.036</td>
<td>engine_rev_9_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.471</td>
<td>0.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.032</td>
<td>engine_rev_10_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.467</td>
<td>0.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.032</td>
<td>engine_rev_6_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.467</td>
<td>0.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.031</td>
<td>vehicle_speed_5_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.467</td>
<td>0.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.004</td>
<td>engine_rev_7_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.459</td>
<td>0.515</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.004</td>
<td>vehicle_speed_3_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.434</td>
<td>0.490</td>
</tr>
<tr>
<td>10</td>
<td>0.021</td>
<td>engine_rev_4_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.471</td>
<td>0.540</td>
</tr>
<tr>
<td>11</td>
<td>0.039</td>
<td>vehicle_speed_4_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.457</td>
<td>0.544</td>
</tr>
<tr>
<td>12</td>
<td>0.054</td>
<td>engine_rev_3_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.471</td>
<td>0.585</td>
</tr>
<tr>
<td>13</td>
<td>0.054</td>
<td>engine_rev_5_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.471</td>
<td>0.585</td>
</tr>
<tr>
<td>14</td>
<td>0.068</td>
<td>vehicle_speed_6_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.446</td>
<td>0.573</td>
</tr>
<tr>
<td>15</td>
<td>0.072</td>
<td>vehicle_speed_8_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.446</td>
<td>0.565</td>
</tr>
<tr>
<td>16</td>
<td>0.073</td>
<td>engine_rev_2_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.471</td>
<td>0.592</td>
</tr>
<tr>
<td>17</td>
<td>0.081</td>
<td>engine_rev_11_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.463</td>
<td>0.592</td>
</tr>
<tr>
<td>18</td>
<td>0.085</td>
<td>vehicle_speed_0_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.459</td>
<td>0.592</td>
</tr>
<tr>
<td>19</td>
<td>0.131</td>
<td>vehicle_speed_7_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.446</td>
<td>0.636</td>
</tr>
<tr>
<td>20</td>
<td>0.133</td>
<td>vehicle_speed_1_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.453</td>
<td>0.634</td>
</tr>
<tr>
<td>21</td>
<td>0.157</td>
<td>vehicle_speed_2_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.434</td>
<td>0.639</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/Q</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_2_s6/Q</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_2_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6/Q</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/send_error_counter_5_s0/Q</td>
<td>can_controller_i/can_sender_i/send_error_counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.614</td>
<td>3.614</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>n198_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>n198_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.348</td>
<td>3.598</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>accel_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.348</td>
<td>3.598</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>HSCounter_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.348</td>
<td>3.598</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>forcedRotationCounter_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.348</td>
<td>3.598</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>forcedRotationCounter_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.348</td>
<td>3.598</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>forcedRotationCounter_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.348</td>
<td>3.598</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>forcedRotationCounter_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.349</td>
<td>3.599</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>HSCounter_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.349</td>
<td>3.599</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>isRotate_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>11.708</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][B]</td>
<td style=" font-weight:bold;">HSCounter_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.344</td>
<td>2.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][B]</td>
<td>HSCounter_4_s0/CLK</td>
</tr>
<tr>
<td>12.033</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[1][B]</td>
<td>HSCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 63.697%; route: 3.020, 32.222%; tC2Q: 0.382, 4.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>11.708</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td style=" font-weight:bold;">HSCounter_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.344</td>
<td>2.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td>HSCounter_5_s0/CLK</td>
</tr>
<tr>
<td>12.033</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[2][A]</td>
<td>HSCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 63.697%; route: 3.020, 32.222%; tC2Q: 0.382, 4.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>11.708</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td style=" font-weight:bold;">HSCounter_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.344</td>
<td>2.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>HSCounter_7_s0/CLK</td>
</tr>
<tr>
<td>12.033</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>HSCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 63.697%; route: 3.020, 32.222%; tC2Q: 0.382, 4.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>11.708</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td style=" font-weight:bold;">HSCounter_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.344</td>
<td>2.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>HSCounter_8_s0/CLK</td>
</tr>
<tr>
<td>12.033</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>HSCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 63.697%; route: 3.020, 32.222%; tC2Q: 0.382, 4.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>11.515</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[2][B]</td>
<td style=" font-weight:bold;">HSCounter_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.342</td>
<td>2.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[2][B]</td>
<td>HSCounter_9_s0/CLK</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C50[2][B]</td>
<td>HSCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 65.033%; route: 2.828, 30.800%; tC2Q: 0.382, 4.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.342, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>11.515</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" font-weight:bold;">HSCounter_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.342</td>
<td>2.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>HSCounter_3_s0/CLK</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>HSCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 65.033%; route: 2.828, 30.800%; tC2Q: 0.382, 4.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.342, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>11.323</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td style=" font-weight:bold;">HSCounter_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.351</td>
<td>2.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>HSCounter_6_s0/CLK</td>
</tr>
<tr>
<td>12.040</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>HSCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 66.426%; route: 2.635, 29.318%; tC2Q: 0.382, 4.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.351, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_mode_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>9.984</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td>n2450_s0/I2</td>
</tr>
<tr>
<td>10.481</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C49[3][B]</td>
<td style=" background: #97FFFF;">n2450_s0/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td style=" font-weight:bold;">drive_mode_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.318</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>drive_mode_2_s0/CLK</td>
</tr>
<tr>
<td>12.007</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>drive_mode_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.205, 69.926%; route: 2.286, 25.764%; tC2Q: 0.382, 4.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_mode_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>9.984</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td>n2450_s0/I2</td>
</tr>
<tr>
<td>10.481</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C49[3][B]</td>
<td style=" background: #97FFFF;">n2450_s0/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" font-weight:bold;">drive_mode_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.318</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td>drive_mode_1_s0/CLK</td>
</tr>
<tr>
<td>12.007</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C49[2][B]</td>
<td>drive_mode_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.205, 69.926%; route: 2.286, 25.764%; tC2Q: 0.382, 4.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_mode_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>9.984</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td>n2450_s0/I2</td>
</tr>
<tr>
<td>10.481</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C49[3][B]</td>
<td style=" background: #97FFFF;">n2450_s0/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" font-weight:bold;">drive_mode_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.318</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td>drive_mode_0_s0/CLK</td>
</tr>
<tr>
<td>12.007</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C49[2][A]</td>
<td>drive_mode_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.205, 69.926%; route: 2.286, 25.764%; tC2Q: 0.382, 4.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>11.130</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td style=" font-weight:bold;">HSCounter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.354</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>HSCounter_2_s0/CLK</td>
</tr>
<tr>
<td>12.043</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>HSCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 67.880%; route: 2.443, 27.771%; tC2Q: 0.382, 4.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.354, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n198_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>10.963</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[16][A]</td>
<td style=" font-weight:bold;">n198_s0/CE[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[16][A]</td>
<td>n198_s0/CLK[0]</td>
</tr>
<tr>
<td>11.890</td>
<td>-0.424</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[16][A]</td>
<td>n198_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 69.198%; route: 2.275, 26.369%; tC2Q: 0.382, 4.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>oldHS_2_s3/I3</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">oldHS_2_s3/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][A]</td>
<td style=" font-weight:bold;">oldHS_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.298</td>
<td>2.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][A]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>11.986</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C47[2][A]</td>
<td>oldHS_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 68.968%; route: 2.304, 26.614%; tC2Q: 0.382, 4.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.298, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>oldHS_2_s3/I3</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">oldHS_2_s3/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[3][A]</td>
<td style=" font-weight:bold;">oldHS_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.298</td>
<td>2.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[3][A]</td>
<td>oldHS_1_s0/CLK</td>
</tr>
<tr>
<td>11.986</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C47[3][A]</td>
<td>oldHS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 68.968%; route: 2.304, 26.614%; tC2Q: 0.382, 4.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.298, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>oldHS_2_s3/I3</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">oldHS_2_s3/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td style=" font-weight:bold;">oldHS_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.298</td>
<td>2.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>oldHS_0_s0/CLK</td>
</tr>
<tr>
<td>11.986</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>oldHS_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 68.968%; route: 2.304, 26.614%; tC2Q: 0.382, 4.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.298, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>11.019</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" font-weight:bold;">HSCounter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.342</td>
<td>2.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>HSCounter_1_s0/CLK</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>HSCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 68.749%; route: 2.331, 26.846%; tC2Q: 0.382, 4.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.342, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[16][B]</td>
<td>n212_s1/A[0]</td>
</tr>
<tr>
<td>7.278</td>
<td>4.199</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[16][B]</td>
<td style=" background: #97FFFF;">n212_s1/DOUT[0]</td>
</tr>
<tr>
<td>7.641</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td>n2450_s5/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">n2450_s5/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td>n2450_s6/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[3][B]</td>
<td style=" background: #97FFFF;">n2450_s6/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td>n2450_s3/I0</td>
</tr>
<tr>
<td>9.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">n2450_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>n2426_s1/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">n2426_s1/F</td>
</tr>
<tr>
<td>11.019</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" font-weight:bold;">HSCounter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.342</td>
<td>2.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>HSCounter_0_s0/CLK</td>
</tr>
<tr>
<td>12.031</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>HSCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 68.749%; route: 2.331, 26.846%; tC2Q: 0.382, 4.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.342, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2002_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C50[2][A]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>3.049</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>n1991_s7/I1</td>
</tr>
<tr>
<td>3.510</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td style=" background: #97FFFF;">n1991_s7/F</td>
</tr>
<tr>
<td>5.159</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">HIN_S_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2002_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R16C50[3][B]</td>
<td>n2002_s8/F</td>
</tr>
<tr>
<td>7.545</td>
<td>2.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2/G</td>
</tr>
<tr>
<td>7.510</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td>7.446</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 16.184%; route: 2.006, 70.395%; tC2Q: 0.382, 13.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.545, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2002_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C50[2][A]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>3.049</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td>n1989_s8/I0</td>
</tr>
<tr>
<td>3.510</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td style=" background: #97FFFF;">n1989_s8/F</td>
</tr>
<tr>
<td>5.111</td>
<td>1.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">HIN_R_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2002_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R16C50[3][B]</td>
<td>n2002_s8/F</td>
</tr>
<tr>
<td>7.545</td>
<td>2.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2/G</td>
</tr>
<tr>
<td>7.510</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td>7.446</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 16.459%; route: 1.959, 69.893%; tC2Q: 0.382, 13.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.545, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2002_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C50[2][A]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>3.049</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>n1993_s7/I0</td>
</tr>
<tr>
<td>3.510</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td style=" background: #97FFFF;">n1993_s7/F</td>
</tr>
<tr>
<td>5.104</td>
<td>1.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">HIN_T_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2002_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R16C50[3][B]</td>
<td>n2002_s8/F</td>
</tr>
<tr>
<td>7.545</td>
<td>2.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2/G</td>
</tr>
<tr>
<td>7.510</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td>7.446</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 16.503%; route: 1.951, 69.812%; tC2Q: 0.382, 13.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.545, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2005_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.701</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>3.063</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[1][A]</td>
<td>n1990_s8/I2</td>
</tr>
<tr>
<td>3.589</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C51[1][A]</td>
<td style=" background: #97FFFF;">n1990_s8/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[1][A]</td>
<td style=" font-weight:bold;">_LR_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2005_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R16C50[0][A]</td>
<td>n2005_s8/F</td>
</tr>
<tr>
<td>7.299</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C51[1][A]</td>
<td>_LR_s0/G</td>
</tr>
<tr>
<td>7.264</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LR_s0</td>
</tr>
<tr>
<td>7.201</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C51[1][A]</td>
<td>_LR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 41.396%; route: 0.362, 28.515%; tC2Q: 0.382, 30.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.299, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2005_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.701</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>3.063</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>n1994_s8/I2</td>
</tr>
<tr>
<td>3.589</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">n1994_s8/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td style=" font-weight:bold;">_LT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2005_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R16C50[0][A]</td>
<td>n2005_s8/F</td>
</tr>
<tr>
<td>7.299</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>_LT_s0/G</td>
</tr>
<tr>
<td>7.264</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LT_s0</td>
</tr>
<tr>
<td>7.201</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>_LT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 41.396%; route: 0.362, 28.515%; tC2Q: 0.382, 30.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.299, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2005_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.701</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>3.063</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>n1992_s8/I2</td>
</tr>
<tr>
<td>3.589</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td style=" background: #97FFFF;">n1992_s8/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td style=" font-weight:bold;">_LS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2005_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R16C50[0][A]</td>
<td>n2005_s8/F</td>
</tr>
<tr>
<td>7.299</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>_LS_s0/G</td>
</tr>
<tr>
<td>7.264</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LS_s0</td>
</tr>
<tr>
<td>7.201</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>_LS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 41.396%; route: 0.362, 28.515%; tC2Q: 0.382, 30.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.299, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.346</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.729</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R24C49[2][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[3][A]</td>
<td>n4194_s1/I0</td>
</tr>
<tr>
<td>3.751</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C50[3][A]</td>
<td style=" background: #97FFFF;">n4194_s1/F</td>
</tr>
<tr>
<td>4.111</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[3][A]</td>
<td>n4194_s0/I2</td>
</tr>
<tr>
<td>4.609</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C49[3][A]</td>
<td style=" background: #97FFFF;">n4194_s0/F</td>
</tr>
<tr>
<td>4.769</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td>n1682_s1/I3</td>
</tr>
<tr>
<td>5.295</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n1682_s1/F</td>
</tr>
<tr>
<td>7.390</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">CS_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>12.251</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.346, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.289, 25.551%; route: 3.372, 66.865%; tC2Q: 0.382, 7.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.346</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.729</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R24C49[2][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[3][A]</td>
<td>n4194_s1/I0</td>
</tr>
<tr>
<td>3.751</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C50[3][A]</td>
<td style=" background: #97FFFF;">n4194_s1/F</td>
</tr>
<tr>
<td>4.111</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[3][A]</td>
<td>n4194_s0/I2</td>
</tr>
<tr>
<td>4.609</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C49[3][A]</td>
<td style=" background: #97FFFF;">n4194_s0/F</td>
</tr>
<tr>
<td>6.861</td>
<td>2.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">CS_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>11.942</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.346, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.762, 16.888%; route: 3.370, 74.640%; tC2Q: 0.382, 8.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td>engine_rev_8_s0/CLK</td>
</tr>
<tr>
<td>21.053</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td style=" font-weight:bold;">engine_rev_8_s0/Q</td>
</tr>
<tr>
<td>21.365</td>
<td>0.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_42_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0/CLK</td>
</tr>
<tr>
<td>21.417</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
<tr>
<td>21.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 68.943%; tC2Q: 0.141, 31.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td>engine_rev_1_s0/CLK</td>
</tr>
<tr>
<td>21.059</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td style=" font-weight:bold;">engine_rev_1_s0/Q</td>
</tr>
<tr>
<td>21.364</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0/CLK</td>
</tr>
<tr>
<td>21.415</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
<tr>
<td>21.428</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.916, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 67.857%; tC2Q: 0.144, 32.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>engine_rev_0_s0/CLK</td>
</tr>
<tr>
<td>21.059</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td style=" font-weight:bold;">engine_rev_0_s0/Q</td>
</tr>
<tr>
<td>21.364</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0/CLK</td>
</tr>
<tr>
<td>21.415</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
<tr>
<td>21.428</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.916, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 67.857%; tC2Q: 0.144, 32.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[2][B]</td>
<td>engine_rev_9_s0/CLK</td>
</tr>
<tr>
<td>21.053</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C48[2][B]</td>
<td style=" font-weight:bold;">engine_rev_9_s0/Q</td>
</tr>
<tr>
<td>21.406</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_43_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0/CLK</td>
</tr>
<tr>
<td>21.417</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
<tr>
<td>21.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 71.515%; tC2Q: 0.141, 28.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[2][A]</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
<tr>
<td>21.053</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C48[2][A]</td>
<td style=" font-weight:bold;">engine_rev_10_s0/Q</td>
</tr>
<tr>
<td>21.406</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 71.515%; tC2Q: 0.141, 28.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>engine_rev_6_s0/CLK</td>
</tr>
<tr>
<td>21.057</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td style=" font-weight:bold;">engine_rev_6_s0/Q</td>
</tr>
<tr>
<td>21.410</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0/CLK</td>
</tr>
<tr>
<td>21.417</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
<tr>
<td>21.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.916, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 71.515%; tC2Q: 0.141, 28.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.907</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>vehicle_speed_5_s0/CLK</td>
</tr>
<tr>
<td>21.051</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td style=" font-weight:bold;">vehicle_speed_5_s0/Q</td>
</tr>
<tr>
<td>21.392</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0/CLK</td>
</tr>
<tr>
<td>21.410</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
<tr>
<td>21.423</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.340, 70.248%; tC2Q: 0.144, 29.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>engine_rev_7_s0/CLK</td>
</tr>
<tr>
<td>21.053</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">engine_rev_7_s0/Q</td>
</tr>
<tr>
<td>21.427</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0/CLK</td>
</tr>
<tr>
<td>21.406</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
<tr>
<td>21.431</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 72.621%; tC2Q: 0.141, 27.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.931</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>vehicle_speed_3_s0/CLK</td>
</tr>
<tr>
<td>21.072</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" font-weight:bold;">vehicle_speed_3_s0/Q</td>
</tr>
<tr>
<td>21.421</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_58_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0/CLK</td>
</tr>
<tr>
<td>21.399</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
<tr>
<td>21.424</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 71.224%; tC2Q: 0.141, 28.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][B]</td>
<td>engine_rev_4_s0/CLK</td>
</tr>
<tr>
<td>21.056</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][B]</td>
<td style=" font-weight:bold;">engine_rev_4_s0/Q</td>
</tr>
<tr>
<td>21.451</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0/CLK</td>
</tr>
<tr>
<td>21.417</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
<tr>
<td>21.431</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[3][A]</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 73.333%; tC2Q: 0.144, 26.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.907</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>vehicle_speed_4_s0/CLK</td>
</tr>
<tr>
<td>21.051</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td style=" font-weight:bold;">vehicle_speed_4_s0/Q</td>
</tr>
<tr>
<td>21.451</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0/CLK</td>
</tr>
<tr>
<td>21.399</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
<tr>
<td>21.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.457</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 73.529%; tC2Q: 0.144, 26.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[1][A]</td>
<td>engine_rev_3_s0/CLK</td>
</tr>
<tr>
<td>21.053</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C50[1][A]</td>
<td style=" font-weight:bold;">engine_rev_3_s0/Q</td>
</tr>
<tr>
<td>21.497</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_37_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0/CLK</td>
</tr>
<tr>
<td>21.417</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
<tr>
<td>21.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.444, 75.897%; tC2Q: 0.141, 24.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>engine_rev_5_s0/CLK</td>
</tr>
<tr>
<td>21.053</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td style=" font-weight:bold;">engine_rev_5_s0/Q</td>
</tr>
<tr>
<td>21.497</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0/CLK</td>
</tr>
<tr>
<td>21.417</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
<tr>
<td>21.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.444, 75.897%; tC2Q: 0.141, 24.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.931</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>vehicle_speed_6_s0/CLK</td>
</tr>
<tr>
<td>21.072</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td style=" font-weight:bold;">vehicle_speed_6_s0/Q</td>
</tr>
<tr>
<td>21.504</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0/CLK</td>
</tr>
<tr>
<td>21.411</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
<tr>
<td>21.436</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 75.393%; tC2Q: 0.141, 24.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.931</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>vehicle_speed_8_s0/CLK</td>
</tr>
<tr>
<td>21.075</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">vehicle_speed_8_s0/Q</td>
</tr>
<tr>
<td>21.496</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_63_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0/CLK</td>
</tr>
<tr>
<td>21.411</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
<tr>
<td>21.424</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 74.513%; tC2Q: 0.144, 25.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[1][B]</td>
<td>engine_rev_2_s0/CLK</td>
</tr>
<tr>
<td>21.056</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C50[1][B]</td>
<td style=" font-weight:bold;">engine_rev_2_s0/Q</td>
</tr>
<tr>
<td>21.503</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0/CLK</td>
</tr>
<tr>
<td>21.417</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
<tr>
<td>21.431</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.448, 75.676%; tC2Q: 0.144, 24.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>engine_rev_11_s0/CLK</td>
</tr>
<tr>
<td>21.059</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">engine_rev_11_s0/Q</td>
</tr>
<tr>
<td>21.507</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
<tr>
<td>21.427</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.916, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.448, 75.676%; tC2Q: 0.144, 24.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.917</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>vehicle_speed_0_s0/CLK</td>
</tr>
<tr>
<td>21.061</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">vehicle_speed_0_s0/Q</td>
</tr>
<tr>
<td>21.509</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0/CLK</td>
</tr>
<tr>
<td>21.411</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
<tr>
<td>21.424</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.448, 75.676%; tC2Q: 0.144, 24.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.931</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td>vehicle_speed_7_s0/CLK</td>
</tr>
<tr>
<td>21.072</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">vehicle_speed_7_s0/Q</td>
</tr>
<tr>
<td>21.567</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0/CLK</td>
</tr>
<tr>
<td>21.411</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
<tr>
<td>21.436</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 77.830%; tC2Q: 0.141, 22.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>vehicle_speed_1_s0/CLK</td>
</tr>
<tr>
<td>21.056</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td style=" font-weight:bold;">vehicle_speed_1_s0/Q</td>
</tr>
<tr>
<td>21.545</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0/CLK</td>
</tr>
<tr>
<td>21.399</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
<tr>
<td>21.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.490, 77.287%; tC2Q: 0.144, 22.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R14C49[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.931</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>vehicle_speed_2_s0/CLK</td>
</tr>
<tr>
<td>21.075</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">vehicle_speed_2_s0/Q</td>
</tr>
<tr>
<td>21.570</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0/CLK</td>
</tr>
<tr>
<td>21.399</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
<tr>
<td>21.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 77.465%; tC2Q: 0.144, 22.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n101_s3/I3</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n101_s3/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_2_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_2_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_2_s6/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_2_s6/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_2_s10/I3</td>
</tr>
<tr>
<td>1.674</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_frame_counter_2_s10/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_2_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_2_s6/CLK</td>
</tr>
<tr>
<td>1.399</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_2_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R20C42[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_counter_0_s6/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s12/I3</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_counter_0_s12/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_counter_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_5_s0/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>can_controller_i/can_sender_i/n1284_s0/I3</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n1284_s0/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.614</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n198_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>n198_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.928</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>n198_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n198_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>2.287</td>
<td>tNET</td>
<td>FF</td>
<td>n198_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.914</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>n198_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.598</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>accel_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.356</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>accel_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.954</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>accel_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.598</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HSCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>HSCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.952</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>HSCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.598</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>forcedRotationCounter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>forcedRotationCounter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.952</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>forcedRotationCounter_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.598</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>forcedRotationCounter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>forcedRotationCounter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.952</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>forcedRotationCounter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.598</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>forcedRotationCounter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>forcedRotationCounter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.952</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>forcedRotationCounter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.598</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>forcedRotationCounter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>forcedRotationCounter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.952</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>forcedRotationCounter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.599</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HSCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.351</td>
<td>2.351</td>
<td>tNET</td>
<td>RR</td>
<td>HSCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.950</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>HSCounter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.599</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>isRotate_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.349</td>
<td>2.349</td>
<td>tNET</td>
<td>RR</td>
<td>isRotate_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.948</td>
<td>0.948</td>
<td>tNET</td>
<td>FF</td>
<td>isRotate_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>179</td>
<td>clk_d</td>
<td>13.237</td>
<td>1.985</td>
</tr>
<tr>
<td>97</td>
<td>AD_CLK_d</td>
<td>0.326</td>
<td>2.460</td>
</tr>
<tr>
<td>39</td>
<td>n576_4</td>
<td>13.237</td>
<td>1.077</td>
</tr>
<tr>
<td>32</td>
<td>send_frame_counter[0]</td>
<td>14.284</td>
<td>0.995</td>
</tr>
<tr>
<td>32</td>
<td>n165_7</td>
<td>5.742</td>
<td>1.094</td>
</tr>
<tr>
<td>32</td>
<td>id_reg_0_15</td>
<td>14.591</td>
<td>0.905</td>
</tr>
<tr>
<td>29</td>
<td>tseg2_cycle_decrement_4_7</td>
<td>15.586</td>
<td>0.932</td>
</tr>
<tr>
<td>28</td>
<td>send_frame_counter[1]</td>
<td>14.863</td>
<td>1.039</td>
</tr>
<tr>
<td>22</td>
<td>crc_counter[0]</td>
<td>14.818</td>
<td>1.090</td>
</tr>
<tr>
<td>19</td>
<td>n2116_3</td>
<td>5.450</td>
<td>1.072</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C44</td>
<td>45.83%</td>
</tr>
<tr>
<td>R17C44</td>
<td>44.44%</td>
</tr>
<tr>
<td>R16C43</td>
<td>43.06%</td>
</tr>
<tr>
<td>R16C41</td>
<td>38.89%</td>
</tr>
<tr>
<td>R22C45</td>
<td>38.89%</td>
</tr>
<tr>
<td>R20C41</td>
<td>38.89%</td>
</tr>
<tr>
<td>R17C41</td>
<td>37.50%</td>
</tr>
<tr>
<td>R22C49</td>
<td>37.50%</td>
</tr>
<tr>
<td>R18C41</td>
<td>37.50%</td>
</tr>
<tr>
<td>R20C42</td>
<td>37.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
