#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c635f56620 .scope module, "ADD_7_bit" "ADD_7_bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "sum";
    .port_info 3 /OUTPUT 1 "carry";
o000001c635fa6f48 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001c635f56d00_0 .net "a", 6 0, o000001c635fa6f48;  0 drivers
o000001c635fa6f78 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001c635f567b0_0 .net "b", 6 0, o000001c635fa6f78;  0 drivers
v000001c635f56850_0 .var "carry", 0 0;
v000001c635f568f0_0 .var "sum", 6 0;
E_000001c635fa4b40 .event anyedge, v000001c635f56d00_0, v000001c635f567b0_0;
    .scope S_000001c635f56620;
T_0 ;
    %wait E_000001c635fa4b40;
    %load/vec4 v000001c635f56d00_0;
    %pad/u 8;
    %load/vec4 v000001c635f567b0_0;
    %pad/u 8;
    %add;
    %split/vec4 7;
    %store/vec4 v000001c635f568f0_0, 0, 7;
    %store/vec4 v000001c635f56850_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "add_7_bit.v";
