<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623823732389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623823732390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 09:08:52 2021 " "Processing started: Wed Jun 16 09:08:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623823732390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823732390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal " "Command: quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823732390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623823732993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonManager " "Found entity 1: ButtonManager" {  } { { "ButtonManager.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder8x3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder8x3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder8x3 " "Found entity 1: encoder8x3" {  } { { "encoder8x3.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/encoder8x3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder16x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder16x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder16x4 " "Found entity 1: Encoder16x4" {  } { { "Encoder16x4.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeController " "Found entity 1: BarcodeController" {  } { { "BarcodeController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_0002 " "Found entity 1: VGA_PLL_0002" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saleterminal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file saleterminal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SaleTerminal " "Found entity 1: SaleTerminal" {  } { { "SaleTerminal.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment7 " "Found entity 1: Segment7" {  } { { "Segment7.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Segment7.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom.v 1 1 " "Found 1 design units, including 1 entities, in source file imagerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "ImageROM.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_HS HVSync_Generator.v(32) " "Verilog HDL Declaration information at HVSync_Generator.v(32): object \"VGA_HS\" differs only in case from object \"vga_HS\" in the same scope" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623823742247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_VS HVSync_Generator.v(33) " "Verilog HDL Declaration information at HVSync_Generator.v(33): object \"VGA_VS\" differs only in case from object \"vga_VS\" in the same scope" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623823742247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 HVSync_Generator " "Found entity 1: HVSync_Generator" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodeshiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodeshiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeShiftRegister " "Found entity 1: BarcodeShiftRegister" {  } { { "BarcodeShiftRegister.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagelocator.v 1 1 " "Found 1 design units, including 1 entities, in source file imagelocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageLocator " "Found entity 1: ImageLocator" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttondebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file buttondebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonDebouncer " "Found entity 1: ButtonDebouncer" {  } { { "ButtonDebouncer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonDebouncer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonlevelpulseconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonlevelpulseconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonLevelPulseConverter " "Found entity 1: ButtonLevelPulseConverter" {  } { { "ButtonLevelPulseConverter.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonLevelPulseConverter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttoncontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file buttoncontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonController " "Found entity 1: ButtonController" {  } { { "ButtonController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchdebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file switchdebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchDebouncer " "Found entity 1: SwitchDebouncer" {  } { { "SwitchDebouncer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcode2productid.v 1 1 " "Found 1 design units, including 1 entities, in source file barcode2productid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Barcode2ProductID " "Found entity 1: Barcode2ProductID" {  } { { "Barcode2ProductID.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Barcode2ProductID.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Direction2ProductID.v(28) " "Verilog HDL information at Direction2ProductID.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "Direction2ProductID.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623823742259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direction2productid.v 1 1 " "Found 1 design units, including 1 entities, in source file direction2productid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Direction2ProductID " "Found entity 1: Direction2ProductID" {  } { { "Direction2ProductID.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742259 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "StateMachine.v(162) " "Verilog HDL information at StateMachine.v(162): always construct contains both blocking and non-blocking assignments" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 162 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623823742261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623823742261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823742261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StateMachine " "Elaborating entity \"StateMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623823742327 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "StateMachine.v(208) " "Verilog HDL Case Statement information at StateMachine.v(208): all case item expressions in this case statement are onehot" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1623823742329 "|StateMachine"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "StateMachine.v(265) " "Verilog HDL Case Statement information at StateMachine.v(265): all case item expressions in this case statement are onehot" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 265 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1623823742330 "|StateMachine"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "StateMachine.v(288) " "Verilog HDL Case Statement information at StateMachine.v(288): all case item expressions in this case statement are onehot" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 288 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1623823742330 "|StateMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonLevelPulseConverter ButtonLevelPulseConverter:BarcodeControllerResetPulseGenerator_inst0 " "Elaborating entity \"ButtonLevelPulseConverter\" for hierarchy \"ButtonLevelPulseConverter:BarcodeControllerResetPulseGenerator_inst0\"" {  } { { "StateMachine.v" "BarcodeControllerResetPulseGenerator_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623823742462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barcode2ProductID Barcode2ProductID:Barcode2ProductID_inst0 " "Elaborating entity \"Barcode2ProductID\" for hierarchy \"Barcode2ProductID:Barcode2ProductID_inst0\"" {  } { { "StateMachine.v" "Barcode2ProductID_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623823742463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Direction2ProductID Direction2ProductID:Direction2ProductID_inst0 " "Elaborating entity \"Direction2ProductID\" for hierarchy \"Direction2ProductID:Direction2ProductID_inst0\"" {  } { { "StateMachine.v" "Direction2ProductID_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623823742466 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623823742925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623823743055 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623823743251 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_PLL 16 " "Ignored 16 assignments for entity \"VGA_PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623823743260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623823743260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623823743260 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1623823743260 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_PLL_0002 317 " "Ignored 317 assignments for entity \"VGA_PLL_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1623823743260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg " "Generated suppressed messages file D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823743293 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623823743448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623823743448 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMD_Reg\[1\] " "No output dependent on input pin \"CMD_Reg\[1\]\"" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623823743484 "|StateMachine|CMD_Reg[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMD_Reg\[2\] " "No output dependent on input pin \"CMD_Reg\[2\]\"" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623823743484 "|StateMachine|CMD_Reg[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMD_Reg\[3\] " "No output dependent on input pin \"CMD_Reg\[3\]\"" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623823743484 "|StateMachine|CMD_Reg[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623823743484 "|StateMachine|RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623823743484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623823743485 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623823743485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623823743485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623823743485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623823743500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 09:09:03 2021 " "Processing ended: Wed Jun 16 09:09:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623823743500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623823743500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623823743500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623823743500 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623604954943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623604954944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 13 20:22:34 2021 " "Processing started: Sun Jun 13 20:22:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623604954944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604954944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal " "Command: quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604954944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623604955635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonManager " "Found entity 1: ButtonManager" {  } { { "ButtonManager.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ButtonManager.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder8x3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder8x3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder8x3 " "Found entity 1: encoder8x3" {  } { { "encoder8x3.bdf" "" { Schematic "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/encoder8x3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder16x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder16x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder16x4 " "Found entity 1: Encoder16x4" {  } { { "Encoder16x4.bdf" "" { Schematic "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/Encoder16x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeController " "Found entity 1: BarcodeController" {  } { { "BarcodeController.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/BarcodeController.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_0002 " "Found entity 1: VGA_PLL_0002" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saleterminal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file saleterminal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SaleTerminal " "Found entity 1: SaleTerminal" {  } { { "SaleTerminal.bdf" "" { Schematic "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/SaleTerminal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment7 " "Found entity 1: Segment7" {  } { { "Segment7.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/Segment7.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom.v 1 1 " "Found 1 design units, including 1 entities, in source file imagerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "ImageROM.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_HS HVSync_Generator.v(32) " "Verilog HDL Declaration information at HVSync_Generator.v(32): object \"VGA_HS\" differs only in case from object \"vga_HS\" in the same scope" {  } { { "HVSync_Generator.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/HVSync_Generator.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623604966959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_VS HVSync_Generator.v(33) " "Verilog HDL Declaration information at HVSync_Generator.v(33): object \"VGA_VS\" differs only in case from object \"vga_VS\" in the same scope" {  } { { "HVSync_Generator.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/HVSync_Generator.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623604966960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 HVSync_Generator " "Found entity 1: HVSync_Generator" {  } { { "HVSync_Generator.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/HVSync_Generator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodeshiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodeshiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeShiftRegister " "Found entity 1: BarcodeShiftRegister" {  } { { "BarcodeShiftRegister.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/BarcodeShiftRegister.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagelocator.v 1 1 " "Found 1 design units, including 1 entities, in source file imagelocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageLocator " "Found entity 1: ImageLocator" {  } { { "ImageLocator.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageLocator.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttondebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file buttondebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonDebouncer " "Found entity 1: ButtonDebouncer" {  } { { "ButtonDebouncer.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ButtonDebouncer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonlevelpulseconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonlevelpulseconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonLevelPulseConverter " "Found entity 1: ButtonLevelPulseConverter" {  } { { "ButtonLevelPulseConverter.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ButtonLevelPulseConverter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttoncontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file buttoncontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonController " "Found entity 1: ButtonController" {  } { { "ButtonController.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ButtonController.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchdebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file switchdebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchDebouncer " "Found entity 1: SwitchDebouncer" {  } { { "SwitchDebouncer.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/SwitchDebouncer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604966986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604966986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Controller " "Elaborating entity \"VGA_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623604967053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL VGA_PLL:VGA_PLL_inst0 " "Elaborating entity \"VGA_PLL\" for hierarchy \"VGA_PLL:VGA_PLL_inst0\"" {  } { { "VGA_Controller.v" "VGA_PLL_inst0" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604967057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL_0002 VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst " "Elaborating entity \"VGA_PLL_0002\" for hierarchy \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\"" {  } { { "VGA_PLL.v" "vga_pll_inst" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604967058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_PLL/VGA_PLL_0002.v" "altera_pll_i" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604967110 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1623604967157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604967158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967187 ""}  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623604967187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HVSync_Generator HVSync_Generator:HVSync_Generator_inst0 " "Elaborating entity \"HVSync_Generator\" for hierarchy \"HVSync_Generator:HVSync_Generator_inst0\"" {  } { { "VGA_Controller.v" "HVSync_Generator_inst0" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604967189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HVSync_Generator.v(51) " "Verilog HDL assignment warning at HVSync_Generator.v(51): truncated value with size 32 to match size of target (10)" {  } { { "HVSync_Generator.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/HVSync_Generator.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623604967208 "|VGA_Controller|HVSync_Generator:HVSync_Generator_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HVSync_Generator.v(60) " "Verilog HDL assignment warning at HVSync_Generator.v(60): truncated value with size 32 to match size of target (10)" {  } { { "HVSync_Generator.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/HVSync_Generator.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623604967208 "|VGA_Controller|HVSync_Generator:HVSync_Generator_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageROM ImageROM:ImageROM_inst0 " "Elaborating entity \"ImageROM\" for hierarchy \"ImageROM:ImageROM_inst0\"" {  } { { "VGA_Controller.v" "ImageROM_inst0" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604967216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\"" {  } { { "ImageROM.v" "altsyncram_component" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604967711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\"" {  } { { "ImageROM.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604967755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Resources/ROM_Init/ROM_IMAGES.mif " "Parameter \"init_file\" = \"../Resources/ROM_Init/ROM_IMAGES.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 120000 " "Parameter \"numwords_a\" = \"120000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623604967756 ""}  } { { "ImageROM.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623604967756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3i1 " "Found entity 1: altsyncram_s3i1" {  } { { "db/altsyncram_s3i1.tdf" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604968053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604968053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3i1 ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated " "Elaborating entity \"altsyncram_s3i1\" for hierarchy \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604968053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604970084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604970084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode " "Elaborating entity \"decode_l2a\" for hierarchy \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|decode_l2a:rden_decode\"" {  } { { "db/altsyncram_s3i1.tdf" "rden_decode" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604970084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qib " "Found entity 1: mux_qib" {  } { { "db/mux_qib.tdf" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/mux_qib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623604970186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604970186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qib ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|mux_qib:mux2 " "Elaborating entity \"mux_qib\" for hierarchy \"ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_s3i1:auto_generated\|mux_qib:mux2\"" {  } { { "db/altsyncram_s3i1.tdf" "mux2" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/altsyncram_s3i1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604970187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageLocator ImageLocator:ImageLocator_inst0 " "Elaborating entity \"ImageLocator\" for hierarchy \"ImageLocator:ImageLocator_inst0\"" {  } { { "VGA_Controller.v" "ImageLocator_inst0" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604970299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ImageLocator.v(78) " "Verilog HDL assignment warning at ImageLocator.v(78): truncated value with size 32 to match size of target (17)" {  } { { "ImageLocator.v" "" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageLocator.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623604970300 "|VGA_Controller|ImageLocator:ImageLocator_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder16x4 ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0 " "Elaborating entity \"Encoder16x4\" for hierarchy \"ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\"" {  } { { "ImageLocator.v" "Encoder16x4_inst0" { Text "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageLocator.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604970301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder8x3 ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|encoder8x3:inst " "Elaborating entity \"encoder8x3\" for hierarchy \"ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|encoder8x3:inst\"" {  } { { "Encoder16x4.bdf" "inst" { Schematic "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/Encoder16x4.bdf" { { 160 472 600 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604970302 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623604972111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/SaleTerminal.map.smsg " "Generated suppressed messages file C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/SaleTerminal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604972904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623604973353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623604973353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "632 " "Implemented 632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623604974622 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623604974622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623604974622 ""} { "Info" "ICUT_CUT_TM_RAMS" "360 " "Implemented 360 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623604974622 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1623604974622 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1623604974622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623604974622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623604974658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 13 20:22:54 2021 " "Processing ended: Sun Jun 13 20:22:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623604974658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623604974658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623604974658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623604974658 ""}
>>>>>>> Stashed changes
