/**
 * file: arCore0core_0.c
 * 
 * brief: 
 * 	This is a generated file. This file contains the activation records for loading core_0 on core 0
 * 
 */

#define	MEMMAPSET	0x1
#define	MEMATTRSET	0x2
#define	MEMCPY	0x3
#define	MEMSET	0x4
#define	UX	0x01
#define	UW	0x02
#define	UR	0x04
#define	SX	0x08
#define	SW	0x10
#define	SR	0x20
#define	CACHE_EN	0x01
#define	PREFETCH_EN	0x02

const activationRecord_t core0core_0[] = {
	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0xC1F0200,
		(unsigned int)0x9E00B320,
		(unsigned int)0x56F80,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0xC258FD0,
		(unsigned int)0x9E0622A0,
		(unsigned int)0xB52C,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0xC26F6C8,
		(unsigned int)0x9E06D820,
		(unsigned int)0x3F8,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0xC270400,
		(unsigned int)0x9E06DEA0,
		(unsigned int)0x200,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0xC270720,
		(unsigned int)0x9E06E0A0,
		(unsigned int)0x10F8,
		(unsigned int)0
	},

};
