

================================================================
== Vivado HLS Report for 'squeeze_out'
================================================================
* Date:           Sat Feb 15 08:01:02 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     9217|     9218| 46.085 us | 46.090 us |  9216|  9216| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_channel_loop  |     9217|     9217|         6|          4|          1|  2304|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     72|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    387|    -|
|Register         |        -|      -|     121|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     121|    459|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |cache_index_fu_330_p2             |     +    |      0|  0|  13|           4|           3|
    |i_fu_324_p2                       |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_238                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_245                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_301                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_96                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op93_read_state7     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln122_fu_336_p2              |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  72|          45|          34|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_cache_index_01_phi_fu_220_p6  |  15|          3|    4|         12|
    |ap_phi_reg_pp0_iter0_tmp_V_20_reg_231    |  27|          5|   16|         80|
    |ap_phi_reg_pp0_iter1_tmp_V_26_reg_308    |  27|          5|   16|         80|
    |ap_phi_reg_pp0_iter1_tmp_V_32_reg_278    |  33|          6|   16|         96|
    |ap_phi_reg_pp0_iter1_tmp_V_37_reg_294    |  27|          5|   16|         80|
    |cache_index_01_reg_216                   |   9|          2|    4|          8|
    |i_02_reg_264                             |   9|          2|   12|         24|
    |in_0_V_V_blk_n                           |   9|          2|    1|          2|
    |in_10_V_V_blk_n                          |   9|          2|    1|          2|
    |in_11_V_V_blk_n                          |   9|          2|    1|          2|
    |in_12_V_V_blk_n                          |   9|          2|    1|          2|
    |in_13_V_V_blk_n                          |   9|          2|    1|          2|
    |in_14_V_V_blk_n                          |   9|          2|    1|          2|
    |in_15_V_V_blk_n                          |   9|          2|    1|          2|
    |in_1_V_V_blk_n                           |   9|          2|    1|          2|
    |in_2_V_V_blk_n                           |   9|          2|    1|          2|
    |in_3_V_V_blk_n                           |   9|          2|    1|          2|
    |in_4_V_V_blk_n                           |   9|          2|    1|          2|
    |in_5_V_V_blk_n                           |   9|          2|    1|          2|
    |in_6_V_V_blk_n                           |   9|          2|    1|          2|
    |in_7_V_V_blk_n                           |   9|          2|    1|          2|
    |in_8_V_V_blk_n                           |   9|          2|    1|          2|
    |in_9_V_V_blk_n                           |   9|          2|    1|          2|
    |out_0_V_V_blk_n                          |   9|          2|    1|          2|
    |out_1_V_V_blk_n                          |   9|          2|    1|          2|
    |out_2_V_V_blk_n                          |   9|          2|    1|          2|
    |out_3_V_V_blk_n                          |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 387|         80|  108|        432|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   5|   0|    5|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_tmp_V_20_reg_231  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter0_tmp_V_26_reg_308  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_V_26_reg_308  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_V_32_reg_278  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_V_37_reg_294  |  16|   0|   16|          0|
    |cache_index_01_reg_216                 |   4|   0|    4|          0|
    |cache_index_reg_404                    |   4|   0|    4|          0|
    |i_02_reg_264                           |  12|   0|   12|          0|
    |i_reg_374                              |  12|   0|   12|          0|
    |icmp_ln122_reg_409                     |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 121|   0|  121|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_done            | out |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  squeeze_out | return value |
|in_9_V_V_dout      |  in |   16|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_9_V_V_empty_n   |  in |    1|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_9_V_V_read      | out |    1|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_13_V_V_dout     |  in |   16|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_13_V_V_empty_n  |  in |    1|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_13_V_V_read     | out |    1|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_5_V_V_dout      |  in |   16|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_5_V_V_empty_n   |  in |    1|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_5_V_V_read      | out |    1|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_1_V_V_dout      |  in |   16|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_empty_n   |  in |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_read      | out |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_15_V_V_dout     |  in |   16|   ap_fifo  |   in_15_V_V  |    pointer   |
|in_15_V_V_empty_n  |  in |    1|   ap_fifo  |   in_15_V_V  |    pointer   |
|in_15_V_V_read     | out |    1|   ap_fifo  |   in_15_V_V  |    pointer   |
|in_0_V_V_dout      |  in |   16|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_empty_n   |  in |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_read      | out |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_2_V_V_dout      |  in |   16|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_empty_n   |  in |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_read      | out |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_3_V_V_dout      |  in |   16|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_empty_n   |  in |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_read      | out |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_4_V_V_dout      |  in |   16|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_4_V_V_empty_n   |  in |    1|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_4_V_V_read      | out |    1|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_6_V_V_dout      |  in |   16|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_6_V_V_empty_n   |  in |    1|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_6_V_V_read      | out |    1|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_7_V_V_dout      |  in |   16|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_7_V_V_empty_n   |  in |    1|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_7_V_V_read      | out |    1|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_8_V_V_dout      |  in |   16|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_8_V_V_empty_n   |  in |    1|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_8_V_V_read      | out |    1|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_10_V_V_dout     |  in |   16|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_10_V_V_empty_n  |  in |    1|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_10_V_V_read     | out |    1|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_11_V_V_dout     |  in |   16|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_11_V_V_empty_n  |  in |    1|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_11_V_V_read     | out |    1|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_12_V_V_dout     |  in |   16|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_12_V_V_empty_n  |  in |    1|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_12_V_V_read     | out |    1|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_14_V_V_dout     |  in |   16|   ap_fifo  |   in_14_V_V  |    pointer   |
|in_14_V_V_empty_n  |  in |    1|   ap_fifo  |   in_14_V_V  |    pointer   |
|in_14_V_V_read     | out |    1|   ap_fifo  |   in_14_V_V  |    pointer   |
|out_0_V_V_din      | out |   16|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_full_n   |  in |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_write    | out |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_1_V_V_din      | out |   16|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_full_n   |  in |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_write    | out |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_2_V_V_din      | out |   16|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_full_n   |  in |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_write    | out |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_3_V_V_din      | out |   16|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_full_n   |  in |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_write    | out |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

