


ARM Macro Assembler    Page 1 


    1 00000000 400FE104 
                       SYSCTL_RCGC1_R
                               EQU              0x400FE104
    2 00000000 40008000 
                       SSI0_CR0_R
                               EQU              0x40008000
    3 00000000 40008004 
                       SSI0_CR1_R
                               EQU              0x40008004
    4 00000000 40008FC8 
                       SSI0_CC_R
                               EQU              0x40008FC8
    5 00000000 40008010 
                       SSI0_CPSR_R
                               EQU              0x40008010
    6 00000000         
    7 00000000         
    8 00000000         
    9 00000000         
   10 00000000         ;LABEL  DIRECTIVE VALUE  COMMENT
   11 00000000                 AREA             main   , READONLY, CODE
   12 00000000                 THUMB                        ; Subsequent instru
                                                            ctions are Thumb
   13 00000000                 EXPORT           INIT_SPI    ; Make available
   14 00000000         
   15 00000000         
   16 00000000         INIT_SPI
                               PROC
   17 00000000 491B            LDR              R1, =SYSCTL_RCGC1_R 
                                                            ; isim degisebilir
   18 00000002 6808            LDR              R0, [R1]
   19 00000004 F040 0010       ORR              R0, R0, #0x00000010
   20 00000008 6008            STR              R0, [R1]
   21 0000000A BF00            NOP                          ; Let clock stabili
                                                            ze
   22 0000000C BF00            NOP
   23 0000000E BF00            NOP
   24 00000010 BF00            NOP
   25 00000012 BF00            NOP
   26 00000014 BF00            NOP
   27 00000016         
   28 00000016         ;direction
   29 00000016 4917            LDR              R1, =SSI0_CR1_R
   30 00000018 6808            LDR              R0, [R1]
   31 0000001A F020 0002       BIC              R0, R0, #0x00000002 
                                                            ; disable SSI
   32 0000001E 6008            STR              R0, [R1]
   33 00000020 F020 0004       BIC              R0, R0, #0x00000004 
                                                            ;master mode
   34 00000024 6008            STR              R0, [R1]
   35 00000026         
   36 00000026 4914            LDR              R1, =SSI0_CC_R
   37 00000028 6808            LDR              R0, [R1]
   38 0000002A F020 000F       BIC              R0, R0, #0x0000000F
   39 0000002E 6008            STR              R0, [R1]
   40 00000030         
   41 00000030         ; clock divider for 3.33 MHz SSIClk (80 MHz PLL/24)
   42 00000030         ; SysClk/(CPSDVSR*(1+SCR))
   43 00000030         ; 80/(24*(1+0)) = 3.33 MHz (slower than 4 MHz)



ARM Macro Assembler    Page 2 


   44 00000030         
   45 00000030 4912            LDR              R1, =SSI0_CPSR_R
   46 00000032 6808            LDR              R0, [R1]
   47 00000034 F020 000F       BIC              R0, R0, #0x0000000F ;
   48 00000038 F020 00F0       BIC              R0, R0, #0x000000F0 ;
   49 0000003C F040 0018       ORR              R0, R0, #24 ;
   50 00000040 6008            STR              R0, [R1]
   51 00000042         
   52 00000042         
   53 00000042         
   54 00000042 490F            LDR              R1, =SSI0_CR0_R
   55 00000044 6808            LDR              R0, [R1]
   56 00000046 F420 6070       BIC              R0, R0, #0x00000F00 ;
   57 0000004A F420 4070       BIC              R0, R0, #0x0000F000 ; SSI Seria
                                                            l Clock Rate
   58 0000004E F020 0080       BIC              R0, R0, #0x00000080 ; SSI Seria
                                                            l Clock Phase 
   59 00000052 F020 0040       BIC              R0, R0, #0x00000040 ; SSI Seria
                                                            l Clock Polarity
   60 00000056 F020 0030       BIC              R0, R0, #0x00000030 ; SSI Frame
                                                             Format Select
   61 0000005A F020 000F       BIC              R0, R0, #0x0000000F ; SSI Data 
                                                            Size Select
   62 0000005E F040 0007       ORR              R0, R0, #0x00000007 
                                                            ; // 8-bit data
   63 00000062 6008            STR              R0, [R1]
   64 00000064         
   65 00000064 4903            LDR              R1, =SSI0_CR1_R
   66 00000066 6808            LDR              R0, [R1]
   67 00000068 F040 0002       ORR              R0, R0, #0x00000002 
                                                            ; Enable SSI
   68 0000006C 6008            STR              R0, [R1]
   69 0000006E         
   70 0000006E         
   71 0000006E                 ENDP
   72 0000006E 4770            BX               LR
   73 00000070                 ALIGN
   74 00000070                 END
              400FE104 
              40008004 
              40008FC8 
              40008010 
              40008000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\init_spi.d -o.\objects\init_spi.o -I.\RTE\_Target_1 -
IC:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\AR
M\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA
 526" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\init_spi.lst INIT_SPI
.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

INIT_SPI 00000000

Symbol: INIT_SPI
   Definitions
      At line 16 in file INIT_SPI.s
   Uses
      At line 13 in file INIT_SPI.s
Comment: INIT_SPI used once
main 00000000

Symbol: main
   Definitions
      At line 11 in file INIT_SPI.s
   Uses
      None
Comment: main unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

SSI0_CC_R 40008FC8

Symbol: SSI0_CC_R
   Definitions
      At line 4 in file INIT_SPI.s
   Uses
      At line 36 in file INIT_SPI.s
Comment: SSI0_CC_R used once
SSI0_CPSR_R 40008010

Symbol: SSI0_CPSR_R
   Definitions
      At line 5 in file INIT_SPI.s
   Uses
      At line 45 in file INIT_SPI.s
Comment: SSI0_CPSR_R used once
SSI0_CR0_R 40008000

Symbol: SSI0_CR0_R
   Definitions
      At line 2 in file INIT_SPI.s
   Uses
      At line 54 in file INIT_SPI.s
Comment: SSI0_CR0_R used once
SSI0_CR1_R 40008004

Symbol: SSI0_CR1_R
   Definitions
      At line 3 in file INIT_SPI.s
   Uses
      At line 29 in file INIT_SPI.s
      At line 65 in file INIT_SPI.s

SYSCTL_RCGC1_R 400FE104

Symbol: SYSCTL_RCGC1_R
   Definitions
      At line 1 in file INIT_SPI.s
   Uses
      At line 17 in file INIT_SPI.s
Comment: SYSCTL_RCGC1_R used once
5 symbols
343 symbols in table
