# Simple-Conductual-Synthesis-Verilog
Conductual synthesis for a basic flip flop d with memory that uses a multiplexor 2x1. Both modules are described in a conductual way using always blocks.

## Requirements:

- Iverilog
- Gtkwave
- Make package for console

##Instructions:
-Run make in a console inside the repository
