// Generated by stratus_hls 23.01-s004  (99406.080430)
// Mon Feb  3 17:32:29 2025
// from qkt_macro_handler_hub.cc

`timescale 1ps / 1ps


module qkt_macro_handler_hub_Add_32S_13_4( in1, out1 );

    input [31:0] in1;
    output [31:0] out1;

    
    // rtl_process:qkt_macro_handler_hub_Add_32S_13_4/qkt_macro_handler_hub_Add_32S_13_4_thread_1
    assign out1 = in1 + 32'd0000000001;

endmodule

