// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_exp_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] x;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_pp0_stage0_subdone;
wire   [7:0] table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [57:0] table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [7:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [25:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [7:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1;
reg    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1;
wire   [25:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1;
wire   [7:0] table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [41:0] table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [0:0] p_Result_29_fu_263_p3;
reg   [0:0] p_Result_29_reg_1127;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] p_Result_29_reg_1127_pp0_iter1_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter2_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter3_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter4_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter5_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter6_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter7_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter8_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter9_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter10_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter11_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter12_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter13_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter14_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter15_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter16_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter17_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter18_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter19_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter20_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter21_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter22_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter23_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter24_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter25_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter26_reg;
reg   [0:0] p_Result_29_reg_1127_pp0_iter27_reg;
wire   [0:0] icmp_ln1019_fu_285_p2;
reg   [0:0] icmp_ln1019_reg_1132;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter1_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter7_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter8_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter9_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter10_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter11_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter12_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter13_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter14_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter15_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter16_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter17_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter18_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter19_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter20_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter21_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter22_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter23_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter24_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter25_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter26_reg;
reg   [0:0] icmp_ln1019_reg_1132_pp0_iter27_reg;
wire   [0:0] icmp_ln1019_6_fu_291_p2;
reg   [0:0] icmp_ln1019_6_reg_1140;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter1_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter7_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter8_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter9_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter10_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter11_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter12_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter13_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter14_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter15_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter16_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter17_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter18_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter19_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter20_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter21_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter22_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter23_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter24_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter25_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter26_reg;
reg   [0:0] icmp_ln1019_6_reg_1140_pp0_iter27_reg;
wire   [53:0] select_ln253_fu_329_p3;
reg   [53:0] select_ln253_reg_1146;
reg   [53:0] select_ln253_reg_1146_pp0_iter1_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter2_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter3_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter4_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter5_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter6_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter7_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter8_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter9_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter10_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter11_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter12_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter13_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter14_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter15_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter16_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter17_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter18_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter19_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter20_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter21_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter22_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter23_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter24_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter25_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter26_reg;
reg   [53:0] select_ln253_reg_1146_pp0_iter27_reg;
wire   [0:0] isNeg_fu_337_p3;
reg   [0:0] isNeg_reg_1152;
reg   [0:0] isNeg_reg_1152_pp0_iter1_reg;
wire   [11:0] ush_fu_355_p3;
reg   [11:0] ush_reg_1158;
wire   [0:0] icmp_ln338_fu_363_p2;
reg   [0:0] icmp_ln338_reg_1163;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter1_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter2_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter3_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter4_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter5_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter6_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter7_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter8_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter9_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter10_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter11_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter12_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter13_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter14_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter15_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter16_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter17_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter18_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter19_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter20_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter21_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter22_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter23_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter24_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter25_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter26_reg;
reg   [0:0] icmp_ln338_reg_1163_pp0_iter27_reg;
wire  signed [70:0] sext_ln256_fu_376_p1;
reg  signed [70:0] sext_ln256_reg_1171;
wire  signed [31:0] sext_ln1488_fu_380_p1;
reg  signed [31:0] sext_ln1488_reg_1176;
reg   [63:0] m_fix_l_reg_1181;
reg   [0:0] p_Result_32_reg_1187;
reg   [0:0] p_Result_32_reg_1187_pp0_iter2_reg;
wire   [58:0] trunc_ln813_fu_438_p1;
reg   [58:0] trunc_ln813_reg_1197;
reg   [58:0] trunc_ln813_reg_1197_pp0_iter2_reg;
reg   [58:0] trunc_ln813_reg_1197_pp0_iter3_reg;
reg   [58:0] trunc_ln813_reg_1197_pp0_iter4_reg;
reg   [58:0] trunc_ln813_reg_1197_pp0_iter5_reg;
reg   [58:0] trunc_ln813_reg_1197_pp0_iter6_reg;
reg   [58:0] trunc_ln813_reg_1197_pp0_iter7_reg;
reg   [58:0] trunc_ln813_reg_1197_pp0_iter8_reg;
reg   [58:0] trunc_ln813_reg_1197_pp0_iter9_reg;
wire   [0:0] icmp_ln1654_fu_470_p2;
reg   [0:0] icmp_ln1654_reg_1202;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter3_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter4_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter5_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter6_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter7_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter8_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter9_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter10_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter11_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter12_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter13_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter14_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter15_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter16_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter17_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter18_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter19_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter20_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter21_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter22_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter23_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter24_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter25_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter26_reg;
reg   [0:0] icmp_ln1654_reg_1202_pp0_iter27_reg;
wire  signed [12:0] ret_V_43_fu_525_p3;
reg  signed [12:0] ret_V_43_reg_1212;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter5_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter6_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter7_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter8_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter9_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter10_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter11_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter12_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter13_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter14_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter15_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter16_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter17_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter18_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter19_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter20_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter21_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter22_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter23_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter24_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter25_reg;
reg  signed [12:0] ret_V_43_reg_1212_pp0_iter26_reg;
reg   [57:0] tmp_s_reg_1224;
reg   [7:0] m_diff_hi_V_reg_1229;
reg   [7:0] m_diff_hi_V_reg_1229_pp0_iter11_reg;
reg   [7:0] m_diff_hi_V_reg_1229_pp0_iter12_reg;
reg   [7:0] m_diff_hi_V_reg_1229_pp0_iter13_reg;
reg   [7:0] m_diff_hi_V_reg_1229_pp0_iter14_reg;
reg   [7:0] m_diff_hi_V_reg_1229_pp0_iter15_reg;
reg   [7:0] m_diff_hi_V_reg_1229_pp0_iter16_reg;
reg   [7:0] m_diff_hi_V_reg_1229_pp0_iter17_reg;
reg   [7:0] m_diff_hi_V_reg_1229_pp0_iter18_reg;
reg   [7:0] m_diff_hi_V_reg_1229_pp0_iter19_reg;
reg   [7:0] Z2_V_reg_1234;
reg   [7:0] Z2_V_reg_1234_pp0_iter11_reg;
reg   [7:0] Z2_V_reg_1234_pp0_iter12_reg;
reg   [7:0] Z2_V_reg_1234_pp0_iter13_reg;
reg   [7:0] Z2_V_reg_1234_pp0_iter14_reg;
reg   [7:0] Z2_V_reg_1234_pp0_iter15_reg;
reg   [7:0] Z2_V_reg_1234_pp0_iter16_reg;
reg   [7:0] Z2_V_reg_1234_pp0_iter17_reg;
reg   [7:0] Z2_V_reg_1234_pp0_iter18_reg;
reg   [7:0] Z2_V_reg_1234_pp0_iter19_reg;
reg   [7:0] Z2_V_reg_1234_pp0_iter20_reg;
wire   [7:0] Z3_V_fu_584_p4;
reg   [7:0] Z3_V_reg_1241;
reg   [7:0] Z3_V_reg_1241_pp0_iter11_reg;
wire   [34:0] Z4_fu_594_p1;
reg   [34:0] Z4_reg_1246;
wire   [35:0] ret_V_44_fu_635_p2;
reg   [35:0] ret_V_44_reg_1261;
reg   [35:0] ret_V_44_reg_1261_pp0_iter12_reg;
reg   [35:0] ret_V_44_reg_1261_pp0_iter13_reg;
reg   [35:0] ret_V_44_reg_1261_pp0_iter14_reg;
reg   [25:0] f_Z3_reg_1267;
wire   [42:0] ret_V_45_fu_641_p4;
reg   [42:0] ret_V_45_reg_1272;
reg   [42:0] ret_V_45_reg_1272_pp0_iter13_reg;
reg   [42:0] ret_V_45_reg_1272_pp0_iter14_reg;
reg   [19:0] trunc_ln813_s_reg_1287;
wire   [43:0] exp_Z2P_m_1_V_fu_691_p2;
reg   [43:0] exp_Z2P_m_1_V_reg_1297;
reg   [43:0] exp_Z2P_m_1_V_reg_1297_pp0_iter16_reg;
reg   [43:0] exp_Z2P_m_1_V_reg_1297_pp0_iter17_reg;
reg   [43:0] exp_Z2P_m_1_V_reg_1297_pp0_iter18_reg;
reg   [43:0] exp_Z2P_m_1_V_reg_1297_pp0_iter19_reg;
reg   [43:0] exp_Z2P_m_1_V_reg_1297_pp0_iter20_reg;
reg   [39:0] tmp_18_reg_1303;
reg   [39:0] tmp_18_reg_1303_pp0_iter16_reg;
reg   [39:0] tmp_18_reg_1303_pp0_iter17_reg;
reg   [39:0] tmp_18_reg_1303_pp0_iter18_reg;
reg   [39:0] tmp_18_reg_1303_pp0_iter19_reg;
reg   [39:0] tmp_18_reg_1303_pp0_iter20_reg;
reg   [35:0] trunc_ln813_2_reg_1324;
reg   [57:0] exp_Z1_V_reg_1329;
reg   [57:0] exp_Z1_V_reg_1329_pp0_iter22_reg;
reg   [57:0] exp_Z1_V_reg_1329_pp0_iter23_reg;
reg   [57:0] exp_Z1_V_reg_1329_pp0_iter24_reg;
reg   [57:0] exp_Z1_V_reg_1329_pp0_iter25_reg;
reg   [49:0] exp_Z1P_m_1_V_reg_1334;
reg   [49:0] exp_Z1_hi_V_reg_1339;
wire   [57:0] ret_V_46_fu_806_p2;
reg   [57:0] ret_V_46_reg_1354;
wire   [99:0] grp_fu_800_p2;
reg   [99:0] r_V_51_reg_1359;
wire   [56:0] trunc_ln1347_fu_811_p1;
reg   [56:0] trunc_ln1347_reg_1366;
wire   [55:0] trunc_ln1347_3_fu_815_p1;
reg   [55:0] trunc_ln1347_3_reg_1371;
wire   [104:0] add_ln1347_3_fu_855_p2;
reg   [104:0] add_ln1347_3_reg_1376;
wire   [105:0] add_ln1347_4_fu_861_p2;
reg   [105:0] add_ln1347_4_reg_1381;
wire   [0:0] tmp_fu_867_p3;
reg   [0:0] tmp_reg_1386;
wire   [12:0] r_exp_V_4_fu_880_p3;
reg   [12:0] r_exp_V_4_reg_1391;
wire   [0:0] icmp_ln1035_fu_897_p2;
reg   [0:0] icmp_ln1035_reg_1396;
wire   [10:0] trunc_ln186_fu_903_p1;
reg   [10:0] trunc_ln186_reg_1403;
wire   [63:0] zext_ln541_6_fu_608_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln541_7_fu_613_p1;
wire   [63:0] zext_ln541_8_fu_672_p1;
wire   [63:0] zext_ln541_fu_728_p1;
wire   [63:0] data_V_fu_259_p1;
wire   [10:0] es_exp_V_fu_271_p4;
wire   [51:0] es_sig_V_fu_281_p1;
wire   [11:0] zext_ln515_fu_297_p1;
wire   [51:0] p_Result_30_fu_307_p1;
wire   [52:0] p_Result_31_fu_311_p3;
wire   [53:0] zext_ln294_fu_319_p1;
wire   [53:0] e_frac_V_1_fu_323_p2;
wire   [11:0] m_exp_fu_301_p2;
wire   [10:0] sub_ln1512_fu_345_p2;
wire  signed [11:0] sext_ln1512_fu_351_p1;
wire   [60:0] m_frac_l_V_fu_369_p3;
wire   [70:0] zext_ln1488_fu_383_p1;
wire   [70:0] r_V_fu_387_p2;
wire   [70:0] r_V_37_fu_393_p2;
wire   [70:0] r_V_49_fu_399_p3;
wire  signed [15:0] m_fix_hi_V_fu_416_p4;
wire   [63:0] zext_ln1454_fu_442_p1;
wire   [63:0] r_V_39_fu_445_p2;
wire   [63:0] r_V_40_fu_450_p2;
wire   [63:0] select_ln1523_fu_455_p3;
wire   [70:0] shl_ln_fu_462_p3;
wire  signed [18:0] rhs_fu_475_p3;
wire  signed [30:0] grp_fu_1116_p3;
wire   [17:0] trunc_ln1003_fu_502_p1;
wire   [12:0] ret_V_cast_fu_486_p4;
wire   [0:0] icmp_ln1003_fu_505_p2;
wire   [12:0] ret_V_fu_511_p2;
wire   [0:0] p_Result_s_fu_495_p3;
wire   [12:0] select_ln1002_fu_517_p3;
wire   [70:0] grp_fu_536_p2;
wire   [58:0] and_ln_fu_552_p3;
wire   [58:0] m_diff_V_fu_559_p2;
wire   [7:0] Z4_ind_fu_598_p4;
wire   [9:0] r_fu_618_p4;
wire   [35:0] zext_ln813_fu_628_p1;
wire   [35:0] zext_ln813_15_fu_631_p1;
wire   [42:0] grp_fu_656_p0;
wire   [35:0] grp_fu_656_p1;
wire   [78:0] grp_fu_656_p2;
wire   [35:0] zext_ln813_16_fu_679_p1;
wire   [35:0] add_ln813_fu_682_p2;
wire   [43:0] zext_ln813_17_fu_687_p1;
wire   [43:0] zext_ln1347_fu_676_p1;
wire   [48:0] exp_Z2_m_1_V_fu_707_p4;
wire   [48:0] grp_fu_722_p0;
wire   [43:0] grp_fu_722_p1;
wire   [92:0] grp_fu_722_p2;
wire   [50:0] lhs_V_8_fu_742_p5;
wire   [43:0] zext_ln813_18_fu_756_p1;
wire   [43:0] add_ln813_12_fu_759_p2;
wire   [51:0] zext_ln813_19_fu_764_p1;
wire   [51:0] zext_ln1347_12_fu_752_p1;
wire   [51:0] exp_Z1P_m_1_l_V_fu_768_p2;
wire   [49:0] grp_fu_800_p0;
wire   [49:0] grp_fu_800_p1;
wire   [106:0] lhs_V_11_fu_819_p3;
wire   [106:0] zext_ln1347_13_fu_826_p1;
wire   [104:0] trunc_ln1347_2_fu_842_p3;
wire   [104:0] zext_ln1347_15_fu_839_p1;
wire   [105:0] trunc_ln6_fu_832_p3;
wire   [105:0] zext_ln1347_14_fu_829_p1;
wire   [106:0] ret_V_41_fu_849_p2;
wire   [12:0] r_exp_V_fu_875_p2;
wire   [2:0] tmp_25_fu_887_p4;
wire   [0:0] xor_ln1023_fu_907_p2;
wire   [0:0] xor_ln970_fu_917_p2;
wire   [0:0] and_ln211_fu_922_p2;
wire   [0:0] x_is_NaN_fu_912_p2;
wire   [0:0] x_is_pinf_fu_927_p2;
wire   [0:0] or_ln214_fu_932_p2;
wire   [63:0] select_ln214_fu_938_p3;
wire   [0:0] tmp_26_fu_958_p3;
wire   [51:0] tmp_8_fu_983_p4;
wire   [51:0] tmp_9_fu_992_p4;
wire   [10:0] out_exp_V_fu_978_p2;
wire   [51:0] p_Result_33_fu_1001_p3;
wire   [63:0] p_Result_34_fu_1008_p4;
wire   [0:0] or_ln338_fu_954_p2;
wire   [0:0] xor_ln338_fu_1027_p2;
wire   [0:0] and_ln338_fu_1022_p2;
wire   [0:0] and_ln1035_fu_1032_p2;
wire   [0:0] or_ln1035_fu_1037_p2;
wire   [0:0] xor_ln1019_fu_1043_p2;
wire   [0:0] and_ln1035_1_fu_1048_p2;
wire   [63:0] select_ln339_fu_965_p3;
wire   [63:0] bitcast_ln526_fu_1018_p1;
wire   [63:0] select_ln214_1_fu_946_p3;
wire   [63:0] select_ln1035_fu_1054_p3;
wire   [0:0] xor_ln338_1_fu_1069_p2;
wire   [0:0] or_ln1035_1_fu_1080_p2;
wire   [0:0] and_ln338_1_fu_1075_p2;
wire   [0:0] xor_ln1035_fu_1084_p2;
wire   [0:0] or_ln1035_2_fu_1090_p2;
wire   [0:0] and_ln1035_2_fu_1096_p2;
wire   [0:0] icmp_ln1039_fu_973_p2;
wire   [0:0] and_ln1035_3_fu_1102_p2;
wire   [63:0] select_ln1019_fu_1062_p3;
wire   [14:0] grp_fu_1116_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to27;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [78:0] grp_fu_656_p00;
wire   [78:0] grp_fu_656_p10;
wire   [92:0] grp_fu_722_p00;
wire   [92:0] grp_fu_722_p10;
wire   [99:0] grp_fu_800_p00;
wire   [99:0] grp_fu_800_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
end

Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0)
);

Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0),
    .address1(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1),
    .ce1(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1),
    .q1(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1)
);

Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0)
);

Bert_layer_mul_13s_71s_71_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_5_1_U859(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ret_V_43_reg_1212),
    .din1(71'd1636647506585939924452),
    .ce(1'b1),
    .dout(grp_fu_536_p2)
);

Bert_layer_mul_43ns_36ns_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_3_1_U860(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_656_p0),
    .din1(grp_fu_656_p1),
    .ce(1'b1),
    .dout(grp_fu_656_p2)
);

Bert_layer_mul_49ns_44ns_93_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_5_1_U861(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_722_p0),
    .din1(grp_fu_722_p1),
    .ce(1'b1),
    .dout(grp_fu_722_p2)
);

Bert_layer_mul_50ns_50ns_100_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
mul_50ns_50ns_100_5_1_U862(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_800_p0),
    .din1(grp_fu_800_p1),
    .ce(1'b1),
    .dout(grp_fu_800_p2)
);

Bert_layer_mac_muladd_16s_15ns_19s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_19s_31_4_1_U863(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_V_fu_416_p4),
    .din1(grp_fu_1116_p1),
    .din2(rhs_fu_475_p3),
    .ce(1'b1),
    .dout(grp_fu_1116_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Z2_V_reg_1234 <= {{m_diff_V_fu_559_p2[50:43]}};
        Z2_V_reg_1234_pp0_iter11_reg <= Z2_V_reg_1234;
        Z2_V_reg_1234_pp0_iter12_reg <= Z2_V_reg_1234_pp0_iter11_reg;
        Z2_V_reg_1234_pp0_iter13_reg <= Z2_V_reg_1234_pp0_iter12_reg;
        Z2_V_reg_1234_pp0_iter14_reg <= Z2_V_reg_1234_pp0_iter13_reg;
        Z2_V_reg_1234_pp0_iter15_reg <= Z2_V_reg_1234_pp0_iter14_reg;
        Z2_V_reg_1234_pp0_iter16_reg <= Z2_V_reg_1234_pp0_iter15_reg;
        Z2_V_reg_1234_pp0_iter17_reg <= Z2_V_reg_1234_pp0_iter16_reg;
        Z2_V_reg_1234_pp0_iter18_reg <= Z2_V_reg_1234_pp0_iter17_reg;
        Z2_V_reg_1234_pp0_iter19_reg <= Z2_V_reg_1234_pp0_iter18_reg;
        Z2_V_reg_1234_pp0_iter20_reg <= Z2_V_reg_1234_pp0_iter19_reg;
        Z3_V_reg_1241 <= {{m_diff_V_fu_559_p2[42:35]}};
        Z3_V_reg_1241_pp0_iter11_reg <= Z3_V_reg_1241;
        Z4_reg_1246 <= Z4_fu_594_p1;
        exp_Z1P_m_1_V_reg_1334 <= {{exp_Z1P_m_1_l_V_fu_768_p2[51:2]}};
        exp_Z1_V_reg_1329 <= table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
        exp_Z1_V_reg_1329_pp0_iter22_reg <= exp_Z1_V_reg_1329;
        exp_Z1_V_reg_1329_pp0_iter23_reg <= exp_Z1_V_reg_1329_pp0_iter22_reg;
        exp_Z1_V_reg_1329_pp0_iter24_reg <= exp_Z1_V_reg_1329_pp0_iter23_reg;
        exp_Z1_V_reg_1329_pp0_iter25_reg <= exp_Z1_V_reg_1329_pp0_iter24_reg;
        exp_Z1_hi_V_reg_1339 <= {{table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0[57:8]}};
        exp_Z2P_m_1_V_reg_1297 <= exp_Z2P_m_1_V_fu_691_p2;
        exp_Z2P_m_1_V_reg_1297_pp0_iter16_reg <= exp_Z2P_m_1_V_reg_1297;
        exp_Z2P_m_1_V_reg_1297_pp0_iter17_reg <= exp_Z2P_m_1_V_reg_1297_pp0_iter16_reg;
        exp_Z2P_m_1_V_reg_1297_pp0_iter18_reg <= exp_Z2P_m_1_V_reg_1297_pp0_iter17_reg;
        exp_Z2P_m_1_V_reg_1297_pp0_iter19_reg <= exp_Z2P_m_1_V_reg_1297_pp0_iter18_reg;
        exp_Z2P_m_1_V_reg_1297_pp0_iter20_reg <= exp_Z2P_m_1_V_reg_1297_pp0_iter19_reg;
        icmp_ln1019_6_reg_1140_pp0_iter10_reg <= icmp_ln1019_6_reg_1140_pp0_iter9_reg;
        icmp_ln1019_6_reg_1140_pp0_iter11_reg <= icmp_ln1019_6_reg_1140_pp0_iter10_reg;
        icmp_ln1019_6_reg_1140_pp0_iter12_reg <= icmp_ln1019_6_reg_1140_pp0_iter11_reg;
        icmp_ln1019_6_reg_1140_pp0_iter13_reg <= icmp_ln1019_6_reg_1140_pp0_iter12_reg;
        icmp_ln1019_6_reg_1140_pp0_iter14_reg <= icmp_ln1019_6_reg_1140_pp0_iter13_reg;
        icmp_ln1019_6_reg_1140_pp0_iter15_reg <= icmp_ln1019_6_reg_1140_pp0_iter14_reg;
        icmp_ln1019_6_reg_1140_pp0_iter16_reg <= icmp_ln1019_6_reg_1140_pp0_iter15_reg;
        icmp_ln1019_6_reg_1140_pp0_iter17_reg <= icmp_ln1019_6_reg_1140_pp0_iter16_reg;
        icmp_ln1019_6_reg_1140_pp0_iter18_reg <= icmp_ln1019_6_reg_1140_pp0_iter17_reg;
        icmp_ln1019_6_reg_1140_pp0_iter19_reg <= icmp_ln1019_6_reg_1140_pp0_iter18_reg;
        icmp_ln1019_6_reg_1140_pp0_iter20_reg <= icmp_ln1019_6_reg_1140_pp0_iter19_reg;
        icmp_ln1019_6_reg_1140_pp0_iter21_reg <= icmp_ln1019_6_reg_1140_pp0_iter20_reg;
        icmp_ln1019_6_reg_1140_pp0_iter22_reg <= icmp_ln1019_6_reg_1140_pp0_iter21_reg;
        icmp_ln1019_6_reg_1140_pp0_iter23_reg <= icmp_ln1019_6_reg_1140_pp0_iter22_reg;
        icmp_ln1019_6_reg_1140_pp0_iter24_reg <= icmp_ln1019_6_reg_1140_pp0_iter23_reg;
        icmp_ln1019_6_reg_1140_pp0_iter25_reg <= icmp_ln1019_6_reg_1140_pp0_iter24_reg;
        icmp_ln1019_6_reg_1140_pp0_iter26_reg <= icmp_ln1019_6_reg_1140_pp0_iter25_reg;
        icmp_ln1019_6_reg_1140_pp0_iter27_reg <= icmp_ln1019_6_reg_1140_pp0_iter26_reg;
        icmp_ln1019_6_reg_1140_pp0_iter2_reg <= icmp_ln1019_6_reg_1140_pp0_iter1_reg;
        icmp_ln1019_6_reg_1140_pp0_iter3_reg <= icmp_ln1019_6_reg_1140_pp0_iter2_reg;
        icmp_ln1019_6_reg_1140_pp0_iter4_reg <= icmp_ln1019_6_reg_1140_pp0_iter3_reg;
        icmp_ln1019_6_reg_1140_pp0_iter5_reg <= icmp_ln1019_6_reg_1140_pp0_iter4_reg;
        icmp_ln1019_6_reg_1140_pp0_iter6_reg <= icmp_ln1019_6_reg_1140_pp0_iter5_reg;
        icmp_ln1019_6_reg_1140_pp0_iter7_reg <= icmp_ln1019_6_reg_1140_pp0_iter6_reg;
        icmp_ln1019_6_reg_1140_pp0_iter8_reg <= icmp_ln1019_6_reg_1140_pp0_iter7_reg;
        icmp_ln1019_6_reg_1140_pp0_iter9_reg <= icmp_ln1019_6_reg_1140_pp0_iter8_reg;
        icmp_ln1019_reg_1132_pp0_iter10_reg <= icmp_ln1019_reg_1132_pp0_iter9_reg;
        icmp_ln1019_reg_1132_pp0_iter11_reg <= icmp_ln1019_reg_1132_pp0_iter10_reg;
        icmp_ln1019_reg_1132_pp0_iter12_reg <= icmp_ln1019_reg_1132_pp0_iter11_reg;
        icmp_ln1019_reg_1132_pp0_iter13_reg <= icmp_ln1019_reg_1132_pp0_iter12_reg;
        icmp_ln1019_reg_1132_pp0_iter14_reg <= icmp_ln1019_reg_1132_pp0_iter13_reg;
        icmp_ln1019_reg_1132_pp0_iter15_reg <= icmp_ln1019_reg_1132_pp0_iter14_reg;
        icmp_ln1019_reg_1132_pp0_iter16_reg <= icmp_ln1019_reg_1132_pp0_iter15_reg;
        icmp_ln1019_reg_1132_pp0_iter17_reg <= icmp_ln1019_reg_1132_pp0_iter16_reg;
        icmp_ln1019_reg_1132_pp0_iter18_reg <= icmp_ln1019_reg_1132_pp0_iter17_reg;
        icmp_ln1019_reg_1132_pp0_iter19_reg <= icmp_ln1019_reg_1132_pp0_iter18_reg;
        icmp_ln1019_reg_1132_pp0_iter20_reg <= icmp_ln1019_reg_1132_pp0_iter19_reg;
        icmp_ln1019_reg_1132_pp0_iter21_reg <= icmp_ln1019_reg_1132_pp0_iter20_reg;
        icmp_ln1019_reg_1132_pp0_iter22_reg <= icmp_ln1019_reg_1132_pp0_iter21_reg;
        icmp_ln1019_reg_1132_pp0_iter23_reg <= icmp_ln1019_reg_1132_pp0_iter22_reg;
        icmp_ln1019_reg_1132_pp0_iter24_reg <= icmp_ln1019_reg_1132_pp0_iter23_reg;
        icmp_ln1019_reg_1132_pp0_iter25_reg <= icmp_ln1019_reg_1132_pp0_iter24_reg;
        icmp_ln1019_reg_1132_pp0_iter26_reg <= icmp_ln1019_reg_1132_pp0_iter25_reg;
        icmp_ln1019_reg_1132_pp0_iter27_reg <= icmp_ln1019_reg_1132_pp0_iter26_reg;
        icmp_ln1019_reg_1132_pp0_iter2_reg <= icmp_ln1019_reg_1132_pp0_iter1_reg;
        icmp_ln1019_reg_1132_pp0_iter3_reg <= icmp_ln1019_reg_1132_pp0_iter2_reg;
        icmp_ln1019_reg_1132_pp0_iter4_reg <= icmp_ln1019_reg_1132_pp0_iter3_reg;
        icmp_ln1019_reg_1132_pp0_iter5_reg <= icmp_ln1019_reg_1132_pp0_iter4_reg;
        icmp_ln1019_reg_1132_pp0_iter6_reg <= icmp_ln1019_reg_1132_pp0_iter5_reg;
        icmp_ln1019_reg_1132_pp0_iter7_reg <= icmp_ln1019_reg_1132_pp0_iter6_reg;
        icmp_ln1019_reg_1132_pp0_iter8_reg <= icmp_ln1019_reg_1132_pp0_iter7_reg;
        icmp_ln1019_reg_1132_pp0_iter9_reg <= icmp_ln1019_reg_1132_pp0_iter8_reg;
        icmp_ln1035_reg_1396 <= icmp_ln1035_fu_897_p2;
        icmp_ln1654_reg_1202 <= icmp_ln1654_fu_470_p2;
        icmp_ln1654_reg_1202_pp0_iter10_reg <= icmp_ln1654_reg_1202_pp0_iter9_reg;
        icmp_ln1654_reg_1202_pp0_iter11_reg <= icmp_ln1654_reg_1202_pp0_iter10_reg;
        icmp_ln1654_reg_1202_pp0_iter12_reg <= icmp_ln1654_reg_1202_pp0_iter11_reg;
        icmp_ln1654_reg_1202_pp0_iter13_reg <= icmp_ln1654_reg_1202_pp0_iter12_reg;
        icmp_ln1654_reg_1202_pp0_iter14_reg <= icmp_ln1654_reg_1202_pp0_iter13_reg;
        icmp_ln1654_reg_1202_pp0_iter15_reg <= icmp_ln1654_reg_1202_pp0_iter14_reg;
        icmp_ln1654_reg_1202_pp0_iter16_reg <= icmp_ln1654_reg_1202_pp0_iter15_reg;
        icmp_ln1654_reg_1202_pp0_iter17_reg <= icmp_ln1654_reg_1202_pp0_iter16_reg;
        icmp_ln1654_reg_1202_pp0_iter18_reg <= icmp_ln1654_reg_1202_pp0_iter17_reg;
        icmp_ln1654_reg_1202_pp0_iter19_reg <= icmp_ln1654_reg_1202_pp0_iter18_reg;
        icmp_ln1654_reg_1202_pp0_iter20_reg <= icmp_ln1654_reg_1202_pp0_iter19_reg;
        icmp_ln1654_reg_1202_pp0_iter21_reg <= icmp_ln1654_reg_1202_pp0_iter20_reg;
        icmp_ln1654_reg_1202_pp0_iter22_reg <= icmp_ln1654_reg_1202_pp0_iter21_reg;
        icmp_ln1654_reg_1202_pp0_iter23_reg <= icmp_ln1654_reg_1202_pp0_iter22_reg;
        icmp_ln1654_reg_1202_pp0_iter24_reg <= icmp_ln1654_reg_1202_pp0_iter23_reg;
        icmp_ln1654_reg_1202_pp0_iter25_reg <= icmp_ln1654_reg_1202_pp0_iter24_reg;
        icmp_ln1654_reg_1202_pp0_iter26_reg <= icmp_ln1654_reg_1202_pp0_iter25_reg;
        icmp_ln1654_reg_1202_pp0_iter27_reg <= icmp_ln1654_reg_1202_pp0_iter26_reg;
        icmp_ln1654_reg_1202_pp0_iter3_reg <= icmp_ln1654_reg_1202;
        icmp_ln1654_reg_1202_pp0_iter4_reg <= icmp_ln1654_reg_1202_pp0_iter3_reg;
        icmp_ln1654_reg_1202_pp0_iter5_reg <= icmp_ln1654_reg_1202_pp0_iter4_reg;
        icmp_ln1654_reg_1202_pp0_iter6_reg <= icmp_ln1654_reg_1202_pp0_iter5_reg;
        icmp_ln1654_reg_1202_pp0_iter7_reg <= icmp_ln1654_reg_1202_pp0_iter6_reg;
        icmp_ln1654_reg_1202_pp0_iter8_reg <= icmp_ln1654_reg_1202_pp0_iter7_reg;
        icmp_ln1654_reg_1202_pp0_iter9_reg <= icmp_ln1654_reg_1202_pp0_iter8_reg;
        icmp_ln338_reg_1163_pp0_iter10_reg <= icmp_ln338_reg_1163_pp0_iter9_reg;
        icmp_ln338_reg_1163_pp0_iter11_reg <= icmp_ln338_reg_1163_pp0_iter10_reg;
        icmp_ln338_reg_1163_pp0_iter12_reg <= icmp_ln338_reg_1163_pp0_iter11_reg;
        icmp_ln338_reg_1163_pp0_iter13_reg <= icmp_ln338_reg_1163_pp0_iter12_reg;
        icmp_ln338_reg_1163_pp0_iter14_reg <= icmp_ln338_reg_1163_pp0_iter13_reg;
        icmp_ln338_reg_1163_pp0_iter15_reg <= icmp_ln338_reg_1163_pp0_iter14_reg;
        icmp_ln338_reg_1163_pp0_iter16_reg <= icmp_ln338_reg_1163_pp0_iter15_reg;
        icmp_ln338_reg_1163_pp0_iter17_reg <= icmp_ln338_reg_1163_pp0_iter16_reg;
        icmp_ln338_reg_1163_pp0_iter18_reg <= icmp_ln338_reg_1163_pp0_iter17_reg;
        icmp_ln338_reg_1163_pp0_iter19_reg <= icmp_ln338_reg_1163_pp0_iter18_reg;
        icmp_ln338_reg_1163_pp0_iter20_reg <= icmp_ln338_reg_1163_pp0_iter19_reg;
        icmp_ln338_reg_1163_pp0_iter21_reg <= icmp_ln338_reg_1163_pp0_iter20_reg;
        icmp_ln338_reg_1163_pp0_iter22_reg <= icmp_ln338_reg_1163_pp0_iter21_reg;
        icmp_ln338_reg_1163_pp0_iter23_reg <= icmp_ln338_reg_1163_pp0_iter22_reg;
        icmp_ln338_reg_1163_pp0_iter24_reg <= icmp_ln338_reg_1163_pp0_iter23_reg;
        icmp_ln338_reg_1163_pp0_iter25_reg <= icmp_ln338_reg_1163_pp0_iter24_reg;
        icmp_ln338_reg_1163_pp0_iter26_reg <= icmp_ln338_reg_1163_pp0_iter25_reg;
        icmp_ln338_reg_1163_pp0_iter27_reg <= icmp_ln338_reg_1163_pp0_iter26_reg;
        icmp_ln338_reg_1163_pp0_iter2_reg <= icmp_ln338_reg_1163_pp0_iter1_reg;
        icmp_ln338_reg_1163_pp0_iter3_reg <= icmp_ln338_reg_1163_pp0_iter2_reg;
        icmp_ln338_reg_1163_pp0_iter4_reg <= icmp_ln338_reg_1163_pp0_iter3_reg;
        icmp_ln338_reg_1163_pp0_iter5_reg <= icmp_ln338_reg_1163_pp0_iter4_reg;
        icmp_ln338_reg_1163_pp0_iter6_reg <= icmp_ln338_reg_1163_pp0_iter5_reg;
        icmp_ln338_reg_1163_pp0_iter7_reg <= icmp_ln338_reg_1163_pp0_iter6_reg;
        icmp_ln338_reg_1163_pp0_iter8_reg <= icmp_ln338_reg_1163_pp0_iter7_reg;
        icmp_ln338_reg_1163_pp0_iter9_reg <= icmp_ln338_reg_1163_pp0_iter8_reg;
        m_diff_hi_V_reg_1229 <= {{m_diff_V_fu_559_p2[58:51]}};
        m_diff_hi_V_reg_1229_pp0_iter11_reg <= m_diff_hi_V_reg_1229;
        m_diff_hi_V_reg_1229_pp0_iter12_reg <= m_diff_hi_V_reg_1229_pp0_iter11_reg;
        m_diff_hi_V_reg_1229_pp0_iter13_reg <= m_diff_hi_V_reg_1229_pp0_iter12_reg;
        m_diff_hi_V_reg_1229_pp0_iter14_reg <= m_diff_hi_V_reg_1229_pp0_iter13_reg;
        m_diff_hi_V_reg_1229_pp0_iter15_reg <= m_diff_hi_V_reg_1229_pp0_iter14_reg;
        m_diff_hi_V_reg_1229_pp0_iter16_reg <= m_diff_hi_V_reg_1229_pp0_iter15_reg;
        m_diff_hi_V_reg_1229_pp0_iter17_reg <= m_diff_hi_V_reg_1229_pp0_iter16_reg;
        m_diff_hi_V_reg_1229_pp0_iter18_reg <= m_diff_hi_V_reg_1229_pp0_iter17_reg;
        m_diff_hi_V_reg_1229_pp0_iter19_reg <= m_diff_hi_V_reg_1229_pp0_iter18_reg;
        p_Result_29_reg_1127_pp0_iter10_reg <= p_Result_29_reg_1127_pp0_iter9_reg;
        p_Result_29_reg_1127_pp0_iter11_reg <= p_Result_29_reg_1127_pp0_iter10_reg;
        p_Result_29_reg_1127_pp0_iter12_reg <= p_Result_29_reg_1127_pp0_iter11_reg;
        p_Result_29_reg_1127_pp0_iter13_reg <= p_Result_29_reg_1127_pp0_iter12_reg;
        p_Result_29_reg_1127_pp0_iter14_reg <= p_Result_29_reg_1127_pp0_iter13_reg;
        p_Result_29_reg_1127_pp0_iter15_reg <= p_Result_29_reg_1127_pp0_iter14_reg;
        p_Result_29_reg_1127_pp0_iter16_reg <= p_Result_29_reg_1127_pp0_iter15_reg;
        p_Result_29_reg_1127_pp0_iter17_reg <= p_Result_29_reg_1127_pp0_iter16_reg;
        p_Result_29_reg_1127_pp0_iter18_reg <= p_Result_29_reg_1127_pp0_iter17_reg;
        p_Result_29_reg_1127_pp0_iter19_reg <= p_Result_29_reg_1127_pp0_iter18_reg;
        p_Result_29_reg_1127_pp0_iter20_reg <= p_Result_29_reg_1127_pp0_iter19_reg;
        p_Result_29_reg_1127_pp0_iter21_reg <= p_Result_29_reg_1127_pp0_iter20_reg;
        p_Result_29_reg_1127_pp0_iter22_reg <= p_Result_29_reg_1127_pp0_iter21_reg;
        p_Result_29_reg_1127_pp0_iter23_reg <= p_Result_29_reg_1127_pp0_iter22_reg;
        p_Result_29_reg_1127_pp0_iter24_reg <= p_Result_29_reg_1127_pp0_iter23_reg;
        p_Result_29_reg_1127_pp0_iter25_reg <= p_Result_29_reg_1127_pp0_iter24_reg;
        p_Result_29_reg_1127_pp0_iter26_reg <= p_Result_29_reg_1127_pp0_iter25_reg;
        p_Result_29_reg_1127_pp0_iter27_reg <= p_Result_29_reg_1127_pp0_iter26_reg;
        p_Result_29_reg_1127_pp0_iter2_reg <= p_Result_29_reg_1127_pp0_iter1_reg;
        p_Result_29_reg_1127_pp0_iter3_reg <= p_Result_29_reg_1127_pp0_iter2_reg;
        p_Result_29_reg_1127_pp0_iter4_reg <= p_Result_29_reg_1127_pp0_iter3_reg;
        p_Result_29_reg_1127_pp0_iter5_reg <= p_Result_29_reg_1127_pp0_iter4_reg;
        p_Result_29_reg_1127_pp0_iter6_reg <= p_Result_29_reg_1127_pp0_iter5_reg;
        p_Result_29_reg_1127_pp0_iter7_reg <= p_Result_29_reg_1127_pp0_iter6_reg;
        p_Result_29_reg_1127_pp0_iter8_reg <= p_Result_29_reg_1127_pp0_iter7_reg;
        p_Result_29_reg_1127_pp0_iter9_reg <= p_Result_29_reg_1127_pp0_iter8_reg;
        p_Result_32_reg_1187_pp0_iter2_reg <= p_Result_32_reg_1187;
        r_V_51_reg_1359 <= grp_fu_800_p2;
        r_exp_V_4_reg_1391 <= r_exp_V_4_fu_880_p3;
        ret_V_43_reg_1212 <= ret_V_43_fu_525_p3;
        ret_V_43_reg_1212_pp0_iter10_reg <= ret_V_43_reg_1212_pp0_iter9_reg;
        ret_V_43_reg_1212_pp0_iter11_reg <= ret_V_43_reg_1212_pp0_iter10_reg;
        ret_V_43_reg_1212_pp0_iter12_reg <= ret_V_43_reg_1212_pp0_iter11_reg;
        ret_V_43_reg_1212_pp0_iter13_reg <= ret_V_43_reg_1212_pp0_iter12_reg;
        ret_V_43_reg_1212_pp0_iter14_reg <= ret_V_43_reg_1212_pp0_iter13_reg;
        ret_V_43_reg_1212_pp0_iter15_reg <= ret_V_43_reg_1212_pp0_iter14_reg;
        ret_V_43_reg_1212_pp0_iter16_reg <= ret_V_43_reg_1212_pp0_iter15_reg;
        ret_V_43_reg_1212_pp0_iter17_reg <= ret_V_43_reg_1212_pp0_iter16_reg;
        ret_V_43_reg_1212_pp0_iter18_reg <= ret_V_43_reg_1212_pp0_iter17_reg;
        ret_V_43_reg_1212_pp0_iter19_reg <= ret_V_43_reg_1212_pp0_iter18_reg;
        ret_V_43_reg_1212_pp0_iter20_reg <= ret_V_43_reg_1212_pp0_iter19_reg;
        ret_V_43_reg_1212_pp0_iter21_reg <= ret_V_43_reg_1212_pp0_iter20_reg;
        ret_V_43_reg_1212_pp0_iter22_reg <= ret_V_43_reg_1212_pp0_iter21_reg;
        ret_V_43_reg_1212_pp0_iter23_reg <= ret_V_43_reg_1212_pp0_iter22_reg;
        ret_V_43_reg_1212_pp0_iter24_reg <= ret_V_43_reg_1212_pp0_iter23_reg;
        ret_V_43_reg_1212_pp0_iter25_reg <= ret_V_43_reg_1212_pp0_iter24_reg;
        ret_V_43_reg_1212_pp0_iter26_reg <= ret_V_43_reg_1212_pp0_iter25_reg;
        ret_V_43_reg_1212_pp0_iter5_reg <= ret_V_43_reg_1212;
        ret_V_43_reg_1212_pp0_iter6_reg <= ret_V_43_reg_1212_pp0_iter5_reg;
        ret_V_43_reg_1212_pp0_iter7_reg <= ret_V_43_reg_1212_pp0_iter6_reg;
        ret_V_43_reg_1212_pp0_iter8_reg <= ret_V_43_reg_1212_pp0_iter7_reg;
        ret_V_43_reg_1212_pp0_iter9_reg <= ret_V_43_reg_1212_pp0_iter8_reg;
        ret_V_44_reg_1261 <= ret_V_44_fu_635_p2;
        ret_V_44_reg_1261_pp0_iter12_reg <= ret_V_44_reg_1261;
        ret_V_44_reg_1261_pp0_iter13_reg <= ret_V_44_reg_1261_pp0_iter12_reg;
        ret_V_44_reg_1261_pp0_iter14_reg <= ret_V_44_reg_1261_pp0_iter13_reg;
        ret_V_45_reg_1272[25 : 0] <= ret_V_45_fu_641_p4[25 : 0];
ret_V_45_reg_1272[42 : 35] <= ret_V_45_fu_641_p4[42 : 35];
        ret_V_45_reg_1272_pp0_iter13_reg[25 : 0] <= ret_V_45_reg_1272[25 : 0];
ret_V_45_reg_1272_pp0_iter13_reg[42 : 35] <= ret_V_45_reg_1272[42 : 35];
        ret_V_45_reg_1272_pp0_iter14_reg[25 : 0] <= ret_V_45_reg_1272_pp0_iter13_reg[25 : 0];
ret_V_45_reg_1272_pp0_iter14_reg[42 : 35] <= ret_V_45_reg_1272_pp0_iter13_reg[42 : 35];
        ret_V_46_reg_1354 <= ret_V_46_fu_806_p2;
        select_ln253_reg_1146_pp0_iter10_reg <= select_ln253_reg_1146_pp0_iter9_reg;
        select_ln253_reg_1146_pp0_iter11_reg <= select_ln253_reg_1146_pp0_iter10_reg;
        select_ln253_reg_1146_pp0_iter12_reg <= select_ln253_reg_1146_pp0_iter11_reg;
        select_ln253_reg_1146_pp0_iter13_reg <= select_ln253_reg_1146_pp0_iter12_reg;
        select_ln253_reg_1146_pp0_iter14_reg <= select_ln253_reg_1146_pp0_iter13_reg;
        select_ln253_reg_1146_pp0_iter15_reg <= select_ln253_reg_1146_pp0_iter14_reg;
        select_ln253_reg_1146_pp0_iter16_reg <= select_ln253_reg_1146_pp0_iter15_reg;
        select_ln253_reg_1146_pp0_iter17_reg <= select_ln253_reg_1146_pp0_iter16_reg;
        select_ln253_reg_1146_pp0_iter18_reg <= select_ln253_reg_1146_pp0_iter17_reg;
        select_ln253_reg_1146_pp0_iter19_reg <= select_ln253_reg_1146_pp0_iter18_reg;
        select_ln253_reg_1146_pp0_iter20_reg <= select_ln253_reg_1146_pp0_iter19_reg;
        select_ln253_reg_1146_pp0_iter21_reg <= select_ln253_reg_1146_pp0_iter20_reg;
        select_ln253_reg_1146_pp0_iter22_reg <= select_ln253_reg_1146_pp0_iter21_reg;
        select_ln253_reg_1146_pp0_iter23_reg <= select_ln253_reg_1146_pp0_iter22_reg;
        select_ln253_reg_1146_pp0_iter24_reg <= select_ln253_reg_1146_pp0_iter23_reg;
        select_ln253_reg_1146_pp0_iter25_reg <= select_ln253_reg_1146_pp0_iter24_reg;
        select_ln253_reg_1146_pp0_iter26_reg <= select_ln253_reg_1146_pp0_iter25_reg;
        select_ln253_reg_1146_pp0_iter27_reg <= select_ln253_reg_1146_pp0_iter26_reg;
        select_ln253_reg_1146_pp0_iter2_reg <= select_ln253_reg_1146_pp0_iter1_reg;
        select_ln253_reg_1146_pp0_iter3_reg <= select_ln253_reg_1146_pp0_iter2_reg;
        select_ln253_reg_1146_pp0_iter4_reg <= select_ln253_reg_1146_pp0_iter3_reg;
        select_ln253_reg_1146_pp0_iter5_reg <= select_ln253_reg_1146_pp0_iter4_reg;
        select_ln253_reg_1146_pp0_iter6_reg <= select_ln253_reg_1146_pp0_iter5_reg;
        select_ln253_reg_1146_pp0_iter7_reg <= select_ln253_reg_1146_pp0_iter6_reg;
        select_ln253_reg_1146_pp0_iter8_reg <= select_ln253_reg_1146_pp0_iter7_reg;
        select_ln253_reg_1146_pp0_iter9_reg <= select_ln253_reg_1146_pp0_iter8_reg;
        tmp_18_reg_1303 <= {{table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0[41:2]}};
        tmp_18_reg_1303_pp0_iter16_reg <= tmp_18_reg_1303;
        tmp_18_reg_1303_pp0_iter17_reg <= tmp_18_reg_1303_pp0_iter16_reg;
        tmp_18_reg_1303_pp0_iter18_reg <= tmp_18_reg_1303_pp0_iter17_reg;
        tmp_18_reg_1303_pp0_iter19_reg <= tmp_18_reg_1303_pp0_iter18_reg;
        tmp_18_reg_1303_pp0_iter20_reg <= tmp_18_reg_1303_pp0_iter19_reg;
        tmp_reg_1386 <= ret_V_41_fu_849_p2[32'd106];
        tmp_s_reg_1224 <= {{grp_fu_536_p2[70:13]}};
        trunc_ln813_2_reg_1324 <= {{grp_fu_722_p2[92:57]}};
        trunc_ln813_reg_1197_pp0_iter2_reg <= trunc_ln813_reg_1197;
        trunc_ln813_reg_1197_pp0_iter3_reg <= trunc_ln813_reg_1197_pp0_iter2_reg;
        trunc_ln813_reg_1197_pp0_iter4_reg <= trunc_ln813_reg_1197_pp0_iter3_reg;
        trunc_ln813_reg_1197_pp0_iter5_reg <= trunc_ln813_reg_1197_pp0_iter4_reg;
        trunc_ln813_reg_1197_pp0_iter6_reg <= trunc_ln813_reg_1197_pp0_iter5_reg;
        trunc_ln813_reg_1197_pp0_iter7_reg <= trunc_ln813_reg_1197_pp0_iter6_reg;
        trunc_ln813_reg_1197_pp0_iter8_reg <= trunc_ln813_reg_1197_pp0_iter7_reg;
        trunc_ln813_reg_1197_pp0_iter9_reg <= trunc_ln813_reg_1197_pp0_iter8_reg;
        trunc_ln813_s_reg_1287 <= {{grp_fu_656_p2[78:59]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_reg_1132_pp0_iter26_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1347_3_reg_1376 <= add_ln1347_3_fu_855_p2;
        add_ln1347_4_reg_1381 <= add_ln1347_4_fu_861_p2;
        trunc_ln186_reg_1403 <= trunc_ln186_fu_903_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        f_Z3_reg_1267 <= table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1019_6_reg_1140 <= icmp_ln1019_6_fu_291_p2;
        icmp_ln1019_6_reg_1140_pp0_iter1_reg <= icmp_ln1019_6_reg_1140;
        icmp_ln1019_reg_1132 <= icmp_ln1019_fu_285_p2;
        icmp_ln1019_reg_1132_pp0_iter1_reg <= icmp_ln1019_reg_1132;
        icmp_ln338_reg_1163 <= icmp_ln338_fu_363_p2;
        icmp_ln338_reg_1163_pp0_iter1_reg <= icmp_ln338_reg_1163;
        isNeg_reg_1152 <= m_exp_fu_301_p2[32'd11];
        isNeg_reg_1152_pp0_iter1_reg <= isNeg_reg_1152;
        m_fix_l_reg_1181 <= {{r_V_49_fu_399_p3[70:7]}};
        p_Result_29_reg_1127 <= data_V_fu_259_p1[32'd63];
        p_Result_29_reg_1127_pp0_iter1_reg <= p_Result_29_reg_1127;
        p_Result_32_reg_1187 <= r_V_49_fu_399_p3[32'd70];
        select_ln253_reg_1146 <= select_ln253_fu_329_p3;
        select_ln253_reg_1146_pp0_iter1_reg <= select_ln253_reg_1146;
        sext_ln1488_reg_1176 <= sext_ln1488_fu_380_p1;
        sext_ln256_reg_1171[70 : 7] <= sext_ln256_fu_376_p1[70 : 7];
        trunc_ln813_reg_1197 <= trunc_ln813_fu_438_p1;
        ush_reg_1158 <= ush_fu_355_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_reg_1132_pp0_iter25_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln1347_3_reg_1371 <= trunc_ln1347_3_fu_815_p1;
        trunc_ln1347_reg_1366 <= trunc_ln1347_fu_811_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to27 = 1'b1;
    end else begin
        ap_idle_pp0_0to27 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to27 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1 = 1'b1;
    end else begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z3_V_fu_584_p4 = {{m_diff_V_fu_559_p2[42:35]}};

assign Z4_fu_594_p1 = m_diff_V_fu_559_p2[34:0];

assign Z4_ind_fu_598_p4 = {{m_diff_V_fu_559_p2[34:27]}};

assign add_ln1347_3_fu_855_p2 = (trunc_ln1347_2_fu_842_p3 + zext_ln1347_15_fu_839_p1);

assign add_ln1347_4_fu_861_p2 = (trunc_ln6_fu_832_p3 + zext_ln1347_14_fu_829_p1);

assign add_ln813_12_fu_759_p2 = (exp_Z2P_m_1_V_reg_1297_pp0_iter20_reg + zext_ln813_18_fu_756_p1);

assign add_ln813_fu_682_p2 = (ret_V_44_reg_1261_pp0_iter14_reg + zext_ln813_16_fu_679_p1);

assign and_ln1035_1_fu_1048_p2 = (xor_ln1019_fu_1043_p2 & or_ln1035_fu_1037_p2);

assign and_ln1035_2_fu_1096_p2 = (xor_ln1019_fu_1043_p2 & or_ln1035_2_fu_1090_p2);

assign and_ln1035_3_fu_1102_p2 = (icmp_ln1039_fu_973_p2 & and_ln1035_2_fu_1096_p2);

assign and_ln1035_fu_1032_p2 = (xor_ln338_fu_1027_p2 & icmp_ln1035_reg_1396);

assign and_ln211_fu_922_p2 = (xor_ln970_fu_917_p2 & icmp_ln1019_6_reg_1140_pp0_iter27_reg);

assign and_ln338_1_fu_1075_p2 = (xor_ln338_1_fu_1069_p2 & icmp_ln338_reg_1163_pp0_iter27_reg);

assign and_ln338_fu_1022_p2 = (or_ln338_fu_954_p2 & icmp_ln338_reg_1163_pp0_iter27_reg);

assign and_ln_fu_552_p3 = {{tmp_s_reg_1224}, {1'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((and_ln1035_3_fu_1102_p2[0:0] == 1'b1) ? 64'd0 : select_ln1019_fu_1062_p3);

assign bitcast_ln526_fu_1018_p1 = p_Result_34_fu_1008_p4;

assign data_V_fu_259_p1 = x;

assign e_frac_V_1_fu_323_p2 = (54'd0 - zext_ln294_fu_319_p1);

assign es_exp_V_fu_271_p4 = {{data_V_fu_259_p1[62:52]}};

assign es_sig_V_fu_281_p1 = data_V_fu_259_p1[51:0];

assign exp_Z1P_m_1_l_V_fu_768_p2 = (zext_ln813_19_fu_764_p1 + zext_ln1347_12_fu_752_p1);

assign exp_Z2P_m_1_V_fu_691_p2 = (zext_ln813_17_fu_687_p1 + zext_ln1347_fu_676_p1);

assign exp_Z2_m_1_V_fu_707_p4 = {{{Z2_V_reg_1234_pp0_iter15_reg}, {1'd0}}, {tmp_18_reg_1303}};

assign grp_fu_1116_p1 = 31'd23637;

assign grp_fu_656_p0 = grp_fu_656_p00;

assign grp_fu_656_p00 = ret_V_45_fu_641_p4;

assign grp_fu_656_p1 = grp_fu_656_p10;

assign grp_fu_656_p10 = ret_V_44_reg_1261;

assign grp_fu_722_p0 = grp_fu_722_p00;

assign grp_fu_722_p00 = exp_Z2_m_1_V_fu_707_p4;

assign grp_fu_722_p1 = grp_fu_722_p10;

assign grp_fu_722_p10 = exp_Z2P_m_1_V_reg_1297;

assign grp_fu_800_p0 = grp_fu_800_p00;

assign grp_fu_800_p00 = exp_Z1P_m_1_V_reg_1334;

assign grp_fu_800_p1 = grp_fu_800_p10;

assign grp_fu_800_p10 = exp_Z1_hi_V_reg_1339;

assign icmp_ln1003_fu_505_p2 = ((trunc_ln1003_fu_502_p1 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_6_fu_291_p2 = ((es_sig_V_fu_281_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_285_p2 = ((es_exp_V_fu_271_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_897_p2 = (($signed(tmp_25_fu_887_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_973_p2 = (($signed(r_exp_V_4_reg_1391) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign icmp_ln1654_fu_470_p2 = ((shl_ln_fu_462_p3 != sext_ln256_reg_1171) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_363_p2 = (($signed(m_exp_fu_301_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign isNeg_fu_337_p3 = m_exp_fu_301_p2[32'd11];

assign lhs_V_11_fu_819_p3 = {{ret_V_46_reg_1354}, {49'd0}};

assign lhs_V_8_fu_742_p5 = {{{{Z2_V_reg_1234_pp0_iter20_reg}, {1'd0}}, {tmp_18_reg_1303_pp0_iter20_reg}}, {2'd0}};

assign m_diff_V_fu_559_p2 = (trunc_ln813_reg_1197_pp0_iter9_reg - and_ln_fu_552_p3);

assign m_exp_fu_301_p2 = ($signed(zext_ln515_fu_297_p1) + $signed(12'd3073));

assign m_fix_hi_V_fu_416_p4 = {{r_V_49_fu_399_p3[70:55]}};

assign m_frac_l_V_fu_369_p3 = {{select_ln253_reg_1146}, {7'd0}};

assign or_ln1035_1_fu_1080_p2 = (icmp_ln338_reg_1163_pp0_iter27_reg | icmp_ln1035_reg_1396);

assign or_ln1035_2_fu_1090_p2 = (xor_ln1035_fu_1084_p2 | and_ln338_1_fu_1075_p2);

assign or_ln1035_fu_1037_p2 = (and_ln338_fu_1022_p2 | and_ln1035_fu_1032_p2);

assign or_ln214_fu_932_p2 = (x_is_pinf_fu_927_p2 | x_is_NaN_fu_912_p2);

assign or_ln338_fu_954_p2 = (icmp_ln1654_reg_1202_pp0_iter27_reg | icmp_ln1035_reg_1396);

assign out_exp_V_fu_978_p2 = (trunc_ln186_reg_1403 + 11'd1023);

assign p_Result_29_fu_263_p3 = data_V_fu_259_p1[32'd63];

assign p_Result_30_fu_307_p1 = data_V_fu_259_p1[51:0];

assign p_Result_31_fu_311_p3 = {{1'd1}, {p_Result_30_fu_307_p1}};

assign p_Result_33_fu_1001_p3 = ((tmp_reg_1386[0:0] == 1'b1) ? tmp_8_fu_983_p4 : tmp_9_fu_992_p4);

assign p_Result_34_fu_1008_p4 = {{{{1'd0}, {out_exp_V_fu_978_p2}}}, {p_Result_33_fu_1001_p3}};

assign p_Result_s_fu_495_p3 = grp_fu_1116_p3[32'd30];

assign r_V_37_fu_393_p2 = sext_ln256_fu_376_p1 << zext_ln1488_fu_383_p1;

assign r_V_39_fu_445_p2 = m_fix_l_reg_1181 << zext_ln1454_fu_442_p1;

assign r_V_40_fu_450_p2 = $signed(m_fix_l_reg_1181) >>> zext_ln1454_fu_442_p1;

assign r_V_49_fu_399_p3 = ((isNeg_reg_1152[0:0] == 1'b1) ? r_V_fu_387_p2 : r_V_37_fu_393_p2);

assign r_V_fu_387_p2 = $signed(sext_ln256_fu_376_p1) >>> zext_ln1488_fu_383_p1;

assign r_exp_V_4_fu_880_p3 = ((tmp_fu_867_p3[0:0] == 1'b1) ? ret_V_43_reg_1212_pp0_iter26_reg : r_exp_V_fu_875_p2);

assign r_exp_V_fu_875_p2 = ($signed(ret_V_43_reg_1212_pp0_iter26_reg) + $signed(13'd8191));

assign r_fu_618_p4 = {{table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1[25:16]}};

assign ret_V_41_fu_849_p2 = (lhs_V_11_fu_819_p3 + zext_ln1347_13_fu_826_p1);

assign ret_V_43_fu_525_p3 = ((p_Result_s_fu_495_p3[0:0] == 1'b1) ? select_ln1002_fu_517_p3 : ret_V_cast_fu_486_p4);

assign ret_V_44_fu_635_p2 = (zext_ln813_fu_628_p1 + zext_ln813_15_fu_631_p1);

assign ret_V_45_fu_641_p4 = {{{Z3_V_reg_1241_pp0_iter11_reg}, {9'd0}}, {f_Z3_reg_1267}};

assign ret_V_46_fu_806_p2 = (exp_Z1_V_reg_1329_pp0_iter25_reg + 58'd16);

assign ret_V_cast_fu_486_p4 = {{grp_fu_1116_p3[30:18]}};

assign ret_V_fu_511_p2 = (ret_V_cast_fu_486_p4 + 13'd1);

assign rhs_fu_475_p3 = {{p_Result_32_reg_1187_pp0_iter2_reg}, {18'd131072}};

assign select_ln1002_fu_517_p3 = ((icmp_ln1003_fu_505_p2[0:0] == 1'b1) ? ret_V_cast_fu_486_p4 : ret_V_fu_511_p2);

assign select_ln1019_fu_1062_p3 = ((icmp_ln1019_reg_1132_pp0_iter27_reg[0:0] == 1'b1) ? select_ln214_1_fu_946_p3 : select_ln1035_fu_1054_p3);

assign select_ln1035_fu_1054_p3 = ((and_ln1035_1_fu_1048_p2[0:0] == 1'b1) ? select_ln339_fu_965_p3 : bitcast_ln526_fu_1018_p1);

assign select_ln1523_fu_455_p3 = ((isNeg_reg_1152_pp0_iter1_reg[0:0] == 1'b1) ? r_V_39_fu_445_p2 : r_V_40_fu_450_p2);

assign select_ln214_1_fu_946_p3 = ((or_ln214_fu_932_p2[0:0] == 1'b1) ? select_ln214_fu_938_p3 : 64'd0);

assign select_ln214_fu_938_p3 = ((x_is_NaN_fu_912_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9218868437227405312);

assign select_ln253_fu_329_p3 = ((p_Result_29_fu_263_p3[0:0] == 1'b1) ? e_frac_V_1_fu_323_p2 : zext_ln294_fu_319_p1);

assign select_ln339_fu_965_p3 = ((tmp_26_fu_958_p3[0:0] == 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign sext_ln1488_fu_380_p1 = $signed(ush_reg_1158);

assign sext_ln1512_fu_351_p1 = $signed(sub_ln1512_fu_345_p2);

assign sext_ln256_fu_376_p1 = $signed(m_frac_l_V_fu_369_p3);

assign shl_ln_fu_462_p3 = {{select_ln1523_fu_455_p3}, {7'd0}};

assign sub_ln1512_fu_345_p2 = (11'd1023 - es_exp_V_fu_271_p4);

assign table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln541_fu_728_p1;

assign table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln541_8_fu_672_p1;

assign table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln541_7_fu_613_p1;

assign table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1 = zext_ln541_6_fu_608_p1;

assign tmp_25_fu_887_p4 = {{r_exp_V_4_fu_880_p3[12:10]}};

assign tmp_26_fu_958_p3 = select_ln253_reg_1146_pp0_iter27_reg[32'd53];

assign tmp_8_fu_983_p4 = {{add_ln1347_4_reg_1381[105:54]}};

assign tmp_9_fu_992_p4 = {{add_ln1347_3_reg_1376[104:53]}};

assign tmp_fu_867_p3 = ret_V_41_fu_849_p2[32'd106];

assign trunc_ln1003_fu_502_p1 = grp_fu_1116_p3[17:0];

assign trunc_ln1347_2_fu_842_p3 = {{trunc_ln1347_3_reg_1371}, {49'd0}};

assign trunc_ln1347_3_fu_815_p1 = ret_V_46_fu_806_p2[55:0];

assign trunc_ln1347_fu_811_p1 = ret_V_46_fu_806_p2[56:0];

assign trunc_ln186_fu_903_p1 = r_exp_V_4_fu_880_p3[10:0];

assign trunc_ln6_fu_832_p3 = {{trunc_ln1347_reg_1366}, {49'd0}};

assign trunc_ln813_fu_438_p1 = r_V_49_fu_399_p3[58:0];

assign ush_fu_355_p3 = ((isNeg_fu_337_p3[0:0] == 1'b1) ? sext_ln1512_fu_351_p1 : m_exp_fu_301_p2);

assign x_is_NaN_fu_912_p2 = (xor_ln1023_fu_907_p2 & icmp_ln1019_reg_1132_pp0_iter27_reg);

assign x_is_pinf_fu_927_p2 = (icmp_ln1019_reg_1132_pp0_iter27_reg & and_ln211_fu_922_p2);

assign xor_ln1019_fu_1043_p2 = (icmp_ln1019_reg_1132_pp0_iter27_reg ^ 1'd1);

assign xor_ln1023_fu_907_p2 = (icmp_ln1019_6_reg_1140_pp0_iter27_reg ^ 1'd1);

assign xor_ln1035_fu_1084_p2 = (or_ln1035_1_fu_1080_p2 ^ 1'd1);

assign xor_ln338_1_fu_1069_p2 = (or_ln338_fu_954_p2 ^ 1'd1);

assign xor_ln338_fu_1027_p2 = (icmp_ln338_reg_1163_pp0_iter27_reg ^ 1'd1);

assign xor_ln970_fu_917_p2 = (p_Result_29_reg_1127_pp0_iter27_reg ^ 1'd1);

assign zext_ln1347_12_fu_752_p1 = lhs_V_8_fu_742_p5;

assign zext_ln1347_13_fu_826_p1 = r_V_51_reg_1359;

assign zext_ln1347_14_fu_829_p1 = r_V_51_reg_1359;

assign zext_ln1347_15_fu_839_p1 = r_V_51_reg_1359;

assign zext_ln1347_fu_676_p1 = ret_V_45_reg_1272_pp0_iter14_reg;

assign zext_ln1454_fu_442_p1 = $unsigned(sext_ln1488_reg_1176);

assign zext_ln1488_fu_383_p1 = $unsigned(sext_ln1488_fu_380_p1);

assign zext_ln294_fu_319_p1 = p_Result_31_fu_311_p3;

assign zext_ln515_fu_297_p1 = es_exp_V_fu_271_p4;

assign zext_ln541_6_fu_608_p1 = Z4_ind_fu_598_p4;

assign zext_ln541_7_fu_613_p1 = Z3_V_fu_584_p4;

assign zext_ln541_8_fu_672_p1 = Z2_V_reg_1234_pp0_iter13_reg;

assign zext_ln541_fu_728_p1 = m_diff_hi_V_reg_1229_pp0_iter19_reg;

assign zext_ln813_15_fu_631_p1 = r_fu_618_p4;

assign zext_ln813_16_fu_679_p1 = trunc_ln813_s_reg_1287;

assign zext_ln813_17_fu_687_p1 = add_ln813_fu_682_p2;

assign zext_ln813_18_fu_756_p1 = trunc_ln813_2_reg_1324;

assign zext_ln813_19_fu_764_p1 = add_ln813_12_fu_759_p2;

assign zext_ln813_fu_628_p1 = Z4_reg_1246;

always @ (posedge ap_clk) begin
    sext_ln256_reg_1171[6:0] <= 7'b0000000;
    ret_V_45_reg_1272[34:26] <= 9'b000000000;
    ret_V_45_reg_1272_pp0_iter13_reg[34:26] <= 9'b000000000;
    ret_V_45_reg_1272_pp0_iter14_reg[34:26] <= 9'b000000000;
end

endmodule //Bert_layer_exp_generic_double_s
