
generated/rv32mi-p-lh-misaligned:     file format elf32-littleriscv


Disassembly of section .text.init:

00000000 <_start>:
   0:	00000093          	li	ra,0
   4:	00000113          	li	sp,0
   8:	00000193          	li	gp,0
   c:	00000213          	li	tp,0
  10:	00000293          	li	t0,0
  14:	00000313          	li	t1,0
  18:	00000393          	li	t2,0
  1c:	00000413          	li	s0,0
  20:	00000493          	li	s1,0
  24:	00000513          	li	a0,0
  28:	00000593          	li	a1,0
  2c:	00000613          	li	a2,0
  30:	00000693          	li	a3,0
  34:	00000713          	li	a4,0
  38:	00000793          	li	a5,0
  3c:	00000813          	li	a6,0
  40:	00000893          	li	a7,0
  44:	00000913          	li	s2,0
  48:	00000993          	li	s3,0
  4c:	00000a13          	li	s4,0
  50:	00000a93          	li	s5,0
  54:	00000b13          	li	s6,0
  58:	00000b93          	li	s7,0
  5c:	00000c13          	li	s8,0
  60:	00000c93          	li	s9,0
  64:	00000d13          	li	s10,0
  68:	00000d93          	li	s11,0
  6c:	00000e13          	li	t3,0
  70:	00000e93          	li	t4,0
  74:	00000f13          	li	t5,0
  78:	00000f93          	li	t6,0
  7c:	00000297          	auipc	t0,0x0
  80:	05828293          	addi	t0,t0,88 # d4 <mtvec_handler>
  84:	30529073          	csrw	mtvec,t0

00000088 <test_2>:
  88:	00200193          	li	gp,2
  8c:	20100793          	li	a5,513
  90:	15000093          	li	ra,336
  94:	00009703          	lh	a4,0(ra)
  98:	20100393          	li	t2,513
  9c:	02771063          	bne	a4,t2,bc <fail>

000000a0 <test_3>:
  a0:	00300193          	li	gp,3
  a4:	30200793          	li	a5,770
  a8:	15000093          	li	ra,336
  ac:	00109703          	lh	a4,1(ra)
  b0:	30200393          	li	t2,770
  b4:	00771463          	bne	a4,t2,bc <fail>
  b8:	00301863          	bne	zero,gp,c8 <pass>

000000bc <fail>:
  bc:	00100e13          	li	t3,1
  c0:	00200e93          	li	t4,2
  c4:	0000006f          	j	c4 <fail+0x8>

000000c8 <pass>:
  c8:	00100e13          	li	t3,1
  cc:	00100e93          	li	t4,1
  d0:	0000006f          	j	d0 <pass+0x8>

000000d4 <mtvec_handler>:
  d4:	00400293          	li	t0,4
  d8:	34202373          	csrr	t1,mcause
  dc:	fe6290e3          	bne	t0,t1,bc <fail>
  e0:	00078713          	mv	a4,a5
  e4:	341022f3          	csrr	t0,mepc
  e8:	00428293          	addi	t0,t0,4
  ec:	34129073          	csrw	mepc,t0
  f0:	30200073          	mret
  f4:	c0001073          	unimp
  f8:	0000                	unimp
  fa:	0000                	unimp

Disassembly of section .data:

00000150 <begin_signature>:
 150:	0201                	addi	tp,tp,0
 152:	00000403          	lb	s0,0(zero) # 0 <_start>
 156:	0000                	unimp
 158:	0000                	unimp
 15a:	0000                	unimp
 15c:	0000                	unimp
 15e:	0000                	unimp
