git clone --depth 1 --no-tags https://github.com/forgetable233/my_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559461951
git clone --depth 1 --no-tags https://github.com/Pavel-chemist/ecm16-ttl_simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558535720
git clone --depth 1 --no-tags https://github.com/siddharth062022/LSREGISTER_4BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557094173
git clone --depth 1 --no-tags https://github.com/udif/Asteroids_DE10_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560153904
git clone --depth 1 --no-tags https://github.com/ssneeraj23/COA_KGPRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556560104
git clone --depth 1 --no-tags https://github.com/saradaria/Calculator_de_buzunar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560859657
git clone --depth 1 --no-tags https://github.com/hosaka-research/tangnano9k-spectrogram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561566384
git clone --depth 1 --no-tags https://github.com/circuitmaster/JPEG-Hardware-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562230227
git clone --depth 1 --no-tags https://github.com/JiDuQiu/random_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562172021
git clone --depth 1 --no-tags https://github.com/sotblad/microprocessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559302012
git clone --depth 1 --no-tags https://github.com/TinyTapeout/sssummarizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561587134
git clone --depth 1 --no-tags https://github.com/ZhipengFan1407/FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560252415
git clone --depth 1 --no-tags https://github.com/ghj1222/cpu-for-nscscc2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563318225
git clone --depth 1 --no-tags https://github.com/usmank11/SAP-1-8bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557601242
git clone --depth 1 --no-tags https://github.com/Ahmed-ata112/Adders-Mania.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558342051
git clone --depth 1 --no-tags https://github.com/tyxiumud/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556262976
git clone --depth 1 --no-tags https://github.com/siddharth062022/JK_FLIPFLOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557093914
git clone --depth 1 --no-tags https://github.com/2321073241/tanxiaochen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559128890
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/Multi_Level_Cache_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561335950
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec09-mem-rtest-queues.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558966470
git clone --depth 1 --no-tags https://github.com/JINAY08/Serial-Peripheral-Interface-Protocol-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556837247
git clone --depth 1 --no-tags https://github.com/patel-soham/dynamic-pattern-detector-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560567654
git clone --depth 1 --no-tags https://github.com/youngthinker-0/cheeseSnowLeopard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559084901
git clone --depth 1 --no-tags https://github.com/blaykemac/Pendulum-Mimicker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560384951
git clone --depth 1 --no-tags https://github.com/euni00/capStoneDesign_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560305070
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de10standard_audio_player_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559601938
git clone --depth 1 --no-tags https://github.com/YukunXue/C906_Gensys2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563401315
git clone --depth 1 --no-tags https://github.com/Wang-Nachuan/UIUC-Computer_Organization_and_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557672563
git clone --depth 1 --no-tags https://github.com/YoboySahil/Memory-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562268175
git clone --depth 1 --no-tags https://github.com/joshual-xlnx/xup_fpga_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562671105
git clone --depth 1 --no-tags https://github.com/4DV4NC3M3N7/Multicore_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560919010
git clone --depth 1 --no-tags https://github.com/joker-zz/shiyanke.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558863557
git clone --depth 1 --no-tags https://github.com/itshamidreza/A_Simple_SR_Flip_Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560608872
git clone --depth 1 --no-tags https://github.com/SachinthaMadhushanka/8-bit-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558428398
git clone --depth 1 --no-tags https://github.com/w43322/single-cycle-armv7-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561226713
git clone --depth 1 --no-tags https://github.com/Archer-du/ComputerOrganizationDesign-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561607718
git clone --depth 1 --no-tags https://github.com/patel-soham/interrupt-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562014330
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/ASICs_Design_Diploma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560595690
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Verilog-Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557117095
git clone --depth 1 --no-tags https://github.com/abhay-og/PipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556354363
git clone --depth 1 --no-tags https://github.com/Yuki-8c3/SUStech-CS201-monocyclicCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562054392
git clone --depth 1 --no-tags https://github.com/melchisedech333/verilog-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560510330
git clone --depth 1 --no-tags https://github.com/hsinanko/verilog_Sobel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562024109
git clone --depth 1 --no-tags https://github.com/quantumxiaol/-Computer-System-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558697068
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/CHIP1_TAPEOUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558919489
git clone --depth 1 --no-tags https://github.com/siddharth062022/D_LATCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557093180
git clone --depth 1 --no-tags https://github.com/julisaverdejo/proyecto_pic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558132740
git clone --depth 1 --no-tags https://github.com/Abd-ELrahmanHamza/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558649543
git clone --depth 1 --no-tags https://github.com/gatecat/fabulous_mpw0gf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561298813
git clone --depth 1 --no-tags https://github.com/markyasser/Five-stages-pipeline-processsor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562415617
git clone --depth 1 --no-tags https://github.com/Sheldon38/ABM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559958926
git clone --depth 1 --no-tags https://github.com/qqnemo30/EnderChest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559494484
git clone --depth 1 --no-tags https://github.com/Vijayn25/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562413725
git clone --depth 1 --no-tags https://github.com/CodeBreaker44/Median-Filter-Pipline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556419485
git clone --depth 1 --no-tags https://github.com/jimmyb08901017/LittleFunctions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559510263
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/tt2-AvalonSemi-5401.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558356534
git clone --depth 1 --no-tags https://github.com/hamin-shim/verilog_digital_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556827085
git clone --depth 1 --no-tags https://github.com/sbasu3/caravel_spork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561722055
git clone --depth 1 --no-tags https://github.com/HuapengZhou/SEU_CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558323718
git clone --depth 1 --no-tags https://github.com/rezoan-eee20/Implementation-of-an-Artificial-Neural-Network-on-FPGA-for-Handwritten-Digits-Recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559401524
git clone --depth 1 --no-tags https://github.com/itshamidreza/A_simple_D_Flop_Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559986551
git clone --depth 1 --no-tags https://github.com/mvsharikrishna/coin-dispenser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559813803
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/VLSI-Adders-Mania.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561356885
git clone --depth 1 --no-tags https://github.com/siddharth062022/DECODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557090295
git clone --depth 1 --no-tags https://github.com/siddharth062022/UPCOUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557094485
git clone --depth 1 --no-tags https://github.com/wueesmic/kv260_lvdsspi_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561730197
git clone --depth 1 --no-tags https://github.com/Jerx2y/RISCV-CPU-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559083641
git clone --depth 1 --no-tags https://github.com/siddharth062022/ALU-8BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557089311
git clone --depth 1 --no-tags https://github.com/siddharth062022/D_FLIPFLOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557092804
git clone --depth 1 --no-tags https://github.com/siddharth062022/DOWNCOUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557093554
git clone --depth 1 --no-tags https://github.com/arianniakan/ComputerArchLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557246030
git clone --depth 1 --no-tags https://github.com/efabless/grapevine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556942304
git clone --depth 1 --no-tags https://github.com/PaperL/RISC-V_CPU_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558765093
git clone --depth 1 --no-tags https://github.com/Tjemmmic/ArtificalNeuralNetwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561885053
git clone --depth 1 --no-tags https://github.com/siddharth062022/FULL_ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563377522
git clone --depth 1 --no-tags https://github.com/dsplover/Frequency_meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561000389
git clone --depth 1 --no-tags https://github.com/harihitode/migtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563248334
git clone --depth 1 --no-tags https://github.com/YoussefBR/verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560171217
git clone --depth 1 --no-tags https://github.com/androny1012/Elegant-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558155132
git clone --depth 1 --no-tags https://github.com/soronpo/mydsn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560593349
git clone --depth 1 --no-tags https://github.com/KanishR1/4_bit_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561102482
git clone --depth 1 --no-tags https://github.com/noemiabril/ZX-Spectrum_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557869277
git clone --depth 1 --no-tags https://github.com/microway199x/RTL-language-BSVstudyexercise-micro-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559225528
git clone --depth 1 --no-tags https://github.com/parthokr/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558564356
git clone --depth 1 --no-tags https://github.com/rinabekolli/Detyra2-AK-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556791010
git clone --depth 1 --no-tags https://github.com/OrestShvets/aparatni_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557484303
git clone --depth 1 --no-tags https://github.com/MaestroHello/Labs-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557461357
git clone --depth 1 --no-tags https://github.com/tarush-s/RISC-V-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561258438
git clone --depth 1 --no-tags https://github.com/ricardothadeu/SAP-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561507218
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/URT_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562287196
git clone --depth 1 --no-tags https://github.com/padhi-bisesh/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562223072
git clone --depth 1 --no-tags https://github.com/JiDuQiu/sec_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562183738
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab06-Unix-Time-Converter-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562867619
git clone --depth 1 --no-tags https://github.com/Antonia2000/-LFSR-Counter-with-Loadable-Input.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563313260
git clone --depth 1 --no-tags https://github.com/AnasIbrahim1/Vending_machine_arch_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556743907
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECE_exp9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558205918
git clone --depth 1 --no-tags https://github.com/cyprienh/VHDL_Ethernet_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558239969
