<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>medium_emulator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>medium_emulator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>534c7e7e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>medium_emulator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>534c7e7e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d42939b8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/medium_emulator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_534c7e7e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/medium_emulator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/medium_emulator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d42939b8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Medium Emulator</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">medium_emulator_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>medium_emulator_v1.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-20T11:21:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b1efbc9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a02a07f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36e13e5_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2afe89c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54304c28_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a64d878_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36fa9e45_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ca26bea_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44ed0a45_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3edb5731_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@204d073e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6928caee_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@577ea82d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25888bf9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30ea2a0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@223bb698_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@679ae6d2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bc85e61_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@560a96ab_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12f3f037_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28c29393_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17eda7b3_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c4f1db6_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dce0dd1_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@220f66b2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d73c0fd_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ab21f06_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77a13931_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ee92ee_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c76adef_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75c4054_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ef22698_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c82e1e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c0f27ba_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a919743_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@312b497d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ce7aba4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78d5070f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7361685a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78de0cb3_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29c97a0f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23e8ee0f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f747694_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@569501ba_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@422789a1_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@82f2f36_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f8a7ab7_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f4047be_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a9bea4d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7da2cb23_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d51f95b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17ada226_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fa3d671_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1314109e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@650796cf_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fc9e865_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6087ecb8_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54445e13_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b4bda37_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c0c4b69_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6616bf35_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a726f20_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18871ec5_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4792d36b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f2de5c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69bd3731_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15be28d8_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49d88bd1_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63278960_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11f255aa_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5942e896_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ee69a57_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53bf4bb1_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@588a3e84_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@706d980c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@602c4056_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@165c9f01_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d3d6880_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d4bec65_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68172920_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21587987_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12d50e89_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76ecb69b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@236eaeb2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23c8b9f9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18d74a0c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@419e008e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9ae9e87_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e9e7ba1_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@164886da_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73ef9941_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c97128b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5336396d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8506d7_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@249cd6c3_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24dbd63d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54ba0d4f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47af1d5_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@431b73da_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52018b70_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42ed319f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@510f67fe_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5039119e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29c65a7b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67049cfe_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69f4dfef_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f6b8e4a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2871db5e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aee858a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5293d98c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@777dd686_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ccffcd2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b1a470a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ea13601_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19bbb198_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42b32aee_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/medium_emulator_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="29a15928"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3837fca6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="107e6507"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="140b9c35"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="00c8a9e3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
