
;; Function unlock_buffer (unlock_buffer, funcdef_no=2, decl_uid=1390, cgraph_uid=3, symbol_order=8)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 6:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 10:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 15:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=4,overall=22,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=5,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 19:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 21:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 22:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 26:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3
EBB 4 5

********** Pseudo live ranges #1: **********

  BB 5
   Insn 30: point = 0, n_alt = -1
  BB 4
   Insn 26: point = 0, n_alt = 0
   Insn 25: point = 0, n_alt = 0
   Insn 24: point = 0, n_alt = -2
   Insn 23: point = 1, n_alt = 0
   Insn 22: point = 2, n_alt = 0
   Insn 21: point = 2, n_alt = 0
   Insn 20: point = 4, n_alt = 0
   Insn 19: point = 5, n_alt = 8
   Insn 18: point = 6, n_alt = 0
  BB 3
   Insn 15: point = 8, n_alt = 0
   Insn 14: point = 8, n_alt = 0
   Insn 13: point = 8, n_alt = -2
   Insn 12: point = 8, n_alt = 0
   Insn 11: point = 9, n_alt = 0
   Insn 10: point = 10, n_alt = 0
  BB 2
   Insn 8: point = 11, n_alt = -1
   Insn 7: point = 11, n_alt = 0
   Insn 6: point = 12, n_alt = 4
   Insn 5: point = 14, n_alt = 0
   Insn 31: point = 15, n_alt = 0
 r82: [0..15]
 r83: [11..12]
 r84: [1..2]
 r85: [13..14]
 r86: [8..9]
 r87: [5..6]
 r88: [3..4]
Compressing live ranges: from 16 to 12 - 75%
Ranges after the compression:
 r82: [0..11]
 r83: [8..9]
 r84: [0..1]
 r85: [10..11]
 r86: [6..7]
 r87: [4..5]
 r88: [2..3]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=16)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 31
changing reg in insn 24
changing reg in insn 13
changing reg in insn 11
changing reg in insn 6
changing reg in insn 7
changing reg in insn 21
changing reg in insn 23
changing reg in insn 5
changing reg in insn 6
changing reg in insn 11
changing reg in insn 12
changing reg in insn 18
changing reg in insn 19
changing reg in insn 20
changing reg in insn 21
deleting insn with uid = 13.
deleting insn with uid = 24.
starting the processing of deferred insns
ending the processing of deferred insns


unlock_buffer

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 3 [bx] 7 [sp] 17 [flags]
;;  ref usage 	r0={9d,6u} r1={3d} r2={3d} r3={1d,3u} r7={7d,20u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1e} r17={9d,1u} r18={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} 
;;    total ref usage 193{162d,30u,1e} in 19{17 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 31 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 31 3 2 2 (parallel [
            (set (reg:SI 3 bx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 31 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 0 ax [85])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [9 bh+0 S4 A32])) "drivers/blk_drv/hd.c":93:9 75 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:QI 0 ax [orig:83 _1 ] [83])
        (mem:QI (plus:SI (reg/f:SI 0 ax [85])
                (const_int 13 [0xd])) [0 bh_5(D)->b_lock+0 S1 A8])) "drivers/blk_drv/hd.c":93:9 77 {*movqi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:83 _1 ] [83])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":93:5 5 {*cmpqi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) "drivers/blk_drv/hd.c":93:5 806 {*jcc}
     (nil)
 -> 16)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":94:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 11 10 12 3 (set (reg/f:SI 0 ax [86])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC0") [flags 0x2]  <var_decl 0x7733361c2000 *.LC0>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":94:3 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC0") [flags 0x2]  <var_decl 0x7733361c2000 *.LC0>)
        (nil)))
(insn 12 11 14 3 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [86])) "drivers/blk_drv/hd.c":94:3 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 14 12 15 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printk") [flags 0x41]  <function_decl 0x773336118900 printk>) [0 printk S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":94:3 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 15 14 16 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":94:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 16 15 17 4 2 (nil) [1 uses])
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg/f:SI 0 ax [87])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [9 bh+0 S4 A32])) "drivers/blk_drv/hd.c":95:13 75 {*movsi_internal}
     (nil))
(insn 19 18 20 4 (set (mem:QI (plus:SI (reg/f:SI 0 ax [87])
                (const_int 13 [0xd])) [0 bh_5(D)->b_lock+0 S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":95:13 77 {*movqi_internal}
     (nil))
(insn 20 19 21 4 (set (reg/f:SI 0 ax [88])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [9 bh+0 S4 A32])) "drivers/blk_drv/hd.c":96:2 75 {*movsi_internal}
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg/f:SI 0 ax [orig:84 _2 ] [84])
                (plus:SI (reg/f:SI 0 ax [88])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":96:2 209 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (reg/f:SI 16 argp) [9 bh+0 S4 A32])
            (const_int 16 [0x10]))
        (nil)))
(insn 22 21 23 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":96:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 23 22 25 4 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [15  S4 A32])
        (reg/f:SI 0 ax [orig:84 _2 ] [84])) "drivers/blk_drv/hd.c":96:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 25 23 26 4 (call (mem:QI (symbol_ref:SI ("wake_up") [flags 0x41]  <function_decl 0x77333613e300 wake_up>) [0 wake_up S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":96:2 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 26 25 29 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":96:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(note 29 26 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 32 5 (const_int 0 [0]) "drivers/blk_drv/hd.c":97:1 843 {nop}
     (nil))
(note 32 30 0 NOTE_INSN_DELETED)

;; Function end_request (end_request, funcdef_no=3, decl_uid=1393, cgraph_uid=4, symbol_order=9)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 6:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 8:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =Q  (1) Q {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 16:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 20:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 23:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 26:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 29:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 34:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 38:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 42:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-4)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 45:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 49:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 52:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 54:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 55:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 58:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 59:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 60:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) =r  (1) g {*movsi_internal} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 66:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 67:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 68:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 69:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 71:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 72:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 73:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 74:  (0) m  (1) re {*movsi_internal}
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3
EBB 4 5
EBB 6 7

********** Pseudo live ranges #1: **********

  BB 7
   Insn 78: point = 0, n_alt = -1
  BB 6
   Insn 74: point = 0, n_alt = 1
   Insn 73: point = 1, n_alt = 0
   Insn 72: point = 3, n_alt = 0
   Insn 71: point = 5, n_alt = 0
   Insn 70: point = 7, n_alt = 0
   Insn 69: point = 8, n_alt = 1
   Insn 68: point = 9, n_alt = 0
   Insn 67: point = 11, n_alt = 0
   Insn 66: point = 12, n_alt = 0
   Insn 65: point = 12, n_alt = 0
   Insn 64: point = 12, n_alt = -2
   Insn 63: point = 12, n_alt = 0
   Insn 62: point = 13, n_alt = -2
   Insn 61: point = 15, n_alt = 0
   Insn 60: point = 16, n_alt = 0
   Insn 59: point = 16, n_alt = 0
   Insn 58: point = 16, n_alt = 0
   Insn 57: point = 16, n_alt = -2
   Insn 56: point = 16, n_alt = 0
   Insn 55: point = 17, n_alt = 0
   Insn 54: point = 17, n_alt = 0
   Insn 53: point = 19, n_alt = 0
   Insn 52: point = 21, n_alt = 0
  BB 5
   Insn 49: point = 23, n_alt = 0
   Insn 48: point = 23, n_alt = 0
   Insn 47: point = 23, n_alt = -2
   Insn 46: point = 23, n_alt = 0
   Insn 45: point = 24, n_alt = 0
   Insn 44: point = 25, n_alt = 0
   Insn 43: point = 26, n_alt = 0
   Insn 42: point = 27, n_alt = 0
   Insn 41: point = 27, n_alt = 0
   Insn 40: point = 29, n_alt = 0
   Insn 39: point = 31, n_alt = 0
   Insn 38: point = 32, n_alt = 0
   Insn 37: point = 34, n_alt = 0
   Insn 36: point = 36, n_alt = 0
   Insn 35: point = 38, n_alt = 0
   Insn 34: point = 39, n_alt = 0
   Insn 33: point = 39, n_alt = 0
   Insn 32: point = 39, n_alt = -2
   Insn 31: point = 39, n_alt = 0
   Insn 30: point = 40, n_alt = 0
   Insn 29: point = 41, n_alt = 0
  BB 4
   Insn 27: point = 42, n_alt = -1
   Insn 26: point = 42, n_alt = 1
  BB 3
   Insn 23: point = 43, n_alt = 0
   Insn 22: point = 43, n_alt = 0
   Insn 21: point = 43, n_alt = 0
   Insn 20: point = 44, n_alt = 0
   Insn 19: point = 44, n_alt = 0
   Insn 18: point = 46, n_alt = 0
   Insn 17: point = 48, n_alt = 0
   Insn 16: point = 49, n_alt = 8
   Insn 15: point = 50, n_alt = 0
   Insn 14: point = 52, n_alt = 0
   Insn 13: point = 53, n_alt = 0
   Insn 12: point = 55, n_alt = 0
   Insn 11: point = 57, n_alt = 0
  BB 2
   Insn 9: point = 59, n_alt = -1
   Insn 8: point = 59, n_alt = 0
   Insn 7: point = 60, n_alt = 0
   Insn 6: point = 62, n_alt = 0
   Insn 5: point = 64, n_alt = 0
   Insn 79: point = 65, n_alt = 0
 r82: [2..65]
 r83: [61..62]
 r84: [59..60]
 r85: [54..55]
 r86: [49..53]
 r87: [49..50]
 r88: [45..46]
 r89: [43..44]
 r90: [35..36]
 r91: [33..34]
 r92: [26..32]
 r93: [28..29]
 r94: [25..27]
 r95: [18..19]
 r96: [16..17]
 r97: [8..9]
 r98: [4..5]
 r99: [0..3]
 r100: [63..64]
 r101: [56..57]
 r102: [51..52]
 r103: [47..48]
 r104: [39..40]
 r105: [37..38]
 r106: [30..31]
 r107: [23..24]
 r108: [20..21]
 r109: [12..13]
 r110: [14..15]
 r111: [10..11]
 r112: [6..7]
 r113: [0..1]
Compressing live ranges: from 66 to 58 - 87%
Ranges after the compression:
 r82: [2..57]
 r83: [54..55]
 r84: [52..53]
 r85: [48..49]
 r86: [44..47]
 r87: [44..45]
 r88: [40..41]
 r89: [38..39]
 r90: [32..33]
 r91: [30..31]
 r92: [24..29]
 r93: [26..27]
 r94: [24..25]
 r95: [18..19]
 r96: [16..17]
 r97: [8..9]
 r98: [4..5]
 r99: [0..3]
 r100: [56..57]
 r101: [50..51]
 r102: [46..47]
 r103: [42..43]
 r104: [36..37]
 r105: [34..35]
 r106: [28..29]
 r107: [22..23]
 r108: [20..21]
 r109: [12..13]
 r110: [14..15]
 r111: [10..11]
 r112: [6..7]
 r113: [0..1]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=16)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 79
changing reg in insn 73
changing reg in insn 70
changing reg in insn 67
changing reg in insn 64
changing reg in insn 61
changing reg in insn 57
changing reg in insn 52
changing reg in insn 47
changing reg in insn 45
changing reg in insn 39
changing reg in insn 35
changing reg in insn 32
changing reg in insn 30
changing reg in insn 17
changing reg in insn 11
changing reg in insn 5
changing reg in insn 6
changing reg in insn 7
changing reg in insn 7
changing reg in insn 8
changing reg in insn 12
changing reg in insn 13
changing reg in insn 13
changing reg in insn 16
changing reg in insn 15
changing reg in insn 16
changing reg in insn 18
changing reg in insn 19
changing reg in insn 19
changing reg in insn 21
changing reg in insn 36
changing reg in insn 37
changing reg in insn 37
changing reg in insn 38
changing reg in insn 38
changing reg in insn 43
changing reg in insn 40
changing reg in insn 41
changing reg in insn 41
changing reg in insn 44
changing reg in insn 53
changing reg in insn 54
changing reg in insn 54
changing reg in insn 56
changing reg in insn 68
changing reg in insn 69
changing reg in insn 71
changing reg in insn 72
changing reg in insn 72
changing reg in insn 74
changing reg in insn 5
changing reg in insn 6
changing reg in insn 11
changing reg in insn 12
changing reg in insn 14
changing reg in insn 17
changing reg in insn 18
changing reg in insn 30
changing reg in insn 31
changing reg in insn 35
changing reg in insn 36
changing reg in insn 39
changing reg in insn 40
changing reg in insn 45
changing reg in insn 46
changing reg in insn 52
changing reg in insn 53
changing reg in insn 62
changing reg in insn 63
changing reg in insn 61
changing reg in insn 62
changing reg in insn 67
changing reg in insn 68
changing reg in insn 70
changing reg in insn 71
changing reg in insn 73
changing reg in insn 74
deleting insn with uid = 15.
deleting insn with uid = 32.
deleting insn with uid = 47.
deleting insn with uid = 57.
deleting insn with uid = 62.
deleting insn with uid = 64.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 22.
verify found no changes in insn with uid = 33.
verify found no changes in insn with uid = 48.
verify found no changes in insn with uid = 58.
verify found no changes in insn with uid = 65.


end_request

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 17 [flags]
;;  ref usage 	r0={32d,26u} r1={9d,3u} r2={6d} r3={1d,16u} r7={18d,41u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r17={19d,2u} r18={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} 
;;    total ref usage 498{410d,88u,0e} in 60{55 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 79 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 79 3 2 2 (parallel [
            (set (reg:SI 3 bx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 79 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 0 ax [100])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":101:6 75 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 0 ax [orig:83 _1 ] [83])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [100])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":101:6 75 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 0 ax [orig:84 _2 ] [84])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:83 _1 ] [83])
                (const_int 28 [0x1c])) [9 _1->bh+0 S4 A32])) "drivers/blk_drv/hd.c":101:13 75 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:84 _2 ] [84])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":101:5 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "drivers/blk_drv/hd.c":101:5 806 {*jcc}
     (nil)
 -> 24)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 0 ax [101])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":102:3 75 {*movsi_internal}
     (nil))
(insn 12 11 13 3 (set (reg/f:SI 0 ax [orig:85 _3 ] [85])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [101])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":102:3 75 {*movsi_internal}
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 0 ax [orig:86 _4 ] [86])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:85 _3 ] [85])
                (const_int 28 [0x1c])) [9 _3->bh+0 S4 A32])) "drivers/blk_drv/hd.c":102:10 75 {*movsi_internal}
     (nil))
(insn 14 13 16 3 (set (reg:SI 1 dx [102])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [11 uptodate+0 S4 A32])) "drivers/blk_drv/hd.c":102:27 75 {*movsi_internal}
     (nil))
(insn 16 14 17 3 (set (mem:QI (plus:SI (reg/f:SI 0 ax [orig:86 _4 ] [86])
                (const_int 10 [0xa])) [0 _4->b_uptodate+0 S1 A16])
        (reg:QI 1 dx [orig:87 _5 ] [87])) "drivers/blk_drv/hd.c":102:27 77 {*movqi_internal}
     (nil))
(insn 17 16 18 3 (set (reg/f:SI 0 ax [103])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":103:17 75 {*movsi_internal}
     (nil))
(insn 18 17 19 3 (set (reg/f:SI 0 ax [orig:88 _6 ] [88])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [103])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":103:17 75 {*movsi_internal}
     (nil))
(insn 19 18 20 3 (set (reg/f:SI 0 ax [orig:89 _7 ] [89])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:88 _6 ] [88])
                (const_int 28 [0x1c])) [9 _6->bh+0 S4 A32])) "drivers/blk_drv/hd.c":103:3 75 {*movsi_internal}
     (nil))
(insn 20 19 21 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":103:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 21 20 22 3 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [9  S4 A32])
        (reg/f:SI 0 ax [orig:89 _7 ] [89])) "drivers/blk_drv/hd.c":103:3 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 22 21 23 3 (call (mem:QI (symbol_ref:SI ("unlock_buffer") [flags 0x3]  <function_decl 0x773336149200 unlock_buffer>) [0 unlock_buffer S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":103:3 812 {*call}
     (nil)
    (nil))
(insn 23 22 24 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":103:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 24 23 25 4 4 (nil) [1 uses])
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])) [11 uptodate+0 S4 A32])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":105:5 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 27 26 28 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) "drivers/blk_drv/hd.c":105:5 806 {*jcc}
     (nil)
 -> 50)
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":106:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 30 29 31 5 (set (reg/f:SI 0 ax [104])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC1") [flags 0x2]  <var_decl 0x7733361c2120 *.LC1>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":106:3 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC1") [flags 0x2]  <var_decl 0x7733361c2120 *.LC1>)
        (nil)))
(insn 31 30 33 5 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [104])) "drivers/blk_drv/hd.c":106:3 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 33 31 34 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printk") [flags 0x41]  <function_decl 0x773336118900 printk>) [0 printk S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":106:3 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 34 33 35 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":106:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 35 34 36 5 (set (reg/f:SI 0 ax [105])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":108:10 75 {*movsi_internal}
     (nil))
(insn 36 35 37 5 (set (reg/f:SI 0 ax [orig:90 _8 ] [90])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [105])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":108:10 75 {*movsi_internal}
     (nil))
(insn 37 36 38 5 (set (reg/f:SI 0 ax [orig:91 _9 ] [91])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:90 _8 ] [90])
                (const_int 28 [0x1c])) [9 _8->bh+0 S4 A32])) "drivers/blk_drv/hd.c":108:17 75 {*movsi_internal}
     (nil))
(insn 38 37 39 5 (set (reg:SI 1 dx [orig:92 _10 ] [92])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:91 _9 ] [91])
                (const_int 4 [0x4])) [6 _9->b_blocknr+0 S4 A32])) "drivers/blk_drv/hd.c":107:3 75 {*movsi_internal}
     (nil))
(insn 39 38 40 5 (set (reg/f:SI 0 ax [106])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":107:36 75 {*movsi_internal}
     (nil))
(insn 40 39 41 5 (set (reg/f:SI 0 ax [orig:93 _11 ] [93])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [106])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":107:36 75 {*movsi_internal}
     (nil))
(insn 41 40 42 5 (set (reg:SI 0 ax [orig:94 _12 ] [94])
        (mem:SI (reg/f:SI 0 ax [orig:93 _11 ] [93]) [11 _11->dev+0 S4 A32])) "drivers/blk_drv/hd.c":107:3 75 {*movsi_internal}
     (nil))
(insn 42 41 43 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":107:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 4 [0x4])
        (nil)))
(insn 43 42 44 5 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [6  S4 A32])
        (reg:SI 1 dx [orig:92 _10 ] [92])) "drivers/blk_drv/hd.c":107:3 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 44 43 45 5 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (reg:SI 0 ax [orig:94 _12 ] [94])) "drivers/blk_drv/hd.c":107:3 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 45 44 46 5 (set (reg/f:SI 0 ax [107])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC2") [flags 0x2]  <var_decl 0x7733361c21b0 *.LC2>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":107:3 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC2") [flags 0x2]  <var_decl 0x7733361c21b0 *.LC2>)
        (nil)))
(insn 46 45 48 5 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [107])) "drivers/blk_drv/hd.c":107:3 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 48 46 49 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printk") [flags 0x41]  <function_decl 0x773336118900 printk>) [0 printk S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":107:3 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 49 48 50 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":107:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 50 49 51 6 5 (nil) [1 uses])
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 6 (set (reg/f:SI 0 ax [108])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":110:11 75 {*movsi_internal}
     (nil))
(insn 53 52 54 6 (set (reg/f:SI 0 ax [orig:95 _13 ] [95])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [108])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":110:11 75 {*movsi_internal}
     (nil))
(insn 54 53 55 6 (parallel [
            (set (reg/f:SI 0 ax [orig:96 _14 ] [96])
                (plus:SI (reg/f:SI 0 ax [orig:95 _13 ] [95])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":110:2 209 {*addsi_1}
     (nil))
(insn 55 54 56 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":110:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 56 55 58 6 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [15  S4 A32])
        (reg/f:SI 0 ax [orig:96 _14 ] [96])) "drivers/blk_drv/hd.c":110:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 58 56 59 6 (call (mem:QI (symbol_ref:SI ("wake_up") [flags 0x41]  <function_decl 0x77333613e300 wake_up>) [0 wake_up S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":110:2 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 59 58 60 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":110:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 60 59 61 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":111:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 61 60 63 6 (set (reg:SI 0 ax [110])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("wait_for_request") [flags 0x40]  <var_decl 0x77333611a750 wait_for_request>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":111:2 75 {*movsi_internal}
     (nil))
(insn 63 61 65 6 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [15  S4 A32])
        (reg/f:SI 0 ax [109])) "drivers/blk_drv/hd.c":111:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 65 63 66 6 (call (mem:QI (symbol_ref:SI ("wake_up") [flags 0x41]  <function_decl 0x77333613e300 wake_up>) [0 wake_up S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":111:2 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 66 65 67 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":111:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 67 66 68 6 (set (reg/f:SI 0 ax [111])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":112:2 75 {*movsi_internal}
     (nil))
(insn 68 67 69 6 (set (reg/f:SI 0 ax [orig:97 _15 ] [97])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [111])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":112:2 75 {*movsi_internal}
     (nil))
(insn 69 68 70 6 (set (mem:SI (reg/f:SI 0 ax [orig:97 _15 ] [97]) [11 _15->dev+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) "drivers/blk_drv/hd.c":112:15 75 {*movsi_internal}
     (nil))
(insn 70 69 71 6 (set (reg/f:SI 0 ax [112])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":113:12 75 {*movsi_internal}
     (nil))
(insn 71 70 72 6 (set (reg/f:SI 0 ax [orig:98 _16 ] [98])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [112])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":113:12 75 {*movsi_internal}
     (nil))
(insn 72 71 73 6 (set (reg/f:SI 1 dx [orig:99 _17 ] [99])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:98 _16 ] [98])
                (const_int 32 [0x20])) [3 _16->next+0 S4 A32])) "drivers/blk_drv/hd.c":113:19 75 {*movsi_internal}
     (nil))
(insn 73 72 74 6 (set (reg/f:SI 0 ax [113])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":113:10 75 {*movsi_internal}
     (nil))
(insn 74 73 77 6 (set (mem/f:SI (plus:SI (reg/f:SI 0 ax [113])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])
        (reg/f:SI 1 dx [orig:99 _17 ] [99])) "drivers/blk_drv/hd.c":113:10 75 {*movsi_internal}
     (nil))
(note 77 74 78 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 80 7 (const_int 0 [0]) "drivers/blk_drv/hd.c":114:1 843 {nop}
     (nil))
(note 80 78 0 NOTE_INSN_DELETED)

;; Function drive_busy (drive_busy, funcdef_no=4, decl_uid=1396, cgraph_uid=5, symbol_order=10)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=16, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 73:  (0) =r {*set_got}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 5:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 11:  (0) =a  (1) d
      Creating newreg=97 from oldreg=90, assigning class DREG to r97
   11: {r89:QI=asm_operands;clobber flags:CC;}
      REG_DEAD r90:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
   75: r97:SI=r90:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 9:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 12:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 14:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 22:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 34:  (0) =a  (1) d
      Creating newreg=98 from oldreg=92, assigning class DREG to r98
   34: {r91:QI=asm_operands;clobber flags:CC;}
      REG_DEAD r92:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
   76: r98:SI=r92:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 32:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 35:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =r  (1) qm {*zero_extendqisi2}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 37:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 38:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 47:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 52:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) =r  (1) g {*movsi_internal}
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2
EBB 3 4
EBB 5 10
EBB 11
EBB 6 7
EBB 8
EBB 9

********** Pseudo live ranges #1: **********

  BB 9
   Insn 61: point = 0, n_alt = -1
   Insn 60: point = 0, n_alt = -2
   Insn 56: point = 1, n_alt = -2
  BB 7
   Insn 65: point = 4, n_alt = -1
   Insn 42: point = 4, n_alt = 0
  BB 8
   Insn 53: point = 5, n_alt = 0
   Insn 52: point = 6, n_alt = 0
   Insn 51: point = 6, n_alt = 0
   Insn 50: point = 6, n_alt = -2
   Insn 49: point = 7, n_alt = 0
   Insn 48: point = 8, n_alt = 0
   Insn 47: point = 9, n_alt = 0
  BB 6
   Insn 40: point = 10, n_alt = -1
   Insn 39: point = 10, n_alt = 0
   Insn 38: point = 10, n_alt = 0
   Insn 37: point = 10, n_alt = 1
   Insn 36: point = 11, n_alt = 0
   Insn 35: point = 13, n_alt = 4
   Insn 32: point = 14, n_alt = 8
   Insn 34: point = 15, n_alt = 0
   Insn 76: point = 17, n_alt = -2
	Hard reg 0 is preferable by r98 with profit 1000
   Insn 33: point = 19, n_alt = 0
  BB 10
   Insn 68: point = 21, n_alt = -1
  BB 11
   Insn 72: point = 22, n_alt = -1
  BB 3
   Insn 16: point = 23, n_alt = -1
   Insn 15: point = 23, n_alt = 0
   Insn 14: point = 24, n_alt = 0
   Insn 13: point = 26, n_alt = 0
   Insn 12: point = 28, n_alt = 4
   Insn 9: point = 29, n_alt = 8
   Insn 11: point = 30, n_alt = 0
   Insn 75: point = 32, n_alt = -2
	Hard reg 0 is preferable by r97 with profit 1000
   Insn 10: point = 34, n_alt = 0
  BB 5
   Insn 29: point = 36, n_alt = -1
   Insn 28: point = 36, n_alt = 0
  BB 2
   Insn 63: point = 37, n_alt = -1
   Insn 5: point = 37, n_alt = 1
   Insn 73: point = 37, n_alt = 0
  BB 4
   Insn 22: point = 38, n_alt = 0
 r82: [6..38]
 r83: [25..26]
 r84: [23..24]
 r85: [2..5]
 r86: [27..28]
 r87: [12..13]
 r88: [0..1]
 r89: [29..30]
 r90: [33..34]
 r91: [14..15]
 r92: [18..19]
 r93: [10..11]
 r94: [7..8]
 r97: [31..32]
 r98: [16..17]
Compressing live ranges: from 39 to 28 - 71%
Ranges after the compression:
 r82: [4..27]
 r83: [18..19]
 r84: [16..17]
 r85: [2..3]
 r86: [20..21]
 r87: [8..9]
 r88: [0..1]
 r89: [22..23]
 r90: [26..27]
 r91: [10..11]
 r92: [14..15]
 r93: [6..7]
 r94: [4..5]
 r97: [24..25]
 r98: [12..13]

********** Assignment #1: **********

	 Assigning to 97 (cl=DREG, orig=90, freq=2000, tfirst=97, tfreq=2000)...
	   Assign 1 to reload r97 (freq=2000)
	 Assigning to 98 (cl=DREG, orig=92, freq=2000, tfirst=98, tfreq=2000)...
	   Assign 1 to reload r98 (freq=2000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=32, prev_offset=32)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=16, prev_offset=16)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 73
changing reg in insn 50
changing reg in insn 48
changing reg in insn 13
changing reg in insn 14
changing reg in insn 14
changing reg in insn 15
changing reg in insn 53
changing reg in insn 42
changing reg in insn 56
changing reg in insn 12
changing reg in insn 13
changing reg in insn 35
changing reg in insn 36
changing reg in insn 56
changing reg in insn 60
changing reg in insn 11
changing reg in insn 9
changing reg in insn 10
changing reg in insn 34
changing reg in insn 32
changing reg in insn 33
changing reg in insn 36
changing reg in insn 37
changing reg in insn 48
changing reg in insn 49
deleting insn with uid = 56.
deleting insn with uid = 60.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 51.


drive_busy

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 17 [flags]
;;  ref usage 	r0={14d,12u} r1={4d,2u} r2={3d,2u} r3={1d,1u} r7={4d,29u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={12d,3u} r18={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} 
;;    total ref usage 152{103d,49u,0e} in 37{36 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 73 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 73 3 2 2 (parallel [
            (set (reg:SI 2 cx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 73 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 63 2 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [11 i+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":120:9 75 {*movsi_internal}
     (nil))
(jump_insn 63 5 64 2 (set (pc)
        (label_ref 23)) "drivers/blk_drv/hd.c":120:2 807 {jump}
     (nil)
 -> 23)
(barrier 64 63 25)
(code_label 25 64 8 3 10 (nil) [1 uses])
(note 8 25 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 8 75 3 (set (reg:SI 0 ax [90])
        (const_int 503 [0x1f7])) "drivers/blk_drv/hd.c":121:22 75 {*movsi_internal}
     (nil))
(insn 75 10 11 3 (set (reg:SI 1 dx [90])
        (reg:SI 0 ax [90])) "drivers/blk_drv/hd.c":121:22 75 {*movsi_internal}
     (nil))
(insn 11 75 9 3 (parallel [
            (set (reg:QI 0 ax [orig:89 _v ] [89])
                (asm_operands/v:QI ("inb %%dx, %%al
	jmp 1f
1:	jmp 1f
1:") ("=a") 0 [
                        (reg:SI 1 dx [90])
                    ]
                     [
                        (asm_input:SI ("d") drivers/blk_drv/hd.c:121)
                    ]
                     [] drivers/blk_drv/hd.c:121))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":121:22 -1
     (nil))
(insn 9 11 12 3 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 11 [0xb])) [0 _v+0 S1 A8])
        (reg:QI 0 ax [orig:89 _v ] [89])) "drivers/blk_drv/hd.c":121:22 77 {*movqi_internal}
     (nil))
(insn 12 9 13 3 (set (reg:QI 0 ax [orig:86 _8 ] [86])
        (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 11 [0xb])) [0 _v+0 S1 A8])) "drivers/blk_drv/hd.c":121:22 77 {*movqi_internal}
     (nil))
(insn 13 12 14 3 (set (reg:SI 0 ax [orig:83 _1 ] [83])
        (zero_extend:SI (reg:QI 0 ax [orig:86 _8 ] [86]))) "drivers/blk_drv/hd.c":121:39 143 {*zero_extendqisi2}
     (nil))
(insn 14 13 15 3 (parallel [
            (set (reg:SI 0 ax [orig:84 _2 ] [84])
                (and:SI (reg:SI 0 ax [orig:83 _1 ] [83])
                    (const_int 192 [0xc0])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":121:39 490 {*andsi_1}
     (nil))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:84 _2 ] [84])
            (const_int 64 [0x40]))) "drivers/blk_drv/hd.c":121:6 11 {*cmpsi_1}
     (nil))
(jump_insn 16 15 21 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 71)
            (pc))) "drivers/blk_drv/hd.c":121:6 806 {*jcc}
     (nil)
 -> 71)
(note 21 16 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 4 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 12 [0xc])) [11 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 12 [0xc])) [11 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":120:26 209 {*addsi_1}
     (nil))
(code_label 23 22 24 5 7 (nil) [1 uses])
(note 24 23 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 24 29 5 (set (reg:CC 17 flags)
        (compare:CC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])) [11 i+0 S4 A32])
            (const_int 9999 [0x270f]))) "drivers/blk_drv/hd.c":120:16 11 {*cmpsi_1}
     (nil))
(jump_insn 29 28 67 5 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) "drivers/blk_drv/hd.c":120:16 806 {*jcc}
     (nil)
 -> 25)
(note 67 29 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 68 67 69 10 (set (pc)
        (label_ref 30)) 807 {jump}
     (nil)
 -> 30)
(barrier 69 68 71)
(code_label 71 69 70 11 13 (nil) [1 uses])
(note 70 71 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 72 70 30 11 (const_int 0 [0]) "drivers/blk_drv/hd.c":122:4 843 {nop}
     (nil))
(code_label 30 72 31 6 9 (nil) [1 uses])
(note 31 30 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 33 31 76 6 (set (reg:SI 0 ax [92])
        (const_int 503 [0x1f7])) "drivers/blk_drv/hd.c":123:6 75 {*movsi_internal}
     (nil))
(insn 76 33 34 6 (set (reg:SI 1 dx [92])
        (reg:SI 0 ax [92])) "drivers/blk_drv/hd.c":123:6 75 {*movsi_internal}
     (nil))
(insn 34 76 32 6 (parallel [
            (set (reg:QI 0 ax [orig:91 _v ] [91])
                (asm_operands/v:QI ("inb %%dx, %%al") ("=a") 0 [
                        (reg:SI 1 dx [92])
                    ]
                     [
                        (asm_input:SI ("d") drivers/blk_drv/hd.c:123)
                    ]
                     [] drivers/blk_drv/hd.c:123))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":123:6 -1
     (nil))
(insn 32 34 35 6 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 10 [0xa])) [0 _v+0 S1 A16])
        (reg:QI 0 ax [orig:91 _v ] [91])) "drivers/blk_drv/hd.c":123:6 77 {*movqi_internal}
     (nil))
(insn 35 32 36 6 (set (reg:QI 0 ax [orig:87 _11 ] [87])
        (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 10 [0xa])) [0 _v+0 S1 A16])) "drivers/blk_drv/hd.c":123:6 77 {*movqi_internal}
     (nil))
(insn 36 35 37 6 (set (reg:SI 0 ax [93])
        (zero_extend:SI (reg:QI 0 ax [orig:87 _11 ] [87]))) "drivers/blk_drv/hd.c":123:4 143 {*zero_extendqisi2}
     (nil))
(insn 37 36 38 6 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [11 i+0 S4 A32])
        (reg:SI 0 ax [93])) "drivers/blk_drv/hd.c":123:4 75 {*movsi_internal}
     (nil))
(insn 38 37 39 6 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 12 [0xc])) [11 i+0 S4 A32])
                (and:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 12 [0xc])) [11 i+0 S4 A32])
                    (const_int 208 [0xd0])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":124:4 490 {*andsi_1}
     (nil))
(insn 39 38 40 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])) [11 i+0 S4 A32])
            (const_int 80 [0x50]))) "drivers/blk_drv/hd.c":125:5 11 {*cmpsi_1}
     (nil))
(jump_insn 40 39 41 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) "drivers/blk_drv/hd.c":125:5 806 {*jcc}
     (nil)
 -> 45)
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 65 7 (set (reg:SI 0 ax [orig:85 _4 ] [85])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":126:10 75 {*movsi_internal}
     (nil))
(jump_insn 65 42 66 7 (set (pc)
        (label_ref 54)) "drivers/blk_drv/hd.c":126:10 807 {jump}
     (nil)
 -> 54)
(barrier 66 65 45)
(code_label 45 66 46 8 11 (nil) [1 uses])
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":127:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 48 47 49 8 (set (reg/f:SI 0 ax [94])
        (plus:SI (reg:SI 2 cx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC3") [flags 0x2]  <var_decl 0x7733361c23f0 *.LC3>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":127:2 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC3") [flags 0x2]  <var_decl 0x7733361c23f0 *.LC3>)
        (nil)))
(insn 49 48 50 8 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [94])) "drivers/blk_drv/hd.c":127:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 50 49 51 8 (set (reg:SI 3 bx)
        (reg:SI 2 cx [82])) "drivers/blk_drv/hd.c":127:2 75 {*movsi_internal}
     (nil))
(call_insn 51 50 52 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printk") [flags 0x41]  <function_decl 0x773336118900 printk>) [0 printk S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":127:2 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 52 51 53 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":127:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 53 52 54 8 (set (reg:SI 0 ax [orig:85 _4 ] [85])
        (const_int 1 [0x1])) "drivers/blk_drv/hd.c":128:9 75 {*movsi_internal}
     (nil))
(code_label 54 53 55 9 12 (nil) [1 uses])
(note 55 54 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 61 55 74 9 (use (reg/i:SI 0 ax)) "drivers/blk_drv/hd.c":129:1 -1
     (nil))
(note 74 61 0 NOTE_INSN_DELETED)

;; Function controller_ready (controller_ready, funcdef_no=5, decl_uid=1408, cgraph_uid=6, symbol_order=11)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=20, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=16, prev_offset=0)
Can eliminate 19 to 6 (offset=0, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) =r {*set_got}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 5:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 7:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 13:  (0) =a  (1) d
      Creating newreg=91 from oldreg=88, assigning class DREG to r91
   13: {r87:QI=asm_operands;clobber flags:CC;}
      REG_DEAD r88:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
   37: r91:SI=r88:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 11:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 14:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =r  (1) g {*movsi_internal}
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 6
EBB 3 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
   Insn 31: point = 0, n_alt = -1
   Insn 30: point = 0, n_alt = -2
   Insn 26: point = 1, n_alt = -2
   Insn 23: point = 3, n_alt = 0
  BB 3
   Insn 9: point = 4, n_alt = -1
   Insn 8: point = 4, n_alt = 1
   Insn 7: point = 4, n_alt = 0
  BB 4
   Insn 20: point = 4, n_alt = -1
   Insn 19: point = 4, n_alt = 0
   Insn 15: point = 5, n_alt = -2
   Insn 14: point = 7, n_alt = 4
   Insn 11: point = 8, n_alt = 8
   Insn 13: point = 9, n_alt = 0
   Insn 37: point = 11, n_alt = -2
	Hard reg 0 is preferable by r91 with profit 1000
   Insn 12: point = 13, n_alt = 0
  BB 6
   Insn 34: point = 14, n_alt = -1
  BB 2
   Insn 5: point = 14, n_alt = 1
   Insn 35: point = 14, n_alt = 0
 r82: [14..14]
 r83: [4..5]
 r84: [6..7]
 r85: [2..3]
 r86: [0..1]
 r87: [8..9]
 r88: [12..13]
 r91: [10..11]
Compressing live ranges: from 15 to 15 - 100%
Ranges after the compression:
 r82: [14..14]
 r83: [4..5]
 r84: [6..7]
 r85: [2..3]
 r86: [0..1]
 r87: [8..9]
 r88: [12..13]
 r91: [10..11]

********** Assignment #1: **********

	 Assigning to 91 (cl=DREG, orig=88, freq=2000, tfirst=91, tfreq=2000)...
	   Assign 1 to reload r91 (freq=2000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=20, prev_offset=20)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=16, prev_offset=16)
Can eliminate 19 to 6 (offset=0, prev_offset=0)
changing reg in insn 35
changing reg in insn 15
changing reg in insn 19
changing reg in insn 14
changing reg in insn 15
changing reg in insn 23
changing reg in insn 26
changing reg in insn 26
changing reg in insn 30
changing reg in insn 13
changing reg in insn 11
changing reg in insn 12
deleting insn with uid = 15.
deleting insn with uid = 26.
deleting insn with uid = 30.
starting the processing of deferred insns
ending the processing of deferred insns


controller_ready

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 17 [flags]
;;  ref usage 	r0={6d,5u} r1={2d,1u} r2={1d} r7={1d,13u} r17={5d,2u} 
;;    total ref usage 36{15d,21u,0e} in 15{15 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 35 3 2 2 (parallel [
            (set (reg:SI 0 ax [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 35 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 33 2 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [11 retries+0 S4 A32])
        (const_int 100000 [0x186a0])) "drivers/blk_drv/hd.c":133:9 75 {*movsi_internal}
     (nil))
(note 33 5 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 16 6 (const_int 0 [0]) "drivers/blk_drv/hd.c":135:11 843 {nop}
     (nil))
(code_label 16 34 6 3 16 (nil) [1 uses])
(note 6 16 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 7 6 8 3 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 12 [0xc])) [11 retries+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 12 [0xc])) [11 retries+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":135:22 209 {*addsi_1}
     (nil))
(insn 8 7 9 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])) [11 retries+0 S4 A32])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":135:22 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 9 8 10 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) "drivers/blk_drv/hd.c":135:22 806 {*jcc}
     (nil)
 -> 21)
(note 10 9 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 12 10 37 4 (set (reg:SI 0 ax [88])
        (const_int 503 [0x1f7])) "drivers/blk_drv/hd.c":135:26 75 {*movsi_internal}
     (nil))
(insn 37 12 13 4 (set (reg:SI 1 dx [88])
        (reg:SI 0 ax [88])) "drivers/blk_drv/hd.c":135:26 75 {*movsi_internal}
     (nil))
(insn 13 37 11 4 (parallel [
            (set (reg:QI 0 ax [orig:87 _v ] [87])
                (asm_operands/v:QI ("inb %%dx, %%al
	jmp 1f
1:	jmp 1f
1:") ("=a") 0 [
                        (reg:SI 1 dx [88])
                    ]
                     [
                        (asm_input:SI ("d") drivers/blk_drv/hd.c:135)
                    ]
                     [] drivers/blk_drv/hd.c:135))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":135:26 -1
     (nil))
(insn 11 13 14 4 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 11 [0xb])) [0 _v+0 S1 A8])
        (reg:QI 0 ax [orig:87 _v ] [87])) "drivers/blk_drv/hd.c":135:26 77 {*movqi_internal}
     (nil))
(insn 14 11 19 4 (set (reg:QI 0 ax [orig:84 _6 ] [84])
        (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 11 [0xb])) [0 _v+0 S1 A8])) "drivers/blk_drv/hd.c":135:26 77 {*movqi_internal}
     (nil))
(insn 19 14 20 4 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:QI 0 ax [orig:83 _1 ] [83])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":135:22 5 {*cmpqi_ccno_1}
     (nil))
(jump_insn 20 19 21 4 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) "drivers/blk_drv/hd.c":135:22 806 {*jcc}
     (nil)
 -> 16)
(code_label 21 20 22 5 15 (nil) [1 uses])
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 31 5 (set (reg:SI 0 ax [orig:85 _7 ] [85])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [11 retries+0 S4 A32])) "drivers/blk_drv/hd.c":136:12 75 {*movsi_internal}
     (nil))
(insn 31 23 36 5 (use (reg/i:SI 0 ax)) "drivers/blk_drv/hd.c":137:1 -1
     (nil))
(note 36 31 0 NOTE_INSN_DELETED)

;; Function hd_out (hd_out, funcdef_no=6, decl_uid=1424, cgraph_uid=7, symbol_order=12)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 16:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 21:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (1) lBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 29:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 34:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 38:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 47:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) a  (1) d
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 52:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 55:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 62:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
      Creating newreg=128 from oldreg=85, assigning class GENERAL_REGS to r128
   62: {r128:SI=r128:SI>>0x2;clobber flags:CC;}
      REG_DEAD r85:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  107: r128:SI=r85:SI
    Inserting insn reload after:
  108: r86:SI=r128:SI

          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 64:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 66:  (0) a  (1) d
      Creating newreg=129 from oldreg=86, assigning class AREG to r129
   66: {asm_operands;clobber flags:CC;}
      REG_DEAD r86:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  109: r129:SI=r86:SI

          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 68:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 71:  (0) a  (1) d
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 73:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 75:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) a  (1) d
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 78:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 80:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 81:  (0) a  (1) d
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 82:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 83:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=130 from oldreg=124, assigning class GENERAL_REGS to r130
   83: {r130:SI=r130:SI 0>>0x8;clobber flags:CC;}
      REG_DEAD r124:SI
      REG_UNUSED flags:CC
      REG_EQUAL [argp:SI+0x10] 0>>0x8
    Inserting insn reload before:
  110: r130:SI=r124:SI
    Inserting insn reload after:
  111: r95:SI=r130:SI

          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 85:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 87:  (0) a  (1) d
      Creating newreg=131 from oldreg=95, assigning class AREG to r131
   87: {asm_operands;clobber flags:CC;}
      REG_DEAD r95:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  112: r131:SI=r95:SI

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 89:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 90:  (0) r  (1) 0  (2) m {*iorsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 2: reject+=3
            2 Non input pseudo reload: reject++
            alt=1,overall=19,losers=2 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 0 in insn 91:  (0) =rm  (1) %0  (2) re {*iorsi_1}
      Creating newreg=132 from oldreg=99, assigning class GENERAL_REGS to r132
   91: {r132:SI=r132:SI|0xa0;clobber flags:CC;}
      REG_DEAD r99:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  113: r132:SI=r99:SI
    Inserting insn reload after:
  114: r100:SI=r132:SI

          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 93:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 95:  (0) a  (1) d
      Creating newreg=133 from oldreg=100, assigning class AREG to r133
   95: {asm_operands;clobber flags:CC;}
      REG_DEAD r100:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  115: r133:SI=r100:SI

          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 97:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 99:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) a  (1) d
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5 6
EBB 7 8

********** Pseudo live ranges #1: **********

  BB 8
   Insn 104: point = 0, n_alt = -1
  BB 7
   Insn 100: point = 0, n_alt = 0
   Insn 99: point = 1, n_alt = 0
   Insn 98: point = 2, n_alt = -2
   Insn 97: point = 3, n_alt = 0
   Insn 96: point = 5, n_alt = -2
   Insn 95: point = 6, n_alt = 0
   Insn 115: point = 7, n_alt = -2
	Hard reg 2 is preferable by r133 with profit 1000
   Insn 94: point = 9, n_alt = -2
   Insn 93: point = 10, n_alt = 0
   Insn 92: point = 12, n_alt = -2
   Insn 114: point = 13, n_alt = -2
	Hard reg 2 is preferable by r132 with profit 1000
   Insn 91: point = 15, n_alt = 0
   Insn 113: point = 16, n_alt = -2
	Hard reg 2 is preferable by r132 with profit 1000
	Hard reg 0 is preferable by r132 with profit 1000
   Insn 90: point = 18, n_alt = 1
   Insn 89: point = 20, n_alt = 0
   Insn 88: point = 22, n_alt = 0
   Insn 87: point = 23, n_alt = 0
   Insn 112: point = 24, n_alt = -2
	Hard reg 2 is preferable by r131 with profit 1000
   Insn 86: point = 26, n_alt = -2
   Insn 85: point = 27, n_alt = 0
   Insn 84: point = 29, n_alt = -2
   Insn 111: point = 30, n_alt = -2
	Hard reg 2 is preferable by r130 with profit 1000
   Insn 83: point = 32, n_alt = 0
   Insn 110: point = 33, n_alt = -2
	Hard reg 2 is preferable by r130 with profit 1000
	Hard reg 0 is preferable by r130 with profit 1000
   Insn 82: point = 35, n_alt = 0
   Insn 81: point = 36, n_alt = 0
   Insn 80: point = 37, n_alt = 0
   Insn 79: point = 38, n_alt = -2
   Insn 78: point = 39, n_alt = 0
   Insn 77: point = 41, n_alt = -2
   Insn 76: point = 42, n_alt = 0
   Insn 75: point = 43, n_alt = 0
   Insn 74: point = 44, n_alt = -2
   Insn 73: point = 45, n_alt = 0
   Insn 72: point = 47, n_alt = -2
   Insn 71: point = 48, n_alt = 0
   Insn 70: point = 49, n_alt = 0
   Insn 69: point = 50, n_alt = -2
   Insn 68: point = 51, n_alt = 0
   Insn 67: point = 53, n_alt = -2
   Insn 66: point = 54, n_alt = 0
   Insn 109: point = 55, n_alt = -2
	Hard reg 2 is preferable by r129 with profit 1000
   Insn 65: point = 57, n_alt = -2
   Insn 64: point = 58, n_alt = 0
   Insn 63: point = 60, n_alt = -2
   Insn 108: point = 61, n_alt = -2
	Hard reg 2 is preferable by r128 with profit 1000
   Insn 62: point = 63, n_alt = 0
   Insn 107: point = 64, n_alt = -2
	Hard reg 2 is preferable by r128 with profit 1000
	Hard reg 0 is preferable by r128 with profit 1000
   Insn 61: point = 66, n_alt = 0
   Insn 60: point = 68, n_alt = 0
   Insn 59: point = 70, n_alt = -2
   Insn 58: point = 72, n_alt = -2
   Insn 57: point = 74, n_alt = 0
   Insn 56: point = 76, n_alt = 0
   Insn 55: point = 78, n_alt = 0
   Insn 54: point = 79, n_alt = -2
   Insn 53: point = 80, n_alt = 0
   Insn 52: point = 82, n_alt = 0
   Insn 51: point = 83, n_alt = 0
   Insn 50: point = 83, n_alt = 0
   Insn 49: point = 84, n_alt = 0
   Insn 48: point = 85, n_alt = 0
   Insn 47: point = 87, n_alt = 0
   Insn 46: point = 89, n_alt = 0
   Insn 45: point = 91, n_alt = -2
   Insn 44: point = 93, n_alt = 0
   Insn 43: point = 95, n_alt = 0
   Insn 42: point = 97, n_alt = 0
   Insn 41: point = 98, n_alt = -2
   Insn 40: point = 99, n_alt = 0
   Insn 39: point = 100, n_alt = 0
   Insn 38: point = 101, n_alt = 1
   Insn 37: point = 102, n_alt = 0
  BB 6
   Insn 34: point = 104, n_alt = 0
   Insn 33: point = 104, n_alt = 0
   Insn 32: point = 104, n_alt = -2
   Insn 31: point = 104, n_alt = 0
   Insn 30: point = 105, n_alt = 0
   Insn 29: point = 106, n_alt = 0
  BB 5
   Insn 27: point = 107, n_alt = -1
   Insn 26: point = 107, n_alt = 0
   Insn 25: point = 108, n_alt = -2
   Insn 24: point = 109, n_alt = 0
  BB 4
   Insn 21: point = 110, n_alt = 0
   Insn 20: point = 110, n_alt = 0
   Insn 19: point = 110, n_alt = -2
   Insn 18: point = 110, n_alt = 0
   Insn 17: point = 111, n_alt = 0
   Insn 16: point = 112, n_alt = 0
  BB 3
   Insn 13: point = 113, n_alt = -1
   Insn 12: point = 113, n_alt = 0
  BB 2
   Insn 8: point = 114, n_alt = -1
   Insn 7: point = 114, n_alt = 0
   Insn 105: point = 114, n_alt = 0
 r82: [81..114]
 r83: [107..108]
 r84: [83..85]
 r85: [65..66]
 r86: [56..61]
 r87: [59..60]
 r88: [57..58]
 r89: [52..53]
 r90: [50..51]
 r91: [46..47]
 r92: [44..45]
 r93: [40..41]
 r94: [38..39]
 r95: [25..30]
 r96: [28..29]
 r97: [26..27]
 r98: [19..20]
 r99: [17..18]
 r100: [8..13]
 r101: [11..12]
 r102: [9..10]
 r103: [4..5]
 r104: [2..3]
 r105: [110..111]
 r106: [104..105]
 r107: [101..102]
 r108: [96..100]
 r109: [90..99]
 r110: [94..98] [90..91]
 r111: [92..93]
 r112: [88..89]
 r113: [86..87]
 r114: [83..84]
 r115: [77..82]
 r116: [69..80]
 r117: [69..70]
 r118: [75..79] [71..72]
 r119: [73..74]
 r120: [67..68]
 r121: [48..49]
 r122: [42..43]
 r123: [36..37]
 r124: [34..35]
 r125: [21..22]
 r126: [0..1]
 r128: [62..64]
 r129: [54..55]
 r130: [31..33]
 r131: [23..24]
 r132: [14..16]
 r133: [6..7]
Compressing live ranges: from 115 to 90 - 78%
Ranges after the compression:
 r82: [68..89]
 r83: [86..87]
 r84: [70..71]
 r85: [56..57]
 r86: [50..53]
 r87: [52..53]
 r88: [50..51]
 r89: [46..47]
 r90: [44..45]
 r91: [40..41]
 r92: [38..39]
 r93: [34..35]
 r94: [32..33]
 r95: [22..25]
 r96: [24..25]
 r97: [22..23]
 r98: [16..17]
 r99: [14..15]
 r100: [8..11]
 r101: [10..11]
 r102: [8..9]
 r103: [4..5]
 r104: [2..3]
 r105: [88..89]
 r106: [84..85]
 r107: [82..83]
 r108: [80..81]
 r109: [76..81]
 r110: [80..81] [76..77]
 r111: [78..79]
 r112: [74..75]
 r113: [72..73]
 r114: [70..71]
 r115: [66..69]
 r116: [60..67]
 r117: [60..61]
 r118: [66..67] [62..63]
 r119: [64..65]
 r120: [58..59]
 r121: [42..43]
 r122: [36..37]
 r123: [30..31]
 r124: [28..29]
 r125: [18..19]
 r126: [0..1]
 r128: [54..55]
 r129: [48..49]
 r130: [26..27]
 r131: [20..21]
 r132: [12..13]
 r133: [6..7]

********** Assignment #1: **********

	 Assigning to 129 (cl=AREG, orig=86, freq=2000, tfirst=129, tfreq=2000)...
	   Assign 0 to reload r129 (freq=2000)
	 Assigning to 131 (cl=AREG, orig=95, freq=2000, tfirst=131, tfreq=2000)...
	   Assign 0 to reload r131 (freq=2000)
	 Assigning to 133 (cl=AREG, orig=100, freq=2000, tfirst=133, tfreq=2000)...
	   Assign 0 to reload r133 (freq=2000)
	 Assigning to 128 (cl=GENERAL_REGS, orig=85, freq=3000, tfirst=128, tfreq=3000)...
	   Assign 0 to reload r128 (freq=3000)
	 Assigning to 130 (cl=GENERAL_REGS, orig=124, freq=3000, tfirst=130, tfreq=3000)...
	   Assign 0 to reload r130 (freq=3000)
	 Assigning to 132 (cl=GENERAL_REGS, orig=99, freq=3000, tfirst=132, tfreq=3000)...
	   Assign 0 to reload r132 (freq=3000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=16)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 105
changing reg in insn 53
changing reg in insn 40
changing reg in insn 38
changing reg in insn 32
changing reg in insn 30
changing reg in insn 19
changing reg in insn 17
changing reg in insn 25
changing reg in insn 26
changing reg in insn 48
changing reg in insn 50
changing reg in insn 61
changing reg in insn 63
changing reg in insn 64
changing reg in insn 64
changing reg in insn 65
changing reg in insn 67
changing reg in insn 68
changing reg in insn 68
changing reg in insn 69
changing reg in insn 72
changing reg in insn 73
changing reg in insn 73
changing reg in insn 74
changing reg in insn 77
changing reg in insn 78
changing reg in insn 78
changing reg in insn 79
changing reg in insn 84
changing reg in insn 85
changing reg in insn 85
changing reg in insn 86
changing reg in insn 89
changing reg in insn 90
changing reg in insn 90
changing reg in insn 92
changing reg in insn 93
changing reg in insn 93
changing reg in insn 94
changing reg in insn 96
changing reg in insn 97
changing reg in insn 97
changing reg in insn 98
changing reg in insn 17
changing reg in insn 18
changing reg in insn 30
changing reg in insn 31
changing reg in insn 37
changing reg in insn 38
changing reg in insn 39
changing reg in insn 43
changing reg in insn 41
changing reg in insn 43
changing reg in insn 40
changing reg in insn 46
changing reg in insn 45
changing reg in insn 43
changing reg in insn 42
changing reg in insn 41
changing reg in insn 46
changing reg in insn 44
changing reg in insn 43
changing reg in insn 42
changing reg in insn 44
changing reg in insn 45
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 48
changing reg in insn 49
changing reg in insn 50
changing reg in insn 52
changing reg in insn 56
changing reg in insn 54
changing reg in insn 56
changing reg in insn 53
changing reg in insn 60
changing reg in insn 59
changing reg in insn 60
changing reg in insn 58
changing reg in insn 56
changing reg in insn 55
changing reg in insn 54
changing reg in insn 59
changing reg in insn 57
changing reg in insn 56
changing reg in insn 55
changing reg in insn 57
changing reg in insn 58
changing reg in insn 60
changing reg in insn 61
changing reg in insn 70
changing reg in insn 71
changing reg in insn 75
changing reg in insn 76
changing reg in insn 80
changing reg in insn 81
changing reg in insn 82
changing reg in insn 88
changing reg in insn 89
changing reg in insn 99
changing reg in insn 100
deleting insn with uid = 19.
deleting insn with uid = 25.
deleting insn with uid = 32.
deleting insn with uid = 45.
deleting insn with uid = 58.
deleting insn with uid = 59.
deleting insn with uid = 107.
deleting insn with uid = 110.
deleting insn with uid = 113.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 20.
verify found no changes in insn with uid = 24.
verify found no changes in insn with uid = 33.


hd_out

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 17 [flags]
;;  ref usage 	r0={48d,45u} r1={14d,17u,1e} r2={9d,6u,1e} r3={2d,8u} r7={7d,33u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={2e} r17={40d,3u} r18={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} 
;;    total ref usage 431{315d,112u,4e} in 86{83 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 105 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 105 3 2 2 (parallel [
            (set (reg:SI 3 bx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 105 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 2 8 2 (set (reg:CC 17 flags)
        (compare:CC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])) [11 drive+0 S4 A32])
            (const_int 1 [0x1]))) "drivers/blk_drv/hd.c":145:8 11 {*cmpsi_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 14)
            (pc))) "drivers/blk_drv/hd.c":145:8 806 {*jcc}
     (nil)
 -> 14)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 9 13 3 (set (reg:CC 17 flags)
        (compare:CC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])) [11 head+0 S4 A32])
            (const_int 15 [0xf]))) "drivers/blk_drv/hd.c":145:19 11 {*cmpsi_1}
     (nil))
(jump_insn 13 12 14 3 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) "drivers/blk_drv/hd.c":145:19 806 {*jcc}
     (nil)
 -> 22)
(code_label 14 13 15 4 19 (nil) [1 uses])
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":146:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 17 16 18 4 (set (reg/f:SI 0 ax [105])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC4") [flags 0x2]  <var_decl 0x7733361c25a0 *.LC4>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":146:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC4") [flags 0x2]  <var_decl 0x7733361c25a0 *.LC4>)
        (nil)))
(insn 18 17 20 4 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [105])) "drivers/blk_drv/hd.c":146:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 20 18 21 4 (call (mem:QI (symbol_ref:SI ("panic") [flags 0x41]  <function_decl 0x773336118b00 panic>) [0 panic S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":146:9 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 21 20 22 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":146:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 22 21 23 5 20 (nil) [1 uses])
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 24 23 26 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("controller_ready") [flags 0x3]  <function_decl 0x773336149900 controller_ready>) [0 controller_ready S1 A8])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":147:10 823 {*call_value}
     (nil)
    (nil))
(insn 26 24 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:83 _1 ] [83])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":147:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "drivers/blk_drv/hd.c":147:8 806 {*jcc}
     (nil)
 -> 35)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":148:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 30 29 31 6 (set (reg/f:SI 0 ax [106])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC5") [flags 0x2]  <var_decl 0x7733361c2630 *.LC5>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":148:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC5") [flags 0x2]  <var_decl 0x7733361c2630 *.LC5>)
        (nil)))
(insn 31 30 33 6 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [106])) "drivers/blk_drv/hd.c":148:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 33 31 34 6 (call (mem:QI (symbol_ref:SI ("panic") [flags 0x41]  <function_decl 0x773336118b00 panic>) [0 panic S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":148:9 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 34 33 35 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":148:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 35 34 36 7 21 (nil) [1 uses])
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 7 (set (reg/f:SI 0 ax [107])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [2 intr_addr+0 S4 A32])) "drivers/blk_drv/hd.c":149:11 75 {*movsi_internal}
     (nil))
(insn 38 37 39 7 (set (mem/f/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("do_hd") [flags 0x2]  <var_decl 0x77333611a7e0 do_hd>)
                        ] UNSPEC_GOTOFF))) [2 do_hd+0 S4 A32])
        (reg/f:SI 0 ax [107])) "drivers/blk_drv/hd.c":149:11 75 {*movsi_internal}
     (nil))
(insn 39 38 40 7 (set (reg:SI 1 dx [108])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":150:5 75 {*movsi_internal}
     (nil))
(insn 40 39 41 7 (set (reg:SI 2 cx [109])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 4 [0x4]))))) "drivers/blk_drv/hd.c":150:5 205 {*leasi}
     (nil))
(insn 41 40 42 7 (set (reg:SI 0 ax [110])
        (reg:SI 1 dx [108])) "drivers/blk_drv/hd.c":150:5 75 {*movsi_internal}
     (nil))
(insn 42 41 43 7 (parallel [
            (set (reg:SI 0 ax [110])
                (ashift:SI (reg:SI 0 ax [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":150:5 655 {*ashlsi3_1}
     (nil))
(insn 43 42 44 7 (parallel [
            (set (reg:SI 0 ax [110])
                (plus:SI (reg:SI 0 ax [110])
                    (reg:SI 1 dx [108])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":150:5 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [108])
            (const_int 3 [0x3]))
        (nil)))
(insn 44 43 46 7 (parallel [
            (set (reg:SI 0 ax [111])
                (ashift:SI (reg:SI 0 ax [110])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":150:5 655 {*ashlsi3_1}
     (nil))
(insn 46 44 47 7 (parallel [
            (set (reg:SI 0 ax [112])
                (plus:SI (reg:SI 0 ax [110])
                    (reg:SI 2 cx [109])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":150:5 209 {*addsi_1}
     (nil))
(insn 47 46 48 7 (parallel [
            (set (reg/f:SI 0 ax [113])
                (plus:SI (reg:SI 0 ax [112])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":150:5 209 {*addsi_1}
     (nil))
(insn 48 47 49 7 (set (reg:SI 0 ax [orig:84 _2 ] [84])
        (mem:SI (reg/f:SI 0 ax [113]) [11 hd_info[drive_25(D)].ctl+0 S4 A32])) "drivers/blk_drv/hd.c":150:5 75 {*movsi_internal}
     (nil))
(insn 49 48 50 7 (set (reg:SI 1 dx [114])
        (const_int 1014 [0x3f6])) "drivers/blk_drv/hd.c":150:5 75 {*movsi_internal}
     (nil))
(insn 50 49 51 7 (parallel [
            (asm_operands/v ("outb %%al, %%dx
	jmp 1f
1:	jmp 1f
1:") ("") 0 [
                    (reg:SI 0 ax [orig:84 _2 ] [84])
                    (reg:SI 1 dx [114])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:150)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:150)
                ]
                 [] drivers/blk_drv/hd.c:150)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":150:5 -1
     (nil))
(insn 51 50 52 7 (set (reg/v:SI 1 dx [ port ])
        (const_int 496 [0x1f0])) "drivers/blk_drv/hd.c":151:10 75 {*movsi_internal}
     (nil))
(insn 52 51 53 7 (set (reg:SI 2 cx [115])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":152:5 75 {*movsi_internal}
     (nil))
(insn 53 52 54 7 (set (reg:SI 3 bx [116])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 12 [0xc]))))) "drivers/blk_drv/hd.c":152:5 205 {*leasi}
     (nil))
(insn 54 53 55 7 (set (reg:SI 0 ax [118])
        (reg:SI 2 cx [115])) "drivers/blk_drv/hd.c":152:5 75 {*movsi_internal}
     (nil))
(insn 55 54 56 7 (parallel [
            (set (reg:SI 0 ax [118])
                (ashift:SI (reg:SI 0 ax [118])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":152:5 655 {*ashlsi3_1}
     (nil))
(insn 56 55 57 7 (parallel [
            (set (reg:SI 0 ax [118])
                (plus:SI (reg:SI 0 ax [118])
                    (reg:SI 2 cx [115])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":152:5 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 cx [115])
            (const_int 3 [0x3]))
        (nil)))
(insn 57 56 60 7 (parallel [
            (set (reg:SI 0 ax [119])
                (ashift:SI (reg:SI 0 ax [118])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":152:5 655 {*ashlsi3_1}
     (nil))
(insn 60 57 61 7 (parallel [
            (set (reg/f:SI 0 ax [120])
                (plus:SI (reg:SI 0 ax [117])
                    (reg:SI 3 bx [116])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":152:5 209 {*addsi_1}
     (nil))
(insn 61 60 62 7 (set (reg:SI 0 ax [orig:85 _3 ] [85])
        (mem:SI (reg/f:SI 0 ax [120]) [11 hd_info[drive_25(D)].wpcom+0 S4 A32])) "drivers/blk_drv/hd.c":152:5 75 {*movsi_internal}
     (nil))
(insn 62 61 108 7 (parallel [
            (set (reg:SI 0 ax [orig:85 _3 ] [85])
                (ashiftrt:SI (reg:SI 0 ax [orig:85 _3 ] [85])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":152:5 702 {*ashrsi3_1}
     (nil))
(insn 108 62 63 7 (set (reg:SI 2 cx [orig:86 _4 ] [86])
        (reg:SI 0 ax [orig:85 _3 ] [85])) "drivers/blk_drv/hd.c":152:5 75 {*movsi_internal}
     (nil))
(insn 63 108 64 7 (set (reg:SI 0 ax [orig:87 port.0_5 ] [87])
        (reg/v:SI 1 dx [ port ])) "drivers/blk_drv/hd.c":152:5 75 {*movsi_internal}
     (nil))
(insn 64 63 65 7 (parallel [
            (set (reg:SI 0 ax [orig:88 _6 ] [88])
                (plus:SI (reg:SI 0 ax [orig:87 port.0_5 ] [87])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":152:5 209 {*addsi_1}
     (nil))
(insn 65 64 109 7 (set (reg/v:SI 1 dx [ port ])
        (reg:SI 0 ax [orig:88 _6 ] [88])) "drivers/blk_drv/hd.c":152:5 75 {*movsi_internal}
     (nil))
(insn 109 65 66 7 (set (reg:SI 0 ax [orig:86 _4 ] [86])
        (reg:SI 2 cx [orig:86 _4 ] [86])) "drivers/blk_drv/hd.c":152:5 75 {*movsi_internal}
     (nil))
(insn 66 109 67 7 (parallel [
            (asm_operands/v ("outb %%al, %%dx
	jmp 1f
1:	jmp 1f
1:") ("") 0 [
                    (reg:SI 0 ax [orig:86 _4 ] [86])
                    (reg/v:SI 1 dx [ port ])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:152)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:152)
                ]
                 [] drivers/blk_drv/hd.c:152)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":152:5 -1
     (nil))
(insn 67 66 68 7 (set (reg:SI 0 ax [orig:89 port.1_7 ] [89])
        (reg/v:SI 1 dx [ port ])) "drivers/blk_drv/hd.c":153:5 75 {*movsi_internal}
     (nil))
(insn 68 67 69 7 (parallel [
            (set (reg:SI 0 ax [orig:90 _8 ] [90])
                (plus:SI (reg:SI 0 ax [orig:89 port.1_7 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":153:5 209 {*addsi_1}
     (nil))
(insn 69 68 70 7 (set (reg/v:SI 1 dx [ port ])
        (reg:SI 0 ax [orig:90 _8 ] [90])) "drivers/blk_drv/hd.c":153:5 75 {*movsi_internal}
     (nil))
(insn 70 69 71 7 (set (reg:SI 0 ax [121])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [11 nsect+0 S4 A32])) "drivers/blk_drv/hd.c":153:5 75 {*movsi_internal}
     (nil))
(insn 71 70 72 7 (parallel [
            (asm_operands/v ("outb %%al, %%dx
	jmp 1f
1:	jmp 1f
1:") ("") 0 [
                    (reg:SI 0 ax [121])
                    (reg/v:SI 1 dx [ port ])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:153)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:153)
                ]
                 [] drivers/blk_drv/hd.c:153)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":153:5 -1
     (nil))
(insn 72 71 73 7 (set (reg:SI 0 ax [orig:91 port.2_9 ] [91])
        (reg/v:SI 1 dx [ port ])) "drivers/blk_drv/hd.c":154:5 75 {*movsi_internal}
     (nil))
(insn 73 72 74 7 (parallel [
            (set (reg:SI 0 ax [orig:92 _10 ] [92])
                (plus:SI (reg:SI 0 ax [orig:91 port.2_9 ] [91])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":154:5 209 {*addsi_1}
     (nil))
(insn 74 73 75 7 (set (reg/v:SI 1 dx [ port ])
        (reg:SI 0 ax [orig:92 _10 ] [92])) "drivers/blk_drv/hd.c":154:5 75 {*movsi_internal}
     (nil))
(insn 75 74 76 7 (set (reg:SI 0 ax [122])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 sect+0 S4 A32])) "drivers/blk_drv/hd.c":154:5 75 {*movsi_internal}
     (nil))
(insn 76 75 77 7 (parallel [
            (asm_operands/v ("outb %%al, %%dx
	jmp 1f
1:	jmp 1f
1:") ("") 0 [
                    (reg:SI 0 ax [122])
                    (reg/v:SI 1 dx [ port ])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:154)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:154)
                ]
                 [] drivers/blk_drv/hd.c:154)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":154:5 -1
     (nil))
(insn 77 76 78 7 (set (reg:SI 0 ax [orig:93 port.3_11 ] [93])
        (reg/v:SI 1 dx [ port ])) "drivers/blk_drv/hd.c":155:5 75 {*movsi_internal}
     (nil))
(insn 78 77 79 7 (parallel [
            (set (reg:SI 0 ax [orig:94 _12 ] [94])
                (plus:SI (reg:SI 0 ax [orig:93 port.3_11 ] [93])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":155:5 209 {*addsi_1}
     (nil))
(insn 79 78 80 7 (set (reg/v:SI 1 dx [ port ])
        (reg:SI 0 ax [orig:94 _12 ] [94])) "drivers/blk_drv/hd.c":155:5 75 {*movsi_internal}
     (nil))
(insn 80 79 81 7 (set (reg:SI 0 ax [123])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 cyl+0 S4 A32])) "drivers/blk_drv/hd.c":155:5 75 {*movsi_internal}
     (nil))
(insn 81 80 82 7 (parallel [
            (asm_operands/v ("outb %%al, %%dx
	jmp 1f
1:	jmp 1f
1:") ("") 0 [
                    (reg:SI 0 ax [123])
                    (reg/v:SI 1 dx [ port ])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:155)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:155)
                ]
                 [] drivers/blk_drv/hd.c:155)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":155:5 -1
     (nil))
(insn 82 81 83 7 (set (reg:SI 0 ax [124])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 cyl+0 S4 A32])) "drivers/blk_drv/hd.c":156:5 75 {*movsi_internal}
     (nil))
(insn 83 82 111 7 (parallel [
            (set (reg:SI 0 ax [124])
                (lshiftrt:SI (reg:SI 0 ax [124])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":156:5 701 {*lshrsi3_1}
     (expr_list:REG_EQUAL (lshiftrt:SI (mem/c:SI (plus:SI (reg/f:SI 16 argp)
                    (const_int 16 [0x10])) [11 cyl+0 S4 A32])
            (const_int 8 [0x8]))
        (nil)))
(insn 111 83 84 7 (set (reg:SI 2 cx [orig:95 _13 ] [95])
        (reg:SI 0 ax [124])) "drivers/blk_drv/hd.c":156:5 75 {*movsi_internal}
     (nil))
(insn 84 111 85 7 (set (reg:SI 0 ax [orig:96 port.4_14 ] [96])
        (reg/v:SI 1 dx [ port ])) "drivers/blk_drv/hd.c":156:5 75 {*movsi_internal}
     (nil))
(insn 85 84 86 7 (parallel [
            (set (reg:SI 0 ax [orig:97 _15 ] [97])
                (plus:SI (reg:SI 0 ax [orig:96 port.4_14 ] [96])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":156:5 209 {*addsi_1}
     (nil))
(insn 86 85 112 7 (set (reg/v:SI 1 dx [ port ])
        (reg:SI 0 ax [orig:97 _15 ] [97])) "drivers/blk_drv/hd.c":156:5 75 {*movsi_internal}
     (nil))
(insn 112 86 87 7 (set (reg:SI 0 ax [orig:95 _13 ] [95])
        (reg:SI 2 cx [orig:95 _13 ] [95])) "drivers/blk_drv/hd.c":156:5 75 {*movsi_internal}
     (nil))
(insn 87 112 88 7 (parallel [
            (asm_operands/v ("outb %%al, %%dx
	jmp 1f
1:	jmp 1f
1:") ("") 0 [
                    (reg:SI 0 ax [orig:95 _13 ] [95])
                    (reg/v:SI 1 dx [ port ])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:156)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:156)
                ]
                 [] drivers/blk_drv/hd.c:156)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":156:5 -1
     (nil))
(insn 88 87 89 7 (set (reg:SI 0 ax [125])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":157:5 75 {*movsi_internal}
     (nil))
(insn 89 88 90 7 (parallel [
            (set (reg:SI 0 ax [orig:98 _16 ] [98])
                (ashift:SI (reg:SI 0 ax [125])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":157:5 655 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (reg/f:SI 16 argp) [11 drive+0 S4 A32])
            (const_int 4 [0x4]))
        (nil)))
(insn 90 89 91 7 (parallel [
            (set (reg:SI 0 ax [orig:99 _17 ] [99])
                (ior:SI (reg:SI 0 ax [orig:98 _16 ] [98])
                    (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 28 [0x1c])) [11 head+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":157:5 520 {*iorsi_1}
     (nil))
(insn 91 90 114 7 (parallel [
            (set (reg:SI 0 ax [orig:99 _17 ] [99])
                (ior:SI (reg:SI 0 ax [orig:99 _17 ] [99])
                    (const_int 160 [0xa0])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":157:5 520 {*iorsi_1}
     (nil))
(insn 114 91 92 7 (set (reg:SI 2 cx [orig:100 _18 ] [100])
        (reg:SI 0 ax [orig:99 _17 ] [99])) "drivers/blk_drv/hd.c":157:5 75 {*movsi_internal}
     (nil))
(insn 92 114 93 7 (set (reg:SI 0 ax [orig:101 port.5_19 ] [101])
        (reg/v:SI 1 dx [ port ])) "drivers/blk_drv/hd.c":157:5 75 {*movsi_internal}
     (nil))
(insn 93 92 94 7 (parallel [
            (set (reg:SI 0 ax [orig:102 _20 ] [102])
                (plus:SI (reg:SI 0 ax [orig:101 port.5_19 ] [101])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":157:5 209 {*addsi_1}
     (nil))
(insn 94 93 115 7 (set (reg/v:SI 1 dx [ port ])
        (reg:SI 0 ax [orig:102 _20 ] [102])) "drivers/blk_drv/hd.c":157:5 75 {*movsi_internal}
     (nil))
(insn 115 94 95 7 (set (reg:SI 0 ax [orig:100 _18 ] [100])
        (reg:SI 2 cx [orig:100 _18 ] [100])) "drivers/blk_drv/hd.c":157:5 75 {*movsi_internal}
     (nil))
(insn 95 115 96 7 (parallel [
            (asm_operands/v ("outb %%al, %%dx
	jmp 1f
1:	jmp 1f
1:") ("") 0 [
                    (reg:SI 0 ax [orig:100 _18 ] [100])
                    (reg/v:SI 1 dx [ port ])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:157)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:157)
                ]
                 [] drivers/blk_drv/hd.c:157)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":157:5 -1
     (nil))
(insn 96 95 97 7 (set (reg:SI 0 ax [orig:103 port.6_21 ] [103])
        (reg/v:SI 1 dx [ port ])) "drivers/blk_drv/hd.c":158:5 75 {*movsi_internal}
     (nil))
(insn 97 96 98 7 (parallel [
            (set (reg:SI 0 ax [orig:104 _22 ] [104])
                (plus:SI (reg:SI 0 ax [orig:103 port.6_21 ] [103])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":158:5 209 {*addsi_1}
     (nil))
(insn 98 97 99 7 (set (reg/v:SI 1 dx [ port ])
        (reg:SI 0 ax [orig:104 _22 ] [104])) "drivers/blk_drv/hd.c":158:5 75 {*movsi_internal}
     (nil))
(insn 99 98 100 7 (set (reg:SI 0 ax [126])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 cmd+0 S4 A32])) "drivers/blk_drv/hd.c":158:5 75 {*movsi_internal}
     (nil))
(insn 100 99 103 7 (parallel [
            (asm_operands/v ("outb %%al, %%dx") ("") 0 [
                    (reg:SI 0 ax [126])
                    (reg/v:SI 1 dx [ port ])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:158)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:158)
                ]
                 [] drivers/blk_drv/hd.c:158)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":158:5 -1
     (nil))
(note 103 100 104 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 104 103 106 8 (const_int 0 [0]) "drivers/blk_drv/hd.c":159:1 843 {nop}
     (nil))
(note 106 104 0 NOTE_INSN_DELETED)

;; Function reset_controller (reset_controller, funcdef_no=7, decl_uid=1428, cgraph_uid=8, symbol_order=13)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=16, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 66:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 6:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) a  (1) d
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 13:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 23:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) a  (1) d
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (1) lBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 31:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 36:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 41:  (0) =a  (1) d
      Creating newreg=96 from oldreg=92, assigning class DREG to r96
   41: {r91:QI=asm_operands;clobber flags:CC;}
      REG_DEAD r92:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
   68: r96:SI=r92:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 39:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 42:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =r  (1) qm {*zero_extendqisi2}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 45:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 48:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 54:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4 5 6
EBB 7 8
EBB 10
EBB 9

********** Pseudo live ranges #1: **********

  BB 9
  BB 10
   Insn 65: point = 0, n_alt = -1
  BB 8
   Insn 54: point = 0, n_alt = 0
   Insn 53: point = 0, n_alt = 0
   Insn 52: point = 0, n_alt = -2
   Insn 51: point = 1, n_alt = 0
   Insn 50: point = 2, n_alt = 0
   Insn 49: point = 3, n_alt = 0
   Insn 48: point = 3, n_alt = 0
  BB 7
   Insn 46: point = 4, n_alt = -1
   Insn 45: point = 4, n_alt = 0
   Insn 44: point = 4, n_alt = 1
   Insn 43: point = 5, n_alt = 0
   Insn 42: point = 7, n_alt = 4
   Insn 39: point = 8, n_alt = 8
   Insn 41: point = 9, n_alt = 0
   Insn 68: point = 11, n_alt = -2
	Hard reg 0 is preferable by r96 with profit 1000
   Insn 40: point = 13, n_alt = 0
  BB 6
   Insn 36: point = 15, n_alt = 0
   Insn 35: point = 15, n_alt = 0
   Insn 34: point = 15, n_alt = -2
   Insn 33: point = 15, n_alt = 0
   Insn 32: point = 16, n_alt = 0
   Insn 31: point = 17, n_alt = 0
  BB 5
   Insn 29: point = 18, n_alt = -1
   Insn 28: point = 18, n_alt = 0
   Insn 27: point = 19, n_alt = -2
   Insn 26: point = 20, n_alt = 0
   Insn 25: point = 20, n_alt = 0
   Insn 24: point = 21, n_alt = 0
   Insn 23: point = 22, n_alt = 0
   Insn 22: point = 24, n_alt = 0
  BB 4
   Insn 20: point = 26, n_alt = -1
   Insn 19: point = 26, n_alt = 0
  BB 2
   Insn 59: point = 27, n_alt = -1
   Insn 8: point = 27, n_alt = 1
   Insn 7: point = 27, n_alt = 0
   Insn 6: point = 28, n_alt = 0
   Insn 5: point = 29, n_alt = 0
   Insn 66: point = 30, n_alt = 0
  BB 3
   Insn 13: point = 31, n_alt = 0
   Insn 12: point = 31, n_alt = -1
 r82: [0..31]
 r83: [23..24]
 r84: [20..22]
 r85: [18..19]
 r86: [6..7]
 r87: [27..29]
 r88: [27..28]
 r89: [20..21]
 r90: [15..16]
 r91: [8..9]
 r92: [12..13]
 r93: [4..5]
 r94: [1..2]
 r96: [10..11]
Compressing live ranges: from 32 to 22 - 68%
Ranges after the compression:
 r82: [0..21]
 r83: [18..19]
 r84: [16..17]
 r85: [14..15]
 r86: [4..5]
 r87: [20..21]
 r88: [20..21]
 r89: [16..17]
 r90: [12..13]
 r91: [6..7]
 r92: [10..11]
 r93: [2..3]
 r94: [0..1]
 r96: [8..9]

********** Assignment #1: **********

	 Assigning to 96 (cl=DREG, orig=92, freq=2000, tfirst=96, tfreq=2000)...
	   Assign 1 to reload r96 (freq=2000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=32, prev_offset=32)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=16, prev_offset=16)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 66
changing reg in insn 52
changing reg in insn 50
changing reg in insn 34
changing reg in insn 32
changing reg in insn 22
changing reg in insn 22
changing reg in insn 23
changing reg in insn 23
changing reg in insn 25
changing reg in insn 27
changing reg in insn 28
changing reg in insn 42
changing reg in insn 43
changing reg in insn 5
changing reg in insn 7
changing reg in insn 6
changing reg in insn 7
changing reg in insn 24
changing reg in insn 25
changing reg in insn 32
changing reg in insn 33
changing reg in insn 41
changing reg in insn 39
changing reg in insn 40
changing reg in insn 43
changing reg in insn 44
changing reg in insn 50
changing reg in insn 51
deleting insn with uid = 27.
deleting insn with uid = 34.
deleting insn with uid = 52.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 26.
verify found no changes in insn with uid = 35.
verify found no changes in insn with uid = 53.


reset_controller

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 17 [flags]
;;  ref usage 	r0={13d,10u} r1={7d,3u} r2={4d} r3={1d,5u} r7={8d,33u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r17={17d,3u} r18={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} 
;;    total ref usage 299{245d,54u,0e} in 38{35 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 66 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 66 3 2 2 (parallel [
            (set (reg:SI 3 bx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 66 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 0 ax [87])
        (const_int 4 [0x4])) "drivers/blk_drv/hd.c":165:2 75 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:SI 1 dx [88])
        (const_int 1014 [0x3f6])) "drivers/blk_drv/hd.c":165:2 75 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (parallel [
            (asm_operands/v ("outb %%al, %%dx") ("") 0 [
                    (reg:SI 0 ax [87])
                    (reg:SI 1 dx [88])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:165)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:165)
                ]
                 [] drivers/blk_drv/hd.c:165)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":165:2 -1
     (nil))
(insn 8 7 59 2 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [11 i+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":166:9 75 {*movsi_internal}
     (nil))
(jump_insn 59 8 60 2 (set (pc)
        (label_ref 14)) "drivers/blk_drv/hd.c":166:2 807 {jump}
     (nil)
 -> 14)
(barrier 60 59 16)
(code_label 16 60 11 3 24 (nil) [1 uses])
(note 11 16 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 13 3 (parallel [
            (asm_operands/v ("nop") ("") 0 []
                 []
                 [] drivers/blk_drv/hd.c:167)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":167:3 -1
     (nil))
(insn 13 12 14 3 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 12 [0xc])) [11 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 12 [0xc])) [11 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":166:24 209 {*addsi_1}
     (nil))
(code_label 14 13 15 4 23 (nil) [1 uses])
(note 15 14 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 15 20 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])) [11 i+0 S4 A32])
            (const_int 99 [0x63]))) "drivers/blk_drv/hd.c":166:16 11 {*cmpsi_1}
     (nil))
(jump_insn 20 19 21 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) "drivers/blk_drv/hd.c":166:16 806 {*jcc}
     (nil)
 -> 16)
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 5 (set (reg:SI 0 ax [orig:83 _1 ] [83])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (plus:SI (unspec:SI [
                                (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                            ] UNSPEC_GOTOFF)
                        (const_int 20 [0x14])))) [11 hd_info[0].ctl+0 S4 A32])) "drivers/blk_drv/hd.c":169:2 75 {*movsi_internal}
     (nil))
(insn 23 22 24 5 (parallel [
            (set (reg:SI 0 ax [orig:84 _2 ] [84])
                (and:SI (reg:SI 0 ax [orig:83 _1 ] [83])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":169:2 490 {*andsi_1}
     (nil))
(insn 24 23 25 5 (set (reg:SI 1 dx [89])
        (const_int 1014 [0x3f6])) "drivers/blk_drv/hd.c":169:2 75 {*movsi_internal}
     (nil))
(insn 25 24 26 5 (parallel [
            (asm_operands/v ("outb %%al, %%dx") ("") 0 [
                    (reg:SI 0 ax [orig:84 _2 ] [84])
                    (reg:SI 1 dx [89])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:169)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:169)
                ]
                 [] drivers/blk_drv/hd.c:169)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":169:2 -1
     (nil))
(call_insn 26 25 28 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("drive_busy") [flags 0x3]  <function_decl 0x773336149600 drive_busy>) [0 drive_busy S1 A8])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":170:6 823 {*call_value}
     (nil)
    (nil))
(insn 28 26 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:85 _3 ] [85])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":170:5 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "drivers/blk_drv/hd.c":170:5 806 {*jcc}
     (nil)
 -> 37)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":171:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 32 31 33 6 (set (reg/f:SI 0 ax [90])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC6") [flags 0x2]  <var_decl 0x7733361c2750 *.LC6>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":171:3 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC6") [flags 0x2]  <var_decl 0x7733361c2750 *.LC6>)
        (nil)))
(insn 33 32 35 6 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [90])) "drivers/blk_drv/hd.c":171:3 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 35 33 36 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printk") [flags 0x41]  <function_decl 0x773336118900 printk>) [0 printk S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":171:3 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 36 35 37 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":171:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 37 36 38 7 25 (nil) [1 uses])
(note 38 37 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 40 38 68 7 (set (reg:SI 0 ax [92])
        (const_int 497 [0x1f1])) "drivers/blk_drv/hd.c":172:11 75 {*movsi_internal}
     (nil))
(insn 68 40 41 7 (set (reg:SI 1 dx [92])
        (reg:SI 0 ax [92])) "drivers/blk_drv/hd.c":172:11 75 {*movsi_internal}
     (nil))
(insn 41 68 39 7 (parallel [
            (set (reg:QI 0 ax [orig:91 _v ] [91])
                (asm_operands/v:QI ("inb %%dx, %%al") ("=a") 0 [
                        (reg:SI 1 dx [92])
                    ]
                     [
                        (asm_input:SI ("d") drivers/blk_drv/hd.c:172)
                    ]
                     [] drivers/blk_drv/hd.c:172))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":172:11 -1
     (nil))
(insn 39 41 42 7 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 11 [0xb])) [0 _v+0 S1 A8])
        (reg:QI 0 ax [orig:91 _v ] [91])) "drivers/blk_drv/hd.c":172:11 77 {*movqi_internal}
     (nil))
(insn 42 39 43 7 (set (reg:QI 0 ax [orig:86 _12 ] [86])
        (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 11 [0xb])) [0 _v+0 S1 A8])) "drivers/blk_drv/hd.c":172:11 77 {*movqi_internal}
     (nil))
(insn 43 42 44 7 (set (reg:SI 0 ax [93])
        (zero_extend:SI (reg:QI 0 ax [orig:86 _12 ] [86]))) "drivers/blk_drv/hd.c":172:9 143 {*zero_extendqisi2}
     (nil))
(insn 44 43 45 7 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [11 i+0 S4 A32])
        (reg:SI 0 ax [93])) "drivers/blk_drv/hd.c":172:9 75 {*movsi_internal}
     (nil))
(insn 45 44 46 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])) [11 i+0 S4 A32])
            (const_int 1 [0x1]))) "drivers/blk_drv/hd.c":172:5 11 {*cmpsi_1}
     (nil))
(jump_insn 46 45 47 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 64)
            (pc))) "drivers/blk_drv/hd.c":172:5 806 {*jcc}
     (nil)
 -> 64)
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":173:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 49 48 50 8 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":173:3 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 50 49 51 8 (set (reg/f:SI 0 ax [94])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC7") [flags 0x2]  <var_decl 0x7733361c2870 *.LC7>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":173:3 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC7") [flags 0x2]  <var_decl 0x7733361c2870 *.LC7>)
        (nil)))
(insn 51 50 53 8 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [94])) "drivers/blk_drv/hd.c":173:3 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 53 51 54 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printk") [flags 0x41]  <function_decl 0x773336118900 printk>) [0 printk S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":173:3 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 54 53 64 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":173:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 64 54 63 10 27 (nil) [1 uses])
(note 63 64 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 65 63 57 10 (const_int 0 [0]) "drivers/blk_drv/hd.c":174:1 843 {nop}
     (nil))
(code_label 57 65 58 9 22 (nil) [0 uses])
(note 58 57 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 67 58 0 NOTE_INSN_DELETED)

;; Function win_result (win_result, funcdef_no=8, decl_uid=1438, cgraph_uid=9, symbol_order=14)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=20, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=16, prev_offset=0)
Can eliminate 19 to 6 (offset=0, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 6:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 7:  (0) =a  (1) d
      Creating newreg=99 from oldreg=90, assigning class DREG to r99
    7: {r89:QI=asm_operands;clobber flags:CC;}
      REG_DEAD r90:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
   48: r99:SI=r90:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 5:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 8:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 9:  (0) =r  (1) qm {*zero_extendqisi2}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 10:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 12:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 22:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 28:  (0) =a  (1) d
      Creating newreg=100 from oldreg=95, assigning class DREG to r100
   28: {r94:QI=asm_operands;clobber flags:CC;}
      REG_DEAD r95:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
   49: r100:SI=r95:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 26:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 29:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) =r  (1) qm {*zero_extendqisi2}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 31:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (0) =r  (1) g {*movsi_internal}
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3
EBB 4 5
EBB 6
EBB 7

********** Pseudo live ranges #1: **********

  BB 7
   Insn 42: point = 0, n_alt = -1
   Insn 41: point = 0, n_alt = -2
   Insn 37: point = 1, n_alt = -2
  BB 3
   Insn 44: point = 4, n_alt = -1
   Insn 16: point = 4, n_alt = 0
  BB 6
   Insn 34: point = 5, n_alt = 0
  BB 5
   Insn 31: point = 6, n_alt = 1
   Insn 30: point = 7, n_alt = 0
   Insn 29: point = 9, n_alt = 4
   Insn 26: point = 10, n_alt = 8
   Insn 28: point = 11, n_alt = 0
   Insn 49: point = 13, n_alt = -2
	Hard reg 0 is preferable by r100 with profit 1000
   Insn 27: point = 15, n_alt = 0
  BB 4
   Insn 24: point = 16, n_alt = -1
   Insn 23: point = 16, n_alt = 0
   Insn 22: point = 17, n_alt = 0
   Insn 21: point = 19, n_alt = 0
  BB 2
   Insn 14: point = 20, n_alt = -1
   Insn 13: point = 20, n_alt = 0
   Insn 12: point = 21, n_alt = 0
   Insn 11: point = 23, n_alt = 0
   Insn 10: point = 24, n_alt = 1
   Insn 9: point = 25, n_alt = 0
   Insn 8: point = 27, n_alt = 4
   Insn 5: point = 28, n_alt = 8
   Insn 7: point = 29, n_alt = 0
   Insn 48: point = 31, n_alt = -2
	Hard reg 0 is preferable by r99 with profit 1000
   Insn 6: point = 33, n_alt = 0
   Insn 46: point = 34, n_alt = 0
 r82: [34..34]
 r83: [20..21]
 r84: [16..17]
 r85: [2..5]
 r86: [26..27]
 r87: [8..9]
 r88: [0..1]
 r89: [28..29]
 r90: [32..33]
 r91: [24..25]
 r92: [22..23]
 r93: [18..19]
 r94: [10..11]
 r95: [14..15]
 r96: [6..7]
 r99: [30..31]
 r100: [12..13]
Compressing live ranges: from 35 to 33 - 94%
Ranges after the compression:
 r82: [32..32]
 r83: [18..19]
 r84: [14..15]
 r85: [2..3]
 r86: [24..25]
 r87: [6..7]
 r88: [0..1]
 r89: [26..27]
 r90: [30..31]
 r91: [22..23]
 r92: [20..21]
 r93: [16..17]
 r94: [8..9]
 r95: [12..13]
 r96: [4..5]
 r99: [28..29]
 r100: [10..11]

********** Assignment #1: **********

	 Assigning to 99 (cl=DREG, orig=90, freq=2000, tfirst=99, tfreq=2000)...
	   Assign 1 to reload r99 (freq=2000)
	 Assigning to 100 (cl=DREG, orig=95, freq=2000, tfirst=100, tfreq=2000)...
	   Assign 1 to reload r100 (freq=2000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=20, prev_offset=20)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=16, prev_offset=16)
Can eliminate 19 to 6 (offset=0, prev_offset=0)
changing reg in insn 46
changing reg in insn 12
changing reg in insn 13
changing reg in insn 22
changing reg in insn 23
changing reg in insn 34
changing reg in insn 16
changing reg in insn 37
changing reg in insn 8
changing reg in insn 9
changing reg in insn 29
changing reg in insn 30
changing reg in insn 37
changing reg in insn 41
changing reg in insn 7
changing reg in insn 5
changing reg in insn 6
changing reg in insn 9
changing reg in insn 10
changing reg in insn 11
changing reg in insn 12
changing reg in insn 21
changing reg in insn 22
changing reg in insn 28
changing reg in insn 26
changing reg in insn 27
changing reg in insn 30
changing reg in insn 31
deleting insn with uid = 37.
deleting insn with uid = 41.
starting the processing of deferred insns
ending the processing of deferred insns


win_result

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 17 [flags]
;;  ref usage 	r0={16d,14u} r1={3d,2u} r2={1d} r7={1d,15u} r17={7d,2u} r19={2e} 
;;    total ref usage 63{28d,33u,2e} in 27{27 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 46 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 46 3 2 2 (parallel [
            (set (reg:SI 0 ax [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 46 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 48 2 (set (reg:SI 0 ax [90])
        (const_int 503 [0x1f7])) "drivers/blk_drv/hd.c":178:13 75 {*movsi_internal}
     (nil))
(insn 48 6 7 2 (set (reg:SI 1 dx [90])
        (reg:SI 0 ax [90])) "drivers/blk_drv/hd.c":178:13 75 {*movsi_internal}
     (nil))
(insn 7 48 5 2 (parallel [
            (set (reg:QI 0 ax [orig:89 _v ] [89])
                (asm_operands/v:QI ("inb %%dx, %%al
	jmp 1f
1:	jmp 1f
1:") ("=a") 0 [
                        (reg:SI 1 dx [90])
                    ]
                     [
                        (asm_input:SI ("d") drivers/blk_drv/hd.c:178)
                    ]
                     [] drivers/blk_drv/hd.c:178))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":178:13 -1
     (nil))
(insn 5 7 8 2 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 15 [0xf])) [0 _v+0 S1 A8])
        (reg:QI 0 ax [orig:89 _v ] [89])) "drivers/blk_drv/hd.c":178:13 77 {*movqi_internal}
     (nil))
(insn 8 5 9 2 (set (reg:QI 0 ax [orig:86 _5 ] [86])
        (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 15 [0xf])) [0 _v+0 S1 A8])) "drivers/blk_drv/hd.c":178:13 77 {*movqi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SI 0 ax [91])
        (zero_extend:SI (reg:QI 0 ax [orig:86 _5 ] [86]))) "drivers/blk_drv/hd.c":178:9 143 {*zero_extendqisi2}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [11 i+0 S4 A32])
        (reg:SI 0 ax [91])) "drivers/blk_drv/hd.c":178:9 75 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:SI 0 ax [92])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":180:12 75 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg:SI 0 ax [orig:83 _1 ] [83])
                (and:SI (reg:SI 0 ax [92])
                    (const_int 241 [0xf1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":180:12 490 {*andsi_1}
     (expr_list:REG_EQUAL (and:SI (mem/c:SI (plus:SI (reg/f:SI 19 frame)
                    (const_int -8 [0xfffffffffffffff8])) [11 i+0 S4 A32])
            (const_int 241 [0xf1]))
        (nil)))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:83 _1 ] [83])
            (const_int 80 [0x50]))) "drivers/blk_drv/hd.c":180:8 11 {*cmpsi_1}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "drivers/blk_drv/hd.c":180:8 806 {*jcc}
     (nil)
 -> 19)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 44 3 (set (reg:SI 0 ax [orig:85 _3 ] [85])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":182:16 75 {*movsi_internal}
     (nil))
(jump_insn 44 16 45 3 (set (pc)
        (label_ref 35)) "drivers/blk_drv/hd.c":182:16 807 {jump}
     (nil)
 -> 35)
(barrier 45 44 19)
(code_label 19 45 20 4 29 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:SI 0 ax [93])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":183:11 75 {*movsi_internal}
     (nil))
(insn 22 21 23 4 (parallel [
            (set (reg:SI 0 ax [orig:84 _2 ] [84])
                (and:SI (reg:SI 0 ax [93])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":183:11 490 {*andsi_1}
     (expr_list:REG_EQUAL (and:SI (mem/c:SI (plus:SI (reg/f:SI 19 frame)
                    (const_int -8 [0xfffffffffffffff8])) [11 i+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 23 22 24 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:84 _2 ] [84])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":183:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) "drivers/blk_drv/hd.c":183:8 806 {*jcc}
     (nil)
 -> 32)
(note 25 24 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 27 25 49 5 (set (reg:SI 0 ax [95])
        (const_int 497 [0x1f1])) "drivers/blk_drv/hd.c":184:13 75 {*movsi_internal}
     (nil))
(insn 49 27 28 5 (set (reg:SI 1 dx [95])
        (reg:SI 0 ax [95])) "drivers/blk_drv/hd.c":184:13 75 {*movsi_internal}
     (nil))
(insn 28 49 26 5 (parallel [
            (set (reg:QI 0 ax [orig:94 _v ] [94])
                (asm_operands/v:QI ("inb %%dx, %%al") ("=a") 0 [
                        (reg:SI 1 dx [95])
                    ]
                     [
                        (asm_input:SI ("d") drivers/blk_drv/hd.c:184)
                    ]
                     [] drivers/blk_drv/hd.c:184))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":184:13 -1
     (nil))
(insn 26 28 29 5 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 7 [0x7])) [0 _v+0 S1 A8])
        (reg:QI 0 ax [orig:94 _v ] [94])) "drivers/blk_drv/hd.c":184:13 77 {*movqi_internal}
     (nil))
(insn 29 26 30 5 (set (reg:QI 0 ax [orig:87 _8 ] [87])
        (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 7 [0x7])) [0 _v+0 S1 A8])) "drivers/blk_drv/hd.c":184:13 77 {*movqi_internal}
     (nil))
(insn 30 29 31 5 (set (reg:SI 0 ax [96])
        (zero_extend:SI (reg:QI 0 ax [orig:87 _8 ] [87]))) "drivers/blk_drv/hd.c":184:11 143 {*zero_extendqisi2}
     (nil))
(insn 31 30 32 5 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [11 i+0 S4 A32])
        (reg:SI 0 ax [96])) "drivers/blk_drv/hd.c":184:11 75 {*movsi_internal}
     (nil))
(code_label 32 31 33 6 31 (nil) [1 uses])
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 6 (set (reg:SI 0 ax [orig:85 _3 ] [85])
        (const_int 1 [0x1])) "drivers/blk_drv/hd.c":185:12 75 {*movsi_internal}
     (nil))
(code_label 35 34 36 7 30 (nil) [1 uses])
(note 36 35 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 42 36 47 7 (use (reg/i:SI 0 ax)) "drivers/blk_drv/hd.c":186:1 -1
     (nil))
(note 47 42 0 NOTE_INSN_DELETED)

;; Function bad_rw_intr (bad_rw_intr, funcdef_no=9, decl_uid=1446, cgraph_uid=10, symbol_order=15)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 6:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 8:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 16:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 19:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 30:  (0) m  (1) re {*movsi_internal}
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3
EBB 4 5
EBB 7
EBB 6

********** Pseudo live ranges #1: **********

  BB 6
  BB 7
   Insn 39: point = 0, n_alt = -1
  BB 5
   Insn 30: point = 0, n_alt = 1
  BB 4
   Insn 28: point = 2, n_alt = -1
   Insn 27: point = 2, n_alt = 0
   Insn 24: point = 3, n_alt = 0
   Insn 23: point = 5, n_alt = 0
   Insn 22: point = 7, n_alt = 0
  BB 3
   Insn 19: point = 9, n_alt = 0
   Insn 18: point = 9, n_alt = 0
   Insn 17: point = 9, n_alt = 0
   Insn 16: point = 9, n_alt = 0
  BB 2
   Insn 14: point = 10, n_alt = -1
   Insn 13: point = 10, n_alt = 0
   Insn 10: point = 11, n_alt = 0
   Insn 9: point = 13, n_alt = 1
   Insn 8: point = 14, n_alt = 0
   Insn 7: point = 16, n_alt = 0
   Insn 6: point = 17, n_alt = 0
   Insn 5: point = 19, n_alt = 0
   Insn 40: point = 20, n_alt = 0
 r82: [0..20]
 r83: [12..17]
 r84: [15..16]
 r85: [13..14]
 r86: [10..11]
 r87: [4..5]
 r88: [2..3]
 r89: [18..19]
 r90: [6..7]
Compressing live ranges: from 21 to 14 - 66%
Ranges after the compression:
 r82: [0..13]
 r83: [8..11]
 r84: [10..11]
 r85: [8..9]
 r86: [6..7]
 r87: [2..3]
 r88: [0..1]
 r89: [12..13]
 r90: [4..5]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=16)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 40
changing reg in insn 30
changing reg in insn 22
changing reg in insn 5
changing reg in insn 6
changing reg in insn 10
changing reg in insn 9
changing reg in insn 7
changing reg in insn 7
changing reg in insn 8
changing reg in insn 8
changing reg in insn 9
changing reg in insn 10
changing reg in insn 13
changing reg in insn 23
changing reg in insn 24
changing reg in insn 24
changing reg in insn 27
changing reg in insn 5
changing reg in insn 6
changing reg in insn 22
changing reg in insn 23
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 18.


bad_rw_intr

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 17 [flags]
;;  ref usage 	r0={8d,8u} r1={4d,2u} r2={2d} r3={1d,3u} r7={4d,13u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={7d,2u} r18={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} 
;;    total ref usage 119{91d,28u,0e} in 20{19 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 40 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 40 3 2 2 (parallel [
            (set (reg:SI 3 bx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 40 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 0 ax [89])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":190:8 75 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 0 ax [orig:83 _1 ] [83])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [89])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":190:8 75 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:SI 1 dx [orig:84 _2 ] [84])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:83 _1 ] [83])
                (const_int 8 [0x8])) [11 _1->errors+0 S4 A32])) "drivers/blk_drv/hd.c":190:15 75 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (parallel [
            (set (reg:SI 1 dx [orig:85 _3 ] [85])
                (plus:SI (reg:SI 1 dx [orig:84 _2 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":190:6 209 {*addsi_1}
     (nil))
(insn 9 8 10 2 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:83 _1 ] [83])
                (const_int 8 [0x8])) [11 _1->errors+0 S4 A32])
        (reg:SI 1 dx [orig:85 _3 ] [85])) "drivers/blk_drv/hd.c":190:5 75 {*movsi_internal}
     (nil))
(insn 10 9 13 2 (set (reg:SI 0 ax [orig:86 _4 ] [86])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:83 _1 ] [83])
                (const_int 8 [0x8])) [11 _1->errors+0 S4 A32])) "drivers/blk_drv/hd.c":190:15 75 {*movsi_internal}
     (nil))
(insn 13 10 14 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:86 _4 ] [86])
            (const_int 6 [0x6]))) "drivers/blk_drv/hd.c":190:5 11 {*cmpsi_1}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "drivers/blk_drv/hd.c":190:5 806 {*jcc}
     (nil)
 -> 20)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":191:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 17 16 18 3 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":191:3 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 18 17 19 3 (call (mem:QI (symbol_ref:SI ("end_request") [flags 0x3]  <function_decl 0x773336149400 end_request>) [0 end_request S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":191:3 812 {*call}
     (nil)
    (nil))
(insn 19 18 20 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":191:3 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 20 19 21 4 33 (nil) [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 4 (set (reg/f:SI 0 ax [90])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":192:6 75 {*movsi_internal}
     (nil))
(insn 23 22 24 4 (set (reg/f:SI 0 ax [orig:87 _5 ] [87])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [90])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":192:6 75 {*movsi_internal}
     (nil))
(insn 24 23 27 4 (set (reg:SI 0 ax [orig:88 _6 ] [88])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:87 _5 ] [87])
                (const_int 8 [0x8])) [11 _5->errors+0 S4 A32])) "drivers/blk_drv/hd.c":192:13 75 {*movsi_internal}
     (nil))
(insn 27 24 28 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:88 _6 ] [88])
            (const_int 3 [0x3]))) "drivers/blk_drv/hd.c":192:5 11 {*cmpsi_1}
     (nil))
(jump_insn 28 27 29 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "drivers/blk_drv/hd.c":192:5 806 {*jcc}
     (nil)
 -> 38)
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 38 5 (set (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("reset") [flags 0x2]  <var_decl 0x77333611a900 reset>)
                        ] UNSPEC_GOTOFF))) [11 reset+0 S4 A32])
        (const_int 1 [0x1])) "drivers/blk_drv/hd.c":193:9 75 {*movsi_internal}
     (nil))
(code_label 38 30 37 7 35 (nil) [1 uses])
(note 37 38 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 39 37 33 7 (const_int 0 [0]) "drivers/blk_drv/hd.c":194:1 843 {nop}
     (nil))
(code_label 33 39 34 6 32 (nil) [0 uses])
(note 34 33 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 41 34 0 NOTE_INSN_DELETED)

;; Function recal_intr (recal_intr, funcdef_no=10, decl_uid=1373, cgraph_uid=11, symbol_order=16)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (1) lBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) lBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) lBwBz {*call}
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3
EBB 4 5

********** Pseudo live ranges #1: **********

  BB 5
   Insn 17: point = 0, n_alt = -1
  BB 4
   Insn 13: point = 0, n_alt = 0
  BB 3
   Insn 10: point = 0, n_alt = 0
  BB 2
   Insn 8: point = 0, n_alt = -1
   Insn 7: point = 0, n_alt = 0
   Insn 6: point = 1, n_alt = -2
   Insn 5: point = 2, n_alt = 0
   Insn 18: point = 2, n_alt = 0
 r82: [2..2]
 r83: [0..1]
Compressing live ranges: from 3 to 3 - 100%
Ranges after the compression:
 r82: [2..2]
 r83: [0..1]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=16)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 18
changing reg in insn 6
changing reg in insn 7
deleting insn with uid = 6.
starting the processing of deferred insns
ending the processing of deferred insns


recal_intr

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 7 [sp] 17 [flags]
;;  ref usage 	r0={5d,1u} r1={4d} r2={4d} r7={1d,8u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r17={5d,1u} r18={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} 
;;    total ref usage 224{214d,10u,0e} in 7{4 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 18 3 2 2 (parallel [
            (set (reg:SI 0 ax [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 18 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 7 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("win_result") [flags 0x3]  <function_decl 0x773336156500 win_result>) [0 win_result S1 A8])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":198:6 823 {*call_value}
     (nil)
    (nil))
(insn 7 5 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:83 _1 ] [83])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":198:5 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 11)
            (pc))) "drivers/blk_drv/hd.c":198:5 806 {*jcc}
     (nil)
 -> 11)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 10 9 11 3 (call (mem:QI (symbol_ref:SI ("bad_rw_intr") [flags 0x3]  <function_decl 0x773336156800 bad_rw_intr>) [0 bad_rw_intr S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":199:3 812 {*call}
     (nil)
    (nil))
(code_label 11 10 12 4 37 (nil) [1 uses])
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 13 12 16 4 (call (mem:QI (symbol_ref:SI ("do_hd_request") [flags 0x3]  <function_decl 0x773336149000 do_hd_request>) [0 do_hd_request S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":200:2 812 {*call}
     (nil)
    (nil))
(note 16 13 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 19 5 (const_int 0 [0]) "drivers/blk_drv/hd.c":201:1 843 {nop}
     (nil))
(note 19 17 0 NOTE_INSN_DELETED)

;; Function reset_hd (reset_hd, funcdef_no=11, decl_uid=1452, cgraph_uid=12, symbol_order=17)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-28, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 67:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (0) lBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 6:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 9:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 27:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 29:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 38:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 45:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 52:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) =r  (1) Ts {*leasi} (sp_off=-4)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-4)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 55:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 58:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-20)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 59:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-24)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-28)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) lBwBz {*call} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 62:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-32)
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3

********** Pseudo live ranges #1: **********

  BB 3
   Insn 66: point = 0, n_alt = -1
  BB 2
   Insn 62: point = 0, n_alt = 0
   Insn 61: point = 0, n_alt = 0
   Insn 60: point = 0, n_alt = 0
   Insn 59: point = 1, n_alt = 0
   Insn 58: point = 2, n_alt = 0
   Insn 57: point = 3, n_alt = 0
   Insn 56: point = 4, n_alt = 0
   Insn 55: point = 5, n_alt = 0
   Insn 54: point = 5, n_alt = 0
   Insn 53: point = 6, n_alt = 0
   Insn 52: point = 8, n_alt = 0
   Insn 51: point = 8, n_alt = 0
   Insn 50: point = 9, n_alt = -2
   Insn 49: point = 11, n_alt = 0
   Insn 48: point = 13, n_alt = 0
   Insn 47: point = 15, n_alt = -2
   Insn 46: point = 17, n_alt = -2
   Insn 45: point = 19, n_alt = 0
   Insn 44: point = 21, n_alt = 0
   Insn 43: point = 23, n_alt = 0
   Insn 42: point = 24, n_alt = -2
   Insn 41: point = 25, n_alt = 0
   Insn 40: point = 26, n_alt = 0
   Insn 39: point = 27, n_alt = -2
   Insn 38: point = 29, n_alt = 0
   Insn 37: point = 31, n_alt = 0
   Insn 36: point = 33, n_alt = -2
   Insn 35: point = 35, n_alt = -2
   Insn 34: point = 37, n_alt = 0
   Insn 33: point = 39, n_alt = 0
   Insn 32: point = 41, n_alt = 0
   Insn 31: point = 42, n_alt = -2
   Insn 30: point = 43, n_alt = 0
   Insn 29: point = 44, n_alt = 0
   Insn 28: point = 45, n_alt = -2
   Insn 27: point = 47, n_alt = 0
   Insn 26: point = 49, n_alt = 0
   Insn 25: point = 51, n_alt = 0
   Insn 24: point = 53, n_alt = -2
   Insn 23: point = 55, n_alt = -2
   Insn 22: point = 57, n_alt = 0
   Insn 21: point = 59, n_alt = 0
   Insn 20: point = 61, n_alt = 0
   Insn 19: point = 62, n_alt = -2
   Insn 18: point = 63, n_alt = 0
   Insn 17: point = 64, n_alt = 0
   Insn 16: point = 65, n_alt = -2
   Insn 15: point = 67, n_alt = 0
   Insn 14: point = 69, n_alt = 0
   Insn 13: point = 71, n_alt = -2
   Insn 12: point = 73, n_alt = -2
   Insn 11: point = 75, n_alt = 0
   Insn 10: point = 77, n_alt = 0
   Insn 9: point = 79, n_alt = 0
   Insn 8: point = 80, n_alt = -2
   Insn 7: point = 81, n_alt = 0
   Insn 6: point = 82, n_alt = 0
   Insn 5: point = 83, n_alt = 0
   Insn 67: point = 83, n_alt = 0
 r82: [7..83]
 r83: [66..67]
 r84: [4..65]
 r85: [48..49]
 r86: [46..47]
 r87: [3..45]
 r88: [28..29]
 r89: [2..27]
 r90: [10..11]
 r91: [1..9]
 r92: [0..8]
 r93: [78..82]
 r94: [70..81]
 r95: [70..71]
 r96: [76..80] [72..73]
 r97: [74..75]
 r98: [68..69]
 r99: [60..64]
 r100: [52..63]
 r101: [52..53]
 r102: [58..62] [54..55]
 r103: [56..57]
 r104: [50..51]
 r105: [40..44]
 r106: [32..43]
 r107: [32..33]
 r108: [38..42] [34..35]
 r109: [36..37]
 r110: [30..31]
 r111: [22..26]
 r112: [14..25]
 r113: [14..15]
 r114: [20..24] [16..17]
 r115: [18..19]
 r116: [12..13]
 r117: [5..6]
Compressing live ranges: from 84 to 54 - 64%
Ranges after the compression:
 r82: [2..53]
 r83: [42..43]
 r84: [0..41]
 r85: [30..31]
 r86: [28..29]
 r87: [0..27]
 r88: [16..17]
 r89: [0..15]
 r90: [4..5]
 r91: [0..3]
 r92: [0..3]
 r93: [52..53]
 r94: [46..53]
 r95: [46..47]
 r96: [52..53] [48..49]
 r97: [50..51]
 r98: [44..45]
 r99: [40..41]
 r100: [34..41]
 r101: [34..35]
 r102: [40..41] [36..37]
 r103: [38..39]
 r104: [32..33]
 r105: [26..27]
 r106: [20..27]
 r107: [20..21]
 r108: [26..27] [22..23]
 r109: [24..25]
 r110: [18..19]
 r111: [14..15]
 r112: [8..15]
 r113: [8..9]
 r114: [14..15] [10..11]
 r115: [12..13]
 r116: [6..7]
 r117: [0..1]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=32, prev_offset=32)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-28, prev_offset=0)
changing reg in insn 67
changing reg in insn 53
changing reg in insn 41
changing reg in insn 30
changing reg in insn 18
changing reg in insn 7
changing reg in insn 15
changing reg in insn 16
changing reg in insn 16
changing reg in insn 56
changing reg in insn 26
changing reg in insn 27
changing reg in insn 27
changing reg in insn 28
changing reg in insn 28
changing reg in insn 57
changing reg in insn 38
changing reg in insn 39
changing reg in insn 39
changing reg in insn 58
changing reg in insn 49
changing reg in insn 50
changing reg in insn 50
changing reg in insn 59
changing reg in insn 51
changing reg in insn 60
changing reg in insn 6
changing reg in insn 10
changing reg in insn 8
changing reg in insn 10
changing reg in insn 7
changing reg in insn 14
changing reg in insn 13
changing reg in insn 14
changing reg in insn 12
changing reg in insn 10
changing reg in insn 9
changing reg in insn 8
changing reg in insn 13
changing reg in insn 11
changing reg in insn 10
changing reg in insn 9
changing reg in insn 11
changing reg in insn 12
changing reg in insn 14
changing reg in insn 15
changing reg in insn 17
changing reg in insn 21
changing reg in insn 19
changing reg in insn 21
changing reg in insn 18
changing reg in insn 25
changing reg in insn 24
changing reg in insn 25
changing reg in insn 23
changing reg in insn 21
changing reg in insn 20
changing reg in insn 19
changing reg in insn 24
changing reg in insn 22
changing reg in insn 21
changing reg in insn 20
changing reg in insn 22
changing reg in insn 23
changing reg in insn 25
changing reg in insn 26
changing reg in insn 29
changing reg in insn 33
changing reg in insn 31
changing reg in insn 33
changing reg in insn 30
changing reg in insn 37
changing reg in insn 36
changing reg in insn 37
changing reg in insn 35
changing reg in insn 33
changing reg in insn 32
changing reg in insn 31
changing reg in insn 36
changing reg in insn 34
changing reg in insn 33
changing reg in insn 32
changing reg in insn 34
changing reg in insn 35
changing reg in insn 37
changing reg in insn 38
changing reg in insn 40
changing reg in insn 44
changing reg in insn 42
changing reg in insn 44
changing reg in insn 41
changing reg in insn 48
changing reg in insn 47
changing reg in insn 48
changing reg in insn 46
changing reg in insn 44
changing reg in insn 43
changing reg in insn 42
changing reg in insn 47
changing reg in insn 45
changing reg in insn 44
changing reg in insn 43
changing reg in insn 45
changing reg in insn 46
changing reg in insn 48
changing reg in insn 49
changing reg in insn 53
changing reg in insn 54
deleting insn with uid = 12.
deleting insn with uid = 13.
deleting insn with uid = 23.
deleting insn with uid = 24.
deleting insn with uid = 35.
deleting insn with uid = 36.
deleting insn with uid = 46.
deleting insn with uid = 47.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 5.
verify found no changes in insn with uid = 61.


reset_hd

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;;  ref usage 	r0={29d,26u} r1={8d,9u,4e} r2={8d,5u} r3={1d,5u} r4={1d,1u} r5={1d,1u} r6={1d,1u} r7={10d,21u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r17={22d} r18={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} 
;;    total ref usage 284{211d,69u,4e} in 52{50 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 67 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 67 3 2 2 (parallel [
            (set (reg:SI 3 bx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 67 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 6 2 (call (mem:QI (symbol_ref:SI ("reset_controller") [flags 0x3]  <function_decl 0x773336156100 reset_controller>) [0 reset_controller S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":205:2 812 {*call}
     (nil)
    (nil))
(insn 6 5 7 2 (set (reg:SI 1 dx [93])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 nr+0 S4 A32])) "drivers/blk_drv/hd.c":207:20 75 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:SI 2 cx [94])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 8 [0x8]))))) "drivers/blk_drv/hd.c":207:20 205 {*leasi}
     (nil))
(insn 8 7 9 2 (set (reg:SI 0 ax [96])
        (reg:SI 1 dx [93])) "drivers/blk_drv/hd.c":207:20 75 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (parallel [
            (set (reg:SI 0 ax [96])
                (ashift:SI (reg:SI 0 ax [96])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":207:20 655 {*ashlsi3_1}
     (nil))
(insn 10 9 11 2 (parallel [
            (set (reg:SI 0 ax [96])
                (plus:SI (reg:SI 0 ax [96])
                    (reg:SI 1 dx [93])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":207:20 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [93])
            (const_int 3 [0x3]))
        (nil)))
(insn 11 10 14 2 (parallel [
            (set (reg:SI 0 ax [97])
                (ashift:SI (reg:SI 0 ax [96])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":207:20 655 {*ashlsi3_1}
     (nil))
(insn 14 11 15 2 (parallel [
            (set (reg/f:SI 0 ax [98])
                (plus:SI (reg:SI 0 ax [95])
                    (reg:SI 2 cx [94])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":207:20 209 {*addsi_1}
     (nil))
(insn 15 14 16 2 (set (reg:SI 0 ax [orig:83 _1 ] [83])
        (mem:SI (reg/f:SI 0 ax [98]) [11 hd_info[nr_13(D)].cyl+0 S4 A64])) "drivers/blk_drv/hd.c":207:20 75 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:SI 6 bp [orig:84 _2 ] [84])
        (reg:SI 0 ax [orig:83 _1 ] [83])) "drivers/blk_drv/hd.c":206:2 75 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:SI 1 dx [99])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 nr+0 S4 A32])) "drivers/blk_drv/hd.c":206:60 75 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:SI 2 cx [100])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":206:60 205 {*leasi}
     (nil))
(insn 19 18 20 2 (set (reg:SI 0 ax [102])
        (reg:SI 1 dx [99])) "drivers/blk_drv/hd.c":206:60 75 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (parallel [
            (set (reg:SI 0 ax [102])
                (ashift:SI (reg:SI 0 ax [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:60 655 {*ashlsi3_1}
     (nil))
(insn 21 20 22 2 (parallel [
            (set (reg:SI 0 ax [102])
                (plus:SI (reg:SI 0 ax [102])
                    (reg:SI 1 dx [99])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:60 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [99])
            (const_int 3 [0x3]))
        (nil)))
(insn 22 21 25 2 (parallel [
            (set (reg:SI 0 ax [103])
                (ashift:SI (reg:SI 0 ax [102])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:60 655 {*ashlsi3_1}
     (nil))
(insn 25 22 26 2 (parallel [
            (set (reg/f:SI 0 ax [104])
                (plus:SI (reg:SI 0 ax [101])
                    (reg:SI 2 cx [100])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:60 209 {*addsi_1}
     (nil))
(insn 26 25 27 2 (set (reg:SI 0 ax [orig:85 _3 ] [85])
        (mem:SI (reg/f:SI 0 ax [104]) [11 hd_info[nr_13(D)].head+0 S4 A64])) "drivers/blk_drv/hd.c":206:60 75 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (parallel [
            (set (reg:SI 0 ax [orig:86 _4 ] [86])
                (plus:SI (reg:SI 0 ax [orig:85 _3 ] [85])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:66 209 {*addsi_1}
     (nil))
(insn 28 27 29 2 (set (reg:SI 5 di [orig:87 _5 ] [87])
        (reg:SI 0 ax [orig:86 _4 ] [86])) "drivers/blk_drv/hd.c":206:2 75 {*movsi_internal}
     (nil))
(insn 29 28 30 2 (set (reg:SI 1 dx [105])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 nr+0 S4 A32])) "drivers/blk_drv/hd.c":206:42 75 {*movsi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:SI 2 cx [106])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 4 [0x4]))))) "drivers/blk_drv/hd.c":206:42 205 {*leasi}
     (nil))
(insn 31 30 32 2 (set (reg:SI 0 ax [108])
        (reg:SI 1 dx [105])) "drivers/blk_drv/hd.c":206:42 75 {*movsi_internal}
     (nil))
(insn 32 31 33 2 (parallel [
            (set (reg:SI 0 ax [108])
                (ashift:SI (reg:SI 0 ax [108])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:42 655 {*ashlsi3_1}
     (nil))
(insn 33 32 34 2 (parallel [
            (set (reg:SI 0 ax [108])
                (plus:SI (reg:SI 0 ax [108])
                    (reg:SI 1 dx [105])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:42 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [105])
            (const_int 3 [0x3]))
        (nil)))
(insn 34 33 37 2 (parallel [
            (set (reg:SI 0 ax [109])
                (ashift:SI (reg:SI 0 ax [108])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:42 655 {*ashlsi3_1}
     (nil))
(insn 37 34 38 2 (parallel [
            (set (reg/f:SI 0 ax [110])
                (plus:SI (reg:SI 0 ax [107])
                    (reg:SI 2 cx [106])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:42 209 {*addsi_1}
     (nil))
(insn 38 37 39 2 (set (reg:SI 0 ax [orig:88 _6 ] [88])
        (mem:SI (reg/f:SI 0 ax [110]) [11 hd_info[nr_13(D)].sect+0 S4 A32])) "drivers/blk_drv/hd.c":206:42 75 {*movsi_internal}
     (nil))
(insn 39 38 40 2 (set (reg:SI 4 si [orig:89 _7 ] [89])
        (reg:SI 0 ax [orig:88 _6 ] [88])) "drivers/blk_drv/hd.c":206:2 75 {*movsi_internal}
     (nil))
(insn 40 39 41 2 (set (reg:SI 1 dx [111])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 nr+0 S4 A32])) "drivers/blk_drv/hd.c":206:24 75 {*movsi_internal}
     (nil))
(insn 41 40 42 2 (set (reg:SI 2 cx [112])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 4 [0x4]))))) "drivers/blk_drv/hd.c":206:24 205 {*leasi}
     (nil))
(insn 42 41 43 2 (set (reg:SI 0 ax [114])
        (reg:SI 1 dx [111])) "drivers/blk_drv/hd.c":206:24 75 {*movsi_internal}
     (nil))
(insn 43 42 44 2 (parallel [
            (set (reg:SI 0 ax [114])
                (ashift:SI (reg:SI 0 ax [114])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:24 655 {*ashlsi3_1}
     (nil))
(insn 44 43 45 2 (parallel [
            (set (reg:SI 0 ax [114])
                (plus:SI (reg:SI 0 ax [114])
                    (reg:SI 1 dx [111])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:24 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [111])
            (const_int 3 [0x3]))
        (nil)))
(insn 45 44 48 2 (parallel [
            (set (reg:SI 0 ax [115])
                (ashift:SI (reg:SI 0 ax [114])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:24 655 {*ashlsi3_1}
     (nil))
(insn 48 45 49 2 (parallel [
            (set (reg/f:SI 0 ax [116])
                (plus:SI (reg:SI 0 ax [113])
                    (reg:SI 2 cx [112])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:24 209 {*addsi_1}
     (nil))
(insn 49 48 50 2 (set (reg:SI 0 ax [orig:90 _8 ] [90])
        (mem:SI (reg/f:SI 0 ax [116]) [11 hd_info[nr_13(D)].sect+0 S4 A32])) "drivers/blk_drv/hd.c":206:24 75 {*movsi_internal}
     (nil))
(insn 50 49 51 2 (set (reg:SI 2 cx [orig:91 _9 ] [91])
        (reg:SI 0 ax [orig:90 _8 ] [90])) "drivers/blk_drv/hd.c":206:2 75 {*movsi_internal}
     (nil))
(insn 51 50 52 2 (set (reg:SI 0 ax [orig:92 nr.7_10 ] [92])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 nr+0 S4 A32])) "drivers/blk_drv/hd.c":206:2 75 {*movsi_internal}
     (nil))
(insn 52 51 53 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 4 [0x4])
        (nil)))
(insn 53 52 54 2 (set (reg/f:SI 1 dx [117])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("recal_intr") [flags 0x3]  <function_decl 0x773336149100 recal_intr>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":206:2 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref:SI ("recal_intr") [flags 0x3]  <function_decl 0x773336149100 recal_intr>)
        (nil)))
(insn 54 53 55 2 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [2  S4 A32])
        (reg/f:SI 1 dx [117])) "drivers/blk_drv/hd.c":206:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 55 54 56 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 145 [0x91])) "drivers/blk_drv/hd.c":206:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 56 55 57 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (reg:SI 6 bp [orig:84 _2 ] [84])) "drivers/blk_drv/hd.c":206:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 57 56 58 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (reg:SI 5 di [orig:87 _5 ] [87])) "drivers/blk_drv/hd.c":206:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 20 [0x14])
        (nil)))
(insn 58 57 59 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (reg:SI 4 si [orig:89 _7 ] [89])) "drivers/blk_drv/hd.c":206:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 59 58 60 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (reg:SI 2 cx [orig:91 _9 ] [91])) "drivers/blk_drv/hd.c":206:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 28 [0x1c])
        (nil)))
(insn 60 59 61 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (reg:SI 0 ax [orig:92 nr.7_10 ] [92])) "drivers/blk_drv/hd.c":206:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(call_insn 61 60 62 2 (call (mem:QI (symbol_ref:SI ("hd_out") [flags 0x3]  <function_decl 0x773336149b00 hd_out>) [0 hd_out S1 A8])
        (const_int 32 [0x20])) "drivers/blk_drv/hd.c":206:2 812 {*call}
     (nil)
    (nil))
(insn 62 61 65 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":206:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(note 65 62 66 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 68 3 (const_int 0 [0]) "drivers/blk_drv/hd.c":208:1 843 {nop}
     (nil))
(note 68 66 0 NOTE_INSN_DELETED)

;; Function write_intr (write_intr, funcdef_no=12, decl_uid=1455, cgraph_uid=13, symbol_order=18)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 62:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (1) lBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) lBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) lBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 19:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 20:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 28:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 29:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 35:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =r  (1) Ts {*leasi}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 38:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 44:  (0) d  (1) S  (2) c
      Creating newreg=106 from oldreg=96, assigning class SIREG to r106
   44: {asm_operands;clobber flags:CC;}
      REG_DEAD r104:SI
      REG_DEAD r103:SI
      REG_DEAD r96:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
   64: r106:SI=r96:SI

          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 49:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 52:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) lBwBz {*call}
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3
EBB 4 5
EBB 6
EBB 7

********** Pseudo live ranges #1: **********

  BB 7
  BB 5
   Insn 60: point = 0, n_alt = -1
   Insn 44: point = 0, n_alt = 0
   Insn 64: point = 1, n_alt = -2
	Hard reg 0 is preferable by r106 with profit 1000
   Insn 43: point = 3, n_alt = 0
   Insn 42: point = 4, n_alt = 0
   Insn 41: point = 5, n_alt = 0
   Insn 40: point = 7, n_alt = 0
   Insn 39: point = 9, n_alt = 0
   Insn 38: point = 11, n_alt = 1
   Insn 37: point = 12, n_alt = 0
   Insn 36: point = 13, n_alt = 1
   Insn 35: point = 14, n_alt = 0
   Insn 34: point = 16, n_alt = 0
   Insn 33: point = 18, n_alt = 0
   Insn 32: point = 19, n_alt = 0
   Insn 31: point = 21, n_alt = 0
   Insn 30: point = 23, n_alt = 0
   Insn 29: point = 24, n_alt = 1
   Insn 28: point = 25, n_alt = 0
   Insn 27: point = 27, n_alt = 0
   Insn 26: point = 28, n_alt = 0
   Insn 25: point = 30, n_alt = 0
  BB 3
   Insn 58: point = 32, n_alt = -1
   Insn 11: point = 32, n_alt = 0
   Insn 10: point = 32, n_alt = 0
  BB 6
   Insn 53: point = 32, n_alt = 0
   Insn 52: point = 32, n_alt = 0
   Insn 51: point = 32, n_alt = 0
   Insn 50: point = 32, n_alt = 0
   Insn 49: point = 32, n_alt = 0
  BB 4
   Insn 23: point = 32, n_alt = -1
   Insn 22: point = 32, n_alt = 0
   Insn 21: point = 33, n_alt = 0
   Insn 20: point = 35, n_alt = 1
   Insn 19: point = 36, n_alt = 0
   Insn 18: point = 38, n_alt = 0
   Insn 17: point = 39, n_alt = 0
   Insn 16: point = 41, n_alt = 0
  BB 2
   Insn 8: point = 43, n_alt = -1
   Insn 7: point = 43, n_alt = 0
   Insn 6: point = 44, n_alt = -2
   Insn 5: point = 45, n_alt = 0
   Insn 62: point = 45, n_alt = 0
 r82: [10..45]
 r83: [43..44]
 r84: [34..39]
 r85: [37..38]
 r86: [35..36]
 r87: [32..33]
 r88: [24..28]
 r89: [26..27]
 r90: [24..25]
 r91: [20..21]
 r92: [15..19]
 r93: [13..16]
 r94: [13..14]
 r95: [6..7]
 r96: [2..5]
 r97: [40..41]
 r98: [29..30]
 r99: [22..23]
 r100: [17..18]
 r101: [11..12]
 r102: [8..9]
 r103: [0..4]
 r104: [0..3]
 r106: [0..1]
Compressing live ranges: from 46 to 36 - 78%
Ranges after the compression:
 r82: [8..35]
 r83: [34..35]
 r84: [28..31]
 r85: [30..31]
 r86: [28..29]
 r87: [26..27]
 r88: [20..23]
 r89: [22..23]
 r90: [20..21]
 r91: [16..17]
 r92: [12..15]
 r93: [10..13]
 r94: [10..11]
 r95: [4..5]
 r96: [2..3]
 r97: [32..33]
 r98: [24..25]
 r99: [18..19]
 r100: [14..15]
 r101: [8..9]
 r102: [6..7]
 r103: [0..3]
 r104: [0..3]
 r106: [0..1]

********** Assignment #1: **********

	 Assigning to 106 (cl=SIREG, orig=96, freq=2000, tfirst=106, tfreq=2000)...
	   Assign 4 to reload r106 (freq=2000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=16)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 62
changing reg in insn 39
changing reg in insn 38
changing reg in insn 37
changing reg in insn 33
changing reg in insn 30
changing reg in insn 25
changing reg in insn 16
changing reg in insn 6
changing reg in insn 7
changing reg in insn 17
changing reg in insn 21
changing reg in insn 20
changing reg in insn 18
changing reg in insn 18
changing reg in insn 19
changing reg in insn 19
changing reg in insn 20
changing reg in insn 21
changing reg in insn 22
changing reg in insn 26
changing reg in insn 29
changing reg in insn 27
changing reg in insn 27
changing reg in insn 28
changing reg in insn 28
changing reg in insn 29
changing reg in insn 31
changing reg in insn 32
changing reg in insn 32
changing reg in insn 35
changing reg in insn 34
changing reg in insn 36
changing reg in insn 35
changing reg in insn 36
changing reg in insn 40
changing reg in insn 41
changing reg in insn 41
changing reg in insn 16
changing reg in insn 17
changing reg in insn 25
changing reg in insn 26
changing reg in insn 30
changing reg in insn 31
changing reg in insn 33
changing reg in insn 34
changing reg in insn 37
changing reg in insn 38
changing reg in insn 39
changing reg in insn 40
changing reg in insn 42
changing reg in insn 44
changing reg in insn 43
changing reg in insn 44
deleting insn with uid = 6.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 5.
verify found no changes in insn with uid = 10.
verify found no changes in insn with uid = 11.
verify found no changes in insn with uid = 51.
verify found no changes in insn with uid = 53.


write_intr

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;;  ref usage 	r0={19d,17u} r1={13d,7u} r2={7d,1u} r3={1d,7u} r4={1d,1u} r7={4d,17u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r17={14d,2u} r18={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} 
;;    total ref usage 436{384d,52u,0e} in 42{37 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 62 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 62 3 2 2 (parallel [
            (set (reg:SI 3 bx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 62 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 7 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("win_result") [flags 0x3]  <function_decl 0x773336156500 win_result>) [0 win_result S1 A8])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":212:6 823 {*call_value}
     (nil)
    (nil))
(insn 7 5 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:83 _1 ] [83])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":212:5 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 14)
            (pc))) "drivers/blk_drv/hd.c":212:5 806 {*jcc}
     (nil)
 -> 14)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 10 9 11 3 (call (mem:QI (symbol_ref:SI ("bad_rw_intr") [flags 0x3]  <function_decl 0x773336156800 bad_rw_intr>) [0 bad_rw_intr S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":213:3 812 {*call}
     (nil)
    (nil))
(call_insn 11 10 58 3 (call (mem:QI (symbol_ref:SI ("do_hd_request") [flags 0x3]  <function_decl 0x773336149000 do_hd_request>) [0 do_hd_request S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":214:3 812 {*call}
     (nil)
    (nil))
(jump_insn 58 11 59 3 (set (pc)
        (label_ref 56)) "drivers/blk_drv/hd.c":215:3 807 {jump}
     (nil)
 -> 56)
(barrier 59 58 14)
(code_label 14 59 15 4 40 (nil) [1 uses])
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:SI 0 ax [97])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":217:8 75 {*movsi_internal}
     (nil))
(insn 17 16 18 4 (set (reg/f:SI 0 ax [orig:84 _2 ] [84])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [97])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":217:8 75 {*movsi_internal}
     (nil))
(insn 18 17 19 4 (set (reg:SI 1 dx [orig:85 _3 ] [85])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:84 _2 ] [84])
                (const_int 16 [0x10])) [6 _2->nr_sectors+0 S4 A32])) "drivers/blk_drv/hd.c":217:15 75 {*movsi_internal}
     (nil))
(insn 19 18 20 4 (parallel [
            (set (reg:SI 1 dx [orig:86 _4 ] [86])
                (plus:SI (reg:SI 1 dx [orig:85 _3 ] [85])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":217:6 209 {*addsi_1}
     (nil))
(insn 20 19 21 4 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:84 _2 ] [84])
                (const_int 16 [0x10])) [6 _2->nr_sectors+0 S4 A32])
        (reg:SI 1 dx [orig:86 _4 ] [86])) "drivers/blk_drv/hd.c":217:5 75 {*movsi_internal}
     (nil))
(insn 21 20 22 4 (set (reg:SI 0 ax [orig:87 _5 ] [87])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:84 _2 ] [84])
                (const_int 16 [0x10])) [6 _2->nr_sectors+0 S4 A32])) "drivers/blk_drv/hd.c":217:15 75 {*movsi_internal}
     (nil))
(insn 22 21 23 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:87 _5 ] [87])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":217:5 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) "drivers/blk_drv/hd.c":217:5 806 {*jcc}
     (nil)
 -> 47)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 5 (set (reg/f:SI 0 ax [98])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":218:3 75 {*movsi_internal}
     (nil))
(insn 26 25 27 5 (set (reg/f:SI 0 ax [orig:88 _6 ] [88])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [98])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":218:3 75 {*movsi_internal}
     (nil))
(insn 27 26 28 5 (set (reg:SI 1 dx [orig:89 _7 ] [89])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:88 _6 ] [88])
                (const_int 12 [0xc])) [6 _6->sector+0 S4 A32])) "drivers/blk_drv/hd.c":218:10 75 {*movsi_internal}
     (nil))
(insn 28 27 29 5 (parallel [
            (set (reg:SI 1 dx [orig:90 _8 ] [90])
                (plus:SI (reg:SI 1 dx [orig:89 _7 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":218:18 209 {*addsi_1}
     (nil))
(insn 29 28 30 5 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:88 _6 ] [88])
                (const_int 12 [0xc])) [6 _6->sector+0 S4 A32])
        (reg:SI 1 dx [orig:90 _8 ] [90])) "drivers/blk_drv/hd.c":218:18 75 {*movsi_internal}
     (nil))
(insn 30 29 31 5 (set (reg/f:SI 0 ax [99])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":219:3 75 {*movsi_internal}
     (nil))
(insn 31 30 32 5 (set (reg/f:SI 0 ax [orig:91 _9 ] [91])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [99])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":219:3 75 {*movsi_internal}
     (nil))
(insn 32 31 33 5 (set (reg/f:SI 1 dx [orig:92 _10 ] [92])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:91 _9 ] [91])
                (const_int 20 [0x14])) [5 _9->buffer+0 S4 A32])) "drivers/blk_drv/hd.c":219:19 75 {*movsi_internal}
     (nil))
(insn 33 32 34 5 (set (reg/f:SI 0 ax [100])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":219:3 75 {*movsi_internal}
     (nil))
(insn 34 33 35 5 (set (reg/f:SI 0 ax [orig:93 _11 ] [93])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [100])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":219:3 75 {*movsi_internal}
     (nil))
(insn 35 34 36 5 (parallel [
            (set (reg/f:SI 1 dx [orig:94 _12 ] [94])
                (plus:SI (reg/f:SI 1 dx [orig:92 _10 ] [92])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":219:19 209 {*addsi_1}
     (nil))
(insn 36 35 37 5 (set (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:93 _11 ] [93])
                (const_int 20 [0x14])) [5 _11->buffer+0 S4 A32])
        (reg/f:SI 1 dx [orig:94 _12 ] [94])) "drivers/blk_drv/hd.c":219:19 75 {*movsi_internal}
     (nil))
(insn 37 36 38 5 (set (reg/f:SI 0 ax [101])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("write_intr") [flags 0x3]  <function_decl 0x773336156e00 write_intr>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":220:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref:SI ("write_intr") [flags 0x3]  <function_decl 0x773336156e00 write_intr>)
        (nil)))
(insn 38 37 39 5 (set (mem/f/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("do_hd") [flags 0x2]  <var_decl 0x77333611a7e0 do_hd>)
                        ] UNSPEC_GOTOFF))) [2 do_hd+0 S4 A32])
        (reg/f:SI 0 ax [101])) "drivers/blk_drv/hd.c":220:9 75 {*movsi_internal}
     (nil))
(insn 39 38 40 5 (set (reg/f:SI 0 ax [102])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":221:3 75 {*movsi_internal}
     (nil))
(insn 40 39 41 5 (set (reg/f:SI 0 ax [orig:95 _13 ] [95])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [102])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":221:3 75 {*movsi_internal}
     (nil))
(insn 41 40 42 5 (set (reg/f:SI 0 ax [orig:96 _14 ] [96])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:95 _13 ] [95])
                (const_int 20 [0x14])) [5 _13->buffer+0 S4 A32])) "drivers/blk_drv/hd.c":221:3 75 {*movsi_internal}
     (nil))
(insn 42 41 43 5 (set (reg:SI 1 dx [103])
        (const_int 496 [0x1f0])) "drivers/blk_drv/hd.c":221:3 75 {*movsi_internal}
     (nil))
(insn 43 42 64 5 (set (reg:SI 2 cx [104])
        (const_int 256 [0x100])) "drivers/blk_drv/hd.c":221:3 75 {*movsi_internal}
     (nil))
(insn 64 43 44 5 (set (reg/f:SI 4 si [orig:96 _14 ] [96])
        (reg/f:SI 0 ax [orig:96 _14 ] [96])) "drivers/blk_drv/hd.c":221:3 75 {*movsi_internal}
     (nil))
(insn 44 64 60 5 (parallel [
            (asm_operands/v ("cld;rep;outsw") ("") 0 [
                    (reg:SI 1 dx [103])
                    (reg/f:SI 4 si [orig:96 _14 ] [96])
                    (reg:SI 2 cx [104])
                ]
                 [
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:221)
                    (asm_input:SI ("S") drivers/blk_drv/hd.c:221)
                    (asm_input:SI ("c") drivers/blk_drv/hd.c:221)
                ]
                 [] drivers/blk_drv/hd.c:221)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":221:3 -1
     (nil))
(jump_insn 60 44 61 5 (set (pc)
        (label_ref 56)) "drivers/blk_drv/hd.c":222:3 807 {jump}
     (nil)
 -> 56)
(barrier 61 60 47)
(code_label 47 61 48 6 42 (nil) [1 uses])
(note 48 47 49 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":224:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 50 49 51 6 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 1 [0x1])) "drivers/blk_drv/hd.c":224:2 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 51 50 52 6 (call (mem:QI (symbol_ref:SI ("end_request") [flags 0x3]  <function_decl 0x773336149400 end_request>) [0 end_request S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":224:2 812 {*call}
     (nil)
    (nil))
(insn 52 51 53 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":224:2 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(call_insn 53 52 56 6 (call (mem:QI (symbol_ref:SI ("do_hd_request") [flags 0x3]  <function_decl 0x773336149000 do_hd_request>) [0 do_hd_request S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":225:2 812 {*call}
     (nil)
    (nil))
(code_label 56 53 57 7 39 (nil) [2 uses])
(note 57 56 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 63 57 0 NOTE_INSN_DELETED)

;; Function read_intr (read_intr, funcdef_no=13, decl_uid=1458, cgraph_uid=14, symbol_order=19)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (1) lBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) lBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) lBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 21:  (0) d  (1) D  (2) c
      Creating newreg=108 from oldreg=85, assigning class DIREG to r108
   21: {asm_operands;clobber flags:CC;}
      REG_DEAD r100:SI
      REG_DEAD r99:SI
      REG_DEAD r85:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
   67: r108:SI=r85:SI

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 24:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 29:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 30:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 31:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 35:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 38:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 40:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 41:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =r  (1) Ts {*leasi}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 47:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 52:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 55:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) lBwBz {*call}
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3
EBB 4 5
EBB 6
EBB 7

********** Pseudo live ranges #1: **********

  BB 7
  BB 5
   Insn 63: point = 0, n_alt = -1
   Insn 47: point = 0, n_alt = 1
   Insn 46: point = 1, n_alt = 0
  BB 3
   Insn 61: point = 3, n_alt = -1
   Insn 11: point = 3, n_alt = 0
   Insn 10: point = 3, n_alt = 0
  BB 6
   Insn 56: point = 3, n_alt = 0
   Insn 55: point = 3, n_alt = 0
   Insn 54: point = 3, n_alt = 0
   Insn 53: point = 3, n_alt = 0
   Insn 52: point = 3, n_alt = 0
  BB 4
   Insn 44: point = 3, n_alt = -1
   Insn 43: point = 3, n_alt = 0
   Insn 42: point = 4, n_alt = 0
   Insn 41: point = 6, n_alt = 1
   Insn 40: point = 7, n_alt = 0
   Insn 39: point = 9, n_alt = 0
   Insn 38: point = 10, n_alt = 0
   Insn 37: point = 12, n_alt = 0
   Insn 36: point = 13, n_alt = 1
   Insn 35: point = 14, n_alt = 0
   Insn 34: point = 16, n_alt = 0
   Insn 33: point = 17, n_alt = 0
   Insn 32: point = 19, n_alt = 0
   Insn 31: point = 20, n_alt = 1
   Insn 30: point = 21, n_alt = 0
   Insn 29: point = 23, n_alt = 0
   Insn 28: point = 25, n_alt = 0
   Insn 27: point = 26, n_alt = 0
   Insn 26: point = 28, n_alt = 0
   Insn 25: point = 30, n_alt = 0
   Insn 24: point = 31, n_alt = 1
   Insn 23: point = 32, n_alt = 0
   Insn 22: point = 34, n_alt = 0
   Insn 21: point = 35, n_alt = 0
   Insn 67: point = 36, n_alt = -2
	Hard reg 0 is preferable by r108 with profit 1000
   Insn 20: point = 38, n_alt = 0
   Insn 19: point = 39, n_alt = 0
   Insn 18: point = 40, n_alt = 0
   Insn 17: point = 42, n_alt = 0
   Insn 16: point = 44, n_alt = 0
  BB 2
   Insn 8: point = 46, n_alt = -1
   Insn 7: point = 46, n_alt = 0
   Insn 6: point = 47, n_alt = -2
   Insn 5: point = 48, n_alt = 0
   Insn 65: point = 48, n_alt = 0
 r82: [0..48]
 r83: [46..47]
 r84: [41..42]
 r85: [37..40]
 r86: [31..32]
 r87: [27..28]
 r88: [22..26]
 r89: [20..23]
 r90: [20..21]
 r91: [13..17]
 r92: [15..16]
 r93: [13..14]
 r94: [5..10]
 r95: [8..9]
 r96: [6..7]
 r97: [3..4]
 r98: [43..44]
 r99: [35..39]
 r100: [35..38]
 r101: [33..34]
 r102: [29..30]
 r103: [24..25]
 r104: [18..19]
 r105: [11..12]
 r106: [0..1]
 r108: [35..36]
Compressing live ranges: from 49 to 40 - 81%
Ranges after the compression:
 r82: [0..39]
 r83: [38..39]
 r84: [34..35]
 r85: [32..33]
 r86: [26..27]
 r87: [22..23]
 r88: [18..21]
 r89: [16..19]
 r90: [16..17]
 r91: [10..13]
 r92: [12..13]
 r93: [10..11]
 r94: [4..7]
 r95: [6..7]
 r96: [4..5]
 r97: [2..3]
 r98: [36..37]
 r99: [30..33]
 r100: [30..33]
 r101: [28..29]
 r102: [24..25]
 r103: [20..21]
 r104: [14..15]
 r105: [8..9]
 r106: [0..1]
 r108: [30..31]

********** Assignment #1: **********

	 Assigning to 108 (cl=DIREG, orig=85, freq=2000, tfirst=108, tfreq=2000)...
	   Assign 5 to reload r108 (freq=2000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=16)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 65
changing reg in insn 47
changing reg in insn 46
changing reg in insn 37
changing reg in insn 32
changing reg in insn 28
changing reg in insn 25
changing reg in insn 22
changing reg in insn 16
changing reg in insn 6
changing reg in insn 7
changing reg in insn 17
changing reg in insn 18
changing reg in insn 18
changing reg in insn 23
changing reg in insn 24
changing reg in insn 26
changing reg in insn 27
changing reg in insn 27
changing reg in insn 30
changing reg in insn 29
changing reg in insn 31
changing reg in insn 30
changing reg in insn 31
changing reg in insn 33
changing reg in insn 36
changing reg in insn 34
changing reg in insn 34
changing reg in insn 35
changing reg in insn 35
changing reg in insn 36
changing reg in insn 38
changing reg in insn 42
changing reg in insn 41
changing reg in insn 39
changing reg in insn 39
changing reg in insn 40
changing reg in insn 40
changing reg in insn 41
changing reg in insn 42
changing reg in insn 43
changing reg in insn 16
changing reg in insn 17
changing reg in insn 19
changing reg in insn 21
changing reg in insn 20
changing reg in insn 21
changing reg in insn 22
changing reg in insn 23
changing reg in insn 25
changing reg in insn 26
changing reg in insn 28
changing reg in insn 29
changing reg in insn 32
changing reg in insn 33
changing reg in insn 37
changing reg in insn 38
changing reg in insn 46
changing reg in insn 47
deleting insn with uid = 6.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 5.
verify found no changes in insn with uid = 10.
verify found no changes in insn with uid = 11.
verify found no changes in insn with uid = 54.
verify found no changes in insn with uid = 56.


read_intr

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={21d,19u} r1={13d,7u} r2={7d,1u} r3={1d,8u} r5={1d,1u} r7={4d,17u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r17={14d,2u} r18={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} 
;;    total ref usage 441{386d,55u,0e} in 45{40 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 65 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 65 3 2 2 (parallel [
            (set (reg:SI 3 bx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 65 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 7 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("win_result") [flags 0x3]  <function_decl 0x773336156500 win_result>) [0 win_result S1 A8])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":230:9 823 {*call_value}
     (nil)
    (nil))
(insn 7 5 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:83 _1 ] [83])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":230:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 14)
            (pc))) "drivers/blk_drv/hd.c":230:8 806 {*jcc}
     (nil)
 -> 14)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 10 9 11 3 (call (mem:QI (symbol_ref:SI ("bad_rw_intr") [flags 0x3]  <function_decl 0x773336156800 bad_rw_intr>) [0 bad_rw_intr S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":231:9 812 {*call}
     (nil)
    (nil))
(call_insn 11 10 61 3 (call (mem:QI (symbol_ref:SI ("do_hd_request") [flags 0x3]  <function_decl 0x773336149000 do_hd_request>) [0 do_hd_request S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":232:9 812 {*call}
     (nil)
    (nil))
(jump_insn 61 11 62 3 (set (pc)
        (label_ref 59)) "drivers/blk_drv/hd.c":233:9 807 {jump}
     (nil)
 -> 59)
(barrier 62 61 14)
(code_label 14 62 15 4 44 (nil) [1 uses])
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:SI 0 ax [98])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":235:5 75 {*movsi_internal}
     (nil))
(insn 17 16 18 4 (set (reg/f:SI 0 ax [orig:84 _2 ] [84])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [98])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":235:5 75 {*movsi_internal}
     (nil))
(insn 18 17 19 4 (set (reg/f:SI 0 ax [orig:85 _3 ] [85])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:84 _2 ] [84])
                (const_int 20 [0x14])) [5 _2->buffer+0 S4 A32])) "drivers/blk_drv/hd.c":235:5 75 {*movsi_internal}
     (nil))
(insn 19 18 20 4 (set (reg:SI 1 dx [99])
        (const_int 496 [0x1f0])) "drivers/blk_drv/hd.c":235:5 75 {*movsi_internal}
     (nil))
(insn 20 19 67 4 (set (reg:SI 2 cx [100])
        (const_int 256 [0x100])) "drivers/blk_drv/hd.c":235:5 75 {*movsi_internal}
     (nil))
(insn 67 20 21 4 (set (reg/f:SI 5 di [orig:85 _3 ] [85])
        (reg/f:SI 0 ax [orig:85 _3 ] [85])) "drivers/blk_drv/hd.c":235:5 75 {*movsi_internal}
     (nil))
(insn 21 67 22 4 (parallel [
            (asm_operands/v ("cld;rep;insw") ("") 0 [
                    (reg:SI 1 dx [99])
                    (reg/f:SI 5 di [orig:85 _3 ] [85])
                    (reg:SI 2 cx [100])
                ]
                 [
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:235)
                    (asm_input:SI ("D") drivers/blk_drv/hd.c:235)
                    (asm_input:SI ("c") drivers/blk_drv/hd.c:235)
                ]
                 [] drivers/blk_drv/hd.c:235)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":235:5 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:SI 0 ax [101])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":236:5 75 {*movsi_internal}
     (nil))
(insn 23 22 24 4 (set (reg/f:SI 0 ax [orig:86 _4 ] [86])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [101])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":236:5 75 {*movsi_internal}
     (nil))
(insn 24 23 25 4 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:86 _4 ] [86])
                (const_int 8 [0x8])) [11 _4->errors+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":236:21 75 {*movsi_internal}
     (nil))
(insn 25 24 26 4 (set (reg/f:SI 0 ax [102])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":237:5 75 {*movsi_internal}
     (nil))
(insn 26 25 27 4 (set (reg/f:SI 0 ax [orig:87 _5 ] [87])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [102])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":237:5 75 {*movsi_internal}
     (nil))
(insn 27 26 28 4 (set (reg/f:SI 1 dx [orig:88 _6 ] [88])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:87 _5 ] [87])
                (const_int 20 [0x14])) [5 _5->buffer+0 S4 A32])) "drivers/blk_drv/hd.c":237:21 75 {*movsi_internal}
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 0 ax [103])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":237:5 75 {*movsi_internal}
     (nil))
(insn 29 28 30 4 (set (reg/f:SI 0 ax [orig:89 _7 ] [89])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [103])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":237:5 75 {*movsi_internal}
     (nil))
(insn 30 29 31 4 (parallel [
            (set (reg/f:SI 1 dx [orig:90 _8 ] [90])
                (plus:SI (reg/f:SI 1 dx [orig:88 _6 ] [88])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":237:21 209 {*addsi_1}
     (nil))
(insn 31 30 32 4 (set (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:89 _7 ] [89])
                (const_int 20 [0x14])) [5 _7->buffer+0 S4 A32])
        (reg/f:SI 1 dx [orig:90 _8 ] [90])) "drivers/blk_drv/hd.c":237:21 75 {*movsi_internal}
     (nil))
(insn 32 31 33 4 (set (reg/f:SI 0 ax [104])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":238:5 75 {*movsi_internal}
     (nil))
(insn 33 32 34 4 (set (reg/f:SI 0 ax [orig:91 _9 ] [91])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [104])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":238:5 75 {*movsi_internal}
     (nil))
(insn 34 33 35 4 (set (reg:SI 1 dx [orig:92 _10 ] [92])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:91 _9 ] [91])
                (const_int 12 [0xc])) [6 _9->sector+0 S4 A32])) "drivers/blk_drv/hd.c":238:12 75 {*movsi_internal}
     (nil))
(insn 35 34 36 4 (parallel [
            (set (reg:SI 1 dx [orig:93 _11 ] [93])
                (plus:SI (reg:SI 1 dx [orig:92 _10 ] [92])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":238:20 209 {*addsi_1}
     (nil))
(insn 36 35 37 4 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:91 _9 ] [91])
                (const_int 12 [0xc])) [6 _9->sector+0 S4 A32])
        (reg:SI 1 dx [orig:93 _11 ] [93])) "drivers/blk_drv/hd.c":238:20 75 {*movsi_internal}
     (nil))
(insn 37 36 38 4 (set (reg/f:SI 0 ax [105])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":240:11 75 {*movsi_internal}
     (nil))
(insn 38 37 39 4 (set (reg/f:SI 0 ax [orig:94 _12 ] [94])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [105])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":240:11 75 {*movsi_internal}
     (nil))
(insn 39 38 40 4 (set (reg:SI 1 dx [orig:95 _13 ] [95])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:94 _12 ] [94])
                (const_int 16 [0x10])) [6 _12->nr_sectors+0 S4 A32])) "drivers/blk_drv/hd.c":240:18 75 {*movsi_internal}
     (nil))
(insn 40 39 41 4 (parallel [
            (set (reg:SI 1 dx [orig:96 _14 ] [96])
                (plus:SI (reg:SI 1 dx [orig:95 _13 ] [95])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":240:9 209 {*addsi_1}
     (nil))
(insn 41 40 42 4 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:94 _12 ] [94])
                (const_int 16 [0x10])) [6 _12->nr_sectors+0 S4 A32])
        (reg:SI 1 dx [orig:96 _14 ] [96])) "drivers/blk_drv/hd.c":240:8 75 {*movsi_internal}
     (nil))
(insn 42 41 43 4 (set (reg:SI 0 ax [orig:97 _15 ] [97])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:94 _12 ] [94])
                (const_int 16 [0x10])) [6 _12->nr_sectors+0 S4 A32])) "drivers/blk_drv/hd.c":240:18 75 {*movsi_internal}
     (nil))
(insn 43 42 44 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:97 _15 ] [97])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":240:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) "drivers/blk_drv/hd.c":240:8 806 {*jcc}
     (nil)
 -> 50)
(note 45 44 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 5 (set (reg/f:SI 0 ax [106])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("read_intr") [flags 0x3]  <function_decl 0x773336156a00 read_intr>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":241:15 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref:SI ("read_intr") [flags 0x3]  <function_decl 0x773336156a00 read_intr>)
        (nil)))
(insn 47 46 63 5 (set (mem/f/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("do_hd") [flags 0x2]  <var_decl 0x77333611a7e0 do_hd>)
                        ] UNSPEC_GOTOFF))) [2 do_hd+0 S4 A32])
        (reg/f:SI 0 ax [106])) "drivers/blk_drv/hd.c":241:15 75 {*movsi_internal}
     (nil))
(jump_insn 63 47 64 5 (set (pc)
        (label_ref 59)) "drivers/blk_drv/hd.c":242:9 807 {jump}
     (nil)
 -> 59)
(barrier 64 63 50)
(code_label 50 64 51 6 46 (nil) [1 uses])
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":244:5 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 53 52 54 6 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 1 [0x1])) "drivers/blk_drv/hd.c":244:5 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 54 53 55 6 (call (mem:QI (symbol_ref:SI ("end_request") [flags 0x3]  <function_decl 0x773336149400 end_request>) [0 end_request S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":244:5 812 {*call}
     (nil)
    (nil))
(insn 55 54 56 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":244:5 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(call_insn 56 55 59 6 (call (mem:QI (symbol_ref:SI ("do_hd_request") [flags 0x3]  <function_decl 0x773336149000 do_hd_request>) [0 do_hd_request S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":245:5 812 {*call}
     (nil)
    (nil))
(code_label 59 56 60 7 43 (nil) [2 uses])
(note 60 59 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 66 60 0 NOTE_INSN_DELETED)

;; Function do_hd_request (do_hd_request, funcdef_no=14, decl_uid=1371, cgraph_uid=15, symbol_order=20)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=64, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=48, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 308:  (0) =r {*set_got}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 5:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 8:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 9:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 25:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 29:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 30:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 42:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 46:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 51:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 55:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 58:  (0) =rm  (1) %0  (2) re {*andsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 59:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 62:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 66:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 67:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 72:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 2: reject+=3
            2 Non input pseudo reload: reject++
            alt=1,overall=19,losers=2 -- refuse
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 73:  (0) r  (1) r  (2) le {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 75:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 81:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 82:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 83:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 84:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 89:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 90:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=12,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 92:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 93:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 94:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Small class reload: reject+=3
            alt=0,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 95:  (0) =d  (1) %a  (2) rm  (3) =1 {*umulsi3_highpart_1}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 96:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=199 from oldreg=144, assigning class GENERAL_REGS to r199
   96: {r199:SI=r199:SI 0>>0x2;clobber flags:CC;}
      REG_DEAD r144:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  310: r199:SI=r144:SI
    Inserting insn reload after:
  311: r142:SI=r199:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 97:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 99:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 101:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 102:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 103:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 107:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 110:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 112:  (0) =a  (1) =d  (2) 0  (3) 1  (4) r
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 108:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 109:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 113:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 114:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 118:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 121:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 122:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 125:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 126:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 127:  (0) =a  (1) =d  (2) 0  (3) 1  (4) r
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 123:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 124:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 128:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 129:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 130:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 131:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 132:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 133:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 134:  (0) r {*cmpsi_ccno_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 137:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 138:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 139:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 140:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 142:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 143:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
            3 Matching alt: reject+=2
            3 Small class reload: reject+=3
            3 Non input pseudo reload: reject++
          alt=0,overall=21,losers=2,rld_nregs=2
            1 Small class reload: reject+=3
            3 Matching alt: reject+=2
            3 Small class reload: reject+=3
            3 Non input pseudo reload: reject++
          alt=0,overall=21,losers=2,rld_nregs=2
	 Choosing alt 0 in insn 144:  (0) =d  (1) %a  (2) rm  (3) =1 {*smulsi3_highpart_1}
      Creating newreg=200 from oldreg=196, assigning class AREG to r200
  144: {r169:SI=trunc(sign_extend(r200:SI)*sign_extend(r170:SI) 0>>0x20);clobber r200:SI;clobber flags:CC;}
      REG_DEAD r170:SI
      REG_UNUSED r196:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  312: r200:SI=r111:SI

          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 145:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
      Creating newreg=201 from oldreg=169, assigning class GENERAL_REGS to r201
  145: {r201:SI=r201:SI>>0x1;clobber flags:CC;}
      REG_DEAD r169:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  313: r201:SI=r169:SI
    Inserting insn reload after:
  314: r171:SI=r201:SI

            0 Costly set: reject++
            1 Costly loser: reject++
            1 Small class reload: reject+=3
          alt=0,overall=11,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 1 in insn 146:  (0) rm  (1) 0 {ashrsi3_cvt}
      Creating newreg=202 from oldreg=111, assigning class GENERAL_REGS to r202
  146: {r202:SI=r202:SI>>0x1f;clobber flags:CC;}
      REG_DEAD r111:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  315: r202:SI=r111:SI
    Inserting insn reload after:
  316: r172:SI=r202:SI

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 147:  (0) =rm  (1) 0  (2) re {*subsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 148:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 149:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 150:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 151:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 156:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 157:  (0) r {*cmpsi_ccno_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 160:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 162:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 163:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 164:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 165:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
            3 Matching alt: reject+=2
            3 Small class reload: reject+=3
            3 Non input pseudo reload: reject++
          alt=0,overall=21,losers=2,rld_nregs=2
            1 Small class reload: reject+=3
            3 Matching alt: reject+=2
            3 Small class reload: reject+=3
            3 Non input pseudo reload: reject++
          alt=0,overall=21,losers=2,rld_nregs=2
	 Choosing alt 0 in insn 166:  (0) =d  (1) %a  (2) rm  (3) =1 {*smulsi3_highpart_1}
      Creating newreg=203 from oldreg=197, assigning class AREG to r203
  166: {r174:SI=trunc(sign_extend(r203:SI)*sign_extend(r175:SI) 0>>0x20);clobber r203:SI;clobber flags:CC;}
      REG_DEAD r175:SI
      REG_UNUSED r197:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  317: r203:SI=r116:SI

          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 167:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
      Creating newreg=204 from oldreg=174, assigning class GENERAL_REGS to r204
  167: {r204:SI=r204:SI>>0x1;clobber flags:CC;}
      REG_DEAD r174:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  318: r204:SI=r174:SI
    Inserting insn reload after:
  319: r176:SI=r204:SI

            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Small class reload: reject+=3
          alt=0,overall=21,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 168:  (0) rm  (1) 0 {ashrsi3_cvt}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Spill pseudo into memory: reject+=3
            Using memory insn operand 2: reject+=3
            alt=1,overall=18,losers=2 -- refuse
	 Choosing alt 0 in insn 169:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=205 from oldreg=176, assigning class GENERAL_REGS to r205
  169: {r205:SI=r205:SI-r177:SI;clobber flags:CC;}
      REG_DEAD r177:SI
      REG_DEAD r176:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  320: r205:SI=r176:SI
    Inserting insn reload after:
  321: r117:SI=r205:SI

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 170:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 172:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 173:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 174:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 177:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 178:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 180:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) =r  (1) Ts {*leasi} (sp_off=-4)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 182:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-4)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 183:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 184:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 185:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 186:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-20)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 187:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-24)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 188:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-28)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 189:  (0) lBwBz {*call} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 190:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 195:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 196:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 197:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 198:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 201:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 202:  (0) =r  (1) Ts {*leasi} (sp_off=-4)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 203:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-4)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 204:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 205:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 206:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 207:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-20)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 208:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-24)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 209:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-28)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 210:  (0) lBwBz {*call} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 211:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-32)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 212:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 216:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 221:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 225:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 226:  (0) =a  (1) d
      Creating newreg=206 from oldreg=187, assigning class DREG to r206
  226: {r186:QI=asm_operands;clobber flags:CC;}
      REG_DEAD r187:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  322: r206:SI=r187:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 224:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 227:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 228:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 229:  (0) =rm  (1) %0  (2) re {*andsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 230:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 232:  (0) ?mr {*cmpsi_ccno_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 236:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 239:  (0) lBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 244:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 245:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 246:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 247:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 248:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 249:  (0) d  (1) S  (2) c
      Creating newreg=207 from oldreg=124, assigning class SIREG to r207
  249: {asm_operands;clobber flags:CC;}
      REG_DEAD r191:SI
      REG_DEAD r190:SI
      REG_DEAD r124:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  323: r207:SI=r124:SI

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 254:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 255:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 256:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 257:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 260:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 261:  (0) =r  (1) Ts {*leasi} (sp_off=-4)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 262:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-4)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 263:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 264:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 265:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 266:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-20)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 267:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-24)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 268:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-28)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 269:  (0) lBwBz {*call} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 270:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 275:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 276:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 277:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 279:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 280:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2
EBB 3 4 5
EBB 6 7 8
EBB 9 10
EBB 11
EBB 12 13
EBB 14 15
EBB 16 17
EBB 18
EBB 19 20
EBB 21 22
EBB 23
EBB 24 25
EBB 26
EBB 28
EBB 27

********** Pseudo live ranges #1: **********

  BB 27
  BB 26
   Insn 299: point = 0, n_alt = -1
   Insn 280: point = 0, n_alt = 0
   Insn 279: point = 0, n_alt = 0
   Insn 278: point = 0, n_alt = -2
   Insn 277: point = 1, n_alt = 0
   Insn 276: point = 2, n_alt = 0
   Insn 275: point = 3, n_alt = 0
  BB 15
   Insn 289: point = 4, n_alt = -1
   Insn 190: point = 4, n_alt = 0
   Insn 189: point = 4, n_alt = 0
   Insn 188: point = 4, n_alt = 0
   Insn 187: point = 4, n_alt = 0
   Insn 186: point = 5, n_alt = 0
   Insn 185: point = 5, n_alt = 0
   Insn 184: point = 5, n_alt = 0
   Insn 183: point = 5, n_alt = 0
   Insn 182: point = 5, n_alt = 0
   Insn 181: point = 6, n_alt = 0
   Insn 180: point = 8, n_alt = 0
   Insn 179: point = 8, n_alt = -2
   Insn 178: point = 10, n_alt = 0
   Insn 177: point = 12, n_alt = 0
   Insn 176: point = 14, n_alt = -2
   Insn 175: point = 16, n_alt = -2
   Insn 174: point = 18, n_alt = 0
   Insn 173: point = 20, n_alt = 0
   Insn 172: point = 22, n_alt = 0
   Insn 171: point = 23, n_alt = -2
   Insn 170: point = 24, n_alt = 0
   Insn 321: point = 25, n_alt = -2
	Hard reg 1 is preferable by r205 with profit 1000
   Insn 169: point = 27, n_alt = 0
   Insn 320: point = 29, n_alt = -2
	Hard reg 1 is preferable by r205 with profit 1000
	Hard reg 0 is preferable by r205 with profit 1000
   Insn 168: point = 31, n_alt = 1
   Insn 319: point = 33, n_alt = -2
	Hard reg 0 is preferable by r204 with profit 1000
   Insn 167: point = 35, n_alt = 0
   Insn 318: point = 36, n_alt = -2
	Hard reg 0 is preferable by r204 with profit 1000
	Hard reg 1 is preferable by r204 with profit 1000
   Insn 166: point = 38, n_alt = 0
   Insn 317: point = 40, n_alt = -2
	Hard reg 2 is preferable by r203 with profit 1000
   Insn 165: point = 41, n_alt = 0
   Insn 164: point = 42, n_alt = 0
   Insn 163: point = 44, n_alt = 0
   Insn 162: point = 46, n_alt = 0
   Insn 161: point = 48, n_alt = 0
   Insn 160: point = 49, n_alt = 1
  BB 13
   Insn 287: point = 50, n_alt = -1
   Insn 151: point = 50, n_alt = 0
   Insn 150: point = 50, n_alt = 0
   Insn 149: point = 50, n_alt = 0
   Insn 148: point = 51, n_alt = 0
   Insn 147: point = 51, n_alt = 0
   Insn 316: point = 53, n_alt = -2
	Hard reg 1 is preferable by r202 with profit 1000
   Insn 146: point = 55, n_alt = 1
   Insn 315: point = 56, n_alt = -2
	Hard reg 1 is preferable by r202 with profit 1000
	Hard reg 2 is preferable by r202 with profit 1000
   Insn 314: point = 58, n_alt = -2
	Hard reg 0 is preferable by r201 with profit 1000
   Insn 145: point = 60, n_alt = 0
   Insn 313: point = 61, n_alt = -2
	Hard reg 0 is preferable by r201 with profit 1000
	Hard reg 1 is preferable by r201 with profit 1000
   Insn 144: point = 63, n_alt = 0
   Insn 312: point = 65, n_alt = -2
	Hard reg 2 is preferable by r200 with profit 1000
   Insn 143: point = 66, n_alt = 0
   Insn 142: point = 67, n_alt = 0
   Insn 141: point = 69, n_alt = 0
   Insn 140: point = 71, n_alt = 0
   Insn 139: point = 73, n_alt = 0
   Insn 138: point = 75, n_alt = 1
   Insn 137: point = 75, n_alt = 1
  BB 23
   Insn 295: point = 76, n_alt = -1
   Insn 249: point = 76, n_alt = 0
   Insn 323: point = 77, n_alt = -2
	Hard reg 0 is preferable by r207 with profit 1000
   Insn 248: point = 79, n_alt = 0
   Insn 247: point = 80, n_alt = 0
   Insn 246: point = 81, n_alt = 0
   Insn 245: point = 83, n_alt = 0
   Insn 244: point = 85, n_alt = 0
  BB 28
   Insn 303: point = 88, n_alt = -1
  BB 25
   Insn 297: point = 88, n_alt = -1
   Insn 270: point = 88, n_alt = 0
   Insn 269: point = 88, n_alt = 0
   Insn 268: point = 88, n_alt = 0
   Insn 267: point = 88, n_alt = 0
   Insn 266: point = 88, n_alt = 0
   Insn 265: point = 88, n_alt = 0
   Insn 264: point = 88, n_alt = 0
   Insn 263: point = 88, n_alt = 0
   Insn 262: point = 88, n_alt = 0
   Insn 261: point = 89, n_alt = 0
   Insn 260: point = 91, n_alt = 0
  BB 24
   Insn 258: point = 92, n_alt = -1
   Insn 257: point = 92, n_alt = 0
   Insn 256: point = 93, n_alt = 0
   Insn 255: point = 95, n_alt = 0
   Insn 254: point = 97, n_alt = 0
  BB 16
   Insn 199: point = 99, n_alt = -1
   Insn 198: point = 99, n_alt = 0
   Insn 197: point = 100, n_alt = 0
   Insn 196: point = 102, n_alt = 0
   Insn 195: point = 104, n_alt = 0
  BB 14
   Insn 158: point = 106, n_alt = -1
   Insn 157: point = 106, n_alt = 0
   Insn 156: point = 107, n_alt = 0
  BB 12
   Insn 135: point = 109, n_alt = -1
   Insn 134: point = 109, n_alt = 0
   Insn 133: point = 110, n_alt = 0
   Insn 132: point = 111, n_alt = 1
   Insn 131: point = 112, n_alt = 0
   Insn 130: point = 114, n_alt = 0
   Insn 129: point = 116, n_alt = 0
   Insn 128: point = 117, n_alt = 0
   Insn 124: point = 117, n_alt = 1
   Insn 123: point = 118, n_alt = 1
   Insn 127: point = 119, n_alt = 0
   Insn 307: point = 121, n_alt = -2
   Insn 306: point = 123, n_alt = -2
   Insn 126: point = 125, n_alt = 0
   Insn 125: point = 126, n_alt = 0
   Insn 122: point = 127, n_alt = 0
   Insn 121: point = 129, n_alt = 0
   Insn 120: point = 131, n_alt = -2
   Insn 119: point = 133, n_alt = -2
   Insn 118: point = 135, n_alt = 0
   Insn 117: point = 137, n_alt = 0
   Insn 116: point = 139, n_alt = 0
   Insn 115: point = 140, n_alt = -2
   Insn 114: point = 141, n_alt = 0
   Insn 113: point = 142, n_alt = 0
   Insn 109: point = 143, n_alt = 1
   Insn 108: point = 144, n_alt = 1
   Insn 112: point = 145, n_alt = 0
   Insn 305: point = 147, n_alt = -2
   Insn 304: point = 149, n_alt = -2
   Insn 111: point = 151, n_alt = 0
   Insn 110: point = 152, n_alt = 0
   Insn 107: point = 153, n_alt = 0
   Insn 106: point = 155, n_alt = 0
   Insn 105: point = 157, n_alt = -2
   Insn 104: point = 159, n_alt = -2
   Insn 103: point = 161, n_alt = 0
   Insn 102: point = 163, n_alt = 0
   Insn 101: point = 165, n_alt = 0
   Insn 100: point = 166, n_alt = -2
   Insn 99: point = 167, n_alt = 0
   Insn 98: point = 168, n_alt = 0
   Insn 97: point = 169, n_alt = 1
   Insn 311: point = 170, n_alt = -2
	Hard reg 0 is preferable by r199 with profit 1000
   Insn 96: point = 172, n_alt = 0
   Insn 310: point = 173, n_alt = -2
	Hard reg 0 is preferable by r199 with profit 1000
	Hard reg 1 is preferable by r199 with profit 1000
   Insn 95: point = 175, n_alt = 0
   Insn 94: point = 177, n_alt = 0
   Insn 93: point = 178, n_alt = 0
   Insn 92: point = 179, n_alt = 0
   Insn 91: point = 180, n_alt = -2
   Insn 90: point = 182, n_alt = 0
   Insn 89: point = 184, n_alt = 0
  BB 10
   Insn 78: point = 186, n_alt = -1
   Insn 77: point = 186, n_alt = 0
   Insn 76: point = 187, n_alt = -2
   Insn 75: point = 189, n_alt = 0
   Insn 74: point = 191, n_alt = 0
   Insn 73: point = 192, n_alt = 3
   Insn 72: point = 194, n_alt = 0
  BB 9
   Insn 70: point = 196, n_alt = -1
   Insn 69: point = 196, n_alt = 0
   Insn 68: point = 197, n_alt = -2
   Insn 67: point = 199, n_alt = 0
   Insn 66: point = 201, n_alt = 0
   Insn 65: point = 202, n_alt = -2
   Insn 64: point = 203, n_alt = 0
   Insn 63: point = 204, n_alt = 1
   Insn 62: point = 205, n_alt = 0
   Insn 61: point = 207, n_alt = 0
   Insn 60: point = 209, n_alt = 0
   Insn 59: point = 210, n_alt = 1
   Insn 58: point = 211, n_alt = 0
   Insn 57: point = 213, n_alt = -2
   Insn 56: point = 215, n_alt = 0
   Insn 55: point = 217, n_alt = 0
   Insn 54: point = 219, n_alt = 0
  BB 8
   Insn 51: point = 221, n_alt = 0
   Insn 50: point = 221, n_alt = 0
   Insn 49: point = 221, n_alt = -2
   Insn 48: point = 221, n_alt = 0
   Insn 47: point = 222, n_alt = 0
   Insn 46: point = 223, n_alt = 0
  BB 7
   Insn 44: point = 224, n_alt = -1
   Insn 43: point = 224, n_alt = 0
   Insn 42: point = 225, n_alt = 4
   Insn 41: point = 227, n_alt = 0
   Insn 40: point = 229, n_alt = 0
   Insn 39: point = 231, n_alt = 0
  BB 6
   Insn 37: point = 233, n_alt = -1
   Insn 36: point = 233, n_alt = 0
   Insn 35: point = 234, n_alt = 0
   Insn 34: point = 236, n_alt = 0
   Insn 33: point = 238, n_alt = 0
  BB 5
   Insn 30: point = 240, n_alt = 0
   Insn 29: point = 240, n_alt = 0
   Insn 28: point = 240, n_alt = -2
   Insn 27: point = 240, n_alt = 0
   Insn 26: point = 241, n_alt = 0
   Insn 25: point = 242, n_alt = 0
  BB 4
   Insn 23: point = 243, n_alt = -1
   Insn 22: point = 243, n_alt = 0
   Insn 21: point = 244, n_alt = 0
   Insn 20: point = 246, n_alt = -2
   Insn 19: point = 248, n_alt = 0
   Insn 18: point = 250, n_alt = 0
   Insn 17: point = 252, n_alt = 0
  BB 3
   Insn 11: point = 254, n_alt = -1
   Insn 10: point = 254, n_alt = 0
   Insn 9: point = 255, n_alt = 0
   Insn 8: point = 257, n_alt = 0
  BB 22
   Insn 293: point = 259, n_alt = -1
   Insn 239: point = 259, n_alt = 0
  BB 21
   Insn 237: point = 260, n_alt = -1
   Insn 236: point = 260, n_alt = 1
  BB 19
   Insn 222: point = 261, n_alt = -1
   Insn 221: point = 261, n_alt = 0
  BB 17
   Insn 291: point = 262, n_alt = -1
   Insn 212: point = 262, n_alt = 1
   Insn 211: point = 262, n_alt = 0
   Insn 210: point = 262, n_alt = 0
   Insn 209: point = 262, n_alt = 0
   Insn 208: point = 262, n_alt = 0
   Insn 207: point = 262, n_alt = 0
   Insn 206: point = 262, n_alt = 0
   Insn 205: point = 262, n_alt = 0
   Insn 204: point = 262, n_alt = 0
   Insn 203: point = 262, n_alt = 0
   Insn 202: point = 263, n_alt = 0
   Insn 201: point = 264, n_alt = 0
  BB 18
   Insn 216: point = 265, n_alt = 0
  BB 20
   Insn 233: point = 266, n_alt = -1
   Insn 232: point = 266, n_alt = 1
   Insn 230: point = 266, n_alt = 1
   Insn 229: point = 267, n_alt = 0
   Insn 228: point = 269, n_alt = 0
   Insn 227: point = 271, n_alt = 4
   Insn 224: point = 272, n_alt = 8
   Insn 226: point = 273, n_alt = 0
   Insn 322: point = 275, n_alt = -2
	Hard reg 0 is preferable by r206 with profit 1000
   Insn 225: point = 277, n_alt = 0
  BB 11
   Insn 285: point = 279, n_alt = -1
   Insn 84: point = 279, n_alt = 0
   Insn 83: point = 279, n_alt = 0
   Insn 82: point = 279, n_alt = 0
   Insn 81: point = 279, n_alt = 0
  BB 2
   Insn 5: point = 280, n_alt = 1
   Insn 308: point = 280, n_alt = 0
 r82: [90..280] [86..87] [74..75] [7..49] [0..3]
 r83: [254..255]
 r84: [249..250]
 r85: [247..248]
 r86: [245..246]
 r87: [243..244]
 r88: [235..236]
 r89: [233..234]
 r90: [228..229]
 r91: [226..227]
 r92: [224..225]
 r93: [216..217]
 r94: [214..215]
 r95: [212..213]
 r96: [206..207]
 r97: [200..203]
 r98: [198..199]
 r99: [196..197]
 r100: [186..192]
 r101: [188..189]
 r102: [186..187]
 r103: [181..182]
 r104: [179..180]
 r105: [146..153]
 r106: [120..127]
 r107: [113..114]
 r108: [109..110]
 r109: [70..71]
 r110: [68..69]
 r111: [57..67]
 r112: [50..51]
 r113: [106..107]
 r114: [45..46]
 r115: [43..44]
 r116: [32..42]
 r117: [21..25]
 r118: [9..10]
 r119: [4..8]
 r120: [101..102]
 r121: [99..100]
 r122: [268..269]
 r123: [82..83]
 r124: [78..81]
 r125: [94..95]
 r126: [92..93]
 r127: [270..271]
 r128: [256..257]
 r129: [251..252]
 r130: [240..241]
 r131: [237..238]
 r132: [230..231]
 r133: [221..222]
 r134: [218..219]
 r135: [210..211]
 r136: [208..209]
 r137: [204..205]
 r138: [200..202]
 r139: [193..194]
 r140: [190..191]
 r141: [183..184]
 r142: [169..170]
 r143: [176..178]
 r144: [174..175]
 r145: [176..177]
 r146: [164..168]
 r147: [156..167]
 r148: [156..157]
 r149: [162..166] [158..159]
 r150: [160..161]
 r151: [154..155]
 r152: [144..149]
 r153: [143..147]
 r154: [150..152]
 r155: [148..151]
 r156: [138..142]
 r157: [130..141]
 r158: [130..131]
 r159: [136..140] [132..133]
 r160: [134..135]
 r161: [128..129]
 r162: [118..123]
 r163: [117..121]
 r164: [124..126]
 r165: [122..125]
 r166: [115..116]
 r167: [111..112]
 r168: [72..73]
 r169: [62..63]
 r170: [64..66]
 r171: [52..58]
 r172: [52..53]
 r173: [47..48]
 r174: [37..38]
 r175: [39..41]
 r176: [30..33]
 r177: [28..31]
 r178: [13..24]
 r179: [13..14]
 r180: [19..23] [15..16]
 r181: [17..18]
 r182: [11..12]
 r183: [5..6]
 r184: [103..104]
 r185: [262..263]
 r186: [272..273]
 r187: [276..277]
 r188: [266..267]
 r189: [84..85]
 r190: [76..80]
 r191: [76..79]
 r192: [96..97]
 r193: [88..89]
 r194: [1..2]
 r195: [175..175]
 r199: [171..173]
 r200: [63..65]
 r201: [59..61]
 r202: [54..56]
 r203: [38..40]
 r204: [34..36]
 r205: [26..29]
 r206: [274..275]
 r207: [76..77]
Compressing live ranges: from 281 to 214 - 76%
Ranges after the compression:
 r82: [70..213] [66..67] [56..57] [4..35] [0..1]
 r83: [196..197]
 r84: [192..193]
 r85: [190..191]
 r86: [188..189]
 r87: [186..187]
 r88: [180..181]
 r89: [178..179]
 r90: [174..175]
 r91: [172..173]
 r92: [170..171]
 r93: [164..165]
 r94: [162..163]
 r95: [160..161]
 r96: [154..155]
 r97: [150..151]
 r98: [148..149]
 r99: [146..147]
 r100: [138..143]
 r101: [140..141]
 r102: [138..139]
 r103: [134..135]
 r104: [132..133]
 r105: [108..113]
 r106: [92..97]
 r107: [88..89]
 r108: [84..85]
 r109: [52..53]
 r110: [50..51]
 r111: [42..49]
 r112: [36..37]
 r113: [82..83]
 r114: [32..33]
 r115: [30..31]
 r116: [22..29]
 r117: [16..17]
 r118: [6..7]
 r119: [2..5]
 r120: [78..79]
 r121: [76..77]
 r122: [204..205]
 r123: [62..63]
 r124: [60..61]
 r125: [72..73]
 r126: [70..71]
 r127: [206..207]
 r128: [198..199]
 r129: [194..195]
 r130: [184..185]
 r131: [182..183]
 r132: [176..177]
 r133: [168..169]
 r134: [166..167]
 r135: [158..159]
 r136: [156..157]
 r137: [152..153]
 r138: [150..151]
 r139: [144..145]
 r140: [142..143]
 r141: [136..137]
 r142: [124..125]
 r143: [130..131]
 r144: [128..129]
 r145: [130..131]
 r146: [122..123]
 r147: [116..123]
 r148: [116..117]
 r149: [122..123] [118..119]
 r150: [120..121]
 r151: [114..115]
 r152: [108..111]
 r153: [108..109]
 r154: [112..113]
 r155: [110..113]
 r156: [106..107]
 r157: [100..107]
 r158: [100..101]
 r159: [106..107] [102..103]
 r160: [104..105]
 r161: [98..99]
 r162: [92..95]
 r163: [92..93]
 r164: [96..97]
 r165: [94..97]
 r166: [90..91]
 r167: [86..87]
 r168: [54..55]
 r169: [46..47]
 r170: [48..49]
 r171: [38..43]
 r172: [38..39]
 r173: [34..35]
 r174: [26..27]
 r175: [28..29]
 r176: [20..23]
 r177: [18..21]
 r178: [10..17]
 r179: [10..11]
 r180: [16..17] [12..13]
 r181: [14..15]
 r182: [8..9]
 r183: [2..3]
 r184: [80..81]
 r185: [200..201]
 r186: [208..209]
 r187: [212..213]
 r188: [202..203]
 r189: [64..65]
 r190: [58..61]
 r191: [58..61]
 r192: [74..75]
 r193: [68..69]
 r194: [0..1]
 r195: [129..129]
 r199: [126..127]
 r200: [47..49]
 r201: [44..45]
 r202: [40..41]
 r203: [27..29]
 r204: [24..25]
 r205: [18..19]
 r206: [210..211]
 r207: [58..59]

********** Assignment #1: **********

	 Assigning to 200 (cl=AREG, orig=196, freq=2000, tfirst=200, tfreq=2000)...
	   Assign 0 to reload r200 (freq=2000)
	 Assigning to 203 (cl=AREG, orig=197, freq=2000, tfirst=203, tfreq=2000)...
	   Assign 0 to reload r203 (freq=2000)
	 Assigning to 206 (cl=DREG, orig=187, freq=2000, tfirst=206, tfreq=2000)...
	   Assign 1 to reload r206 (freq=2000)
	 Assigning to 207 (cl=SIREG, orig=124, freq=2000, tfirst=207, tfreq=2000)...
	   Assign 4 to reload r207 (freq=2000)
	 Assigning to 199 (cl=GENERAL_REGS, orig=144, freq=3000, tfirst=199, tfreq=3000)...
	   Assign 0 to reload r199 (freq=3000)
	 Assigning to 201 (cl=GENERAL_REGS, orig=169, freq=3000, tfirst=201, tfreq=3000)...
	   Assign 0 to reload r201 (freq=3000)
	 Assigning to 202 (cl=GENERAL_REGS, orig=111, freq=3000, tfirst=202, tfreq=3000)...
	   Assign 2 to reload r202 (freq=3000)
	 Assigning to 204 (cl=GENERAL_REGS, orig=174, freq=3000, tfirst=204, tfreq=3000)...
	   Assign 0 to reload r204 (freq=3000)
	 Assigning to 205 (cl=GENERAL_REGS, orig=176, freq=3000, tfirst=205, tfreq=3000)...
	   Assign 0 to reload r205 (freq=3000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=64, prev_offset=64)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=48, prev_offset=48)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 308
changing reg in insn 278
changing reg in insn 276
changing reg in insn 261
changing reg in insn 254
changing reg in insn 244
changing reg in insn 202
changing reg in insn 195
changing reg in insn 181
changing reg in insn 170
changing reg in insn 161
changing reg in insn 160
changing reg in insn 156
changing reg in insn 139
changing reg in insn 138
changing reg in insn 137
changing reg in insn 133
changing reg in insn 129
changing reg in insn 114
changing reg in insn 99
changing reg in insn 90
changing reg in insn 75
changing reg in insn 64
changing reg in insn 60
changing reg in insn 54
changing reg in insn 49
changing reg in insn 47
changing reg in insn 39
changing reg in insn 33
changing reg in insn 28
changing reg in insn 26
changing reg in insn 17
changing reg in insn 8
changing reg in insn 9
changing reg in insn 10
changing reg in insn 18
changing reg in insn 19
changing reg in insn 19
changing reg in insn 20
changing reg in insn 20
changing reg in insn 21
changing reg in insn 21
changing reg in insn 22
changing reg in insn 34
changing reg in insn 35
changing reg in insn 35
changing reg in insn 36
changing reg in insn 40
changing reg in insn 41
changing reg in insn 41
changing reg in insn 42
changing reg in insn 42
changing reg in insn 43
changing reg in insn 55
changing reg in insn 56
changing reg in insn 56
changing reg in insn 57
changing reg in insn 57
changing reg in insn 58
changing reg in insn 61
changing reg in insn 62
changing reg in insn 64
changing reg in insn 67
changing reg in insn 65
changing reg in insn 67
changing reg in insn 67
changing reg in insn 68
changing reg in insn 68
changing reg in insn 69
changing reg in insn 73
changing reg in insn 77
changing reg in insn 75
changing reg in insn 76
changing reg in insn 76
changing reg in insn 77
changing reg in insn 90
changing reg in insn 91
changing reg in insn 91
changing reg in insn 92
changing reg in insn 107
changing reg in insn 112
changing reg in insn 122
changing reg in insn 127
changing reg in insn 130
changing reg in insn 131
changing reg in insn 133
changing reg in insn 134
changing reg in insn 140
changing reg in insn 141
changing reg in insn 141
changing reg in insn 142
changing reg in insn 147
changing reg in insn 149
changing reg in insn 156
changing reg in insn 157
changing reg in insn 162
changing reg in insn 163
changing reg in insn 163
changing reg in insn 164
changing reg in insn 168
changing reg in insn 173
changing reg in insn 171
changing reg in insn 173
changing reg in insn 178
changing reg in insn 179
changing reg in insn 179
changing reg in insn 187
changing reg in insn 196
changing reg in insn 197
changing reg in insn 197
changing reg in insn 198
changing reg in insn 228
changing reg in insn 229
changing reg in insn 245
changing reg in insn 246
changing reg in insn 246
changing reg in insn 255
changing reg in insn 256
changing reg in insn 256
changing reg in insn 257
changing reg in insn 227
changing reg in insn 228
changing reg in insn 8
changing reg in insn 9
changing reg in insn 17
changing reg in insn 18
changing reg in insn 26
changing reg in insn 27
changing reg in insn 33
changing reg in insn 34
changing reg in insn 39
changing reg in insn 40
changing reg in insn 47
changing reg in insn 48
changing reg in insn 54
changing reg in insn 55
changing reg in insn 58
changing reg in insn 59
changing reg in insn 60
changing reg in insn 61
changing reg in insn 62
changing reg in insn 63
changing reg in insn 66
changing reg in insn 65
changing reg in insn 67
changing reg in insn 66
changing reg in insn 72
changing reg in insn 73
changing reg in insn 74
changing reg in insn 75
changing reg in insn 89
changing reg in insn 90
changing reg in insn 97
changing reg in insn 93
changing reg in insn 95
changing reg in insn 95
changing reg in insn 94
changing reg in insn 95
changing reg in insn 98
changing reg in insn 102
changing reg in insn 100
changing reg in insn 102
changing reg in insn 99
changing reg in insn 106
changing reg in insn 105
changing reg in insn 106
changing reg in insn 104
changing reg in insn 102
changing reg in insn 101
changing reg in insn 100
changing reg in insn 105
changing reg in insn 103
changing reg in insn 102
changing reg in insn 101
changing reg in insn 103
changing reg in insn 104
changing reg in insn 106
changing reg in insn 107
changing reg in insn 304
changing reg in insn 112
changing reg in insn 112
changing reg in insn 108
changing reg in insn 305
changing reg in insn 112
changing reg in insn 112
changing reg in insn 109
changing reg in insn 110
changing reg in insn 304
changing reg in insn 111
changing reg in insn 305
changing reg in insn 113
changing reg in insn 117
changing reg in insn 115
changing reg in insn 117
changing reg in insn 114
changing reg in insn 121
changing reg in insn 120
changing reg in insn 121
changing reg in insn 119
changing reg in insn 117
changing reg in insn 116
changing reg in insn 115
changing reg in insn 120
changing reg in insn 118
changing reg in insn 117
changing reg in insn 116
changing reg in insn 118
changing reg in insn 119
changing reg in insn 121
changing reg in insn 122
changing reg in insn 306
changing reg in insn 127
changing reg in insn 127
changing reg in insn 123
changing reg in insn 307
changing reg in insn 127
changing reg in insn 127
changing reg in insn 124
changing reg in insn 125
changing reg in insn 306
changing reg in insn 126
changing reg in insn 307
changing reg in insn 129
changing reg in insn 130
changing reg in insn 131
changing reg in insn 132
changing reg in insn 139
changing reg in insn 140
changing reg in insn 144
changing reg in insn 143
changing reg in insn 144
changing reg in insn 147
changing reg in insn 147
changing reg in insn 161
changing reg in insn 162
changing reg in insn 166
changing reg in insn 165
changing reg in insn 166
changing reg in insn 168
changing reg in insn 169
changing reg in insn 170
changing reg in insn 177
changing reg in insn 176
changing reg in insn 177
changing reg in insn 175
changing reg in insn 173
changing reg in insn 172
changing reg in insn 171
changing reg in insn 176
changing reg in insn 174
changing reg in insn 173
changing reg in insn 172
changing reg in insn 174
changing reg in insn 175
changing reg in insn 177
changing reg in insn 178
changing reg in insn 181
changing reg in insn 182
changing reg in insn 195
changing reg in insn 196
changing reg in insn 202
changing reg in insn 203
changing reg in insn 226
changing reg in insn 224
changing reg in insn 225
changing reg in insn 229
changing reg in insn 230
changing reg in insn 244
changing reg in insn 245
changing reg in insn 247
changing reg in insn 249
changing reg in insn 248
changing reg in insn 249
changing reg in insn 254
changing reg in insn 255
changing reg in insn 261
changing reg in insn 262
changing reg in insn 276
changing reg in insn 277
changing reg in insn 95
deleting insn with uid = 20.
deleting insn with uid = 28.
deleting insn with uid = 49.
deleting insn with uid = 57.
deleting insn with uid = 68.
deleting insn with uid = 76.
deleting insn with uid = 91.
deleting insn with uid = 311.
deleting insn with uid = 104.
deleting insn with uid = 105.
deleting insn with uid = 304.
deleting insn with uid = 305.
deleting insn with uid = 119.
deleting insn with uid = 120.
deleting insn with uid = 306.
deleting insn with uid = 307.
deleting insn with uid = 314.
deleting insn with uid = 315.
deleting insn with uid = 319.
deleting insn with uid = 320.
deleting insn with uid = 175.
deleting insn with uid = 176.
deleting insn with uid = 278.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 29.
verify found no changes in insn with uid = 50.
verify found no changes in insn with uid = 83.
verify found no changes in insn with uid = 150.
verify found no changes in insn with uid = 189.
verify found no changes in insn with uid = 210.
verify found no changes in insn with uid = 239.
verify found no changes in insn with uid = 269.
verify found no changes in insn with uid = 279.


do_hd_request

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;;  ref usage 	r0={103d,90u} r1={29d,23u,4e} r2={20d,12u} r3={1d,32u} r4={1d,1u} r7={43d,137u} r8={9d} r9={9d} r10={9d} r11={9d} r12={9d} r13={9d} r14={9d} r15={9d} r17={74d,13u} r18={9d} r19={1e} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={9d} r38={9d} r39={9d} r40={9d} r41={9d} r42={9d} r43={9d} r44={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r53={9d} r54={9d} r55={9d} r56={9d} r57={9d} r58={9d} r59={9d} r60={9d} r61={9d} r62={9d} r63={9d} r64={9d} r65={9d} r66={9d} r67={9d} r68={9d} r69={9d} r70={9d} r71={9d} r72={9d} r73={9d} r74={9d} r75={9d} 
;;    total ref usage 1169{856d,308u,5e} in 224{215 regular + 9 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 308 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 308 3 2 2 (parallel [
            (set (reg:SI 3 bx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 308 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [11 r+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":250:12 75 {*movsi_internal}
     (nil))
(code_label 6 5 7 3 48 ("repeat") [2 uses])
(note 7 6 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 8 7 9 3 (set (reg/f:SI 0 ax [128])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":256:10 75 {*movsi_internal}
     (nil))
(insn 9 8 10 3 (set (reg/f:SI 0 ax [orig:83 _1 ] [83])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [128])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":256:10 75 {*movsi_internal}
     (nil))
(insn 10 9 11 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:83 _1 ] [83])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":256:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 11 10 16 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 302)
            (pc))) "drivers/blk_drv/hd.c":256:8 806 {*jcc}
     (nil)
 -> 302)
(note 16 11 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:SI 0 ax [129])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":258:9 75 {*movsi_internal}
     (nil))
(insn 18 17 19 4 (set (reg/f:SI 0 ax [orig:84 _2 ] [84])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [129])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":258:9 75 {*movsi_internal}
     (nil))
(insn 19 18 21 4 (set (reg:SI 0 ax [orig:85 _3 ] [85])
        (mem:SI (reg/f:SI 0 ax [orig:84 _2 ] [84]) [11 _2->dev+0 S4 A32])) "drivers/blk_drv/hd.c":258:9 75 {*movsi_internal}
     (nil))
(insn 21 19 22 4 (parallel [
            (set (reg:SI 0 ax [orig:87 _5 ] [87])
                (lshiftrt:SI (reg:SI 0 ax [orig:86 _4 ] [86])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":258:9 701 {*lshrsi3_1}
     (nil))
(insn 22 21 23 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:87 _5 ] [87])
            (const_int 3 [0x3]))) "drivers/blk_drv/hd.c":258:8 11 {*cmpsi_1}
     (nil))
(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "drivers/blk_drv/hd.c":258:8 806 {*jcc}
     (nil)
 -> 31)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":259:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 26 25 27 5 (set (reg/f:SI 0 ax [130])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC8") [flags 0x2]  <var_decl 0x7733361c2e10 *.LC8>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":259:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC8") [flags 0x2]  <var_decl 0x7733361c2e10 *.LC8>)
        (nil)))
(insn 27 26 29 5 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [130])) "drivers/blk_drv/hd.c":259:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 29 27 30 5 (call (mem:QI (symbol_ref:SI ("panic") [flags 0x41]  <function_decl 0x773336118b00 panic>) [0 panic S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":259:9 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 30 29 31 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":259:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 31 30 32 6 51 (nil) [1 uses])
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 6 (set (reg/f:SI 0 ax [131])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":260:9 75 {*movsi_internal}
     (nil))
(insn 34 33 35 6 (set (reg/f:SI 0 ax [orig:88 _6 ] [88])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [131])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":260:9 75 {*movsi_internal}
     (nil))
(insn 35 34 36 6 (set (reg/f:SI 0 ax [orig:89 _7 ] [89])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:88 _6 ] [88])
                (const_int 28 [0x1c])) [9 _6->bh+0 S4 A32])) "drivers/blk_drv/hd.c":260:16 75 {*movsi_internal}
     (nil))
(insn 36 35 37 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:89 _7 ] [89])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":260:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 37 36 38 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "drivers/blk_drv/hd.c":260:8 806 {*jcc}
     (nil)
 -> 52)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 7 (set (reg/f:SI 0 ax [132])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":261:14 75 {*movsi_internal}
     (nil))
(insn 40 39 41 7 (set (reg/f:SI 0 ax [orig:90 _8 ] [90])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [132])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":261:14 75 {*movsi_internal}
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 0 ax [orig:91 _9 ] [91])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:90 _8 ] [90])
                (const_int 28 [0x1c])) [9 _8->bh+0 S4 A32])) "drivers/blk_drv/hd.c":261:21 75 {*movsi_internal}
     (nil))
(insn 42 41 43 7 (set (reg:QI 0 ax [orig:92 _10 ] [92])
        (mem:QI (plus:SI (reg/f:SI 0 ax [orig:91 _9 ] [91])
                (const_int 13 [0xd])) [0 _9->b_lock+0 S1 A8])) "drivers/blk_drv/hd.c":261:25 77 {*movqi_internal}
     (nil))
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:92 _10 ] [92])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":261:12 5 {*cmpqi_ccno_1}
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "drivers/blk_drv/hd.c":261:12 806 {*jcc}
     (nil)
 -> 52)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":262:13 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 47 46 48 8 (set (reg/f:SI 0 ax [133])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC9") [flags 0x2]  <var_decl 0x7733361c2ea0 *.LC9>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":262:13 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC9") [flags 0x2]  <var_decl 0x7733361c2ea0 *.LC9>)
        (nil)))
(insn 48 47 50 8 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [133])) "drivers/blk_drv/hd.c":262:13 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 50 48 51 8 (call (mem:QI (symbol_ref:SI ("panic") [flags 0x41]  <function_decl 0x773336118b00 panic>) [0 panic S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":262:13 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 51 50 52 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":262:13 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 52 51 53 9 52 (nil) [2 uses])
(note 53 52 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 9 (set (reg/f:SI 0 ax [134])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":265:11 75 {*movsi_internal}
     (nil))
(insn 55 54 56 9 (set (reg/f:SI 0 ax [orig:93 _11 ] [93])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [134])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":265:11 75 {*movsi_internal}
     (nil))
(insn 56 55 58 9 (set (reg:SI 0 ax [orig:94 _12 ] [94])
        (mem:SI (reg/f:SI 0 ax [orig:93 _11 ] [93]) [11 _11->dev+0 S4 A32])) "drivers/blk_drv/hd.c":265:11 75 {*movsi_internal}
     (nil))
(insn 58 56 59 9 (parallel [
            (set (reg:SI 0 ax [135])
                (and:SI (reg:SI 0 ax [orig:95 _13 ] [95])
                    (const_int 255 [0xff])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":265:9 490 {*andsi_1}
     (nil))
(insn 59 58 60 9 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 dev+0 S4 A32])
        (reg:SI 0 ax [135])) "drivers/blk_drv/hd.c":265:9 75 {*movsi_internal}
     (nil))
(insn 60 59 61 9 (set (reg/f:SI 0 ax [136])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":266:13 75 {*movsi_internal}
     (nil))
(insn 61 60 62 9 (set (reg/f:SI 0 ax [orig:96 _14 ] [96])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [136])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":266:13 75 {*movsi_internal}
     (nil))
(insn 62 61 63 9 (set (reg:SI 0 ax [137])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:96 _14 ] [96])
                (const_int 12 [0xc])) [6 _14->sector+0 S4 A32])) "drivers/blk_drv/hd.c":266:11 75 {*movsi_internal}
     (nil))
(insn 63 62 64 9 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 block+0 S4 A32])
        (reg:SI 0 ax [137])) "drivers/blk_drv/hd.c":266:11 75 {*movsi_internal}
     (nil))
(insn 64 63 65 9 (set (reg:SI 1 dx [orig:97 NR_HD.8_15 ] [97])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])) "drivers/blk_drv/hd.c":268:18 75 {*movsi_internal}
     (nil))
(insn 65 64 66 9 (set (reg:SI 0 ax [138])
        (reg:SI 1 dx [orig:97 NR_HD.8_15 ] [97])) "drivers/blk_drv/hd.c":268:18 75 {*movsi_internal}
     (nil))
(insn 66 65 67 9 (parallel [
            (set (reg:SI 0 ax [138])
                (ashift:SI (reg:SI 0 ax [138])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":268:18 655 {*ashlsi3_1}
     (nil))
(insn 67 66 69 9 (parallel [
            (set (reg:SI 0 ax [orig:98 _16 ] [98])
                (plus:SI (reg:SI 0 ax [138])
                    (reg:SI 1 dx [orig:97 NR_HD.8_15 ] [97])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":268:18 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [orig:97 NR_HD.8_15 ] [97])
            (const_int 5 [0x5]))
        (nil)))
(insn 69 67 70 9 (set (reg:CC 17 flags)
        (compare:CC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 36 [0x24])) [11 dev+0 S4 A32])
            (reg:SI 0 ax [orig:99 _17 ] [99]))) "drivers/blk_drv/hd.c":268:8 11 {*cmpsi_1}
     (nil))
(jump_insn 70 69 71 9 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "drivers/blk_drv/hd.c":268:8 806 {*jcc}
     (nil)
 -> 79)
(note 71 70 72 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 10 (set (reg:SI 0 ax [139])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 block+0 S4 A32])) "drivers/blk_drv/hd.c":268:35 75 {*movsi_internal}
     (nil))
(insn 73 72 74 10 (parallel [
            (set (reg:SI 1 dx [orig:100 _18 ] [100])
                (plus:SI (reg:SI 0 ax [139])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":268:35 209 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 19 frame)
                    (const_int -16 [0xfffffffffffffff0])) [11 block+0 S4 A32])
            (const_int 2 [0x2]))
        (nil)))
(insn 74 73 75 10 (set (reg:SI 0 ax [140])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 dev+0 S4 A32])) "drivers/blk_drv/hd.c":268:48 75 {*movsi_internal}
     (nil))
(insn 75 74 77 10 (set (reg:SI 0 ax [orig:101 _19 ] [101])
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [140])
                        (const_int 8 [0x8]))
                    (reg:SI 3 bx [82]))
                (const:SI (plus:SI (unspec:SI [
                                (symbol_ref:SI ("hd") [flags 0x2]  <var_decl 0x77333611ac60 hd>)
                            ] UNSPEC_GOTOFF)
                        (const_int 4 [0x4])))) [6 hd[dev_57].nr_sects+0 S4 A32])) "drivers/blk_drv/hd.c":268:48 75 {*movsi_internal}
     (nil))
(insn 77 75 78 10 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:100 _18 ] [100])
            (reg:SI 0 ax [orig:102 _20 ] [102]))) "drivers/blk_drv/hd.c":268:26 11 {*cmpsi_1}
     (nil))
(jump_insn 78 77 79 10 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "drivers/blk_drv/hd.c":268:26 806 {*jcc}
     (nil)
 -> 87)
(code_label 79 78 80 11 53 (nil) [1 uses])
(note 80 79 81 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 11 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":269:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 82 81 83 11 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":269:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 83 82 84 11 (call (mem:QI (symbol_ref:SI ("end_request") [flags 0x3]  <function_decl 0x773336149400 end_request>) [0 end_request S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":269:9 812 {*call}
     (nil)
    (nil))
(insn 84 83 285 11 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":269:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(jump_insn 285 84 286 11 (set (pc)
        (label_ref 6)) "drivers/blk_drv/hd.c":270:9 807 {jump}
     (nil)
 -> 6)
(barrier 286 285 87)
(code_label 87 286 88 12 54 (nil) [1 uses])
(note 88 87 89 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 12 (set (reg:SI 0 ax [141])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 dev+0 S4 A32])) "drivers/blk_drv/hd.c":272:21 75 {*movsi_internal}
     (nil))
(insn 90 89 92 12 (set (reg:SI 0 ax [orig:103 _21 ] [103])
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [141])
                        (const_int 8 [0x8]))
                    (reg:SI 3 bx [82]))
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("hd") [flags 0x2]  <var_decl 0x77333611ac60 hd>)
                        ] UNSPEC_GOTOFF))) [6 hd[dev_57].start_sect+0 S4 A64])) "drivers/blk_drv/hd.c":272:21 75 {*movsi_internal}
     (nil))
(insn 92 90 93 12 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 32 [0x20])) [11 block+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 32 [0x20])) [11 block+0 S4 A32])
                    (reg:SI 0 ax [orig:104 _22 ] [104])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":272:11 209 {*addsi_1}
     (nil))
(insn 93 92 94 12 (set (reg:SI 0 ax [143])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 dev+0 S4 A32])) "drivers/blk_drv/hd.c":273:9 75 {*movsi_internal}
     (nil))
(insn 94 93 95 12 (set (reg:SI 1 dx [145])
        (const_int -858993459 [0xffffffffcccccccd])) "drivers/blk_drv/hd.c":273:9 75 {*movsi_internal}
     (nil))
(insn 95 94 310 12 (parallel [
            (set (reg:SI 1 dx [144])
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 0 ax [143]))
                            (zero_extend:DI (reg:SI 1 dx [145])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 0 ax [195]))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":273:9 436 {*umulsi3_highpart_1}
     (nil))
(insn 310 95 96 12 (set (reg:SI 0 ax [144])
        (reg:SI 1 dx [144])) "drivers/blk_drv/hd.c":273:9 75 {*movsi_internal}
     (nil))
(insn 96 310 97 12 (parallel [
            (set (reg:SI 0 ax [144])
                (lshiftrt:SI (reg:SI 0 ax [144])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":273:9 701 {*lshrsi3_1}
     (nil))
(insn 97 96 98 12 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 dev+0 S4 A32])
        (reg:SI 0 ax [142])) "drivers/blk_drv/hd.c":273:9 75 {*movsi_internal}
     (nil))
(insn 98 97 99 12 (set (reg:SI 1 dx [146])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 dev+0 S4 A32])) "drivers/blk_drv/hd.c":275:31 75 {*movsi_internal}
     (nil))
(insn 99 98 100 12 (set (reg:SI 2 cx [147])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 4 [0x4]))))) "drivers/blk_drv/hd.c":275:31 205 {*leasi}
     (nil))
(insn 100 99 101 12 (set (reg:SI 0 ax [149])
        (reg:SI 1 dx [146])) "drivers/blk_drv/hd.c":275:31 75 {*movsi_internal}
     (nil))
(insn 101 100 102 12 (parallel [
            (set (reg:SI 0 ax [149])
                (ashift:SI (reg:SI 0 ax [149])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":275:31 655 {*ashlsi3_1}
     (nil))
(insn 102 101 103 12 (parallel [
            (set (reg:SI 0 ax [149])
                (plus:SI (reg:SI 0 ax [149])
                    (reg:SI 1 dx [146])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":275:31 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [146])
            (const_int 3 [0x3]))
        (nil)))
(insn 103 102 106 12 (parallel [
            (set (reg:SI 0 ax [150])
                (ashift:SI (reg:SI 0 ax [149])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":275:31 655 {*ashlsi3_1}
     (nil))
(insn 106 103 107 12 (parallel [
            (set (reg/f:SI 0 ax [151])
                (plus:SI (reg:SI 0 ax [148])
                    (reg:SI 2 cx [147])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":275:31 209 {*addsi_1}
     (nil))
(insn 107 106 110 12 (set (reg:SI 2 cx [orig:105 _23 ] [105])
        (mem:SI (reg/f:SI 0 ax [151]) [11 hd_info[dev_60].sect+0 S4 A32])) "drivers/blk_drv/hd.c":275:31 75 {*movsi_internal}
     (nil))
(insn 110 107 111 12 (set (reg:SI 0 ax [154])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 block+0 S4 A32])) "drivers/blk_drv/hd.c":274:5 75 {*movsi_internal}
     (nil))
(insn 111 110 112 12 (set (reg:SI 1 dx [155])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":274:5 75 {*movsi_internal}
     (nil))
(insn 112 111 108 12 (parallel [
            (set (reg:SI 0 ax [orig:152 block ] [152])
                (asm_operands:SI ("divl %4") ("=a") 0 [
                        (reg:SI 0 ax [orig:152 block ] [152])
                        (reg:SI 1 dx [orig:153 sec ] [153])
                        (reg:SI 2 cx [orig:105 _23 ] [105])
                    ]
                     [
                        (asm_input:SI ("0") drivers/blk_drv/hd.c:274)
                        (asm_input:SI ("1") drivers/blk_drv/hd.c:274)
                        (asm_input:SI ("r") drivers/blk_drv/hd.c:274)
                    ]
                     [] drivers/blk_drv/hd.c:274))
            (set (reg:SI 1 dx [orig:153 sec ] [153])
                (asm_operands:SI ("divl %4") ("=d") 1 [
                        (reg:SI 0 ax [orig:152 block ] [152])
                        (reg:SI 1 dx [orig:153 sec ] [153])
                        (reg:SI 2 cx [orig:105 _23 ] [105])
                    ]
                     [
                        (asm_input:SI ("0") drivers/blk_drv/hd.c:274)
                        (asm_input:SI ("1") drivers/blk_drv/hd.c:274)
                        (asm_input:SI ("r") drivers/blk_drv/hd.c:274)
                    ]
                     [] drivers/blk_drv/hd.c:274))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":274:5 -1
     (nil))
(insn 108 112 109 12 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 block+0 S4 A32])
        (reg:SI 0 ax [orig:152 block ] [152])) "drivers/blk_drv/hd.c":274:5 75 {*movsi_internal}
     (nil))
(insn 109 108 113 12 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 sec+0 S4 A32])
        (reg:SI 1 dx [orig:153 sec ] [153])) "drivers/blk_drv/hd.c":274:5 75 {*movsi_internal}
     (nil))
(insn 113 109 114 12 (set (reg:SI 1 dx [156])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 dev+0 S4 A32])) "drivers/blk_drv/hd.c":277:30 75 {*movsi_internal}
     (nil))
(insn 114 113 115 12 (set (reg:SI 2 cx [157])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":277:30 205 {*leasi}
     (nil))
(insn 115 114 116 12 (set (reg:SI 0 ax [159])
        (reg:SI 1 dx [156])) "drivers/blk_drv/hd.c":277:30 75 {*movsi_internal}
     (nil))
(insn 116 115 117 12 (parallel [
            (set (reg:SI 0 ax [159])
                (ashift:SI (reg:SI 0 ax [159])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":277:30 655 {*ashlsi3_1}
     (nil))
(insn 117 116 118 12 (parallel [
            (set (reg:SI 0 ax [159])
                (plus:SI (reg:SI 0 ax [159])
                    (reg:SI 1 dx [156])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":277:30 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [156])
            (const_int 3 [0x3]))
        (nil)))
(insn 118 117 121 12 (parallel [
            (set (reg:SI 0 ax [160])
                (ashift:SI (reg:SI 0 ax [159])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":277:30 655 {*ashlsi3_1}
     (nil))
(insn 121 118 122 12 (parallel [
            (set (reg/f:SI 0 ax [161])
                (plus:SI (reg:SI 0 ax [158])
                    (reg:SI 2 cx [157])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":277:30 209 {*addsi_1}
     (nil))
(insn 122 121 125 12 (set (reg:SI 2 cx [orig:106 _24 ] [106])
        (mem:SI (reg/f:SI 0 ax [161]) [11 hd_info[dev_60].head+0 S4 A64])) "drivers/blk_drv/hd.c":277:30 75 {*movsi_internal}
     (nil))
(insn 125 122 126 12 (set (reg:SI 0 ax [164])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 block+0 S4 A32])) "drivers/blk_drv/hd.c":276:5 75 {*movsi_internal}
     (nil))
(insn 126 125 127 12 (set (reg:SI 1 dx [165])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":276:5 75 {*movsi_internal}
     (nil))
(insn 127 126 123 12 (parallel [
            (set (reg:SI 0 ax [orig:162 cyl ] [162])
                (asm_operands:SI ("divl %4") ("=a") 0 [
                        (reg:SI 0 ax [orig:162 cyl ] [162])
                        (reg:SI 1 dx [orig:163 head ] [163])
                        (reg:SI 2 cx [orig:106 _24 ] [106])
                    ]
                     [
                        (asm_input:SI ("0") drivers/blk_drv/hd.c:276)
                        (asm_input:SI ("1") drivers/blk_drv/hd.c:276)
                        (asm_input:SI ("r") drivers/blk_drv/hd.c:276)
                    ]
                     [] drivers/blk_drv/hd.c:276))
            (set (reg:SI 1 dx [orig:163 head ] [163])
                (asm_operands:SI ("divl %4") ("=d") 1 [
                        (reg:SI 0 ax [orig:162 cyl ] [162])
                        (reg:SI 1 dx [orig:163 head ] [163])
                        (reg:SI 2 cx [orig:106 _24 ] [106])
                    ]
                     [
                        (asm_input:SI ("0") drivers/blk_drv/hd.c:276)
                        (asm_input:SI ("1") drivers/blk_drv/hd.c:276)
                        (asm_input:SI ("r") drivers/blk_drv/hd.c:276)
                    ]
                     [] drivers/blk_drv/hd.c:276))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":276:5 -1
     (nil))
(insn 123 127 124 12 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 cyl+0 S4 A32])
        (reg:SI 0 ax [orig:162 cyl ] [162])) "drivers/blk_drv/hd.c":276:5 75 {*movsi_internal}
     (nil))
(insn 124 123 128 12 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [11 head+0 S4 A32])
        (reg:SI 1 dx [orig:163 head ] [163])) "drivers/blk_drv/hd.c":276:5 75 {*movsi_internal}
     (nil))
(insn 128 124 129 12 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 28 [0x1c])) [11 sec+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 28 [0x1c])) [11 sec+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":278:8 209 {*addsi_1}
     (nil))
(insn 129 128 130 12 (set (reg/f:SI 0 ax [166])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":279:13 75 {*movsi_internal}
     (nil))
(insn 130 129 131 12 (set (reg/f:SI 0 ax [orig:107 _25 ] [107])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [166])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":279:13 75 {*movsi_internal}
     (nil))
(insn 131 130 132 12 (set (reg:SI 0 ax [167])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:107 _25 ] [107])
                (const_int 16 [0x10])) [6 _25->nr_sectors+0 S4 A32])) "drivers/blk_drv/hd.c":279:11 75 {*movsi_internal}
     (nil))
(insn 132 131 133 12 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [11 nsect+0 S4 A32])
        (reg:SI 0 ax [167])) "drivers/blk_drv/hd.c":279:11 75 {*movsi_internal}
     (nil))
(insn 133 132 134 12 (set (reg:SI 0 ax [orig:108 reset.9_26 ] [108])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("reset") [flags 0x2]  <var_decl 0x77333611a900 reset>)
                        ] UNSPEC_GOTOFF))) [11 reset+0 S4 A32])) "drivers/blk_drv/hd.c":280:9 75 {*movsi_internal}
     (nil))
(insn 134 133 135 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:108 reset.9_26 ] [108])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":280:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 135 134 136 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) "drivers/blk_drv/hd.c":280:8 806 {*jcc}
     (nil)
 -> 154)
(note 136 135 137 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 137 136 138 13 (set (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("reset") [flags 0x2]  <var_decl 0x77333611a900 reset>)
                        ] UNSPEC_GOTOFF))) [11 reset+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":281:15 75 {*movsi_internal}
     (nil))
(insn 138 137 139 13 (set (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("recalibrate") [flags 0x2]  <var_decl 0x77333611a870 recalibrate>)
                        ] UNSPEC_GOTOFF))) [11 recalibrate+0 S4 A32])
        (const_int 1 [0x1])) "drivers/blk_drv/hd.c":282:21 75 {*movsi_internal}
     (nil))
(insn 139 138 140 13 (set (reg/f:SI 0 ax [168])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":283:18 75 {*movsi_internal}
     (nil))
(insn 140 139 141 13 (set (reg/f:SI 0 ax [orig:109 _27 ] [109])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [168])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":283:18 75 {*movsi_internal}
     (nil))
(insn 141 140 142 13 (set (reg:SI 0 ax [orig:110 _28 ] [110])
        (mem:SI (reg/f:SI 0 ax [orig:109 _27 ] [109]) [11 _27->dev+0 S4 A32])) "drivers/blk_drv/hd.c":283:18 75 {*movsi_internal}
     (nil))
(insn 142 141 143 13 (set (reg:SI 2 cx [orig:111 _29 ] [111])
        (zero_extend:SI (reg:QI 0 ax [orig:110 _28 ] [110]))) "drivers/blk_drv/hd.c":283:18 143 {*zero_extendqisi2}
     (nil))
(insn 143 142 312 13 (set (reg:SI 1 dx [170])
        (const_int 1717986919 [0x66666667])) "drivers/blk_drv/hd.c":283:9 75 {*movsi_internal}
     (nil))
(insn 312 143 144 13 (set (reg:SI 0 ax [196])
        (reg:SI 2 cx [orig:111 _29 ] [111])) "drivers/blk_drv/hd.c":283:9 75 {*movsi_internal}
     (nil))
(insn 144 312 313 13 (parallel [
            (set (reg:SI 1 dx [169])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 0 ax [196]))
                            (sign_extend:DI (reg:SI 1 dx [170])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 0 ax [196]))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":283:9 435 {*smulsi3_highpart_1}
     (nil))
(insn 313 144 145 13 (set (reg:SI 0 ax [169])
        (reg:SI 1 dx [169])) "drivers/blk_drv/hd.c":283:9 75 {*movsi_internal}
     (nil))
(insn 145 313 146 13 (parallel [
            (set (reg:SI 0 ax [169])
                (ashiftrt:SI (reg:SI 0 ax [169])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":283:9 702 {*ashrsi3_1}
     (nil))
(insn 146 145 316 13 (parallel [
            (set (reg:SI 2 cx [orig:111 _29 ] [111])
                (ashiftrt:SI (reg:SI 2 cx [orig:111 _29 ] [111])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":283:9 694 {ashrsi3_cvt}
     (nil))
(insn 316 146 147 13 (set (reg:SI 1 dx [172])
        (reg:SI 2 cx [orig:111 _29 ] [111])) "drivers/blk_drv/hd.c":283:9 75 {*movsi_internal}
     (nil))
(insn 147 316 148 13 (parallel [
            (set (reg:SI 0 ax [orig:112 _30 ] [112])
                (minus:SI (reg:SI 0 ax [171])
                    (reg:SI 1 dx [172])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":283:9 282 {*subsi_1}
     (nil))
(insn 148 147 149 13 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":283:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 149 148 150 13 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (reg:SI 0 ax [orig:112 _30 ] [112])) "drivers/blk_drv/hd.c":283:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 150 149 151 13 (call (mem:QI (symbol_ref:SI ("reset_hd") [flags 0x3]  <function_decl 0x773336156c00 reset_hd>) [0 reset_hd S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":283:9 812 {*call}
     (nil)
    (nil))
(insn 151 150 287 13 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":283:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(jump_insn 287 151 288 13 (set (pc)
        (label_ref 283)) "drivers/blk_drv/hd.c":284:9 807 {jump}
     (nil)
 -> 283)
(barrier 288 287 154)
(code_label 154 288 155 14 55 (nil) [1 uses])
(note 155 154 156 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 14 (set (reg:SI 0 ax [orig:113 recalibrate.10_31 ] [113])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("recalibrate") [flags 0x2]  <var_decl 0x77333611a870 recalibrate>)
                        ] UNSPEC_GOTOFF))) [11 recalibrate+0 S4 A32])) "drivers/blk_drv/hd.c":287:9 75 {*movsi_internal}
     (nil))
(insn 157 156 158 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:113 recalibrate.10_31 ] [113])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":287:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 158 157 159 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 193)
            (pc))) "drivers/blk_drv/hd.c":287:8 806 {*jcc}
     (nil)
 -> 193)
(note 159 158 160 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 15 (set (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("recalibrate") [flags 0x2]  <var_decl 0x77333611a870 recalibrate>)
                        ] UNSPEC_GOTOFF))) [11 recalibrate+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":288:21 75 {*movsi_internal}
     (nil))
(insn 161 160 162 15 (set (reg/f:SI 0 ax [173])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":289:29 75 {*movsi_internal}
     (nil))
(insn 162 161 163 15 (set (reg/f:SI 0 ax [orig:114 _32 ] [114])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [173])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":289:29 75 {*movsi_internal}
     (nil))
(insn 163 162 164 15 (set (reg:SI 0 ax [orig:115 _33 ] [115])
        (mem:SI (reg/f:SI 0 ax [orig:114 _32 ] [114]) [11 _32->dev+0 S4 A32])) "drivers/blk_drv/hd.c":289:29 75 {*movsi_internal}
     (nil))
(insn 164 163 165 15 (set (reg:SI 2 cx [orig:116 _34 ] [116])
        (zero_extend:SI (reg:QI 0 ax [orig:115 _33 ] [115]))) "drivers/blk_drv/hd.c":289:29 143 {*zero_extendqisi2}
     (nil))
(insn 165 164 317 15 (set (reg:SI 1 dx [175])
        (const_int 1717986919 [0x66666667])) "drivers/blk_drv/hd.c":289:29 75 {*movsi_internal}
     (nil))
(insn 317 165 166 15 (set (reg:SI 0 ax [197])
        (reg:SI 2 cx [orig:116 _34 ] [116])) "drivers/blk_drv/hd.c":289:29 75 {*movsi_internal}
     (nil))
(insn 166 317 318 15 (parallel [
            (set (reg:SI 1 dx [174])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 0 ax [197]))
                            (sign_extend:DI (reg:SI 1 dx [175])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 0 ax [197]))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":289:29 435 {*smulsi3_highpart_1}
     (nil))
(insn 318 166 167 15 (set (reg:SI 0 ax [174])
        (reg:SI 1 dx [174])) "drivers/blk_drv/hd.c":289:29 75 {*movsi_internal}
     (nil))
(insn 167 318 168 15 (parallel [
            (set (reg:SI 0 ax [174])
                (ashiftrt:SI (reg:SI 0 ax [174])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":289:29 702 {*ashrsi3_1}
     (nil))
(insn 168 167 169 15 (parallel [
            (set (reg:SI 2 cx [177])
                (ashiftrt:SI (reg:SI 2 cx [orig:116 _34 ] [116])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":289:29 694 {ashrsi3_cvt}
     (nil))
(insn 169 168 321 15 (parallel [
            (set (reg:SI 0 ax [176])
                (minus:SI (reg:SI 0 ax [176])
                    (reg:SI 2 cx [177])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":289:29 282 {*subsi_1}
     (nil))
(insn 321 169 170 15 (set (reg:SI 1 dx [orig:117 _35 ] [117])
        (reg:SI 0 ax [176])) "drivers/blk_drv/hd.c":289:29 75 {*movsi_internal}
     (nil))
(insn 170 321 171 15 (set (reg:SI 2 cx [178])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 4 [0x4]))))) "drivers/blk_drv/hd.c":289:41 205 {*leasi}
     (nil))
(insn 171 170 172 15 (set (reg:SI 0 ax [180])
        (reg:SI 1 dx [orig:117 _35 ] [117])) "drivers/blk_drv/hd.c":289:41 75 {*movsi_internal}
     (nil))
(insn 172 171 173 15 (parallel [
            (set (reg:SI 0 ax [180])
                (ashift:SI (reg:SI 0 ax [180])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":289:41 655 {*ashlsi3_1}
     (nil))
(insn 173 172 174 15 (parallel [
            (set (reg:SI 0 ax [180])
                (plus:SI (reg:SI 0 ax [180])
                    (reg:SI 1 dx [orig:117 _35 ] [117])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":289:41 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [orig:117 _35 ] [117])
            (const_int 3 [0x3]))
        (nil)))
(insn 174 173 177 15 (parallel [
            (set (reg:SI 0 ax [181])
                (ashift:SI (reg:SI 0 ax [180])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":289:41 655 {*ashlsi3_1}
     (nil))
(insn 177 174 178 15 (parallel [
            (set (reg/f:SI 0 ax [182])
                (plus:SI (reg:SI 0 ax [179])
                    (reg:SI 2 cx [178])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":289:41 209 {*addsi_1}
     (nil))
(insn 178 177 179 15 (set (reg:SI 0 ax [orig:118 _36 ] [118])
        (mem:SI (reg/f:SI 0 ax [182]) [11 hd_info[_35].sect+0 S4 A32])) "drivers/blk_drv/hd.c":289:41 75 {*movsi_internal}
     (nil))
(insn 179 178 180 15 (set (reg:SI 1 dx [orig:119 _37 ] [119])
        (reg:SI 0 ax [orig:118 _36 ] [118])) "drivers/blk_drv/hd.c":289:9 75 {*movsi_internal}
     (nil))
(insn 180 179 181 15 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":289:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 4 [0x4])
        (nil)))
(insn 181 180 182 15 (set (reg/f:SI 0 ax [183])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("recal_intr") [flags 0x3]  <function_decl 0x773336149100 recal_intr>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":289:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref:SI ("recal_intr") [flags 0x3]  <function_decl 0x773336149100 recal_intr>)
        (nil)))
(insn 182 181 183 15 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [2  S4 A32])
        (reg/f:SI 0 ax [183])) "drivers/blk_drv/hd.c":289:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 183 182 184 15 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":289:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 184 183 185 15 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":289:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 185 184 186 15 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":289:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 20 [0x14])
        (nil)))
(insn 186 185 187 15 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":289:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 187 186 188 15 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (reg:SI 1 dx [orig:119 _37 ] [119])) "drivers/blk_drv/hd.c":289:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 28 [0x1c])
        (nil)))
(insn 188 187 189 15 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 64 [0x40])) [11 dev+0 S4 A32])) "drivers/blk_drv/hd.c":289:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(call_insn 189 188 190 15 (call (mem:QI (symbol_ref:SI ("hd_out") [flags 0x3]  <function_decl 0x773336149b00 hd_out>) [0 hd_out S1 A8])
        (const_int 32 [0x20])) "drivers/blk_drv/hd.c":289:9 812 {*call}
     (nil)
    (nil))
(insn 190 189 289 15 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":289:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(jump_insn 289 190 290 15 (set (pc)
        (label_ref 283)) "drivers/blk_drv/hd.c":291:9 807 {jump}
     (nil)
 -> 283)
(barrier 290 289 193)
(code_label 193 290 194 16 56 (nil) [1 uses])
(note 194 193 195 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 195 194 196 16 (set (reg/f:SI 0 ax [184])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":294:9 75 {*movsi_internal}
     (nil))
(insn 196 195 197 16 (set (reg/f:SI 0 ax [orig:120 _38 ] [120])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [184])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":294:9 75 {*movsi_internal}
     (nil))
(insn 197 196 198 16 (set (reg:SI 0 ax [orig:121 _39 ] [121])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:120 _38 ] [120])
                (const_int 4 [0x4])) [11 _38->cmd+0 S4 A32])) "drivers/blk_drv/hd.c":294:16 75 {*movsi_internal}
     (nil))
(insn 198 197 199 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:121 _39 ] [121])
            (const_int 1 [0x1]))) "drivers/blk_drv/hd.c":294:8 11 {*cmpsi_1}
     (nil))
(jump_insn 199 198 200 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 252)
            (pc))) "drivers/blk_drv/hd.c":294:8 806 {*jcc}
     (nil)
 -> 252)
(note 200 199 201 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 201 200 202 17 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":295:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 4 [0x4])
        (nil)))
(insn 202 201 203 17 (set (reg/f:SI 0 ax [185])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("write_intr") [flags 0x3]  <function_decl 0x773336156e00 write_intr>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":295:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref:SI ("write_intr") [flags 0x3]  <function_decl 0x773336156e00 write_intr>)
        (nil)))
(insn 203 202 204 17 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [2  S4 A32])
        (reg/f:SI 0 ax [185])) "drivers/blk_drv/hd.c":295:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 204 203 205 17 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 48 [0x30])) "drivers/blk_drv/hd.c":295:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 205 204 206 17 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 cyl+0 S4 A32])) "drivers/blk_drv/hd.c":295:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 206 205 207 17 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 head+0 S4 A32])) "drivers/blk_drv/hd.c":295:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 20 [0x14])
        (nil)))
(insn 207 206 208 17 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [11 sec+0 S4 A32])) "drivers/blk_drv/hd.c":295:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 208 207 209 17 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [11 nsect+0 S4 A32])) "drivers/blk_drv/hd.c":295:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 28 [0x1c])
        (nil)))
(insn 209 208 210 17 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 64 [0x40])) [11 dev+0 S4 A32])) "drivers/blk_drv/hd.c":295:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(call_insn 210 209 211 17 (call (mem:QI (symbol_ref:SI ("hd_out") [flags 0x3]  <function_decl 0x773336149b00 hd_out>) [0 hd_out S1 A8])
        (const_int 32 [0x20])) "drivers/blk_drv/hd.c":295:9 812 {*call}
     (nil)
    (nil))
(insn 211 210 212 17 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":295:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 212 211 291 17 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 44 [0x2c])) [11 i+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":296:16 75 {*movsi_internal}
     (nil))
(jump_insn 291 212 292 17 (set (pc)
        (label_ref 217)) "drivers/blk_drv/hd.c":296:9 807 {jump}
     (nil)
 -> 217)
(barrier 292 291 231)
(code_label 231 292 215 18 60 (nil) [1 uses])
(note 215 231 216 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 18 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 44 [0x2c])) [11 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 44 [0x2c])) [11 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":296:70 209 {*addsi_1}
     (nil))
(code_label 217 216 218 19 58 (nil) [1 uses])
(note 218 217 221 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 221 218 222 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])) [11 i+0 S4 A32])
            (const_int 2999 [0xbb7]))) "drivers/blk_drv/hd.c":296:30 11 {*cmpsi_1}
     (nil))
(jump_insn 222 221 223 19 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) "drivers/blk_drv/hd.c":296:30 806 {*jcc}
     (nil)
 -> 234)
(note 223 222 225 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 225 223 322 20 (set (reg:SI 0 ax [187])
        (const_int 503 [0x1f7])) "drivers/blk_drv/hd.c":296:39 75 {*movsi_internal}
     (nil))
(insn 322 225 226 20 (set (reg:SI 1 dx [187])
        (reg:SI 0 ax [187])) "drivers/blk_drv/hd.c":296:39 75 {*movsi_internal}
     (nil))
(insn 226 322 224 20 (parallel [
            (set (reg:QI 0 ax [orig:186 _v ] [186])
                (asm_operands/v:QI ("inb %%dx, %%al
	jmp 1f
1:	jmp 1f
1:") ("=a") 0 [
                        (reg:SI 1 dx [187])
                    ]
                     [
                        (asm_input:SI ("d") drivers/blk_drv/hd.c:296)
                    ]
                     [] drivers/blk_drv/hd.c:296))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":296:39 -1
     (nil))
(insn 224 226 227 20 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 15 [0xf])) [0 _v+0 S1 A8])
        (reg:QI 0 ax [orig:186 _v ] [186])) "drivers/blk_drv/hd.c":296:39 77 {*movqi_internal}
     (nil))
(insn 227 224 228 20 (set (reg:QI 0 ax [orig:127 _72 ] [127])
        (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 15 [0xf])) [0 _v+0 S1 A8])) "drivers/blk_drv/hd.c":296:39 77 {*movqi_internal}
     (nil))
(insn 228 227 229 20 (set (reg:SI 0 ax [orig:122 _40 ] [122])
        (zero_extend:SI (reg:QI 0 ax [orig:127 _72 ] [127]))) "drivers/blk_drv/hd.c":296:56 143 {*zero_extendqisi2}
     (nil))
(insn 229 228 230 20 (parallel [
            (set (reg:SI 0 ax [188])
                (and:SI (reg:SI 0 ax [orig:122 _40 ] [122])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":296:37 490 {*andsi_1}
     (nil))
(insn 230 229 232 20 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [11 r+0 S4 A32])
        (reg:SI 0 ax [188])) "drivers/blk_drv/hd.c":296:37 75 {*movsi_internal}
     (nil))
(insn 232 230 233 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 40 [0x28])) [11 r+0 S4 A32])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":296:30 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 233 232 234 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 231)
            (pc))) "drivers/blk_drv/hd.c":296:30 806 {*jcc}
     (nil)
 -> 231)
(code_label 234 233 235 21 59 (nil) [1 uses])
(note 235 234 236 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 236 235 237 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 40 [0x28])) [11 r+0 S4 A32])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":298:12 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 237 236 238 21 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 242)
            (pc))) "drivers/blk_drv/hd.c":298:12 806 {*jcc}
     (nil)
 -> 242)
(note 238 237 239 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(call_insn 239 238 293 22 (call (mem:QI (symbol_ref:SI ("bad_rw_intr") [flags 0x3]  <function_decl 0x773336156800 bad_rw_intr>) [0 bad_rw_intr S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":299:13 812 {*call}
     (nil)
    (nil))
(jump_insn 293 239 294 22 (set (pc)
        (label_ref 6)) "drivers/blk_drv/hd.c":300:13 807 {jump}
     (nil)
 -> 6)
(barrier 294 293 242)
(code_label 242 294 243 23 61 (nil) [1 uses])
(note 243 242 244 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 244 243 245 23 (set (reg/f:SI 0 ax [189])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":302:9 75 {*movsi_internal}
     (nil))
(insn 245 244 246 23 (set (reg/f:SI 0 ax [orig:123 _41 ] [123])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [189])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":302:9 75 {*movsi_internal}
     (nil))
(insn 246 245 247 23 (set (reg/f:SI 0 ax [orig:124 _42 ] [124])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:123 _41 ] [123])
                (const_int 20 [0x14])) [5 _41->buffer+0 S4 A32])) "drivers/blk_drv/hd.c":302:9 75 {*movsi_internal}
     (nil))
(insn 247 246 248 23 (set (reg:SI 1 dx [190])
        (const_int 496 [0x1f0])) "drivers/blk_drv/hd.c":302:9 75 {*movsi_internal}
     (nil))
(insn 248 247 323 23 (set (reg:SI 2 cx [191])
        (const_int 256 [0x100])) "drivers/blk_drv/hd.c":302:9 75 {*movsi_internal}
     (nil))
(insn 323 248 249 23 (set (reg/f:SI 4 si [orig:124 _42 ] [124])
        (reg/f:SI 0 ax [orig:124 _42 ] [124])) "drivers/blk_drv/hd.c":302:9 75 {*movsi_internal}
     (nil))
(insn 249 323 295 23 (parallel [
            (asm_operands/v ("cld;rep;outsw") ("") 0 [
                    (reg:SI 1 dx [190])
                    (reg/f:SI 4 si [orig:124 _42 ] [124])
                    (reg:SI 2 cx [191])
                ]
                 [
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:302)
                    (asm_input:SI ("S") drivers/blk_drv/hd.c:302)
                    (asm_input:SI ("c") drivers/blk_drv/hd.c:302)
                ]
                 [] drivers/blk_drv/hd.c:302)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":302:9 -1
     (nil))
(jump_insn 295 249 296 23 (set (pc)
        (label_ref 283)) 807 {jump}
     (nil)
 -> 283)
(barrier 296 295 252)
(code_label 252 296 253 24 57 (nil) [1 uses])
(note 253 252 254 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 254 253 255 24 (set (reg/f:SI 0 ax [192])
        (mem/u/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":303:16 75 {*movsi_internal}
     (nil))
(insn 255 254 256 24 (set (reg/f:SI 0 ax [orig:125 _43 ] [125])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [192])
                (const_int 28 [0x1c])) [3 blk_dev[3].current_request+0 S4 A32])) "drivers/blk_drv/hd.c":303:16 75 {*movsi_internal}
     (nil))
(insn 256 255 257 24 (set (reg:SI 0 ax [orig:126 _44 ] [126])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:125 _43 ] [125])
                (const_int 4 [0x4])) [11 _43->cmd+0 S4 A32])) "drivers/blk_drv/hd.c":303:23 75 {*movsi_internal}
     (nil))
(insn 257 256 258 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:126 _44 ] [126])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":303:15 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 258 257 259 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 273)
            (pc))) "drivers/blk_drv/hd.c":303:15 806 {*jcc}
     (nil)
 -> 273)
(note 259 258 260 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 25 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":304:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 4 [0x4])
        (nil)))
(insn 261 260 262 25 (set (reg/f:SI 0 ax [193])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("read_intr") [flags 0x3]  <function_decl 0x773336156a00 read_intr>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":304:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref:SI ("read_intr") [flags 0x3]  <function_decl 0x773336156a00 read_intr>)
        (nil)))
(insn 262 261 263 25 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [2  S4 A32])
        (reg/f:SI 0 ax [193])) "drivers/blk_drv/hd.c":304:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 263 262 264 25 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 32 [0x20])) "drivers/blk_drv/hd.c":304:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 264 263 265 25 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 cyl+0 S4 A32])) "drivers/blk_drv/hd.c":304:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 265 264 266 25 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [11 head+0 S4 A32])) "drivers/blk_drv/hd.c":304:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 20 [0x14])
        (nil)))
(insn 266 265 267 25 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [11 sec+0 S4 A32])) "drivers/blk_drv/hd.c":304:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 267 266 268 25 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [11 nsect+0 S4 A32])) "drivers/blk_drv/hd.c":304:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 28 [0x1c])
        (nil)))
(insn 268 267 269 25 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 64 [0x40])) [11 dev+0 S4 A32])) "drivers/blk_drv/hd.c":304:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(call_insn 269 268 270 25 (call (mem:QI (symbol_ref:SI ("hd_out") [flags 0x3]  <function_decl 0x773336149b00 hd_out>) [0 hd_out S1 A8])
        (const_int 32 [0x20])) "drivers/blk_drv/hd.c":304:9 812 {*call}
     (nil)
    (nil))
(insn 270 269 297 25 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":304:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(jump_insn 297 270 298 25 (set (pc)
        (label_ref 283)) 807 {jump}
     (nil)
 -> 283)
(barrier 298 297 273)
(code_label 273 298 274 26 62 (nil) [1 uses])
(note 274 273 275 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 275 274 276 26 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":306:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 276 275 277 26 (set (reg/f:SI 0 ax [194])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC10") [flags 0x2]  <var_decl 0x773335e06120 *.LC10>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":306:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC10") [flags 0x2]  <var_decl 0x773335e06120 *.LC10>)
        (nil)))
(insn 277 276 279 26 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [194])) "drivers/blk_drv/hd.c":306:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 279 277 280 26 (call (mem:QI (symbol_ref:SI ("panic") [flags 0x41]  <function_decl 0x773336118b00 panic>) [0 panic S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":306:9 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 280 279 299 26 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":306:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(jump_insn 299 280 300 26 (set (pc)
        (label_ref 283)) 807 {jump}
     (nil)
 -> 283)
(barrier 300 299 302)
(code_label 302 300 301 28 63 (nil) [1 uses])
(note 301 302 303 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 303 301 283 28 (const_int 0 [0]) "drivers/blk_drv/hd.c":257:9 843 {nop}
     (nil))
(code_label 283 303 284 27 47 (nil) [5 uses])
(note 284 283 309 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(note 309 284 0 NOTE_INSN_DELETED)

;; Function hd_init (hd_init, funcdef_no=15, decl_uid=1479, cgraph_uid=16, symbol_order=21)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=24, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=16, prev_offset=0)
Can eliminate 19 to 6 (offset=-4, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 6:  (0) =r  (1) Ts {*leasi}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 8:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 9:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) i  (1) o  (2) o  (3) d  (4) a
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 18:  (0) =a  (1) d
      Creating newreg=105 from oldreg=99, assigning class DREG to r105
   18: {r98:QI=asm_operands;clobber flags:CC;}
      REG_DEAD r99:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
   38: r105:SI=r99:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 16:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 19:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 21:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) a  (1) d
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 26:  (0) =a  (1) d
      Creating newreg=106 from oldreg=102, assigning class DREG to r106
   26: {r101:QI=asm_operands;clobber flags:CC;}
      REG_DEAD r102:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
   39: r106:SI=r102:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 24:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 27:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 29:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) a  (1) d
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3

********** Pseudo live ranges #1: **********

  BB 3
   Insn 35: point = 0, n_alt = -1
  BB 2
   Insn 31: point = 0, n_alt = 0
   Insn 30: point = 1, n_alt = 0
   Insn 29: point = 2, n_alt = 0
   Insn 28: point = 4, n_alt = 0
   Insn 27: point = 6, n_alt = 4
   Insn 24: point = 7, n_alt = 8
   Insn 26: point = 8, n_alt = 0
   Insn 39: point = 10, n_alt = -2
	Hard reg 0 is preferable by r106 with profit 1000
   Insn 25: point = 12, n_alt = 0
   Insn 23: point = 13, n_alt = 0
   Insn 22: point = 14, n_alt = 0
   Insn 21: point = 15, n_alt = 0
   Insn 20: point = 17, n_alt = 0
   Insn 19: point = 19, n_alt = 4
   Insn 16: point = 20, n_alt = 8
   Insn 18: point = 21, n_alt = 0
   Insn 38: point = 23, n_alt = -2
	Hard reg 0 is preferable by r105 with profit 1000
   Insn 17: point = 25, n_alt = 0
   Insn 15: point = 26, n_alt = 0
   Insn 14: point = 27, n_alt = 0
   Insn 13: point = 28, n_alt = -2
   Insn 12: point = 30, n_alt = 0
   Insn 11: point = 32, n_alt = 0
   Insn 10: point = 34, n_alt = 0
   Insn 9: point = 35, n_alt = 0
   Insn 8: point = 37, n_alt = 0
   Insn 7: point = 38, n_alt = 1
   Insn 6: point = 39, n_alt = 0
   Insn 5: point = 40, n_alt = 0
   Insn 36: point = 41, n_alt = 0
 r82: [31..41]
 r83: [26..35]
 r84: [26..32]
 r85: [16..17]
 r86: [13..15]
 r87: [3..4]
 r88: [0..2]
 r89: [18..19]
 r90: [5..6]
 r91: [38..40]
 r92: [38..39]
 r93: [36..37]
 r94: [33..34]
 r95: [26..28]
 r96: [29..30]
 r97: [26..27]
 r98: [20..21]
 r99: [24..25]
 r100: [13..14]
 r101: [7..8]
 r102: [11..12]
 r103: [0..1]
 r105: [22..23]
 r106: [9..10]
Compressing live ranges: from 42 to 36 - 85%
Ranges after the compression:
 r82: [28..35]
 r83: [24..31]
 r84: [24..29]
 r85: [14..15]
 r86: [12..13]
 r87: [2..3]
 r88: [0..1]
 r89: [16..17]
 r90: [4..5]
 r91: [34..35]
 r92: [34..35]
 r93: [32..33]
 r94: [30..31]
 r95: [24..25]
 r96: [26..27]
 r97: [24..25]
 r98: [18..19]
 r99: [22..23]
 r100: [12..13]
 r101: [6..7]
 r102: [10..11]
 r103: [0..1]
 r105: [20..21]
 r106: [8..9]

********** Assignment #1: **********

	 Assigning to 105 (cl=DREG, orig=99, freq=2000, tfirst=105, tfreq=2000)...
	   Assign 1 to reload r105 (freq=2000)
	 Assigning to 106 (cl=DREG, orig=102, freq=2000, tfirst=106, tfreq=2000)...
	   Assign 1 to reload r106 (freq=2000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=24, prev_offset=24)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=16, prev_offset=16)
Can eliminate 19 to 6 (offset=-4, prev_offset=0)
changing reg in insn 36
changing reg in insn 12
changing reg in insn 10
changing reg in insn 8
changing reg in insn 6
changing reg in insn 5
changing reg in insn 9
changing reg in insn 15
changing reg in insn 11
changing reg in insn 15
changing reg in insn 20
changing reg in insn 21
changing reg in insn 21
changing reg in insn 23
changing reg in insn 28
changing reg in insn 29
changing reg in insn 29
changing reg in insn 31
changing reg in insn 19
changing reg in insn 20
changing reg in insn 27
changing reg in insn 28
changing reg in insn 5
changing reg in insn 7
changing reg in insn 6
changing reg in insn 7
changing reg in insn 8
changing reg in insn 9
changing reg in insn 10
changing reg in insn 11
changing reg in insn 13
changing reg in insn 15
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 15
changing reg in insn 18
changing reg in insn 16
changing reg in insn 17
changing reg in insn 22
changing reg in insn 23
changing reg in insn 26
changing reg in insn 24
changing reg in insn 25
changing reg in insn 30
changing reg in insn 31
starting the processing of deferred insns
ending the processing of deferred insns


hd_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 17 [flags]
;;  ref usage 	r0={14d,17u} r1={9d,8u} r2={3d,2u} r3={1d,1u} r7={1d,7u} r17={8d} 
;;    total ref usage 71{36d,35u,0e} in 31{31 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 36 3 2 2 (parallel [
            (set (reg:SI 0 ax [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 36 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 1 dx [91])
        (mem/u/c:SI (plus:SI (reg:SI 0 ax [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("blk_dev") [flags 0x40]  <var_decl 0x77333611a6c0 blk_dev>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":311:34 75 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 cx [92])
        (plus:SI (reg:SI 0 ax [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("do_hd_request") [flags 0x3]  <function_decl 0x773336149000 do_hd_request>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":311:34 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref:SI ("do_hd_request") [flags 0x3]  <function_decl 0x773336149000 do_hd_request>)
        (nil)))
(insn 7 6 8 2 (set (mem/f:SI (plus:SI (reg/f:SI 1 dx [91])
                (const_int 24 [0x18])) [2 blk_dev[3].request_fn+0 S4 A32])
        (reg/f:SI 2 cx [92])) "drivers/blk_drv/hd.c":311:34 75 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:SI 1 dx [93])
        (mem/u/c:SI (plus:SI (reg:SI 0 ax [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("idt") [flags 0x40]  <var_decl 0x773337a5be10 idt>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":312:5 75 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 2 cx [orig:83 _1 ] [83])
        (plus:SI (reg:SI 1 dx [93])
            (const_int 368 [0x170]))) "drivers/blk_drv/hd.c":312:5 205 {*leasi}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("idt") [flags 0x40]  <var_decl 0x773337a5be10 idt>)
                (const_int 368 [0x170])))
        (nil)))
(insn 10 9 11 2 (set (reg:SI 1 dx [94])
        (mem/u/c:SI (plus:SI (reg:SI 0 ax [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("idt") [flags 0x40]  <var_decl 0x773337a5be10 idt>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":312:5 75 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 3 bx [orig:84 _2 ] [84])
        (plus:SI (reg:SI 1 dx [94])
            (const_int 372 [0x174]))) "drivers/blk_drv/hd.c":312:5 205 {*leasi}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("idt") [flags 0x40]  <var_decl 0x773337a5be10 idt>)
                (const_int 372 [0x174])))
        (nil)))
(insn 12 11 13 2 (set (reg:SI 0 ax [96])
        (mem/u/c:SI (plus:SI (reg:SI 0 ax [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("hd_interrupt") [flags 0x41]  <function_decl 0x77333613eb00 hd_interrupt>)
                        ] UNSPEC_GOT))) [16  S4 A8])) "drivers/blk_drv/hd.c":312:5 75 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 1 dx [95])
        (reg:SI 0 ax [96])) "drivers/blk_drv/hd.c":312:5 75 {*movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("hd_interrupt") [flags 0x41]  <function_decl 0x77333613eb00 hd_interrupt>)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 0 ax [97])
        (const_int 524288 [0x80000])) "drivers/blk_drv/hd.c":312:5 75 {*movsi_internal}
     (nil))
(insn 15 14 17 2 (parallel [
            (asm_operands/v ("movw %%dx, %%ax
	movw %0, %%dx
	movl %%eax, %1
	movl %%edx, %2") ("") 0 [
                    (const_int -29184 [0xffffffffffff8e00])
                    (mem:QI (reg/f:SI 2 cx [orig:83 _1 ] [83]) [0 MEM[(char *)_1]+0 S1 A8])
                    (mem:QI (reg/f:SI 3 bx [orig:84 _2 ] [84]) [0 *_2+0 S1 A8])
                    (reg/f:SI 1 dx [95])
                    (reg:SI 0 ax [97])
                ]
                 [
                    (asm_input:HI ("i") drivers/blk_drv/hd.c:312)
                    (asm_input:QI ("o") drivers/blk_drv/hd.c:312)
                    (asm_input:QI ("o") drivers/blk_drv/hd.c:312)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:312)
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:312)
                ]
                 [] drivers/blk_drv/hd.c:312)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":312:5 -1
     (nil))
(insn 17 15 38 2 (set (reg:SI 0 ax [99])
        (const_int 33 [0x21])) "drivers/blk_drv/hd.c":313:5 75 {*movsi_internal}
     (nil))
(insn 38 17 18 2 (set (reg:SI 1 dx [99])
        (reg:SI 0 ax [99])) "drivers/blk_drv/hd.c":313:5 75 {*movsi_internal}
     (nil))
(insn 18 38 16 2 (parallel [
            (set (reg:QI 0 ax [orig:98 _v ] [98])
                (asm_operands/v:QI ("inb %%dx, %%al
	jmp 1f
1:	jmp 1f
1:") ("=a") 0 [
                        (reg:SI 1 dx [99])
                    ]
                     [
                        (asm_input:SI ("d") drivers/blk_drv/hd.c:313)
                    ]
                     [] drivers/blk_drv/hd.c:313))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":313:5 -1
     (nil))
(insn 16 18 19 2 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 15 [0xf])) [0 _v+0 S1 A8])
        (reg:QI 0 ax [orig:98 _v ] [98])) "drivers/blk_drv/hd.c":313:5 77 {*movqi_internal}
     (nil))
(insn 19 16 20 2 (set (reg:QI 0 ax [orig:89 _10 ] [89])
        (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 15 [0xf])) [0 _v+0 S1 A8])) "drivers/blk_drv/hd.c":313:5 77 {*movqi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:SI 0 ax [orig:85 _3 ] [85])
        (zero_extend:SI (reg:QI 0 ax [orig:89 _10 ] [89]))) "drivers/blk_drv/hd.c":313:5 143 {*zero_extendqisi2}
     (nil))
(insn 21 20 22 2 (parallel [
            (set (reg:SI 0 ax [orig:86 _4 ] [86])
                (and:SI (reg:SI 0 ax [orig:85 _3 ] [85])
                    (const_int 251 [0xfb])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":313:5 490 {*andsi_1}
     (nil))
(insn 22 21 23 2 (set (reg:SI 1 dx [100])
        (const_int 33 [0x21])) "drivers/blk_drv/hd.c":313:5 75 {*movsi_internal}
     (nil))
(insn 23 22 25 2 (parallel [
            (asm_operands/v ("outb %%al, %%dx
	jmp 1f
1:	jmp 1f
1:") ("") 0 [
                    (reg:SI 0 ax [orig:86 _4 ] [86])
                    (reg:SI 1 dx [100])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:313)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:313)
                ]
                 [] drivers/blk_drv/hd.c:313)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":313:5 -1
     (nil))
(insn 25 23 39 2 (set (reg:SI 0 ax [102])
        (const_int 161 [0xa1])) "drivers/blk_drv/hd.c":314:5 75 {*movsi_internal}
     (nil))
(insn 39 25 26 2 (set (reg:SI 1 dx [102])
        (reg:SI 0 ax [102])) "drivers/blk_drv/hd.c":314:5 75 {*movsi_internal}
     (nil))
(insn 26 39 24 2 (parallel [
            (set (reg:QI 0 ax [orig:101 _v ] [101])
                (asm_operands/v:QI ("inb %%dx, %%al
	jmp 1f
1:	jmp 1f
1:") ("=a") 0 [
                        (reg:SI 1 dx [102])
                    ]
                     [
                        (asm_input:SI ("d") drivers/blk_drv/hd.c:314)
                    ]
                     [] drivers/blk_drv/hd.c:314))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":314:5 -1
     (nil))
(insn 24 26 27 2 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 14 [0xe])) [0 _v+0 S1 A16])
        (reg:QI 0 ax [orig:101 _v ] [101])) "drivers/blk_drv/hd.c":314:5 77 {*movqi_internal}
     (nil))
(insn 27 24 28 2 (set (reg:QI 0 ax [orig:90 _12 ] [90])
        (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 14 [0xe])) [0 _v+0 S1 A16])) "drivers/blk_drv/hd.c":314:5 77 {*movqi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:SI 0 ax [orig:87 _5 ] [87])
        (zero_extend:SI (reg:QI 0 ax [orig:90 _12 ] [90]))) "drivers/blk_drv/hd.c":314:5 143 {*zero_extendqisi2}
     (nil))
(insn 29 28 30 2 (parallel [
            (set (reg:SI 0 ax [orig:88 _6 ] [88])
                (and:SI (reg:SI 0 ax [orig:87 _5 ] [87])
                    (const_int 191 [0xbf])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":314:5 490 {*andsi_1}
     (nil))
(insn 30 29 31 2 (set (reg:SI 1 dx [103])
        (const_int 161 [0xa1])) "drivers/blk_drv/hd.c":314:5 75 {*movsi_internal}
     (nil))
(insn 31 30 34 2 (parallel [
            (asm_operands/v ("outb %%al, %%dx") ("") 0 [
                    (reg:SI 0 ax [orig:88 _6 ] [88])
                    (reg:SI 1 dx [103])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:314)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:314)
                ]
                 [] drivers/blk_drv/hd.c:314)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":314:5 -1
     (nil))
(note 34 31 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 37 3 (const_int 0 [0]) "drivers/blk_drv/hd.c":315:1 843 {nop}
     (nil))
(note 37 35 0 NOTE_INSN_DELETED)

;; Function sys_setup (sys_setup, funcdef_no=16, decl_uid=1486, cgraph_uid=17, symbol_order=22)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=48, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=32, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 410:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 6:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 9:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 14:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 15:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 20:  (0) r  (1) rm {*movhi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) rm {*zero_extendhisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 31:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 33:  (0) =rm  (1) %0  (2) re {*addsi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 34:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 47:  (0) =rm  (1) %0  (2) re {*addsi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 48:  (0) r  (1) rm {*movhi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) =r  (1) rm {*zero_extendhisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 55:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 58:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 59:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 61:  (0) =rm  (1) %0  (2) re {*addsi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 62:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 67:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 68:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 71:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 72:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 73:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 75:  (0) =rm  (1) %0  (2) re {*addsi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 76:  (0) r  (1) rm {*movhi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) =r  (1) rm {*zero_extendhisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 78:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 81:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 82:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 83:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 85:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 86:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 87:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 89:  (0) =rm  (1) %0  (2) re {*addsi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 90:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 93:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 95:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 96:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 97:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 101:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 102:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 103:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 109:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 112:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 113:  (0) r {*cmpsi_ccno_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 116:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 121:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 124:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 128:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 130:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 131:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 132:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 133:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 134:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 136:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 137:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 138:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 142:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 143:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 144:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 146:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 147:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 148:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 151:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 152:  (0) =r  (1) g {*movsi_internal}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=6,losers=1,rld_nregs=1
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 153:  (0) r  (1) 0  (2) mr {*mulsi3_1}
      Creating newreg=235 from oldreg=103, assigning class GENERAL_REGS to r235
  153: {r235:SI=r235:SI*r104:SI;clobber flags:CC;}
      REG_DEAD r104:SI
      REG_DEAD r103:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  412: r235:SI=r103:SI
    Inserting insn reload after:
  413: r105:SI=r235:SI

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 154:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 155:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 157:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 158:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 159:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 162:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 163:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 164:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 166:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Spill pseudo into memory: reject+=3
            Using memory insn operand 2: reject+=3
            alt=1,overall=18,losers=2 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 167
	 Choosing alt 0 in insn 167:  (0) =rm  (1) %0  (2) re {*addsi_1}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=6,losers=1,rld_nregs=1
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 168:  (0) r  (1) 0  (2) mr {*mulsi3_1}
      Creating newreg=236 from oldreg=105, assigning class GENERAL_REGS to r236
  168: {r236:SI=r236:SI*r106:SI;clobber flags:CC;}
      REG_DEAD r106:SI
      REG_DEAD r105:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  414: r236:SI=r105:SI
    Inserting insn reload after:
  415: r108:SI=r236:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 169:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 170:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 173:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 175:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 178:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 179:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 180:  (0) a  (1) d
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 182:  (0) =r  (1) g {*movsi_internal}
            1 Small class reload: reject+=3
          alt=0,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 183:  (0) =a  (1) d
      Creating newreg=237 from oldreg=207, assigning class DREG to r237
  183: {r206:QI=asm_operands;clobber flags:CC;}
      REG_DEAD r207:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  416: r237:SI=r207:SI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 181:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 184:  (0) q  (1) m {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=4,overall=21,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=27,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 185:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 186:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 187:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 188:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 191:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 192:  (0) =rm  (1) %0  (2) re {*andsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 193:  (0) r {*cmpsi_ccno_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 196:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 201:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 206:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 209:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 210:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 214:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 216:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 217:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 218:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 219:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 221:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 222:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 223:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 224:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 230:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 233:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 237:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 239:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 240:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 241:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 242:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 243:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 244:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 246:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 247:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 249:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 250:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 253:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 254:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 255:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 256:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 258:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 259:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 260:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 261:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 262:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 264:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 265:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 268:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 269:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 270:  (0) =rm  (1) %0  (2) re {*addsi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 271:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 272:  (0) qm  (1) qn {*cmpqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 275:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 276:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 277:  (0) =rm  (1) %0  (2) re {*addsi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 278:  (0) q  (1) m {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 279:  (0) qm  (1) qn {*cmpqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 283:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 284:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 285:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 286:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 288:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 289:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 290:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 291:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 292:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 294:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 295:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 298:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 299:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 300:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 301:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 302:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 306:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 307:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 308:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 310:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Spill pseudo into memory: reject+=3
            Using memory insn operand 2: reject+=3
            alt=1,overall=18,losers=2 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 311
	 Choosing alt 0 in insn 311:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 312:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Spill pseudo into memory: reject+=3
            Using memory insn operand 2: reject+=3
            alt=1,overall=18,losers=2 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 313
	 Choosing alt 0 in insn 313:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 315:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 316:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 317:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 318:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 320:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Spill pseudo into memory: reject+=3
            Using memory insn operand 2: reject+=3
            alt=1,overall=18,losers=2 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 321
	 Choosing alt 0 in insn 321:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 322:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
            2 Spill pseudo into memory: reject+=3
            Using memory insn operand 2: reject+=3
            alt=1,overall=18,losers=2 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 323
	 Choosing alt 0 in insn 323:  (0) =rm  (1) %0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 325:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 326:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 327:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 333:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 336:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 337:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 339:  (0) lBwBz {*call} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 340:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 341:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 344:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 346:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 349:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 350:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 353:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 356:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 359:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 364:  (0) =r  (1) Ts {*leasi}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 367:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 368:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 369:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 370:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 372:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 373:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 377:  (0) lBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 379:  (0) lBwBz {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 380:  (0) =r  (1) g {*movsi_internal}
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5
EBB 6 7 8
EBB 9
EBB 10
EBB 11
EBB 12 13 14 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20 21
EBB 22 23
EBB 24 25
EBB 26
EBB 27
EBB 28
EBB 29 30
EBB 31 32 33 34
EBB 35
EBB 36
EBB 37
EBB 38

********** Pseudo live ranges #1: **********

  BB 38
   Insn 388: point = 0, n_alt = -1
   Insn 387: point = 0, n_alt = -2
   Insn 383: point = 1, n_alt = -2
  BB 3
   Insn 390: point = 4, n_alt = -1
   Insn 9: point = 4, n_alt = 0
  BB 37
   Insn 380: point = 5, n_alt = 0
   Insn 379: point = 6, n_alt = 0
   Insn 378: point = 6, n_alt = -2
   Insn 377: point = 7, n_alt = 0
   Insn 376: point = 7, n_alt = -2
  BB 36
   Insn 373: point = 8, n_alt = 0
   Insn 372: point = 8, n_alt = 0
   Insn 371: point = 8, n_alt = -2
   Insn 370: point = 8, n_alt = 0
   Insn 369: point = 9, n_alt = 0
   Insn 368: point = 10, n_alt = 0
   Insn 367: point = 11, n_alt = 0
  BB 34
   Insn 408: point = 12, n_alt = -1
   Insn 359: point = 12, n_alt = 0
  BB 35
   Insn 364: point = 14, n_alt = 0
  BB 33
   Insn 357: point = 16, n_alt = -1
   Insn 356: point = 16, n_alt = 0
   Insn 353: point = 17, n_alt = 0
  BB 32
   Insn 351: point = 19, n_alt = -1
   Insn 350: point = 19, n_alt = 0
   Insn 349: point = 20, n_alt = 0
  BB 31
   Insn 347: point = 22, n_alt = -1
   Insn 346: point = 22, n_alt = 0
   Insn 344: point = 23, n_alt = 0
  BB 21
   Insn 404: point = 25, n_alt = -1
   Insn 233: point = 25, n_alt = 1
  BB 20
   Insn 231: point = 26, n_alt = -1
   Insn 230: point = 26, n_alt = 0
  BB 18
   Insn 402: point = 27, n_alt = -1
   Insn 210: point = 27, n_alt = 1
   Insn 209: point = 28, n_alt = 0
  BB 16
   Insn 400: point = 30, n_alt = -1
   Insn 201: point = 30, n_alt = 1
  BB 17
   Insn 206: point = 31, n_alt = 1
  BB 15
   Insn 398: point = 32, n_alt = -1
   Insn 196: point = 32, n_alt = 1
  BB 14
   Insn 194: point = 33, n_alt = -1
   Insn 193: point = 33, n_alt = 0
   Insn 192: point = 34, n_alt = 0
   Insn 191: point = 36, n_alt = 0
  BB 13
   Insn 189: point = 38, n_alt = -1
   Insn 188: point = 38, n_alt = 0
   Insn 187: point = 39, n_alt = 0
   Insn 186: point = 41, n_alt = 0
   Insn 185: point = 42, n_alt = 8
   Insn 184: point = 43, n_alt = 4
   Insn 181: point = 44, n_alt = 8
   Insn 183: point = 45, n_alt = 0
   Insn 416: point = 47, n_alt = -2
	Hard reg 0 is preferable by r237 with profit 1000
   Insn 182: point = 49, n_alt = 0
   Insn 180: point = 50, n_alt = 0
   Insn 179: point = 51, n_alt = 0
   Insn 178: point = 52, n_alt = 0
  BB 12
   Insn 176: point = 54, n_alt = -1
   Insn 175: point = 54, n_alt = 0
   Insn 173: point = 55, n_alt = 0
  BB 10
   Insn 396: point = 57, n_alt = -1
   Insn 124: point = 57, n_alt = 1
  BB 8
   Insn 394: point = 58, n_alt = -1
   Insn 116: point = 58, n_alt = 1
  BB 9
   Insn 121: point = 59, n_alt = 1
  BB 7
   Insn 114: point = 60, n_alt = -1
   Insn 113: point = 60, n_alt = 0
   Insn 112: point = 61, n_alt = 0
  BB 6
   Insn 110: point = 63, n_alt = -1
   Insn 109: point = 63, n_alt = 0
  BB 4
   Insn 392: point = 64, n_alt = -1
   Insn 15: point = 64, n_alt = 1
   Insn 14: point = 64, n_alt = 1
  BB 2
   Insn 7: point = 65, n_alt = -1
   Insn 6: point = 65, n_alt = 0
   Insn 5: point = 66, n_alt = 0
   Insn 410: point = 67, n_alt = 0
  BB 5
   Insn 103: point = 68, n_alt = 0
   Insn 102: point = 68, n_alt = 0
   Insn 101: point = 68, n_alt = 1
   Insn 100: point = 69, n_alt = 0
   Insn 99: point = 71, n_alt = -2
   Insn 98: point = 73, n_alt = -2
   Insn 97: point = 75, n_alt = 0
   Insn 96: point = 77, n_alt = 0
   Insn 95: point = 79, n_alt = 0
   Insn 94: point = 80, n_alt = -2
   Insn 93: point = 81, n_alt = 0
   Insn 92: point = 82, n_alt = 0
   Insn 91: point = 83, n_alt = 0
   Insn 90: point = 85, n_alt = 4
   Insn 89: point = 87, n_alt = 0
   Insn 88: point = 89, n_alt = 0
   Insn 87: point = 90, n_alt = 1
   Insn 86: point = 91, n_alt = 0
   Insn 85: point = 93, n_alt = 0
   Insn 84: point = 95, n_alt = -2
   Insn 83: point = 97, n_alt = 0
   Insn 82: point = 99, n_alt = 0
   Insn 81: point = 101, n_alt = 0
   Insn 80: point = 102, n_alt = -2
   Insn 79: point = 103, n_alt = 0
   Insn 78: point = 104, n_alt = 0
   Insn 77: point = 105, n_alt = 0
   Insn 76: point = 107, n_alt = 2
   Insn 75: point = 109, n_alt = 0
   Insn 74: point = 111, n_alt = 0
   Insn 73: point = 112, n_alt = 1
   Insn 72: point = 113, n_alt = 0
   Insn 71: point = 115, n_alt = 0
   Insn 70: point = 117, n_alt = -2
   Insn 69: point = 119, n_alt = 0
   Insn 68: point = 121, n_alt = 0
   Insn 67: point = 123, n_alt = 0
   Insn 66: point = 124, n_alt = -2
   Insn 65: point = 125, n_alt = 0
   Insn 64: point = 126, n_alt = 0
   Insn 63: point = 127, n_alt = 0
   Insn 62: point = 129, n_alt = 4
   Insn 61: point = 131, n_alt = 0
   Insn 60: point = 133, n_alt = 0
   Insn 59: point = 134, n_alt = 1
   Insn 58: point = 135, n_alt = 0
   Insn 57: point = 137, n_alt = -2
   Insn 56: point = 139, n_alt = -2
   Insn 55: point = 141, n_alt = 0
   Insn 54: point = 143, n_alt = 0
   Insn 53: point = 145, n_alt = 0
   Insn 52: point = 146, n_alt = -2
   Insn 51: point = 147, n_alt = 0
   Insn 50: point = 148, n_alt = 0
   Insn 49: point = 149, n_alt = 0
   Insn 48: point = 151, n_alt = 2
   Insn 47: point = 153, n_alt = 0
   Insn 46: point = 155, n_alt = 0
   Insn 45: point = 156, n_alt = 1
   Insn 44: point = 157, n_alt = 0
   Insn 43: point = 159, n_alt = -2
   Insn 42: point = 161, n_alt = -2
   Insn 41: point = 163, n_alt = 0
   Insn 40: point = 165, n_alt = 0
   Insn 39: point = 167, n_alt = 0
   Insn 38: point = 168, n_alt = -2
   Insn 37: point = 169, n_alt = 0
   Insn 36: point = 170, n_alt = 0
   Insn 35: point = 171, n_alt = 0
   Insn 34: point = 173, n_alt = 4
   Insn 33: point = 175, n_alt = 0
   Insn 32: point = 177, n_alt = 0
   Insn 31: point = 178, n_alt = 1
   Insn 30: point = 179, n_alt = 0
   Insn 29: point = 181, n_alt = -2
   Insn 28: point = 183, n_alt = -2
   Insn 27: point = 185, n_alt = 0
   Insn 26: point = 187, n_alt = 0
   Insn 25: point = 189, n_alt = 0
   Insn 24: point = 190, n_alt = -2
   Insn 23: point = 191, n_alt = 0
   Insn 22: point = 192, n_alt = 0
   Insn 21: point = 193, n_alt = 0
   Insn 20: point = 195, n_alt = 2
   Insn 19: point = 197, n_alt = 0
  BB 11
   Insn 170: point = 199, n_alt = 0
   Insn 169: point = 199, n_alt = 1
   Insn 415: point = 200, n_alt = -2
	Hard reg 0 is preferable by r236 with profit 1000
   Insn 168: point = 202, n_alt = 2
   Insn 414: point = 204, n_alt = -2
	Hard reg 0 is preferable by r236 with profit 1000
	Hard reg 4 is preferable by r236 with profit 1000
   Insn 167: point = 206, n_alt = 0
   Insn 166: point = 208, n_alt = 0
   Insn 165: point = 209, n_alt = -2
   Insn 164: point = 210, n_alt = 0
   Insn 163: point = 211, n_alt = 0
   Insn 162: point = 213, n_alt = 0
   Insn 161: point = 215, n_alt = -2
   Insn 160: point = 217, n_alt = -2
   Insn 159: point = 219, n_alt = 0
   Insn 158: point = 221, n_alt = 0
   Insn 157: point = 223, n_alt = 0
   Insn 156: point = 224, n_alt = -2
   Insn 155: point = 225, n_alt = 0
   Insn 154: point = 226, n_alt = 0
   Insn 413: point = 227, n_alt = -2
	Hard reg 4 is preferable by r235 with profit 1000
   Insn 153: point = 229, n_alt = 2
   Insn 412: point = 231, n_alt = -2
	Hard reg 4 is preferable by r235 with profit 1000
	Hard reg 2 is preferable by r235 with profit 1000
   Insn 152: point = 233, n_alt = 0
   Insn 151: point = 235, n_alt = 0
   Insn 150: point = 237, n_alt = -2
   Insn 149: point = 239, n_alt = -2
   Insn 148: point = 241, n_alt = 0
   Insn 147: point = 243, n_alt = 0
   Insn 146: point = 245, n_alt = 0
   Insn 145: point = 246, n_alt = -2
   Insn 144: point = 247, n_alt = 0
   Insn 143: point = 248, n_alt = 0
   Insn 142: point = 249, n_alt = 0
   Insn 141: point = 251, n_alt = 0
   Insn 140: point = 253, n_alt = -2
   Insn 139: point = 255, n_alt = -2
   Insn 138: point = 257, n_alt = 0
   Insn 137: point = 259, n_alt = 0
   Insn 136: point = 261, n_alt = 0
   Insn 135: point = 262, n_alt = -2
   Insn 134: point = 263, n_alt = 0
   Insn 133: point = 264, n_alt = 0
   Insn 132: point = 265, n_alt = 1
   Insn 131: point = 266, n_alt = 0
   Insn 130: point = 268, n_alt = 0
   Insn 129: point = 269, n_alt = -2
   Insn 128: point = 270, n_alt = 0
  BB 19
   Insn 224: point = 272, n_alt = 0
   Insn 223: point = 272, n_alt = 1
   Insn 222: point = 273, n_alt = 0
   Insn 221: point = 275, n_alt = 0
   Insn 220: point = 276, n_alt = -2
   Insn 219: point = 277, n_alt = 0
   Insn 218: point = 278, n_alt = 1
   Insn 217: point = 279, n_alt = 0
   Insn 216: point = 281, n_alt = 0
   Insn 215: point = 282, n_alt = -2
   Insn 214: point = 283, n_alt = 0
  BB 30
   Insn 341: point = 285, n_alt = 0
   Insn 340: point = 285, n_alt = 0
   Insn 339: point = 285, n_alt = 0
   Insn 338: point = 285, n_alt = -2
   Insn 337: point = 285, n_alt = 0
   Insn 336: point = 285, n_alt = 0
  BB 29
   Insn 334: point = 286, n_alt = -1
   Insn 333: point = 286, n_alt = 0
  BB 27
   Insn 406: point = 287, n_alt = -1
   Insn 302: point = 287, n_alt = 1
   Insn 301: point = 287, n_alt = 1
   Insn 300: point = 288, n_alt = 0
   Insn 299: point = 290, n_alt = 0
   Insn 298: point = 292, n_alt = 0
  BB 26
   Insn 295: point = 294, n_alt = 0
   Insn 294: point = 294, n_alt = 0
   Insn 293: point = 294, n_alt = -2
   Insn 292: point = 294, n_alt = 0
   Insn 291: point = 295, n_alt = 0
   Insn 290: point = 296, n_alt = 0
   Insn 289: point = 296, n_alt = 0
   Insn 288: point = 296, n_alt = 0
   Insn 287: point = 296, n_alt = -2
   Insn 286: point = 296, n_alt = 0
   Insn 285: point = 297, n_alt = 0
   Insn 284: point = 298, n_alt = 0
   Insn 283: point = 298, n_alt = 0
  BB 25
   Insn 280: point = 299, n_alt = -1
   Insn 279: point = 299, n_alt = 0
   Insn 278: point = 300, n_alt = 4
   Insn 277: point = 302, n_alt = 0
   Insn 276: point = 304, n_alt = 0
   Insn 275: point = 306, n_alt = 0
  BB 24
   Insn 273: point = 308, n_alt = -1
   Insn 272: point = 308, n_alt = 0
   Insn 271: point = 309, n_alt = 4
   Insn 270: point = 311, n_alt = 0
   Insn 269: point = 313, n_alt = 0
   Insn 268: point = 315, n_alt = 0
  BB 23
   Insn 265: point = 317, n_alt = 0
   Insn 264: point = 317, n_alt = 0
   Insn 263: point = 317, n_alt = -2
   Insn 262: point = 317, n_alt = 0
   Insn 261: point = 318, n_alt = 0
   Insn 260: point = 319, n_alt = 0
   Insn 259: point = 319, n_alt = 0
   Insn 258: point = 319, n_alt = 0
   Insn 257: point = 319, n_alt = -2
   Insn 256: point = 319, n_alt = 0
   Insn 255: point = 320, n_alt = 0
   Insn 254: point = 321, n_alt = 0
   Insn 253: point = 321, n_alt = 0
  BB 22
   Insn 251: point = 322, n_alt = -1
   Insn 250: point = 322, n_alt = 1
   Insn 249: point = 322, n_alt = 1
   Insn 248: point = 323, n_alt = -2
   Insn 247: point = 324, n_alt = 0
   Insn 246: point = 324, n_alt = 0
   Insn 245: point = 324, n_alt = -2
   Insn 244: point = 324, n_alt = 0
   Insn 243: point = 325, n_alt = 0
   Insn 242: point = 325, n_alt = 0
   Insn 241: point = 325, n_alt = 0
   Insn 240: point = 327, n_alt = 0
   Insn 239: point = 329, n_alt = 0
   Insn 238: point = 330, n_alt = -2
   Insn 237: point = 331, n_alt = 0
  BB 28
   Insn 327: point = 333, n_alt = 0
   Insn 326: point = 333, n_alt = 0
   Insn 325: point = 333, n_alt = 1
   Insn 324: point = 334, n_alt = -2
   Insn 323: point = 336, n_alt = 0
   Insn 322: point = 338, n_alt = 0
   Insn 321: point = 339, n_alt = 0
   Insn 320: point = 341, n_alt = 0
   Insn 319: point = 342, n_alt = -2
   Insn 318: point = 343, n_alt = 0
   Insn 317: point = 344, n_alt = 0
   Insn 316: point = 346, n_alt = 0
   Insn 315: point = 347, n_alt = 1
   Insn 314: point = 348, n_alt = -2
   Insn 313: point = 350, n_alt = 0
   Insn 312: point = 352, n_alt = 0
   Insn 311: point = 353, n_alt = 0
   Insn 310: point = 355, n_alt = 0
   Insn 309: point = 356, n_alt = -2
   Insn 308: point = 357, n_alt = 0
   Insn 307: point = 358, n_alt = 0
   Insn 306: point = 360, n_alt = 0
 r82: [6..361]
 r83: [65..66]
 r84: [194..195]
 r85: [178..193]
 r86: [174..175]
 r87: [172..173]
 r88: [156..171]
 r89: [152..153]
 r90: [150..151]
 r91: [134..149]
 r92: [130..131]
 r93: [128..129]
 r94: [112..127]
 r95: [108..109]
 r96: [106..107]
 r97: [90..105]
 r98: [86..87]
 r99: [84..85]
 r100: [68..83]
 r101: [60..61]
 r102: [265..266]
 r103: [232..249]
 r104: [230..233]
 r105: [205..227]
 r106: [203..211]
 r107: [199..206]
 r108: [199..200]
 r109: [54..55]
 r110: [40..41]
 r111: [38..39]
 r112: [35..36]
 r113: [33..34]
 r114: [278..279]
 r115: [272..273]
 r116: [326..327]
 r117: [324..325]
 r118: [312..313]
 r119: [310..311]
 r120: [308..309]
 r121: [303..304]
 r122: [301..302]
 r123: [299..300]
 r124: [289..290]
 r125: [349..358]
 r126: [351..353]
 r127: [347..350]
 r128: [347..348]
 r129: [335..344]
 r130: [337..339]
 r131: [333..336]
 r132: [333..334]
 r133: [22..23]
 r134: [19..20]
 r135: [16..17]
 r136: [2..5]
 r137: [14..14] [10..12]
 r138: [42..43]
 r139: [0..1]
 r140: [196..197]
 r141: [188..192]
 r142: [180..191]
 r143: [180..181]
 r144: [186..190] [182..183]
 r145: [184..185]
 r146: [178..179]
 r147: [176..177]
 r148: [166..170]
 r149: [158..169]
 r150: [158..159]
 r151: [164..168] [160..161]
 r152: [162..163]
 r153: [156..157]
 r154: [154..155]
 r155: [144..148]
 r156: [136..147]
 r157: [136..137]
 r158: [142..146] [138..139]
 r159: [140..141]
 r160: [134..135]
 r161: [132..133]
 r162: [122..126]
 r163: [116..125]
 r164: [120..124] [116..117]
 r165: [118..119]
 r166: [114..115]
 r167: [112..113]
 r168: [110..111]
 r169: [100..104]
 r170: [94..103]
 r171: [98..102] [94..95]
 r172: [96..97]
 r173: [92..93]
 r174: [90..91]
 r175: [88..89]
 r176: [78..82]
 r177: [70..81]
 r178: [70..71]
 r179: [76..80] [72..73]
 r180: [74..75]
 r181: [68..69]
 r182: [267..270]
 r183: [267..269]
 r184: [260..264]
 r185: [252..263]
 r186: [252..253]
 r187: [258..262] [254..255]
 r188: [256..257]
 r189: [250..251]
 r190: [244..248]
 r191: [236..247]
 r192: [236..237]
 r193: [242..246] [238..239]
 r194: [240..241]
 r195: [234..235]
 r196: [222..226]
 r197: [214..225]
 r198: [214..215]
 r199: [220..224] [216..217]
 r200: [218..219]
 r201: [212..213]
 r202: [207..210]
 r203: [207..209]
 r204: [50..52]
 r205: [50..51]
 r206: [44..45]
 r207: [48..49]
 r208: [27..28]
 r209: [280..283]
 r210: [280..282]
 r211: [274..277]
 r212: [274..276]
 r213: [328..331]
 r214: [328..330]
 r215: [322..323]
 r216: [319..320]
 r217: [317..318]
 r218: [314..315]
 r219: [305..306]
 r220: [296..297]
 r221: [294..295]
 r222: [291..292]
 r223: [287..288]
 r224: [359..360]
 r225: [354..357]
 r226: [354..356]
 r227: [351..352]
 r228: [345..346]
 r229: [340..343]
 r230: [340..342]
 r231: [337..338]
 r232: [8..9]
 r235: [228..231]
 r236: [201..204]
 r237: [46..47]
Compressing live ranges: from 362 to 247 - 68%
Ranges after the compression:
 r82: [4..246]
 r83: [39..40]
 r84: [131..132]
 r85: [121..130]
 r86: [117..118]
 r87: [115..116]
 r88: [105..114]
 r89: [101..102]
 r90: [99..100]
 r91: [89..98]
 r92: [85..86]
 r93: [83..84]
 r94: [73..82]
 r95: [69..70]
 r96: [67..68]
 r97: [57..66]
 r98: [53..54]
 r99: [51..52]
 r100: [41..50]
 r101: [37..38]
 r102: [177..178]
 r103: [155..166]
 r104: [153..156]
 r105: [139..152]
 r106: [137..142]
 r107: [135..140]
 r108: [135..136]
 r109: [35..36]
 r110: [23..24]
 r111: [21..22]
 r112: [19..20]
 r113: [17..18]
 r114: [185..186]
 r115: [181..182]
 r116: [223..224]
 r117: [221..222]
 r118: [211..212]
 r119: [209..210]
 r120: [207..208]
 r121: [203..204]
 r122: [201..202]
 r123: [199..200]
 r124: [191..192]
 r125: [239..244]
 r126: [241..242]
 r127: [237..240]
 r128: [237..238]
 r129: [229..234]
 r130: [231..232]
 r131: [227..230]
 r132: [227..228]
 r133: [13..14]
 r134: [11..12]
 r135: [9..10]
 r136: [2..3]
 r137: [6..8]
 r138: [25..26]
 r139: [0..1]
 r140: [133..134]
 r141: [129..130]
 r142: [123..130]
 r143: [123..124]
 r144: [129..130] [125..126]
 r145: [127..128]
 r146: [121..122]
 r147: [119..120]
 r148: [113..114]
 r149: [107..114]
 r150: [107..108]
 r151: [113..114] [109..110]
 r152: [111..112]
 r153: [105..106]
 r154: [103..104]
 r155: [97..98]
 r156: [91..98]
 r157: [91..92]
 r158: [97..98] [93..94]
 r159: [95..96]
 r160: [89..90]
 r161: [87..88]
 r162: [81..82]
 r163: [77..82]
 r164: [81..82] [77..78]
 r165: [79..80]
 r166: [75..76]
 r167: [73..74]
 r168: [71..72]
 r169: [65..66]
 r170: [61..66]
 r171: [65..66] [61..62]
 r172: [63..64]
 r173: [59..60]
 r174: [57..58]
 r175: [55..56]
 r176: [49..50]
 r177: [43..50]
 r178: [43..44]
 r179: [49..50] [45..46]
 r180: [47..48]
 r181: [41..42]
 r182: [179..180]
 r183: [179..180]
 r184: [175..176]
 r185: [169..176]
 r186: [169..170]
 r187: [175..176] [171..172]
 r188: [173..174]
 r189: [167..168]
 r190: [165..166]
 r191: [159..166]
 r192: [159..160]
 r193: [165..166] [161..162]
 r194: [163..164]
 r195: [157..158]
 r196: [151..152]
 r197: [145..152]
 r198: [145..146]
 r199: [151..152] [147..148]
 r200: [149..150]
 r201: [143..144]
 r202: [141..142]
 r203: [141..142]
 r204: [33..34]
 r205: [33..34]
 r206: [27..28]
 r207: [31..32]
 r208: [15..16]
 r209: [187..188]
 r210: [187..188]
 r211: [183..184]
 r212: [183..184]
 r213: [225..226]
 r214: [225..226]
 r215: [219..220]
 r216: [217..218]
 r217: [215..216]
 r218: [213..214]
 r219: [205..206]
 r220: [197..198]
 r221: [195..196]
 r222: [193..194]
 r223: [189..190]
 r224: [245..246]
 r225: [243..244]
 r226: [243..244]
 r227: [241..242]
 r228: [235..236]
 r229: [233..234]
 r230: [233..234]
 r231: [231..232]
 r232: [4..5]
 r235: [153..154]
 r236: [137..138]
 r237: [29..30]

********** Assignment #1: **********

	 Assigning to 237 (cl=DREG, orig=207, freq=2000, tfirst=237, tfreq=2000)...
	   Assign 1 to reload r237 (freq=2000)
	 Assigning to 235 (cl=GENERAL_REGS, orig=103, freq=3000, tfirst=235, tfreq=3000)...
	   Assign 4 to reload r235 (freq=3000)
	 Assigning to 236 (cl=GENERAL_REGS, orig=105, freq=3000, tfirst=236, tfreq=3000)...
	   Assign 0 to reload r236 (freq=3000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=48, prev_offset=48)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=32, prev_offset=32)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 410
changing reg in insn 378
changing reg in insn 376
changing reg in insn 371
changing reg in insn 369
changing reg in insn 364
changing reg in insn 359
changing reg in insn 353
changing reg in insn 349
changing reg in insn 344
changing reg in insn 338
changing reg in insn 325
changing reg in insn 315
changing reg in insn 293
changing reg in insn 291
changing reg in insn 287
changing reg in insn 285
changing reg in insn 263
changing reg in insn 261
changing reg in insn 257
changing reg in insn 255
changing reg in insn 245
changing reg in insn 223
changing reg in insn 218
changing reg in insn 209
changing reg in insn 206
changing reg in insn 201
changing reg in insn 196
changing reg in insn 173
changing reg in insn 169
changing reg in insn 155
changing reg in insn 144
changing reg in insn 134
changing reg in insn 132
changing reg in insn 121
changing reg in insn 116
changing reg in insn 112
changing reg in insn 93
changing reg in insn 79
changing reg in insn 65
changing reg in insn 51
changing reg in insn 37
changing reg in insn 23
changing reg in insn 14
changing reg in insn 5
changing reg in insn 5
changing reg in insn 6
changing reg in insn 20
changing reg in insn 21
changing reg in insn 21
changing reg in insn 31
changing reg in insn 33
changing reg in insn 34
changing reg in insn 34
changing reg in insn 35
changing reg in insn 35
changing reg in insn 45
changing reg in insn 47
changing reg in insn 48
changing reg in insn 48
changing reg in insn 49
changing reg in insn 49
changing reg in insn 59
changing reg in insn 61
changing reg in insn 62
changing reg in insn 62
changing reg in insn 63
changing reg in insn 63
changing reg in insn 73
changing reg in insn 75
changing reg in insn 76
changing reg in insn 76
changing reg in insn 77
changing reg in insn 77
changing reg in insn 87
changing reg in insn 89
changing reg in insn 90
changing reg in insn 90
changing reg in insn 91
changing reg in insn 91
changing reg in insn 101
changing reg in insn 112
changing reg in insn 113
changing reg in insn 131
changing reg in insn 132
changing reg in insn 142
changing reg in insn 152
changing reg in insn 153
changing reg in insn 163
changing reg in insn 168
changing reg in insn 167
changing reg in insn 169
changing reg in insn 169
changing reg in insn 173
changing reg in insn 175
changing reg in insn 186
changing reg in insn 187
changing reg in insn 187
changing reg in insn 188
changing reg in insn 191
changing reg in insn 192
changing reg in insn 192
changing reg in insn 193
changing reg in insn 217
changing reg in insn 218
changing reg in insn 222
changing reg in insn 223
changing reg in insn 240
changing reg in insn 241
changing reg in insn 241
changing reg in insn 244
changing reg in insn 269
changing reg in insn 270
changing reg in insn 270
changing reg in insn 271
changing reg in insn 271
changing reg in insn 272
changing reg in insn 276
changing reg in insn 277
changing reg in insn 277
changing reg in insn 278
changing reg in insn 278
changing reg in insn 279
changing reg in insn 299
changing reg in insn 300
changing reg in insn 307
changing reg in insn 314
changing reg in insn 311
changing reg in insn 313
changing reg in insn 313
changing reg in insn 315
changing reg in insn 314
changing reg in insn 315
changing reg in insn 317
changing reg in insn 324
changing reg in insn 321
changing reg in insn 323
changing reg in insn 323
changing reg in insn 325
changing reg in insn 324
changing reg in insn 325
changing reg in insn 344
changing reg in insn 346
changing reg in insn 349
changing reg in insn 350
changing reg in insn 353
changing reg in insn 356
changing reg in insn 380
changing reg in insn 9
changing reg in insn 383
changing reg in insn 364
changing reg in insn 359
changing reg in insn 368
changing reg in insn 184
changing reg in insn 185
changing reg in insn 383
changing reg in insn 387
changing reg in insn 19
changing reg in insn 20
changing reg in insn 22
changing reg in insn 26
changing reg in insn 24
changing reg in insn 26
changing reg in insn 23
changing reg in insn 30
changing reg in insn 29
changing reg in insn 30
changing reg in insn 28
changing reg in insn 26
changing reg in insn 25
changing reg in insn 24
changing reg in insn 29
changing reg in insn 27
changing reg in insn 26
changing reg in insn 25
changing reg in insn 27
changing reg in insn 28
changing reg in insn 30
changing reg in insn 31
changing reg in insn 32
changing reg in insn 33
changing reg in insn 36
changing reg in insn 40
changing reg in insn 38
changing reg in insn 40
changing reg in insn 37
changing reg in insn 44
changing reg in insn 43
changing reg in insn 44
changing reg in insn 42
changing reg in insn 40
changing reg in insn 39
changing reg in insn 38
changing reg in insn 43
changing reg in insn 41
changing reg in insn 40
changing reg in insn 39
changing reg in insn 41
changing reg in insn 42
changing reg in insn 44
changing reg in insn 45
changing reg in insn 46
changing reg in insn 47
changing reg in insn 50
changing reg in insn 54
changing reg in insn 52
changing reg in insn 54
changing reg in insn 51
changing reg in insn 58
changing reg in insn 57
changing reg in insn 58
changing reg in insn 56
changing reg in insn 54
changing reg in insn 53
changing reg in insn 52
changing reg in insn 57
changing reg in insn 55
changing reg in insn 54
changing reg in insn 53
changing reg in insn 55
changing reg in insn 56
changing reg in insn 58
changing reg in insn 59
changing reg in insn 60
changing reg in insn 61
changing reg in insn 64
changing reg in insn 68
changing reg in insn 66
changing reg in insn 68
changing reg in insn 65
changing reg in insn 71
changing reg in insn 70
changing reg in insn 68
changing reg in insn 67
changing reg in insn 66
changing reg in insn 71
changing reg in insn 69
changing reg in insn 68
changing reg in insn 67
changing reg in insn 69
changing reg in insn 70
changing reg in insn 71
changing reg in insn 72
changing reg in insn 72
changing reg in insn 73
changing reg in insn 74
changing reg in insn 75
changing reg in insn 78
changing reg in insn 82
changing reg in insn 80
changing reg in insn 82
changing reg in insn 79
changing reg in insn 85
changing reg in insn 84
changing reg in insn 82
changing reg in insn 81
changing reg in insn 80
changing reg in insn 85
changing reg in insn 83
changing reg in insn 82
changing reg in insn 81
changing reg in insn 83
changing reg in insn 84
changing reg in insn 85
changing reg in insn 86
changing reg in insn 86
changing reg in insn 87
changing reg in insn 88
changing reg in insn 89
changing reg in insn 92
changing reg in insn 96
changing reg in insn 94
changing reg in insn 96
changing reg in insn 93
changing reg in insn 100
changing reg in insn 99
changing reg in insn 100
changing reg in insn 98
changing reg in insn 96
changing reg in insn 95
changing reg in insn 94
changing reg in insn 99
changing reg in insn 97
changing reg in insn 96
changing reg in insn 95
changing reg in insn 97
changing reg in insn 98
changing reg in insn 100
changing reg in insn 101
changing reg in insn 128
changing reg in insn 131
changing reg in insn 129
changing reg in insn 131
changing reg in insn 130
changing reg in insn 129
changing reg in insn 131
changing reg in insn 130
changing reg in insn 133
changing reg in insn 137
changing reg in insn 135
changing reg in insn 137
changing reg in insn 134
changing reg in insn 141
changing reg in insn 140
changing reg in insn 141
changing reg in insn 139
changing reg in insn 137
changing reg in insn 136
changing reg in insn 135
changing reg in insn 140
changing reg in insn 138
changing reg in insn 137
changing reg in insn 136
changing reg in insn 138
changing reg in insn 139
changing reg in insn 141
changing reg in insn 142
changing reg in insn 143
changing reg in insn 147
changing reg in insn 145
changing reg in insn 147
changing reg in insn 144
changing reg in insn 151
changing reg in insn 150
changing reg in insn 151
changing reg in insn 149
changing reg in insn 147
changing reg in insn 146
changing reg in insn 145
changing reg in insn 150
changing reg in insn 148
changing reg in insn 147
changing reg in insn 146
changing reg in insn 148
changing reg in insn 149
changing reg in insn 151
changing reg in insn 152
changing reg in insn 154
changing reg in insn 158
changing reg in insn 156
changing reg in insn 158
changing reg in insn 155
changing reg in insn 162
changing reg in insn 161
changing reg in insn 162
changing reg in insn 160
changing reg in insn 158
changing reg in insn 157
changing reg in insn 156
changing reg in insn 161
changing reg in insn 159
changing reg in insn 158
changing reg in insn 157
changing reg in insn 159
changing reg in insn 160
changing reg in insn 162
changing reg in insn 163
changing reg in insn 164
changing reg in insn 165
changing reg in insn 167
changing reg in insn 166
changing reg in insn 165
changing reg in insn 166
changing reg in insn 178
changing reg in insn 180
changing reg in insn 179
changing reg in insn 180
changing reg in insn 183
changing reg in insn 181
changing reg in insn 182
changing reg in insn 209
changing reg in insn 210
changing reg in insn 214
changing reg in insn 217
changing reg in insn 215
changing reg in insn 217
changing reg in insn 216
changing reg in insn 215
changing reg in insn 217
changing reg in insn 216
changing reg in insn 219
changing reg in insn 222
changing reg in insn 220
changing reg in insn 222
changing reg in insn 221
changing reg in insn 220
changing reg in insn 222
changing reg in insn 221
changing reg in insn 237
changing reg in insn 240
changing reg in insn 238
changing reg in insn 240
changing reg in insn 239
changing reg in insn 238
changing reg in insn 240
changing reg in insn 239
changing reg in insn 248
changing reg in insn 249
changing reg in insn 255
changing reg in insn 256
changing reg in insn 261
changing reg in insn 262
changing reg in insn 268
changing reg in insn 269
changing reg in insn 275
changing reg in insn 276
changing reg in insn 285
changing reg in insn 286
changing reg in insn 291
changing reg in insn 292
changing reg in insn 298
changing reg in insn 299
changing reg in insn 300
changing reg in insn 301
changing reg in insn 306
changing reg in insn 307
changing reg in insn 308
changing reg in insn 309
changing reg in insn 311
changing reg in insn 310
changing reg in insn 309
changing reg in insn 310
changing reg in insn 312
changing reg in insn 316
changing reg in insn 317
changing reg in insn 318
changing reg in insn 319
changing reg in insn 321
changing reg in insn 320
changing reg in insn 319
changing reg in insn 320
changing reg in insn 322
changing reg in insn 369
changing reg in insn 370
deleting insn with uid = 28.
deleting insn with uid = 29.
deleting insn with uid = 42.
deleting insn with uid = 43.
deleting insn with uid = 56.
deleting insn with uid = 57.
deleting insn with uid = 70.
deleting insn with uid = 84.
deleting insn with uid = 98.
deleting insn with uid = 99.
deleting insn with uid = 139.
deleting insn with uid = 140.
deleting insn with uid = 149.
deleting insn with uid = 150.
deleting insn with uid = 413.
deleting insn with uid = 160.
deleting insn with uid = 161.
deleting insn with uid = 415.
deleting insn with uid = 245.
deleting insn with uid = 248.
deleting insn with uid = 257.
deleting insn with uid = 263.
deleting insn with uid = 287.
deleting insn with uid = 293.
deleting insn with uid = 338.
deleting insn with uid = 371.
deleting insn with uid = 376.
deleting insn with uid = 378.
deleting insn with uid = 383.
deleting insn with uid = 387.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 246.
verify found no changes in insn with uid = 258.
verify found no changes in insn with uid = 264.
verify found no changes in insn with uid = 288.
verify found no changes in insn with uid = 294.
verify found no changes in insn with uid = 339.
verify found no changes in insn with uid = 372.
verify found no changes in insn with uid = 377.
verify found no changes in insn with uid = 379.


sys_setup

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;;  ref usage 	r0={137d,127u} r1={33d,33u,12e} r2={22d,18u,6e} r3={1d,44u} r4={9d,9u} r7={26d,150u} r8={9d} r9={9d} r10={9d} r11={9d} r12={9d} r13={9d} r14={9d} r15={9d} r16={5e} r17={114d,14u} r18={9d} r19={2e} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={9d} r38={9d} r39={9d} r40={9d} r41={9d} r42={9d} r43={9d} r44={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r53={9d} r54={9d} r55={9d} r56={9d} r57={9d} r58={9d} r59={9d} r60={9d} r61={9d} r62={9d} r63={9d} r64={9d} r65={9d} r66={9d} r67={9d} r68={9d} r69={9d} r70={9d} r71={9d} r72={9d} r73={9d} r74={9d} r75={9d} 
;;    total ref usage 1347{927d,395u,25e} in 280{271 regular + 9 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 410 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 410 3 2 2 (parallel [
            (set (reg:SI 3 bx [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 410 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 0 ax [orig:83 callable.11_1 ] [83])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("callable.0") [flags 0x2]  <var_decl 0x773336153d80 callable>)
                        ] UNSPEC_GOTOFF))) [11 callable+0 S4 A32])) "drivers/blk_drv/hd.c":326:9 75 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:83 callable.11_1 ] [83])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":326:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 12)
            (pc))) "drivers/blk_drv/hd.c":326:8 806 {*jcc}
     (nil)
 -> 12)
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 390 3 (set (reg:SI 0 ax [orig:136 _61 ] [136])
        (const_int -1 [0xffffffffffffffff])) "drivers/blk_drv/hd.c":327:16 75 {*movsi_internal}
     (nil))
(jump_insn 390 9 391 3 (set (pc)
        (label_ref 381)) "drivers/blk_drv/hd.c":327:16 807 {jump}
     (nil)
 -> 381)
(barrier 391 390 12)
(code_label 12 391 13 4 66 (nil) [1 uses])
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 4 (set (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("callable.0") [flags 0x2]  <var_decl 0x773336153d80 callable>)
                        ] UNSPEC_GOTOFF))) [11 callable+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":328:14 75 {*movsi_internal}
     (nil))
(insn 15 14 392 4 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":330:16 75 {*movsi_internal}
     (nil))
(jump_insn 392 15 393 4 (set (pc)
        (label_ref 104)) "drivers/blk_drv/hd.c":330:5 807 {jump}
     (nil)
 -> 104)
(barrier 393 392 106)
(code_label 106 393 18 5 69 (nil) [1 uses])
(note 18 106 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (reg/f:SI 0 ax [140])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [19 BIOS+0 S4 A32])) "drivers/blk_drv/hd.c":331:33 75 {*movsi_internal}
     (nil))
(insn 20 19 21 5 (set (reg:HI 0 ax [orig:84 _2 ] [84])
        (mem:HI (reg/f:SI 0 ax [140]) [7 MEM[(short unsigned int *)BIOS_54]+0 S2 A16])) "drivers/blk_drv/hd.c":331:33 76 {*movhi_internal}
     (nil))
(insn 21 20 22 5 (set (reg:SI 1 dx [orig:85 _3 ] [85])
        (zero_extend:SI (reg:HI 0 ax [orig:84 _2 ] [84]))) "drivers/blk_drv/hd.c":331:33 144 {*zero_extendhisi2}
     (nil))
(insn 22 21 23 5 (set (reg:SI 2 cx [141])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":331:31 75 {*movsi_internal}
     (nil))
(insn 23 22 24 5 (set (reg:SI 4 si [142])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 8 [0x8]))))) "drivers/blk_drv/hd.c":331:31 205 {*leasi}
     (nil))
(insn 24 23 25 5 (set (reg:SI 0 ax [144])
        (reg:SI 2 cx [141])) "drivers/blk_drv/hd.c":331:31 75 {*movsi_internal}
     (nil))
(insn 25 24 26 5 (parallel [
            (set (reg:SI 0 ax [144])
                (ashift:SI (reg:SI 0 ax [144])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":331:31 655 {*ashlsi3_1}
     (nil))
(insn 26 25 27 5 (parallel [
            (set (reg:SI 0 ax [144])
                (plus:SI (reg:SI 0 ax [144])
                    (reg:SI 2 cx [141])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":331:31 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 cx [141])
            (const_int 3 [0x3]))
        (nil)))
(insn 27 26 30 5 (parallel [
            (set (reg:SI 0 ax [145])
                (ashift:SI (reg:SI 0 ax [144])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":331:31 655 {*ashlsi3_1}
     (nil))
(insn 30 27 31 5 (parallel [
            (set (reg/f:SI 0 ax [146])
                (plus:SI (reg:SI 0 ax [143])
                    (reg:SI 4 si [142])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":331:31 209 {*addsi_1}
     (nil))
(insn 31 30 32 5 (set (mem:SI (reg/f:SI 0 ax [146]) [11 hd_info[drive_58].cyl+0 S4 A64])
        (reg:SI 1 dx [orig:85 _3 ] [85])) "drivers/blk_drv/hd.c":331:31 75 {*movsi_internal}
     (nil))
(insn 32 31 33 5 (set (reg/f:SI 0 ax [147])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [19 BIOS+0 S4 A32])) "drivers/blk_drv/hd.c":332:54 75 {*movsi_internal}
     (nil))
(insn 33 32 34 5 (parallel [
            (set (reg/f:SI 0 ax [orig:86 _4 ] [86])
                (plus:SI (reg/f:SI 0 ax [147])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":332:54 209 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (reg/f:SI 16 argp) [19 BIOS+0 S4 A32])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 5 (set (reg:QI 0 ax [orig:87 _5 ] [87])
        (mem:QI (reg/f:SI 0 ax [orig:86 _4 ] [86]) [0 MEM[(unsigned char *)_4]+0 S1 A8])) "drivers/blk_drv/hd.c":332:33 77 {*movqi_internal}
     (nil))
(insn 35 34 36 5 (set (reg:SI 1 dx [orig:88 _6 ] [88])
        (zero_extend:SI (reg:QI 0 ax [orig:87 _5 ] [87]))) "drivers/blk_drv/hd.c":332:33 143 {*zero_extendqisi2}
     (nil))
(insn 36 35 37 5 (set (reg:SI 2 cx [148])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":332:31 75 {*movsi_internal}
     (nil))
(insn 37 36 38 5 (set (reg:SI 4 si [149])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":332:31 205 {*leasi}
     (nil))
(insn 38 37 39 5 (set (reg:SI 0 ax [151])
        (reg:SI 2 cx [148])) "drivers/blk_drv/hd.c":332:31 75 {*movsi_internal}
     (nil))
(insn 39 38 40 5 (parallel [
            (set (reg:SI 0 ax [151])
                (ashift:SI (reg:SI 0 ax [151])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":332:31 655 {*ashlsi3_1}
     (nil))
(insn 40 39 41 5 (parallel [
            (set (reg:SI 0 ax [151])
                (plus:SI (reg:SI 0 ax [151])
                    (reg:SI 2 cx [148])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":332:31 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 cx [148])
            (const_int 3 [0x3]))
        (nil)))
(insn 41 40 44 5 (parallel [
            (set (reg:SI 0 ax [152])
                (ashift:SI (reg:SI 0 ax [151])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":332:31 655 {*ashlsi3_1}
     (nil))
(insn 44 41 45 5 (parallel [
            (set (reg/f:SI 0 ax [153])
                (plus:SI (reg:SI 0 ax [150])
                    (reg:SI 4 si [149])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":332:31 209 {*addsi_1}
     (nil))
(insn 45 44 46 5 (set (mem:SI (reg/f:SI 0 ax [153]) [11 hd_info[drive_58].head+0 S4 A64])
        (reg:SI 1 dx [orig:88 _6 ] [88])) "drivers/blk_drv/hd.c":332:31 75 {*movsi_internal}
     (nil))
(insn 46 45 47 5 (set (reg/f:SI 0 ax [154])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [19 BIOS+0 S4 A32])) "drivers/blk_drv/hd.c":333:55 75 {*movsi_internal}
     (nil))
(insn 47 46 48 5 (parallel [
            (set (reg/f:SI 0 ax [orig:89 _7 ] [89])
                (plus:SI (reg/f:SI 0 ax [154])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":333:55 209 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (reg/f:SI 16 argp) [19 BIOS+0 S4 A32])
            (const_int 5 [0x5]))
        (nil)))
(insn 48 47 49 5 (set (reg:HI 0 ax [orig:90 _8 ] [90])
        (mem:HI (reg/f:SI 0 ax [orig:89 _7 ] [89]) [7 MEM[(short unsigned int *)_7]+0 S2 A16])) "drivers/blk_drv/hd.c":333:33 76 {*movhi_internal}
     (nil))
(insn 49 48 50 5 (set (reg:SI 1 dx [orig:91 _9 ] [91])
        (zero_extend:SI (reg:HI 0 ax [orig:90 _8 ] [90]))) "drivers/blk_drv/hd.c":333:33 144 {*zero_extendhisi2}
     (nil))
(insn 50 49 51 5 (set (reg:SI 2 cx [155])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":333:31 75 {*movsi_internal}
     (nil))
(insn 51 50 52 5 (set (reg:SI 4 si [156])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 12 [0xc]))))) "drivers/blk_drv/hd.c":333:31 205 {*leasi}
     (nil))
(insn 52 51 53 5 (set (reg:SI 0 ax [158])
        (reg:SI 2 cx [155])) "drivers/blk_drv/hd.c":333:31 75 {*movsi_internal}
     (nil))
(insn 53 52 54 5 (parallel [
            (set (reg:SI 0 ax [158])
                (ashift:SI (reg:SI 0 ax [158])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":333:31 655 {*ashlsi3_1}
     (nil))
(insn 54 53 55 5 (parallel [
            (set (reg:SI 0 ax [158])
                (plus:SI (reg:SI 0 ax [158])
                    (reg:SI 2 cx [155])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":333:31 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 cx [155])
            (const_int 3 [0x3]))
        (nil)))
(insn 55 54 58 5 (parallel [
            (set (reg:SI 0 ax [159])
                (ashift:SI (reg:SI 0 ax [158])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":333:31 655 {*ashlsi3_1}
     (nil))
(insn 58 55 59 5 (parallel [
            (set (reg/f:SI 0 ax [160])
                (plus:SI (reg:SI 0 ax [157])
                    (reg:SI 4 si [156])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":333:31 209 {*addsi_1}
     (nil))
(insn 59 58 60 5 (set (mem:SI (reg/f:SI 0 ax [160]) [11 hd_info[drive_58].wpcom+0 S4 A32])
        (reg:SI 1 dx [orig:91 _9 ] [91])) "drivers/blk_drv/hd.c":333:31 75 {*movsi_internal}
     (nil))
(insn 60 59 61 5 (set (reg/f:SI 0 ax [161])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [19 BIOS+0 S4 A32])) "drivers/blk_drv/hd.c":334:54 75 {*movsi_internal}
     (nil))
(insn 61 60 62 5 (parallel [
            (set (reg/f:SI 0 ax [orig:92 _10 ] [92])
                (plus:SI (reg/f:SI 0 ax [161])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":334:54 209 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (reg/f:SI 16 argp) [19 BIOS+0 S4 A32])
            (const_int 8 [0x8]))
        (nil)))
(insn 62 61 63 5 (set (reg:QI 0 ax [orig:93 _11 ] [93])
        (mem:QI (reg/f:SI 0 ax [orig:92 _10 ] [92]) [0 MEM[(unsigned char *)_10]+0 S1 A8])) "drivers/blk_drv/hd.c":334:33 77 {*movqi_internal}
     (nil))
(insn 63 62 64 5 (set (reg:SI 1 dx [orig:94 _12 ] [94])
        (zero_extend:SI (reg:QI 0 ax [orig:93 _11 ] [93]))) "drivers/blk_drv/hd.c":334:33 143 {*zero_extendqisi2}
     (nil))
(insn 64 63 65 5 (set (reg:SI 2 cx [162])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":334:31 75 {*movsi_internal}
     (nil))
(insn 65 64 66 5 (set (reg:SI 4 si [163])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 4 [0x4]))))) "drivers/blk_drv/hd.c":334:31 205 {*leasi}
     (nil))
(insn 66 65 67 5 (set (reg:SI 0 ax [164])
        (reg:SI 2 cx [162])) "drivers/blk_drv/hd.c":334:31 75 {*movsi_internal}
     (nil))
(insn 67 66 68 5 (parallel [
            (set (reg:SI 0 ax [164])
                (ashift:SI (reg:SI 0 ax [164])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":334:31 655 {*ashlsi3_1}
     (nil))
(insn 68 67 69 5 (parallel [
            (set (reg:SI 0 ax [164])
                (plus:SI (reg:SI 0 ax [164])
                    (reg:SI 2 cx [162])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":334:31 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 cx [162])
            (const_int 3 [0x3]))
        (nil)))
(insn 69 68 71 5 (parallel [
            (set (reg:SI 0 ax [165])
                (ashift:SI (reg:SI 0 ax [164])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":334:31 655 {*ashlsi3_1}
     (nil))
(insn 71 69 72 5 (parallel [
            (set (reg:SI 0 ax [166])
                (plus:SI (reg:SI 0 ax [164])
                    (reg:SI 4 si [163])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":334:31 209 {*addsi_1}
     (nil))
(insn 72 71 73 5 (parallel [
            (set (reg/f:SI 0 ax [167])
                (plus:SI (reg:SI 0 ax [166])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":334:31 209 {*addsi_1}
     (nil))
(insn 73 72 74 5 (set (mem:SI (reg/f:SI 0 ax [167]) [11 hd_info[drive_58].ctl+0 S4 A32])
        (reg:SI 1 dx [orig:94 _12 ] [94])) "drivers/blk_drv/hd.c":334:31 75 {*movsi_internal}
     (nil))
(insn 74 73 75 5 (set (reg/f:SI 0 ax [168])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [19 BIOS+0 S4 A32])) "drivers/blk_drv/hd.c":335:56 75 {*movsi_internal}
     (nil))
(insn 75 74 76 5 (parallel [
            (set (reg/f:SI 0 ax [orig:95 _13 ] [95])
                (plus:SI (reg/f:SI 0 ax [168])
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":335:56 209 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (reg/f:SI 16 argp) [19 BIOS+0 S4 A32])
            (const_int 12 [0xc]))
        (nil)))
(insn 76 75 77 5 (set (reg:HI 0 ax [orig:96 _14 ] [96])
        (mem:HI (reg/f:SI 0 ax [orig:95 _13 ] [95]) [7 MEM[(short unsigned int *)_13]+0 S2 A16])) "drivers/blk_drv/hd.c":335:33 76 {*movhi_internal}
     (nil))
(insn 77 76 78 5 (set (reg:SI 1 dx [orig:97 _15 ] [97])
        (zero_extend:SI (reg:HI 0 ax [orig:96 _14 ] [96]))) "drivers/blk_drv/hd.c":335:33 144 {*zero_extendhisi2}
     (nil))
(insn 78 77 79 5 (set (reg:SI 2 cx [169])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":335:31 75 {*movsi_internal}
     (nil))
(insn 79 78 80 5 (set (reg:SI 4 si [170])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":335:31 205 {*leasi}
     (nil))
(insn 80 79 81 5 (set (reg:SI 0 ax [171])
        (reg:SI 2 cx [169])) "drivers/blk_drv/hd.c":335:31 75 {*movsi_internal}
     (nil))
(insn 81 80 82 5 (parallel [
            (set (reg:SI 0 ax [171])
                (ashift:SI (reg:SI 0 ax [171])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":335:31 655 {*ashlsi3_1}
     (nil))
(insn 82 81 83 5 (parallel [
            (set (reg:SI 0 ax [171])
                (plus:SI (reg:SI 0 ax [171])
                    (reg:SI 2 cx [169])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":335:31 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 cx [169])
            (const_int 3 [0x3]))
        (nil)))
(insn 83 82 85 5 (parallel [
            (set (reg:SI 0 ax [172])
                (ashift:SI (reg:SI 0 ax [171])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":335:31 655 {*ashlsi3_1}
     (nil))
(insn 85 83 86 5 (parallel [
            (set (reg:SI 0 ax [173])
                (plus:SI (reg:SI 0 ax [171])
                    (reg:SI 4 si [170])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":335:31 209 {*addsi_1}
     (nil))
(insn 86 85 87 5 (parallel [
            (set (reg/f:SI 0 ax [174])
                (plus:SI (reg:SI 0 ax [173])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":335:31 209 {*addsi_1}
     (nil))
(insn 87 86 88 5 (set (mem:SI (reg/f:SI 0 ax [174]) [11 hd_info[drive_58].lzone+0 S4 A64])
        (reg:SI 1 dx [orig:97 _15 ] [97])) "drivers/blk_drv/hd.c":335:31 75 {*movsi_internal}
     (nil))
(insn 88 87 89 5 (set (reg/f:SI 0 ax [175])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [19 BIOS+0 S4 A32])) "drivers/blk_drv/hd.c":336:55 75 {*movsi_internal}
     (nil))
(insn 89 88 90 5 (parallel [
            (set (reg/f:SI 0 ax [orig:98 _16 ] [98])
                (plus:SI (reg/f:SI 0 ax [175])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":336:55 209 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (reg/f:SI 16 argp) [19 BIOS+0 S4 A32])
            (const_int 14 [0xe]))
        (nil)))
(insn 90 89 91 5 (set (reg:QI 0 ax [orig:99 _17 ] [99])
        (mem:QI (reg/f:SI 0 ax [orig:98 _16 ] [98]) [0 MEM[(unsigned char *)_16]+0 S1 A8])) "drivers/blk_drv/hd.c":336:33 77 {*movqi_internal}
     (nil))
(insn 91 90 92 5 (set (reg:SI 1 dx [orig:100 _18 ] [100])
        (zero_extend:SI (reg:QI 0 ax [orig:99 _17 ] [99]))) "drivers/blk_drv/hd.c":336:33 143 {*zero_extendqisi2}
     (nil))
(insn 92 91 93 5 (set (reg:SI 2 cx [176])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":336:31 75 {*movsi_internal}
     (nil))
(insn 93 92 94 5 (set (reg:SI 4 si [177])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 4 [0x4]))))) "drivers/blk_drv/hd.c":336:31 205 {*leasi}
     (nil))
(insn 94 93 95 5 (set (reg:SI 0 ax [179])
        (reg:SI 2 cx [176])) "drivers/blk_drv/hd.c":336:31 75 {*movsi_internal}
     (nil))
(insn 95 94 96 5 (parallel [
            (set (reg:SI 0 ax [179])
                (ashift:SI (reg:SI 0 ax [179])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":336:31 655 {*ashlsi3_1}
     (nil))
(insn 96 95 97 5 (parallel [
            (set (reg:SI 0 ax [179])
                (plus:SI (reg:SI 0 ax [179])
                    (reg:SI 2 cx [176])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":336:31 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 cx [176])
            (const_int 3 [0x3]))
        (nil)))
(insn 97 96 100 5 (parallel [
            (set (reg:SI 0 ax [180])
                (ashift:SI (reg:SI 0 ax [179])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":336:31 655 {*ashlsi3_1}
     (nil))
(insn 100 97 101 5 (parallel [
            (set (reg/f:SI 0 ax [181])
                (plus:SI (reg:SI 0 ax [178])
                    (reg:SI 4 si [177])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":336:31 209 {*addsi_1}
     (nil))
(insn 101 100 102 5 (set (mem:SI (reg/f:SI 0 ax [181]) [11 hd_info[drive_58].sect+0 S4 A32])
        (reg:SI 1 dx [orig:100 _18 ] [100])) "drivers/blk_drv/hd.c":336:31 75 {*movsi_internal}
     (nil))
(insn 102 101 103 5 (parallel [
            (set (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 48 [0x30])) [19 BIOS+0 S4 A32])
                (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 48 [0x30])) [19 BIOS+0 S4 A32])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":337:14 209 {*addsi_1}
     (nil))
(insn 103 102 104 5 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 24 [0x18])) [11 drive+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 24 [0x18])) [11 drive+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":330:37 209 {*addsi_1}
     (nil))
(code_label 104 103 105 6 68 (nil) [1 uses])
(note 105 104 109 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 109 105 110 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 24 [0x18])) [11 drive+0 S4 A32])
            (const_int 1 [0x1]))) "drivers/blk_drv/hd.c":330:27 11 {*cmpsi_1}
     (nil))
(jump_insn 110 109 111 6 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "drivers/blk_drv/hd.c":330:27 806 {*jcc}
     (nil)
 -> 106)
(note 111 110 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 7 (set (reg:SI 0 ax [orig:101 _19 ] [101])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (plus:SI (unspec:SI [
                                (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                            ] UNSPEC_GOTOFF)
                        (const_int 32 [0x20])))) [11 hd_info[1].cyl+0 S4 A256])) "drivers/blk_drv/hd.c":339:19 75 {*movsi_internal}
     (nil))
(insn 113 112 114 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:101 _19 ] [101])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":339:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 114 113 115 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 119)
            (pc))) "drivers/blk_drv/hd.c":339:8 806 {*jcc}
     (nil)
 -> 119)
(note 115 114 116 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 394 8 (set (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])
        (const_int 2 [0x2])) "drivers/blk_drv/hd.c":340:15 75 {*movsi_internal}
     (nil))
(jump_insn 394 116 395 8 (set (pc)
        (label_ref 122)) 807 {jump}
     (nil)
 -> 122)
(barrier 395 394 119)
(code_label 119 395 120 9 70 (nil) [1 uses])
(note 120 119 121 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 9 (set (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])
        (const_int 1 [0x1])) "drivers/blk_drv/hd.c":342:15 75 {*movsi_internal}
     (nil))
(code_label 122 121 123 10 71 (nil) [1 uses])
(note 123 122 124 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 124 123 396 10 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":344:12 75 {*movsi_internal}
     (nil))
(jump_insn 396 124 397 10 (set (pc)
        (label_ref 171)) "drivers/blk_drv/hd.c":344:5 807 {jump}
     (nil)
 -> 171)
(barrier 397 396 174)
(code_label 174 397 127 11 73 (nil) [1 uses])
(note 127 174 128 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 11 (set (reg:SI 1 dx [182])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":345:14 75 {*movsi_internal}
     (nil))
(insn 129 128 130 11 (set (reg:SI 0 ax [183])
        (reg:SI 1 dx [182])) "drivers/blk_drv/hd.c":345:14 75 {*movsi_internal}
     (nil))
(insn 130 129 131 11 (parallel [
            (set (reg:SI 0 ax [183])
                (ashift:SI (reg:SI 0 ax [183])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":345:14 655 {*ashlsi3_1}
     (nil))
(insn 131 130 132 11 (parallel [
            (set (reg:SI 0 ax [orig:102 _20 ] [102])
                (plus:SI (reg:SI 0 ax [183])
                    (reg:SI 1 dx [182])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":345:14 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [182])
            (const_int 5 [0x5]))
        (nil)))
(insn 132 131 133 11 (set (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:102 _20 ] [102])
                        (const_int 8 [0x8]))
                    (reg:SI 3 bx [82]))
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("hd") [flags 0x2]  <var_decl 0x77333611ac60 hd>)
                        ] UNSPEC_GOTOFF))) [6 hd[_20].start_sect+0 S4 A64])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":345:30 75 {*movsi_internal}
     (nil))
(insn 133 132 134 11 (set (reg:SI 1 dx [184])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":346:42 75 {*movsi_internal}
     (nil))
(insn 134 133 135 11 (set (reg:SI 2 cx [185])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":346:42 205 {*leasi}
     (nil))
(insn 135 134 136 11 (set (reg:SI 0 ax [187])
        (reg:SI 1 dx [184])) "drivers/blk_drv/hd.c":346:42 75 {*movsi_internal}
     (nil))
(insn 136 135 137 11 (parallel [
            (set (reg:SI 0 ax [187])
                (ashift:SI (reg:SI 0 ax [187])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":346:42 655 {*ashlsi3_1}
     (nil))
(insn 137 136 138 11 (parallel [
            (set (reg:SI 0 ax [187])
                (plus:SI (reg:SI 0 ax [187])
                    (reg:SI 1 dx [184])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":346:42 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [184])
            (const_int 3 [0x3]))
        (nil)))
(insn 138 137 141 11 (parallel [
            (set (reg:SI 0 ax [188])
                (ashift:SI (reg:SI 0 ax [187])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":346:42 655 {*ashlsi3_1}
     (nil))
(insn 141 138 142 11 (parallel [
            (set (reg/f:SI 0 ax [189])
                (plus:SI (reg:SI 0 ax [186])
                    (reg:SI 2 cx [185])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":346:42 209 {*addsi_1}
     (nil))
(insn 142 141 143 11 (set (reg:SI 2 cx [orig:103 _21 ] [103])
        (mem:SI (reg/f:SI 0 ax [189]) [11 hd_info[i_55].head+0 S4 A64])) "drivers/blk_drv/hd.c":346:42 75 {*movsi_internal}
     (nil))
(insn 143 142 144 11 (set (reg:SI 1 dx [190])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":347:42 75 {*movsi_internal}
     (nil))
(insn 144 143 145 11 (set (reg:SI 4 si [191])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 4 [0x4]))))) "drivers/blk_drv/hd.c":347:42 205 {*leasi}
     (nil))
(insn 145 144 146 11 (set (reg:SI 0 ax [193])
        (reg:SI 1 dx [190])) "drivers/blk_drv/hd.c":347:42 75 {*movsi_internal}
     (nil))
(insn 146 145 147 11 (parallel [
            (set (reg:SI 0 ax [193])
                (ashift:SI (reg:SI 0 ax [193])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":347:42 655 {*ashlsi3_1}
     (nil))
(insn 147 146 148 11 (parallel [
            (set (reg:SI 0 ax [193])
                (plus:SI (reg:SI 0 ax [193])
                    (reg:SI 1 dx [190])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":347:42 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [190])
            (const_int 3 [0x3]))
        (nil)))
(insn 148 147 151 11 (parallel [
            (set (reg:SI 0 ax [194])
                (ashift:SI (reg:SI 0 ax [193])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":347:42 655 {*ashlsi3_1}
     (nil))
(insn 151 148 152 11 (parallel [
            (set (reg/f:SI 0 ax [195])
                (plus:SI (reg:SI 0 ax [192])
                    (reg:SI 4 si [191])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":347:42 209 {*addsi_1}
     (nil))
(insn 152 151 412 11 (set (reg:SI 0 ax [orig:104 _22 ] [104])
        (mem:SI (reg/f:SI 0 ax [195]) [11 hd_info[i_55].sect+0 S4 A32])) "drivers/blk_drv/hd.c":347:42 75 {*movsi_internal}
     (nil))
(insn 412 152 153 11 (set (reg:SI 4 si [orig:103 _21 ] [103])
        (reg:SI 2 cx [orig:103 _21 ] [103])) "drivers/blk_drv/hd.c":346:48 75 {*movsi_internal}
     (nil))
(insn 153 412 154 11 (parallel [
            (set (reg:SI 4 si [orig:103 _21 ] [103])
                (mult:SI (reg:SI 4 si [orig:103 _21 ] [103])
                    (reg:SI 0 ax [orig:104 _22 ] [104])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":346:48 408 {*mulsi3_1}
     (nil))
(insn 154 153 155 11 (set (reg:SI 1 dx [196])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":347:60 75 {*movsi_internal}
     (nil))
(insn 155 154 156 11 (set (reg:SI 2 cx [197])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (plus:SI (unspec:SI [
                            (symbol_ref:SI ("hd_info") [flags 0x2]  <var_decl 0x77333611aa20 hd_info>)
                        ] UNSPEC_GOTOFF)
                    (const_int 8 [0x8]))))) "drivers/blk_drv/hd.c":347:60 205 {*leasi}
     (nil))
(insn 156 155 157 11 (set (reg:SI 0 ax [199])
        (reg:SI 1 dx [196])) "drivers/blk_drv/hd.c":347:60 75 {*movsi_internal}
     (nil))
(insn 157 156 158 11 (parallel [
            (set (reg:SI 0 ax [199])
                (ashift:SI (reg:SI 0 ax [199])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":347:60 655 {*ashlsi3_1}
     (nil))
(insn 158 157 159 11 (parallel [
            (set (reg:SI 0 ax [199])
                (plus:SI (reg:SI 0 ax [199])
                    (reg:SI 1 dx [196])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":347:60 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [196])
            (const_int 3 [0x3]))
        (nil)))
(insn 159 158 162 11 (parallel [
            (set (reg:SI 0 ax [200])
                (ashift:SI (reg:SI 0 ax [199])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":347:60 655 {*ashlsi3_1}
     (nil))
(insn 162 159 163 11 (parallel [
            (set (reg/f:SI 0 ax [201])
                (plus:SI (reg:SI 0 ax [198])
                    (reg:SI 2 cx [197])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":347:60 209 {*addsi_1}
     (nil))
(insn 163 162 164 11 (set (reg:SI 2 cx [orig:106 _24 ] [106])
        (mem:SI (reg/f:SI 0 ax [201]) [11 hd_info[i_55].cyl+0 S4 A64])) "drivers/blk_drv/hd.c":347:60 75 {*movsi_internal}
     (nil))
(insn 164 163 165 11 (set (reg:SI 1 dx [202])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":346:14 75 {*movsi_internal}
     (nil))
(insn 165 164 166 11 (set (reg:SI 0 ax [203])
        (reg:SI 1 dx [202])) "drivers/blk_drv/hd.c":346:14 75 {*movsi_internal}
     (nil))
(insn 166 165 167 11 (parallel [
            (set (reg:SI 0 ax [203])
                (ashift:SI (reg:SI 0 ax [203])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":346:14 655 {*ashlsi3_1}
     (nil))
(insn 167 166 414 11 (parallel [
            (set (reg:SI 1 dx [orig:107 _25 ] [107])
                (plus:SI (reg:SI 1 dx [202])
                    (reg:SI 0 ax [203])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":346:14 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [202])
            (const_int 5 [0x5]))
        (nil)))
(insn 414 167 168 11 (set (reg:SI 0 ax [orig:105 _23 ] [105])
        (reg:SI 4 si [orig:105 _23 ] [105])) "drivers/blk_drv/hd.c":347:48 75 {*movsi_internal}
     (nil))
(insn 168 414 169 11 (parallel [
            (set (reg:SI 0 ax [orig:105 _23 ] [105])
                (mult:SI (reg:SI 0 ax [orig:105 _23 ] [105])
                    (reg:SI 2 cx [orig:106 _24 ] [106])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":347:48 408 {*mulsi3_1}
     (nil))
(insn 169 168 170 11 (set (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:107 _25 ] [107])
                        (const_int 8 [0x8]))
                    (reg:SI 3 bx [82]))
                (const:SI (plus:SI (unspec:SI [
                                (symbol_ref:SI ("hd") [flags 0x2]  <var_decl 0x77333611ac60 hd>)
                            ] UNSPEC_GOTOFF)
                        (const_int 4 [0x4])))) [6 hd[_25].nr_sects+0 S4 A32])
        (reg:SI 0 ax [orig:108 _26 ] [108])) "drivers/blk_drv/hd.c":346:30 75 {*movsi_internal}
     (nil))
(insn 170 169 171 11 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 28 [0x1c])) [11 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 28 [0x1c])) [11 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":344:29 209 {*addsi_1}
     (nil))
(code_label 171 170 172 12 72 (nil) [1 uses])
(note 172 171 173 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 175 12 (set (reg:SI 0 ax [orig:109 NR_HD.12_27 ] [109])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])) "drivers/blk_drv/hd.c":344:19 75 {*movsi_internal}
     (nil))
(insn 175 173 176 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])) [11 i+0 S4 A32])
            (reg:SI 0 ax [orig:109 NR_HD.12_27 ] [109]))) "drivers/blk_drv/hd.c":344:19 11 {*cmpsi_1}
     (nil))
(jump_insn 176 175 177 12 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 174)
            (pc))) "drivers/blk_drv/hd.c":344:19 806 {*jcc}
     (nil)
 -> 174)
(note 177 176 178 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 178 177 179 13 (set (reg:SI 0 ax [204])
        (const_int 146 [0x92])) "drivers/blk_drv/hd.c":368:23 75 {*movsi_internal}
     (nil))
(insn 179 178 180 13 (set (reg:SI 1 dx [205])
        (const_int 112 [0x70])) "drivers/blk_drv/hd.c":368:23 75 {*movsi_internal}
     (nil))
(insn 180 179 182 13 (parallel [
            (asm_operands/v ("outb %%al, %%dx
	jmp 1f
1:	jmp 1f
1:") ("") 0 [
                    (reg:SI 0 ax [204])
                    (reg:SI 1 dx [205])
                ]
                 [
                    (asm_input:SI ("a") drivers/blk_drv/hd.c:368)
                    (asm_input:SI ("d") drivers/blk_drv/hd.c:368)
                ]
                 [] drivers/blk_drv/hd.c:368)
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":368:23 -1
     (nil))
(insn 182 180 416 13 (set (reg:SI 0 ax [207])
        (const_int 113 [0x71])) "drivers/blk_drv/hd.c":368:23 75 {*movsi_internal}
     (nil))
(insn 416 182 183 13 (set (reg:SI 1 dx [207])
        (reg:SI 0 ax [207])) "drivers/blk_drv/hd.c":368:23 75 {*movsi_internal}
     (nil))
(insn 183 416 181 13 (parallel [
            (set (reg:QI 0 ax [orig:206 _v ] [206])
                (asm_operands/v:QI ("inb %%dx, %%al
	jmp 1f
1:	jmp 1f
1:") ("=a") 0 [
                        (reg:SI 1 dx [207])
                    ]
                     [
                        (asm_input:SI ("d") drivers/blk_drv/hd.c:368)
                    ]
                     [] drivers/blk_drv/hd.c:368))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":368:23 -1
     (nil))
(insn 181 183 184 13 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 19 [0x13])) [0 _v+0 S1 A8])
        (reg:QI 0 ax [orig:206 _v ] [206])) "drivers/blk_drv/hd.c":368:23 77 {*movqi_internal}
     (nil))
(insn 184 181 185 13 (set (reg:QI 0 ax [orig:138 _82 ] [138])
        (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 19 [0x13])) [0 _v+0 S1 A8])) "drivers/blk_drv/hd.c":368:23 77 {*movqi_internal}
     (nil))
(insn 185 184 186 13 (set (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 18 [0x12])) [0 cmos_disks+0 S1 A16])
        (reg:QI 0 ax [orig:138 _82 ] [138])) "drivers/blk_drv/hd.c":368:21 77 {*movqi_internal}
     (nil))
(insn 186 185 187 13 (set (reg:SI 0 ax [orig:110 _28 ] [110])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                    (const_int 18 [0x12])) [0 cmos_disks+0 S1 A16]))) "drivers/blk_drv/hd.c":368:40 143 {*zero_extendqisi2}
     (nil))
(insn 187 186 188 13 (parallel [
            (set (reg:SI 0 ax [orig:111 _29 ] [111])
                (and:SI (reg:SI 0 ax [orig:110 _28 ] [110])
                    (const_int 240 [0xf0])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":368:40 490 {*andsi_1}
     (nil))
(insn 188 187 189 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:111 _29 ] [111])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":368:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 189 188 190 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 204)
            (pc))) "drivers/blk_drv/hd.c":368:8 806 {*jcc}
     (nil)
 -> 204)
(note 190 189 191 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 192 14 (set (reg:SI 0 ax [orig:112 _30 ] [112])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 7 sp)
                    (const_int 18 [0x12])) [0 cmos_disks+0 S1 A16]))) "drivers/blk_drv/hd.c":369:24 143 {*zero_extendqisi2}
     (nil))
(insn 192 191 193 14 (parallel [
            (set (reg:SI 0 ax [orig:113 _31 ] [113])
                (and:SI (reg:SI 0 ax [orig:112 _30 ] [112])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":369:24 490 {*andsi_1}
     (nil))
(insn 193 192 194 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:113 _31 ] [113])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":369:12 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 194 193 195 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 199)
            (pc))) "drivers/blk_drv/hd.c":369:12 806 {*jcc}
     (nil)
 -> 199)
(note 195 194 196 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 398 15 (set (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])
        (const_int 2 [0x2])) "drivers/blk_drv/hd.c":370:19 75 {*movsi_internal}
     (nil))
(jump_insn 398 196 399 15 (set (pc)
        (label_ref 207)) 807 {jump}
     (nil)
 -> 207)
(barrier 399 398 199)
(code_label 199 399 200 16 75 (nil) [1 uses])
(note 200 199 201 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 201 200 400 16 (set (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])
        (const_int 1 [0x1])) "drivers/blk_drv/hd.c":372:19 75 {*movsi_internal}
     (nil))
(jump_insn 400 201 401 16 (set (pc)
        (label_ref 207)) 807 {jump}
     (nil)
 -> 207)
(barrier 401 400 204)
(code_label 204 401 205 17 74 (nil) [1 uses])
(note 205 204 206 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 206 205 207 17 (set (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":374:15 75 {*movsi_internal}
     (nil))
(code_label 207 206 208 18 76 (nil) [2 uses])
(note 208 207 209 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 18 (set (reg:SI 0 ax [208])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])) "drivers/blk_drv/hd.c":376:12 75 {*movsi_internal}
     (nil))
(insn 210 209 402 18 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])
        (reg:SI 0 ax [208])) "drivers/blk_drv/hd.c":376:12 75 {*movsi_internal}
     (nil))
(jump_insn 402 210 403 18 (set (pc)
        (label_ref 225)) "drivers/blk_drv/hd.c":376:5 807 {jump}
     (nil)
 -> 225)
(barrier 403 402 227)
(code_label 227 403 213 19 78 (nil) [1 uses])
(note 213 227 214 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 214 213 215 19 (set (reg:SI 1 dx [209])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":377:14 75 {*movsi_internal}
     (nil))
(insn 215 214 216 19 (set (reg:SI 0 ax [210])
        (reg:SI 1 dx [209])) "drivers/blk_drv/hd.c":377:14 75 {*movsi_internal}
     (nil))
(insn 216 215 217 19 (parallel [
            (set (reg:SI 0 ax [210])
                (ashift:SI (reg:SI 0 ax [210])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":377:14 655 {*ashlsi3_1}
     (nil))
(insn 217 216 218 19 (parallel [
            (set (reg:SI 0 ax [orig:114 _32 ] [114])
                (plus:SI (reg:SI 0 ax [210])
                    (reg:SI 1 dx [209])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":377:14 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [209])
            (const_int 5 [0x5]))
        (nil)))
(insn 218 217 219 19 (set (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:114 _32 ] [114])
                        (const_int 8 [0x8]))
                    (reg:SI 3 bx [82]))
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("hd") [flags 0x2]  <var_decl 0x77333611ac60 hd>)
                        ] UNSPEC_GOTOFF))) [6 hd[_32].start_sect+0 S4 A64])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":377:30 75 {*movsi_internal}
     (nil))
(insn 219 218 220 19 (set (reg:SI 1 dx [211])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":378:14 75 {*movsi_internal}
     (nil))
(insn 220 219 221 19 (set (reg:SI 0 ax [212])
        (reg:SI 1 dx [211])) "drivers/blk_drv/hd.c":378:14 75 {*movsi_internal}
     (nil))
(insn 221 220 222 19 (parallel [
            (set (reg:SI 0 ax [212])
                (ashift:SI (reg:SI 0 ax [212])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":378:14 655 {*ashlsi3_1}
     (nil))
(insn 222 221 223 19 (parallel [
            (set (reg:SI 0 ax [orig:115 _33 ] [115])
                (plus:SI (reg:SI 0 ax [212])
                    (reg:SI 1 dx [211])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":378:14 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [211])
            (const_int 5 [0x5]))
        (nil)))
(insn 223 222 224 19 (set (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:115 _33 ] [115])
                        (const_int 8 [0x8]))
                    (reg:SI 3 bx [82]))
                (const:SI (plus:SI (unspec:SI [
                                (symbol_ref:SI ("hd") [flags 0x2]  <var_decl 0x77333611ac60 hd>)
                            ] UNSPEC_GOTOFF)
                        (const_int 4 [0x4])))) [6 hd[_33].nr_sects+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":378:28 75 {*movsi_internal}
     (nil))
(insn 224 223 225 19 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 28 [0x1c])) [11 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 28 [0x1c])) [11 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":376:29 209 {*addsi_1}
     (nil))
(code_label 225 224 226 20 77 (nil) [1 uses])
(note 226 225 230 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 230 226 231 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])) [11 i+0 S4 A32])
            (const_int 1 [0x1]))) "drivers/blk_drv/hd.c":376:23 11 {*cmpsi_1}
     (nil))
(jump_insn 231 230 232 20 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 227)
            (pc))) "drivers/blk_drv/hd.c":376:23 806 {*jcc}
     (nil)
 -> 227)
(note 232 231 233 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 233 232 404 21 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":380:16 75 {*movsi_internal}
     (nil))
(jump_insn 404 233 405 21 (set (pc)
        (label_ref 342)) "drivers/blk_drv/hd.c":380:5 807 {jump}
     (nil)
 -> 342)
(barrier 405 404 345)
(code_label 345 405 236 22 85 (nil) [1 uses])
(note 236 345 237 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 237 236 238 22 (set (reg:SI 1 dx [213])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":381:40 75 {*movsi_internal}
     (nil))
(insn 238 237 239 22 (set (reg:SI 0 ax [214])
        (reg:SI 1 dx [213])) "drivers/blk_drv/hd.c":381:40 75 {*movsi_internal}
     (nil))
(insn 239 238 240 22 (parallel [
            (set (reg:SI 0 ax [214])
                (ashift:SI (reg:SI 0 ax [214])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":381:40 655 {*ashlsi3_1}
     (nil))
(insn 240 239 241 22 (parallel [
            (set (reg:SI 0 ax [orig:116 _34 ] [116])
                (plus:SI (reg:SI 0 ax [214])
                    (reg:SI 1 dx [213])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":381:40 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [213])
            (const_int 5 [0x5]))
        (nil)))
(insn 241 240 242 22 (parallel [
            (set (reg:SI 0 ax [orig:117 _35 ] [117])
                (plus:SI (reg:SI 0 ax [orig:116 _34 ] [116])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":381:20 209 {*addsi_1}
     (nil))
(insn 242 241 243 22 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":381:20 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 243 242 244 22 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":381:20 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 244 243 246 22 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (reg:SI 0 ax [orig:117 _35 ] [117])) "drivers/blk_drv/hd.c":381:20 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 246 244 247 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("bread") [flags 0x41]  <function_decl 0x773336115100 bread>) [0 bread S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":381:20 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 247 246 249 22 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":381:20 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 249 247 250 22 (set (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [9 bh+0 S4 A32])
        (reg:SI 0 ax [215])) "drivers/blk_drv/hd.c":381:20 75 {*movsi_internal}
     (nil))
(insn 250 249 251 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])) [9 bh+0 S4 A32])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":381:12 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 251 250 252 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 266)
            (pc))) "drivers/blk_drv/hd.c":381:12 806 {*jcc}
     (nil)
 -> 266)
(note 252 251 253 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 253 252 254 23 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":382:13 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 254 253 255 23 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":382:13 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 255 254 256 23 (set (reg/f:SI 0 ax [216])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC11") [flags 0x2]  <var_decl 0x773335e062d0 *.LC11>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":382:13 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC11") [flags 0x2]  <var_decl 0x773335e062d0 *.LC11>)
        (nil)))
(insn 256 255 258 23 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [216])) "drivers/blk_drv/hd.c":382:13 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 258 256 259 23 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printk") [flags 0x41]  <function_decl 0x773336118900 printk>) [0 printk S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":382:13 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 259 258 260 23 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":382:13 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 260 259 261 23 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":384:13 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 261 260 262 23 (set (reg/f:SI 0 ax [217])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC12") [flags 0x2]  <var_decl 0x773335e06360 *.LC12>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":384:13 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC12") [flags 0x2]  <var_decl 0x773335e06360 *.LC12>)
        (nil)))
(insn 262 261 264 23 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [217])) "drivers/blk_drv/hd.c":384:13 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 264 262 265 23 (call (mem:QI (symbol_ref:SI ("panic") [flags 0x41]  <function_decl 0x773336118b00 panic>) [0 panic S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":384:13 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 265 264 266 23 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":384:13 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 266 265 267 24 80 (nil) [1 uses])
(note 267 266 268 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 268 267 269 24 (set (reg/f:SI 0 ax [218])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [9 bh+0 S4 A32])) "drivers/blk_drv/hd.c":386:15 75 {*movsi_internal}
     (nil))
(insn 269 268 270 24 (set (reg/f:SI 0 ax [orig:118 _36 ] [118])
        (mem/f:SI (reg/f:SI 0 ax [218]) [5 bh_97->b_data+0 S4 A32])) "drivers/blk_drv/hd.c":386:15 75 {*movsi_internal}
     (nil))
(insn 270 269 271 24 (parallel [
            (set (reg/f:SI 0 ax [orig:119 _37 ] [119])
                (plus:SI (reg/f:SI 0 ax [orig:118 _36 ] [118])
                    (const_int 510 [0x1fe])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":386:23 209 {*addsi_1}
     (nil))
(insn 271 270 272 24 (set (reg:QI 0 ax [orig:120 _38 ] [120])
        (mem:QI (reg/f:SI 0 ax [orig:119 _37 ] [119]) [0 *_37+0 S1 A8])) "drivers/blk_drv/hd.c":386:23 77 {*movqi_internal}
     (nil))
(insn 272 271 273 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:120 _38 ] [120])
            (const_int 85 [0x55]))) "drivers/blk_drv/hd.c":386:12 9 {*cmpqi_1}
     (nil))
(jump_insn 273 272 274 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 281)
            (pc))) "drivers/blk_drv/hd.c":386:12 806 {*jcc}
     (nil)
 -> 281)
(note 274 273 275 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 275 274 276 25 (set (reg/f:SI 0 ax [219])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [9 bh+0 S4 A32])) "drivers/blk_drv/hd.c":387:15 75 {*movsi_internal}
     (nil))
(insn 276 275 277 25 (set (reg/f:SI 0 ax [orig:121 _39 ] [121])
        (mem/f:SI (reg/f:SI 0 ax [219]) [5 bh_97->b_data+0 S4 A32])) "drivers/blk_drv/hd.c":387:15 75 {*movsi_internal}
     (nil))
(insn 277 276 278 25 (parallel [
            (set (reg/f:SI 0 ax [orig:122 _40 ] [122])
                (plus:SI (reg/f:SI 0 ax [orig:121 _39 ] [121])
                    (const_int 511 [0x1ff])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":387:23 209 {*addsi_1}
     (nil))
(insn 278 277 279 25 (set (reg:QI 0 ax [orig:123 _41 ] [123])
        (mem:QI (reg/f:SI 0 ax [orig:122 _40 ] [122]) [0 *_40+0 S1 A8])) "drivers/blk_drv/hd.c":387:23 77 {*movqi_internal}
     (nil))
(insn 279 278 280 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:123 _41 ] [123])
            (const_int -86 [0xffffffffffffffaa]))) "drivers/blk_drv/hd.c":386:37 9 {*cmpqi_1}
     (nil))
(jump_insn 280 279 281 25 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) "drivers/blk_drv/hd.c":386:37 806 {*jcc}
     (nil)
 -> 296)
(code_label 281 280 282 26 81 (nil) [1 uses])
(note 282 281 283 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 284 26 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":388:13 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 284 283 285 26 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [11  S4 A32])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":388:13 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 285 284 286 26 (set (reg/f:SI 0 ax [220])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC13") [flags 0x2]  <var_decl 0x773335e063f0 *.LC13>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":388:13 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC13") [flags 0x2]  <var_decl 0x773335e063f0 *.LC13>)
        (nil)))
(insn 286 285 288 26 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [220])) "drivers/blk_drv/hd.c":388:13 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 288 286 289 26 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printk") [flags 0x41]  <function_decl 0x773336118900 printk>) [0 printk S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":388:13 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 289 288 290 26 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":388:13 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 290 289 291 26 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":389:13 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 291 290 292 26 (set (reg/f:SI 0 ax [221])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC12") [flags 0x2]  <var_decl 0x773335e06360 *.LC12>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":389:13 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC12") [flags 0x2]  <var_decl 0x773335e06360 *.LC12>)
        (nil)))
(insn 292 291 294 26 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [221])) "drivers/blk_drv/hd.c":389:13 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 294 292 295 26 (call (mem:QI (symbol_ref:SI ("panic") [flags 0x41]  <function_decl 0x773336118b00 panic>) [0 panic S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":389:13 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 295 294 296 26 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":389:13 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 296 295 297 27 82 (nil) [1 uses])
(note 297 296 298 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 298 297 299 27 (set (reg/f:SI 0 ax [222])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [9 bh+0 S4 A32])) "drivers/blk_drv/hd.c":391:31 75 {*movsi_internal}
     (nil))
(insn 299 298 300 27 (set (reg/f:SI 0 ax [orig:124 _42 ] [124])
        (mem/f:SI (reg/f:SI 0 ax [222]) [5 bh_97->b_data+0 S4 A32])) "drivers/blk_drv/hd.c":391:31 75 {*movsi_internal}
     (nil))
(insn 300 299 301 27 (parallel [
            (set (reg:SI 0 ax [223])
                (plus:SI (reg/f:SI 0 ax [orig:124 _42 ] [124])
                    (const_int 446 [0x1be])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":391:11 209 {*addsi_1}
     (nil))
(insn 301 300 302 27 (set (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [18 p+0 S4 A32])
        (reg:SI 0 ax [223])) "drivers/blk_drv/hd.c":391:11 75 {*movsi_internal}
     (nil))
(insn 302 301 406 27 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])
        (const_int 1 [0x1])) "drivers/blk_drv/hd.c":392:16 75 {*movsi_internal}
     (nil))
(jump_insn 406 302 407 27 (set (pc)
        (label_ref 328)) "drivers/blk_drv/hd.c":392:9 807 {jump}
     (nil)
 -> 328)
(barrier 407 406 330)
(code_label 330 407 305 28 84 (nil) [1 uses])
(note 305 330 306 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 306 305 307 28 (set (reg/f:SI 0 ax [224])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [18 p+0 S4 A32])) "drivers/blk_drv/hd.c":393:45 75 {*movsi_internal}
     (nil))
(insn 307 306 308 28 (set (reg:SI 2 cx [orig:125 _43 ] [125])
        (mem:SI (plus:SI (reg/f:SI 0 ax [224])
                (const_int 8 [0x8])) [11 p_60->start_sect+0 S4 A32])) "drivers/blk_drv/hd.c":393:45 75 {*movsi_internal}
     (nil))
(insn 308 307 309 28 (set (reg:SI 1 dx [225])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":393:22 75 {*movsi_internal}
     (nil))
(insn 309 308 310 28 (set (reg:SI 0 ax [226])
        (reg:SI 1 dx [225])) "drivers/blk_drv/hd.c":393:22 75 {*movsi_internal}
     (nil))
(insn 310 309 311 28 (parallel [
            (set (reg:SI 0 ax [226])
                (ashift:SI (reg:SI 0 ax [226])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":393:22 655 {*ashlsi3_1}
     (nil))
(insn 311 310 312 28 (parallel [
            (set (reg:SI 1 dx [orig:126 _44 ] [126])
                (plus:SI (reg:SI 1 dx [225])
                    (reg:SI 0 ax [226])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":393:22 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [225])
            (const_int 5 [0x5]))
        (nil)))
(insn 312 311 313 28 (set (reg:SI 0 ax [227])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":393:18 75 {*movsi_internal}
     (nil))
(insn 313 312 314 28 (parallel [
            (set (reg:SI 0 ax [orig:127 _45 ] [127])
                (plus:SI (reg:SI 0 ax [227])
                    (reg:SI 1 dx [orig:126 _44 ] [126])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":393:18 209 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 1 dx [orig:126 _44 ] [126])
            (mem/c:SI (plus:SI (reg/f:SI 19 frame)
                    (const_int -4 [0xfffffffffffffffc])) [11 i+0 S4 A32]))
        (nil)))
(insn 314 313 315 28 (set (reg:SI 1 dx [orig:128 _46 ] [128])
        (reg:SI 2 cx [orig:125 _43 ] [125])) "drivers/blk_drv/hd.c":393:45 75 {*movsi_internal}
     (nil))
(insn 315 314 316 28 (set (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:127 _45 ] [127])
                        (const_int 8 [0x8]))
                    (reg:SI 3 bx [82]))
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("hd") [flags 0x2]  <var_decl 0x77333611ac60 hd>)
                        ] UNSPEC_GOTOFF))) [6 hd[_45].start_sect+0 S4 A64])
        (reg:SI 1 dx [orig:128 _46 ] [128])) "drivers/blk_drv/hd.c":393:42 75 {*movsi_internal}
     (nil))
(insn 316 315 317 28 (set (reg/f:SI 0 ax [228])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [18 p+0 S4 A32])) "drivers/blk_drv/hd.c":394:45 75 {*movsi_internal}
     (nil))
(insn 317 316 318 28 (set (reg:SI 2 cx [orig:129 _47 ] [129])
        (mem:SI (plus:SI (reg/f:SI 0 ax [228])
                (const_int 12 [0xc])) [11 p_60->nr_sects+0 S4 A32])) "drivers/blk_drv/hd.c":394:45 75 {*movsi_internal}
     (nil))
(insn 318 317 319 28 (set (reg:SI 1 dx [229])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [11 drive+0 S4 A32])) "drivers/blk_drv/hd.c":394:22 75 {*movsi_internal}
     (nil))
(insn 319 318 320 28 (set (reg:SI 0 ax [230])
        (reg:SI 1 dx [229])) "drivers/blk_drv/hd.c":394:22 75 {*movsi_internal}
     (nil))
(insn 320 319 321 28 (parallel [
            (set (reg:SI 0 ax [230])
                (ashift:SI (reg:SI 0 ax [230])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":394:22 655 {*ashlsi3_1}
     (nil))
(insn 321 320 322 28 (parallel [
            (set (reg:SI 1 dx [orig:130 _48 ] [130])
                (plus:SI (reg:SI 1 dx [229])
                    (reg:SI 0 ax [230])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":394:22 209 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 1 dx [229])
            (const_int 5 [0x5]))
        (nil)))
(insn 322 321 323 28 (set (reg:SI 0 ax [231])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [11 i+0 S4 A32])) "drivers/blk_drv/hd.c":394:18 75 {*movsi_internal}
     (nil))
(insn 323 322 324 28 (parallel [
            (set (reg:SI 0 ax [orig:131 _49 ] [131])
                (plus:SI (reg:SI 0 ax [231])
                    (reg:SI 1 dx [orig:130 _48 ] [130])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":394:18 209 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 1 dx [orig:130 _48 ] [130])
            (mem/c:SI (plus:SI (reg/f:SI 19 frame)
                    (const_int -4 [0xfffffffffffffffc])) [11 i+0 S4 A32]))
        (nil)))
(insn 324 323 325 28 (set (reg:SI 1 dx [orig:132 _50 ] [132])
        (reg:SI 2 cx [orig:129 _47 ] [129])) "drivers/blk_drv/hd.c":394:45 75 {*movsi_internal}
     (nil))
(insn 325 324 326 28 (set (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:131 _49 ] [131])
                        (const_int 8 [0x8]))
                    (reg:SI 3 bx [82]))
                (const:SI (plus:SI (unspec:SI [
                                (symbol_ref:SI ("hd") [flags 0x2]  <var_decl 0x77333611ac60 hd>)
                            ] UNSPEC_GOTOFF)
                        (const_int 4 [0x4])))) [6 hd[_49].nr_sects+0 S4 A32])
        (reg:SI 1 dx [orig:132 _50 ] [132])) "drivers/blk_drv/hd.c":394:42 75 {*movsi_internal}
     (nil))
(insn 326 325 327 28 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 28 [0x1c])) [11 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 28 [0x1c])) [11 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":392:29 209 {*addsi_1}
     (nil))
(insn 327 326 328 28 (parallel [
            (set (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 20 [0x14])) [18 p+0 S4 A32])
                (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 20 [0x14])) [18 p+0 S4 A32])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":392:34 209 {*addsi_1}
     (nil))
(code_label 328 327 329 29 83 (nil) [1 uses])
(note 329 328 333 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 333 329 334 29 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])) [11 i+0 S4 A32])
            (const_int 4 [0x4]))) "drivers/blk_drv/hd.c":392:23 11 {*cmpsi_1}
     (nil))
(jump_insn 334 333 335 29 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 330)
            (pc))) "drivers/blk_drv/hd.c":392:23 806 {*jcc}
     (nil)
 -> 330)
(note 335 334 336 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 336 335 337 30 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":396:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 337 336 339 30 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [9  S4 A32])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [9 bh+0 S4 A32])) "drivers/blk_drv/hd.c":396:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 339 337 340 30 (call (mem:QI (symbol_ref:SI ("brelse") [flags 0x41]  <function_decl 0x773336115200 brelse>) [0 brelse S1 A8])
        (const_int 16 [0x10])) "drivers/blk_drv/hd.c":396:9 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 340 339 341 30 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":396:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 341 340 342 30 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 24 [0x18])) [11 drive+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 24 [0x18])) [11 drive+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":380:41 209 {*addsi_1}
     (nil))
(code_label 342 341 343 31 79 (nil) [1 uses])
(note 343 342 344 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 344 343 346 31 (set (reg:SI 0 ax [orig:133 NR_HD.13_51 ] [133])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])) "drivers/blk_drv/hd.c":380:27 75 {*movsi_internal}
     (nil))
(insn 346 344 347 31 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 24 [0x18])) [11 drive+0 S4 A32])
            (reg:SI 0 ax [orig:133 NR_HD.13_51 ] [133]))) "drivers/blk_drv/hd.c":380:27 11 {*cmpsi_1}
     (nil))
(jump_insn 347 346 348 31 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 345)
            (pc))) "drivers/blk_drv/hd.c":380:27 806 {*jcc}
     (nil)
 -> 345)
(note 348 347 349 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 349 348 350 32 (set (reg:SI 0 ax [orig:134 NR_HD.14_52 ] [134])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])) "drivers/blk_drv/hd.c":398:9 75 {*movsi_internal}
     (nil))
(insn 350 349 351 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:134 NR_HD.14_52 ] [134])
            (const_int 0 [0]))) "drivers/blk_drv/hd.c":398:8 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 351 350 352 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 374)
            (pc))) "drivers/blk_drv/hd.c":398:8 806 {*jcc}
     (nil)
 -> 374)
(note 352 351 353 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 353 352 356 33 (set (reg:SI 0 ax [orig:135 NR_HD.16_53 ] [135])
        (mem/c:SI (plus:SI (reg:SI 3 bx [82])
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("NR_HD") [flags 0x2]  <var_decl 0x77333611abd0 NR_HD>)
                        ] UNSPEC_GOTOFF))) [11 NR_HD+0 S4 A32])) "drivers/blk_drv/hd.c":399:52 75 {*movsi_internal}
     (nil))
(insn 356 353 357 33 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:135 NR_HD.16_53 ] [135])
            (const_int 1 [0x1]))) "drivers/blk_drv/hd.c":399:9 11 {*cmpsi_1}
     (nil))
(jump_insn 357 356 358 33 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 362)
            (pc))) "drivers/blk_drv/hd.c":399:9 806 {*jcc}
     (nil)
 -> 362)
(note 358 357 359 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 359 358 408 34 (set (reg/f:SI 0 ax [orig:137 iftmp.15_62 ] [137])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC14") [flags 0x2]  <var_decl 0x773335e06480 *.LC14>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":399:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC14") [flags 0x2]  <var_decl 0x773335e06480 *.LC14>)
        (nil)))
(jump_insn 408 359 409 34 (set (pc)
        (label_ref 365)) 807 {jump}
     (nil)
 -> 365)
(barrier 409 408 362)
(code_label 362 409 363 35 87 (nil) [1 uses])
(note 363 362 364 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 364 363 365 35 (set (reg/f:SI 0 ax [orig:137 iftmp.15_62 ] [137])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC12") [flags 0x2]  <var_decl 0x773335e06360 *.LC12>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":399:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC12") [flags 0x2]  <var_decl 0x773335e06360 *.LC12>)
        (nil)))
(code_label 365 364 366 36 88 (nil) [1 uses])
(note 366 365 367 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 367 366 368 36 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":399:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 368 367 369 36 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [orig:137 iftmp.15_62 ] [137])) "drivers/blk_drv/hd.c":399:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 369 368 370 36 (set (reg/f:SI 0 ax [232])
        (plus:SI (reg:SI 3 bx [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC15") [flags 0x2]  <var_decl 0x773335e06510 *.LC15>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":399:9 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC15") [flags 0x2]  <var_decl 0x773335e06510 *.LC15>)
        (nil)))
(insn 370 369 372 36 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 0 ax [232])) "drivers/blk_drv/hd.c":399:9 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 372 370 373 36 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printk") [flags 0x41]  <function_decl 0x773336118900 printk>) [0 printk S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":399:9 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 373 372 374 36 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":399:9 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 374 373 375 37 86 (nil) [1 uses])
(note 375 374 377 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(call_insn 377 375 379 37 (call (mem:QI (symbol_ref:SI ("rd_load") [flags 0x41]  <function_decl 0x77333613e100 rd_load>) [0 rd_load S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":401:5 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(call_insn 379 377 380 37 (call (mem:QI (symbol_ref:SI ("mount_root") [flags 0x41]  <function_decl 0x773336115b00 mount_root>) [0 mount_root S1 A8])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":403:5 812 {*call}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 380 379 381 37 (set (reg:SI 0 ax [orig:136 _61 ] [136])
        (const_int 0 [0])) "drivers/blk_drv/hd.c":407:12 75 {*movsi_internal}
     (nil))
(code_label 381 380 382 38 67 (nil) [1 uses])
(note 382 381 388 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 388 382 411 38 (use (reg/i:SI 0 ax)) "drivers/blk_drv/hd.c":408:1 -1
     (nil))
(note 411 388 0 NOTE_INSN_DELETED)

;; Function unexpected_hd_interrupt (unexpected_hd_interrupt, funcdef_no=17, decl_uid=1518, cgraph_uid=18, symbol_order=23)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =r {*set_got}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 5:  (0) =rm  (1) %0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 6:  (0) =r  (1) Ts {*leasi} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) =<  (1) ri*m {*pushsi2} (sp_off=-12)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 9:  (1) lBwBz {*call_value} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 10:  (0) =rm  (1) %0  (2) re {*addsi_1} (sp_off=-16)
	   Spilling non-eliminable hard regs: 7

********** Inheritance #1: **********

EBB 2 3

********** Pseudo live ranges #1: **********

  BB 3
   Insn 14: point = 0, n_alt = -1
  BB 2
   Insn 10: point = 0, n_alt = 0
   Insn 9: point = 0, n_alt = 0
   Insn 8: point = 0, n_alt = -2
   Insn 7: point = 1, n_alt = 0
   Insn 6: point = 2, n_alt = 0
   Insn 5: point = 3, n_alt = 0
   Insn 15: point = 3, n_alt = 0
 r82: [0..3]
 r83: [1..2]
Compressing live ranges: from 4 to 2 - 50%
Ranges after the compression:
 r82: [0..1]
 r83: [0..1]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 7
	   Spilling non-eliminable hard regs: 7
New elimination table:
Can eliminate 16 to 7 (offset=16, prev_offset=16)
Can eliminate 16 to 6 (offset=4, prev_offset=0)
Can eliminate 19 to 7 (offset=0, prev_offset=0)
Can eliminate 19 to 6 (offset=-12, prev_offset=0)
changing reg in insn 15
changing reg in insn 8
changing reg in insn 6
changing reg in insn 6
changing reg in insn 7
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 9.


unexpected_hd_interrupt

Dataflow summary:
;;  fully invalidated by EH 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 40 [r12] 41 [r13] 42 [r14] 43 [r15] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [xmm16] 53 [xmm17] 54 [xmm18] 55 [xmm19] 56 [xmm20] 57 [xmm21] 58 [xmm22] 59 [xmm23] 60 [xmm24] 61 [xmm25] 62 [xmm26] 63 [xmm27] 64 [xmm28] 65 [xmm29] 66 [xmm30] 67 [xmm31] 68 [k0] 69 [k1] 70 [k2] 71 [k3] 72 [k4] 73 [k5] 74 [k6] 75 [k7]
;;  hardware regs used 	
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 17 [flags]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={1d,1u} r7={4d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={4d} r18={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} 
;;    total ref usage 95{82d,13u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 15 3 2 2 (parallel [
            (set (reg:SI 0 ax [82])
                (unspec:SI [
                        (const_int 0 [0])
                    ] UNSPEC_SET_GOT))
            (clobber (reg:CC 17 flags))
        ]) 846 {*set_got}
     (expr_list:REG_CFA_FLUSH_QUEUE (nil)
        (nil)))
(note 2 15 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":412:5 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
        (nil)))
(insn 6 5 7 2 (set (reg/f:SI 1 dx [83])
        (plus:SI (reg:SI 0 ax [82])
            (const:SI (unspec:SI [
                        (symbol_ref/f:SI ("*.LC16") [flags 0x2]  <var_decl 0x773336193510 *.LC16>)
                    ] UNSPEC_GOTOFF)))) "drivers/blk_drv/hd.c":412:5 205 {*leasi}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC16") [flags 0x2]  <var_decl 0x773336193510 *.LC16>)
        (nil)))
(insn 7 6 8 2 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [5  S4 A32])
        (reg/f:SI 1 dx [83])) "drivers/blk_drv/hd.c":412:5 54 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 3 bx)
        (reg:SI 0 ax [82])) "drivers/blk_drv/hd.c":412:5 75 {*movsi_internal}
     (nil))
(call_insn 9 8 10 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printk") [flags 0x41]  <function_decl 0x773336118900 printk>) [0 printk S1 A8])
            (const_int 16 [0x10]))) "drivers/blk_drv/hd.c":412:5 823 {*call_value}
     (nil)
    (expr_list (use (reg:SI 3 bx))
        (nil)))
(insn 10 9 13 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) "drivers/blk_drv/hd.c":412:5 209 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(note 13 10 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (const_int 0 [0]) "drivers/blk_drv/hd.c":413:1 843 {nop}
     (nil))
(note 16 14 0 NOTE_INSN_DELETED)
