vlib work
vlog data_plane_rx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:19 on Feb 12,2020
# vlog -reportprogress 300 data_plane_rx.sv 
# -- Compiling module ALU
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_rx
# 
# Top level modules:
# 	data_plane_rx
# End time: 16:12:19 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog data_plane_rx_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:22 on Feb 12,2020
# vlog -reportprogress 300 data_plane_rx_tb.sv 
# -- Compiling module data_plane_rx_tb
# 
# Top level modules:
# 	data_plane_rx_tb
# End time: 16:12:22 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim data_plane_rx_tb
# vsim data_plane_rx_tb 
# Start time: 16:12:26 on Feb 12,2020
# Loading sv_std.std
# Loading work.data_plane_rx_tb
# Loading work.data_plane_rx
# Loading work.multiplexer
# Loading work.register
# Loading work.ALU
# Loading work.RAM
exit
# End time: 16:12:36 on Feb 12,2020, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
