<?xml version="1.0" encoding="us-ascii"?>

<fileSet version="1" anchorPath="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp" xsi:schemaLocation="http://cypress.com/xsd/cypathdictionary cypathdictionary.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://cypress.com/xsd/cypathdictionary">
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cyfitter_cfg.h" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cyfitter_cfg.c" value="SOURCE_C;CortexM0;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cybootloader.icf" value="OTHER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cybootloader.c" value="SOURCE_C;CortexM0;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cymetadata.c" value="SOURCE_C;CortexM0;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cydevice_trm.h" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cydevicegnu_trm.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cydevicerv_trm.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cydeviceiar_trm.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cyfittergnu.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cyfitterrv.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cyfitteriar.inc" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cyfitter.h" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cydisabledsheets.h" value="HEADER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart.c" value="SOURCE_C;CortexM0;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_SPI_UART.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_SPI_UART.c" value="SOURCE_C;CortexM0;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_SPI_UART_INT.c" value="SOURCE_C;CortexM0;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_PM.c" value="SOURCE_C;CortexM0;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_UART.c" value="SOURCE_C;CortexM0;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_BOOT.c" value="SOURCE_C;CortexM0;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_UART_BOOT.c" value="SOURCE_C;CortexM0;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_PINS.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_SPI_UART_PVT.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_PVT.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_BOOT.h" value="HEADER;;;;;uart" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\bootloadable.c" value="SOURCE_C;CortexM0;;;;bootloadable" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\bootloadable.h" value="HEADER;;;;;bootloadable" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm1.c" value="SOURCE_C;CortexM0;;;;pwm1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm1.h" value="HEADER;;;;;pwm1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm1_PM.c" value="SOURCE_C;CortexM0;;;;pwm1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\clock.c" value="SOURCE_C;CortexM0;;;;clock" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\clock.h" value="HEADER;;;;;clock" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_1.c" value="SOURCE_C;CortexM0;;;;pwm_1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_1.h" value="HEADER;;;;;pwm_1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_1_aliases.h" value="HEADER;;;;;pwm_1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_1_PM.c" value="SOURCE_C;CortexM0;;;;pwm_1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm2.c" value="SOURCE_C;CortexM0;;;;pwm2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm2.h" value="HEADER;;;;;pwm2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm2_PM.c" value="SOURCE_C;CortexM0;;;;pwm2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_2.c" value="SOURCE_C;CortexM0;;;;pwm_2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_2.h" value="HEADER;;;;;pwm_2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_2_aliases.h" value="HEADER;;;;;pwm_2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_2_PM.c" value="SOURCE_C;CortexM0;;;;pwm_2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm3.c" value="SOURCE_C;CortexM0;;;;pwm3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm3.h" value="HEADER;;;;;pwm3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm3_PM.c" value="SOURCE_C;CortexM0;;;;pwm3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_3.c" value="SOURCE_C;CortexM0;;;;pwm_3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_3.h" value="HEADER;;;;;pwm_3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_3_aliases.h" value="HEADER;;;;;pwm_3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_3_PM.c" value="SOURCE_C;CortexM0;;;;pwm_3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm4.c" value="SOURCE_C;CortexM0;;;;pwm4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm4.h" value="HEADER;;;;;pwm4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm4_PM.c" value="SOURCE_C;CortexM0;;;;pwm4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_4.c" value="SOURCE_C;CortexM0;;;;pwm_4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_4.h" value="HEADER;;;;;pwm_4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_4_aliases.h" value="HEADER;;;;;pwm_4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\pwm_4_PM.c" value="SOURCE_C;CortexM0;;;;pwm_4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in0_adc.c" value="SOURCE_C;CortexM0;;;;in0_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in0_adc.h" value="HEADER;;;;;in0_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in0_adc_aliases.h" value="HEADER;;;;;in0_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in0_adc_PM.c" value="SOURCE_C;CortexM0;;;;in0_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\amux.c" value="SOURCE_C;CortexM0;;;;amux" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\amux.h" value="HEADER;;;;;amux" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\adc.c" value="SOURCE_C;CortexM0;;;;adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\adc.h" value="HEADER;;;;;adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\adc_PM.c" value="SOURCE_C;CortexM0;;;;adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\adc_INT.c" value="SOURCE_C;CortexM0;;;;adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in1_adc.c" value="SOURCE_C;CortexM0;;;;in1_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in1_adc.h" value="HEADER;;;;;in1_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in1_adc_aliases.h" value="HEADER;;;;;in1_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in1_adc_PM.c" value="SOURCE_C;CortexM0;;;;in1_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in2_adc.c" value="SOURCE_C;CortexM0;;;;in2_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in2_adc.h" value="HEADER;;;;;in2_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in2_adc_aliases.h" value="HEADER;;;;;in2_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in2_adc_PM.c" value="SOURCE_C;CortexM0;;;;in2_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in3_adc.c" value="SOURCE_C;CortexM0;;;;in3_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in3_adc.h" value="HEADER;;;;;in3_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in3_adc_aliases.h" value="HEADER;;;;;in3_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\in3_adc_PM.c" value="SOURCE_C;CortexM0;;;;in3_adc" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\sw1.c" value="SOURCE_C;CortexM0;;;;sw1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\sw1.h" value="HEADER;;;;;sw1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\sw1_aliases.h" value="HEADER;;;;;sw1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\sw1_PM.c" value="SOURCE_C;CortexM0;;;;sw1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\led1.c" value="SOURCE_C;CortexM0;;;;led1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\led1.h" value="HEADER;;;;;led1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\led1_aliases.h" value="HEADER;;;;;led1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\led1_PM.c" value="SOURCE_C;CortexM0;;;;led1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di0.c" value="SOURCE_C;CortexM0;;;;di0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di0.h" value="HEADER;;;;;di0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di0_aliases.h" value="HEADER;;;;;di0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di0_PM.c" value="SOURCE_C;CortexM0;;;;di0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do0.c" value="SOURCE_C;CortexM0;;;;do0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do0.h" value="HEADER;;;;;do0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do0_aliases.h" value="HEADER;;;;;do0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do0_PM.c" value="SOURCE_C;CortexM0;;;;do0" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di1.c" value="SOURCE_C;CortexM0;;;;di1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di1.h" value="HEADER;;;;;di1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di1_aliases.h" value="HEADER;;;;;di1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di1_PM.c" value="SOURCE_C;CortexM0;;;;di1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do1.c" value="SOURCE_C;CortexM0;;;;do1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do1.h" value="HEADER;;;;;do1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do1_aliases.h" value="HEADER;;;;;do1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do1_PM.c" value="SOURCE_C;CortexM0;;;;do1" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di2.c" value="SOURCE_C;CortexM0;;;;di2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di2.h" value="HEADER;;;;;di2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di2_aliases.h" value="HEADER;;;;;di2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di2_PM.c" value="SOURCE_C;CortexM0;;;;di2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do2.c" value="SOURCE_C;CortexM0;;;;do2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do2.h" value="HEADER;;;;;do2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do2_aliases.h" value="HEADER;;;;;do2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do2_PM.c" value="SOURCE_C;CortexM0;;;;do2" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di3.c" value="SOURCE_C;CortexM0;;;;di3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di3.h" value="HEADER;;;;;di3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di3_aliases.h" value="HEADER;;;;;di3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di3_PM.c" value="SOURCE_C;CortexM0;;;;di3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do3.c" value="SOURCE_C;CortexM0;;;;do3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do3.h" value="HEADER;;;;;do3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do3_aliases.h" value="HEADER;;;;;do3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do3_PM.c" value="SOURCE_C;CortexM0;;;;do3" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di4.c" value="SOURCE_C;CortexM0;;;;di4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di4.h" value="HEADER;;;;;di4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di4_aliases.h" value="HEADER;;;;;di4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di4_PM.c" value="SOURCE_C;CortexM0;;;;di4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do4.c" value="SOURCE_C;CortexM0;;;;do4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do4.h" value="HEADER;;;;;do4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do4_aliases.h" value="HEADER;;;;;do4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do4_PM.c" value="SOURCE_C;CortexM0;;;;do4" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di5.c" value="SOURCE_C;CortexM0;;;;di5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di5.h" value="HEADER;;;;;di5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di5_aliases.h" value="HEADER;;;;;di5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di5_PM.c" value="SOURCE_C;CortexM0;;;;di5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do5.c" value="SOURCE_C;CortexM0;;;;do5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do5.h" value="HEADER;;;;;do5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do5_aliases.h" value="HEADER;;;;;do5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do5_PM.c" value="SOURCE_C;CortexM0;;;;do5" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di6.c" value="SOURCE_C;CortexM0;;;;di6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di6.h" value="HEADER;;;;;di6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di6_aliases.h" value="HEADER;;;;;di6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di6_PM.c" value="SOURCE_C;CortexM0;;;;di6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do6.c" value="SOURCE_C;CortexM0;;;;do6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do6.h" value="HEADER;;;;;do6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do6_aliases.h" value="HEADER;;;;;do6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do6_PM.c" value="SOURCE_C;CortexM0;;;;do6" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di7.c" value="SOURCE_C;CortexM0;;;;di7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di7.h" value="HEADER;;;;;di7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di7_aliases.h" value="HEADER;;;;;di7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di7_PM.c" value="SOURCE_C;CortexM0;;;;di7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do7.c" value="SOURCE_C;CortexM0;;;;do7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do7.h" value="HEADER;;;;;do7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do7_aliases.h" value="HEADER;;;;;do7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do7_PM.c" value="SOURCE_C;CortexM0;;;;do7" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di8.c" value="SOURCE_C;CortexM0;;;;di8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di8.h" value="HEADER;;;;;di8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di8_aliases.h" value="HEADER;;;;;di8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di8_PM.c" value="SOURCE_C;CortexM0;;;;di8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do8.c" value="SOURCE_C;CortexM0;;;;do8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do8.h" value="HEADER;;;;;do8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do8_aliases.h" value="HEADER;;;;;do8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do8_PM.c" value="SOURCE_C;CortexM0;;;;do8" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di9.c" value="SOURCE_C;CortexM0;;;;di9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di9.h" value="HEADER;;;;;di9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di9_aliases.h" value="HEADER;;;;;di9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di9_PM.c" value="SOURCE_C;CortexM0;;;;di9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do9.c" value="SOURCE_C;CortexM0;;;;do9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do9.h" value="HEADER;;;;;do9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do9_aliases.h" value="HEADER;;;;;do9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do9_PM.c" value="SOURCE_C;CortexM0;;;;do9" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di10.c" value="SOURCE_C;CortexM0;;;;di10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di10.h" value="HEADER;;;;;di10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di10_aliases.h" value="HEADER;;;;;di10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\di10_PM.c" value="SOURCE_C;CortexM0;;;;di10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do10.c" value="SOURCE_C;CortexM0;;;;do10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do10.h" value="HEADER;;;;;do10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do10_aliases.h" value="HEADER;;;;;do10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\do10_PM.c" value="SOURCE_C;CortexM0;;;;do10" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_SCBCLK.c" value="SOURCE_C;CortexM0;;;;uart_SCBCLK" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_SCBCLK.h" value="HEADER;;;;;uart_SCBCLK" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_tx.c" value="SOURCE_C;CortexM0;;;;uart_tx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_tx.h" value="HEADER;;;;;uart_tx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_tx_aliases.h" value="HEADER;;;;;uart_tx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_tx_PM.c" value="SOURCE_C;CortexM0;;;;uart_tx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_rx.c" value="SOURCE_C;CortexM0;;;;uart_rx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_rx.h" value="HEADER;;;;;uart_rx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_rx_aliases.h" value="HEADER;;;;;uart_rx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\uart_rx_PM.c" value="SOURCE_C;CortexM0;;;;uart_rx" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\adc_IRQ.c" value="SOURCE_C;CortexM0;;;;adc_IRQ" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\adc_IRQ.h" value="HEADER;;;;;adc_IRQ" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\adc_intClock.c" value="SOURCE_C;CortexM0;;;;adc_intClock" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\adc_intClock.h" value="HEADER;;;;;adc_intClock" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cm0gcc.ld" value="LINKER_SCRIPT;;;b98f980c-3bd1-4fc7-a887-c56a20a46fdd;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\Cm0RealView.scat" value="LINKER_SCRIPT;;;fdb8e1ae-f83a-46cf-9446-1d703716f38a;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\Cm0Start.c" value="SOURCE_C;CortexM0;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\core_cm0.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\core_cm0_psoc4.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\CyBootAsmRv.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;fdb8e1ae-f83a-46cf-9446-1d703716f38a;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\CyFlash.c" value="SOURCE_C;CortexM0;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\CyFlash.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\CyLib.c" value="SOURCE_C;CortexM0;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\CyLib.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cyPm.c" value="SOURCE_C;CortexM0;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cyPm.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cytypes.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cyutils.c" value="SOURCE_C;CortexM0;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cypins.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\core_cmFunc.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\core_cmInstr.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\Cm0Iar.icf" value="LINKER_SCRIPT;;;e9305a93-d091-4da5-bdc7-2813049dcdbf;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\CyBootAsmIar.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;e9305a93-d091-4da5-bdc7-2813049dcdbf;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cmsis_armcc.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cmsis_gcc.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cmsis_compiler.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\CyBootAsmGnu.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;b98f980c-3bd1-4fc7-a887-c56a20a46fdd;;cy_boot" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\CyLFClk.c" value="SOURCE_C;CortexM0;;;;cy_lfclk" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\CyLFClk.h" value="HEADER;;;;;cy_lfclk" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cy_em_eeprom.c" value="SOURCE_C;CortexM0;;;;Em_EEPROM_Dynamic" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cy_em_eeprom.h" value="HEADER;;;;;Em_EEPROM_Dynamic" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\project.h" value="OTHER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cycodeshareimport.ld" value="OTHER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cycodeshareexport.ld" value="OTHER;;;;;" />
  <file name="C:\aixt\aixt\ports\Cypress\CY8CKIT-049-42XX\examples\Config Gral 049.cydsn\codegentemp\cycodeshareimport.scat" value="OTHER;;;;;" />
</fileSet>