# æœ¯è¯­è¡¨ï¼ˆGlossaryï¼‰

**æ–‡æ¡£ç‰ˆæœ¬**: v1.0
**åˆ›å»ºæ—¥æœŸ**: 2026-01-18
**ç»´æŠ¤è€…**: OpenHW CI Team
**ç›®æ ‡è¯»è€…**: æ‰€æœ‰ CVA6 é¡¹ç›®å‚ä¸è€…

---

## æ–‡æ¡£ç›®çš„

æœ¬æ–‡æ¡£æä¾› **CVA6 CI/Regression ç›¸å…³æœ¯è¯­çš„å®Œæ•´ç´¢å¼•**ï¼ŒåŒ…æ‹¬ï¼š
- ğŸ“– CI/CD æœ¯è¯­ï¼ˆä¸­è‹±æ–‡å¯¹ç…§ï¼‰
- ğŸ”§ RISC-V æœ¯è¯­
- ğŸ’» CVA6 ç‰¹å®šæœ¯è¯­
- ğŸ› ï¸ å·¥å…·å’Œå‘½ä»¤é€ŸæŸ¥

---

## ç›®å½•

1. [CI/CD æœ¯è¯­](#ä¸€cicd-æœ¯è¯­)
2. [RISC-V æœ¯è¯­](#äºŒrisc-v-æœ¯è¯­)
3. [CVA6 æ¶æ„æœ¯è¯­](#ä¸‰cva6-æ¶æ„æœ¯è¯­)
4. [æµ‹è¯•å’ŒéªŒè¯æœ¯è¯­](#å››æµ‹è¯•å’ŒéªŒè¯æœ¯è¯­)
5. [å·¥å…·å’Œä»¿çœŸå™¨](#äº”å·¥å…·å’Œä»¿çœŸå™¨)
6. [å‘½ä»¤å’Œè„šæœ¬](#å…­å‘½ä»¤å’Œè„šæœ¬)
7. [ç¼©å†™è¯ç´¢å¼•](#ä¸ƒç¼©å†™è¯ç´¢å¼•)

---

## ä¸€ã€CI/CD æœ¯è¯­

### A

**Artifact** (äº§ç‰©)
- **å®šä¹‰**: CI pipeline ç”Ÿæˆçš„æ–‡ä»¶ï¼Œå¦‚ç¼–è¯‘çš„äºŒè¿›åˆ¶ã€æµ‹è¯•æ—¥å¿—ã€coverage æŠ¥å‘Š
- **ç¤ºä¾‹**: `test_results.xml`, `coverage.ucdb`, `verilator_binary.tar.gz`
- **ä½¿ç”¨**: GitLab/GitHub Actions çš„ artifacts åŠŸèƒ½

**Assertion** (æ–­è¨€)
- **å®šä¹‰**: RTL ä»£ç ä¸­çš„æ£€æŸ¥è¯­å¥ï¼Œç”¨äºéªŒè¯è®¾è®¡ä¸å˜å¼
- **ç¤ºä¾‹**: `assert (lsu_valid && lsu_ready) || !lsu_req`
- **ç”¨é€”**: åœ¨ä»¿çœŸæ—¶æ•è·è®¾è®¡è¿è§„

**ASIC** (Application-Specific Integrated Circuitï¼Œä¸“ç”¨é›†æˆç”µè·¯)
- **å®šä¹‰**: ä¸ºç‰¹å®šåº”ç”¨è®¾è®¡çš„èŠ¯ç‰‡
- **å¯¹æ¯”**: FPGAï¼ˆå¯é‡ç¼–ç¨‹ï¼‰vs ASICï¼ˆå›ºå®šåŠŸèƒ½ï¼‰

---

### B

**Benchmark** (åŸºå‡†æµ‹è¯•)
- **å®šä¹‰**: æ ‡å‡†åŒ–çš„æ€§èƒ½æµ‹è¯•ç¨‹åº
- **ç¤ºä¾‹**: CoreMark, Dhrystone, SPEC CPU
- **ç”¨é€”**: è¯„ä¼° CPU æ€§èƒ½ï¼Œæ£€æµ‹æ€§èƒ½å›å½’

**Bisect** (äºŒåˆ†æŸ¥æ‰¾)
- **å®šä¹‰**: Git bisectï¼Œé€šè¿‡äºŒåˆ†æ³•æ‰¾åˆ°å¼•å…¥ bug çš„ commit
- **å‘½ä»¤**: `git bisect start/good/bad`
- **ç”¨é€”**: å›å½’é—®é¢˜å®šä½

**Branch Coverage** (åˆ†æ”¯è¦†ç›–ç‡)
- **å®šä¹‰**: ä»£ç ä¸­æ‰€æœ‰åˆ†æ”¯ï¼ˆif/elseï¼‰è¢«æ‰§è¡Œçš„æ¯”ä¾‹
- **è®¡ç®—**: (æ‰§è¡Œçš„åˆ†æ”¯æ•° / æ€»åˆ†æ”¯æ•°) Ã— 100%
- **ç›®æ ‡**: CVA6 ç›®æ ‡ >85%

---

### C

**Cache** (ç¼“å­˜)
- **CI ä¸Šä¸‹æ–‡**: ä¿å­˜ç¼–è¯‘å¥½çš„å·¥å…·é“¾ã€ä¾èµ–ï¼ŒåŠ é€Ÿ CI
- **ç¤ºä¾‹**: GitHub Actions cacheï¼ŒGitLab CI cache
- **é”®ï¼ˆKeyï¼‰**: åŸºäºæ–‡ä»¶ hashï¼Œå¦‚ `${{ hashFiles('Makefile') }}`

**CI (Continuous Integrationï¼ŒæŒç»­é›†æˆ)**
- **å®šä¹‰**: è‡ªåŠ¨åŒ–åœ°é¢‘ç¹é›†æˆä»£ç å˜æ›´å¹¶è¿è¡Œæµ‹è¯•
- **ç›®çš„**: å°½æ—©å‘ç°é›†æˆé—®é¢˜
- **å·¥å…·**: GitLab CI, GitHub Actions, Jenkins

**CD (Continuous Deployment/Deliveryï¼ŒæŒç»­éƒ¨ç½²/äº¤ä»˜)**
- **å®šä¹‰**: è‡ªåŠ¨åŒ–åœ°å°†ä»£ç éƒ¨ç½²åˆ°ç”Ÿäº§ç¯å¢ƒ
- **åŒºåˆ«**: Deliveryï¼ˆæ‰‹åŠ¨æ‰¹å‡†ï¼‰vs Deploymentï¼ˆå…¨è‡ªåŠ¨ï¼‰

**Code Coverage** (ä»£ç è¦†ç›–ç‡)
- **å®šä¹‰**: æµ‹è¯•æ‰§è¡Œçš„ä»£ç è¡Œæ•°å æ€»ä»£ç çš„æ¯”ä¾‹
- **ç±»å‹**: Line, Branch, FSM, Toggle, Functional
- **ç›®æ ‡**: CVA6 ç›®æ ‡ >90% line coverage

**Coverage Closure** (è¦†ç›–ç‡é—­ç¯)
- **å®šä¹‰**: é€šè¿‡æ·»åŠ æµ‹è¯•è¾¾åˆ° coverage ç›®æ ‡çš„è¿‡ç¨‹
- **æ­¥éª¤**: åˆ†ææœªè¦†ç›–ä»£ç  â†’ ç¼–å†™æµ‹è¯• â†’ éªŒè¯è¦†ç›–ç‡æå‡

---

### D

**Dashboard** (ä»ªè¡¨æ¿)
- **å®šä¹‰**: å¯è§†åŒ– CI çŠ¶æ€å’ŒæŒ‡æ ‡çš„ Web ç•Œé¢
- **å†…å®¹**: æµ‹è¯•é€šè¿‡ç‡ã€coverage è¶‹åŠ¿ã€å¤±è´¥æµ‹è¯•ç»Ÿè®¡
- **å·¥å…·**: Grafana, GitLab Pages, GitHub Pages

**DUT (Design Under Testï¼Œè¢«æµ‹è®¾è®¡)**
- **å®šä¹‰**: æ­£åœ¨æµ‹è¯•çš„ RTL è®¾è®¡
- **CVA6 ä¸Šä¸‹æ–‡**: CVA6 CPU core

**DV (Design Verificationï¼Œè®¾è®¡éªŒè¯)**
- **å®šä¹‰**: éªŒè¯ RTL è®¾è®¡åŠŸèƒ½æ­£ç¡®æ€§çš„è¿‡ç¨‹
- **æ–¹æ³•**: ä»¿çœŸã€å½¢å¼éªŒè¯ã€FPGA åŸå‹

---

### E

**Escalation** (å‡çº§)
- **å®šä¹‰**: å°†é—®é¢˜å‡çº§åˆ°æ›´é«˜çº§åˆ«çš„æ”¯æŒ
- **è§¦å‘**: æ— æ³•è‡ªè¡Œè§£å†³ï¼Œå½±å“é¢å¤§ï¼Œä¼˜å…ˆçº§é«˜
- **æµç¨‹**: è§ [06_ci_triage_playbook.md](./06_ci_triage_playbook.md) Â§ 5

---

### F

**Flaky Test** (ä¸ç¨³å®šæµ‹è¯•)
- **å®šä¹‰**: åŒæ ·çš„ä»£ç ï¼Œæœ‰æ—¶ PASS æœ‰æ—¶ FAIL çš„æµ‹è¯•
- **åŸå› **: Timing ç«äº‰ã€éšæœºç§å­ã€èµ„æºç«äº‰
- **å¤„ç†**: å›ºå®šéšæœºç§å­ã€å¢åŠ è¶…æ—¶ã€æ ‡è®°ä¸º known failure

**FSM (Finite State Machineï¼Œæœ‰é™çŠ¶æ€æœº)**
- **å®šä¹‰**: ç”±çŠ¶æ€å’ŒçŠ¶æ€è½¬ç§»ç»„æˆçš„æ¨¡å‹
- **Coverage**: FSM coverage è¡¡é‡æ‰€æœ‰çŠ¶æ€å’Œè½¬ç§»æ˜¯å¦è¢«è®¿é—®
- **ç›®æ ‡**: CVA6 ç›®æ ‡ >95%

**Functional Coverage** (åŠŸèƒ½è¦†ç›–ç‡)
- **å®šä¹‰**: åŠŸèƒ½ç‚¹è¢«æµ‹è¯•åˆ°çš„æ¯”ä¾‹
- **å®šä¹‰æ–¹å¼**: SystemVerilog covergroup
- **vs Code Coverage**: Functional å…³æ³¨"åšäº†ä»€ä¹ˆ"ï¼ŒCode å…³æ³¨"æ‰§è¡Œäº†å“ªäº›è¡Œ"

---

### G

**GitLab CI**
- **å®šä¹‰**: GitLab å†…ç½®çš„ CI/CD ç³»ç»Ÿ
- **é…ç½®æ–‡ä»¶**: `.gitlab-ci.yml`
- **ç‰¹ç‚¹**: å¼ºå¤§çš„ pipeline ç®¡ç†ï¼Œé€‚åˆå¤æ‚æµç¨‹

**GitHub Actions**
- **å®šä¹‰**: GitHub å†…ç½®çš„ CI/CD ç³»ç»Ÿ
- **é…ç½®æ–‡ä»¶**: `.github/workflows/*.yml`
- **ç‰¹ç‚¹**: ç®€å•æ˜“ç”¨ï¼Œç¤¾åŒº actions ä¸°å¯Œ

---

### J

**Job**
- **å®šä¹‰**: CI pipeline ä¸­çš„ä¸€ä¸ªæ‰§è¡Œå•å…ƒ
- **ç¤ºä¾‹**: `build-riscv-tests`, `execute-riscv64-tests`
- **å¹¶è¡Œ**: å¤šä¸ª jobs å¯ä»¥å¹¶è¡Œè¿è¡Œ

**JUnit XML**
- **å®šä¹‰**: æ ‡å‡†çš„æµ‹è¯•ç»“æœæ ¼å¼
- **ç”¨é€”**: GitLab/GitHub å¯ä»¥è§£æå¹¶æ˜¾ç¤ºæµ‹è¯•ç»“æœ
- **æ ¼å¼**: `<testsuites><testsuite><testcase>...</testcase></testsuite></testsuites>`

---

### L

**License**
- **ç±»å‹**: å¼€æºï¼ˆMIT, BSD, GPLï¼‰vs å•†ä¸šï¼ˆVCS, Questaï¼‰
- **ç®¡ç†**: FlexLM license server
- **æ£€æŸ¥**: `lmstat -a -c $LM_LICENSE_FILE`

**Line Coverage** (è¡Œè¦†ç›–ç‡)
- **å®šä¹‰**: è¢«æ‰§è¡Œçš„ä»£ç è¡Œæ•° / æ€»ä»£ç è¡Œæ•°
- **ç›®æ ‡**: CVA6 ç›®æ ‡ >90%

**Lint**
- **å®šä¹‰**: é™æ€ä»£ç æ£€æŸ¥å·¥å…·
- **åŠŸèƒ½**: æ£€æµ‹è¯­æ³•é”™è¯¯ã€é£æ ¼é—®é¢˜ã€æ½œåœ¨ bug
- **å·¥å…·**: Verilator --lint-only, Synopsys SpyGlass

---

### M

**Matrix** (çŸ©é˜µ)
- **å®šä¹‰**: GitHub Actions/GitLab CI çš„å¹¶è¡Œæµ‹è¯•ç­–ç•¥
- **ç¤ºä¾‹**: `matrix: {config: [A, B], test: [X, Y]}` ç”Ÿæˆ A-X, A-Y, B-X, B-Y 4 ä¸ª jobs
- **ç”¨é€”**: å¤šé…ç½®å¹¶è¡Œæµ‹è¯•

**MTTR (Mean Time To Repairï¼Œå¹³å‡ä¿®å¤æ—¶é—´)**
- **å®šä¹‰**: ä» CI å¤±è´¥åˆ°ä¿®å¤çš„å¹³å‡æ—¶é—´
- **ç›®æ ‡**: <24 å°æ—¶
- **æå‡æ–¹æ³•**: è‡ªåŠ¨åŒ–è¯Šæ–­ã€æ¸…æ™°çš„é”™è¯¯ä¿¡æ¯

---

### N

**Nightly Regression** (æ¯æ™šå›å½’)
- **å®šä¹‰**: æ¯å¤©è‡ªåŠ¨è¿è¡Œçš„å®Œæ•´æµ‹è¯•é›†
- **æ—¶é—´**: é€šå¸¸åœ¨å¤œé—´ï¼ˆ00:00ï¼‰è¿è¡Œ
- **æµ‹è¯•æ•°**: CVA6 ~800 tests, 4-6 å°æ—¶

---

### P

**Pipeline**
- **å®šä¹‰**: CI ç³»ç»Ÿçš„æ‰§è¡Œæµç¨‹ï¼Œç”±å¤šä¸ª stages/jobs ç»„æˆ
- **ç¤ºä¾‹**: setup â†’ build â†’ test â†’ report
- **çŠ¶æ€**: pending, running, success, failed

**PR (Pull Requestï¼Œæ‹‰å–è¯·æ±‚)**
- **GitHub æœ¯è¯­**: PR
- **GitLab æœ¯è¯­**: MR (Merge Request)
- **ç”¨é€”**: ä»£ç å®¡æŸ¥å’Œåˆå¹¶çš„æœºåˆ¶

---

### R

**Regression** (å›å½’)
- **å®šä¹‰**: æ–°ä»£ç ç ´åäº†åŸæœ¬å·¥ä½œçš„åŠŸèƒ½
- **æ£€æµ‹**: å›å½’æµ‹è¯•ï¼ˆé‡æ–°è¿è¡Œæ‰€æœ‰å†å²æµ‹è¯•ï¼‰
- **é¢„é˜²**: å®Œå–„çš„ CI ç³»ç»Ÿ

**Regression Test** (å›å½’æµ‹è¯•)
- **å®šä¹‰**: ç¡®ä¿æ–°ä»£ç ä¸ç ´åç°æœ‰åŠŸèƒ½çš„æµ‹è¯•
- **CVA6**: riscv-tests, riscv-arch-test

**Runner**
- **å®šä¹‰**: æ‰§è¡Œ CI jobs çš„æœºå™¨
- **ç±»å‹**: GitHub-hostedï¼ˆäº‘ç«¯ï¼‰vs Self-hostedï¼ˆè‡ªå»ºï¼‰
- **CVA6**: ä½¿ç”¨ self-hosted runnersï¼ˆéœ€è¦ VCS/Questa licenseï¼‰

---

### S

**Sanity Test** = **Smoke Test**

**SLA (Service Level Agreementï¼ŒæœåŠ¡ç­‰çº§åè®®)**
- **å®šä¹‰**: CI ç³»ç»Ÿæ‰¿è¯ºçš„æ€§èƒ½æŒ‡æ ‡
- **ç¤ºä¾‹**: PR smoke test <30 åˆ†é’Ÿï¼ˆP95ï¼‰
- **è¯¦è§**: [05_ci_contract.md](./05_ci_contract.md) Â§ 3

**Smoke Test** (å†’çƒŸæµ‹è¯•)
- **å®šä¹‰**: å¿«é€ŸéªŒè¯åŸºç¡€åŠŸèƒ½çš„æœ€å°æµ‹è¯•é›†
- **ç›®çš„**: å°½æ—©å‘ç°æ˜æ˜¾é—®é¢˜
- **CVA6**: ~50 tests, 20-30 åˆ†é’Ÿ

**Stage**
- **å®šä¹‰**: GitLab CI pipeline çš„é˜¶æ®µ
- **ç¤ºä¾‹**: setup â†’ light tests â†’ heavy tests â†’ report
- **é¡ºåº**: å‰ä¸€ä¸ª stage å®Œæˆåæ‰è¿è¡Œä¸‹ä¸€ä¸ª

---

### T

**Tandem Simulation** (ä¸²è”ä»¿çœŸ)
- **å®šä¹‰**: RTL å’Œ ISSï¼ˆå¦‚ Spikeï¼‰åŒæ—¶è¿è¡Œï¼Œé€å‘¨æœŸæ¯”å¯¹
- **ç›®çš„**: ç¡®ä¿ RTL å’Œ ISS è¡Œä¸ºä¸€è‡´
- **CVA6**: é€šè¿‡ RVFI æ¥å£å®ç°

**Testbench**
- **å®šä¹‰**: ç”¨äºé©±åŠ¨å’Œæ£€æŸ¥ DUT çš„æµ‹è¯•ç¯å¢ƒ
- **ç±»å‹**: APU testbenchï¼ˆè½»é‡ï¼‰vs UVM testbenchï¼ˆå®Œæ•´ï¼‰
- **CVA6**: `verif/tb/core/`

**Testlist**
- **å®šä¹‰**: YAML æ–‡ä»¶ï¼Œåˆ—å‡ºè¦è¿è¡Œçš„æµ‹è¯•
- **ä½ç½®**: `verif/tests/testlist_*.yaml`
- **å­—æ®µ**: test, iterations, rtl_test, iss, timeout

**Timeout** (è¶…æ—¶)
- **å®šä¹‰**: æµ‹è¯•è¿è¡Œæ—¶é—´è¶…è¿‡é˜ˆå€¼
- **åŸå› **: æ­»å¾ªç¯ã€æ€§èƒ½é—®é¢˜ã€å¡æ­»
- **å¤„ç†**: å¢åŠ è¶…æ—¶æ—¶é—´æˆ–ä¼˜åŒ–æµ‹è¯•

**Toggle Coverage** (ç¿»è½¬è¦†ç›–ç‡)
- **å®šä¹‰**: ä¿¡å·ä» 0â†’1 å’Œ 1â†’0 ç¿»è½¬çš„è¦†ç›–ç‡
- **ç”¨é€”**: æ£€æµ‹æœªä½¿ç”¨çš„ä¿¡å·ã€å¸¸æ•°ä¼˜åŒ–

---

### U

**Uptime**
- **å®šä¹‰**: ç³»ç»Ÿæ­£å¸¸è¿è¡Œæ—¶é—´å æ¯”
- **è®¡ç®—**: (æ­£å¸¸è¿è¡Œæ—¶é—´ / æ€»æ—¶é—´) Ã— 100%
- **ç›®æ ‡**: CIç³»ç»Ÿ 99% uptime

---

### W

**Weekly Regression** (æ¯å‘¨å›å½’)
- **å®šä¹‰**: æ¯å‘¨è¿è¡Œçš„æœ€å®Œæ•´æµ‹è¯•é›†
- **æ—¶é—´**: å‘¨æ—¥ 00:00
- **æµ‹è¯•æ•°**: CVA6 1200+ tests, 8-12 å°æ—¶
- **Coverage**: æ”¶é›† coverage

**Workflow**
- **å®šä¹‰**: GitHub Actions çš„ pipeline
- **é…ç½®æ–‡ä»¶**: `.github/workflows/*.yml`
- **è§¦å‘**: push, pull_request, schedule, workflow_dispatch

---

## äºŒã€RISC-V æœ¯è¯­

### A

**ABI (Application Binary Interfaceï¼Œåº”ç”¨äºŒè¿›åˆ¶æ¥å£)**
- **å®šä¹‰**: å®šä¹‰å‡½æ•°è°ƒç”¨ã€å¯„å­˜å™¨ä½¿ç”¨çº¦å®š
- **RISC-V ABIs**: `ilp32` (RV32), `lp64` (RV64), `lp64d` (RV64 + hard float)

**AMO (Atomic Memory Operationï¼ŒåŸå­å†…å­˜æ“ä½œ)**
- **æŒ‡ä»¤**: `amoadd.w`, `amoswap.d`, `lr.w`, `sc.d`
- **æ‰©å±•**: A æ‰©å±•ï¼ˆAtomicï¼‰
- **ç”¨é€”**: å¤šæ ¸åŒæ­¥ã€æ— é”æ•°æ®ç»“æ„

**APU (Application Processing Unitï¼Œåº”ç”¨å¤„ç†å•å…ƒ)**
- **CVA6 ä¸Šä¸‹æ–‡**: APU testbench = è½»é‡çº§ testbenchï¼Œä»…æµ‹è¯• CPU æ ¸å¿ƒ
- **vs UVM**: APU æ›´ç®€å•ï¼ŒUVM æ›´å®Œæ•´

**Arch Test** = **RISC-V Architecture Test**
- **æ¥æº**: https://github.com/riscv-non-isa/riscv-arch-test
- **ç”¨é€”**: éªŒè¯ RISC-V å®ç°ç¬¦åˆè§„èŒƒ

---

### C

**CSR (Control and Status Registerï¼Œæ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨)**
- **å®šä¹‰**: RISC-V ç‰¹æƒæ¶æ„çš„é…ç½®å’ŒçŠ¶æ€å¯„å­˜å™¨
- **ç¤ºä¾‹**: `mstatus`, `mtvec`, `mcause`, `mscratch`
- **è®¿é—®**: `csrrw`, `csrrs`, `csrrc`, `csrrwi`, `csrrsi`, `csrrci`

**CV-X-IF (Core-V eXtension Interface)**
- **å®šä¹‰**: CVA6 çš„è‡ªå®šä¹‰æ‰©å±•æ¥å£
- **ç”¨é€”**: è¿æ¥åå¤„ç†å™¨ã€åŠ é€Ÿå™¨
- **åˆ«å**: CVXIF

---

### E

**Exception** (å¼‚å¸¸)
- **å®šä¹‰**: æŒ‡ä»¤æ‰§è¡Œè¿‡ç¨‹ä¸­çš„é”™è¯¯æˆ–äº‹ä»¶
- **ç±»å‹**: Illegal instruction, Load/Store misalignment, Breakpoint
- **å¤„ç†**: è·³è½¬åˆ° `mtvec` æŒ‡å‘çš„ handler

**Extension** (æ‰©å±•)
- **RISC-V æ¨¡å—åŒ–è®¾è®¡**: åŸºç¡€ ISA (I) + å¯é€‰æ‰©å±•
- **å¸¸è§æ‰©å±•**:
  - **I**: Integerï¼ˆæ•´æ•°ï¼‰
  - **M**: Multiplication/Divisionï¼ˆä¹˜é™¤æ³•ï¼‰
  - **A**: Atomicï¼ˆåŸå­æ“ä½œï¼‰
  - **F**: Single-precision Floatï¼ˆå•ç²¾åº¦æµ®ç‚¹ï¼‰
  - **D**: Double-precision Floatï¼ˆåŒç²¾åº¦æµ®ç‚¹ï¼‰
  - **C**: Compressedï¼ˆå‹ç¼©æŒ‡ä»¤ï¼Œ16-bitï¼‰
  - **S**: Supervisor modeï¼ˆç›‘ç£è€…æ¨¡å¼ï¼‰
  - **H**: Hypervisorï¼ˆè™šæ‹ŸåŒ–ï¼‰

---

### F

**FPGA (Field-Programmable Gate Arrayï¼Œç°åœºå¯ç¼–ç¨‹é—¨é˜µåˆ—)**
- **ç”¨é€”**: åŸå‹éªŒè¯ã€è½¯ä»¶å¼€å‘
- **CVA6 æ”¯æŒ**: Genesys2, VC707, VCU128

**FPU (Floating-Point Unitï¼Œæµ®ç‚¹è¿ç®—å•å…ƒ)**
- **æ‰©å±•**: Fï¼ˆå•ç²¾åº¦ï¼‰+ Dï¼ˆåŒç²¾åº¦ï¼‰
- **CVA6**: é›†æˆ FPUï¼Œæ”¯æŒ F/D æ‰©å±•

---

### H

**Hart (Hardware Threadï¼Œç¡¬ä»¶çº¿ç¨‹)**
- **å®šä¹‰**: RISC-V æœ¯è¯­ä¸­çš„"æ ¸å¿ƒ"æˆ–"ç¡¬ä»¶çº¿ç¨‹"
- **CVA6**: å•æ ¸ = 1 hart

**HPDCache (High-Performance Data Cache)**
- **å®šä¹‰**: CVA6 çš„é«˜æ€§èƒ½æ•°æ®ç¼“å­˜
- **ç‰¹ç‚¹**: Write-back, Write-allocate
- **é…ç½®**: `cv64a6_imafdc_sv39_hpdcache`

---

### I

**Interrupt** (ä¸­æ–­)
- **ç±»å‹**: Timer interrupt, Software interrupt, External interrupt
- **CSR**: `mie` (enable), `mip` (pending), `mtvec` (handler)

**ISA (Instruction Set Architectureï¼ŒæŒ‡ä»¤é›†æ¶æ„)**
- **å®šä¹‰**: CPU æ”¯æŒçš„æŒ‡ä»¤é›†åˆ
- **CVA6**: RV64IMAFDCï¼ˆ64-bit, I/M/A/F/D/C æ‰©å±•ï¼‰

**ISS (Instruction Set Simulatorï¼ŒæŒ‡ä»¤é›†ä»¿çœŸå™¨)**
- **å®šä¹‰**: è½¯ä»¶ä»¿çœŸ RISC-V æŒ‡ä»¤æ‰§è¡Œ
- **CVA6 ä½¿ç”¨**: Spike
- **ç”¨é€”**: Tandem simulationï¼ˆä¸ RTL æ¯”å¯¹ï¼‰

---

### M

**Machine Mode** (M-modeï¼Œæœºå™¨æ¨¡å¼)
- **å®šä¹‰**: RISC-V æœ€é«˜ç‰¹æƒçº§
- **ç”¨é€”**: å¯åŠ¨ä»£ç ã€å¼‚å¸¸å¤„ç†ã€ç¡¬ä»¶è®¿é—®
- **CSR å‰ç¼€**: `m` (å¦‚ `mstatus`, `mtvec`)

**Memory-Mapped I/O** (MMIOï¼Œå†…å­˜æ˜ å°„ I/O)
- **å®šä¹‰**: é€šè¿‡ Load/Store æŒ‡ä»¤è®¿é—®å¤–è®¾
- **åœ°å€ç©ºé—´**: CVA6 0x10000000 - 0x1FFFFFFFï¼ˆCLINT, PLIC, UARTï¼‰

---

### P

**Physical Memory Protection (PMP)**
- **å®šä¹‰**: M-mode é…ç½®çš„å†…å­˜è®¿é—®æƒé™
- **CSR**: `pmpcfg*`, `pmpaddr*`
- **ç”¨é€”**: é™åˆ¶ S-mode/U-mode å†…å­˜è®¿é—®èŒƒå›´

**Privileged Architecture** (ç‰¹æƒæ¶æ„)
- **å®šä¹‰**: RISC-V çš„ç‰¹æƒçº§å®šä¹‰ï¼ˆM/S/U modeï¼‰
- **è§„èŒƒ**: RISC-V Privileged ISA Specification
- **CVA6**: æ”¯æŒ M-mode å’Œ S-mode

---

### R

**RISC-V**
- **å…¨ç§°**: Reduced Instruction Set Computer - V (ç¬¬äº”ä»£)
- **ç‰¹ç‚¹**: å¼€æºã€æ¨¡å—åŒ–ã€å¯æ‰©å±•
- **ç½‘ç«™**: https://riscv.org

**RVFI (RISC-V Formal Interface)**
- **å®šä¹‰**: RISC-V æ ¸å¿ƒå’Œ verification å·¥å…·çš„æ¥å£
- **ç”¨é€”**: å½¢å¼éªŒè¯ã€tandem simulation
- **CVA6**: å®ç° RVFIï¼Œè¿æ¥ Spike

**RV32 / RV64**
- **RV32**: 32-bit RISC-V
- **RV64**: 64-bit RISC-V
- **CVA6**: ä¸»è¦æ˜¯ RV64ï¼ˆä¹Ÿæœ‰ RV32 é…ç½®ï¼‰

---

### S

**Spike**
- **å®šä¹‰**: RISC-V å®˜æ–¹ ISS (Instruction Set Simulator)
- **æ¥æº**: https://github.com/riscv/riscv-isa-sim
- **ç”¨é€”**: CVA6 tandem simulation çš„ golden reference

**Supervisor Mode** (S-modeï¼Œç›‘ç£è€…æ¨¡å¼)
- **å®šä¹‰**: è¿è¡Œæ“ä½œç³»ç»Ÿå†…æ ¸çš„ç‰¹æƒçº§
- **æƒé™**: ä½äº M-modeï¼Œé«˜äº U-mode
- **CSR å‰ç¼€**: `s` (å¦‚ `sstatus`, `stvec`)

**Sv32 / Sv39 / Sv48**
- **å®šä¹‰**: RISC-V è™šæ‹Ÿå†…å­˜æ–¹æ¡ˆ
- **Sv39**: 39-bit è™šæ‹Ÿåœ°å€ï¼ˆ3 çº§é¡µè¡¨ï¼‰ï¼ŒRV64 å¸¸ç”¨
- **CVA6**: æ”¯æŒ Sv39

---

### U

**User Mode** (U-modeï¼Œç”¨æˆ·æ¨¡å¼)
- **å®šä¹‰**: æœ€ä½ç‰¹æƒçº§ï¼Œè¿è¡Œåº”ç”¨ç¨‹åº
- **é™åˆ¶**: ä¸èƒ½è®¿é—® CSRã€ä¸èƒ½æ‰§è¡Œç‰¹æƒæŒ‡ä»¤

---

### X

**XLEN**
- **å®šä¹‰**: RISC-V å¯„å­˜å™¨ä½å®½
- **å€¼**: 32 (RV32), 64 (RV64)
- **CVA6**: XLEN=64

---

## ä¸‰ã€CVA6 æ¶æ„æœ¯è¯­

### A

**Ariane**
- **å†å²**: CVA6 çš„å‰èº«åç§°ï¼ˆè‹é»ä¸–è”é‚¦ç†å·¥å­¦é™¢å¼€å‘ï¼‰
- **æ›´å**: 2020 å¹´æ›´åä¸º CVA6ï¼ˆCore-V Application 6-stageï¼‰

---

### C

**Core-V**
- **å®šä¹‰**: OpenHW Group çš„ RISC-V æ ¸å¿ƒç³»åˆ—
- **æˆå‘˜**: CV32E40P (32-bit), CVA6 (64-bit), CVA5 (32-bit 5-stage)

**CVA6**
- **å…¨ç§°**: Core-V Application 6-stage
- **ç‰¹ç‚¹**: 6çº§æµæ°´çº¿ã€å•å‘å°„ã€é¡ºåºæ‰§è¡Œ
- **é…ç½®**: cv64a6_imafdc_sv39ï¼ˆ64-bit, IMAFDC æ‰©å±•, Sv39 è™šæ‹Ÿå†…å­˜ï¼‰

**cv64a6_imafdc_sv39**
- **å®šä¹‰**: CVA6 çš„é»˜è®¤ 64-bit é…ç½®
- **å«ä¹‰**:
  - `cv64a6`: Core-V Application 64-bit 6-stage
  - `imafdc`: RISC-V æ‰©å±•ï¼ˆI/M/A/F/D/Cï¼‰
  - `sv39`: Sv39 è™šæ‹Ÿå†…å­˜

**cv32a6_imac_sv0**
- **å®šä¹‰**: CVA6 çš„ 32-bit é…ç½®
- **å«ä¹‰**:
  - `cv32a6`: 32-bit é…ç½®
  - `imac`: I/M/A/C æ‰©å±•ï¼ˆæ— æµ®ç‚¹ï¼‰
  - `sv0`: æ— è™šæ‹Ÿå†…å­˜

---

### F

**Frontend**
- **å®šä¹‰**: å–æŒ‡æ¨¡å—ï¼ˆInstruction Fetchï¼‰
- **CVA6 è·¯å¾„**: `core/frontend/`
- **åŠŸèƒ½**: åˆ†æ”¯é¢„æµ‹ã€å–æŒ‡ç¼“å­˜ï¼ˆICacheï¼‰

---

### L

**LSU (Load-Store Unit)**
- **å®šä¹‰**: Load/Store æ‰§è¡Œå•å…ƒ
- **CVA6 è·¯å¾„**: `core/load_store_unit.sv`
- **åŠŸèƒ½**: åœ°å€è®¡ç®—ã€æ•°æ®ç¼“å­˜è®¿é—®ã€PMP æ£€æŸ¥

---

### P

**PTW (Page Table Walker)**
- **å®šä¹‰**: é¡µè¡¨éå†å•å…ƒ
- **ç”¨é€”**: è™šæ‹Ÿåœ°å€ â†’ ç‰©ç†åœ°å€è½¬æ¢
- **CVA6 è·¯å¾„**: `core/mmu_sv39/ptw.sv`

---

### W

**Write-back** (WBï¼Œå†™å›)
- **Cache ç­–ç•¥**: ä¿®æ”¹çš„æ•°æ®å…ˆå†™å› cacheï¼Œç¨åå†™å›å†…å­˜
- **vs Write-through**: Write-through ç«‹å³å†™å›å†…å­˜
- **CVA6**: HPDCache ä½¿ç”¨ write-back

---

## å››ã€æµ‹è¯•å’ŒéªŒè¯æœ¯è¯­

### B

**Bug**
- **å®šä¹‰**: RTL è®¾è®¡æˆ–éªŒè¯ç¯å¢ƒä¸­çš„é”™è¯¯
- **åˆ†ç±»**:
  - **RTL Bug**: è®¾è®¡åŠŸèƒ½é”™è¯¯
  - **Testbench Bug**: éªŒè¯ç¯å¢ƒé”™è¯¯
  - **Tool Bug**: ä»¿çœŸå™¨/ç¼–è¯‘å™¨é”™è¯¯

---

### C

**Corner Case** (è¾¹ç•Œæƒ…å†µ)
- **å®šä¹‰**: æç«¯æˆ–ç½•è§çš„è¾“å…¥ç»„åˆ
- **ç¤ºä¾‹**: é™¤ä»¥é›¶ã€æœ€å¤§/æœ€å°å€¼ã€åŒæ—¶å‘ç”Ÿçš„äº‹ä»¶
- **é‡è¦æ€§**: å¸¸å¸¸æ˜¯ bug éšè—çš„åœ°æ–¹

**Constrained Random** (çº¦æŸéšæœº)
- **å®šä¹‰**: UVM ä¸­çš„éšæœºæµ‹è¯•ï¼Œå¸¦æœ‰çº¦æŸæ¡ä»¶
- **ç¤ºä¾‹**: `randomize(addr) with {addr >= 0x8000_0000; addr < 0x9000_0000;}`
- **ç”¨é€”**: è‡ªåŠ¨ç”Ÿæˆå¤§é‡æµ‹è¯•ç”¨ä¾‹

---

### D

**Directed Test** (å®šå‘æµ‹è¯•)
- **å®šä¹‰**: æ‰‹å·¥ç¼–å†™çš„ã€é’ˆå¯¹ç‰¹å®šåŠŸèƒ½çš„æµ‹è¯•
- **vs Random Test**: Directed ç²¾ç¡®æ§åˆ¶ï¼ŒRandom è¦†ç›–å¹¿

---

### G

**Golden Reference** (é»„é‡‘å‚è€ƒ)
- **å®šä¹‰**: æ­£ç¡®çš„å‚è€ƒå®ç°
- **CVA6**: Spike æ˜¯ golden reference
- **ç”¨é€”**: RTL å’Œ Spike çš„ç»“æœå¿…é¡»ä¸€è‡´

---

### M

**Mismatch**
- **å®šä¹‰**: RTL å’Œ ISS çš„ç»“æœä¸ä¸€è‡´
- **ç¤ºä¾‹**: RTL è®¡ç®— 5+3=8ï¼ŒSpike è®¡ç®— 5+3=9 â†’ Mismatch
- **å¤„ç†**: æ£€æŸ¥ RTL bug æˆ– ISS ç‰ˆæœ¬ä¸åŒ¹é…

---

### S

**Self-checking** (è‡ªæ£€)
- **å®šä¹‰**: æµ‹è¯•è‡ªåŠ¨åˆ¤æ–­ PASS/FAILï¼Œæ— éœ€äººå·¥æŸ¥çœ‹
- **å®ç°**: æµ‹è¯•ç¨‹åºå†…ç½®æ£€æŸ¥é€»è¾‘
- **å¥½å¤„**: å¯è‡ªåŠ¨åŒ–å›å½’

---

### T

**Trace** (æ³¢å½¢)
- **å®šä¹‰**: ä»¿çœŸè¿‡ç¨‹ä¸­æ‰€æœ‰ä¿¡å·çš„æ—¶é—´åºåˆ—
- **æ ¼å¼**: VCD, FSTï¼ˆå‹ç¼©ï¼‰, WLFï¼ˆQuestaï¼‰
- **å·¥å…·**: GTKWave, Verdi, Questa GUI

**Triage** (åˆ†è¯Š)
- **å®šä¹‰**: å¯¹ CI å¤±è´¥è¿›è¡Œåˆ†ç±»å’Œä¼˜å…ˆçº§æ’åº
- **æµç¨‹**: è§ [06_ci_triage_playbook.md](./06_ci_triage_playbook.md)

---

## äº”ã€å·¥å…·å’Œä»¿çœŸå™¨

### C

**ccache**
- **å®šä¹‰**: C/C++ ç¼–è¯‘ç¼“å­˜å·¥å…·
- **ç”¨é€”**: åŠ é€Ÿé‡å¤ç¼–è¯‘
- **CVA6 ä½¿ç”¨**: `export PATH=/usr/lib/ccache:$PATH`

---

### D

**DSim**
- **å¼€å‘å•†**: Metrics
- **ç±»å‹**: å•†ä¸šä»¿çœŸå™¨
- **ç‰¹ç‚¹**: é«˜æ€§èƒ½ï¼Œæ”¯æŒ UVM
- **CVA6 è®¡åˆ’**: Week 3 é›†æˆ

---

### G

**GCC (GNU Compiler Collection)**
- **RISC-V ç‰ˆæœ¬**: riscv64-unknown-elf-gcc, riscv32-unknown-elf-gcc
- **ç”¨é€”**: ç¼–è¯‘ C/C++ æµ‹è¯•ç¨‹åº
- **CVA6 æ¨è**: GCC 13.1.0

**GTKWave**
- **å®šä¹‰**: å¼€æºæ³¢å½¢æŸ¥çœ‹å™¨
- **æ”¯æŒæ ¼å¼**: VCD, FST, GHW
- **å‘½ä»¤**: `gtkwave trace.fst &`

---

### Q

**Questa / QuestaSim**
- **å¼€å‘å•†**: Siemens (åŸ Mentor Graphics)
- **ç±»å‹**: å•†ä¸šä»¿çœŸå™¨
- **ç‰¹ç‚¹**: å®Œæ•´ UVM æ”¯æŒï¼Œcoverage æ”¶é›†
- **åˆ«å**: ModelSimï¼ˆQuesta çš„å‰èº«ï¼‰

---

### S

**Spike** (è§ [äºŒã€RISC-V æœ¯è¯­](#spike))

**Synopsys**
- **å…¬å¸**: Synopsys Inc.
- **äº§å“**: VCS (ä»¿çœŸå™¨), Verdi (æ³¢å½¢å·¥å…·), Design Compiler (ç»¼åˆ)

---

### V

**VCS (Verilog Compiler Simulator)**
- **å¼€å‘å•†**: Synopsys
- **ç±»å‹**: å•†ä¸šä»¿çœŸå™¨
- **ç‰¹ç‚¹**: é«˜æ€§èƒ½ï¼Œcoverage æ”¶é›†ï¼Œå½¢å¼éªŒè¯
- **CVA6 ä½¿ç”¨**: Nightly/Weekly regression

**Verilator**
- **å®šä¹‰**: å¼€æº Verilog ä»¿çœŸå™¨
- **ç‰¹ç‚¹**: é«˜é€Ÿï¼ˆç¼–è¯‘ä¸º C++ï¼‰ï¼Œå…è´¹
- **æ¨èç‰ˆæœ¬**: v5.008
- **CVA6 ä½¿ç”¨**: PR smoke test

**Verdi**
- **å®šä¹‰**: Synopsys çš„æ³¢å½¢å’Œè°ƒè¯•å·¥å…·
- **ç‰¹ç‚¹**: å¼ºå¤§çš„æ³¢å½¢åˆ†æã€æºç è¿½è¸ª
- **æ ¼å¼**: FSDB (Fast Signal Database)

---

### X

**Xcelium**
- **å¼€å‘å•†**: Cadence
- **ç±»å‹**: å•†ä¸šä»¿çœŸå™¨
- **CVA6 ä½¿ç”¨**: GitLab CI éƒ¨åˆ† job

---

## å…­ã€å‘½ä»¤å’Œè„šæœ¬

### B

**`bash`**
- Shell è„šæœ¬è¯­è¨€
- CVA6 å›å½’è„šæœ¬ï¼š`bash verif/regress/smoke-tests-*.sh`

---

### G

**`git bisect`**
- äºŒåˆ†æŸ¥æ‰¾å¼•å…¥ bug çš„ commit
- ç”¨æ³•ï¼š`git bisect start/good/bad`

**`git submodule`**
- ç®¡ç† Git å­æ¨¡å—
- åˆå§‹åŒ–ï¼š`git submodule update --init --recursive`

**`grep`**
- æ–‡æœ¬æœç´¢
- CI æ—¥å¿—åˆ†æï¼š`grep -E "ERROR|FAIL" logfile.log`

**`gtkwave`**
- æ³¢å½¢æŸ¥çœ‹
- å‘½ä»¤ï¼š`gtkwave trace.fst &`

---

### L

**`lmstat`**
- æŸ¥çœ‹ FlexLM license çŠ¶æ€
- ç”¨æ³•ï¼š`lmstat -a -c $LM_LICENSE_FILE`

---

### M

**`make`**
- æ„å»ºå·¥å…·
- CVA6 ä»¿çœŸï¼š`make veri-testharness`

---

### P

**`python3 cva6.py`**
- CVA6 æµ‹è¯•æ‰§è¡Œè„šæœ¬
- ä½ç½®ï¼š`verif/sim/cva6.py`
- ç”¨æ³•ï¼š`python3 cva6.py --target <target> --iss <iss> --test <test>`

---

### S

**`source`**
- æ‰§è¡Œè„šæœ¬å¹¶è®¾ç½®ç¯å¢ƒå˜é‡
- CVA6 ç¯å¢ƒï¼š`source verif/sim/setup-env.sh`

**`spike`**
- RISC-V ISS
- ç”¨æ³•ï¼š`spike --isa=RV64IMAFDC pk <elf_file>`

---

### V

**`verilator`**
- Verilator ä»¿çœŸå™¨
- ç¼–è¯‘ï¼š`verilator --cc core.sv`
- Lintï¼š`verilator --lint-only core.sv`

**`vcover`**
- Questa coverage å·¥å…·
- åˆå¹¶ï¼š`vcover merge -out merged.ucdb test1.ucdb test2.ucdb`
- æŠ¥å‘Šï¼š`vcover report -html -htmldir cov_html merged.ucdb`

**`vcs`**
- VCS ä»¿çœŸå™¨
- ç¼–è¯‘ï¼š`vcs -sverilog core.sv`

---

## ä¸ƒã€ç¼©å†™è¯ç´¢å¼•

| ç¼©å†™ | å…¨ç§° | ä¸­æ–‡ |
|------|------|------|
| **ABI** | Application Binary Interface | åº”ç”¨äºŒè¿›åˆ¶æ¥å£ |
| **ALU** | Arithmetic Logic Unit | ç®—æœ¯é€»è¾‘å•å…ƒ |
| **AMO** | Atomic Memory Operation | åŸå­å†…å­˜æ“ä½œ |
| **APU** | Application Processing Unit | åº”ç”¨å¤„ç†å•å…ƒ |
| **ASIC** | Application-Specific Integrated Circuit | ä¸“ç”¨é›†æˆç”µè·¯ |
| **BHT** | Branch History Table | åˆ†æ”¯å†å²è¡¨ |
| **BTB** | Branch Target Buffer | åˆ†æ”¯ç›®æ ‡ç¼“å†² |
| **CI** | Continuous Integration | æŒç»­é›†æˆ |
| **CD** | Continuous Deployment/Delivery | æŒç»­éƒ¨ç½²/äº¤ä»˜ |
| **CSR** | Control and Status Register | æ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨ |
| **CVA6** | Core-V Application 6-stage | Core-V åº”ç”¨çº§ 6 çº§æµæ°´çº¿ |
| **CVXIF** | Core-V eXtension Interface | Core-V æ‰©å±•æ¥å£ |
| **DUT** | Design Under Test | è¢«æµ‹è®¾è®¡ |
| **DV** | Design Verification | è®¾è®¡éªŒè¯ |
| **FPGA** | Field-Programmable Gate Array | ç°åœºå¯ç¼–ç¨‹é—¨é˜µåˆ— |
| **FPU** | Floating-Point Unit | æµ®ç‚¹è¿ç®—å•å…ƒ |
| **FSM** | Finite State Machine | æœ‰é™çŠ¶æ€æœº |
| **HPDCache** | High-Performance Data Cache | é«˜æ€§èƒ½æ•°æ®ç¼“å­˜ |
| **ICache** | Instruction Cache | æŒ‡ä»¤ç¼“å­˜ |
| **ISA** | Instruction Set Architecture | æŒ‡ä»¤é›†æ¶æ„ |
| **ISS** | Instruction Set Simulator | æŒ‡ä»¤é›†ä»¿çœŸå™¨ |
| **LSU** | Load-Store Unit | Load/Store å•å…ƒ |
| **MMIO** | Memory-Mapped I/O | å†…å­˜æ˜ å°„ I/O |
| **MTTR** | Mean Time To Repair | å¹³å‡ä¿®å¤æ—¶é—´ |
| **PC** | Program Counter | ç¨‹åºè®¡æ•°å™¨ |
| **PMP** | Physical Memory Protection | ç‰©ç†å†…å­˜ä¿æŠ¤ |
| **PR** | Pull Request | æ‹‰å–è¯·æ±‚ |
| **PTW** | Page Table Walker | é¡µè¡¨éå†å•å…ƒ |
| **RVFI** | RISC-V Formal Interface | RISC-V å½¢å¼æ¥å£ |
| **SLA** | Service Level Agreement | æœåŠ¡ç­‰çº§åè®® |
| **TLB** | Translation Lookaside Buffer | åœ°å€è½¬æ¢åå¤‡ç¼“å†²å™¨ |
| **UVM** | Universal Verification Methodology | é€šç”¨éªŒè¯æ–¹æ³•å­¦ |
| **VCS** | Verilog Compiler Simulator | Verilog ç¼–è¯‘ä»¿çœŸå™¨ |

---

## å…«ã€å¿«é€ŸæŸ¥æ‰¾

### æŒ‰å­—æ¯é¡ºåº

A-D: [AMO](#amo-atomic-memory-operationåŸå­å†…å­˜æ“ä½œ), [Artifact](#artifact-äº§ç‰©), [Assertion](#assertion-æ–­è¨€), [Benchmark](#benchmark-åŸºå‡†æµ‹è¯•), [CI](#ci-continuous-integrationæŒç»­é›†æˆ), [Coverage](#code-coverage-ä»£ç è¦†ç›–ç‡), [CSR](#csr-control-and-status-registeræ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨), [CVA6](#cva6), [DUT](#dut-design-under-testè¢«æµ‹è®¾è®¡)

E-H: [Exception](#exception-å¼‚å¸¸), [FPGA](#fpga-field-programmable-gate-arrayç°åœºå¯ç¼–ç¨‹é—¨é˜µåˆ—), [FSM](#fsm-finite-state-machineæœ‰é™çŠ¶æ€æœº), [Hart](#hart-hardware-threadç¡¬ä»¶çº¿ç¨‹), [HPDCache](#hpdcache-high-performance-data-cache)

I-L: [ISA](#isa-instruction-set-architectureæŒ‡ä»¤é›†æ¶æ„), [ISS](#iss-instruction-set-simulatoræŒ‡ä»¤é›†ä»¿çœŸå™¨), [License](#license), [LSU](#lsu-load-store-unit)

M-P: [Matrix](#matrix-çŸ©é˜µ), [Mismatch](#mismatch), [Nightly](#nightly-regression-æ¯æ™šå›å½’), [Pipeline](#pipeline), [PMP](#physical-memory-protection-pmp), [PTW](#ptw-page-table-walker)

Q-T: [Questa](#questa--questasim), [Regression](#regression-å›å½’), [RVFI](#rvfi-risc-v-formal-interface), [Smoke Test](#smoke-test-å†’çƒŸæµ‹è¯•), [Spike](#spike), [Tandem](#tandem-simulation-ä¸²è”ä»¿çœŸ), [Testbench](#testbench)

U-Z: [UVM](#), [VCS](#vcs-verilog-compiler-simulator), [Verilator](#verilator), [Weekly](#weekly-regression-æ¯å‘¨å›å½’)

---

## æ€»ç»“

æœ¬æœ¯è¯­è¡¨æ¶µç›–äº† CVA6 CI/Regression ç³»ç»Ÿçš„æ‰€æœ‰å…³é”®æœ¯è¯­ã€‚å»ºè®®ï¼š
- **æ–°äºº**: ä» CI/CD æœ¯è¯­å¼€å§‹é˜…è¯»
- **éªŒè¯å·¥ç¨‹å¸ˆ**: é‡ç‚¹çœ‹æµ‹è¯•å’ŒéªŒè¯æœ¯è¯­
- **CI ç»´æŠ¤è€…**: é‡ç‚¹çœ‹å·¥å…·å’Œå‘½ä»¤
- **é‡åˆ°ä¸è®¤è¯†çš„æœ¯è¯­**: ä½¿ç”¨æµè§ˆå™¨æœç´¢åŠŸèƒ½ï¼ˆCtrl+Fï¼‰

---

**ç›¸å…³æ–‡æ¡£**:
- [01_ci_for_beginners.md](./01_ci_for_beginners.md) - CI åŸºç¡€æ¦‚å¿µè¯¦è§£
- [02_current_cva6_ci_inventory.md](./02_current_cva6_ci_inventory.md) - ç°æœ‰ CI é…ç½®è¯¦è§£
- [00_README.md](./00_README.md) - æ–‡æ¡£å¯¼èˆª
