<profile>

<section name = "Vitis HLS Report for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1'" level="0">
<item name = "Date">Tue Jun 24 19:15:16 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">stereolbm_axis_cambm.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.323 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_171_1">9, 9, 2, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 427, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln171_fu_255_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln171_fu_249_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_10">9, 2, 4, 8</column>
<column name="i_fu_68">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cameraMatrixHLS_1_fu_80">32, 0, 32, 0</column>
<column name="cameraMatrixHLS_2_fu_88">32, 0, 32, 0</column>
<column name="cameraMatrixHLS_3_fu_100">32, 0, 32, 0</column>
<column name="cameraMatrixHLS_4_fu_112">32, 0, 32, 0</column>
<column name="iRnewCameraMatrixHLS_1_fu_76">32, 0, 32, 0</column>
<column name="iRnewCameraMatrixHLS_2_fu_84">32, 0, 32, 0</column>
<column name="iRnewCameraMatrixHLS_3_fu_92">32, 0, 32, 0</column>
<column name="iRnewCameraMatrixHLS_4_fu_96">32, 0, 32, 0</column>
<column name="iRnewCameraMatrixHLS_5_fu_104">32, 0, 32, 0</column>
<column name="iRnewCameraMatrixHLS_6_fu_108">32, 0, 32, 0</column>
<column name="iRnewCameraMatrixHLS_7_fu_116">32, 0, 32, 0</column>
<column name="iRnewCameraMatrixHLS_8_fu_120">32, 0, 32, 0</column>
<column name="iRnewCameraMatrixHLS_fu_72">32, 0, 32, 0</column>
<column name="i_10_reg_474">4, 0, 4, 0</column>
<column name="i_fu_68">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1, return value</column>
<column name="cameraMatrix_address0">out, 4, ap_memory, cameraMatrix, array</column>
<column name="cameraMatrix_ce0">out, 1, ap_memory, cameraMatrix, array</column>
<column name="cameraMatrix_q0">in, 32, ap_memory, cameraMatrix, array</column>
<column name="ir_address0">out, 4, ap_memory, ir, array</column>
<column name="ir_ce0">out, 1, ap_memory, ir, array</column>
<column name="ir_q0">in, 32, ap_memory, ir, array</column>
<column name="p_0_0_010442_out">out, 32, ap_vld, p_0_0_010442_out, pointer</column>
<column name="p_0_0_010442_out_ap_vld">out, 1, ap_vld, p_0_0_010442_out, pointer</column>
<column name="p_0_0_010440_out">out, 32, ap_vld, p_0_0_010440_out, pointer</column>
<column name="p_0_0_010440_out_ap_vld">out, 1, ap_vld, p_0_0_010440_out, pointer</column>
<column name="p_0_0_010538_out">out, 32, ap_vld, p_0_0_010538_out, pointer</column>
<column name="p_0_0_010538_out_ap_vld">out, 1, ap_vld, p_0_0_010538_out, pointer</column>
<column name="p_0_0_010436_out">out, 32, ap_vld, p_0_0_010436_out, pointer</column>
<column name="p_0_0_010436_out_ap_vld">out, 1, ap_vld, p_0_0_010436_out, pointer</column>
<column name="p_0_0_010434_out">out, 32, ap_vld, p_0_0_010434_out, pointer</column>
<column name="p_0_0_010434_out_ap_vld">out, 1, ap_vld, p_0_0_010434_out, pointer</column>
<column name="p_0_0_010532_out">out, 32, ap_vld, p_0_0_010532_out, pointer</column>
<column name="p_0_0_010532_out_ap_vld">out, 1, ap_vld, p_0_0_010532_out, pointer</column>
<column name="p_0_0_010430_out">out, 32, ap_vld, p_0_0_010430_out, pointer</column>
<column name="p_0_0_010430_out_ap_vld">out, 1, ap_vld, p_0_0_010430_out, pointer</column>
<column name="p_0_0_010428_out">out, 32, ap_vld, p_0_0_010428_out, pointer</column>
<column name="p_0_0_010428_out_ap_vld">out, 1, ap_vld, p_0_0_010428_out, pointer</column>
<column name="p_0_0_010526_out">out, 32, ap_vld, p_0_0_010526_out, pointer</column>
<column name="p_0_0_010526_out_ap_vld">out, 1, ap_vld, p_0_0_010526_out, pointer</column>
<column name="p_0_0_010424_out">out, 32, ap_vld, p_0_0_010424_out, pointer</column>
<column name="p_0_0_010424_out_ap_vld">out, 1, ap_vld, p_0_0_010424_out, pointer</column>
<column name="p_0_0_010522_out">out, 32, ap_vld, p_0_0_010522_out, pointer</column>
<column name="p_0_0_010522_out_ap_vld">out, 1, ap_vld, p_0_0_010522_out, pointer</column>
<column name="p_0_0_010420_out">out, 32, ap_vld, p_0_0_010420_out, pointer</column>
<column name="p_0_0_010420_out_ap_vld">out, 1, ap_vld, p_0_0_010420_out, pointer</column>
<column name="p_0_0_010418_out">out, 32, ap_vld, p_0_0_010418_out, pointer</column>
<column name="p_0_0_010418_out_ap_vld">out, 1, ap_vld, p_0_0_010418_out, pointer</column>
</table>
</item>
</section>
</profile>
