{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434127397667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434127397668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 17:43:16 2015 " "Processing started: Fri Jun 12 17:43:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434127397668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434127397668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE4_DDR2 -c DE4_DDR2 " "Command: quartus_sta DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434127397668 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1434127397752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1434127399095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1434127399283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1434127399283 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434127402434 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1434127402434 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434127402881 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434127402964 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434127403080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1434127403084 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "Quartus II" 0 0 1434127403085 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1434127404330 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1434127405196 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_DDR2.sdc " "Reading SDC File: 'DE4_DDR2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434127405198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE4_DDR2.sdc 9 Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at DE4_DDR2.sdc(9): Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_M1 -period \"50 MHZ\" \[get_ports OSC_50_Bank3\] " "create_clock -name CLK_M1 -period \"50 MHZ\" \[get_ports OSC_50_Bank3\]" {  } { { "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_DDR2.sdc" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_DDR2.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1434127405200 ""}  } { { "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_DDR2.sdc" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_DDR2.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1434127405200 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1434127405205 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1434127405205 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1434127405205 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1434127405205 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1434127405205 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1434127405205 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406190 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434127406190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434127406984 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434127406984 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127407026 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434127407026 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1434127407031 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Quartus II" 0 0 1434127407114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.614 " "Worst-case setup slack is 0.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614         0.000 M1_DDR2_clk\[1\]  " "    0.614         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616         0.000 M1_DDR2_clk\[0\]  " "    0.616         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    0.623         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk  " "    0.841         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    1.077         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.575         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.575         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.250         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    2.250         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.540         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    8.540         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.625         0.000 OSC_50_Bank3  " "   15.625         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.021         0.000 altera_reserved_tck  " "   48.021         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127407765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 OSC_50_Bank3  " "    0.194         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 altera_reserved_tck  " "    0.194         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    0.230         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    0.237         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    0.241         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    0.251         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    0.984         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000         0.000 M1_DDR2_clk\[0\]  " "    1.000         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002         0.000 M1_DDR2_clk\[1\]  " "    1.002         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk  " "    1.996         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127407906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.065 " "Worst-case recovery slack is 2.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.065         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    2.065         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.147         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    4.147         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.507         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    4.507         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.599         0.000 OSC_50_Bank3  " "    6.599         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.783         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "   35.783         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.379         0.000 altera_reserved_tck  " "   48.379         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127407950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.580 " "Worst-case removal slack is 0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    0.580         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002         0.000 altera_reserved_tck  " "    1.002         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.662         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    1.662         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.140         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    2.140         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.323         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    7.323         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.575         0.000 OSC_50_Bank3  " "   11.575         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127407997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127407997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.882 " "Worst-case minimum pulse width slack is 0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk  " "    0.882         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.031         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_mem_clk  " "    1.051         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.549         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    2.549         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.713         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    2.713         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.905         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    5.905         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    6.667         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.965         0.000 OSC_50_Bank3  " "    8.965         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.329         0.000 altera_reserved_tck  " "   49.329         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127408016 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 52 " "Number of Synchronizer Chains Found: 52" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.052 ns " "Worst Case Available Settling Time: 6.052 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127408545 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "Quartus II" 0 0 1434127408767 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1434127410017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416188 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.614 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.614" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416222 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416222 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 1.000 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 1.000" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.623 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.623" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416522 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416522 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.237 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.237" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416683 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416683 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.065 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.065" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416738 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416738 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.580 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.580" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416793 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127416793 ""}
{ "Info" "0" "" "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1434127417006 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434127417006 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 85C Model)                \|  0.614    1.0" {  } {  } 0 0 "Address Command (Slow 900mV 85C Model)                \|  0.614    1.0" 0 0 "Quartus II" 0 0 1434127417006 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 85C Model)            \|  7.943     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 85C Model)            \|  7.943     --" 0 0 "Quartus II" 0 0 1434127417006 ""}
{ "Info" "0" "" "Core (Slow 900mV 85C Model)                           \|  0.623  0.237" {  } {  } 0 0 "Core (Slow 900mV 85C Model)                           \|  0.623  0.237" 0 0 "Quartus II" 0 0 1434127417006 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 85C Model)          \|  2.065   0.58" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 85C Model)          \|  2.065   0.58" 0 0 "Quartus II" 0 0 1434127417006 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 85C Model)                   \|  0.458   0.41" {  } {  } 0 0 "Read Capture (Slow 900mV 85C Model)                   \|  0.458   0.41" 0 0 "Quartus II" 0 0 1434127417006 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 85C Model)                    \|  4.426  7.781" {  } {  } 0 0 "Read Resync (Slow 900mV 85C Model)                    \|  4.426  7.781" 0 0 "Quartus II" 0 0 1434127417007 ""}
{ "Info" "0" "" "Write (Slow 900mV 85C Model)                          \|  0.305  0.305" {  } {  } 0 0 "Write (Slow 900mV 85C Model)                          \|  0.305  0.305" 0 0 "Quartus II" 0 0 1434127417007 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.983  0.983" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.983  0.983" 0 0 "Quartus II" 0 0 1434127417007 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  1.035  1.035" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  1.035  1.035" 0 0 "Quartus II" 0 0 1434127417007 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Quartus II" 0 0 1434127417153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1434127417298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1434127420800 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422168 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434127422168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422180 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434127422180 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127422220 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434127422220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.600 " "Worst-case setup slack is 0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600         0.000 M1_DDR2_clk\[1\]  " "    0.600         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603         0.000 M1_DDR2_clk\[0\]  " "    0.603         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    0.849         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk  " "    0.864         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    1.303         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.597         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.597         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.513         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    2.513         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.771         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    8.771         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.819         0.000 OSC_50_Bank3  " "   15.819         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.079         0.000 altera_reserved_tck  " "   48.079         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127422613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 OSC_50_Bank3  " "    0.194         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 altera_reserved_tck  " "    0.195         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    0.228         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    0.232         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    0.236         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    0.250         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.004         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056         0.000 M1_DDR2_clk\[0\]  " "    1.056         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060         0.000 M1_DDR2_clk\[1\]  " "    1.060         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.006         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk  " "    2.006         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127422772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.318 " "Worst-case recovery slack is 2.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.318         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    2.318         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.254         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    4.254         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.055         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    5.055         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.591         0.000 OSC_50_Bank3  " "    7.591         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.036         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "   36.036         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.408         0.000 altera_reserved_tck  " "   48.408         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127422835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.570 " "Worst-case removal slack is 0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    0.570         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942         0.000 altera_reserved_tck  " "    0.942         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.580         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    1.580         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.979         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    1.979         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.746         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    6.746         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.552         0.000 OSC_50_Bank3  " "   10.552         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127422895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.889 " "Worst-case minimum pulse width slack is 0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk  " "    0.889         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.055         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.055         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_mem_clk  " "    1.066         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.535         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    2.535         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.729         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    2.729         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.887         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    5.887         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    6.667         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.970         0.000 OSC_50_Bank3  " "    8.970         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.383         0.000 altera_reserved_tck  " "   49.383         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127422933 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 52 " "Number of Synchronizer Chains Found: 52" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.073 ns " "Worst Case Available Settling Time: 6.073 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127423256 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "Quartus II" 0 0 1434127423537 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1434127424778 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.600 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.600" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426611 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426611 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426655 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 1.056 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 1.056" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426690 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.851 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.851" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127426914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.232 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.232" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427093 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427093 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.318 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.318" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427167 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427167 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.570 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.570" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427239 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127427239 ""}
{ "Info" "0" "" "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1434127427440 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434127427441 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 0C Model)                 \|    0.6  1.056" {  } {  } 0 0 "Address Command (Slow 900mV 0C Model)                 \|    0.6  1.056" 0 0 "Quartus II" 0 0 1434127427441 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 0C Model)             \|  7.968     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 0C Model)             \|  7.968     --" 0 0 "Quartus II" 0 0 1434127427441 ""}
{ "Info" "0" "" "Core (Slow 900mV 0C Model)                            \|  0.851  0.232" {  } {  } 0 0 "Core (Slow 900mV 0C Model)                            \|  0.851  0.232" 0 0 "Quartus II" 0 0 1434127427441 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 0C Model)           \|  2.318   0.57" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 0C Model)           \|  2.318   0.57" 0 0 "Quartus II" 0 0 1434127427441 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 0C Model)                    \|   0.46  0.412" {  } {  } 0 0 "Read Capture (Slow 900mV 0C Model)                    \|   0.46  0.412" 0 0 "Quartus II" 0 0 1434127427441 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 0C Model)                     \|   4.53  7.834" {  } {  } 0 0 "Read Resync (Slow 900mV 0C Model)                     \|   4.53  7.834" 0 0 "Quartus II" 0 0 1434127427441 ""}
{ "Info" "0" "" "Write (Slow 900mV 0C Model)                           \|  0.342  0.342" {  } {  } 0 0 "Write (Slow 900mV 0C Model)                           \|  0.342  0.342" 0 0 "Quartus II" 0 0 1434127427441 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.983  0.983" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.983  0.983" 0 0 "Quartus II" 0 0 1434127427442 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  1.035  1.035" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  1.035  1.035" 0 0 "Quartus II" 0 0 1434127427442 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Quartus II" 0 0 1434127427630 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428925 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434127428925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434127428937 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434127428938 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434127428978 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434127428978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.555 " "Worst-case setup slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555         0.000 M1_DDR2_clk\[0\]  " "    0.555         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555         0.000 M1_DDR2_clk\[1\]  " "    0.555         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk  " "    0.844         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.562         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.050         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    2.050         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.725         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    2.725         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.046         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    4.046         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.753         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "   10.753         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.587         0.000 OSC_50_Bank3  " "   17.587         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.213         0.000 altera_reserved_tck  " "   49.213         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127429162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101         0.000 altera_reserved_tck  " "    0.101         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 OSC_50_Bank3  " "    0.102         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    0.127         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    0.129         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    0.132         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    0.135         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.242         0.000 M1_DDR2_clk\[0\]  " "    1.242         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.243         0.000 M1_DDR2_clk\[1\]  " "    1.243         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.289         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.146         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk  " "    2.146         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127429347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.944 " "Worst-case recovery slack is 3.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.944         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    3.944         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.172         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    5.172         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.978         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    7.978         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.792         0.000 OSC_50_Bank3  " "   11.792         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.507         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "   37.507         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.433         0.000 altera_reserved_tck  " "   49.433         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127429426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.308 " "Worst-case removal slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    0.308         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559         0.000 altera_reserved_tck  " "    0.559         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    0.967         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    1.283         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.522         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    4.522         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.181         0.000 OSC_50_Bank3  " "    7.181         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127429508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.921 " "Worst-case minimum pulse width slack is 0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk  " "    0.921         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.124         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.257         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_mem_clk  " "    1.257         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.552         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk  " "    2.552         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.917         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk  " "    2.917         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.927         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk  " "    5.927         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk  " "    6.667         0.000 u0\|mem_if_ddr2_emif\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.107         0.000 OSC_50_Bank3  " "    9.107         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.254         0.000 altera_reserved_tck  " "   49.254         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434127429567 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 52 " "Number of Synchronizer Chains Found: 52" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.332 ns " "Worst Case Available Settling Time: 6.332 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434127429917 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "Quartus II" 0 0 1434127430247 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1434127431476 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433282 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.555 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.555" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433329 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433329 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433393 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 1.242 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 1.242" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433438 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433438 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.674 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.674" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433737 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433737 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.127 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.127" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433927 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127433927 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.944 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.944" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434018 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434018 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.308 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.308" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434110 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434127434110 ""}
{ "Info" "0" "" "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1434127434353 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434127434353 ""}
{ "Info" "0" "" "Address Command (Fast 900mV 0C Model)                 \|  0.555  1.242" {  } {  } 0 0 "Address Command (Fast 900mV 0C Model)                 \|  0.555  1.242" 0 0 "Quartus II" 0 0 1434127434353 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 900mV 0C Model)             \|  8.014     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 900mV 0C Model)             \|  8.014     --" 0 0 "Quartus II" 0 0 1434127434353 ""}
{ "Info" "0" "" "Core (Fast 900mV 0C Model)                            \|  0.674  0.127" {  } {  } 0 0 "Core (Fast 900mV 0C Model)                            \|  0.674  0.127" 0 0 "Quartus II" 0 0 1434127434354 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 900mV 0C Model)           \|  3.944  0.308" {  } {  } 0 0 "Core Recovery/Removal (Fast 900mV 0C Model)           \|  3.944  0.308" 0 0 "Quartus II" 0 0 1434127434354 ""}
{ "Info" "0" "" "Read Capture (Fast 900mV 0C Model)                    \|  0.489  0.441" {  } {  } 0 0 "Read Capture (Fast 900mV 0C Model)                    \|  0.489  0.441" 0 0 "Quartus II" 0 0 1434127434354 ""}
{ "Info" "0" "" "Read Resync (Fast 900mV 0C Model)                     \|  5.083  8.473" {  } {  } 0 0 "Read Resync (Fast 900mV 0C Model)                     \|  5.083  8.473" 0 0 "Quartus II" 0 0 1434127434354 ""}
{ "Info" "0" "" "Write (Fast 900mV 0C Model)                           \|  0.317  0.317" {  } {  } 0 0 "Write (Fast 900mV 0C Model)                           \|  0.317  0.317" 0 0 "Quartus II" 0 0 1434127434354 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.983  0.983" {  } {  } 0 0 "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.983  0.983" 0 0 "Quartus II" 0 0 1434127434354 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  1.035  1.035" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  1.035  1.035" 0 0 "Quartus II" 0 0 1434127434354 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1434127435977 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1434127435980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1227 " "Peak virtual memory: 1227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434127437151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 12 17:43:57 2015 " "Processing ended: Fri Jun 12 17:43:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434127437151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434127437151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434127437151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434127437151 ""}
