Timing Analyzer report for DE2_115_TV
Wed Apr 17 09:41:21 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'TD_CLK27'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'TD_CLK27'
 18. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'TD_CLK27'
 24. Slow 1200mV 85C Model Removal: 'TD_CLK27'
 25. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'TD_CLK27'
 36. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 37. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 38. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'TD_CLK27'
 40. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 44. Slow 1200mV 0C Model Recovery: 'TD_CLK27'
 45. Slow 1200mV 0C Model Removal: 'TD_CLK27'
 46. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 47. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 55. Fast 1200mV 0C Model Setup: 'TD_CLK27'
 56. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 57. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 58. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'TD_CLK27'
 60. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 61. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 62. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 64. Fast 1200mV 0C Model Recovery: 'TD_CLK27'
 65. Fast 1200mV 0C Model Removal: 'TD_CLK27'
 66. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 67. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DE2_115_TV                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; de2_115_golden_sopc.sdc ; OK     ; Wed Apr 17 09:41:17 2019 ;
+-------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; AUD_XCK                                   ; Base      ; 53.879 ; 18.56 MHz ; 0.000  ; 26.939 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { AUD_XCK }                                   ;
; CLOCK2_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK2_50 }                                 ;
; CLOCK3_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK3_50 }                                 ;
; CLOCK_50                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK_50 }                                  ;
; TD_CLK27                                  ; Base      ; 37.000 ; 27.03 MHz ; 0.000  ; 18.500 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { TD_CLK27 }                                  ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; 10.090 ; 99.11 MHz ; 0.000  ; 5.045  ; 50.00      ; 3         ; 11          ;        ;        ;           ;            ; false    ; TD_CLK27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; 10.090 ; 99.11 MHz ; -2.942 ; 2.103  ; 50.00      ; 3         ; 11          ; -105.0 ;        ;           ;            ; false    ; TD_CLK27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; Generated ; 53.818 ; 18.58 MHz ; 0.000  ; 26.909 ; 50.00      ; 16        ; 11          ;        ;        ;           ;            ; false    ; TD_CLK27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[2] } ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                           ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                              ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; 67.77 MHz  ; 67.77 MHz       ; TD_CLK27                                  ;                                                   ;
; 123.11 MHz ; 123.11 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;                                                   ;
; 150.33 MHz ; 150.33 MHz      ; CLOCK_50                                  ;                                                   ;
; 437.64 MHz ; 237.53 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[2] ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -8.207 ; -657.901      ;
; TD_CLK27                                  ; -1.182 ; -76.395       ;
; CLOCK_50                                  ; 13.348 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 51.533 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 0.350 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.352 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.389 ; 0.000         ;
; CLOCK_50                                  ; 0.410 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -8.170 ; -3053.199     ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; -4.395 ; -61.530       ;
; TD_CLK27                                  ; -4.081 ; -1558.819     ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 1.220 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 3.271 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 6.293 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.730  ; 0.000         ;
; CLOCK_50                                  ; 9.645  ; 0.000         ;
; CLOCK2_50                                 ; 16.000 ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; TD_CLK27                                  ; 17.919 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 26.609 ; 0.000         ;
; AUD_XCK                                   ; 49.669 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -8.207 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 4.333      ;
; -8.205 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.834     ; 4.319      ;
; -8.108 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.866     ; 4.190      ;
; -8.107 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.866     ; 4.189      ;
; -8.106 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.866     ; 4.188      ;
; -8.104 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.866     ; 4.186      ;
; -8.079 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 4.205      ;
; -8.023 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 4.118      ;
; -7.989 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 4.084      ;
; -7.989 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 4.084      ;
; -7.983 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 4.078      ;
; -7.942 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 4.037      ;
; -7.934 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 4.029      ;
; -7.934 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 4.060      ;
; -7.930 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 4.025      ;
; -7.923 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 4.049      ;
; -7.920 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 4.015      ;
; -7.915 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.854     ; 4.009      ;
; -7.804 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.930      ;
; -7.802 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.928      ;
; -7.791 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.917      ;
; -7.777 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 3.872      ;
; -7.759 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 3.854      ;
; -7.711 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 3.806      ;
; -7.672 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.798      ;
; -7.656 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 3.751      ;
; -7.654 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 3.749      ;
; -7.649 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 3.744      ;
; -7.645 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.853     ; 3.740      ;
; -7.566 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[13]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.279     ; 3.235      ;
; -7.566 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[15]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.279     ; 3.235      ;
; -7.566 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.279     ; 3.235      ;
; -7.566 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[10]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.279     ; 3.235      ;
; -7.566 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[12]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.279     ; 3.235      ;
; -7.525 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.855     ; 3.618      ;
; -7.525 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mRD                      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.855     ; 3.618      ;
; -7.525 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[1]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.855     ; 3.618      ;
; -7.514 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.640      ;
; -7.490 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.616      ;
; -7.489 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.615      ;
; -7.371 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[19]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.276     ; 3.043      ;
; -7.330 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|WE_N    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.304     ; 2.974      ;
; -7.326 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|WR_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.279     ; 2.995      ;
; -7.269 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|oe4     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.302     ; 2.915      ;
; -7.219 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[9]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 2.881      ;
; -7.152 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[7]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.276     ; 2.824      ;
; -7.116 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[10]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.922     ; 3.142      ;
; -7.116 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[7]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.922     ; 3.142      ;
; -7.109 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mLENGTH[7]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.276     ; 2.781      ;
; -7.108 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[4]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.306     ; 2.750      ;
; -7.108 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[2]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.306     ; 2.750      ;
; -7.107 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.306     ; 2.749      ;
; -7.105 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.306     ; 2.747      ;
; -7.103 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[5]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.306     ; 2.745      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.862     ; 3.118      ;
; -7.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[16]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.897     ; 3.078      ;
; -7.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[9]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.897     ; 3.078      ;
; -7.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[14]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.897     ; 3.078      ;
; -7.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[11]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.897     ; 3.078      ;
; -7.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[18]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.897     ; 3.078      ;
; -7.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[22]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.897     ; 3.078      ;
; -7.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[17]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.897     ; 3.078      ;
; -7.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[20]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.897     ; 3.078      ;
; -7.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[21]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.897     ; 3.078      ;
; -6.990 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 2.652      ;
; -6.990 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[8]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 2.652      ;
; -6.990 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[6]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 2.652      ;
; -6.987 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[11]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 2.649      ;
; -6.986 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 2.648      ;
; -6.986 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[3]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 2.648      ;
; -6.952 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|RAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.926     ; 2.974      ;
; -6.952 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CS_N[0] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.926     ; 2.974      ;
; -6.952 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.926     ; 2.974      ;
; -6.606 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CKE     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.926     ; 2.628      ;
; 1.967  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.502     ; 7.619      ;
; 1.967  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.502     ; 7.619      ;
; 1.967  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.502     ; 7.619      ;
; 1.967  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.502     ; 7.619      ;
; 1.967  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.502     ; 7.619      ;
; 2.162  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[19]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.499     ; 7.427      ;
; 2.207  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|WR_MASK[0]               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.502     ; 7.379      ;
; 2.257  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.502     ; 7.329      ;
; 2.257  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.502     ; 7.329      ;
; 2.257  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.502     ; 7.329      ;
; 2.257  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.502     ; 7.329      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TD_CLK27'                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.182 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.985      ;
; -1.181 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.984      ;
; -1.180 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.983      ;
; -1.178 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.981      ;
; -1.177 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.980      ;
; -1.176 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.979      ;
; -1.176 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.979      ;
; -1.174 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.977      ;
; -1.168 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[2]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.967      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[5]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.966      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[4]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.966      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[3]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.966      ;
; -1.166 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[9]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.965      ;
; -1.166 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[8]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.965      ;
; -1.166 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[7]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.965      ;
; -1.166 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[6]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.965      ;
; -1.015 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[3]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.157     ; 1.836      ;
; -1.014 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[8]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.157     ; 1.835      ;
; -1.013 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[9]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.157     ; 1.834      ;
; -1.012 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[2]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.157     ; 1.833      ;
; -1.011 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[6]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.157     ; 1.832      ;
; -1.010 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.182     ; 1.806      ;
; -1.010 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.182     ; 1.806      ;
; -1.010 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.182     ; 1.806      ;
; -1.010 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.182     ; 1.806      ;
; -1.010 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.182     ; 1.806      ;
; -1.009 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[7]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.157     ; 1.830      ;
; -1.008 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[4]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.157     ; 1.829      ;
; -1.003 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[5]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.157     ; 1.824      ;
; -0.987 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.188     ; 1.777      ;
; -0.987 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.188     ; 1.777      ;
; -0.982 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.157     ; 1.803      ;
; -0.982 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.157     ; 1.803      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.962 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.765      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.958 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.189     ; 1.747      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.923 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.178     ; 1.723      ;
; -0.635 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.182     ; 1.431      ;
; -0.635 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.182     ; 1.431      ;
; -0.635 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.182     ; 1.431      ;
; -0.635 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.182     ; 1.431      ;
; -0.635 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.182     ; 1.431      ;
; -0.431 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.181     ; 1.228      ;
; 22.244 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 14.245     ;
; 22.263 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 14.226     ;
; 22.313 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.532     ; 14.153     ;
; 22.332 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.532     ; 14.134     ;
; 22.359 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4] ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.516     ; 14.123     ;
; 22.428 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4] ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.539     ; 14.031     ;
; 22.524 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.507     ; 13.967     ;
; 22.546 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.507     ; 13.945     ;
; 22.586 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.903     ;
; 22.588 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.901     ;
; 22.590 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.899     ;
; 22.592 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.897     ;
; 22.593 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.896     ;
; 22.593 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]     ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.530     ; 13.875     ;
; 22.594 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.895     ;
; 22.596 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.893     ;
; 22.605 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.884     ;
; 22.607 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.882     ;
; 22.609 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.880     ;
; 22.611 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.878     ;
; 22.612 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.877     ;
; 22.613 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.509     ; 13.876     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                           ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 13.348 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 6.498      ;
; 14.145 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.939      ; 6.792      ;
; 14.157 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.939      ; 6.780      ;
; 14.262 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.939      ; 6.675      ;
; 14.323 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.939      ; 6.614      ;
; 14.338 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 6.607      ;
; 14.423 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.939      ; 6.514      ;
; 14.479 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 6.466      ;
; 14.502 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 6.443      ;
; 14.529 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.375      ;
; 14.541 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.363      ;
; 14.543 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 4.060      ;
; 14.590 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 4.013      ;
; 14.596 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 6.349      ;
; 14.607 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 6.338      ;
; 14.638 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.266      ;
; 14.707 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.197      ;
; 14.722 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.190      ;
; 14.758 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 6.187      ;
; 14.760 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 6.185      ;
; 14.765 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.139      ;
; 14.769 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 6.176      ;
; 14.770 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 6.175      ;
; 14.779 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 3.824      ;
; 14.863 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.049      ;
; 14.876 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 6.069      ;
; 14.886 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.026      ;
; 14.914 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 3.689      ;
; 14.980 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.932      ;
; 14.991 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.921      ;
; 15.041 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.947      ; 5.904      ;
; 15.118 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.939      ; 5.819      ;
; 15.130 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.939      ; 5.807      ;
; 15.142 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.770      ;
; 15.144 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.768      ;
; 15.147 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.765      ;
; 15.148 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.764      ;
; 15.228 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 3.375      ;
; 15.235 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.939      ; 5.702      ;
; 15.241 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 3.362      ;
; 15.242 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.670      ;
; 15.311 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 3.292      ;
; 15.372 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.540      ;
; 15.387 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
; 15.394 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 3.209      ;
; 15.396 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.939      ; 5.541      ;
; 15.399 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.517      ;
; 15.440 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 3.163      ;
; 15.502 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.402      ;
; 15.504 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.412      ;
; 15.514 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.390      ;
; 15.525 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 3.078      ;
; 15.565 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.351      ;
; 15.580 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.344      ;
; 15.619 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.285      ;
; 15.626 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.286      ;
; 15.626 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.286      ;
; 15.626 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.286      ;
; 15.626 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.286      ;
; 15.626 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.286      ;
; 15.626 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.286      ;
; 15.626 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.286      ;
; 15.626 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.286      ;
; 15.626 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.286      ;
; 15.626 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.286      ;
; 15.638 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.274      ;
; 15.638 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.274      ;
; 15.638 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.274      ;
; 15.638 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.274      ;
; 15.638 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.274      ;
; 15.638 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.274      ;
; 15.638 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.274      ;
; 15.638 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.274      ;
; 15.638 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.274      ;
; 15.638 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.274      ;
; 15.646 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 2.957      ;
; 15.665 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.251      ;
; 15.689 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 2.914      ;
; 15.721 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.203      ;
; 15.743 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.169      ;
; 15.743 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.169      ;
; 15.743 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.169      ;
; 15.743 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.169      ;
; 15.743 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.169      ;
; 15.743 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.169      ;
; 15.743 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.169      ;
; 15.743 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.169      ;
; 15.743 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.169      ;
; 15.743 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.169      ;
; 15.744 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.180      ;
; 15.758 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.154      ;
; 15.768 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.136      ;
; 15.770 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.142      ;
; 15.781 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.395     ; 2.822      ;
; 15.804 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.108      ;
; 15.804 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.108      ;
; 15.804 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.108      ;
; 15.804 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.108      ;
; 15.804 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.108      ;
; 15.804 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.108      ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                              ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 51.533 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 2.189      ;
; 51.534 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 2.188      ;
; 51.595 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 2.127      ;
; 51.665 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 2.057      ;
; 51.666 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 2.056      ;
; 51.726 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.996      ;
; 51.727 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.995      ;
; 51.746 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.976      ;
; 51.797 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.925      ;
; 51.798 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.924      ;
; 51.811 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.911      ;
; 51.845 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.877      ;
; 51.845 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.877      ;
; 51.845 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.877      ;
; 51.845 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.877      ;
; 51.845 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.877      ;
; 51.845 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.877      ;
; 51.845 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.877      ;
; 51.845 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.877      ;
; 51.845 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.877      ;
; 51.850 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.872      ;
; 51.858 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.864      ;
; 51.859 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.863      ;
; 51.860 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.862      ;
; 51.877 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.845      ;
; 51.878 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.844      ;
; 51.929 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.793      ;
; 51.930 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.792      ;
; 51.942 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.780      ;
; 51.943 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.779      ;
; 51.967 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.755      ;
; 51.981 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.741      ;
; 51.982 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.740      ;
; 51.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.732      ;
; 51.991 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.731      ;
; 51.992 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.730      ;
; 52.009 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.713      ;
; 52.010 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.712      ;
; 52.011 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.711      ;
; 52.034 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.688      ;
; 52.034 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.688      ;
; 52.034 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.688      ;
; 52.034 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.688      ;
; 52.034 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.688      ;
; 52.034 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.688      ;
; 52.034 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.688      ;
; 52.034 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.688      ;
; 52.034 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.688      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.648      ;
; 52.075 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.647      ;
; 52.113 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.609      ;
; 52.114 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.608      ;
; 52.199 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.523      ;
; 52.199 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.523      ;
; 52.199 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.523      ;
; 52.199 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.523      ;
; 52.199 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.523      ;
; 52.199 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.523      ;
; 52.199 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.523      ;
; 52.199 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.523      ;
; 52.414 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.308      ;
; 52.442 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.280      ;
; 52.556 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.166      ;
; 52.565 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.157      ;
; 52.584 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.138      ;
; 52.584 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.138      ;
; 52.585 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.137      ;
; 52.586 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.136      ;
; 52.612 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.110      ;
; 52.613 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.109      ;
; 52.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.108      ;
; 52.619 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.103      ;
; 52.656 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 1.066      ;
; 52.899 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 0.823      ;
; 52.901 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 0.821      ;
; 52.903 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 0.819      ;
; 52.904 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 0.818      ;
; 52.904 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 0.818      ;
; 52.957 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 0.765      ;
; 52.957 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 0.765      ;
; 52.957 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 0.765      ;
; 52.957 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 0.765      ;
; 52.957 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.094     ; 0.765      ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.350 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.433      ; 1.005      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.446      ; 1.022      ;
; 0.364 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.433      ; 1.019      ;
; 0.370 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.446      ; 1.038      ;
; 0.372 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.031      ;
; 0.372 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.035      ;
; 0.372 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.036      ;
; 0.373 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.446      ; 1.041      ;
; 0.379 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.039      ;
; 0.379 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.439      ; 1.040      ;
; 0.379 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.042      ;
; 0.379 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.043      ;
; 0.382 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.040      ;
; 0.382 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.045      ;
; 0.382 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.046      ;
; 0.384 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.047      ;
; 0.384 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.048      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.098      ; 0.669      ;
; 0.388 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.052      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.095      ; 0.669      ;
; 0.393 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.056      ;
; 0.394 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.054      ;
; 0.394 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.439      ; 1.055      ;
; 0.396 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.054      ;
; 0.396 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.055      ;
; 0.397 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.055      ;
; 0.397 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.055      ;
; 0.397 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.056      ;
; 0.397 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.056      ;
; 0.402 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.065      ;
; 0.402 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.066      ;
; 0.403 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.066      ;
; 0.403 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.067      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ITU_656_Decoder:u4|Start                                                                                                                                       ; ITU_656_Decoder:u4|Start                                                                                                                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.067      ;
; 0.407 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.439      ; 1.068      ;
; 0.410 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.073      ;
; 0.410 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.074      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.098      ; 0.696      ;
; 0.414 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.096      ; 0.696      ;
; 0.417 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.080      ;
; 0.417 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.081      ;
; 0.419 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.079      ;
; 0.419 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.439      ; 1.080      ;
; 0.420 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.080      ;
; 0.420 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                          ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.439      ; 1.081      ;
; 0.422 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]               ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.687      ;
; 0.424 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.365      ; 1.011      ;
; 0.428 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.088      ;
; 0.428 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.439      ; 1.089      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.433      ; 1.087      ;
; 0.432 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.076      ; 0.694      ;
; 0.432 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                   ; ITU_656_Decoder:u4|Start                                                                                                                                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.696      ;
; 0.437 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                   ; ITU_656_Decoder:u4|Window[9]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.701      ;
; 0.439 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                  ; ITU_656_Decoder:u4|Window[19]                                                                                                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.703      ;
; 0.440 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                  ; ITU_656_Decoder:u4|Window[22]                                                                                                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                   ; ITU_656_Decoder:u4|Window[15]                                                                                                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; ITU_656_Decoder:u4|Window[3]                                                                                                                                   ; ITU_656_Decoder:u4|Window[11]                                                                                                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                   ; ITU_656_Decoder:u4|Window[10]                                                                                                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.704      ;
; 0.441 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                   ; ITU_656_Decoder:u4|Window[17]                                                                                                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.705      ;
; 0.441 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                   ; ITU_656_Decoder:u4|Window[14]                                                                                                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.705      ;
; 0.442 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.365      ; 1.029      ;
; 0.451 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.366      ; 1.039      ;
; 0.452 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                   ; ITU_656_Decoder:u4|Window[13]                                                                                                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.716      ;
; 0.453 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.718      ;
; 0.457 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.117      ;
; 0.457 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.439      ; 1.118      ;
; 0.460 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.079      ; 0.725      ;
; 0.462 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.365      ; 1.049      ;
; 0.463 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.365      ; 1.050      ;
; 0.463 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.078      ; 0.727      ;
; 0.464 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.366      ; 1.052      ;
; 0.469 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.365      ; 1.056      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.352 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.526      ; 1.064      ;
; 0.363 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.445      ; 1.030      ;
; 0.375 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.542      ; 1.103      ;
; 0.383 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.542      ; 1.117      ;
; 0.390 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.428      ; 1.040      ;
; 0.391 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.674      ;
; 0.391 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.674      ;
; 0.391 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.674      ;
; 0.402 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.428      ; 1.052      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.411 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.695      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.697      ;
; 0.419 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.510      ; 1.115      ;
; 0.422 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.428      ; 1.072      ;
; 0.430 ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.542      ; 1.158      ;
; 0.431 ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.714      ;
; 0.450 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.428      ; 1.100      ;
; 0.456 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.721      ;
; 0.458 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.723      ;
; 0.459 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.724      ;
; 0.459 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.724      ;
; 0.460 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.725      ;
; 0.461 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.526      ; 1.173      ;
; 0.466 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.732      ;
; 0.487 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.752      ;
; 0.514 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.479      ; 1.179      ;
; 0.537 ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.820      ;
; 0.537 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.820      ;
; 0.539 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.822      ;
; 0.544 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.203      ;
; 0.544 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.203      ;
; 0.545 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.545 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.809      ;
; 0.547 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.812      ;
; 0.553 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.837      ;
; 0.555 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.560 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.560 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.563 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.110      ; 0.859      ;
; 0.571 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.855      ;
; 0.574 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.538      ; 1.298      ;
; 0.578 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.844      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                              ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.389 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.394 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.674      ;
; 0.421 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.701      ;
; 0.422 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.702      ;
; 0.422 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.702      ;
; 0.423 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.703      ;
; 0.423 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.703      ;
; 0.436 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.716      ;
; 0.621 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.901      ;
; 0.622 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.902      ;
; 0.622 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.902      ;
; 0.623 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.903      ;
; 0.623 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.903      ;
; 0.639 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.919      ;
; 0.640 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.920      ;
; 0.642 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.922      ;
; 0.643 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.923      ;
; 0.659 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.939      ;
; 0.668 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.948      ;
; 0.671 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.951      ;
; 0.696 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 0.976      ;
; 0.821 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.101      ;
; 0.828 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.108      ;
; 0.939 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.219      ;
; 0.939 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.219      ;
; 0.940 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.220      ;
; 0.949 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.229      ;
; 0.950 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.230      ;
; 0.954 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.234      ;
; 0.955 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.235      ;
; 0.957 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.237      ;
; 0.970 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.250      ;
; 0.975 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.255      ;
; 1.060 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.340      ;
; 1.060 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.340      ;
; 1.061 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.341      ;
; 1.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.345      ;
; 1.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.345      ;
; 1.066 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.346      ;
; 1.075 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.355      ;
; 1.076 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.356      ;
; 1.080 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.360      ;
; 1.081 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.361      ;
; 1.125 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.405      ;
; 1.130 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.410      ;
; 1.139 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.419      ;
; 1.139 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.419      ;
; 1.139 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.419      ;
; 1.139 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.419      ;
; 1.139 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.419      ;
; 1.139 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.419      ;
; 1.139 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.419      ;
; 1.186 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.466      ;
; 1.187 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.467      ;
; 1.191 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.471      ;
; 1.192 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.472      ;
; 1.201 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.481      ;
; 1.206 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.486      ;
; 1.251 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.531      ;
; 1.256 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.536      ;
; 1.263 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.543      ;
; 1.263 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.543      ;
; 1.263 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.543      ;
; 1.263 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.543      ;
; 1.263 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.543      ;
; 1.263 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.543      ;
; 1.312 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.592      ;
; 1.317 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.597      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.643      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.643      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.643      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.643      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.643      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.643      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.643      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.643      ;
; 1.377 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.657      ;
; 1.382 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.662      ;
; 1.503 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.783      ;
; 1.508 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.094      ; 1.788      ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                              ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.410 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.674      ;
; 0.440 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.634 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.901      ;
; 0.642 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.907      ;
; 0.643 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.908      ;
; 0.646 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.913      ;
; 0.649 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.913      ;
; 0.650 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.915      ;
; 0.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.660 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.663 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.665 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.930      ;
; 0.669 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.934      ;
; 0.951 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.218      ;
; 0.952 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.224      ;
; 0.960 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.224      ;
; 0.960 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.225      ;
; 0.960 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.225      ;
; 0.961 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.226      ;
; 0.961 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.225      ;
; 0.963 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.227      ;
; 0.964 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.228      ;
; 0.964 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.229      ;
; 0.964 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.231      ;
; 0.969 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 0.971 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.243      ;
; 0.973 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.237      ;
; 0.973 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.238      ;
; 0.974 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.238      ;
; 0.974 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.975 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.240      ;
; 0.976 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.240      ;
; 0.976 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.240      ;
; 0.977 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.242      ;
; 0.978 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.243      ;
; 0.979 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.244      ;
; 0.980 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.245      ;
; 0.981 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.245      ;
; 0.981 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.245      ;
; 0.981 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.245      ;
; 0.982 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.247      ;
; 0.984 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.986 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.253      ;
; 0.988 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.254      ;
; 0.992 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.258      ;
; 0.993 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.995 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.259      ;
; 1.072 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.339      ;
; 1.073 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.345      ;
; 1.077 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.344      ;
; 1.078 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.350      ;
; 1.078 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.350      ;
; 1.081 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.345      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                         ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.170 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.047     ; 3.995      ;
; -8.065 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.041     ; 4.012      ;
; -7.940 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.351     ; 3.537      ;
; -7.940 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.351     ; 3.537      ;
; -7.940 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.351     ; 3.537      ;
; -7.940 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.351     ; 3.537      ;
; -7.940 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.351     ; 3.537      ;
; -7.940 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.351     ; 3.537      ;
; -7.940 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.351     ; 3.537      ;
; -7.940 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.351     ; 3.537      ;
; -7.940 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.351     ; 3.537      ;
; -7.937 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.595      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.293     ; 3.591      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.598      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.598      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.293     ; 3.591      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.293     ; 3.591      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.598      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.293     ; 3.591      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.293     ; 3.591      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.598      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.298     ; 3.586      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.298     ; 3.586      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.298     ; 3.586      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.298     ; 3.586      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.298     ; 3.586      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.298     ; 3.586      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.298     ; 3.586      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.298     ; 3.586      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.583      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.583      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.583      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.583      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.583      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.583      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.583      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.583      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.298     ; 3.586      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.303     ; 3.581      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.293     ; 3.591      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.293     ; 3.591      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.293     ; 3.591      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.598      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.598      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.598      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.598      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.598      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.290     ; 3.594      ;
; -7.936 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.583      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.582      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.582      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.582      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.582      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.286     ; 3.597      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.582      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.582      ;
; -7.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -4.301     ; 3.582      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                       ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
; -4.395 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.837     ; 1.498      ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TD_CLK27'                                                                                                                                                                                                                             ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.081 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.938     ; 4.045      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -4.071 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.955     ; 4.018      ;
; -3.976 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.932     ; 4.062      ;
; -3.968 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.949     ; 4.037      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.222     ; 3.592      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.222     ; 3.592      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.222     ; 3.592      ;
; -3.836 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.223     ; 3.591      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.827 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.565      ;
; -3.826 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.239     ; 3.565      ;
; -3.826 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.239     ; 3.565      ;
; -3.826 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.239     ; 3.565      ;
; -3.826 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.239     ; 3.565      ;
; -3.826 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.239     ; 3.565      ;
; -3.826 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.240     ; 3.564      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.260     ; 3.543      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.261     ; 3.542      ;
; -3.824 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.274     ; 3.528      ;
; -3.824 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.274     ; 3.528      ;
; -3.824 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.274     ; 3.528      ;
; -3.824 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.274     ; 3.528      ;
; -3.824 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.274     ; 3.528      ;
; -3.824 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.274     ; 3.528      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TD_CLK27'                                                                                                                                                                                              ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[0]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[0]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[1]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[1]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[2]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[2]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[3]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[3]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[4]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[4]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[5]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[5]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[6]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[6]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[7]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.220 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[7]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.051      ; 1.497      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Active_Video                                                                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[22]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[14]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[21]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[20]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[12]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[23]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[15]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[6]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[4]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.285 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[7]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.558      ;
; 1.412 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.461      ; 2.099      ;
; 1.461 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|FVAL                                                                                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.742      ;
; 1.461 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Field                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Start                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Pre_Field                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[13]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.463 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[5]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.742      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[19]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[11]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[17]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[9]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[16]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[8]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[18]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[10]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[3]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[1]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[0]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.464 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[2]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.055      ; 1.745      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.520 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[0]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.036      ; 1.782      ;
; 1.592 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Data_Valid                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.029      ; 1.847      ;
; 1.622 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[17]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.014      ; 1.862      ;
; 1.622 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[16]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.014      ; 1.862      ;
; 1.622 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[15]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.014      ; 1.862      ;
; 1.622 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[14]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.014      ; 1.862      ;
; 1.622 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[13]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.014      ; 1.862      ;
; 1.622 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[12]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.014      ; 1.862      ;
; 1.622 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[11]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.014      ; 1.862      ;
; 1.622 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[10]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.014      ; 1.862      ;
; 1.622 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[9]                                                                                                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.014      ; 1.862      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.627 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.038      ; 1.891      ;
; 1.636 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.246      ; 1.721      ;
; 1.636 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.246      ; 1.721      ;
; 1.636 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.246      ; 1.721      ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                       ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
; 3.271 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.229     ; 1.338      ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                          ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 6.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.215     ; 3.374      ;
; 6.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.215     ; 3.374      ;
; 6.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.215     ; 3.374      ;
; 6.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.215     ; 3.374      ;
; 6.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.215     ; 3.374      ;
; 6.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.215     ; 3.374      ;
; 6.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.215     ; 3.374      ;
; 6.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.215     ; 3.374      ;
; 6.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.215     ; 3.374      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.163     ; 3.427      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.219     ; 3.371      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.219     ; 3.371      ;
; 6.294 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.372      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.301 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.244     ; 3.353      ;
; 6.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.189     ; 3.409      ;
; 6.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.189     ; 3.409      ;
; 6.311 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.175     ; 3.432      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.234     ; 3.374      ;
; 6.314 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.258     ; 3.352      ;
; 6.314 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.258     ; 3.352      ;
; 6.314 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.258     ; 3.352      ;
; 6.314 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.258     ; 3.352      ;
; 6.314 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.258     ; 3.352      ;
; 6.314 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.258     ; 3.352      ;
; 6.314 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.258     ; 3.352      ;
; 6.318 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.198     ; 3.416      ;
; 6.318 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mRD                                                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.198     ; 3.416      ;
; 6.318 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.198     ; 3.416      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.320 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.208     ; 3.408      ;
; 6.322 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.218     ; 3.400      ;
; 6.323 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.253     ; 3.366      ;
; 6.323 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.253     ; 3.366      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.197     ; 3.424      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
; 6.325 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -3.195     ; 3.426      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
Worst Case Available Settling Time: 8.661 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                            ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                              ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; 75.0 MHz   ; 75.0 MHz        ; TD_CLK27                                  ;                                                   ;
; 135.17 MHz ; 135.17 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;                                                   ;
; 167.67 MHz ; 167.67 MHz      ; CLOCK_50                                  ;                                                   ;
; 484.03 MHz ; 237.53 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[2] ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -7.371 ; -591.132      ;
; TD_CLK27                                  ; -0.985 ; -62.508       ;
; CLOCK_50                                  ; 14.036 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 51.752 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.328 ; 0.000         ;
; TD_CLK27                                  ; 0.339 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.341 ; 0.000         ;
; CLOCK_50                                  ; 0.368 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -7.303 ; -2728.357     ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; -3.863 ; -54.082       ;
; TD_CLK27                                  ; -3.604 ; -1356.702     ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 1.115 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 2.860 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.563 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.724  ; 0.000         ;
; CLOCK_50                                  ; 9.636  ; 0.000         ;
; CLOCK2_50                                 ; 16.000 ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; TD_CLK27                                  ; 17.947 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 26.595 ; 0.000         ;
; AUD_XCK                                   ; 49.669 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -7.371 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.942      ;
; -7.337 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.391     ; 3.895      ;
; -7.320 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.424     ; 3.845      ;
; -7.319 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.424     ; 3.844      ;
; -7.317 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.424     ; 3.842      ;
; -7.316 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.424     ; 3.841      ;
; -7.220 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.791      ;
; -7.207 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.749      ;
; -7.189 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.731      ;
; -7.171 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.713      ;
; -7.169 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.711      ;
; -7.134 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.676      ;
; -7.126 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.668      ;
; -7.125 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.408     ; 3.666      ;
; -7.124 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.695      ;
; -7.122 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.664      ;
; -7.100 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.642      ;
; -7.067 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.638      ;
; -7.009 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.580      ;
; -6.984 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.526      ;
; -6.978 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.549      ;
; -6.952 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.523      ;
; -6.951 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.493      ;
; -6.930 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.472      ;
; -6.895 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.466      ;
; -6.883 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.425      ;
; -6.881 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.423      ;
; -6.876 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.418      ;
; -6.872 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.407     ; 3.414      ;
; -6.867 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[13]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.016      ;
; -6.867 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[15]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.016      ;
; -6.867 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.016      ;
; -6.867 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[10]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.016      ;
; -6.867 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[12]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.016      ;
; -6.833 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.411     ; 3.371      ;
; -6.833 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mRD                      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.411     ; 3.371      ;
; -6.833 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[1]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.411     ; 3.371      ;
; -6.754 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.325      ;
; -6.681 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.252      ;
; -6.680 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.378     ; 3.251      ;
; -6.676 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[19]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.798     ; 2.827      ;
; -6.645 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|WR_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 2.794      ;
; -6.560 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|WE_N    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.825     ; 2.684      ;
; -6.501 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|oe4     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.823     ; 2.627      ;
; -6.463 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[7]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.797     ; 2.615      ;
; -6.454 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[9]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.807     ; 2.596      ;
; -6.371 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mLENGTH[7]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.797     ; 2.523      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[10]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.476     ; 2.837      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[16]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.451     ; 2.862      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[9]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.451     ; 2.862      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[14]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.451     ; 2.862      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[11]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.451     ; 2.862      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[7]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.476     ; 2.837      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[18]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.451     ; 2.862      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[22]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.451     ; 2.862      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[17]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.451     ; 2.862      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[20]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.451     ; 2.862      ;
; -6.364 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[21]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.451     ; 2.862      ;
; -6.347 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[4]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.827     ; 2.469      ;
; -6.347 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[2]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.827     ; 2.469      ;
; -6.346 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.827     ; 2.468      ;
; -6.345 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.827     ; 2.467      ;
; -6.343 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[5]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.827     ; 2.465      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.308 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.416     ; 2.841      ;
; -6.232 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.807     ; 2.374      ;
; -6.232 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[8]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.807     ; 2.374      ;
; -6.232 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[6]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.807     ; 2.374      ;
; -6.229 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[11]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.807     ; 2.371      ;
; -6.228 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.807     ; 2.370      ;
; -6.228 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[3]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.807     ; 2.370      ;
; -6.215 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|RAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.480     ; 2.684      ;
; -6.215 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CS_N[0] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.480     ; 2.684      ;
; -6.215 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.480     ; 2.684      ;
; -5.882 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CKE     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.480     ; 2.351      ;
; 2.692  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.458     ; 6.939      ;
; 2.692  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.458     ; 6.939      ;
; 2.692  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.458     ; 6.939      ;
; 2.692  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.458     ; 6.939      ;
; 2.692  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.458     ; 6.939      ;
; 2.883  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[19]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.456     ; 6.750      ;
; 2.914  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|WR_MASK[0]               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.458     ; 6.717      ;
; 2.996  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.458     ; 6.635      ;
; 2.996  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.458     ; 6.635      ;
; 2.996  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.458     ; 6.635      ;
; 2.996  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.458     ; 6.635      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TD_CLK27'                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.985 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[2]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.804      ;
; -0.984 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[4]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.803      ;
; -0.984 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[3]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.803      ;
; -0.983 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[9]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.802      ;
; -0.983 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[8]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.802      ;
; -0.983 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[7]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.802      ;
; -0.983 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[6]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.802      ;
; -0.983 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[5]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.802      ;
; -0.972 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.797      ;
; -0.970 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.795      ;
; -0.969 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.794      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.792      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.792      ;
; -0.966 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.791      ;
; -0.965 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.790      ;
; -0.963 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.788      ;
; -0.834 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.163     ; 1.650      ;
; -0.834 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.163     ; 1.650      ;
; -0.834 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.163     ; 1.650      ;
; -0.834 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.163     ; 1.650      ;
; -0.834 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.163     ; 1.650      ;
; -0.823 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[3]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.137     ; 1.665      ;
; -0.822 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[8]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.137     ; 1.664      ;
; -0.821 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[9]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.137     ; 1.663      ;
; -0.820 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[2]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.137     ; 1.662      ;
; -0.819 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[6]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.137     ; 1.661      ;
; -0.817 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[7]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.137     ; 1.659      ;
; -0.816 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[4]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.137     ; 1.658      ;
; -0.812 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[5]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.137     ; 1.654      ;
; -0.810 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.168     ; 1.621      ;
; -0.810 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.168     ; 1.621      ;
; -0.804 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.137     ; 1.646      ;
; -0.804 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.137     ; 1.646      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.787 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.611      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.783 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.593      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.751 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.159     ; 1.571      ;
; -0.493 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.163     ; 1.309      ;
; -0.493 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.163     ; 1.309      ;
; -0.493 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.163     ; 1.309      ;
; -0.493 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.163     ; 1.309      ;
; -0.493 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.163     ; 1.309      ;
; -0.315 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.132      ;
; 23.667 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.864     ;
; 23.680 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.851     ;
; 23.746 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.490     ; 12.763     ;
; 23.759 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.490     ; 12.750     ;
; 23.785 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4] ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.475     ; 12.739     ;
; 23.864 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4] ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.497     ; 12.638     ;
; 23.924 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.466     ; 12.609     ;
; 23.941 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.466     ; 12.592     ;
; 23.975 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.556     ;
; 23.977 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.554     ;
; 23.978 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.553     ;
; 23.980 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.551     ;
; 23.981 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.550     ;
; 23.982 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.549     ;
; 23.983 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.548     ;
; 23.988 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.543     ;
; 23.990 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.541     ;
; 23.991 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.540     ;
; 23.993 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.538     ;
; 23.994 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.537     ;
; 23.995 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.536     ;
; 23.996 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.468     ; 12.535     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                            ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 14.036 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 5.826      ;
; 14.678 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.885      ; 6.206      ;
; 14.681 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.885      ; 6.203      ;
; 14.760 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.885      ; 6.124      ;
; 14.864 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.885      ; 6.020      ;
; 14.867 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 6.023      ;
; 14.876 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.885      ; 6.008      ;
; 14.889 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.025      ;
; 14.892 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.022      ;
; 14.971 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.943      ;
; 15.011 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 3.765      ;
; 15.047 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 5.843      ;
; 15.053 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 5.837      ;
; 15.059 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 3.717      ;
; 15.075 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.839      ;
; 15.078 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.842      ;
; 15.087 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.827      ;
; 15.128 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 5.762      ;
; 15.132 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 5.758      ;
; 15.233 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 3.543      ;
; 15.246 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 5.644      ;
; 15.246 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 5.644      ;
; 15.249 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 5.641      ;
; 15.250 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 5.640      ;
; 15.258 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.662      ;
; 15.264 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.656      ;
; 15.329 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 5.561      ;
; 15.339 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.581      ;
; 15.343 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.577      ;
; 15.358 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 3.418      ;
; 15.448 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.891      ; 5.442      ;
; 15.457 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.463      ;
; 15.457 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.463      ;
; 15.460 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.460      ;
; 15.461 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.459      ;
; 15.540 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.380      ;
; 15.609 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 3.167      ;
; 15.620 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.885      ; 5.264      ;
; 15.622 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.885      ; 5.262      ;
; 15.635 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 3.141      ;
; 15.659 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.261      ;
; 15.698 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 3.078      ;
; 15.702 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.885      ; 5.182      ;
; 15.783 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 2.993      ;
; 15.810 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.116      ;
; 15.813 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.113      ;
; 15.814 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 2.962      ;
; 15.817 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.885      ; 5.067      ;
; 15.831 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.083      ;
; 15.833 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.081      ;
; 15.892 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.034      ;
; 15.902 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 2.874      ;
; 15.913 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.001      ;
; 15.996 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.930      ;
; 15.999 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.933      ;
; 16.004 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 2.772      ;
; 16.008 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.918      ;
; 16.028 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.886      ;
; 16.029 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.895      ;
; 16.029 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.895      ;
; 16.029 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.895      ;
; 16.029 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.895      ;
; 16.029 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.895      ;
; 16.029 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.895      ;
; 16.029 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.895      ;
; 16.029 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.895      ;
; 16.029 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.895      ;
; 16.029 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.895      ;
; 16.041 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.883      ;
; 16.041 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.883      ;
; 16.041 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.883      ;
; 16.041 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.883      ;
; 16.041 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.883      ;
; 16.041 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.883      ;
; 16.041 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.883      ;
; 16.041 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.883      ;
; 16.041 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.883      ;
; 16.041 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.883      ;
; 16.043 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 2.733      ;
; 16.123 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.807      ;
; 16.129 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.795      ;
; 16.129 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.795      ;
; 16.129 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.795      ;
; 16.129 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.795      ;
; 16.129 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.795      ;
; 16.129 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.795      ;
; 16.129 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.795      ;
; 16.129 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.795      ;
; 16.129 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.795      ;
; 16.129 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.795      ;
; 16.131 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.223     ; 2.645      ;
; 16.157 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.767      ;
; 16.164 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.768      ;
; 16.169 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.755      ;
; 16.179 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.753      ;
; 16.200 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.724      ;
; 16.200 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.724      ;
; 16.200 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.724      ;
; 16.200 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.724      ;
; 16.200 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.724      ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 51.752 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.980      ;
; 51.781 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.951      ;
; 51.831 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.901      ;
; 51.868 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.864      ;
; 51.897 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.835      ;
; 51.946 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.786      ;
; 51.947 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.785      ;
; 51.976 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.756      ;
; 51.984 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.748      ;
; 52.013 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.719      ;
; 52.020 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.712      ;
; 52.021 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.711      ;
; 52.021 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.711      ;
; 52.021 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.711      ;
; 52.021 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.711      ;
; 52.021 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.711      ;
; 52.021 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.711      ;
; 52.021 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.711      ;
; 52.021 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.711      ;
; 52.021 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.711      ;
; 52.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.685      ;
; 52.062 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.670      ;
; 52.063 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.669      ;
; 52.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.667      ;
; 52.091 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.641      ;
; 52.092 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.640      ;
; 52.100 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.632      ;
; 52.129 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.603      ;
; 52.135 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.597      ;
; 52.136 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.596      ;
; 52.158 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.574      ;
; 52.162 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.570      ;
; 52.163 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.569      ;
; 52.178 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.554      ;
; 52.179 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.553      ;
; 52.181 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.551      ;
; 52.187 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.545      ;
; 52.187 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.545      ;
; 52.187 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.545      ;
; 52.187 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.545      ;
; 52.187 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.545      ;
; 52.187 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.545      ;
; 52.187 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.545      ;
; 52.187 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.545      ;
; 52.187 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.545      ;
; 52.207 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.525      ;
; 52.208 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.524      ;
; 52.210 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.522      ;
; 52.251 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.481      ;
; 52.252 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.480      ;
; 52.278 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.454      ;
; 52.279 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.453      ;
; 52.338 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.394      ;
; 52.338 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.394      ;
; 52.338 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.394      ;
; 52.338 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.394      ;
; 52.338 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.394      ;
; 52.338 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.394      ;
; 52.338 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.394      ;
; 52.338 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.394      ;
; 52.561 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.171      ;
; 52.590 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.142      ;
; 52.685 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.047      ;
; 52.694 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.038      ;
; 52.702 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.030      ;
; 52.705 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.027      ;
; 52.712 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.020      ;
; 52.713 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.019      ;
; 52.729 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.003      ;
; 52.730 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.002      ;
; 52.730 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 1.002      ;
; 52.738 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.994      ;
; 52.770 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.962      ;
; 52.986 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.746      ;
; 52.987 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.745      ;
; 52.989 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.743      ;
; 52.989 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.743      ;
; 52.990 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.742      ;
; 53.049 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.683      ;
; 53.049 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.683      ;
; 53.049 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.683      ;
; 53.049 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.683      ;
; 53.049 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.085     ; 0.683      ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.328 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.485      ; 0.984      ;
; 0.337 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.349 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.499      ; 1.019      ;
; 0.350 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.608      ;
; 0.350 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.608      ;
; 0.350 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.608      ;
; 0.353 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.358 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.499      ; 1.028      ;
; 0.360 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.400      ; 0.961      ;
; 0.366 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.381 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.639      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.639      ;
; 0.383 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.641      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.381      ; 0.969      ;
; 0.390 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.648      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.467      ; 1.035      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.499      ; 1.067      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.381      ; 0.980      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.654      ;
; 0.414 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.485      ; 1.070      ;
; 0.414 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.656      ;
; 0.415 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.657      ;
; 0.420 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.381      ; 1.002      ;
; 0.420 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.663      ;
; 0.423 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.665      ;
; 0.423 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.665      ;
; 0.444 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.381      ; 1.026      ;
; 0.448 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.690      ;
; 0.474 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.081      ;
; 0.486 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.431      ; 1.088      ;
; 0.486 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.431      ; 1.088      ;
; 0.493 ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.751      ;
; 0.493 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.750      ;
; 0.494 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.494 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.735      ;
; 0.495 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.495 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.753      ;
; 0.503 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.761      ;
; 0.507 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.509 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.514 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.756      ;
; 0.515 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.757      ;
; 0.520 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.790      ;
; 0.523 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.766      ;
; 0.524 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.494      ; 1.189      ;
; 0.525 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.767      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.087      ; 0.597      ;
; 0.341 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.085      ; 0.597      ;
; 0.349 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.400      ; 0.950      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.359 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.385      ; 0.945      ;
; 0.363 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.400      ; 0.964      ;
; 0.364 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.960      ;
; 0.366 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.962      ;
; 0.366 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.400      ; 0.967      ;
; 0.373 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.385      ; 0.959      ;
; 0.374 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.970      ;
; 0.374 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.970      ;
; 0.376 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.972      ;
; 0.376 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.972      ;
; 0.378 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.969      ;
; 0.378 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.974      ;
; 0.380 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.976      ;
; 0.382 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.978      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.087      ; 0.640      ;
; 0.383 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 0.976      ;
; 0.383 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.979      ;
; 0.383 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.624      ;
; 0.385 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.976      ;
; 0.385 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 0.978      ;
; 0.387 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                             ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 0.980      ;
; 0.389 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 0.982      ;
; 0.391 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.068      ; 0.630      ;
; 0.394 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.985      ;
; 0.396 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.987      ;
; 0.396 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.992      ;
; 0.396 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.992      ;
; 0.397 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.988      ;
; 0.397 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.993      ;
; 0.398 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.989      ;
; 0.398 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.994      ;
; 0.398 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.994      ;
; 0.399 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.990      ;
; 0.399 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.995      ;
; 0.399 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.991      ;
; 0.400 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 0.993      ;
; 0.402 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 0.995      ;
; 0.403 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.644      ;
; 0.404 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.645      ;
; 0.406 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.069      ; 0.646      ;
; 0.406 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.647      ;
; 0.406 ; ITU_656_Decoder:u4|Window[3]                                                                                                                                    ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.647      ;
; 0.406 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.647      ;
; 0.407 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.069      ; 0.647      ;
; 0.408 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 1.004      ;
; 0.409 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.069      ; 0.649      ;
; 0.410 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 1.006      ;
; 0.410 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.393      ; 1.004      ;
; 0.412 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.393      ; 1.006      ;
; 0.415 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 1.008      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.657      ;
; 0.417 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 1.010      ;
; 0.417 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.658      ;
; 0.419 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 1.012      ;
; 0.419 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.660      ;
; 0.420 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.473      ; 1.064      ;
; 0.421 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 1.014      ;
; 0.426 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.070      ; 0.667      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.322      ; 0.952      ;
; 0.439 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.385      ; 1.025      ;
; 0.447 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.322      ; 0.970      ;
; 0.451 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 1.044      ;
; 0.451 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.323      ; 0.975      ;
; 0.453 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.392      ; 1.046      ;
; 0.456 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.423      ; 1.050      ;
; 0.461 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.322      ; 0.984      ;
; 0.461 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.323      ; 0.985      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.341 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.597      ;
; 0.352 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.608      ;
; 0.380 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.636      ;
; 0.380 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.636      ;
; 0.381 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.637      ;
; 0.381 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.637      ;
; 0.381 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.637      ;
; 0.394 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.650      ;
; 0.567 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.823      ;
; 0.568 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.824      ;
; 0.568 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.824      ;
; 0.569 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.825      ;
; 0.570 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.826      ;
; 0.584 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.840      ;
; 0.585 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.841      ;
; 0.586 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.842      ;
; 0.587 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.843      ;
; 0.603 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.859      ;
; 0.609 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.865      ;
; 0.610 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.866      ;
; 0.634 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 0.890      ;
; 0.760 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.016      ;
; 0.771 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.027      ;
; 0.853 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.109      ;
; 0.856 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.112      ;
; 0.856 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.112      ;
; 0.856 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.112      ;
; 0.857 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.113      ;
; 0.867 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.123      ;
; 0.867 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.123      ;
; 0.871 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.127      ;
; 0.875 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.131      ;
; 0.886 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.142      ;
; 0.952 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.208      ;
; 0.955 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.211      ;
; 0.956 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.212      ;
; 0.963 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.219      ;
; 0.966 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.222      ;
; 0.966 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.222      ;
; 0.966 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.222      ;
; 0.967 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.223      ;
; 0.977 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.233      ;
; 0.977 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.233      ;
; 1.005 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.261      ;
; 1.039 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.295      ;
; 1.053 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.309      ;
; 1.053 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.309      ;
; 1.053 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.309      ;
; 1.053 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.309      ;
; 1.053 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.309      ;
; 1.053 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.309      ;
; 1.053 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.309      ;
; 1.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.321      ;
; 1.066 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.322      ;
; 1.076 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.332      ;
; 1.076 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.332      ;
; 1.077 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.333      ;
; 1.087 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.343      ;
; 1.115 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.371      ;
; 1.149 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.405      ;
; 1.164 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.420      ;
; 1.164 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.420      ;
; 1.164 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.420      ;
; 1.164 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.420      ;
; 1.164 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.420      ;
; 1.164 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.420      ;
; 1.175 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.431      ;
; 1.186 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.442      ;
; 1.225 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.481      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.511      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.511      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.511      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.511      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.511      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.511      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.511      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.511      ;
; 1.259 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.515      ;
; 1.335 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.591      ;
; 1.369 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.625      ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.368 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.608      ;
; 0.387 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.581 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.587 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.827      ;
; 0.587 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.827      ;
; 0.588 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.828      ;
; 0.588 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.591 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.834      ;
; 0.594 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.834      ;
; 0.595 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.836      ;
; 0.599 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.607 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.609 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.850      ;
; 0.609 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.849      ;
; 0.611 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.851      ;
; 0.612 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.853      ;
; 0.867 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.113      ;
; 0.868 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.871 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.873 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.113      ;
; 0.874 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.114      ;
; 0.876 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.117      ;
; 0.879 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.120      ;
; 0.880 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.120      ;
; 0.880 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.121      ;
; 0.880 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.120      ;
; 0.880 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.121      ;
; 0.881 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.122      ;
; 0.882 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.122      ;
; 0.882 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.122      ;
; 0.882 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.125      ;
; 0.882 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.122      ;
; 0.883 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.124      ;
; 0.885 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.131      ;
; 0.886 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.889 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.130      ;
; 0.890 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.131      ;
; 0.891 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.893 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.134      ;
; 0.893 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.133      ;
; 0.893 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.133      ;
; 0.893 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.133      ;
; 0.894 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.135      ;
; 0.895 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.135      ;
; 0.899 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.140      ;
; 0.900 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.145      ;
; 0.904 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.906 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.146      ;
; 0.966 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.212      ;
; 0.967 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.210      ;
; 0.972 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.212      ;
; 0.973 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.214      ;
; 0.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.214      ;
; 0.973 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.213      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                          ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.303 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.603     ; 3.581      ;
; -7.199 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.598     ; 3.581      ;
; -7.103 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.874     ; 3.178      ;
; -7.103 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.874     ; 3.178      ;
; -7.103 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.874     ; 3.178      ;
; -7.103 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.874     ; 3.178      ;
; -7.103 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.874     ; 3.178      ;
; -7.103 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.874     ; 3.178      ;
; -7.103 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.874     ; 3.178      ;
; -7.103 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.874     ; 3.178      ;
; -7.103 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.874     ; 3.178      ;
; -7.099 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.819     ; 3.229      ;
; -7.099 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.819     ; 3.229      ;
; -7.099 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.819     ; 3.229      ;
; -7.099 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.819     ; 3.229      ;
; -7.099 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.819     ; 3.229      ;
; -7.099 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.819     ; 3.229      ;
; -7.099 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.819     ; 3.229      ;
; -7.099 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.819     ; 3.229      ;
; -7.099 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.819     ; 3.229      ;
; -7.099 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.824     ; 3.224      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.814     ; 3.233      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.814     ; 3.233      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.814     ; 3.233      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.814     ; 3.233      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.814     ; 3.233      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.814     ; 3.233      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.814     ; 3.233      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.814     ; 3.233      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.098 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.822     ; 3.225      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.246      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.797     ; 3.249      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.246      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.246      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.797     ; 3.249      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.246      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.246      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.800     ; 3.246      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.798     ; 3.248      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.805     ; 3.241      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.805     ; 3.241      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.809     ; 3.237      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.809     ; 3.237      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.809     ; 3.237      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.809     ; 3.237      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.809     ; 3.237      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.805     ; 3.241      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.805     ; 3.241      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.809     ; 3.237      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.806     ; 3.240      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.808     ; 3.238      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.809     ; 3.237      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.805     ; 3.241      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.805     ; 3.241      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.809     ; 3.237      ;
; -7.097 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -3.809     ; 3.237      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
; -3.863 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.461     ; 1.343      ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TD_CLK27'                                                                                                                                                                                                                              ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.604 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.884     ; 3.631      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.595 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.901     ; 3.605      ;
; -3.500 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.879     ; 3.631      ;
; -3.491 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.896     ; 3.605      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.234      ;
; -3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.233      ;
; -3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.233      ;
; -3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.233      ;
; -3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.134     ; 3.234      ;
; -3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.134     ; 3.234      ;
; -3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.135     ; 3.233      ;
; -3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.134     ; 3.234      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.151     ; 3.209      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.151     ; 3.209      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.151     ; 3.209      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.151     ; 3.209      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.151     ; 3.209      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.381 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.208      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.172     ; 3.187      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.173     ; 3.186      ;
; -3.380 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.152     ; 3.207      ;
; -3.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.188     ; 3.170      ;
; -3.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.188     ; 3.170      ;
; -3.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.188     ; 3.170      ;
; -3.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.188     ; 3.170      ;
; -3.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.188     ; 3.170      ;
; -3.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -1.188     ; 3.170      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TD_CLK27'                                                                                                                                                                                               ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[0]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[0]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[1]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[1]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[2]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[2]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[3]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[3]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[4]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[4]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[5]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[5]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[6]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[6]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[7]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.115 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[7]                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.044      ; 1.370      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Active_Video                                                                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[22]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[14]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[21]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[20]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[12]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[23]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[15]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[6]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[4]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.181 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[7]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.040      ; 1.432      ;
; 1.257 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.422      ; 1.890      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Start                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Pre_Field                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[13]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.317 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[5]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.046      ; 1.574      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[19]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[11]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[17]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[9]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[16]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[8]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[18]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[10]                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[3]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[1]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[0]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.318 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[2]                                                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.577      ;
; 1.323 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|FVAL                                                                                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.582      ;
; 1.323 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Field                                                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.582      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.385 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[0]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.030      ; 1.626      ;
; 1.457 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Data_Valid                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.022      ; 1.690      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.483 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.031      ; 1.725      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
; 1.486 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.204      ; 1.547      ;
+-------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
; 2.860 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.921     ; 1.220      ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                           ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.846     ; 2.998      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.846     ; 2.998      ;
; 5.563 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.845     ; 2.999      ;
; 5.564 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.843     ; 3.002      ;
; 5.564 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.843     ; 3.002      ;
; 5.564 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.843     ; 3.002      ;
; 5.564 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.843     ; 3.002      ;
; 5.564 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.843     ; 3.002      ;
; 5.564 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.843     ; 3.002      ;
; 5.564 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.843     ; 3.002      ;
; 5.564 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.843     ; 3.002      ;
; 5.564 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.843     ; 3.002      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.565 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.791     ; 3.055      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.569 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.871     ; 2.979      ;
; 5.570 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.813     ; 3.038      ;
; 5.570 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.813     ; 3.038      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.861     ; 3.001      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.884     ; 2.978      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.884     ; 2.978      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.884     ; 2.978      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.884     ; 2.978      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.884     ; 2.978      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.884     ; 2.978      ;
; 5.581 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.884     ; 2.978      ;
; 5.584 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.805     ; 3.060      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.832     ; 3.036      ;
; 5.590 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.826     ; 3.045      ;
; 5.590 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mRD                                                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.826     ; 3.045      ;
; 5.590 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.826     ; 3.045      ;
; 5.591 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.844     ; 3.028      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.822     ; 3.053      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
; 5.594 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.821     ; 3.054      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
Worst Case Available Settling Time: 8.798 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -4.366 ; -354.295      ;
; TD_CLK27                                  ; -0.141 ; -2.822        ;
; CLOCK_50                                  ; 16.352 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 52.696 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.130 ; 0.000         ;
; TD_CLK27                                  ; 0.143 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.176 ; 0.000         ;
; CLOCK_50                                  ; 0.191 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -4.434 ; -1685.590     ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; -2.426 ; -33.964       ;
; TD_CLK27                                  ; -1.730 ; -510.417      ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 0.571 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 1.732 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.385 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.806  ; 0.000         ;
; CLOCK_50                                  ; 9.267  ; 0.000         ;
; CLOCK2_50                                 ; 16.000 ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; TD_CLK27                                  ; 17.707 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 26.703 ; 0.000         ;
; AUD_XCK                                   ; 49.879 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.366 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.173     ; 2.130      ;
; -4.350 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 2.111      ;
; -4.326 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 2.087      ;
; -4.307 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.188     ; 2.056      ;
; -4.306 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.188     ; 2.055      ;
; -4.305 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.188     ; 2.054      ;
; -4.303 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.188     ; 2.052      ;
; -4.252 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 2.013      ;
; -4.225 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.978      ;
; -4.212 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.965      ;
; -4.204 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.957      ;
; -4.203 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.956      ;
; -4.201 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 1.962      ;
; -4.192 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 1.953      ;
; -4.188 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 1.949      ;
; -4.182 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.935      ;
; -4.176 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.929      ;
; -4.157 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.910      ;
; -4.153 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.906      ;
; -4.148 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.185     ; 1.900      ;
; -4.134 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 1.895      ;
; -4.129 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.882      ;
; -4.102 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.855      ;
; -4.075 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[13]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.389     ; 1.623      ;
; -4.075 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[15]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.389     ; 1.623      ;
; -4.075 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.389     ; 1.623      ;
; -4.075 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[10]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.389     ; 1.623      ;
; -4.075 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[12]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.389     ; 1.623      ;
; -4.068 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 1.829      ;
; -4.054 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.189     ; 1.802      ;
; -4.054 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mRD                      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.189     ; 1.802      ;
; -4.054 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[1]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.189     ; 1.802      ;
; -4.045 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.798      ;
; -4.032 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.785      ;
; -4.031 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.784      ;
; -4.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.780      ;
; -4.024 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 1.785      ;
; -4.023 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.184     ; 1.776      ;
; -4.022 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 1.783      ;
; -4.011 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|WE_N    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 1.532      ;
; -3.992 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.176     ; 1.753      ;
; -3.988 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|oe4     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.413     ; 1.512      ;
; -3.984 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[9]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.394     ; 1.527      ;
; -3.982 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[19]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.388     ; 1.531      ;
; -3.979 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|WR_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.389     ; 1.527      ;
; -3.943 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[4]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 1.464      ;
; -3.943 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[2]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 1.464      ;
; -3.942 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 1.463      ;
; -3.940 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 1.461      ;
; -3.938 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[5]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 1.459      ;
; -3.911 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[10]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.234     ; 1.614      ;
; -3.911 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[7]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.234     ; 1.614      ;
; -3.868 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[7]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.387     ; 1.418      ;
; -3.866 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[8]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.394     ; 1.409      ;
; -3.866 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[6]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.394     ; 1.409      ;
; -3.865 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.394     ; 1.408      ;
; -3.865 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mLENGTH[7]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.387     ; 1.415      ;
; -3.863 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[11]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.394     ; 1.406      ;
; -3.862 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.394     ; 1.405      ;
; -3.861 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[3]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.394     ; 1.404      ;
; -3.832 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|RAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.237     ; 1.532      ;
; -3.832 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CS_N[0] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.237     ; 1.532      ;
; -3.832 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.237     ; 1.532      ;
; -3.823 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[16]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.208     ; 1.552      ;
; -3.823 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[9]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.208     ; 1.552      ;
; -3.823 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[14]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.208     ; 1.552      ;
; -3.823 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[11]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.208     ; 1.552      ;
; -3.823 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[18]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.208     ; 1.552      ;
; -3.823 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[22]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.208     ; 1.552      ;
; -3.823 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[17]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.208     ; 1.552      ;
; -3.823 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[20]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.208     ; 1.552      ;
; -3.823 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[21]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.208     ; 1.552      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.775 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.193     ; 1.519      ;
; -3.682 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CKE     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.237     ; 1.382      ;
; 6.110  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.218     ; 3.749      ;
; 6.110  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.218     ; 3.749      ;
; 6.110  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.218     ; 3.749      ;
; 6.110  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.218     ; 3.749      ;
; 6.110  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.218     ; 3.749      ;
; 6.200  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[19]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.217     ; 3.660      ;
; 6.234  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|WR_MASK[0]               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.218     ; 3.625      ;
; 6.241  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.218     ; 3.618      ;
; 6.241  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.218     ; 3.618      ;
; 6.241  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.218     ; 3.618      ;
; 6.241  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.218     ; 3.618      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TD_CLK27'                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.141 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[2]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.990      ;
; -0.139 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[9]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.988      ;
; -0.139 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[8]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.988      ;
; -0.139 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[7]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.988      ;
; -0.139 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[6]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.988      ;
; -0.139 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[5]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.988      ;
; -0.138 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[4]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.987      ;
; -0.138 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oGreen[3]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.987      ;
; -0.133 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 0.985      ;
; -0.132 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 0.984      ;
; -0.132 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 0.984      ;
; -0.130 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 0.982      ;
; -0.129 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 0.981      ;
; -0.128 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 0.980      ;
; -0.127 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 0.979      ;
; -0.124 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oBlue[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 0.976      ;
; -0.060 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[8]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.102     ; 0.925      ;
; -0.060 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[3]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.102     ; 0.925      ;
; -0.059 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[9]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.102     ; 0.924      ;
; -0.059 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[2]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.102     ; 0.924      ;
; -0.058 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[6]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.102     ; 0.923      ;
; -0.056 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[7]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.102     ; 0.921      ;
; -0.055 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[4]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.102     ; 0.920      ;
; -0.049 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|oRed[5]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.102     ; 0.914      ;
; -0.030 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.875      ;
; -0.030 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.875      ;
; -0.030 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.875      ;
; -0.030 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.875      ;
; -0.030 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.875      ;
; -0.017 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.129     ; 0.855      ;
; -0.017 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.129     ; 0.855      ;
; -0.011 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.102     ; 0.876      ;
; -0.011 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.102     ; 0.876      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; -0.001 ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Y_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.130     ; 0.838      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.004  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.846      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.117     ; 0.825      ;
; 0.185  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.660      ;
; 0.185  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.660      ;
; 0.185  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.660      ;
; 0.185  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.660      ;
; 0.185  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|Z_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.660      ;
; 0.297  ; Reset_Delay:u3|oRST_2                                                                                                                  ; YCbCr2RGB:u8|X_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.549      ;
; 29.778 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.967      ;
; 29.818 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.927      ;
; 29.852 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.262     ; 6.873      ;
; 29.861 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4] ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.246     ; 6.880      ;
; 29.892 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.262     ; 6.833      ;
; 29.893 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.240     ; 6.854      ;
; 29.935 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4] ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.266     ; 6.786      ;
; 29.939 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]     ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.240     ; 6.808      ;
; 29.949 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.796      ;
; 29.950 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.795      ;
; 29.952 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.793      ;
; 29.954 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.791      ;
; 29.956 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.789      ;
; 29.957 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.788      ;
; 29.958 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]     ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.787      ;
; 29.967 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]     ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.260     ; 6.760      ;
; 29.989 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.756      ;
; 29.990 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.755      ;
; 29.992 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.753      ;
; 29.994 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.751      ;
; 29.996 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.749      ;
; 29.997 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]     ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.242     ; 6.748      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                            ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 16.352 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.551      ;
; 16.963 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.556      ; 3.580      ;
; 16.967 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.556      ; 3.576      ;
; 17.028 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.556      ; 3.515      ;
; 17.064 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.556      ; 3.479      ;
; 17.075 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.475      ;
; 17.101 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.556      ; 3.442      ;
; 17.151 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.399      ;
; 17.153 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.776      ;
; 17.157 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.772      ;
; 17.158 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.392      ;
; 17.217 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.333      ;
; 17.218 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.711      ;
; 17.219 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.331      ;
; 17.230 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.953      ;
; 17.250 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.933      ;
; 17.254 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.675      ;
; 17.265 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.671      ;
; 17.290 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.260      ;
; 17.291 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.259      ;
; 17.291 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.638      ;
; 17.293 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.257      ;
; 17.293 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.257      ;
; 17.341 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.595      ;
; 17.348 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.835      ;
; 17.348 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.588      ;
; 17.356 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.194      ;
; 17.399 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.784      ;
; 17.407 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.529      ;
; 17.409 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.527      ;
; 17.430 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.563      ; 3.120      ;
; 17.478 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.556      ; 3.065      ;
; 17.480 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.456      ;
; 17.481 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.455      ;
; 17.482 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.556      ; 3.061      ;
; 17.483 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.453      ;
; 17.483 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.453      ;
; 17.521 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.662      ;
; 17.523 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.660      ;
; 17.543 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.556      ; 3.000      ;
; 17.545 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.638      ;
; 17.546 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.390      ;
; 17.612 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.571      ;
; 17.615 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.556      ; 2.928      ;
; 17.620 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.627 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.556      ;
; 17.662 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.521      ;
; 17.668 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.261      ;
; 17.672 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.257      ;
; 17.689 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.254      ;
; 17.693 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.250      ;
; 17.724 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.459      ;
; 17.730 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.453      ;
; 17.733 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.196      ;
; 17.754 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.189      ;
; 17.778 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.405      ;
; 17.790 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.153      ;
; 17.795 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.153      ;
; 17.801 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.149      ;
; 17.805 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.124      ;
; 17.817 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.804     ; 1.366      ;
; 17.827 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.116      ;
; 17.845 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.096      ;
; 17.845 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.096      ;
; 17.845 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.096      ;
; 17.845 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.096      ;
; 17.845 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.096      ;
; 17.845 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.096      ;
; 17.845 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.096      ;
; 17.845 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.096      ;
; 17.845 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.096      ;
; 17.845 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.096      ;
; 17.849 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.849 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.849 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.849 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.849 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.849 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.849 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.849 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.849 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.849 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.877 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.073      ;
; 17.884 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.066      ;
; 17.910 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.031      ;
; 17.910 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.031      ;
; 17.910 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.031      ;
; 17.910 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.031      ;
; 17.910 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.031      ;
; 17.910 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.031      ;
; 17.910 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.031      ;
; 17.910 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.031      ;
; 17.910 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.031      ;
; 17.910 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.031      ;
; 17.911 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.030      ;
; 17.915 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.026      ;
; 17.943 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.007      ;
; 17.945 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.005      ;
; 17.946 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.995      ;
; 17.946 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.995      ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 52.696 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 1.062      ;
; 52.730 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 1.028      ;
; 52.734 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 1.024      ;
; 52.764 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.994      ;
; 52.794 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.964      ;
; 52.798 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.960      ;
; 52.798 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.960      ;
; 52.802 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.956      ;
; 52.832 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.926      ;
; 52.846 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.912      ;
; 52.862 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.896      ;
; 52.862 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.896      ;
; 52.866 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.892      ;
; 52.866 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.892      ;
; 52.870 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.888      ;
; 52.870 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.888      ;
; 52.876 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.882      ;
; 52.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.871      ;
; 52.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.871      ;
; 52.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.871      ;
; 52.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.871      ;
; 52.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.871      ;
; 52.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.871      ;
; 52.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.871      ;
; 52.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.871      ;
; 52.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.871      ;
; 52.900 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.858      ;
; 52.914 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.844      ;
; 52.914 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.844      ;
; 52.922 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.836      ;
; 52.930 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.828      ;
; 52.930 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.828      ;
; 52.934 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.824      ;
; 52.934 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.824      ;
; 52.934 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.824      ;
; 52.938 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.820      ;
; 52.938 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.820      ;
; 52.944 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.814      ;
; 52.944 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.814      ;
; 52.968 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.790      ;
; 52.982 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.776      ;
; 52.982 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.776      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.772      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.772      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.772      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.772      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.772      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.772      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.772      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.772      ;
; 53.012 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.746      ;
; 53.012 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.746      ;
; 53.061 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.697      ;
; 53.061 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.697      ;
; 53.061 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.697      ;
; 53.061 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.697      ;
; 53.061 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.697      ;
; 53.061 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.697      ;
; 53.061 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.697      ;
; 53.061 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.697      ;
; 53.124 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.634      ;
; 53.136 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.622      ;
; 53.202 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.556      ;
; 53.204 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.554      ;
; 53.214 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.544      ;
; 53.214 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.544      ;
; 53.217 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.541      ;
; 53.217 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.541      ;
; 53.227 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.531      ;
; 53.227 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.531      ;
; 53.230 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.528      ;
; 53.233 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.525      ;
; 53.252 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.506      ;
; 53.372 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.386      ;
; 53.374 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.384      ;
; 53.374 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.384      ;
; 53.375 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.383      ;
; 53.376 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.382      ;
; 53.399 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.359      ;
; 53.399 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.359      ;
; 53.399 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.359      ;
; 53.399 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.359      ;
; 53.399 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.047     ; 0.359      ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.130 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.256      ; 0.470      ;
; 0.143 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.479      ;
; 0.148 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.255      ; 0.487      ;
; 0.169 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.255      ; 0.508      ;
; 0.170 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.214      ; 0.488      ;
; 0.172 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.176 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.214      ; 0.494      ;
; 0.176 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.244      ; 0.507      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.316      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.214      ; 0.502      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.255      ; 0.527      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.193 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.256      ; 0.533      ;
; 0.196 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.329      ;
; 0.197 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.214      ; 0.515      ;
; 0.204 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.328      ;
; 0.205 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.329      ;
; 0.209 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.336      ;
; 0.213 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.337      ;
; 0.214 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.339      ;
; 0.223 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.347      ;
; 0.232 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.229      ; 0.545      ;
; 0.240 ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.373      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 0.373      ;
; 0.242 ; Sdram_Control_4Port:u6|mDATAOUT[5]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.236      ; 0.582      ;
; 0.243 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.376      ;
; 0.243 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.383      ;
; 0.244 ; Sdram_Control_4Port:u6|mDATAOUT[12]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.238      ; 0.586      ;
; 0.244 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.580      ;
; 0.246 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.380      ;
; 0.248 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.373      ;
; 0.251 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.391      ;
; 0.252 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.392      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.234      ; 0.481      ;
; 0.150 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.220      ; 0.474      ;
; 0.151 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.234      ; 0.489      ;
; 0.152 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.234      ; 0.490      ;
; 0.156 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.489      ;
; 0.157 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.488      ;
; 0.159 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.492      ;
; 0.159 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.492      ;
; 0.160 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.493      ;
; 0.161 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.220      ; 0.485      ;
; 0.162 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.495      ;
; 0.163 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.494      ;
; 0.164 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.497      ;
; 0.165 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.498      ;
; 0.166 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.499      ;
; 0.167 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.495      ;
; 0.167 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.498      ;
; 0.167 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.500      ;
; 0.168 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.499      ;
; 0.169 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.502      ;
; 0.169 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.502      ;
; 0.170 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.500      ;
; 0.170 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.501      ;
; 0.170 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.501      ;
; 0.171 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.499      ;
; 0.171 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.504      ;
; 0.172 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.503      ;
; 0.173 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.503      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.502      ;
; 0.175 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.508      ;
; 0.175 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.506      ;
; 0.175 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.507      ;
; 0.176 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.509      ;
; 0.176 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.225      ; 0.505      ;
; 0.177 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.508      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.229      ; 0.519      ;
; 0.187 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.518      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.220      ; 0.512      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.182      ; 0.477      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.314      ;
; 0.194 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.317      ;
; 0.195 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.318      ;
; 0.196 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; ITU_656_Decoder:u4|Window[3]                                                                                                                                    ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.319      ;
; 0.197 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.249      ; 0.530      ;
; 0.197 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.320      ;
; 0.198 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.182      ; 0.484      ;
; 0.198 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.321      ;
; 0.201 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                             ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                             ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.324      ;
; 0.202 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.325      ;
; 0.205 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.182      ; 0.491      ;
; 0.208 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.039      ; 0.331      ;
; 0.210 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.182      ; 0.496      ;
; 0.211 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.182      ; 0.497      ;
; 0.211 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.182      ; 0.497      ;
; 0.212 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.182      ; 0.498      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.176 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.183 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.314      ;
; 0.190 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.321      ;
; 0.191 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.322      ;
; 0.191 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.322      ;
; 0.192 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.323      ;
; 0.196 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.327      ;
; 0.199 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.330      ;
; 0.283 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.414      ;
; 0.284 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.415      ;
; 0.284 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.415      ;
; 0.284 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.415      ;
; 0.284 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.415      ;
; 0.292 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.423      ;
; 0.294 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.425      ;
; 0.300 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.431      ;
; 0.306 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.437      ;
; 0.306 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.437      ;
; 0.323 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.454      ;
; 0.367 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.498      ;
; 0.370 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.501      ;
; 0.432 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.563      ;
; 0.433 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.564      ;
; 0.433 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.564      ;
; 0.441 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.572      ;
; 0.442 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.573      ;
; 0.442 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.573      ;
; 0.445 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.576      ;
; 0.445 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.576      ;
; 0.452 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.583      ;
; 0.455 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.586      ;
; 0.495 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.626      ;
; 0.496 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.627      ;
; 0.496 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.627      ;
; 0.498 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.629      ;
; 0.499 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.630      ;
; 0.499 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.630      ;
; 0.505 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.636      ;
; 0.505 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.636      ;
; 0.505 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.636      ;
; 0.505 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.636      ;
; 0.505 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.636      ;
; 0.505 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.636      ;
; 0.505 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.636      ;
; 0.508 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.639      ;
; 0.508 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.639      ;
; 0.511 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.642      ;
; 0.511 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.642      ;
; 0.514 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.645      ;
; 0.517 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.648      ;
; 0.562 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.693      ;
; 0.562 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.693      ;
; 0.565 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.696      ;
; 0.565 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.696      ;
; 0.565 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.696      ;
; 0.565 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.696      ;
; 0.565 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.696      ;
; 0.565 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.696      ;
; 0.565 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.696      ;
; 0.565 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.696      ;
; 0.574 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.705      ;
; 0.577 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.708      ;
; 0.580 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.711      ;
; 0.583 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.714      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.745      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.745      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.745      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.745      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.745      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.745      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.745      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.745      ;
; 0.628 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.759      ;
; 0.631 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.762      ;
; 0.646 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.777      ;
; 0.649 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.780      ;
; 0.712 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.843      ;
; 0.715 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.846      ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.191 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.201 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.288 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.293 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.416      ;
; 0.294 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.421      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.428      ;
; 0.308 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.431      ;
; 0.435 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.565      ;
; 0.437 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.443 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.566      ;
; 0.443 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.566      ;
; 0.444 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.567      ;
; 0.445 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.568      ;
; 0.446 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.572      ;
; 0.448 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.579      ;
; 0.449 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.453 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.576      ;
; 0.454 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.577      ;
; 0.454 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.577      ;
; 0.455 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.579      ;
; 0.457 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.580      ;
; 0.457 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.580      ;
; 0.457 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.580      ;
; 0.458 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.581      ;
; 0.458 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.581      ;
; 0.458 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.581      ;
; 0.458 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.581      ;
; 0.458 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.581      ;
; 0.459 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.582      ;
; 0.460 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.585      ;
; 0.462 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.587      ;
; 0.465 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.588      ;
; 0.498 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.628      ;
; 0.500 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.626      ;
; 0.501 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.631      ;
; 0.502 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.632      ;
; 0.503 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
; 0.506 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.629      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                          ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.434 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.037      ;
; -4.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.302     ; 2.055      ;
; -4.368 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.462     ; 1.843      ;
; -4.368 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.462     ; 1.843      ;
; -4.368 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.462     ; 1.843      ;
; -4.368 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.462     ; 1.843      ;
; -4.368 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.462     ; 1.843      ;
; -4.368 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.462     ; 1.843      ;
; -4.368 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.462     ; 1.843      ;
; -4.368 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.462     ; 1.843      ;
; -4.368 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.462     ; 1.843      ;
; -4.367 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 1.894      ;
; -4.367 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 1.894      ;
; -4.367 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 1.894      ;
; -4.367 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 1.894      ;
; -4.367 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 1.894      ;
; -4.367 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 1.894      ;
; -4.367 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 1.894      ;
; -4.367 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 1.894      ;
; -4.367 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 1.894      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.405     ; 1.898      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.405     ; 1.898      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.405     ; 1.898      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.405     ; 1.898      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.405     ; 1.898      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.412     ; 1.891      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.412     ; 1.891      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.411     ; 1.892      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.411     ; 1.892      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.411     ; 1.892      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.411     ; 1.892      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.411     ; 1.892      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.411     ; 1.892      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.411     ; 1.892      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.411     ; 1.892      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.412     ; 1.891      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.412     ; 1.891      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.412     ; 1.891      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.405     ; 1.898      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.405     ; 1.898      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.405     ; 1.898      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.411     ; 1.892      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.412     ; 1.891      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.412     ; 1.891      ;
; -4.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.412     ; 1.891      ;
; -4.365 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.906      ;
; -4.365 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.906      ;
; -4.365 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.906      ;
; -4.365 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.906      ;
; -4.365 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.906      ;
; -4.365 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.906      ;
; -4.365 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.906      ;
; -4.365 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.906      ;
; -4.365 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.906      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.396     ; 1.905      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
; -4.364 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.399     ; 1.902      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
; -2.426 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.613     ; 0.742      ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TD_CLK27'                                                                                                                                                                                                                              ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.730 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.088      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.062      ;
; -1.694 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.577     ; 2.106      ;
; -1.682 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.591     ; 2.080      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.650 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.719     ; 1.898      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.872      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.733     ; 1.872      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.733     ; 1.872      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.733     ; 1.872      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.733     ; 1.872      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.733     ; 1.872      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.755     ; 1.850      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.757     ; 1.848      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.757     ; 1.848      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.757     ; 1.848      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.756     ; 1.849      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.757     ; 1.848      ;
; -1.638 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.734     ; 1.871      ;
; -1.637 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.770     ; 1.834      ;
; -1.637 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.770     ; 1.834      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TD_CLK27'                                                                                                                                                              ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[0]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[0]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[1]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[1]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[2]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[2]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[3]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[3]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[4]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[4]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[5]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[5]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[6]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[6]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[7]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.571 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[7]                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.005      ; 0.700      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[12]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[14]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[15]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Active_Video                                                                 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[22]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[14]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[21]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[20]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[12]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[23]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[15]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[6]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[4]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.602 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[7]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.001      ; 0.727      ;
; 0.665 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.191      ; 0.980      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[0]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[1]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[2]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[3]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[4]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[5]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[6]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[7]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[13]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Start                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Pre_Field                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[13]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.678 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[5]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.007      ; 0.809      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[8]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[9]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[10]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[11]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[19]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[11]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[17]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[9]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[16]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[8]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[18]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[10]                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[3]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[1]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[0]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.679 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[2]                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.009      ; 0.812      ;
; 0.690 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|FVAL                                                                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.820      ;
; 0.690 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Field                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.820      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.713 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[0]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.007     ; 0.830      ;
; 0.756 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Data_Valid                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.014     ; 0.866      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.004     ; 0.894      ;
; 0.782 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[1]                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.020     ; 0.886      ;
; 0.782 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[8]                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.020     ; 0.886      ;
; 0.782 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[7]                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.020     ; 0.886      ;
; 0.782 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[6]                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.020     ; 0.886      ;
; 0.782 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[5]                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.020     ; 0.886      ;
; 0.782 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[4]                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.020     ; 0.886      ;
; 0.782 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[3]                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.020     ; 0.886      ;
; 0.782 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[2]                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.020     ; 0.886      ;
; 0.782 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[0]                                                                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.020     ; 0.886      ;
; 0.783 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[17]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.027     ; 0.880      ;
; 0.783 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[16]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.027     ; 0.880      ;
; 0.783 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cont[15]                                                                     ; CLOCK_50     ; TD_CLK27    ; 0.000        ; -0.027     ; 0.880      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
; 1.732 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.291     ; 0.635      ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                           ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.385 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.891     ; 1.688      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.867     ; 1.713      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.867     ; 1.713      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.867     ; 1.713      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.867     ; 1.713      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.867     ; 1.713      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.867     ; 1.713      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.867     ; 1.713      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.867     ; 1.713      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.867     ; 1.713      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.871     ; 1.709      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.871     ; 1.709      ;
; 3.386 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.870     ; 1.710      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.389 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.824     ; 1.759      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.821     ; 1.763      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.390 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.872     ; 1.712      ;
; 3.393 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.843     ; 1.744      ;
; 3.393 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.900     ; 1.687      ;
; 3.393 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.900     ; 1.687      ;
; 3.393 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.900     ; 1.687      ;
; 3.393 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.900     ; 1.687      ;
; 3.393 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.900     ; 1.687      ;
; 3.393 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.900     ; 1.687      ;
; 3.393 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.900     ; 1.687      ;
; 3.393 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.843     ; 1.744      ;
; 3.397 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.838     ; 1.753      ;
; 3.397 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mRD                                                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.838     ; 1.753      ;
; 3.397 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.838     ; 1.753      ;
; 3.397 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.886     ; 1.705      ;
; 3.397 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.886     ; 1.705      ;
; 3.397 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.859     ; 1.732      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.833     ; 1.759      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.848     ; 1.744      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.848     ; 1.744      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.848     ; 1.744      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.848     ; 1.744      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.848     ; 1.744      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.848     ; 1.744      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.848     ; 1.744      ;
; 3.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.848     ; 1.744      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
Worst Case Available Settling Time: 9.403 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+
; Clock                                      ; Setup    ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+
; Worst-case Slack                           ; -8.207   ; 0.130 ; -8.170    ; 0.571   ; 4.724               ;
;  AUD_XCK                                   ; N/A      ; N/A   ; N/A       ; N/A     ; 49.669              ;
;  CLOCK2_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  CLOCK3_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  CLOCK_50                                  ; 13.348   ; 0.191 ; N/A       ; N/A     ; 9.267               ;
;  TD_CLK27                                  ; -1.182   ; 0.143 ; -4.081    ; 0.571   ; 17.707              ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; -8.207   ; 0.130 ; -8.170    ; 3.385   ; 4.724               ;
;  u6|sdram_pll1|altpll_component|pll|clk[2] ; 51.533   ; 0.176 ; -4.395    ; 1.732   ; 26.595              ;
; Design-wide TNS                            ; -734.296 ; 0.0   ; -4673.548 ; 0.0     ; 0.0                 ;
;  AUD_XCK                                   ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK2_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK3_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK_50                                  ; 0.000    ; 0.000 ; N/A       ; N/A     ; 0.000               ;
;  TD_CLK27                                  ; -76.395  ; 0.000 ; -1558.819 ; 0.000   ; 0.000               ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; -657.901 ; 0.000 ; -3053.199 ; 0.000   ; 0.000               ;
;  u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000    ; 0.000 ; -61.530   ; 0.000   ; 0.000               ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_CTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                  ; CLOCK_50                                  ; 1181     ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; TD_CLK27                                  ; 102      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; TD_CLK27                                  ; 160154   ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; TD_CLK27                                  ; 30       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 475      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10350    ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 89       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                  ; CLOCK_50                                  ; 1181     ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; TD_CLK27                                  ; 102      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; TD_CLK27                                  ; 160154   ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; TD_CLK27                                  ; 30       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 475      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10350    ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 89       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                 ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; TD_CLK27                                  ; 701      ; 0        ; 0        ; 0        ;
; TD_CLK27   ; TD_CLK27                                  ; 32       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 397      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 14       ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                  ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; TD_CLK27                                  ; 701      ; 0        ; 0        ; 0        ;
; TD_CLK27   ; TD_CLK27                                  ; 32       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 397      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 14       ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 46    ; 46   ;
; Unconstrained Input Port Paths  ; 292   ; 292  ;
; Unconstrained Output Ports      ; 125   ; 125  ;
; Unconstrained Output Port Paths ; 416   ; 416  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                              ;
+-------------------------------------------+-------------------------------------------+-----------+---------------+
; Target                                    ; Clock                                     ; Type      ; Status        ;
+-------------------------------------------+-------------------------------------------+-----------+---------------+
; AUD_XCK                                   ; AUD_XCK                                   ; Base      ; Constrained   ;
; CLOCK2_50                                 ; CLOCK2_50                                 ; Base      ; Constrained   ;
; CLOCK3_50                                 ; CLOCK3_50                                 ; Base      ; Constrained   ;
; CLOCK_50                                  ; CLOCK_50                                  ; Base      ; Constrained   ;
; I2C_AV_Config:u1|mI2C_CTRL_CLK            ;                                           ; Base      ; Unconstrained ;
; Reset_Delay:u3|oRST_0                     ;                                           ; Base      ; Unconstrained ;
; TD_CLK27                                  ; TD_CLK27                                  ; Base      ; Constrained   ;
; TD_HS                                     ;                                           ; Base      ; Unconstrained ;
; VGA_Ctrl:u9|oVGA_HS                       ;                                           ; Base      ; Unconstrained ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; Constrained   ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; Constrained   ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; Generated ; Constrained   ;
+-------------------------------------------+-------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_CLK27    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_VS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_CLK27    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_DATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TD_VS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 17 09:41:14 2019
Info: Command: quartus_sta DE2_115_TV -c DE2_115_TV
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_k5m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'de2_115_golden_sopc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 11 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[0]} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 11 -phase -105.00 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[1]} {u6|sdram_pll1|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 16 -multiply_by 11 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[2]} {u6|sdram_pll1|altpll_component|pll|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_Ctrl:u9|V_Cont[0] is being clocked by VGA_Ctrl:u9|oVGA_HS
Warning (332060): Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TD_Detect:u2|PAL is being clocked by TD_HS
Warning (332060): Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:u1|mI2C_CTRL_CLK
Warning (332060): Node: Reset_Delay:u3|oRST_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Sdram_Control_4Port:u6|rRD2_ADDR[9]~1 is being clocked by Reset_Delay:u3|oRST_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[0] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[1] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[1] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[2] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[2] does not match the master clock period requirement: 37.037
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.207
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.207            -657.901 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -1.182             -76.395 TD_CLK27 
    Info (332119):    13.348               0.000 CLOCK_50 
    Info (332119):    51.533               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 TD_CLK27 
    Info (332119):     0.352               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.389               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     0.410               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -8.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.170           -3053.199 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -4.395             -61.530 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    -4.081           -1558.819 TD_CLK27 
Info (332146): Worst-case removal slack is 1.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.220               0.000 TD_CLK27 
    Info (332119):     3.271               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     6.293               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.730               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.645               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    17.919               0.000 TD_CLK27 
    Info (332119):    26.609               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    49.669               0.000 AUD_XCK 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
    Info (332114): Worst Case Available Settling Time: 8.661 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_Ctrl:u9|V_Cont[0] is being clocked by VGA_Ctrl:u9|oVGA_HS
Warning (332060): Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TD_Detect:u2|PAL is being clocked by TD_HS
Warning (332060): Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:u1|mI2C_CTRL_CLK
Warning (332060): Node: Reset_Delay:u3|oRST_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Sdram_Control_4Port:u6|rRD2_ADDR[9]~1 is being clocked by Reset_Delay:u3|oRST_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[0] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[1] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[1] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[2] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[2] does not match the master clock period requirement: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.371            -591.132 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -0.985             -62.508 TD_CLK27 
    Info (332119):    14.036               0.000 CLOCK_50 
    Info (332119):    51.752               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.339               0.000 TD_CLK27 
    Info (332119):     0.341               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     0.368               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -7.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.303           -2728.357 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -3.863             -54.082 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    -3.604           -1356.702 TD_CLK27 
Info (332146): Worst-case removal slack is 1.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.115               0.000 TD_CLK27 
    Info (332119):     2.860               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     5.563               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.724               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.636               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    17.947               0.000 TD_CLK27 
    Info (332119):    26.595               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    49.669               0.000 AUD_XCK 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
    Info (332114): Worst Case Available Settling Time: 8.798 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_Ctrl:u9|V_Cont[0] is being clocked by VGA_Ctrl:u9|oVGA_HS
Warning (332060): Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TD_Detect:u2|PAL is being clocked by TD_HS
Warning (332060): Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:u1|mI2C_CTRL_CLK
Warning (332060): Node: Reset_Delay:u3|oRST_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Sdram_Control_4Port:u6|rRD2_ADDR[9]~1 is being clocked by Reset_Delay:u3|oRST_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[0] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[1] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[1] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[2] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[2] does not match the master clock period requirement: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.366            -354.295 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -0.141              -2.822 TD_CLK27 
    Info (332119):    16.352               0.000 CLOCK_50 
    Info (332119):    52.696               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.130               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.143               0.000 TD_CLK27 
    Info (332119):     0.176               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     0.191               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -4.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.434           -1685.590 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -2.426             -33.964 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    -1.730            -510.417 TD_CLK27 
Info (332146): Worst-case removal slack is 0.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.571               0.000 TD_CLK27 
    Info (332119):     1.732               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     3.385               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.806               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.267               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    17.707               0.000 TD_CLK27 
    Info (332119):    26.703               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    49.879               0.000 AUD_XCK 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
    Info (332114): Worst Case Available Settling Time: 9.403 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Wed Apr 17 09:41:21 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


