/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_1__DIV_ID 0x00000043u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock_1__PA_DIV_ID 0x000000FFu

/* cyLed_p43 */
#define cyLed_p43__0__DR CYREG_GPIO_PRT4_DR
#define cyLed_p43__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyLed_p43__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyLed_p43__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyLed_p43__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define cyLed_p43__0__HSIOM_MASK 0x0000F000u
#define cyLed_p43__0__HSIOM_SHIFT 12u
#define cyLed_p43__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p43__0__INTR CYREG_GPIO_PRT4_INTR
#define cyLed_p43__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p43__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyLed_p43__0__MASK 0x08u
#define cyLed_p43__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyLed_p43__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyLed_p43__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyLed_p43__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyLed_p43__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyLed_p43__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyLed_p43__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyLed_p43__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyLed_p43__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyLed_p43__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyLed_p43__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyLed_p43__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyLed_p43__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyLed_p43__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyLed_p43__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyLed_p43__0__PC CYREG_GPIO_PRT4_PC
#define cyLed_p43__0__PC2 CYREG_GPIO_PRT4_PC2
#define cyLed_p43__0__PORT 4u
#define cyLed_p43__0__PS CYREG_GPIO_PRT4_PS
#define cyLed_p43__0__SHIFT 3u
#define cyLed_p43__DR CYREG_GPIO_PRT4_DR
#define cyLed_p43__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyLed_p43__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyLed_p43__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyLed_p43__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p43__INTR CYREG_GPIO_PRT4_INTR
#define cyLed_p43__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p43__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyLed_p43__MASK 0x08u
#define cyLed_p43__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyLed_p43__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyLed_p43__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyLed_p43__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyLed_p43__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyLed_p43__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyLed_p43__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyLed_p43__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyLed_p43__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyLed_p43__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyLed_p43__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyLed_p43__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyLed_p43__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyLed_p43__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyLed_p43__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyLed_p43__PC CYREG_GPIO_PRT4_PC
#define cyLed_p43__PC2 CYREG_GPIO_PRT4_PC2
#define cyLed_p43__PORT 4u
#define cyLed_p43__PS CYREG_GPIO_PRT4_PS
#define cyLed_p43__SHIFT 3u

/* cyLed_p44 */
#define cyLed_p44__0__DR CYREG_GPIO_PRT4_DR
#define cyLed_p44__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyLed_p44__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyLed_p44__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyLed_p44__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define cyLed_p44__0__HSIOM_MASK 0x000F0000u
#define cyLed_p44__0__HSIOM_SHIFT 16u
#define cyLed_p44__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p44__0__INTR CYREG_GPIO_PRT4_INTR
#define cyLed_p44__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p44__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyLed_p44__0__MASK 0x10u
#define cyLed_p44__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyLed_p44__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyLed_p44__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyLed_p44__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyLed_p44__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyLed_p44__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyLed_p44__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyLed_p44__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyLed_p44__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyLed_p44__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyLed_p44__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyLed_p44__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyLed_p44__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyLed_p44__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyLed_p44__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyLed_p44__0__PC CYREG_GPIO_PRT4_PC
#define cyLed_p44__0__PC2 CYREG_GPIO_PRT4_PC2
#define cyLed_p44__0__PORT 4u
#define cyLed_p44__0__PS CYREG_GPIO_PRT4_PS
#define cyLed_p44__0__SHIFT 4u
#define cyLed_p44__DR CYREG_GPIO_PRT4_DR
#define cyLed_p44__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyLed_p44__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyLed_p44__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyLed_p44__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p44__INTR CYREG_GPIO_PRT4_INTR
#define cyLed_p44__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p44__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyLed_p44__MASK 0x10u
#define cyLed_p44__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyLed_p44__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyLed_p44__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyLed_p44__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyLed_p44__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyLed_p44__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyLed_p44__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyLed_p44__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyLed_p44__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyLed_p44__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyLed_p44__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyLed_p44__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyLed_p44__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyLed_p44__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyLed_p44__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyLed_p44__PC CYREG_GPIO_PRT4_PC
#define cyLed_p44__PC2 CYREG_GPIO_PRT4_PC2
#define cyLed_p44__PORT 4u
#define cyLed_p44__PS CYREG_GPIO_PRT4_PS
#define cyLed_p44__SHIFT 4u

/* cyLed_p45 */
#define cyLed_p45__0__DR CYREG_GPIO_PRT4_DR
#define cyLed_p45__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyLed_p45__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyLed_p45__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyLed_p45__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define cyLed_p45__0__HSIOM_MASK 0x00F00000u
#define cyLed_p45__0__HSIOM_SHIFT 20u
#define cyLed_p45__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p45__0__INTR CYREG_GPIO_PRT4_INTR
#define cyLed_p45__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p45__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyLed_p45__0__MASK 0x20u
#define cyLed_p45__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyLed_p45__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyLed_p45__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyLed_p45__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyLed_p45__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyLed_p45__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyLed_p45__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyLed_p45__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyLed_p45__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyLed_p45__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyLed_p45__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyLed_p45__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyLed_p45__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyLed_p45__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyLed_p45__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyLed_p45__0__PC CYREG_GPIO_PRT4_PC
#define cyLed_p45__0__PC2 CYREG_GPIO_PRT4_PC2
#define cyLed_p45__0__PORT 4u
#define cyLed_p45__0__PS CYREG_GPIO_PRT4_PS
#define cyLed_p45__0__SHIFT 5u
#define cyLed_p45__DR CYREG_GPIO_PRT4_DR
#define cyLed_p45__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyLed_p45__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyLed_p45__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyLed_p45__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p45__INTR CYREG_GPIO_PRT4_INTR
#define cyLed_p45__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyLed_p45__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyLed_p45__MASK 0x20u
#define cyLed_p45__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyLed_p45__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyLed_p45__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyLed_p45__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyLed_p45__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyLed_p45__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyLed_p45__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyLed_p45__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyLed_p45__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyLed_p45__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyLed_p45__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyLed_p45__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyLed_p45__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyLed_p45__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyLed_p45__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyLed_p45__PC CYREG_GPIO_PRT4_PC
#define cyLed_p45__PC2 CYREG_GPIO_PRT4_PC2
#define cyLed_p45__PORT 4u
#define cyLed_p45__PS CYREG_GPIO_PRT4_PS
#define cyLed_p45__SHIFT 5u

/* cyCapsense */
#define cyCapsense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define cyCapsense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyCapsense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyCapsense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyCapsense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define cyCapsense_Cmod__0__HSIOM_MASK 0x00000F00u
#define cyCapsense_Cmod__0__HSIOM_SHIFT 8u
#define cyCapsense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyCapsense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define cyCapsense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyCapsense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyCapsense_Cmod__0__MASK 0x04u
#define cyCapsense_Cmod__0__OUT_SEL CYREG_UDB_PA5_CFG10
#define cyCapsense_Cmod__0__OUT_SEL_SHIFT 4u
#define cyCapsense_Cmod__0__OUT_SEL_VAL 0u
#define cyCapsense_Cmod__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyCapsense_Cmod__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyCapsense_Cmod__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyCapsense_Cmod__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyCapsense_Cmod__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyCapsense_Cmod__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyCapsense_Cmod__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyCapsense_Cmod__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyCapsense_Cmod__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyCapsense_Cmod__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyCapsense_Cmod__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyCapsense_Cmod__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyCapsense_Cmod__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyCapsense_Cmod__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyCapsense_Cmod__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyCapsense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define cyCapsense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define cyCapsense_Cmod__0__PORT 4u
#define cyCapsense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define cyCapsense_Cmod__0__SHIFT 2u
#define cyCapsense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define cyCapsense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyCapsense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyCapsense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyCapsense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyCapsense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define cyCapsense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyCapsense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyCapsense_Cmod__Cmod__MASK 0x04u
#define cyCapsense_Cmod__Cmod__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyCapsense_Cmod__Cmod__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyCapsense_Cmod__Cmod__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyCapsense_Cmod__Cmod__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyCapsense_Cmod__Cmod__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyCapsense_Cmod__Cmod__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyCapsense_Cmod__Cmod__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyCapsense_Cmod__Cmod__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyCapsense_Cmod__Cmod__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyCapsense_Cmod__Cmod__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyCapsense_Cmod__Cmod__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyCapsense_Cmod__Cmod__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyCapsense_Cmod__Cmod__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyCapsense_Cmod__Cmod__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyCapsense_Cmod__Cmod__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyCapsense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define cyCapsense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define cyCapsense_Cmod__Cmod__PORT 4u
#define cyCapsense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define cyCapsense_Cmod__Cmod__SHIFT 2u
#define cyCapsense_Cmod__DR CYREG_GPIO_PRT4_DR
#define cyCapsense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyCapsense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyCapsense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyCapsense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyCapsense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define cyCapsense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyCapsense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyCapsense_Cmod__MASK 0x04u
#define cyCapsense_Cmod__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyCapsense_Cmod__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyCapsense_Cmod__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyCapsense_Cmod__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyCapsense_Cmod__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyCapsense_Cmod__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyCapsense_Cmod__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyCapsense_Cmod__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyCapsense_Cmod__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyCapsense_Cmod__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyCapsense_Cmod__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyCapsense_Cmod__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyCapsense_Cmod__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyCapsense_Cmod__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyCapsense_Cmod__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyCapsense_Cmod__PC CYREG_GPIO_PRT4_PC
#define cyCapsense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define cyCapsense_Cmod__PORT 4u
#define cyCapsense_Cmod__PS CYREG_GPIO_PRT4_PS
#define cyCapsense_Cmod__SHIFT 2u
#define cyCapsense_CSD__CSD_CONFIG CYREG_CSD0_CONFIG
#define cyCapsense_CSD__CSD_COUNTER CYREG_CSD0_COUNTER
#define cyCapsense_CSD__CSD_ID CYREG_CSD0_ID
#define cyCapsense_CSD__CSD_INTR CYREG_CSD0_INTR
#define cyCapsense_CSD__CSD_INTR_SET CYREG_CSD0_INTR_SET
#define cyCapsense_CSD__CSD_NUMBER 0u
#define cyCapsense_CSD__CSD_PWM CYREG_CSD0_PWM
#define cyCapsense_CSD__CSD_STATUS CYREG_CSD0_STATUS
#define cyCapsense_IDACMod_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define cyCapsense_IDACMod_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define cyCapsense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define cyCapsense_IDACMod_cy_psoc4_idac__IDAC_NUMBER 1u
#define cyCapsense_IDACMod_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define cyCapsense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT 16u
#define cyCapsense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define cyCapsense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define cyCapsense_ISR__INTC_MASK 0x40000u
#define cyCapsense_ISR__INTC_NUMBER 18u
#define cyCapsense_ISR__INTC_PRIOR_MASK 0xC00000u
#define cyCapsense_ISR__INTC_PRIOR_NUM 3u
#define cyCapsense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define cyCapsense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define cyCapsense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR
#define cyCapsense_ModClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define cyCapsense_ModClk__DIV_ID 0x00000040u
#define cyCapsense_ModClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define cyCapsense_ModClk__PA_DIV_ID 0x000000FFu
#define cyCapsense_Sns__0__DR CYREG_GPIO_PRT7_DR
#define cyCapsense_Sns__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define cyCapsense_Sns__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define cyCapsense_Sns__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define cyCapsense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define cyCapsense_Sns__0__HSIOM_MASK 0x000000F0u
#define cyCapsense_Sns__0__HSIOM_SHIFT 4u
#define cyCapsense_Sns__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define cyCapsense_Sns__0__INTR CYREG_GPIO_PRT7_INTR
#define cyCapsense_Sns__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define cyCapsense_Sns__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define cyCapsense_Sns__0__MASK 0x02u
#define cyCapsense_Sns__0__PC CYREG_GPIO_PRT7_PC
#define cyCapsense_Sns__0__PC2 CYREG_GPIO_PRT7_PC2
#define cyCapsense_Sns__0__PORT 7u
#define cyCapsense_Sns__0__PS CYREG_GPIO_PRT7_PS
#define cyCapsense_Sns__0__SHIFT 1u
#define cyCapsense_Sns__1__DR CYREG_GPIO_PRT7_DR
#define cyCapsense_Sns__1__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define cyCapsense_Sns__1__DR_INV CYREG_GPIO_PRT7_DR_INV
#define cyCapsense_Sns__1__DR_SET CYREG_GPIO_PRT7_DR_SET
#define cyCapsense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL7
#define cyCapsense_Sns__1__HSIOM_MASK 0x0000000Fu
#define cyCapsense_Sns__1__HSIOM_SHIFT 0u
#define cyCapsense_Sns__1__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define cyCapsense_Sns__1__INTR CYREG_GPIO_PRT7_INTR
#define cyCapsense_Sns__1__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define cyCapsense_Sns__1__INTSTAT CYREG_GPIO_PRT7_INTR
#define cyCapsense_Sns__1__MASK 0x01u
#define cyCapsense_Sns__1__PC CYREG_GPIO_PRT7_PC
#define cyCapsense_Sns__1__PC2 CYREG_GPIO_PRT7_PC2
#define cyCapsense_Sns__1__PORT 7u
#define cyCapsense_Sns__1__PS CYREG_GPIO_PRT7_PS
#define cyCapsense_Sns__1__SHIFT 0u
#define cyCapsense_Sns__2__DR CYREG_GPIO_PRT4_DR
#define cyCapsense_Sns__2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyCapsense_Sns__2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyCapsense_Sns__2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyCapsense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL4
#define cyCapsense_Sns__2__HSIOM_MASK 0x0F000000u
#define cyCapsense_Sns__2__HSIOM_SHIFT 24u
#define cyCapsense_Sns__2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyCapsense_Sns__2__INTR CYREG_GPIO_PRT4_INTR
#define cyCapsense_Sns__2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyCapsense_Sns__2__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyCapsense_Sns__2__MASK 0x40u
#define cyCapsense_Sns__2__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyCapsense_Sns__2__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyCapsense_Sns__2__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyCapsense_Sns__2__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyCapsense_Sns__2__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyCapsense_Sns__2__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyCapsense_Sns__2__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyCapsense_Sns__2__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyCapsense_Sns__2__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyCapsense_Sns__2__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyCapsense_Sns__2__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyCapsense_Sns__2__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyCapsense_Sns__2__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyCapsense_Sns__2__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyCapsense_Sns__2__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyCapsense_Sns__2__PC CYREG_GPIO_PRT4_PC
#define cyCapsense_Sns__2__PC2 CYREG_GPIO_PRT4_PC2
#define cyCapsense_Sns__2__PORT 4u
#define cyCapsense_Sns__2__PS CYREG_GPIO_PRT4_PS
#define cyCapsense_Sns__2__SHIFT 6u
#define cyCapsense_Sns__Button0_Sns0__DR CYREG_GPIO_PRT7_DR
#define cyCapsense_Sns__Button0_Sns0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define cyCapsense_Sns__Button0_Sns0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define cyCapsense_Sns__Button0_Sns0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define cyCapsense_Sns__Button0_Sns0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define cyCapsense_Sns__Button0_Sns0__INTR CYREG_GPIO_PRT7_INTR
#define cyCapsense_Sns__Button0_Sns0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define cyCapsense_Sns__Button0_Sns0__INTSTAT CYREG_GPIO_PRT7_INTR
#define cyCapsense_Sns__Button0_Sns0__MASK 0x02u
#define cyCapsense_Sns__Button0_Sns0__PC CYREG_GPIO_PRT7_PC
#define cyCapsense_Sns__Button0_Sns0__PC2 CYREG_GPIO_PRT7_PC2
#define cyCapsense_Sns__Button0_Sns0__PORT 7u
#define cyCapsense_Sns__Button0_Sns0__PS CYREG_GPIO_PRT7_PS
#define cyCapsense_Sns__Button0_Sns0__SHIFT 1u
#define cyCapsense_Sns__Button1_Sns0__DR CYREG_GPIO_PRT7_DR
#define cyCapsense_Sns__Button1_Sns0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define cyCapsense_Sns__Button1_Sns0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define cyCapsense_Sns__Button1_Sns0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define cyCapsense_Sns__Button1_Sns0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define cyCapsense_Sns__Button1_Sns0__INTR CYREG_GPIO_PRT7_INTR
#define cyCapsense_Sns__Button1_Sns0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define cyCapsense_Sns__Button1_Sns0__INTSTAT CYREG_GPIO_PRT7_INTR
#define cyCapsense_Sns__Button1_Sns0__MASK 0x01u
#define cyCapsense_Sns__Button1_Sns0__PC CYREG_GPIO_PRT7_PC
#define cyCapsense_Sns__Button1_Sns0__PC2 CYREG_GPIO_PRT7_PC2
#define cyCapsense_Sns__Button1_Sns0__PORT 7u
#define cyCapsense_Sns__Button1_Sns0__PS CYREG_GPIO_PRT7_PS
#define cyCapsense_Sns__Button1_Sns0__SHIFT 0u
#define cyCapsense_Sns__Button2_Sns0__DR CYREG_GPIO_PRT4_DR
#define cyCapsense_Sns__Button2_Sns0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define cyCapsense_Sns__Button2_Sns0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define cyCapsense_Sns__Button2_Sns0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define cyCapsense_Sns__Button2_Sns0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define cyCapsense_Sns__Button2_Sns0__INTR CYREG_GPIO_PRT4_INTR
#define cyCapsense_Sns__Button2_Sns0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define cyCapsense_Sns__Button2_Sns0__INTSTAT CYREG_GPIO_PRT4_INTR
#define cyCapsense_Sns__Button2_Sns0__MASK 0x40u
#define cyCapsense_Sns__Button2_Sns0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define cyCapsense_Sns__Button2_Sns0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define cyCapsense_Sns__Button2_Sns0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define cyCapsense_Sns__Button2_Sns0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define cyCapsense_Sns__Button2_Sns0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define cyCapsense_Sns__Button2_Sns0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define cyCapsense_Sns__Button2_Sns0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define cyCapsense_Sns__Button2_Sns0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define cyCapsense_Sns__Button2_Sns0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define cyCapsense_Sns__Button2_Sns0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define cyCapsense_Sns__Button2_Sns0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define cyCapsense_Sns__Button2_Sns0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define cyCapsense_Sns__Button2_Sns0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define cyCapsense_Sns__Button2_Sns0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define cyCapsense_Sns__Button2_Sns0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define cyCapsense_Sns__Button2_Sns0__PC CYREG_GPIO_PRT4_PC
#define cyCapsense_Sns__Button2_Sns0__PC2 CYREG_GPIO_PRT4_PC2
#define cyCapsense_Sns__Button2_Sns0__PORT 4u
#define cyCapsense_Sns__Button2_Sns0__PS CYREG_GPIO_PRT4_PS
#define cyCapsense_Sns__Button2_Sns0__SHIFT 6u
#define cyCapsense_SnsClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define cyCapsense_SnsClk__DIV_ID 0x00000041u
#define cyCapsense_SnsClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define cyCapsense_SnsClk__PA_DIV_ID 0x000000FFu

/* cyCol1_p03 */
#define cyCol1_p03__0__DR CYREG_GPIO_PRT0_DR
#define cyCol1_p03__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define cyCol1_p03__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define cyCol1_p03__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define cyCol1_p03__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define cyCol1_p03__0__HSIOM_MASK 0x0000F000u
#define cyCol1_p03__0__HSIOM_SHIFT 12u
#define cyCol1_p03__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol1_p03__0__INTR CYREG_GPIO_PRT0_INTR
#define cyCol1_p03__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol1_p03__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define cyCol1_p03__0__MASK 0x08u
#define cyCol1_p03__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define cyCol1_p03__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define cyCol1_p03__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define cyCol1_p03__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define cyCol1_p03__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define cyCol1_p03__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define cyCol1_p03__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define cyCol1_p03__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define cyCol1_p03__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define cyCol1_p03__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define cyCol1_p03__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define cyCol1_p03__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define cyCol1_p03__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define cyCol1_p03__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define cyCol1_p03__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define cyCol1_p03__0__PC CYREG_GPIO_PRT0_PC
#define cyCol1_p03__0__PC2 CYREG_GPIO_PRT0_PC2
#define cyCol1_p03__0__PORT 0u
#define cyCol1_p03__0__PS CYREG_GPIO_PRT0_PS
#define cyCol1_p03__0__SHIFT 3u
#define cyCol1_p03__DR CYREG_GPIO_PRT0_DR
#define cyCol1_p03__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define cyCol1_p03__DR_INV CYREG_GPIO_PRT0_DR_INV
#define cyCol1_p03__DR_SET CYREG_GPIO_PRT0_DR_SET
#define cyCol1_p03__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol1_p03__INTR CYREG_GPIO_PRT0_INTR
#define cyCol1_p03__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol1_p03__INTSTAT CYREG_GPIO_PRT0_INTR
#define cyCol1_p03__MASK 0x08u
#define cyCol1_p03__PA__CFG0 CYREG_UDB_PA4_CFG0
#define cyCol1_p03__PA__CFG1 CYREG_UDB_PA4_CFG1
#define cyCol1_p03__PA__CFG10 CYREG_UDB_PA4_CFG10
#define cyCol1_p03__PA__CFG11 CYREG_UDB_PA4_CFG11
#define cyCol1_p03__PA__CFG12 CYREG_UDB_PA4_CFG12
#define cyCol1_p03__PA__CFG13 CYREG_UDB_PA4_CFG13
#define cyCol1_p03__PA__CFG14 CYREG_UDB_PA4_CFG14
#define cyCol1_p03__PA__CFG2 CYREG_UDB_PA4_CFG2
#define cyCol1_p03__PA__CFG3 CYREG_UDB_PA4_CFG3
#define cyCol1_p03__PA__CFG4 CYREG_UDB_PA4_CFG4
#define cyCol1_p03__PA__CFG5 CYREG_UDB_PA4_CFG5
#define cyCol1_p03__PA__CFG6 CYREG_UDB_PA4_CFG6
#define cyCol1_p03__PA__CFG7 CYREG_UDB_PA4_CFG7
#define cyCol1_p03__PA__CFG8 CYREG_UDB_PA4_CFG8
#define cyCol1_p03__PA__CFG9 CYREG_UDB_PA4_CFG9
#define cyCol1_p03__PC CYREG_GPIO_PRT0_PC
#define cyCol1_p03__PC2 CYREG_GPIO_PRT0_PC2
#define cyCol1_p03__PORT 0u
#define cyCol1_p03__PS CYREG_GPIO_PRT0_PS
#define cyCol1_p03__SHIFT 3u

/* cyCol2_p02 */
#define cyCol2_p02__0__DR CYREG_GPIO_PRT0_DR
#define cyCol2_p02__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define cyCol2_p02__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define cyCol2_p02__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define cyCol2_p02__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define cyCol2_p02__0__HSIOM_MASK 0x00000F00u
#define cyCol2_p02__0__HSIOM_SHIFT 8u
#define cyCol2_p02__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol2_p02__0__INTR CYREG_GPIO_PRT0_INTR
#define cyCol2_p02__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol2_p02__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define cyCol2_p02__0__MASK 0x04u
#define cyCol2_p02__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define cyCol2_p02__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define cyCol2_p02__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define cyCol2_p02__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define cyCol2_p02__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define cyCol2_p02__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define cyCol2_p02__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define cyCol2_p02__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define cyCol2_p02__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define cyCol2_p02__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define cyCol2_p02__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define cyCol2_p02__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define cyCol2_p02__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define cyCol2_p02__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define cyCol2_p02__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define cyCol2_p02__0__PC CYREG_GPIO_PRT0_PC
#define cyCol2_p02__0__PC2 CYREG_GPIO_PRT0_PC2
#define cyCol2_p02__0__PORT 0u
#define cyCol2_p02__0__PS CYREG_GPIO_PRT0_PS
#define cyCol2_p02__0__SHIFT 2u
#define cyCol2_p02__DR CYREG_GPIO_PRT0_DR
#define cyCol2_p02__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define cyCol2_p02__DR_INV CYREG_GPIO_PRT0_DR_INV
#define cyCol2_p02__DR_SET CYREG_GPIO_PRT0_DR_SET
#define cyCol2_p02__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol2_p02__INTR CYREG_GPIO_PRT0_INTR
#define cyCol2_p02__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol2_p02__INTSTAT CYREG_GPIO_PRT0_INTR
#define cyCol2_p02__MASK 0x04u
#define cyCol2_p02__PA__CFG0 CYREG_UDB_PA4_CFG0
#define cyCol2_p02__PA__CFG1 CYREG_UDB_PA4_CFG1
#define cyCol2_p02__PA__CFG10 CYREG_UDB_PA4_CFG10
#define cyCol2_p02__PA__CFG11 CYREG_UDB_PA4_CFG11
#define cyCol2_p02__PA__CFG12 CYREG_UDB_PA4_CFG12
#define cyCol2_p02__PA__CFG13 CYREG_UDB_PA4_CFG13
#define cyCol2_p02__PA__CFG14 CYREG_UDB_PA4_CFG14
#define cyCol2_p02__PA__CFG2 CYREG_UDB_PA4_CFG2
#define cyCol2_p02__PA__CFG3 CYREG_UDB_PA4_CFG3
#define cyCol2_p02__PA__CFG4 CYREG_UDB_PA4_CFG4
#define cyCol2_p02__PA__CFG5 CYREG_UDB_PA4_CFG5
#define cyCol2_p02__PA__CFG6 CYREG_UDB_PA4_CFG6
#define cyCol2_p02__PA__CFG7 CYREG_UDB_PA4_CFG7
#define cyCol2_p02__PA__CFG8 CYREG_UDB_PA4_CFG8
#define cyCol2_p02__PA__CFG9 CYREG_UDB_PA4_CFG9
#define cyCol2_p02__PC CYREG_GPIO_PRT0_PC
#define cyCol2_p02__PC2 CYREG_GPIO_PRT0_PC2
#define cyCol2_p02__PORT 0u
#define cyCol2_p02__PS CYREG_GPIO_PRT0_PS
#define cyCol2_p02__SHIFT 2u

/* cyCol3_p01 */
#define cyCol3_p01__0__DR CYREG_GPIO_PRT0_DR
#define cyCol3_p01__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define cyCol3_p01__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define cyCol3_p01__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define cyCol3_p01__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define cyCol3_p01__0__HSIOM_MASK 0x000000F0u
#define cyCol3_p01__0__HSIOM_SHIFT 4u
#define cyCol3_p01__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol3_p01__0__INTR CYREG_GPIO_PRT0_INTR
#define cyCol3_p01__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol3_p01__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define cyCol3_p01__0__MASK 0x02u
#define cyCol3_p01__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define cyCol3_p01__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define cyCol3_p01__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define cyCol3_p01__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define cyCol3_p01__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define cyCol3_p01__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define cyCol3_p01__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define cyCol3_p01__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define cyCol3_p01__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define cyCol3_p01__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define cyCol3_p01__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define cyCol3_p01__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define cyCol3_p01__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define cyCol3_p01__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define cyCol3_p01__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define cyCol3_p01__0__PC CYREG_GPIO_PRT0_PC
#define cyCol3_p01__0__PC2 CYREG_GPIO_PRT0_PC2
#define cyCol3_p01__0__PORT 0u
#define cyCol3_p01__0__PS CYREG_GPIO_PRT0_PS
#define cyCol3_p01__0__SHIFT 1u
#define cyCol3_p01__DR CYREG_GPIO_PRT0_DR
#define cyCol3_p01__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define cyCol3_p01__DR_INV CYREG_GPIO_PRT0_DR_INV
#define cyCol3_p01__DR_SET CYREG_GPIO_PRT0_DR_SET
#define cyCol3_p01__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol3_p01__INTR CYREG_GPIO_PRT0_INTR
#define cyCol3_p01__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol3_p01__INTSTAT CYREG_GPIO_PRT0_INTR
#define cyCol3_p01__MASK 0x02u
#define cyCol3_p01__PA__CFG0 CYREG_UDB_PA4_CFG0
#define cyCol3_p01__PA__CFG1 CYREG_UDB_PA4_CFG1
#define cyCol3_p01__PA__CFG10 CYREG_UDB_PA4_CFG10
#define cyCol3_p01__PA__CFG11 CYREG_UDB_PA4_CFG11
#define cyCol3_p01__PA__CFG12 CYREG_UDB_PA4_CFG12
#define cyCol3_p01__PA__CFG13 CYREG_UDB_PA4_CFG13
#define cyCol3_p01__PA__CFG14 CYREG_UDB_PA4_CFG14
#define cyCol3_p01__PA__CFG2 CYREG_UDB_PA4_CFG2
#define cyCol3_p01__PA__CFG3 CYREG_UDB_PA4_CFG3
#define cyCol3_p01__PA__CFG4 CYREG_UDB_PA4_CFG4
#define cyCol3_p01__PA__CFG5 CYREG_UDB_PA4_CFG5
#define cyCol3_p01__PA__CFG6 CYREG_UDB_PA4_CFG6
#define cyCol3_p01__PA__CFG7 CYREG_UDB_PA4_CFG7
#define cyCol3_p01__PA__CFG8 CYREG_UDB_PA4_CFG8
#define cyCol3_p01__PA__CFG9 CYREG_UDB_PA4_CFG9
#define cyCol3_p01__PC CYREG_GPIO_PRT0_PC
#define cyCol3_p01__PC2 CYREG_GPIO_PRT0_PC2
#define cyCol3_p01__PORT 0u
#define cyCol3_p01__PS CYREG_GPIO_PRT0_PS
#define cyCol3_p01__SHIFT 1u

/* cyCol4_p00 */
#define cyCol4_p00__0__DR CYREG_GPIO_PRT0_DR
#define cyCol4_p00__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define cyCol4_p00__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define cyCol4_p00__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define cyCol4_p00__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define cyCol4_p00__0__HSIOM_MASK 0x0000000Fu
#define cyCol4_p00__0__HSIOM_SHIFT 0u
#define cyCol4_p00__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol4_p00__0__INTR CYREG_GPIO_PRT0_INTR
#define cyCol4_p00__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol4_p00__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define cyCol4_p00__0__MASK 0x01u
#define cyCol4_p00__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define cyCol4_p00__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define cyCol4_p00__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define cyCol4_p00__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define cyCol4_p00__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define cyCol4_p00__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define cyCol4_p00__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define cyCol4_p00__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define cyCol4_p00__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define cyCol4_p00__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define cyCol4_p00__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define cyCol4_p00__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define cyCol4_p00__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define cyCol4_p00__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define cyCol4_p00__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define cyCol4_p00__0__PC CYREG_GPIO_PRT0_PC
#define cyCol4_p00__0__PC2 CYREG_GPIO_PRT0_PC2
#define cyCol4_p00__0__PORT 0u
#define cyCol4_p00__0__PS CYREG_GPIO_PRT0_PS
#define cyCol4_p00__0__SHIFT 0u
#define cyCol4_p00__DR CYREG_GPIO_PRT0_DR
#define cyCol4_p00__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define cyCol4_p00__DR_INV CYREG_GPIO_PRT0_DR_INV
#define cyCol4_p00__DR_SET CYREG_GPIO_PRT0_DR_SET
#define cyCol4_p00__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol4_p00__INTR CYREG_GPIO_PRT0_INTR
#define cyCol4_p00__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define cyCol4_p00__INTSTAT CYREG_GPIO_PRT0_INTR
#define cyCol4_p00__MASK 0x01u
#define cyCol4_p00__PA__CFG0 CYREG_UDB_PA4_CFG0
#define cyCol4_p00__PA__CFG1 CYREG_UDB_PA4_CFG1
#define cyCol4_p00__PA__CFG10 CYREG_UDB_PA4_CFG10
#define cyCol4_p00__PA__CFG11 CYREG_UDB_PA4_CFG11
#define cyCol4_p00__PA__CFG12 CYREG_UDB_PA4_CFG12
#define cyCol4_p00__PA__CFG13 CYREG_UDB_PA4_CFG13
#define cyCol4_p00__PA__CFG14 CYREG_UDB_PA4_CFG14
#define cyCol4_p00__PA__CFG2 CYREG_UDB_PA4_CFG2
#define cyCol4_p00__PA__CFG3 CYREG_UDB_PA4_CFG3
#define cyCol4_p00__PA__CFG4 CYREG_UDB_PA4_CFG4
#define cyCol4_p00__PA__CFG5 CYREG_UDB_PA4_CFG5
#define cyCol4_p00__PA__CFG6 CYREG_UDB_PA4_CFG6
#define cyCol4_p00__PA__CFG7 CYREG_UDB_PA4_CFG7
#define cyCol4_p00__PA__CFG8 CYREG_UDB_PA4_CFG8
#define cyCol4_p00__PA__CFG9 CYREG_UDB_PA4_CFG9
#define cyCol4_p00__PC CYREG_GPIO_PRT0_PC
#define cyCol4_p00__PC2 CYREG_GPIO_PRT0_PC2
#define cyCol4_p00__PORT 0u
#define cyCol4_p00__PS CYREG_GPIO_PRT0_PS
#define cyCol4_p00__SHIFT 0u

/* cySegA_p20 */
#define cySegA_p20__0__DR CYREG_GPIO_PRT2_DR
#define cySegA_p20__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegA_p20__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegA_p20__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegA_p20__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define cySegA_p20__0__HSIOM_MASK 0x0000000Fu
#define cySegA_p20__0__HSIOM_SHIFT 0u
#define cySegA_p20__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegA_p20__0__INTR CYREG_GPIO_PRT2_INTR
#define cySegA_p20__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegA_p20__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegA_p20__0__MASK 0x01u
#define cySegA_p20__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegA_p20__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegA_p20__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegA_p20__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegA_p20__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegA_p20__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegA_p20__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegA_p20__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegA_p20__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegA_p20__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegA_p20__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegA_p20__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegA_p20__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegA_p20__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegA_p20__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegA_p20__0__PC CYREG_GPIO_PRT2_PC
#define cySegA_p20__0__PC2 CYREG_GPIO_PRT2_PC2
#define cySegA_p20__0__PORT 2u
#define cySegA_p20__0__PS CYREG_GPIO_PRT2_PS
#define cySegA_p20__0__SHIFT 0u
#define cySegA_p20__DR CYREG_GPIO_PRT2_DR
#define cySegA_p20__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegA_p20__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegA_p20__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegA_p20__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegA_p20__INTR CYREG_GPIO_PRT2_INTR
#define cySegA_p20__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegA_p20__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegA_p20__MASK 0x01u
#define cySegA_p20__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegA_p20__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegA_p20__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegA_p20__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegA_p20__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegA_p20__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegA_p20__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegA_p20__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegA_p20__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegA_p20__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegA_p20__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegA_p20__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegA_p20__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegA_p20__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegA_p20__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegA_p20__PC CYREG_GPIO_PRT2_PC
#define cySegA_p20__PC2 CYREG_GPIO_PRT2_PC2
#define cySegA_p20__PORT 2u
#define cySegA_p20__PS CYREG_GPIO_PRT2_PS
#define cySegA_p20__SHIFT 0u

/* cySegB_p21 */
#define cySegB_p21__0__DR CYREG_GPIO_PRT2_DR
#define cySegB_p21__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegB_p21__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegB_p21__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegB_p21__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define cySegB_p21__0__HSIOM_MASK 0x000000F0u
#define cySegB_p21__0__HSIOM_SHIFT 4u
#define cySegB_p21__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegB_p21__0__INTR CYREG_GPIO_PRT2_INTR
#define cySegB_p21__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegB_p21__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegB_p21__0__MASK 0x02u
#define cySegB_p21__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegB_p21__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegB_p21__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegB_p21__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegB_p21__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegB_p21__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegB_p21__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegB_p21__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegB_p21__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegB_p21__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegB_p21__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegB_p21__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegB_p21__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegB_p21__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegB_p21__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegB_p21__0__PC CYREG_GPIO_PRT2_PC
#define cySegB_p21__0__PC2 CYREG_GPIO_PRT2_PC2
#define cySegB_p21__0__PORT 2u
#define cySegB_p21__0__PS CYREG_GPIO_PRT2_PS
#define cySegB_p21__0__SHIFT 1u
#define cySegB_p21__DR CYREG_GPIO_PRT2_DR
#define cySegB_p21__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegB_p21__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegB_p21__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegB_p21__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegB_p21__INTR CYREG_GPIO_PRT2_INTR
#define cySegB_p21__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegB_p21__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegB_p21__MASK 0x02u
#define cySegB_p21__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegB_p21__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegB_p21__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegB_p21__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegB_p21__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegB_p21__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegB_p21__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegB_p21__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegB_p21__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegB_p21__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegB_p21__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegB_p21__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegB_p21__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegB_p21__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegB_p21__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegB_p21__PC CYREG_GPIO_PRT2_PC
#define cySegB_p21__PC2 CYREG_GPIO_PRT2_PC2
#define cySegB_p21__PORT 2u
#define cySegB_p21__PS CYREG_GPIO_PRT2_PS
#define cySegB_p21__SHIFT 1u

/* cySegC_p22 */
#define cySegC_p22__0__DR CYREG_GPIO_PRT2_DR
#define cySegC_p22__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegC_p22__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegC_p22__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegC_p22__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define cySegC_p22__0__HSIOM_MASK 0x00000F00u
#define cySegC_p22__0__HSIOM_SHIFT 8u
#define cySegC_p22__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegC_p22__0__INTR CYREG_GPIO_PRT2_INTR
#define cySegC_p22__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegC_p22__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegC_p22__0__MASK 0x04u
#define cySegC_p22__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegC_p22__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegC_p22__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegC_p22__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegC_p22__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegC_p22__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegC_p22__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegC_p22__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegC_p22__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegC_p22__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegC_p22__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegC_p22__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegC_p22__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegC_p22__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegC_p22__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegC_p22__0__PC CYREG_GPIO_PRT2_PC
#define cySegC_p22__0__PC2 CYREG_GPIO_PRT2_PC2
#define cySegC_p22__0__PORT 2u
#define cySegC_p22__0__PS CYREG_GPIO_PRT2_PS
#define cySegC_p22__0__SHIFT 2u
#define cySegC_p22__DR CYREG_GPIO_PRT2_DR
#define cySegC_p22__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegC_p22__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegC_p22__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegC_p22__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegC_p22__INTR CYREG_GPIO_PRT2_INTR
#define cySegC_p22__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegC_p22__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegC_p22__MASK 0x04u
#define cySegC_p22__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegC_p22__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegC_p22__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegC_p22__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegC_p22__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegC_p22__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegC_p22__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegC_p22__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegC_p22__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegC_p22__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegC_p22__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegC_p22__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegC_p22__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegC_p22__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegC_p22__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegC_p22__PC CYREG_GPIO_PRT2_PC
#define cySegC_p22__PC2 CYREG_GPIO_PRT2_PC2
#define cySegC_p22__PORT 2u
#define cySegC_p22__PS CYREG_GPIO_PRT2_PS
#define cySegC_p22__SHIFT 2u

/* cySegD_p23 */
#define cySegD_p23__0__DR CYREG_GPIO_PRT2_DR
#define cySegD_p23__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegD_p23__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegD_p23__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegD_p23__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define cySegD_p23__0__HSIOM_MASK 0x0000F000u
#define cySegD_p23__0__HSIOM_SHIFT 12u
#define cySegD_p23__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegD_p23__0__INTR CYREG_GPIO_PRT2_INTR
#define cySegD_p23__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegD_p23__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegD_p23__0__MASK 0x08u
#define cySegD_p23__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegD_p23__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegD_p23__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegD_p23__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegD_p23__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegD_p23__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegD_p23__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegD_p23__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegD_p23__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegD_p23__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegD_p23__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegD_p23__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegD_p23__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegD_p23__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegD_p23__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegD_p23__0__PC CYREG_GPIO_PRT2_PC
#define cySegD_p23__0__PC2 CYREG_GPIO_PRT2_PC2
#define cySegD_p23__0__PORT 2u
#define cySegD_p23__0__PS CYREG_GPIO_PRT2_PS
#define cySegD_p23__0__SHIFT 3u
#define cySegD_p23__DR CYREG_GPIO_PRT2_DR
#define cySegD_p23__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegD_p23__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegD_p23__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegD_p23__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegD_p23__INTR CYREG_GPIO_PRT2_INTR
#define cySegD_p23__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegD_p23__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegD_p23__MASK 0x08u
#define cySegD_p23__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegD_p23__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegD_p23__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegD_p23__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegD_p23__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegD_p23__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegD_p23__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegD_p23__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegD_p23__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegD_p23__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegD_p23__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegD_p23__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegD_p23__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegD_p23__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegD_p23__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegD_p23__PC CYREG_GPIO_PRT2_PC
#define cySegD_p23__PC2 CYREG_GPIO_PRT2_PC2
#define cySegD_p23__PORT 2u
#define cySegD_p23__PS CYREG_GPIO_PRT2_PS
#define cySegD_p23__SHIFT 3u

/* cySegE_p24 */
#define cySegE_p24__0__DR CYREG_GPIO_PRT2_DR
#define cySegE_p24__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegE_p24__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegE_p24__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegE_p24__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define cySegE_p24__0__HSIOM_MASK 0x000F0000u
#define cySegE_p24__0__HSIOM_SHIFT 16u
#define cySegE_p24__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegE_p24__0__INTR CYREG_GPIO_PRT2_INTR
#define cySegE_p24__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegE_p24__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegE_p24__0__MASK 0x10u
#define cySegE_p24__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegE_p24__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegE_p24__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegE_p24__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegE_p24__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegE_p24__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegE_p24__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegE_p24__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegE_p24__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegE_p24__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegE_p24__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegE_p24__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegE_p24__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegE_p24__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegE_p24__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegE_p24__0__PC CYREG_GPIO_PRT2_PC
#define cySegE_p24__0__PC2 CYREG_GPIO_PRT2_PC2
#define cySegE_p24__0__PORT 2u
#define cySegE_p24__0__PS CYREG_GPIO_PRT2_PS
#define cySegE_p24__0__SHIFT 4u
#define cySegE_p24__DR CYREG_GPIO_PRT2_DR
#define cySegE_p24__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegE_p24__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegE_p24__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegE_p24__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegE_p24__INTR CYREG_GPIO_PRT2_INTR
#define cySegE_p24__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegE_p24__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegE_p24__MASK 0x10u
#define cySegE_p24__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegE_p24__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegE_p24__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegE_p24__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegE_p24__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegE_p24__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegE_p24__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegE_p24__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegE_p24__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegE_p24__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegE_p24__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegE_p24__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegE_p24__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegE_p24__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegE_p24__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegE_p24__PC CYREG_GPIO_PRT2_PC
#define cySegE_p24__PC2 CYREG_GPIO_PRT2_PC2
#define cySegE_p24__PORT 2u
#define cySegE_p24__PS CYREG_GPIO_PRT2_PS
#define cySegE_p24__SHIFT 4u

/* cySegF_p25 */
#define cySegF_p25__0__DR CYREG_GPIO_PRT2_DR
#define cySegF_p25__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegF_p25__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegF_p25__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegF_p25__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define cySegF_p25__0__HSIOM_MASK 0x00F00000u
#define cySegF_p25__0__HSIOM_SHIFT 20u
#define cySegF_p25__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegF_p25__0__INTR CYREG_GPIO_PRT2_INTR
#define cySegF_p25__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegF_p25__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegF_p25__0__MASK 0x20u
#define cySegF_p25__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegF_p25__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegF_p25__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegF_p25__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegF_p25__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegF_p25__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegF_p25__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegF_p25__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegF_p25__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegF_p25__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegF_p25__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegF_p25__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegF_p25__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegF_p25__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegF_p25__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegF_p25__0__PC CYREG_GPIO_PRT2_PC
#define cySegF_p25__0__PC2 CYREG_GPIO_PRT2_PC2
#define cySegF_p25__0__PORT 2u
#define cySegF_p25__0__PS CYREG_GPIO_PRT2_PS
#define cySegF_p25__0__SHIFT 5u
#define cySegF_p25__DR CYREG_GPIO_PRT2_DR
#define cySegF_p25__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegF_p25__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegF_p25__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegF_p25__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegF_p25__INTR CYREG_GPIO_PRT2_INTR
#define cySegF_p25__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegF_p25__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegF_p25__MASK 0x20u
#define cySegF_p25__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegF_p25__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegF_p25__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegF_p25__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegF_p25__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegF_p25__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegF_p25__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegF_p25__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegF_p25__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegF_p25__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegF_p25__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegF_p25__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegF_p25__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegF_p25__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegF_p25__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegF_p25__PC CYREG_GPIO_PRT2_PC
#define cySegF_p25__PC2 CYREG_GPIO_PRT2_PC2
#define cySegF_p25__PORT 2u
#define cySegF_p25__PS CYREG_GPIO_PRT2_PS
#define cySegF_p25__SHIFT 5u

/* cySegG_p26 */
#define cySegG_p26__0__DR CYREG_GPIO_PRT2_DR
#define cySegG_p26__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegG_p26__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegG_p26__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegG_p26__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define cySegG_p26__0__HSIOM_MASK 0x0F000000u
#define cySegG_p26__0__HSIOM_SHIFT 24u
#define cySegG_p26__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegG_p26__0__INTR CYREG_GPIO_PRT2_INTR
#define cySegG_p26__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegG_p26__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegG_p26__0__MASK 0x40u
#define cySegG_p26__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegG_p26__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegG_p26__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegG_p26__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegG_p26__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegG_p26__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegG_p26__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegG_p26__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegG_p26__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegG_p26__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegG_p26__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegG_p26__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegG_p26__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegG_p26__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegG_p26__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegG_p26__0__PC CYREG_GPIO_PRT2_PC
#define cySegG_p26__0__PC2 CYREG_GPIO_PRT2_PC2
#define cySegG_p26__0__PORT 2u
#define cySegG_p26__0__PS CYREG_GPIO_PRT2_PS
#define cySegG_p26__0__SHIFT 6u
#define cySegG_p26__DR CYREG_GPIO_PRT2_DR
#define cySegG_p26__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define cySegG_p26__DR_INV CYREG_GPIO_PRT2_DR_INV
#define cySegG_p26__DR_SET CYREG_GPIO_PRT2_DR_SET
#define cySegG_p26__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegG_p26__INTR CYREG_GPIO_PRT2_INTR
#define cySegG_p26__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define cySegG_p26__INTSTAT CYREG_GPIO_PRT2_INTR
#define cySegG_p26__MASK 0x40u
#define cySegG_p26__PA__CFG0 CYREG_UDB_PA2_CFG0
#define cySegG_p26__PA__CFG1 CYREG_UDB_PA2_CFG1
#define cySegG_p26__PA__CFG10 CYREG_UDB_PA2_CFG10
#define cySegG_p26__PA__CFG11 CYREG_UDB_PA2_CFG11
#define cySegG_p26__PA__CFG12 CYREG_UDB_PA2_CFG12
#define cySegG_p26__PA__CFG13 CYREG_UDB_PA2_CFG13
#define cySegG_p26__PA__CFG14 CYREG_UDB_PA2_CFG14
#define cySegG_p26__PA__CFG2 CYREG_UDB_PA2_CFG2
#define cySegG_p26__PA__CFG3 CYREG_UDB_PA2_CFG3
#define cySegG_p26__PA__CFG4 CYREG_UDB_PA2_CFG4
#define cySegG_p26__PA__CFG5 CYREG_UDB_PA2_CFG5
#define cySegG_p26__PA__CFG6 CYREG_UDB_PA2_CFG6
#define cySegG_p26__PA__CFG7 CYREG_UDB_PA2_CFG7
#define cySegG_p26__PA__CFG8 CYREG_UDB_PA2_CFG8
#define cySegG_p26__PA__CFG9 CYREG_UDB_PA2_CFG9
#define cySegG_p26__PC CYREG_GPIO_PRT2_PC
#define cySegG_p26__PC2 CYREG_GPIO_PRT2_PC2
#define cySegG_p26__PORT 2u
#define cySegG_p26__PS CYREG_GPIO_PRT2_PS
#define cySegG_p26__SHIFT 6u

/* cyBuzzerPWM */
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define cyBuzzerPWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* cyBuzzer_p55 */
#define cyBuzzer_p55__0__DR CYREG_GPIO_PRT5_DR
#define cyBuzzer_p55__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define cyBuzzer_p55__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define cyBuzzer_p55__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define cyBuzzer_p55__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define cyBuzzer_p55__0__HSIOM_MASK 0x00F00000u
#define cyBuzzer_p55__0__HSIOM_SHIFT 20u
#define cyBuzzer_p55__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define cyBuzzer_p55__0__INTR CYREG_GPIO_PRT5_INTR
#define cyBuzzer_p55__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define cyBuzzer_p55__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define cyBuzzer_p55__0__MASK 0x20u
#define cyBuzzer_p55__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define cyBuzzer_p55__0__OUT_SEL_SHIFT 10u
#define cyBuzzer_p55__0__OUT_SEL_VAL 1u
#define cyBuzzer_p55__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cyBuzzer_p55__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cyBuzzer_p55__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cyBuzzer_p55__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cyBuzzer_p55__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cyBuzzer_p55__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cyBuzzer_p55__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cyBuzzer_p55__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cyBuzzer_p55__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cyBuzzer_p55__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cyBuzzer_p55__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cyBuzzer_p55__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cyBuzzer_p55__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cyBuzzer_p55__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cyBuzzer_p55__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cyBuzzer_p55__0__PC CYREG_GPIO_PRT5_PC
#define cyBuzzer_p55__0__PC2 CYREG_GPIO_PRT5_PC2
#define cyBuzzer_p55__0__PORT 5u
#define cyBuzzer_p55__0__PS CYREG_GPIO_PRT5_PS
#define cyBuzzer_p55__0__SHIFT 5u
#define cyBuzzer_p55__DR CYREG_GPIO_PRT5_DR
#define cyBuzzer_p55__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define cyBuzzer_p55__DR_INV CYREG_GPIO_PRT5_DR_INV
#define cyBuzzer_p55__DR_SET CYREG_GPIO_PRT5_DR_SET
#define cyBuzzer_p55__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define cyBuzzer_p55__INTR CYREG_GPIO_PRT5_INTR
#define cyBuzzer_p55__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define cyBuzzer_p55__INTSTAT CYREG_GPIO_PRT5_INTR
#define cyBuzzer_p55__MASK 0x20u
#define cyBuzzer_p55__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cyBuzzer_p55__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cyBuzzer_p55__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cyBuzzer_p55__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cyBuzzer_p55__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cyBuzzer_p55__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cyBuzzer_p55__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cyBuzzer_p55__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cyBuzzer_p55__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cyBuzzer_p55__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cyBuzzer_p55__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cyBuzzer_p55__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cyBuzzer_p55__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cyBuzzer_p55__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cyBuzzer_p55__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cyBuzzer_p55__PC CYREG_GPIO_PRT5_PC
#define cyBuzzer_p55__PC2 CYREG_GPIO_PRT5_PC2
#define cyBuzzer_p55__PORT 5u
#define cyBuzzer_p55__PS CYREG_GPIO_PRT5_PS
#define cyBuzzer_p55__SHIFT 5u

/* cyDigit1_p34 */
#define cyDigit1_p34__0__DR CYREG_GPIO_PRT3_DR
#define cyDigit1_p34__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define cyDigit1_p34__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define cyDigit1_p34__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define cyDigit1_p34__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define cyDigit1_p34__0__HSIOM_MASK 0x000F0000u
#define cyDigit1_p34__0__HSIOM_SHIFT 16u
#define cyDigit1_p34__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define cyDigit1_p34__0__INTR CYREG_GPIO_PRT3_INTR
#define cyDigit1_p34__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define cyDigit1_p34__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define cyDigit1_p34__0__MASK 0x10u
#define cyDigit1_p34__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define cyDigit1_p34__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define cyDigit1_p34__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define cyDigit1_p34__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define cyDigit1_p34__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define cyDigit1_p34__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define cyDigit1_p34__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define cyDigit1_p34__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define cyDigit1_p34__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define cyDigit1_p34__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define cyDigit1_p34__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define cyDigit1_p34__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define cyDigit1_p34__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define cyDigit1_p34__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define cyDigit1_p34__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define cyDigit1_p34__0__PC CYREG_GPIO_PRT3_PC
#define cyDigit1_p34__0__PC2 CYREG_GPIO_PRT3_PC2
#define cyDigit1_p34__0__PORT 3u
#define cyDigit1_p34__0__PS CYREG_GPIO_PRT3_PS
#define cyDigit1_p34__0__SHIFT 4u
#define cyDigit1_p34__DR CYREG_GPIO_PRT3_DR
#define cyDigit1_p34__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define cyDigit1_p34__DR_INV CYREG_GPIO_PRT3_DR_INV
#define cyDigit1_p34__DR_SET CYREG_GPIO_PRT3_DR_SET
#define cyDigit1_p34__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define cyDigit1_p34__INTR CYREG_GPIO_PRT3_INTR
#define cyDigit1_p34__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define cyDigit1_p34__INTSTAT CYREG_GPIO_PRT3_INTR
#define cyDigit1_p34__MASK 0x10u
#define cyDigit1_p34__PA__CFG0 CYREG_UDB_PA7_CFG0
#define cyDigit1_p34__PA__CFG1 CYREG_UDB_PA7_CFG1
#define cyDigit1_p34__PA__CFG10 CYREG_UDB_PA7_CFG10
#define cyDigit1_p34__PA__CFG11 CYREG_UDB_PA7_CFG11
#define cyDigit1_p34__PA__CFG12 CYREG_UDB_PA7_CFG12
#define cyDigit1_p34__PA__CFG13 CYREG_UDB_PA7_CFG13
#define cyDigit1_p34__PA__CFG14 CYREG_UDB_PA7_CFG14
#define cyDigit1_p34__PA__CFG2 CYREG_UDB_PA7_CFG2
#define cyDigit1_p34__PA__CFG3 CYREG_UDB_PA7_CFG3
#define cyDigit1_p34__PA__CFG4 CYREG_UDB_PA7_CFG4
#define cyDigit1_p34__PA__CFG5 CYREG_UDB_PA7_CFG5
#define cyDigit1_p34__PA__CFG6 CYREG_UDB_PA7_CFG6
#define cyDigit1_p34__PA__CFG7 CYREG_UDB_PA7_CFG7
#define cyDigit1_p34__PA__CFG8 CYREG_UDB_PA7_CFG8
#define cyDigit1_p34__PA__CFG9 CYREG_UDB_PA7_CFG9
#define cyDigit1_p34__PC CYREG_GPIO_PRT3_PC
#define cyDigit1_p34__PC2 CYREG_GPIO_PRT3_PC2
#define cyDigit1_p34__PORT 3u
#define cyDigit1_p34__PS CYREG_GPIO_PRT3_PS
#define cyDigit1_p34__SHIFT 4u

/* cyDigit2_p35 */
#define cyDigit2_p35__0__DR CYREG_GPIO_PRT3_DR
#define cyDigit2_p35__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define cyDigit2_p35__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define cyDigit2_p35__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define cyDigit2_p35__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define cyDigit2_p35__0__HSIOM_MASK 0x00F00000u
#define cyDigit2_p35__0__HSIOM_SHIFT 20u
#define cyDigit2_p35__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define cyDigit2_p35__0__INTR CYREG_GPIO_PRT3_INTR
#define cyDigit2_p35__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define cyDigit2_p35__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define cyDigit2_p35__0__MASK 0x20u
#define cyDigit2_p35__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define cyDigit2_p35__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define cyDigit2_p35__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define cyDigit2_p35__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define cyDigit2_p35__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define cyDigit2_p35__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define cyDigit2_p35__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define cyDigit2_p35__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define cyDigit2_p35__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define cyDigit2_p35__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define cyDigit2_p35__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define cyDigit2_p35__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define cyDigit2_p35__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define cyDigit2_p35__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define cyDigit2_p35__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define cyDigit2_p35__0__PC CYREG_GPIO_PRT3_PC
#define cyDigit2_p35__0__PC2 CYREG_GPIO_PRT3_PC2
#define cyDigit2_p35__0__PORT 3u
#define cyDigit2_p35__0__PS CYREG_GPIO_PRT3_PS
#define cyDigit2_p35__0__SHIFT 5u
#define cyDigit2_p35__DR CYREG_GPIO_PRT3_DR
#define cyDigit2_p35__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define cyDigit2_p35__DR_INV CYREG_GPIO_PRT3_DR_INV
#define cyDigit2_p35__DR_SET CYREG_GPIO_PRT3_DR_SET
#define cyDigit2_p35__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define cyDigit2_p35__INTR CYREG_GPIO_PRT3_INTR
#define cyDigit2_p35__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define cyDigit2_p35__INTSTAT CYREG_GPIO_PRT3_INTR
#define cyDigit2_p35__MASK 0x20u
#define cyDigit2_p35__PA__CFG0 CYREG_UDB_PA7_CFG0
#define cyDigit2_p35__PA__CFG1 CYREG_UDB_PA7_CFG1
#define cyDigit2_p35__PA__CFG10 CYREG_UDB_PA7_CFG10
#define cyDigit2_p35__PA__CFG11 CYREG_UDB_PA7_CFG11
#define cyDigit2_p35__PA__CFG12 CYREG_UDB_PA7_CFG12
#define cyDigit2_p35__PA__CFG13 CYREG_UDB_PA7_CFG13
#define cyDigit2_p35__PA__CFG14 CYREG_UDB_PA7_CFG14
#define cyDigit2_p35__PA__CFG2 CYREG_UDB_PA7_CFG2
#define cyDigit2_p35__PA__CFG3 CYREG_UDB_PA7_CFG3
#define cyDigit2_p35__PA__CFG4 CYREG_UDB_PA7_CFG4
#define cyDigit2_p35__PA__CFG5 CYREG_UDB_PA7_CFG5
#define cyDigit2_p35__PA__CFG6 CYREG_UDB_PA7_CFG6
#define cyDigit2_p35__PA__CFG7 CYREG_UDB_PA7_CFG7
#define cyDigit2_p35__PA__CFG8 CYREG_UDB_PA7_CFG8
#define cyDigit2_p35__PA__CFG9 CYREG_UDB_PA7_CFG9
#define cyDigit2_p35__PC CYREG_GPIO_PRT3_PC
#define cyDigit2_p35__PC2 CYREG_GPIO_PRT3_PC2
#define cyDigit2_p35__PORT 3u
#define cyDigit2_p35__PS CYREG_GPIO_PRT3_PS
#define cyDigit2_p35__SHIFT 5u

/* cyUart_p50_p51 */
#define cyUart_p50_p51_rx__0__DR CYREG_GPIO_PRT5_DR
#define cyUart_p50_p51_rx__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define cyUart_p50_p51_rx__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define cyUart_p50_p51_rx__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define cyUart_p50_p51_rx__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define cyUart_p50_p51_rx__0__HSIOM_GPIO 0u
#define cyUart_p50_p51_rx__0__HSIOM_I2C 14u
#define cyUart_p50_p51_rx__0__HSIOM_I2C_SCL 14u
#define cyUart_p50_p51_rx__0__HSIOM_MASK 0x0000000Fu
#define cyUart_p50_p51_rx__0__HSIOM_SHIFT 0u
#define cyUart_p50_p51_rx__0__HSIOM_SPI 15u
#define cyUart_p50_p51_rx__0__HSIOM_SPI_MOSI 15u
#define cyUart_p50_p51_rx__0__HSIOM_UART 9u
#define cyUart_p50_p51_rx__0__HSIOM_UART_RX 9u
#define cyUart_p50_p51_rx__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define cyUart_p50_p51_rx__0__INTR CYREG_GPIO_PRT5_INTR
#define cyUart_p50_p51_rx__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define cyUart_p50_p51_rx__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define cyUart_p50_p51_rx__0__MASK 0x01u
#define cyUart_p50_p51_rx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cyUart_p50_p51_rx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cyUart_p50_p51_rx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cyUart_p50_p51_rx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cyUart_p50_p51_rx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cyUart_p50_p51_rx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cyUart_p50_p51_rx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cyUart_p50_p51_rx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cyUart_p50_p51_rx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cyUart_p50_p51_rx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cyUart_p50_p51_rx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cyUart_p50_p51_rx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cyUart_p50_p51_rx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cyUart_p50_p51_rx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cyUart_p50_p51_rx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cyUart_p50_p51_rx__0__PC CYREG_GPIO_PRT5_PC
#define cyUart_p50_p51_rx__0__PC2 CYREG_GPIO_PRT5_PC2
#define cyUart_p50_p51_rx__0__PORT 5u
#define cyUart_p50_p51_rx__0__PS CYREG_GPIO_PRT5_PS
#define cyUart_p50_p51_rx__0__SHIFT 0u
#define cyUart_p50_p51_rx__DR CYREG_GPIO_PRT5_DR
#define cyUart_p50_p51_rx__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define cyUart_p50_p51_rx__DR_INV CYREG_GPIO_PRT5_DR_INV
#define cyUart_p50_p51_rx__DR_SET CYREG_GPIO_PRT5_DR_SET
#define cyUart_p50_p51_rx__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define cyUart_p50_p51_rx__INTR CYREG_GPIO_PRT5_INTR
#define cyUart_p50_p51_rx__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define cyUart_p50_p51_rx__INTSTAT CYREG_GPIO_PRT5_INTR
#define cyUart_p50_p51_rx__MASK 0x01u
#define cyUart_p50_p51_rx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cyUart_p50_p51_rx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cyUart_p50_p51_rx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cyUart_p50_p51_rx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cyUart_p50_p51_rx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cyUart_p50_p51_rx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cyUart_p50_p51_rx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cyUart_p50_p51_rx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cyUart_p50_p51_rx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cyUart_p50_p51_rx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cyUart_p50_p51_rx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cyUart_p50_p51_rx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cyUart_p50_p51_rx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cyUart_p50_p51_rx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cyUart_p50_p51_rx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cyUart_p50_p51_rx__PC CYREG_GPIO_PRT5_PC
#define cyUart_p50_p51_rx__PC2 CYREG_GPIO_PRT5_PC2
#define cyUart_p50_p51_rx__PORT 5u
#define cyUart_p50_p51_rx__PS CYREG_GPIO_PRT5_PS
#define cyUart_p50_p51_rx__SHIFT 0u
#define cyUart_p50_p51_SCB__CTRL CYREG_SCB2_CTRL
#define cyUart_p50_p51_SCB__EZ_DATA0 CYREG_SCB2_EZ_DATA0
#define cyUart_p50_p51_SCB__EZ_DATA1 CYREG_SCB2_EZ_DATA1
#define cyUart_p50_p51_SCB__EZ_DATA10 CYREG_SCB2_EZ_DATA10
#define cyUart_p50_p51_SCB__EZ_DATA11 CYREG_SCB2_EZ_DATA11
#define cyUart_p50_p51_SCB__EZ_DATA12 CYREG_SCB2_EZ_DATA12
#define cyUart_p50_p51_SCB__EZ_DATA13 CYREG_SCB2_EZ_DATA13
#define cyUart_p50_p51_SCB__EZ_DATA14 CYREG_SCB2_EZ_DATA14
#define cyUart_p50_p51_SCB__EZ_DATA15 CYREG_SCB2_EZ_DATA15
#define cyUart_p50_p51_SCB__EZ_DATA16 CYREG_SCB2_EZ_DATA16
#define cyUart_p50_p51_SCB__EZ_DATA17 CYREG_SCB2_EZ_DATA17
#define cyUart_p50_p51_SCB__EZ_DATA18 CYREG_SCB2_EZ_DATA18
#define cyUart_p50_p51_SCB__EZ_DATA19 CYREG_SCB2_EZ_DATA19
#define cyUart_p50_p51_SCB__EZ_DATA2 CYREG_SCB2_EZ_DATA2
#define cyUart_p50_p51_SCB__EZ_DATA20 CYREG_SCB2_EZ_DATA20
#define cyUart_p50_p51_SCB__EZ_DATA21 CYREG_SCB2_EZ_DATA21
#define cyUart_p50_p51_SCB__EZ_DATA22 CYREG_SCB2_EZ_DATA22
#define cyUart_p50_p51_SCB__EZ_DATA23 CYREG_SCB2_EZ_DATA23
#define cyUart_p50_p51_SCB__EZ_DATA24 CYREG_SCB2_EZ_DATA24
#define cyUart_p50_p51_SCB__EZ_DATA25 CYREG_SCB2_EZ_DATA25
#define cyUart_p50_p51_SCB__EZ_DATA26 CYREG_SCB2_EZ_DATA26
#define cyUart_p50_p51_SCB__EZ_DATA27 CYREG_SCB2_EZ_DATA27
#define cyUart_p50_p51_SCB__EZ_DATA28 CYREG_SCB2_EZ_DATA28
#define cyUart_p50_p51_SCB__EZ_DATA29 CYREG_SCB2_EZ_DATA29
#define cyUart_p50_p51_SCB__EZ_DATA3 CYREG_SCB2_EZ_DATA3
#define cyUart_p50_p51_SCB__EZ_DATA30 CYREG_SCB2_EZ_DATA30
#define cyUart_p50_p51_SCB__EZ_DATA31 CYREG_SCB2_EZ_DATA31
#define cyUart_p50_p51_SCB__EZ_DATA4 CYREG_SCB2_EZ_DATA4
#define cyUart_p50_p51_SCB__EZ_DATA5 CYREG_SCB2_EZ_DATA5
#define cyUart_p50_p51_SCB__EZ_DATA6 CYREG_SCB2_EZ_DATA6
#define cyUart_p50_p51_SCB__EZ_DATA7 CYREG_SCB2_EZ_DATA7
#define cyUart_p50_p51_SCB__EZ_DATA8 CYREG_SCB2_EZ_DATA8
#define cyUart_p50_p51_SCB__EZ_DATA9 CYREG_SCB2_EZ_DATA9
#define cyUart_p50_p51_SCB__I2C_CFG CYREG_SCB2_I2C_CFG
#define cyUart_p50_p51_SCB__I2C_CTRL CYREG_SCB2_I2C_CTRL
#define cyUart_p50_p51_SCB__I2C_M_CMD CYREG_SCB2_I2C_M_CMD
#define cyUart_p50_p51_SCB__I2C_S_CMD CYREG_SCB2_I2C_S_CMD
#define cyUart_p50_p51_SCB__I2C_STATUS CYREG_SCB2_I2C_STATUS
#define cyUart_p50_p51_SCB__INTR_CAUSE CYREG_SCB2_INTR_CAUSE
#define cyUart_p50_p51_SCB__INTR_I2C_EC CYREG_SCB2_INTR_I2C_EC
#define cyUart_p50_p51_SCB__INTR_I2C_EC_MASK CYREG_SCB2_INTR_I2C_EC_MASK
#define cyUart_p50_p51_SCB__INTR_I2C_EC_MASKED CYREG_SCB2_INTR_I2C_EC_MASKED
#define cyUart_p50_p51_SCB__INTR_M CYREG_SCB2_INTR_M
#define cyUart_p50_p51_SCB__INTR_M_MASK CYREG_SCB2_INTR_M_MASK
#define cyUart_p50_p51_SCB__INTR_M_MASKED CYREG_SCB2_INTR_M_MASKED
#define cyUart_p50_p51_SCB__INTR_M_SET CYREG_SCB2_INTR_M_SET
#define cyUart_p50_p51_SCB__INTR_RX CYREG_SCB2_INTR_RX
#define cyUart_p50_p51_SCB__INTR_RX_MASK CYREG_SCB2_INTR_RX_MASK
#define cyUart_p50_p51_SCB__INTR_RX_MASKED CYREG_SCB2_INTR_RX_MASKED
#define cyUart_p50_p51_SCB__INTR_RX_SET CYREG_SCB2_INTR_RX_SET
#define cyUart_p50_p51_SCB__INTR_S CYREG_SCB2_INTR_S
#define cyUart_p50_p51_SCB__INTR_S_MASK CYREG_SCB2_INTR_S_MASK
#define cyUart_p50_p51_SCB__INTR_S_MASKED CYREG_SCB2_INTR_S_MASKED
#define cyUart_p50_p51_SCB__INTR_S_SET CYREG_SCB2_INTR_S_SET
#define cyUart_p50_p51_SCB__INTR_SPI_EC CYREG_SCB2_INTR_SPI_EC
#define cyUart_p50_p51_SCB__INTR_SPI_EC_MASK CYREG_SCB2_INTR_SPI_EC_MASK
#define cyUart_p50_p51_SCB__INTR_SPI_EC_MASKED CYREG_SCB2_INTR_SPI_EC_MASKED
#define cyUart_p50_p51_SCB__INTR_TX CYREG_SCB2_INTR_TX
#define cyUart_p50_p51_SCB__INTR_TX_MASK CYREG_SCB2_INTR_TX_MASK
#define cyUart_p50_p51_SCB__INTR_TX_MASKED CYREG_SCB2_INTR_TX_MASKED
#define cyUart_p50_p51_SCB__INTR_TX_SET CYREG_SCB2_INTR_TX_SET
#define cyUart_p50_p51_SCB__RX_CTRL CYREG_SCB2_RX_CTRL
#define cyUart_p50_p51_SCB__RX_FIFO_CTRL CYREG_SCB2_RX_FIFO_CTRL
#define cyUart_p50_p51_SCB__RX_FIFO_RD CYREG_SCB2_RX_FIFO_RD
#define cyUart_p50_p51_SCB__RX_FIFO_RD_SILENT CYREG_SCB2_RX_FIFO_RD_SILENT
#define cyUart_p50_p51_SCB__RX_FIFO_STATUS CYREG_SCB2_RX_FIFO_STATUS
#define cyUart_p50_p51_SCB__RX_MATCH CYREG_SCB2_RX_MATCH
#define cyUart_p50_p51_SCB__SPI_CTRL CYREG_SCB2_SPI_CTRL
#define cyUart_p50_p51_SCB__SPI_STATUS CYREG_SCB2_SPI_STATUS
#define cyUart_p50_p51_SCB__SS0_POSISTION 0u
#define cyUart_p50_p51_SCB__SS1_POSISTION 1u
#define cyUart_p50_p51_SCB__SS2_POSISTION 2u
#define cyUart_p50_p51_SCB__SS3_POSISTION 3u
#define cyUart_p50_p51_SCB__STATUS CYREG_SCB2_STATUS
#define cyUart_p50_p51_SCB__TX_CTRL CYREG_SCB2_TX_CTRL
#define cyUart_p50_p51_SCB__TX_FIFO_CTRL CYREG_SCB2_TX_FIFO_CTRL
#define cyUart_p50_p51_SCB__TX_FIFO_STATUS CYREG_SCB2_TX_FIFO_STATUS
#define cyUart_p50_p51_SCB__TX_FIFO_WR CYREG_SCB2_TX_FIFO_WR
#define cyUart_p50_p51_SCB__UART_CTRL CYREG_SCB2_UART_CTRL
#define cyUart_p50_p51_SCB__UART_FLOW_CTRL CYREG_SCB2_UART_FLOW_CTRL
#define cyUart_p50_p51_SCB__UART_RX_CTRL CYREG_SCB2_UART_RX_CTRL
#define cyUart_p50_p51_SCB__UART_RX_STATUS CYREG_SCB2_UART_RX_STATUS
#define cyUart_p50_p51_SCB__UART_TX_CTRL CYREG_SCB2_UART_TX_CTRL
#define cyUart_p50_p51_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define cyUart_p50_p51_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define cyUart_p50_p51_SCB_IRQ__INTC_MASK 0x800u
#define cyUart_p50_p51_SCB_IRQ__INTC_NUMBER 11u
#define cyUart_p50_p51_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define cyUart_p50_p51_SCB_IRQ__INTC_PRIOR_NUM 3u
#define cyUart_p50_p51_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define cyUart_p50_p51_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define cyUart_p50_p51_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define cyUart_p50_p51_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define cyUart_p50_p51_SCBCLK__DIV_ID 0x00000042u
#define cyUart_p50_p51_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define cyUart_p50_p51_SCBCLK__PA_DIV_ID 0x000000FFu
#define cyUart_p50_p51_tx__0__DR CYREG_GPIO_PRT5_DR
#define cyUart_p50_p51_tx__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define cyUart_p50_p51_tx__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define cyUart_p50_p51_tx__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define cyUart_p50_p51_tx__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define cyUart_p50_p51_tx__0__HSIOM_GPIO 0u
#define cyUart_p50_p51_tx__0__HSIOM_I2C 14u
#define cyUart_p50_p51_tx__0__HSIOM_I2C_SDA 14u
#define cyUart_p50_p51_tx__0__HSIOM_MASK 0x000000F0u
#define cyUart_p50_p51_tx__0__HSIOM_SHIFT 4u
#define cyUart_p50_p51_tx__0__HSIOM_SPI 15u
#define cyUart_p50_p51_tx__0__HSIOM_SPI_MISO 15u
#define cyUart_p50_p51_tx__0__HSIOM_UART 9u
#define cyUart_p50_p51_tx__0__HSIOM_UART_TX 9u
#define cyUart_p50_p51_tx__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define cyUart_p50_p51_tx__0__INTR CYREG_GPIO_PRT5_INTR
#define cyUart_p50_p51_tx__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define cyUart_p50_p51_tx__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define cyUart_p50_p51_tx__0__MASK 0x02u
#define cyUart_p50_p51_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define cyUart_p50_p51_tx__0__OUT_SEL_SHIFT 2u
#define cyUart_p50_p51_tx__0__OUT_SEL_VAL -1u
#define cyUart_p50_p51_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cyUart_p50_p51_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cyUart_p50_p51_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cyUart_p50_p51_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cyUart_p50_p51_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cyUart_p50_p51_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cyUart_p50_p51_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cyUart_p50_p51_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cyUart_p50_p51_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cyUart_p50_p51_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cyUart_p50_p51_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cyUart_p50_p51_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cyUart_p50_p51_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cyUart_p50_p51_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cyUart_p50_p51_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cyUart_p50_p51_tx__0__PC CYREG_GPIO_PRT5_PC
#define cyUart_p50_p51_tx__0__PC2 CYREG_GPIO_PRT5_PC2
#define cyUart_p50_p51_tx__0__PORT 5u
#define cyUart_p50_p51_tx__0__PS CYREG_GPIO_PRT5_PS
#define cyUart_p50_p51_tx__0__SHIFT 1u
#define cyUart_p50_p51_tx__DR CYREG_GPIO_PRT5_DR
#define cyUart_p50_p51_tx__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define cyUart_p50_p51_tx__DR_INV CYREG_GPIO_PRT5_DR_INV
#define cyUart_p50_p51_tx__DR_SET CYREG_GPIO_PRT5_DR_SET
#define cyUart_p50_p51_tx__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define cyUart_p50_p51_tx__INTR CYREG_GPIO_PRT5_INTR
#define cyUart_p50_p51_tx__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define cyUart_p50_p51_tx__INTSTAT CYREG_GPIO_PRT5_INTR
#define cyUart_p50_p51_tx__MASK 0x02u
#define cyUart_p50_p51_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define cyUart_p50_p51_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define cyUart_p50_p51_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define cyUart_p50_p51_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define cyUart_p50_p51_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define cyUart_p50_p51_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define cyUart_p50_p51_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define cyUart_p50_p51_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define cyUart_p50_p51_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define cyUart_p50_p51_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define cyUart_p50_p51_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define cyUart_p50_p51_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define cyUart_p50_p51_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define cyUart_p50_p51_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define cyUart_p50_p51_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define cyUart_p50_p51_tx__PC CYREG_GPIO_PRT5_PC
#define cyUart_p50_p51_tx__PC2 CYREG_GPIO_PRT5_PC2
#define cyUart_p50_p51_tx__PORT 5u
#define cyUart_p50_p51_tx__PS CYREG_GPIO_PRT5_PS
#define cyUart_p50_p51_tx__SHIFT 1u

/* Miscellaneous */
#define CY_PROJECT_NAME "Led_Blink_Process"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x100E11A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
