{"vcs1":{"timestamp_begin":1679950274.821216140, "rt":0.39, "ut":0.18, "st":0.11}}
{"vcselab":{"timestamp_begin":1679950275.242169812, "rt":0.40, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1679950275.666089937, "rt":0.23, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679950274.567450351}
{"VCS_COMP_START_TIME": 1679950274.567450351}
{"VCS_COMP_END_TIME": 1679950275.936603753}
{"VCS_USER_OPTIONS": "-sverilog -nc hw7prob4.sv library.sv hw7prob4_tests.sve"}
{"vcs1": {"peak_mem": 338516}}
{"stitch_vcselab": {"peak_mem": 222672}}
