<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='524' ll='526' type='bool llvm::TargetRegisterInfo::isDivergentRegClass(const llvm::TargetRegisterClass * RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='523'>/// Returns true if the register class is considered divergent.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='212' u='c' c='_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfo5125482'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='385' u='c' c='_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb'/>
