<root><simulation><result_generated_time />2023-05-12 16:49:49<layer><layer_spec />{'B': 1, 'K': 160, 'C': 960, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7526400<total_data_size_element />{'W': 153600, 'I': 47040, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 960}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />24/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [784, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('C', 4)], [('C', 4)]], [], []]<I />[[], [[('OY', 7), ('C', 4)], [('OX', 7), ('C', 4)]], [], []]<O />[[[('C', 4)], [('C', 4)]], [[('OY', 7)], [('OX', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 20)], [('C', 60), ('K', 4)], []]<I />[[('K', 2), ('K', 20), ('C', 60), ('K', 4)], [], []]<O />[[('K', 2), ('K', 20), ('C', 60)], [('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [1.0, 160.0, 1.0, 1.0], 'O': [16.0, 60, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [320, 1228800, 1228800], 'I': [480, 376320, 376320], 'O': [320, 62720, 62720], 'O_partial': [320, 0, 0], 'O_final': [0, 62720, 62720]}<actual_mem_utilization_individual />{'W': [0.62, 0.04, 0.0], 'I': [0.94, 0.01, 0.0], 'O': [0.62, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.62, 0.05, 0.0], 'I': [0.94, 0.05, 0.0], 'O': [0.62, 0.05, 0.0]}<effective_mem_size_bit />{'W': [160, 20480, 1228800], 'I': [480, 376320, 376320], 'O': [320, 15680, 62720], 'O_partial': [320, 0, 0], 'O_final': [0, 15680, 62720]}<total_unit_count />{'W': [784, 16, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 49, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [784, 784, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[153600, 153600], [153600, 153600], [153600, 0]]<I />[[188160, 47040], [47040, 47040], [47040, 0]]<O />[[(462560, 470400), (7840, 0)], [(0, 7840), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(462560, 470400), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (7840, 0)], [(0, 7840), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[19200, 19200], [2400, 2400], [600, 0]]<I />[[23520, 5880], [735, 735], [184, 0]]<O />[[(57820, 58800), (980, 0)], [(0, 122), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([57820, 58800], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [980, 0]), ([0, 122], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />7526400<idle />2304000</mac_count></basic_info><energy><total_energy />16569705.3<mem_energy_breakdown><W />[13.5, 475.6, 799.1]<I />[10.0, 145.7, 244.7]<O />[41.2, 24.3, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />16452710.4<idle_MAC />115200.0<total />16567910.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5767<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.7532<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />12745<latency_cycle_without_data_loading />9600<ideal_computing_cycle />9600<data_loading><load_cycle_total />3145<load_cycle_individual />{'W': [10, 2400, 0], 'I': [736, 735, 0]}<load_cycle_combined />{'W': 2400, 'I': 737}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-9599], [-8365, -7170], [-9600, -9600]], 'I': [[-9599], [-2400, -9600], [-9600, -9600]], 'O': [[-9600], [-140, -36], [-9478, -9569]]}<mem_stall_cycle_shared />{'W': [[-9599], [-8365, 0], [0, 0]], 'I': [[-9599], [-2400, 0], [0, 0]], 'O': [[-9600], [-140, -36], [-9478, -9569]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [320, 1228800, 1228800], 'I': [480, 376320, 376320], 'O': [320, 62720, 62720], 'O_partial': [320, 0, 0], 'O_final': [0, 62720, 62720]}<data_size_each_level_total />{'W': [5120, 1228800, 1228800], 'I': [376320, 376320, 376320], 'O': [15680, 62720, 62720]}<loop_cycles_each_level />{'W': [40, 9600, 9600], 'I': [9600, 9600, 9600], 'O': [2400, 9600, 9600]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [4, 1, 1], 'O': [60, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'I': [[8.0, 0.1], [39.2, 39.2], [39.2, 39.2]], 'O': [[8.0, 0.1], [6.5, 6.5], [6.5, 6.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'I': [[8.0, 0.2], [156.8, 39.2], [39.2, 39.2]], 'O': [[8.0, 8.0], [392.0, 6.5], [6.5, 6.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 128.0], [128.0, 0]], 'I': [[8.0, 0.2], [156.8, 39.2], [39.2, 0]], 'O': [[8.0, 8.0], [392.0, 6.5], [6.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [291.3, 559.2], [167.2, 6.5]], 'I': [[8.0, 0.2], [291.3, 559.2], [167.2, 6.5]], 'O': [[8.0, 8.0], [291.3, 559.2], [167.2, 6.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9600], [40, 40, 240], [9600, 9600, 1]], 'I': [[1, 1, 9600], [2400, 9600, 1], [9600, 9600, 1]], 'O': [[1, 1, 9600], [40, 2400, 4], [9600, 9600, 1]]}<trans_time_real />{'W': [[0, 1, 9600], [[5, 40, 240], [10, 40, 240]], [[2400, 9600, 1], [600, 9600, 1]]], 'I': [[0, 1, 9600], [[8, 9600, 1], [735, 9600, 1]], [[735, 9600, 1], [184, 9600, 1]]], 'O': [[0, 1, 9600], [[5, 2400, 4], [31, 2400, 4]], [[122, 9600, 1], [31, 9600, 1]]]}<single_stall_cycle />{'W': [[-1], [-35, -30], [-7200, -9000]], 'I': [[-1], [-2392, -1665], [-8865, -9416]], 'O': [[-1], [-35, -9], [-9478, -9569]]}<single_stall_count />{'W': [9599, 239, 0], 'I': [9599, 0, 0], 'O': [9600, 4, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2390, 0], 'I': [0, 0], 'O': [124, 122]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [122, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-7210, -9600], [-9476, -9478]], 1: [[-9600, -9600], [-9478, -9600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>