
*** Running vivado
    with args -log afifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source afifo.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source afifo.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.645 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/utils_1/imports/synth_1/afifo.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/utils_1/imports/synth_1/afifo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top afifo -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'afifo' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr_ptr' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/fifo_wr_ptr.sv:24]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr_ptr' (0#1) [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/fifo_wr_ptr.sv:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd_ptr' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/fifo_rd_ptr.sv:24]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd_ptr' (0#1) [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/fifo_rd_ptr.sv:24]
INFO: [Synth 8-6157] synthesizing module 'write_ptr_sync' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/write_ptr_sync.sv:23]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'write_ptr_sync' (0#1) [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/write_ptr_sync.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rd_ptr_sync' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/rd_ptr_sync.sv:23]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_sync' (0#1) [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/rd_ptr_sync.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/ram.sv:25]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/ram.sv:25]
INFO: [Synth 8-6157] synthesizing module 'data_generator' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/data_generator.sv:23]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_generator' (0#1) [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/data_generator.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.runs/synth_1/.Xil/Vivado-30172-LAPTOP-D6I6FVV9/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.runs/synth_1/.Xil/Vivado-30172-LAPTOP-D6I6FVV9/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.runs/synth_1/.Xil/Vivado-30172-LAPTOP-D6I6FVV9/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.runs/synth_1/.Xil/Vivado-30172-LAPTOP-D6I6FVV9/realtime/vio_0_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'probe_out2' does not match port width (1) of module 'vio_0' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:173]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:173]
WARNING: [Synth 8-689] width (32) of port connection 'probe_out3' does not match port width (1) of module 'vio_0' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:174]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:174]
WARNING: [Synth 8-689] width (32) of port connection 'probe_out4' does not match port width (1) of module 'vio_0' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:175]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:175]
WARNING: [Synth 8-689] width (32) of port connection 'probe_out2' does not match port width (1) of module 'vio_0' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:183]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:183]
WARNING: [Synth 8-689] width (32) of port connection 'probe_out3' does not match port width (1) of module 'vio_0' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:184]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:184]
WARNING: [Synth 8-689] width (32) of port connection 'probe_out4' does not match port width (1) of module 'vio_0' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:185]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:185]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:188]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.runs/synth_1/.Xil/Vivado-30172-LAPTOP-D6I6FVV9/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.runs/synth_1/.Xil/Vivado-30172-LAPTOP-D6I6FVV9/realtime/ila_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:199]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:209]
INFO: [Synth 8-6155] done synthesizing module 'afifo' (0#1) [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VIO_Wr'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:169]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ILA_write'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:199]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DATA_GEN'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:139]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RAM_BLOCK'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:128]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_wr_ptr_inst'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VIO_Rd'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:179]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ILA_read'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:209]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_rd_ptr_inst'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:97]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rd_ptr_sync_inst'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:119]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'write_ptr_sync_inst'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:110]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clock_generators'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:154]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ILA_system'. This will prevent further optimization [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/afifo.sv:188]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1284.734 ; gain = 18.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1284.734 ; gain = 18.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1284.734 ; gain = 18.090
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1284.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ILA_system'
Finished Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ILA_system'
Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ILA_write'
Finished Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ILA_write'
Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ILA_read'
Finished Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ILA_read'
Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO_Wr'
Finished Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO_Wr'
Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO_Rd'
Finished Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO_Rd'
Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_generators'
Finished Parsing XDC File [c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_generators'
Parsing XDC File [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc:30]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc:30]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_wiz_0'. [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc:30]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc:30]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_wiz_0'. [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc:31]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc:31]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc:32]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc:32]
Finished Parsing XDC File [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/constrs_1/imports/ASYNC_FIFO/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/afifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/afifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1371.844 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ILA_system' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for ILA_read. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ILA_system. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ILA_write. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for VIO_Rd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for VIO_Wr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clock_generators. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+-------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+------------+------------+-----------+----------------------+-------------+
|RAM_BLOCK   | mem_reg    | Implied   | 16 x 8               | RAM32M x 2  | 
+------------+------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+-------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+------------+------------+-----------+----------------------+-------------+
|RAM_BLOCK   | mem_reg    | Implied   | 16 x 8               | RAM32M x 2  | 
+------------+------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/data_generator.sv:37]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/imports/new/write_ptr_sync.sv:43]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |vio_0         |         2|
|3     |ila_0         |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |ila      |     1|
|3     |ila_0    |     2|
|5     |vio      |     1|
|6     |vio_0    |     1|
|7     |LUT1     |     6|
|8     |LUT2     |     3|
|9     |LUT3     |     8|
|10    |LUT4     |     6|
|11    |LUT5     |     8|
|12    |LUT6     |    11|
|13    |RAM32M   |     1|
|14    |RAM32X1D |     2|
|15    |FDCE     |    20|
|16    |FDRE     |    27|
|17    |FDSE     |     1|
|18    |OBUF     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1371.941 ; gain = 105.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1371.941 ; gain = 18.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1371.941 ; gain = 105.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1371.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete, checksum: 80a61aa1
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 1371.941 ; gain = 105.297
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO/ASYNC_FIFO.runs/synth_1/afifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file afifo_utilization_synth.rpt -pb afifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  7 21:05:30 2025...
