<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.0.43.3" title="Final" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options VerilogStandard="Verilog 2001" def_top="Blue_Win_Rom" top="top"/>
        <Source name="source/impl_1/top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="top"/>
        </Source>
        <Source name="source/impl_1/NES_controller.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/vga.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/pattern_gen.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="mypll/mypll.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/up_arrow_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/right_arrow_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/left_arrow_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/down_arrow_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/arrow_selector.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/randomizer.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/pattern_gen_helper.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/pattern_gen_helper2.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/blue_heart_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/red_heart_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/blank_heart_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/right_blank_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/up_blank_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/down_blank_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/left_blank_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/start_screen_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/blank_helper.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/Blank_Arrow_Selector.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/game.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/arrows_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/blank_helper2.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/heart_helper.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/heart_selector.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/states.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/states_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/red_win_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/blue_win_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/fullscreen_helper.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="test.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="Final1.sty"/>
</RadiantProject>
