{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 09:36:14 2017 " "Info: Processing started: Tue Oct 24 09:36:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csc21100_4bit_add_sub.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file csc21100_4bit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc21100_1bit_add_sub-Behaviour " "Info: Found design unit 1: Csc21100_1bit_add_sub-Behaviour" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Csc21100_4bit_add_sub-Behaviour " "Info: Found design unit 2: Csc21100_4bit_add_sub-Behaviour" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Csc21100_1bit_add_sub " "Info: Found entity 1: Csc21100_1bit_add_sub" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Csc21100_4bit_add_sub " "Info: Found entity 2: Csc21100_4bit_add_sub" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-Struct " "Info: Found design unit 1: Multiplier-Struct" {  } { { "Multiplier.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Multiplier.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Info: Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Multiplier.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_schematic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_Schematic " "Info: Found entity 1: Block_Schematic" {  } { { "Block_Schematic.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block_Schematic.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Struct " "Info: Found design unit 1: FullAdder-Struct" {  } { { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-struct " "Info: Found design unit 1: Display-struct" {  } { { "Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Display.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Info: Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csc21100_4bit_add_sub Csc21100_4bit_add_sub:inst6 " "Info: Elaborating entity \"Csc21100_4bit_add_sub\" for hierarchy \"Csc21100_4bit_add_sub:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block1.bdf" { { 472 576 768 584 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b3 Csc21100_4bit_add_sub.vhd(48) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(48): signal \"b3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b2 Csc21100_4bit_add_sub.vhd(49) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(49): signal \"b2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b1 Csc21100_4bit_add_sub.vhd(50) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(50): signal \"b1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b0 Csc21100_4bit_add_sub.vhd(51) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(51): signal \"b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b3 Csc21100_4bit_add_sub.vhd(53) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(53): signal \"b3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b2 Csc21100_4bit_add_sub.vhd(54) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(54): signal \"b2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b1 Csc21100_4bit_add_sub.vhd(55) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(55): signal \"b1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b0 Csc21100_4bit_add_sub.vhd(56) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(56): signal \"b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csc21100_1bit_add_sub Csc21100_4bit_add_sub:inst6\|Csc21100_1bit_add_sub:Csc_Bit_Adder0 " "Info: Elaborating entity \"Csc21100_1bit_add_sub\" for hierarchy \"Csc21100_4bit_add_sub:inst6\|Csc21100_1bit_add_sub:Csc_Bit_Adder0\"" {  } { { "Csc21100_4bit_add_sub.vhd" "Csc_Bit_Adder0" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 8 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 09:36:16 2017 " "Info: Processing ended: Tue Oct 24 09:36:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
