{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:44:04 2017 " "Info: Processing started: Thu Jan 26 14:44:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoftCpu -c SoftCpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoftCpu -c SoftCpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoftCpu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file SoftCpu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 SoftCpu " "Info: Found entity 1: SoftCpu" {  } { { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 38 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoftCpu " "Info: Elaborating entity \"SoftCpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:stage_counter " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:stage_counter\"" {  } { { "SoftCpu.tdf" "stage_counter" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:stage_counter " "Info: Elaborated megafunction instantiation \"lpm_counter:stage_counter\"" {  } { { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 58 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:stage_counter " "Info: Instantiated megafunction \"lpm_counter:stage_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 20 " "Info: Parameter \"LPM_MODULUS\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 58 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Info: Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/cntr_r8h.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r8h lpm_counter:stage_counter\|cntr_r8h:auto_generated " "Info: Elaborating entity \"cntr_r8h\" for hierarchy \"lpm_counter:stage_counter\|cntr_r8h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:instruction_counter " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:instruction_counter\"" {  } { { "SoftCpu.tdf" "instruction_counter" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:instruction_counter " "Info: Elaborated megafunction instantiation \"lpm_counter:instruction_counter\"" {  } { { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 59 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:instruction_counter " "Info: Instantiated megafunction \"lpm_counter:instruction_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 59 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qvh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qvh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qvh " "Info: Found entity 1: cntr_qvh" {  } { { "db/cntr_qvh.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/cntr_qvh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qvh lpm_counter:instruction_counter\|cntr_qvh:auto_generated " "Info: Elaborating entity \"cntr_qvh\" for hierarchy \"lpm_counter:instruction_counter\|cntr_qvh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lib/rom32.tdf 1 1 " "Warning: Using design file lib/rom32.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom32 " "Info: Found entity 1: rom32" {  } { { "rom32.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/rom32.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom32 rom32:rom " "Info: Elaborating entity \"rom32\" for hierarchy \"rom32:rom\"" {  } { { "SoftCpu.tdf" "rom" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom32:rom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom32:rom\|altsyncram:altsyncram_component\"" {  } { { "rom32.tdf" "altsyncram_component" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/rom32.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "rom32:rom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom32:rom\|altsyncram:altsyncram_component\"" {  } { { "rom32.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/rom32.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom32:rom\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom32:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Info: Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ../rom32.mif " "Info: Parameter \"INIT_FILE\" = \"../rom32.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "rom32.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/rom32.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1371.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1371 " "Info: Found entity 1: altsyncram_1371" {  } { { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1371 rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated " "Info: Elaborating entity \"altsyncram_1371\" for hierarchy \"rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/projects/quartus/80/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lib/ram8.tdf 1 1 " "Warning: Using design file lib/ram8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram8 " "Info: Found entity 1: ram8" {  } { { "ram8.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/ram8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram8 ram8:ram " "Info: Elaborating entity \"ram8\" for hierarchy \"ram8:ram\"" {  } { { "SoftCpu.tdf" "ram" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram8:ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram8:ram\|altsyncram:altsyncram_component\"" {  } { { "ram8.tdf" "altsyncram_component" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/ram8.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ram8:ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram8:ram\|altsyncram:altsyncram_component\"" {  } { { "ram8.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/ram8.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram8:ram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram8:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Info: Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ram8.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/ram8.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Info: Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Info: Elaborating entity \"altsyncram_gra1\" for hierarchy \"ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/projects/quartus/80/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lib/alu8.tdf 1 1 " "Warning: Using design file lib/alu8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu8 " "Info: Found entity 1: alu8" {  } { { "alu8.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/alu8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu8 alu8:alu " "Info: Elaborating entity \"alu8\" for hierarchy \"alu8:alu\"" {  } { { "SoftCpu.tdf" "alu" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alu8:alu\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"alu8:alu\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "alu8.tdf" "lpm_add_sub_component" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/alu8.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu8:alu\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"alu8:alu\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "alu8.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/alu8.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu8:alu\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"alu8:alu\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu8.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/lib/alu8.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g1j " "Info: Found entity 1: add_sub_g1j" {  } { { "db/add_sub_g1j.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/add_sub_g1j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g1j alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated " "Info: Elaborating entity \"add_sub_g1j\" for hierarchy \"alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "445 " "Info: Implemented 445 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Info: Implemented 118 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Info: Implemented 286 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Info: Implemented 40 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:44:09 2017 " "Info: Processing ended: Thu Jan 26 14:44:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:44:10 2017 " "Info: Processing started: Thu Jan 26 14:44:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SoftCpu -c SoftCpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SoftCpu -c SoftCpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoftCpu EP2C20F256C7 " "Info: Selected device EP2C20F256C7 for design \"SoftCpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C7 " "Info: Device EP2C8F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C7 " "Info: Device EP2C15AF256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ N14 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location N14" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "119 119 " "Warning: No exact pin location assignment(s) for 119 pins of 119 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_acum\[0\] " "Info: Pin _out_acum\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_acum[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 41 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_acum[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_acum\[1\] " "Info: Pin _out_acum\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_acum[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 41 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_acum[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_acum\[2\] " "Info: Pin _out_acum\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_acum[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 41 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_acum[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_acum\[3\] " "Info: Pin _out_acum\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_acum[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 41 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_acum[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_acum\[4\] " "Info: Pin _out_acum\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_acum[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 41 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_acum[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_acum\[5\] " "Info: Pin _out_acum\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_acum[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 41 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_acum[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_acum\[6\] " "Info: Pin _out_acum\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_acum[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 41 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_acum[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_acum\[7\] " "Info: Pin _out_acum\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_acum[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 41 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_acum[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_stage_counter\[0\] " "Info: Pin _out_stage_counter\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_stage_counter[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 42 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_stage_counter[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_stage_counter\[1\] " "Info: Pin _out_stage_counter\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_stage_counter[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 42 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_stage_counter[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_stage_counter\[2\] " "Info: Pin _out_stage_counter\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_stage_counter[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 42 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_stage_counter[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_stage_counter\[3\] " "Info: Pin _out_stage_counter\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_stage_counter[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 42 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_stage_counter[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_stage_counter\[4\] " "Info: Pin _out_stage_counter\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_stage_counter[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 42 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_stage_counter[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_instruction_counter\[0\] " "Info: Pin _out_instruction_counter\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_instruction_counter[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 43 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_instruction_counter[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_instruction_counter\[1\] " "Info: Pin _out_instruction_counter\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_instruction_counter[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 43 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_instruction_counter[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_instruction_counter\[2\] " "Info: Pin _out_instruction_counter\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_instruction_counter[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 43 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_instruction_counter[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_instruction_counter\[3\] " "Info: Pin _out_instruction_counter\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_instruction_counter[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 43 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_instruction_counter[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_instruction_counter\[4\] " "Info: Pin _out_instruction_counter\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_instruction_counter[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 43 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_instruction_counter[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_instruction_counter\[5\] " "Info: Pin _out_instruction_counter\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_instruction_counter[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 43 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_instruction_counter[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_instruction_counter\[6\] " "Info: Pin _out_instruction_counter\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_instruction_counter[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 43 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_instruction_counter[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_instruction_counter\[7\] " "Info: Pin _out_instruction_counter\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_instruction_counter[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 43 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_instruction_counter[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_command\[0\] " "Info: Pin _out_command\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_command[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 44 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_command[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_command\[1\] " "Info: Pin _out_command\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_command[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 44 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_command[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_command\[2\] " "Info: Pin _out_command\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_command[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 44 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_command[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_command\[3\] " "Info: Pin _out_command\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_command[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 44 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_command[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_command\[4\] " "Info: Pin _out_command\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_command[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 44 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_command[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_command\[5\] " "Info: Pin _out_command\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_command[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 44 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_command[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_command\[6\] " "Info: Pin _out_command\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_command[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 44 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_command[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_command\[7\] " "Info: Pin _out_command\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_command[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 44 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_command[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument1\[0\] " "Info: Pin _out_argument1\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument1[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 45 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument1\[1\] " "Info: Pin _out_argument1\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument1[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 45 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument1\[2\] " "Info: Pin _out_argument1\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument1[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 45 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument1\[3\] " "Info: Pin _out_argument1\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument1[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 45 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument1\[4\] " "Info: Pin _out_argument1\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument1[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 45 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument1\[5\] " "Info: Pin _out_argument1\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument1[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 45 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument1\[6\] " "Info: Pin _out_argument1\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument1[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 45 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument1\[7\] " "Info: Pin _out_argument1\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument1[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 45 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument2\[0\] " "Info: Pin _out_argument2\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument2[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 46 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument2\[1\] " "Info: Pin _out_argument2\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument2[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 46 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument2\[2\] " "Info: Pin _out_argument2\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument2[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 46 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument2\[3\] " "Info: Pin _out_argument2\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument2[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 46 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument2\[4\] " "Info: Pin _out_argument2\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument2[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 46 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument2\[5\] " "Info: Pin _out_argument2\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument2[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 46 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument2\[6\] " "Info: Pin _out_argument2\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument2[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 46 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument2\[7\] " "Info: Pin _out_argument2\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument2[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 46 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument3\[0\] " "Info: Pin _out_argument3\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument3[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 47 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument3\[1\] " "Info: Pin _out_argument3\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument3[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 47 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument3\[2\] " "Info: Pin _out_argument3\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument3[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 47 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument3\[3\] " "Info: Pin _out_argument3\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument3[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 47 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument3\[4\] " "Info: Pin _out_argument3\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument3[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 47 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument3\[5\] " "Info: Pin _out_argument3\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument3[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 47 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument3\[6\] " "Info: Pin _out_argument3\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument3[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 47 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_argument3\[7\] " "Info: Pin _out_argument3\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_argument3[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 47 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_argument3[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[0\] " "Info: Pin _out_cell\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[1\] " "Info: Pin _out_cell\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[2\] " "Info: Pin _out_cell\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[3\] " "Info: Pin _out_cell\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[4\] " "Info: Pin _out_cell\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[5\] " "Info: Pin _out_cell\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[6\] " "Info: Pin _out_cell\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[7\] " "Info: Pin _out_cell\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[8\] " "Info: Pin _out_cell\[8\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[8] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[9\] " "Info: Pin _out_cell\[9\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[9] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[10\] " "Info: Pin _out_cell\[10\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[10] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[11\] " "Info: Pin _out_cell\[11\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[11] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[12\] " "Info: Pin _out_cell\[12\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[12] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[13\] " "Info: Pin _out_cell\[13\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[13] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[14\] " "Info: Pin _out_cell\[14\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[14] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[15\] " "Info: Pin _out_cell\[15\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[15] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[16\] " "Info: Pin _out_cell\[16\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[16] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[17\] " "Info: Pin _out_cell\[17\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[17] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[18\] " "Info: Pin _out_cell\[18\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[18] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[19\] " "Info: Pin _out_cell\[19\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[19] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[20\] " "Info: Pin _out_cell\[20\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[20] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[21\] " "Info: Pin _out_cell\[21\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[21] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[22\] " "Info: Pin _out_cell\[22\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[22] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[23\] " "Info: Pin _out_cell\[23\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[23] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[24\] " "Info: Pin _out_cell\[24\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[24] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[25\] " "Info: Pin _out_cell\[25\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[25] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[26\] " "Info: Pin _out_cell\[26\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[26] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[27\] " "Info: Pin _out_cell\[27\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[27] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[28\] " "Info: Pin _out_cell\[28\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[28] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[29\] " "Info: Pin _out_cell\[29\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[29] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[30\] " "Info: Pin _out_cell\[30\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[30] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_cell\[31\] " "Info: Pin _out_cell\[31\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_cell[31] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 48 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_cell[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_ram\[0\] " "Info: Pin _out_ram\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_ram[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 49 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_ram[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_ram\[1\] " "Info: Pin _out_ram\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_ram[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 49 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_ram[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_ram\[2\] " "Info: Pin _out_ram\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_ram[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 49 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_ram[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_ram\[3\] " "Info: Pin _out_ram\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_ram[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 49 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_ram[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_ram\[4\] " "Info: Pin _out_ram\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_ram[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 49 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_ram[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_ram\[5\] " "Info: Pin _out_ram\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_ram[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 49 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_ram[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_ram\[6\] " "Info: Pin _out_ram\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_ram[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 49 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_ram[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_ram\[7\] " "Info: Pin _out_ram\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_ram[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 49 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_ram[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_alu\[0\] " "Info: Pin _out_alu\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_alu[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 50 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_alu[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_alu\[1\] " "Info: Pin _out_alu\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_alu[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 50 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_alu[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_alu\[2\] " "Info: Pin _out_alu\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_alu[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 50 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_alu[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_alu\[3\] " "Info: Pin _out_alu\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_alu[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 50 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_alu[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_alu\[4\] " "Info: Pin _out_alu\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_alu[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 50 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_alu[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_alu\[5\] " "Info: Pin _out_alu\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_alu[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 50 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_alu[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_alu\[6\] " "Info: Pin _out_alu\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_alu[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 50 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_alu[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_alu\[7\] " "Info: Pin _out_alu\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_alu[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 50 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_alu[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf1\[0\] " "Info: Pin _out_buf1\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf1[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 52 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf1\[1\] " "Info: Pin _out_buf1\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf1[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 52 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf1\[2\] " "Info: Pin _out_buf1\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf1[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 52 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf1\[3\] " "Info: Pin _out_buf1\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf1[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 52 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf1\[4\] " "Info: Pin _out_buf1\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf1[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 52 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf1\[5\] " "Info: Pin _out_buf1\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf1[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 52 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf1\[6\] " "Info: Pin _out_buf1\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf1[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 52 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf1\[7\] " "Info: Pin _out_buf1\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf1[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 52 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf2\[0\] " "Info: Pin _out_buf2\[0\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf2[0] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 53 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf2\[1\] " "Info: Pin _out_buf2\[1\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf2[1] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 53 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf2\[2\] " "Info: Pin _out_buf2\[2\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf2[2] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 53 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf2\[3\] " "Info: Pin _out_buf2\[3\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf2[3] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 53 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf2\[4\] " "Info: Pin _out_buf2\[4\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf2[4] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 53 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf2\[5\] " "Info: Pin _out_buf2\[5\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf2[5] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 53 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf2\[6\] " "Info: Pin _out_buf2\[6\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf2[6] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 53 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf2\[7\] " "Info: Pin _out_buf2\[7\] not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf2[7] } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 53 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_out_buf2_ena " "Info: Pin _out_buf2_ena not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { _out_buf2_ena } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 236 4 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { _out_buf2_ena } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { clock } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN J2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN J2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/projects/quartus/80/80/quartus/bin/pin_planner.ppl" { clock } } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "118 unused 3.3V 0 118 0 " "Info: Number of I/O pins in group: 118 (unused VREF, 3.3V VCCIO, 0 input, 118 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 21 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 18 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 24 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 20 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.608 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 9.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[30\] 1 MEM M4K_X41_Y13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y13; Fanout = 5; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[30\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[30] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.322 ns) 1.946 ns write_acum_en~240 2 COMB LAB_X30_Y13 6 " "Info: 2: + IC(1.526 ns) + CELL(0.322 ns) = 1.946 ns; Loc. = LAB_X30_Y13; Fanout = 6; COMB Node = 'write_acum_en~240'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[30] write_acum_en~240 } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 170 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 2.621 ns _~9633 3 COMB LAB_X30_Y13 7 " "Info: 3: + IC(0.131 ns) + CELL(0.544 ns) = 2.621 ns; Loc. = LAB_X30_Y13; Fanout = 7; COMB Node = '_~9633'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { write_acum_en~240 _~9633 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.322 ns) 3.531 ns _~526 4 COMB LAB_X29_Y13 9 " "Info: 4: + IC(0.588 ns) + CELL(0.322 ns) = 3.531 ns; Loc. = LAB_X29_Y13; Fanout = 9; COMB Node = '_~526'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { _~9633 _~526 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.521 ns) 4.763 ns _~9640 5 COMB LAB_X33_Y13 1 " "Info: 5: + IC(0.711 ns) + CELL(0.521 ns) = 4.763 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = '_~9640'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { _~526 _~9640 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.545 ns) 6.336 ns _~9642 6 COMB LAB_X29_Y15 1 " "Info: 6: + IC(1.028 ns) + CELL(0.545 ns) = 6.336 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = '_~9642'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { _~9640 _~9642 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.521 ns) 7.597 ns _~9645 7 COMB LAB_X30_Y13 8 " "Info: 7: + IC(0.740 ns) + CELL(0.521 ns) = 7.597 ns; Loc. = LAB_X30_Y13; Fanout = 8; COMB Node = '_~9645'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { _~9642 _~9645 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.159 ns) 9.608 ns ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg0 8 MEM M4K_X41_Y15 1 " "Info: 8: + IC(1.852 ns) + CELL(0.159 ns) = 9.608 ns; Loc. = M4K_X41_Y15; Fanout = 1; MEM Node = 'ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.011 ns" { _~9645 ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gra1.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_gra1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.032 ns ( 31.56 % ) " "Info: Total cell delay = 3.032 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.576 ns ( 68.44 % ) " "Info: Total interconnect delay = 6.576 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.608 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[30] write_acum_en~240 _~9633 _~526 _~9640 _~9642 _~9645 ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "118 " "Warning: Found 118 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_acum\[0\] 0 " "Info: Pin \"_out_acum\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_acum\[1\] 0 " "Info: Pin \"_out_acum\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_acum\[2\] 0 " "Info: Pin \"_out_acum\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_acum\[3\] 0 " "Info: Pin \"_out_acum\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_acum\[4\] 0 " "Info: Pin \"_out_acum\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_acum\[5\] 0 " "Info: Pin \"_out_acum\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_acum\[6\] 0 " "Info: Pin \"_out_acum\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_acum\[7\] 0 " "Info: Pin \"_out_acum\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_stage_counter\[0\] 0 " "Info: Pin \"_out_stage_counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_stage_counter\[1\] 0 " "Info: Pin \"_out_stage_counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_stage_counter\[2\] 0 " "Info: Pin \"_out_stage_counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_stage_counter\[3\] 0 " "Info: Pin \"_out_stage_counter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_stage_counter\[4\] 0 " "Info: Pin \"_out_stage_counter\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_instruction_counter\[0\] 0 " "Info: Pin \"_out_instruction_counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_instruction_counter\[1\] 0 " "Info: Pin \"_out_instruction_counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_instruction_counter\[2\] 0 " "Info: Pin \"_out_instruction_counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_instruction_counter\[3\] 0 " "Info: Pin \"_out_instruction_counter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_instruction_counter\[4\] 0 " "Info: Pin \"_out_instruction_counter\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_instruction_counter\[5\] 0 " "Info: Pin \"_out_instruction_counter\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_instruction_counter\[6\] 0 " "Info: Pin \"_out_instruction_counter\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_instruction_counter\[7\] 0 " "Info: Pin \"_out_instruction_counter\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_command\[0\] 0 " "Info: Pin \"_out_command\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_command\[1\] 0 " "Info: Pin \"_out_command\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_command\[2\] 0 " "Info: Pin \"_out_command\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_command\[3\] 0 " "Info: Pin \"_out_command\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_command\[4\] 0 " "Info: Pin \"_out_command\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_command\[5\] 0 " "Info: Pin \"_out_command\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_command\[6\] 0 " "Info: Pin \"_out_command\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_command\[7\] 0 " "Info: Pin \"_out_command\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument1\[0\] 0 " "Info: Pin \"_out_argument1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument1\[1\] 0 " "Info: Pin \"_out_argument1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument1\[2\] 0 " "Info: Pin \"_out_argument1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument1\[3\] 0 " "Info: Pin \"_out_argument1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument1\[4\] 0 " "Info: Pin \"_out_argument1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument1\[5\] 0 " "Info: Pin \"_out_argument1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument1\[6\] 0 " "Info: Pin \"_out_argument1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument1\[7\] 0 " "Info: Pin \"_out_argument1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument2\[0\] 0 " "Info: Pin \"_out_argument2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument2\[1\] 0 " "Info: Pin \"_out_argument2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument2\[2\] 0 " "Info: Pin \"_out_argument2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument2\[3\] 0 " "Info: Pin \"_out_argument2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument2\[4\] 0 " "Info: Pin \"_out_argument2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument2\[5\] 0 " "Info: Pin \"_out_argument2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument2\[6\] 0 " "Info: Pin \"_out_argument2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument2\[7\] 0 " "Info: Pin \"_out_argument2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument3\[0\] 0 " "Info: Pin \"_out_argument3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument3\[1\] 0 " "Info: Pin \"_out_argument3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument3\[2\] 0 " "Info: Pin \"_out_argument3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument3\[3\] 0 " "Info: Pin \"_out_argument3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument3\[4\] 0 " "Info: Pin \"_out_argument3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument3\[5\] 0 " "Info: Pin \"_out_argument3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument3\[6\] 0 " "Info: Pin \"_out_argument3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_argument3\[7\] 0 " "Info: Pin \"_out_argument3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[0\] 0 " "Info: Pin \"_out_cell\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[1\] 0 " "Info: Pin \"_out_cell\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[2\] 0 " "Info: Pin \"_out_cell\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[3\] 0 " "Info: Pin \"_out_cell\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[4\] 0 " "Info: Pin \"_out_cell\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[5\] 0 " "Info: Pin \"_out_cell\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[6\] 0 " "Info: Pin \"_out_cell\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[7\] 0 " "Info: Pin \"_out_cell\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[8\] 0 " "Info: Pin \"_out_cell\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[9\] 0 " "Info: Pin \"_out_cell\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[10\] 0 " "Info: Pin \"_out_cell\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[11\] 0 " "Info: Pin \"_out_cell\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[12\] 0 " "Info: Pin \"_out_cell\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[13\] 0 " "Info: Pin \"_out_cell\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[14\] 0 " "Info: Pin \"_out_cell\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[15\] 0 " "Info: Pin \"_out_cell\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[16\] 0 " "Info: Pin \"_out_cell\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[17\] 0 " "Info: Pin \"_out_cell\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[18\] 0 " "Info: Pin \"_out_cell\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[19\] 0 " "Info: Pin \"_out_cell\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[20\] 0 " "Info: Pin \"_out_cell\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[21\] 0 " "Info: Pin \"_out_cell\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[22\] 0 " "Info: Pin \"_out_cell\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[23\] 0 " "Info: Pin \"_out_cell\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[24\] 0 " "Info: Pin \"_out_cell\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[25\] 0 " "Info: Pin \"_out_cell\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[26\] 0 " "Info: Pin \"_out_cell\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[27\] 0 " "Info: Pin \"_out_cell\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[28\] 0 " "Info: Pin \"_out_cell\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[29\] 0 " "Info: Pin \"_out_cell\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[30\] 0 " "Info: Pin \"_out_cell\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_cell\[31\] 0 " "Info: Pin \"_out_cell\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_ram\[0\] 0 " "Info: Pin \"_out_ram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_ram\[1\] 0 " "Info: Pin \"_out_ram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_ram\[2\] 0 " "Info: Pin \"_out_ram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_ram\[3\] 0 " "Info: Pin \"_out_ram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_ram\[4\] 0 " "Info: Pin \"_out_ram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_ram\[5\] 0 " "Info: Pin \"_out_ram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_ram\[6\] 0 " "Info: Pin \"_out_ram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_ram\[7\] 0 " "Info: Pin \"_out_ram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_alu\[0\] 0 " "Info: Pin \"_out_alu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_alu\[1\] 0 " "Info: Pin \"_out_alu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_alu\[2\] 0 " "Info: Pin \"_out_alu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_alu\[3\] 0 " "Info: Pin \"_out_alu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_alu\[4\] 0 " "Info: Pin \"_out_alu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_alu\[5\] 0 " "Info: Pin \"_out_alu\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_alu\[6\] 0 " "Info: Pin \"_out_alu\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_alu\[7\] 0 " "Info: Pin \"_out_alu\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf1\[0\] 0 " "Info: Pin \"_out_buf1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf1\[1\] 0 " "Info: Pin \"_out_buf1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf1\[2\] 0 " "Info: Pin \"_out_buf1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf1\[3\] 0 " "Info: Pin \"_out_buf1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf1\[4\] 0 " "Info: Pin \"_out_buf1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf1\[5\] 0 " "Info: Pin \"_out_buf1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf1\[6\] 0 " "Info: Pin \"_out_buf1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf1\[7\] 0 " "Info: Pin \"_out_buf1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf2\[0\] 0 " "Info: Pin \"_out_buf2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf2\[1\] 0 " "Info: Pin \"_out_buf2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf2\[2\] 0 " "Info: Pin \"_out_buf2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf2\[3\] 0 " "Info: Pin \"_out_buf2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf2\[4\] 0 " "Info: Pin \"_out_buf2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf2\[5\] 0 " "Info: Pin \"_out_buf2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf2\[6\] 0 " "Info: Pin \"_out_buf2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf2\[7\] 0 " "Info: Pin \"_out_buf2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_out_buf2_ena 0 " "Info: Pin \"_out_buf2_ena\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.fit.smsg " "Info: Generated suppressed messages file D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:44:17 2017 " "Info: Processing ended: Thu Jan 26 14:44:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:44:18 2017 " "Info: Processing started: Thu Jan 26 14:44:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SoftCpu -c SoftCpu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SoftCpu -c SoftCpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:44:21 2017 " "Info: Processing ended: Thu Jan 26 14:44:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:44:22 2017 " "Info: Processing started: Thu Jan 26 14:44:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SoftCpu -c SoftCpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SoftCpu -c SoftCpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/projects/quartus/80/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\] memory ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7 109.49 MHz 9.133 ns Internal " "Info: Clock \"clock\" has Internal fmax of 109.49 MHz between source memory \"rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\]\" and destination memory \"ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7\" (period= 9.133 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.880 ns + Longest memory memory " "Info: + Longest memory to memory delay is 8.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\] 1 MEM M4K_X41_Y13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y13; Fanout = 9; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.455 ns) 1.985 ns write_acum_en~240 2 COMB LCCOMB_X30_Y13_N14 6 " "Info: 2: + IC(1.432 ns) + CELL(0.455 ns) = 1.985 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 6; COMB Node = 'write_acum_en~240'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] write_acum_en~240 } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 170 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.178 ns) 3.056 ns _~9625 3 COMB LCCOMB_X29_Y13_N16 4 " "Info: 3: + IC(0.893 ns) + CELL(0.178 ns) = 3.056 ns; Loc. = LCCOMB_X29_Y13_N16; Fanout = 4; COMB Node = '_~9625'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { write_acum_en~240 _~9625 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.178 ns) 3.788 ns _~9643 4 COMB LCCOMB_X29_Y13_N28 1 " "Info: 4: + IC(0.554 ns) + CELL(0.178 ns) = 3.788 ns; Loc. = LCCOMB_X29_Y13_N28; Fanout = 1; COMB Node = '_~9643'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { _~9625 _~9643 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.278 ns) 4.884 ns buf1\[0\]~251 5 COMB LCCOMB_X30_Y13_N22 17 " "Info: 5: + IC(0.818 ns) + CELL(0.278 ns) = 4.884 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 17; COMB Node = 'buf1\[0\]~251'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { _~9643 buf1[0]~251 } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 66 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.278 ns) 5.713 ns _~9644 6 COMB LCCOMB_X30_Y13_N8 8 " "Info: 6: + IC(0.551 ns) + CELL(0.278 ns) = 5.713 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 8; COMB Node = '_~9644'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { buf1[0]~251 _~9644 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.319 ns) 6.877 ns _~9680 7 COMB LCCOMB_X33_Y13_N4 1 " "Info: 7: + IC(0.845 ns) + CELL(0.319 ns) = 6.877 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = '_~9680'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { _~9644 _~9680 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.159 ns) 8.880 ns ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7 8 MEM M4K_X41_Y15 8 " "Info: 8: + IC(1.844 ns) + CELL(0.159 ns) = 8.880 ns; Loc. = M4K_X41_Y15; Fanout = 8; MEM Node = 'ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { _~9680 ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_gra1.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_gra1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 21.88 % ) " "Info: Total cell delay = 1.943 ns ( 21.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.937 ns ( 78.12 % ) " "Info: Total interconnect delay = 6.937 ns ( 78.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.880 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] write_acum_en~240 _~9625 _~9643 buf1[0]~251 _~9644 _~9680 ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "8.880 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} write_acum_en~240 {} _~9625 {} _~9643 {} buf1[0]~251 {} _~9644 {} _~9680 {} ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 1.432ns 0.893ns 0.554ns 0.818ns 0.551ns 0.845ns 1.844ns } { 0.098ns 0.455ns 0.178ns 0.178ns 0.278ns 0.278ns 0.319ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.021 ns - Smallest " "Info: - Smallest clock skew is 0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.912 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock~clkctrl 2 COMB CLKCTRL_G3 142 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 142; COMB Node = 'clock~clkctrl'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.747 ns) 2.912 ns ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X41_Y15 8 " "Info: 3: + IC(0.931 ns) + CELL(0.747 ns) = 2.912 ns; Loc. = M4K_X41_Y15; Fanout = 8; MEM Node = 'ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { clock~clkctrl ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_gra1.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_gra1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.743 ns ( 59.86 % ) " "Info: Total cell delay = 1.743 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.169 ns ( 40.14 % ) " "Info: Total interconnect delay = 1.169 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 0.996ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.891 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock~clkctrl 2 COMB CLKCTRL_G3 142 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 142; COMB Node = 'clock~clkctrl'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.724 ns) 2.891 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\] 3 MEM M4K_X41_Y13 9 " "Info: 3: + IC(0.933 ns) + CELL(0.724 ns) = 2.891 ns; Loc. = M4K_X41_Y13; Fanout = 9; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 59.49 % ) " "Info: Total cell delay = 1.720 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 40.51 % ) " "Info: Total interconnect delay = 1.171 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 0.996ns 0.000ns 0.747ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_gra1.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_gra1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.880 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] write_acum_en~240 _~9625 _~9643 buf1[0]~251 _~9644 _~9680 ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "8.880 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} write_acum_en~240 {} _~9625 {} _~9643 {} buf1[0]~251 {} _~9644 {} _~9680 {} ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 1.432ns 0.893ns 0.554ns 0.818ns 0.551ns 0.845ns 1.844ns } { 0.098ns 0.455ns 0.178ns 0.178ns 0.278ns 0.278ns 0.319ns 0.159ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 0.996ns 0.000ns 0.747ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock _out_buf2_ena rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\] 12.094 ns memory " "Info: tco from clock \"clock\" to destination pin \"_out_buf2_ena\" through memory \"rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\]\" is 12.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.891 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock~clkctrl 2 COMB CLKCTRL_G3 142 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 142; COMB Node = 'clock~clkctrl'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.724 ns) 2.891 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\] 3 MEM M4K_X41_Y13 17 " "Info: 3: + IC(0.933 ns) + CELL(0.724 ns) = 2.891 ns; Loc. = M4K_X41_Y13; Fanout = 17; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 59.49 % ) " "Info: Total cell delay = 1.720 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 40.51 % ) " "Info: Total interconnect delay = 1.171 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.969 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\] 1 MEM M4K_X41_Y13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y13; Fanout = 17; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.521 ns) 2.067 ns _~9623 2 COMB LCCOMB_X30_Y13_N26 1 " "Info: 2: + IC(1.448 ns) + CELL(0.521 ns) = 2.067 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 1; COMB Node = '_~9623'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] _~9623 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.483 ns) 2.844 ns _~9624 3 COMB LCCOMB_X30_Y13_N20 7 " "Info: 3: + IC(0.294 ns) + CELL(0.483 ns) = 2.844 ns; Loc. = LCCOMB_X30_Y13_N20; Fanout = 7; COMB Node = '_~9624'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { _~9623 _~9624 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.178 ns) 3.613 ns _out_buf2_ena~68 4 COMB LCCOMB_X29_Y13_N6 3 " "Info: 4: + IC(0.591 ns) + CELL(0.178 ns) = 3.613 ns; Loc. = LCCOMB_X29_Y13_N6; Fanout = 3; COMB Node = '_out_buf2_ena~68'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { _~9624 _out_buf2_ena~68 } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 236 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(2.976 ns) 8.969 ns _out_buf2_ena 5 PIN PIN_R7 0 " "Info: 5: + IC(2.380 ns) + CELL(2.976 ns) = 8.969 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = '_out_buf2_ena'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.356 ns" { _out_buf2_ena~68 _out_buf2_ena } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 236 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.256 ns ( 47.45 % ) " "Info: Total cell delay = 4.256 ns ( 47.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.713 ns ( 52.55 % ) " "Info: Total interconnect delay = 4.713 ns ( 52.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.969 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] _~9623 _~9624 _out_buf2_ena~68 _out_buf2_ena } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "8.969 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] {} _~9623 {} _~9624 {} _out_buf2_ena~68 {} _out_buf2_ena {} } { 0.000ns 1.448ns 0.294ns 0.591ns 2.380ns } { 0.098ns 0.521ns 0.483ns 0.178ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.969 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] _~9623 _~9624 _out_buf2_ena~68 _out_buf2_ena } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "8.969 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] {} _~9623 {} _~9624 {} _out_buf2_ena~68 {} _out_buf2_ena {} } { 0.000ns 1.448ns 0.294ns 0.591ns 2.380ns } { 0.098ns 0.521ns 0.483ns 0.178ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:44:23 2017 " "Info: Processing ended: Thu Jan 26 14:44:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
