(_flow fab_demo "2022.1-SP2"
    (_comment "Generated by Fabric Compiler on Sat Nov 09 18:01:12 +0800 2024")
    (_version "1.0.8")
    (_status "initial")
    (_project
        (_option prj_work_dir (_string ""))
        (_option prj_impl_dir (_string ""))
    )
    (_task tsk_setup
        (_widget wgt_select_arch
            (_input
                (_part
                    (_family Logos)
                    (_device PGL50H)
                    (_speedgrade -6)
                    (_package FBG484)
                )
            )
        )
        (_command cmd_load_arch
        (_gci_state (_integer 0))
        )
        (_widget wgt_my_design_src
            (_input
                (_file "../../example_design/rtl/pkg_gen/pkg_gen.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/pkg_gen/pkg_chk.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/pkg_gen/crc32_8bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/pkg_gen/crc32_4bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/pkg_gen/lfsr.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/pkg_gen/rand_gen.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/ipsxb_qsgmii_dut_top_qsgmii_test.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/ipsxb_bus_allocator.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/debug_core/rtl/ips_dbc_cfg_reg_file_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/debug_core/rtl/ips_dbc_compare_256b_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/debug_core/rtl/ips_dbc_data_capture_mem_v1_1.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/debug_core/rtl/ips_dbc_debug_core_v1_3.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/debug_core/rtl/ips_dbc_hub_decode_v1_2.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/debug_core/rtl/ips_dbc_rd_addr_gen_v1_3.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/debug_core/rtl/ips_dbc_storage_condition_v1_3.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/debug_core/rtl/ips_dbc_trig_unit_v1_3.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/debug_core/rtl/ips_dbc_trigger_condition_v1_3.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/debug_core/debug_core.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/jtag_hub/rtl/ips_jtag_hub_v1_3.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/Debug_core/jtag_hub/jtag_hub.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/led/clock_chk.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/reg_slave/ips2l_sgmii_sync_chain_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/reg_slave/ips2l_sgmii_sync_spreading_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/reg_slave/ipsxb_qsgmii_reg_slave.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/reset_and_sync/cross_reset_sync.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/pgr_apb_mif_32bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/pgr_clk_gen_32bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/pgr_cmd_parser_32bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/pgr_fifo_top_32bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/pgr_mdio_mif_16bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/pgr_uart_rx_32bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/pgr_uart_top_32bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/pgr_uart_tx_32bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/uart_ctrl_32bit/rstn_sync_32bit.v"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
                (_file "../../example_design/rtl/ipsxb_qsgmii_onboard_top.v" + "ipsxb_qsgmii_onboard_top"
                    (_format verilog)
                    (_timespec "2021-08-03T15:42:14")
                )
            )
        )
        (_widget wgt_my_ips_src
            (_input
                    (_ip "../../qsgmii_test.idf"
                         (_timespec "2021-08-03T15:42:14")
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/ipmxb_qsgmii_hsst.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_qsgmii_hsst_wrapper_v1_4.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_fifo_clr_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_pll_rst_fsm_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_lane_powerup_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_debounce_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_pll_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_rx_v1_1.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_sync_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_tx_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_v1_1.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_wtchdg_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rxlane_rst_fsm_v1_1.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_txlane_rst_fsm_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/ipsxb_sgmii_ge_pcs_core_v1_0_qsgmii_test.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/ipsxb_sgmii_core_v1_0_qsgmii_test.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/ipsxb_qsgmii_pcs_core_v1_0_qsgmii_test.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../qsgmii_test.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/ipsxb_qsgmii_pcs_reset_gen_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/ipsxb_qsgmii_pcs_tx_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/ipsxb_qsgmii_pcs_rx_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/common/ipm_distributed_fifo_ctr_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/common/ipm_distributed_fifo_v1_2_async_fifo_deep16_width2.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/common/ipm_distributed_sdpram_v1_2_async_fifo_deep16_width2.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/common/ipml_fifo_ctrl_v1_3.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/common/ipml_fifo_v1_5_fifo_128depth_16_width.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/common/ipml_sdpram_v1_5_fifo_128depth_16_width.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/common/async_fifo_deep16_width2.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/common/fifo_128depth_16_width.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/common/ips2l_sgmii_apb_union_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/common/ips_sgmii_sync_v1_0.v"
                             (_timespec "2021-08-03T15:42:14")
                         )
                         (_ip_source_item "../../rtl/synplify/ipsxb_qsgmii_v1_0_vpAll.vp"
                             (_timespec "2021-08-03T15:42:14")
                         )
                     )
                    )
                )
        (_widget wgt_import_logic_con_file
            (_input
                (_file "ipsxb_qsgmii_top.fdc"
                    (_format fdc)
                    (_timespec "2016-07-28T16:05:13")
                )
            )
        )
        (_widget wgt_edit_user_cons
            (_attribute _click_to_run (_switch ON))
        )
    )
    (_task tsk_synthesis
        (_command cmd_synthesize
        (_gci_state (_integer 0))
            (_option ads (_switch ON))
            (_option selected_syn_tool_opt (_integer 2))
        )
    )
    (_task tsk_devmap
        (_command cmd_devmap
        (_gci_state (_integer 0))
        )
        (_widget wgt_edit_placement_cons
            (_attribute _click_to_run (_switch ON))
        )
    )
    (_task tsk_pnr
        (_command cmd_pnr
        (_gci_state (_integer 0))
        )
        (_command cmd_report_post_pnr_timing
        (_gci_state (_integer 0))
            (_attribute _auto_exe_lock (_switch OFF))
            (_option configuration (_switch ON))
        )
        (_widget wgt_arch_browser
            (_attribute _click_to_run (_switch ON))
        )
    )
    (_task tsk_gen_bitstream
        (_command cmd_gen_bitstream
        (_gci_state (_integer 0))
        )
    )
)
