
                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)
                         IC Compiler-AG (TM)

          Version J-2014.09-SP3 for RHEL64 -- Jan 13, 2015

Zroute is the default router for ICC, ICC-PC, ICC-DP and ICC-AG in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##########################################################################################
# Version: D-2010.03-SP2 (July 6, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
##########################################################################################
source icc_setup.tcl

------------------- Internal Reference Library Settings -----------------

Library    /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/enc_top_LIB
  Reference    /home/ff/ee241/stdcells/synopsys-32nm/vendor/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m


------------------- Control File Reference Library Settings -----------

Library    /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/enc_top_LIB
  Reference    /home/ff/ee241/stdcells/synopsys-32nm/vendor/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m
-------------------------------------------------------------------------

########################
## route_icc: Routing ##
########################
open_mw_lib $MW_DESIGN_LIBRARY
{enc_top_LIB}
redirect /dev/null "remove_mw_cel -version_kept 0 ${ICC_ROUTE_CEL}"
copy_mw_cel -from $ICC_CLOCK_OPT_ROUTE_CEL -to $ICC_ROUTE_CEL
1
open_mw_cel $ICC_ROUTE_CEL
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Information: Opened "route_icc.CEL;1" from "/home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/enc_top_LIB" library. (MWUI-068)
{route_icc}
source common_optimization_settings_icc.tcl
	Loading :		 /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/common_optimization_settings_icc.tcl
Loading db file '/home/ff/ee241/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db'
Loading db file '/home/ff/ee241/tools/icc/libraries/syn/gtech.db'
Information: linking reference library : /home/ff/ee241/stdcells/synopsys-32nm/vendor/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32rvt_tt1p05v25c.db}. (MWDC-290)

  Linking design 'enc_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (1026 designs)            route_icc.CEL, etc
  saed32rvt_tt1p05v25c (library) /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db

source common_placement_settings_icc.tcl
	Loading :		 /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/common_placement_settings_icc.tcl
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
source common_post_cts_timing_settings.tcl
	Loading :		 /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/common_post_cts_timing_settings.tcl
########################################
#    LOAD THE ROUTE AND SI SETTINGS    #
########################################
source common_route_si_settings_zrt_icc.tcl
	Loading :		 /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/common_route_si_settings_zrt_icc.tcl
Information: Existing back annotation will be deleted.   (UID-1006)
Information: Min delta delay is on by default. (SI-140)
SCRIPT-Info : Turning off antenna fixing
1
####Pre route_opt checks
##Check for Ideal Nets
set num_ideal [sizeof_collection [all_ideal_nets]]
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (1000 1304) (724976 723608) is different from CEL Core Area (1000 1000) (724976 724976).
Floorplan loading succeeded.
0
if {$num_ideal >= 1} {echo "SCRIPT-Error-Info: $num_ideal Nets are ideal prior to route_opt. Please investigate."}
##Check for HFNs
set hfn_thres "41 101 501"
41 101 501
foreach thres $hfn_thres {
  set num_hfn [sizeof_collection [all_high_fanout -nets -threshold $thres]]
  echo "SCRIPT-Info: Number of nets with fanout > $thres = $num_hfn"
  if {$thres == 501 && $num_hfn >=1} {
    echo "SCRIPT-Error-Info: $num_hfn Nets with fanout > 500 exist prior to route_opt - Please check if marked ideal - possibly add buffer tree"
  }
}
SCRIPT-Info: Number of nets with fanout > 41 = 0
SCRIPT-Info: Number of nets with fanout > 101 = 0
SCRIPT-Info: Number of nets with fanout > 501 = 0
if {$ICC_DBL_VIA } {

  ########################################
  #           REDUNDANT VIA              #
  ########################################


  ## When running Via insertion in MCMM mode, be aware that it works only from the current_scenario -
  ## You can use [get_dominant scenarios] to get a critical one loaded
  # set_active_scenarios [get_dominant_scenarios]

  ## Setting this option prior to routing, starts the via doubling, without the need for the standalone command
  set_route_zrt_common_options -post_detail_route_redundant_via_insertion medium
}
if { [check_error -verbose] != 0} { echo "SCRIPT-Error, flagging ..." }
########################################
#       ROUTE_OPT CORE COMMAND         #
########################################
## some checks upfront
#check_routeability
report_preferred_routing_direction
 
****************************************
Report : Layers
Design : enc_top
Version: J-2014.09-SP3
Date   : Tue Apr 21 21:59:39 2015
****************************************

Layer Name                   Library             Design              Tool understands
M1                           Horizontal          Horizontal          Horizontal
M2                           Vertical            Vertical            Vertical
M3                           Horizontal          Horizontal          Horizontal
M4                           Vertical            Vertical            Vertical
M5                           Horizontal          Horizontal          Horizontal
M6                           Vertical            Vertical            Vertical
M7                           Horizontal          Horizontal          Horizontal
M8                           Vertical            Vertical            Vertical
M9                           Horizontal          Horizontal          Horizontal
MRDL                         Vertical            Vertical            Vertical

1
## Route first the design
report_tlu_plus_files
 
****************************************
Report : tlu_plus_files
Design : enc_top
Version: J-2014.09-SP3
Date   : Tue Apr 21 21:59:39 2015
****************************************

  Max TLU+ file: /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/tluplus/max.tluplus
  Min TLU+ file: /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/tluplus/min.tluplus
  Tech2ITF mapping file: /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/techfile/tech2itf.map

1
## Optimizing wirelenght and vias . Add the switch : -optimize_wire_via_effort_level to the set_route_zrt_detail_options command.
## Use default low for your runs except when you run double via insertion, use in that case medium effort to reduce the initail amount of vias.
#   set_route_zrt_detail_options -optimize_wire_via_effort_level medium
if {$ICC_DBL_VIA && $ICC_DBL_VIA_FLOW_EFFORT == "HIGH"} {
  set_route_zrt_common_options -concurrent_redundant_via_mode reserve_space
  set_route_zrt_common_options -concurrent_redundant_via_effort_level medium   ;#low is default: low|medium|high
}
route_opt -initial_route_only
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

  Loading design 'enc_top'


Warning: Port 'OEB1' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'clk' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Information: None of the nets in the design are routed. Estimation of all the nets will be performed. (RCEX-203)
Information: Start rc update...
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/tluplus/max.tluplus
TLU+ File = /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/tluplus/min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: End rc update.
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

GART: Updated design time.
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Initial Route             Tue Apr 21 22:00:05 2015

  Beginning initial routing 
  --------------------------

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M5
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   76  Alloctr   77  Proc 1369 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,725.98,725.98)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Tech Data] Total (MB): Used  100  Alloctr  100  Proc 1391 
Net statistics:
Total number of nets     = 65683
Number of nets to route  = 65680
Number of single or zero port nets = 2
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Build All Nets] Stage (MB): Used   19  Alloctr   19  Proc   18 
[End of Build All Nets] Total (MB): Used  119  Alloctr  120  Proc 1410 
Average gCell capacity  3.35	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.31	 on layer (3)	 M3
Average gCell capacity  3.10	 on layer (4)	 M4
Average gCell capacity  1.60	 on layer (5)	 M5
Average gCell capacity  2.75	 on layer (6)	 M6
Average gCell capacity  0.00	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.01	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 1883560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    3  Proc   12 
[End of Build Congestion map] Total (MB): Used  119  Alloctr  124  Proc 1423 
Total stats:
[End of Build Data] Elapsed real time: 0:00:05 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   31  Alloctr   35  Proc   31 
[End of Build Data] Total (MB): Used  119  Alloctr  124  Proc 1423 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc   28 
[End of Blocked Pin Detection] Total (MB): Used  119  Alloctr  124  Proc 1451 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:56 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:56 total=0:00:56
[End of Initial Routing] Stage (MB): Used   45  Alloctr   45  Proc   27 
[End of Initial Routing] Total (MB): Used  165  Alloctr  169  Proc 1479 
Initial. Routing result:
Initial. Both Dirs: Overflow = 808794 Max = 46 GRCs = 230477 (60.90%)
Initial. H routing: Overflow = 640901 Max = 39 (GRCs =  1) GRCs = 170389 (90.05%)
Initial. V routing: Overflow = 167893 Max = 46 (GRCs =  2) GRCs =  60088 (31.75%)
Initial. M1         Overflow =     13 Max =  1 (GRCs =  4) GRCs =     22 (0.01%)
Initial. M2         Overflow = 135937 Max = 27 (GRCs =  3) GRCs =  58350 (30.84%)
Initial. M3         Overflow = 631874 Max = 39 (GRCs =  1) GRCs = 169537 (89.60%)
Initial. M4         Overflow =  31955 Max = 46 (GRCs =  2) GRCs =   1738 (0.92%)
Initial. M5         Overflow =   9014 Max = 19 (GRCs = 31) GRCs =    830 (0.44%)
Initial. M6         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
Initial. M7         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
Initial. M8         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
Initial. M9         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
Initial. MRDL       Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.44 0.01 0.00 0.00 0.10 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
M2       1.47 2.30 3.90 6.13 6.55 8.83 9.47 10.3 10.2 6.37 13.6 4.61 4.85 11.3
M3       0.11 0.32 0.00 0.69 0.00 0.36 1.57 0.00 3.46 0.00 7.29 3.88 8.39 73.9
M4       82.7 10.3 1.22 2.97 0.00 1.27 0.24 0.01 0.01 0.00 0.26 0.01 0.01 0.90
M5       99.4 0.00 0.00 0.11 0.00 0.02 0.01 0.00 0.00 0.00 0.02 0.00 0.01 0.43
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    64.8 2.18 0.83 1.61 1.06 1.72 1.83 1.68 2.22 1.03 3.44 1.38 2.15 14.0


Initial. Total Wire Length = 4490111.94
Initial. Layer M1 wire length = 1855.78
Initial. Layer M2 wire length = 1950522.14
Initial. Layer M3 wire length = 2434641.22
Initial. Layer M4 wire length = 85880.26
Initial. Layer M5 wire length = 17212.54
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 569400
Initial. Via VIA12SQ_C count = 231717
Initial. Via VIA23SQ_C count = 294815
Initial. Via VIA34SQ_C count = 42550
Initial. Via VIA45SQ_C count = 318
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:01:02 Elapsed real time: 0:01:02
20% of nets complete Elapsed cpu time: 0:01:24 Elapsed real time: 0:01:24
30% of nets complete Elapsed cpu time: 0:01:46 Elapsed real time: 0:01:46
40% of nets complete Elapsed cpu time: 0:02:07 Elapsed real time: 0:02:07
50% of nets complete Elapsed cpu time: 0:02:27 Elapsed real time: 0:02:27
60% of nets complete Elapsed cpu time: 0:02:43 Elapsed real time: 0:02:44
70% of nets complete Elapsed cpu time: 0:02:51 Elapsed real time: 0:02:51
80% of nets complete Elapsed cpu time: 0:03:03 Elapsed real time: 0:03:03
90% of nets complete Elapsed cpu time: 0:03:03 Elapsed real time: 0:03:03
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:03:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:03:03 total=0:03:03
[End of Phase1 Routing] Stage (MB): Used    7  Alloctr    8  Proc   26 
[End of Phase1 Routing] Total (MB): Used  172  Alloctr  178  Proc 1505 
phase1. Routing result:
phase1. Both Dirs: Overflow = 637349 Max = 14 GRCs = 237851 (62.85%)
phase1. H routing: Overflow = 490229 Max = 14 (GRCs =  1) GRCs = 167904 (88.73%)
phase1. V routing: Overflow = 147120 Max = 11 (GRCs = 17) GRCs =  69947 (36.96%)
phase1. M1         Overflow =    583 Max =  5 (GRCs =  1) GRCs =    844 (0.45%)
phase1. M2         Overflow = 142947 Max = 11 (GRCs =  1) GRCs =  68572 (36.24%)
phase1. M3         Overflow = 489396 Max = 14 (GRCs =  1) GRCs = 166836 (88.17%)
phase1. M4         Overflow =   4172 Max = 11 (GRCs = 16) GRCs =   1375 (0.73%)
phase1. M5         Overflow =    249 Max =  2 (GRCs = 25) GRCs =    224 (0.12%)
phase1. M6         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase1. M7         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase1. M8         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase1. M9         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase1. MRDL       Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       85.7 6.49 1.32 0.50 0.01 4.81 0.05 0.03 0.02 0.00 0.86 0.00 0.00 0.16
M2       1.06 1.78 3.34 5.36 5.72 7.35 8.11 9.07 10.0 7.23 17.0 5.74 5.85 12.2
M3       0.20 0.44 0.00 0.77 0.00 0.40 1.57 0.00 3.58 0.00 9.30 5.09 11.2 67.3
M4       82.7 10.2 1.18 2.81 0.01 1.47 0.27 0.03 0.03 0.00 0.43 0.01 0.00 0.71
M5       99.4 0.00 0.04 0.08 0.00 0.04 0.00 0.00 0.00 0.00 0.28 0.00 0.00 0.12
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    62.5 3.08 0.95 1.55 0.93 2.28 1.62 1.48 2.22 1.17 4.53 1.76 2.78 13.0


phase1. Total Wire Length = 4402451.21
phase1. Layer M1 wire length = 37346.39
phase1. Layer M2 wire length = 2077240.82
phase1. Layer M3 wire length = 2243463.48
phase1. Layer M4 wire length = 42353.01
phase1. Layer M5 wire length = 2047.51
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 549542
phase1. Via VIA12SQ_C count = 251643
phase1. Via VIA23SQ_C count = 262993
phase1. Via VIA34SQ_C count = 34706
phase1. Via VIA45SQ_C count = 200
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:01:34 Elapsed real time: 0:01:34
20% of nets complete Elapsed cpu time: 0:04:00 Elapsed real time: 0:04:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:04:19 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:04:19 total=0:04:19
[End of Phase2 Routing] Stage (MB): Used    2  Alloctr    2  Proc   16 
[End of Phase2 Routing] Total (MB): Used  174  Alloctr  181  Proc 1522 
phase2. Routing result:
phase2. Both Dirs: Overflow = 572115 Max = 12 GRCs = 240973 (63.67%)
phase2. H routing: Overflow = 391881 Max = 12 (GRCs =  4) GRCs = 161577 (85.39%)
phase2. V routing: Overflow = 180233 Max = 11 (GRCs =  1) GRCs =  79396 (41.96%)
phase2. M1         Overflow =   4676 Max = 12 (GRCs =  4) GRCs =   3231 (1.71%)
phase2. M2         Overflow = 177742 Max = 11 (GRCs =  1) GRCs =  78270 (41.36%)
phase2. M3         Overflow = 387155 Max = 11 (GRCs =  1) GRCs = 158296 (83.65%)
phase2. M4         Overflow =   2491 Max =  8 (GRCs =  7) GRCs =   1126 (0.60%)
phase2. M5         Overflow =     50 Max =  1 (GRCs = 50) GRCs =     50 (0.03%)
phase2. M6         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase2. M7         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase2. M8         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase2. M9         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase2. MRDL       Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       67.0 8.53 4.39 2.81 0.02 9.07 0.89 0.45 0.31 0.01 4.99 0.13 0.08 1.24
M2       0.67 1.24 2.55 4.61 5.33 6.52 6.86 7.27 7.90 6.18 19.2 8.20 8.71 14.7
M3       0.20 0.46 0.00 0.79 0.00 0.35 1.41 0.01 2.86 0.00 9.91 7.06 15.7 61.2
M4       75.5 13.9 1.47 4.81 0.02 2.18 0.58 0.03 0.05 0.00 0.76 0.00 0.00 0.60
M5       95.7 0.00 0.04 3.15 0.00 0.53 0.18 0.00 0.00 0.00 0.37 0.00 0.00 0.03
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    57.8 3.91 1.37 2.62 0.87 3.02 1.60 1.25 1.80 1.00 5.70 2.49 3.97 12.5


phase2. Total Wire Length = 4513936.98
phase2. Layer M1 wire length = 141827.39
phase2. Layer M2 wire length = 2242980.02
phase2. Layer M3 wire length = 2067699.05
phase2. Layer M4 wire length = 52773.43
phase2. Layer M5 wire length = 8657.09
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 612906
phase2. Via VIA12SQ_C count = 303954
phase2. Via VIA23SQ_C count = 253589
phase2. Via VIA34SQ_C count = 48452
phase2. Via VIA45SQ_C count = 6911
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:01:28 Elapsed real time: 0:01:28
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:02:50 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:02:49 total=0:02:49
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  174  Alloctr  181  Proc 1522 
phase3. Routing result:
phase3. Both Dirs: Overflow = 550300 Max = 11 GRCs = 240372 (63.51%)
phase3. H routing: Overflow = 366189 Max = 11 (GRCs =  1) GRCs = 158680 (83.86%)
phase3. V routing: Overflow = 184111 Max = 10 (GRCs =  7) GRCs =  81692 (43.17%)
phase3. M1         Overflow =   5222 Max = 11 (GRCs =  1) GRCs =   3827 (2.02%)
phase3. M2         Overflow = 182058 Max = 10 (GRCs =  7) GRCs =  80678 (42.64%)
phase3. M3         Overflow = 360925 Max =  9 (GRCs =  2) GRCs = 154811 (81.81%)
phase3. M4         Overflow =   2053 Max =  8 (GRCs =  4) GRCs =   1014 (0.54%)
phase3. M5         Overflow =     42 Max =  1 (GRCs = 42) GRCs =     42 (0.02%)
phase3. M6         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase3. M7         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase3. M8         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase3. M9         Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)
phase3. MRDL       Overflow =      0 Max =  0 (GRCs =  0) GRCs =      0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       62.6 8.07 4.72 3.48 0.02 10.1 1.31 0.67 0.50 0.02 6.64 0.18 0.11 1.47
M2       0.59 1.08 2.40 4.34 5.17 6.36 6.75 7.26 7.72 6.08 19.4 8.64 9.10 15.0
M3       0.20 0.45 0.01 0.78 0.00 0.36 1.42 0.00 3.28 0.00 11.3 7.47 17.0 57.7
M4       75.4 14.0 1.47 4.83 0.04 2.21 0.52 0.03 0.04 0.00 0.80 0.00 0.00 0.54
M5       95.9 0.00 0.04 2.98 0.00 0.49 0.16 0.00 0.00 0.00 0.38 0.00 0.00 0.02
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    57.3 3.80 1.39 2.64 0.84 3.15 1.63 1.28 1.86 0.98 6.20 2.62 4.22 12.0


phase3. Total Wire Length = 4525088.01
phase3. Layer M1 wire length = 174198.42
phase3. Layer M2 wire length = 2266689.38
phase3. Layer M3 wire length = 2023780.30
phase3. Layer M4 wire length = 52162.87
phase3. Layer M5 wire length = 8257.04
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 624499
phase3. Via VIA12SQ_C count = 319924
phase3. Via VIA23SQ_C count = 249946
phase3. Via VIA34SQ_C count = 48135
phase3. Via VIA45SQ_C count = 6494
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:11:21 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:11:20 total=0:11:21
[End of Whole Chip Routing] Stage (MB): Used   86  Alloctr   92  Proc  131 
[End of Whole Chip Routing] Total (MB): Used  174  Alloctr  181  Proc 1522 

Congestion utilization per direction:
Average vertical track utilization   = 56.68 %
Peak    vertical track utilization   = 177.78 %
Average horizontal track utilization = 77.33 %
Peak    horizontal track utilization = 280.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -11  Alloctr  -12  Proc    0 
[GR: Done] Total (MB): Used  172  Alloctr  176  Proc 1522 
GR Total stats:
[GR: Done] Elapsed real time: 0:11:23 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:11:22 total=0:11:22
[GR: Done] Stage (MB): Used   95  Alloctr   99  Proc  153 
[GR: Done] Total (MB): Used  172  Alloctr  176  Proc 1522 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:11:28 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:11:27 total=0:11:28
[End of Global Routing] Stage (MB): Used   61  Alloctr   62  Proc  153 
[End of Global Routing] Total (MB): Used  138  Alloctr  139  Proc 1522 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:02 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Read routes] Stage (MB): Used   23  Alloctr   24  Proc    0 
[Track Assign: Read routes] Total (MB): Used  162  Alloctr  163  Proc 1522 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 791506 of 866252


[Track Assign: Iteration 0] Elapsed real time: 0:00:31 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[Track Assign: Iteration 0] Stage (MB): Used   23  Alloctr   30  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used  162  Alloctr  170  Proc 1530 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      

Information: Interrupting current command. (INT-2)
Information: One more interrupt will exit process. (INT-3)
Routed partition 9/11      
Information: Process terminated by interrupt. (INT-4)
