{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700123051574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700123051577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:24:11 2023 " "Processing started: Thu Nov 16 11:24:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700123051577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123051577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab -c lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab -c lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123051577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700123051881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_2s " "Found entity 1: lab_2s" {  } { { "lab_2s.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/lab_2s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700123060449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123060449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_rg " "Found entity 1: rst_rg" {  } { { "rst_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/rst_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700123060449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123060449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2ss.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2ss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2ss " "Found entity 1: b2ss" {  } { { "b2ss.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/b2ss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700123060457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123060457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file cnt_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "cnt_div.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/cnt_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700123060457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123060457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_cntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss_cntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_cntr " "Found entity 1: ss_cntr" {  } { { "ss_cntr.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/ss_cntr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700123060457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123060457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_rg " "Found entity 1: d_rg" {  } { { "d_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/d_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700123060457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123060457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_rg " "Found entity 1: dig_rg" {  } { { "dig_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/dig_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700123060457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123060457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_rg " "Found entity 1: ss_rg" {  } { { "ss_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/ss_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700123060457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123060457 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1700123060465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700123060465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123060465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700123060465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123060465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_2s " "Elaborating entity \"lab_2s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700123060489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_cntr ss_cntr:ss_cntr " "Elaborating entity \"ss_cntr\" for hierarchy \"ss_cntr:ss_cntr\"" {  } { { "lab_2s.sv" "ss_cntr" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/lab_2s.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700123060510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_rg ss_cntr:ss_cntr\|rst_rg:rst_rg " "Elaborating entity \"rst_rg\" for hierarchy \"ss_cntr:ss_cntr\|rst_rg:rst_rg\"" {  } { { "ss_cntr.sv" "rst_rg" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/ss_cntr.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700123060513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div ss_cntr:ss_cntr\|cnt_div:cnt_div " "Elaborating entity \"cnt_div\" for hierarchy \"ss_cntr:ss_cntr\|cnt_div:cnt_div\"" {  } { { "ss_cntr.sv" "cnt_div" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/ss_cntr.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700123060513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_rg ss_cntr:ss_cntr\|d_rg:d_rg " "Elaborating entity \"d_rg\" for hierarchy \"ss_cntr:ss_cntr\|d_rg:d_rg\"" {  } { { "ss_cntr.sv" "d_rg" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/ss_cntr.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700123060521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM ss_cntr:ss_cntr\|FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"ss_cntr:ss_cntr\|FSM:FSM\"" {  } { { "ss_cntr.sv" "FSM" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/ss_cntr.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700123060529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ss_cntr:ss_cntr\|MUX:MUX2 " "Elaborating entity \"MUX\" for hierarchy \"ss_cntr:ss_cntr\|MUX:MUX2\"" {  } { { "ss_cntr.sv" "MUX2" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/ss_cntr.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700123060529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2ss ss_cntr:ss_cntr\|b2ss:b2ss " "Elaborating entity \"b2ss\" for hierarchy \"ss_cntr:ss_cntr\|b2ss:b2ss\"" {  } { { "ss_cntr.sv" "b2ss" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/ss_cntr.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700123060529 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.data_a 0 b2ss.sv(7) " "Net \"ss_arr.data_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700123060534 "|lab_2s|ss_cntr:ss_cntr|b2ss:b2ss"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.waddr_a 0 b2ss.sv(7) " "Net \"ss_arr.waddr_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700123060534 "|lab_2s|ss_cntr:ss_cntr|b2ss:b2ss"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.we_a 0 b2ss.sv(7) " "Net \"ss_arr.we_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700123060534 "|lab_2s|ss_cntr:ss_cntr|b2ss:b2ss"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_rg ss_cntr:ss_cntr\|ss_rg:ss_rg " "Elaborating entity \"ss_rg\" for hierarchy \"ss_cntr:ss_cntr\|ss_rg:ss_rg\"" {  } { { "ss_cntr.sv" "ss_rg" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/ss_cntr.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700123060534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_rg ss_cntr:ss_cntr\|dig_rg:dig_rg " "Elaborating entity \"dig_rg\" for hierarchy \"ss_cntr:ss_cntr\|dig_rg:dig_rg\"" {  } { { "ss_cntr.sv" "dig_rg" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/ss_cntr.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700123060534 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1700123060682 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700123060682 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:ss_cntr\|b2ss:b2ss\|ss_arr " "RAM logic \"ss_cntr:ss_cntr\|b2ss:b2ss\|ss_arr\" is uninferred due to inappropriate RAM size" {  } { { "b2ss.sv" "ss_arr" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_2s/b2ss.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1700123060714 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700123060714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700123060947 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700123061183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700123061366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700123061366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700123061390 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700123061390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700123061390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700123061390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700123061406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:24:21 2023 " "Processing ended: Thu Nov 16 11:24:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700123061406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700123061406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700123061406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700123061406 ""}
