Design Assistant report for Project
Tue Mar 07 03:51:35 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. High Violations
  5. Information only Violations
  6. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Tue Mar 07 03:51:35 2017 ;
; Revision Name                     ; Project                             ;
; Top-level Entity Name             ; Project                             ;
; Family                            ; Cyclone V                           ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 23                                  ;
; - Rule A108                       ; 23                                  ;
; Total Medium Violations           ; 0                                   ;
; Total Information only Violations ; 76                                  ;
; - Rule T101                       ; 26                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                                                                                                                                                                                                                                                                                      ; Setting      ; To ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                                                                                                                                                                                                                                                                       ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                                                                                                                                                               ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                                                                                                                                                           ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                                                                                                                                                              ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                                                                                                                                                           ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                                                                                                                                                        ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                                                                                                                                                                                                                                                                               ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                                                                                                                                                                 ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                                                                                                                                                          ; On           ;    ;
; Rule C105: Clock signal should be a global signal (You set a Design Assistant configuration rule to check for clocks with a certain number of fanouts. You specified a reporting threshold of <number> fanouts. The following clocks all contain more than <number> fanouts. You can either adjust the reporting threshold in the Design Assistant Settings page, or change the following clock signals to global signals.) ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                                                                                                                                                                ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                                                                                                                                                                ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                                                                                                                                                       ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                                                                                                                                                                                                                                                                           ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                                                                                                                                                                                                                                                                         ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                                                                                                                                                                                   ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                                                                                                                                                            ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                                                                                                                                                                    ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                                                                                                                                                                    ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                                                                                                                                                                  ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                                                                                                                                                           ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                                                                                                                                                                ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                                                                                                                                                                  ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                                                                                                                                                                ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                                                                                                                                                             ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                                                                                                                                                                ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                                                                                                                                                                    ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                                                                                                       ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                                                                                                                                                                                                                                                                                     ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                                                                                                                                                                                       ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                                                                                                                                                               ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                                                                                                                                                        ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                                                                                                                                                                     ; On           ;    ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                                                                                                                                                               ; Off          ;    ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                                                                                                                                                          ; Off          ;    ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                                                                                                                                                            ; Off          ;    ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                                                                                                                                                                ; Off          ;    ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                                                                                                                                                               ; Off          ;    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+-------------------------------------------------------------------------+
; High Violations                                                         ;
+---------------------------------------------------------+---------------+
; Rule name                                               ; Name          ;
+---------------------------------------------------------+---------------+
; Rule A108: Design should not contain latches - Latch 1  ;               ;
;  Latch 1                                                ; HEXout[2]~5   ;
; Rule A108: Design should not contain latches - Latch 2  ;               ;
;  Latch 2                                                ; HEXout[0]~13  ;
; Rule A108: Design should not contain latches - Latch 3  ;               ;
;  Latch 3                                                ; HEXout[3]~9   ;
; Rule A108: Design should not contain latches - Latch 4  ;               ;
;  Latch 4                                                ; HEXout[4]~17  ;
; Rule A108: Design should not contain latches - Latch 5  ;               ;
;  Latch 5                                                ; HEXout[5]~21  ;
; Rule A108: Design should not contain latches - Latch 6  ;               ;
;  Latch 6                                                ; HEXout[6]~25  ;
; Rule A108: Design should not contain latches - Latch 7  ;               ;
;  Latch 7                                                ; HEXout[7]~29  ;
; Rule A108: Design should not contain latches - Latch 8  ;               ;
;  Latch 8                                                ; HEXout[10]~41 ;
; Rule A108: Design should not contain latches - Latch 9  ;               ;
;  Latch 9                                                ; HEXout[11]~45 ;
; Rule A108: Design should not contain latches - Latch 10 ;               ;
;  Latch 10                                               ; HEXout[9]~37  ;
; Rule A108: Design should not contain latches - Latch 11 ;               ;
;  Latch 11                                               ; HEXout[8]~33  ;
; Rule A108: Design should not contain latches - Latch 12 ;               ;
;  Latch 12                                               ; HEXout[12]~49 ;
; Rule A108: Design should not contain latches - Latch 13 ;               ;
;  Latch 13                                               ; HEXout[13]~53 ;
; Rule A108: Design should not contain latches - Latch 14 ;               ;
;  Latch 14                                               ; HEXout[15]~61 ;
; Rule A108: Design should not contain latches - Latch 15 ;               ;
;  Latch 15                                               ; HEXout[14]~57 ;
; Rule A108: Design should not contain latches - Latch 16 ;               ;
;  Latch 16                                               ; HEXout[18]~69 ;
; Rule A108: Design should not contain latches - Latch 17 ;               ;
;  Latch 17                                               ; HEXout[17]~73 ;
; Rule A108: Design should not contain latches - Latch 18 ;               ;
;  Latch 18                                               ; HEXout[19]~65 ;
; Rule A108: Design should not contain latches - Latch 19 ;               ;
;  Latch 19                                               ; HEXout[20]~77 ;
; Rule A108: Design should not contain latches - Latch 20 ;               ;
;  Latch 20                                               ; HEXout[23]~89 ;
; Rule A108: Design should not contain latches - Latch 21 ;               ;
;  Latch 21                                               ; HEXout[21]~81 ;
; Rule A108: Design should not contain latches - Latch 22 ;               ;
;  Latch 22                                               ; HEXout[22]~85 ;
; Rule A108: Design should not contain latches - Latch 23 ;               ;
;  Latch 23                                               ; HEXout[1]~1   ;
+---------------------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                             ;
+------------------------------------------------------------------+----------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                       ; Fan-Out ;
+------------------------------------------------------------------+----------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ; 168     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WideOr18~0                                                                 ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; B[4]                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; B[3]                                                                       ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Selector53~0                                                               ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Decoder6~0                                                                 ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IR[26]                                                                     ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; PC[5]                                                                      ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IR[21]                                                                     ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; PC[6]~DUPLICATE                                                            ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; PC[9]                                                                      ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Selector48~2                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; PC[8]                                                                      ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; B[1]                                                                       ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IR[18]                                                                     ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; PC[2]                                                                      ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; B[2]                                                                       ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; B[0]                                                                       ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; PC[4]~DUPLICATE                                                            ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; PC[3]~DUPLICATE                                                            ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; PC[7]                                                                      ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Selector45~1                                                               ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; A[31]~DUPLICATE                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; IR[27]                                                                     ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Selector45~0                                                               ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Selector55~0                                                               ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ; 168     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IR[21]                                                                     ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PC[5]                                                                      ; 76      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; B[0]                                                                       ; 73      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; B[1]                                                                       ; 73      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PC[4]~DUPLICATE                                                            ; 73      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PC[8]                                                                      ; 71      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PC[9]                                                                      ; 68      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; B[2]                                                                       ; 68      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IR[18]                                                                     ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; B[3]                                                                       ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PC[6]~DUPLICATE                                                            ; 59      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PC[3]~DUPLICATE                                                            ; 56      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Selector53~0                                                               ; 54      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WideOr18~0                                                                 ; 54      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PC[2]                                                                      ; 50      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IR[27]                                                                     ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IR[26]                                                                     ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Selector55~0                                                               ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Decoder6~0                                                                 ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PC[7]                                                                      ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; B[4]                                                                       ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[31]~DUPLICATE                                                            ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Selector48~2                                                               ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Selector45~0                                                               ; 31      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Selector45~1                                                               ; 31      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Selector21~1                                                               ; 30      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ShiftLeft0~6                                                               ; 28      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IR[31]~DUPLICATE                                                           ; 27      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Selector21~0                                                               ; 26      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; imem~2                                                                     ; 22      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IR[22]                                                                     ; 18      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; state[1]                                                                   ; 17      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IR[30]                                                                     ; 17      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IR[20]                                                                     ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; IR[28]                                                                     ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[8]                                                                       ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[29]                                                                      ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; state[2]                                                                   ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[12]                                                                      ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; state[3]                                                                   ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[25]                                                                      ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[20]                                                                      ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[26]                                                                      ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[9]                                                                       ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[28]                                                                      ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[16]                                                                      ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[10]~DUPLICATE                                                            ; 14      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; A[11]~DUPLICATE                                                            ; 14      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LdPC~0                                                                     ; 14      ;
+------------------------------------------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Tue Mar 07 03:51:34 2017
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project
Warning (335093): TimeQuest Timing Analyzer is analyzing 23 combinational loops as latches.
Info (332104): Reading SDC File: 'Project.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name {myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 6 -duty_cycle 50.00 -name {myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (308055): (High) Rule A108: Design should not contain latches. Found 23 latch(es) related to this rule.
    Critical Warning (308012): Node  "HEXout[2]~5"
    Critical Warning (308012): Node  "HEXout[0]~13"
    Critical Warning (308012): Node  "HEXout[3]~9"
    Critical Warning (308012): Node  "HEXout[4]~17"
    Critical Warning (308012): Node  "HEXout[5]~21"
    Critical Warning (308012): Node  "HEXout[6]~25"
    Critical Warning (308012): Node  "HEXout[7]~29"
    Critical Warning (308012): Node  "HEXout[10]~41"
    Critical Warning (308012): Node  "HEXout[11]~45"
    Critical Warning (308012): Node  "HEXout[9]~37"
    Critical Warning (308012): Node  "HEXout[8]~33"
    Critical Warning (308012): Node  "HEXout[12]~49"
    Critical Warning (308012): Node  "HEXout[13]~53"
    Critical Warning (308012): Node  "HEXout[15]~61"
    Critical Warning (308012): Node  "HEXout[14]~57"
    Critical Warning (308012): Node  "HEXout[18]~69"
    Critical Warning (308012): Node  "HEXout[17]~73"
    Critical Warning (308012): Node  "HEXout[19]~65"
    Critical Warning (308012): Node  "HEXout[20]~77"
    Critical Warning (308012): Node  "HEXout[23]~89"
    Critical Warning (308012): Node  "HEXout[21]~81"
    Critical Warning (308012): Node  "HEXout[22]~85"
    Critical Warning (308012): Node  "HEXout[1]~1"
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 26 node(s) with highest fan-out.
    Info (308011): Node  "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0"
    Info (308011): Node  "WideOr18~0"
    Info (308011): Node  "B[4]"
    Info (308011): Node  "B[3]"
    Info (308011): Node  "Selector53~0"
    Info (308011): Node  "Decoder6~0"
    Info (308011): Node  "IR[26]"
    Info (308011): Node  "PC[5]"
    Info (308011): Node  "IR[21]"
    Info (308011): Node  "PC[6]~DUPLICATE"
    Info (308011): Node  "PC[9]"
    Info (308011): Node  "Selector48~2"
    Info (308011): Node  "PC[8]"
    Info (308011): Node  "B[1]"
    Info (308011): Node  "IR[18]"
    Info (308011): Node  "PC[2]"
    Info (308011): Node  "B[2]"
    Info (308011): Node  "B[0]"
    Info (308011): Node  "PC[4]~DUPLICATE"
    Info (308011): Node  "PC[3]~DUPLICATE"
    Info (308011): Node  "PC[7]"
    Info (308011): Node  "Selector45~1"
    Info (308011): Node  "A[31]~DUPLICATE"
    Info (308011): Node  "IR[27]"
    Info (308011): Node  "Selector45~0"
    Info (308011): Node  "Selector55~0"
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0"
    Info (308011): Node  "IR[21]"
    Info (308011): Node  "PC[5]"
    Info (308011): Node  "B[0]"
    Info (308011): Node  "B[1]"
    Info (308011): Node  "PC[4]~DUPLICATE"
    Info (308011): Node  "PC[8]"
    Info (308011): Node  "PC[9]"
    Info (308011): Node  "B[2]"
    Info (308011): Node  "IR[18]"
    Info (308011): Node  "B[3]"
    Info (308011): Node  "PC[6]~DUPLICATE"
    Info (308011): Node  "PC[3]~DUPLICATE"
    Info (308011): Node  "Selector53~0"
    Info (308011): Node  "WideOr18~0"
    Info (308011): Node  "PC[2]"
    Info (308011): Node  "IR[27]"
    Info (308011): Node  "IR[26]"
    Info (308011): Node  "Selector55~0"
    Info (308011): Node  "Decoder6~0"
    Info (308011): Node  "PC[7]"
    Info (308011): Node  "B[4]"
    Info (308011): Node  "A[31]~DUPLICATE"
    Info (308011): Node  "Selector48~2"
    Info (308011): Node  "Selector45~0"
    Info (308011): Node  "Selector45~1"
    Info (308011): Node  "Selector21~1"
    Info (308011): Node  "ShiftLeft0~6"
    Info (308011): Node  "IR[31]~DUPLICATE"
    Info (308011): Node  "Selector21~0"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 76 information messages and 23 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 553 megabytes
    Info: Processing ended: Tue Mar 07 03:51:35 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


