# Processor_Design
Designed and Built a fully functioning single and pipelined processors in Verilog

## Assembler
- Generate mif file using assembly file as an input file.
- python Assembler.py < input Assembly file > < Name of Ouput File >

## Single Processor
- 




