<dec f='llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h' l='70' type='void llvm::RegisterClassInfo::compute(const llvm::TargetRegisterClass * RC) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h' l='76' u='c' c='_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h' l='69'>// Compute all information about RC.</doc>
<def f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='90' ll='162' type='void llvm::RegisterClassInfo::compute(const llvm::TargetRegisterClass * RC) const'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='187' u='c' c='_ZNK4llvm17RegisterClassInfo16computePSetLimitEj'/>
<doc f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='87'>/// compute - Compute the preferred allocation order for RC with reserved
/// registers filtered out. Volatile registers come first followed by CSR
/// aliases ordered according to the CSR order specified by the target.</doc>
