

================================================================
== Synthesis Summary Report of 'division_hls'
================================================================
+ General Information: 
    * Date:           Mon Oct 23 11:05:08 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls_divisor
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+
    |     Modules    | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |          |     |
    |     & Loops    | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ division_hls  |     -|  2.67|       15|  150.000|         -|       16|     -|        no|     -|   -|  16 (~0%)|  81 (~0%)|    -|
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 32       |
| b         | ap_none | 32       |
| c         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| a        | in        | float const  |
| b        | in        | float const  |
| c        | out       | float*       |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| c        | c            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+----------+------+--------+---------+
| Name                               | DSP | Pragma | Variable | Op   | Impl   | Latency |
+------------------------------------+-----+--------+----------+------+--------+---------+
| + division_hls                     | 0   |        |          |      |        |         |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U1 | -   |        | div      | fdiv | fabric | 15      |
+------------------------------------+-----+--------+----------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+------------------------------------------------+
| Type      | Options                       | Location                                       |
+-----------+-------------------------------+------------------------------------------------+
| interface | mode=ap_ctrl_none port=return | hls_divisor/main.cpp:5 in division_hls, return |
| interface | mode=ap_none port=c           | hls_divisor/main.cpp:6 in division_hls, c      |
| interface | mode=ap_none port=b           | hls_divisor/main.cpp:7 in division_hls, b      |
| interface | mode=ap_none port=a           | hls_divisor/main.cpp:8 in division_hls, a      |
+-----------+-------------------------------+------------------------------------------------+


