// Seed: 3190954528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_12 = id_11 ? id_10 : id_1 == id_3;
  assign id_2  = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input tri id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wor id_11,
    output tri1 id_12,
    output supply1 id_13,
    input wand id_14,
    output tri1 id_15
);
  wire id_17;
  module_0(
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
