{
	"id": 74171823,
	"body": "SGTM. The convenience of 7g's ZR register is significant.\nOn 13 Feb 2015 05:29, \"Josh Bleecher Snyder\" \u003cnotifications@github.com\u003e\nwrote:\n\n\u003e Once cl 2606 goes in, all architectures will use a zero register in\n\u003e componentgen. However, 7g and 9g have a dedicated zero register; use it\n\u003e instead of zeroing a temp.\n\u003e\n\u003e I'll do this once the compiler is in Go.\n\u003e\n\u003e /cc @4ad \u003chttps://github.com/4ad\u003e as fyi\n\u003e\n\u003e â€”\n\u003e Reply to this email directly or view it on GitHub\n\u003e \u003chttps://github.com/golang/go/issues/9855\u003e.\n\u003e\n",
	"user": {
		"login": "davecheney",
		"id": 7171,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2015-02-12T22:57:09Z",
	"updated_at": "2015-02-12T22:57:09Z"
}
