Timing Analyzer report for rzfpga_pc
Mon Apr 18 19:21:59 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50'
 13. Slow 1200mV 85C Model Setup: 'clock_divider:wrapper|clk_25'
 14. Slow 1200mV 85C Model Hold: 'clock_divider:wrapper|clk_25'
 15. Slow 1200mV 85C Model Hold: 'clk50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk50'
 24. Slow 1200mV 0C Model Setup: 'clock_divider:wrapper|clk_25'
 25. Slow 1200mV 0C Model Hold: 'clock_divider:wrapper|clk_25'
 26. Slow 1200mV 0C Model Hold: 'clk50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk50'
 34. Fast 1200mV 0C Model Setup: 'clock_divider:wrapper|clk_25'
 35. Fast 1200mV 0C Model Hold: 'clock_divider:wrapper|clk_25'
 36. Fast 1200mV 0C Model Hold: 'clk50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; rzfpga_pc                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-4         ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; clk50                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 }                        ;
; clock_divider:wrapper|clk_25 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:wrapper|clk_25 } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                 ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 197.82 MHz ; 197.82 MHz      ; clk50                        ;      ;
; 322.37 MHz ; 322.37 MHz      ; clock_divider:wrapper|clk_25 ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                   ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -4.055 ; -70.319       ;
; clock_divider:wrapper|clk_25 ; -2.102 ; -39.708       ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                   ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_divider:wrapper|clk_25 ; 0.744 ; 0.000         ;
; clk50                        ; 0.759 ; 0.000         ;
+------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -3.000 ; -52.071       ;
; clock_divider:wrapper|clk_25 ; -1.487 ; -38.662       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.055 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.972      ;
; -3.978 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.898      ;
; -3.885 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.805      ;
; -3.865 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.782      ;
; -3.859 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.776      ;
; -3.853 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.770      ;
; -3.838 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.758      ;
; -3.827 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.747      ;
; -3.822 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.742      ;
; -3.806 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.723      ;
; -3.764 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.684      ;
; -3.757 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.677      ;
; -3.739 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.656      ;
; -3.729 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.646      ;
; -3.692 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.609      ;
; -3.669 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.586      ;
; -3.645 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.565      ;
; -3.626 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.543      ;
; -3.585 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.502      ;
; -3.571 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.488      ;
; -3.541 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.461      ;
; -3.515 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.432      ;
; -3.511 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.431      ;
; -3.488 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.408      ;
; -3.480 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.400      ;
; -3.462 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.382      ;
; -3.462 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.379      ;
; -3.424 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.344      ;
; -3.390 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.310      ;
; -3.347 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.264      ;
; -3.205 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.084     ; 4.122      ;
; -3.166 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.086      ;
; -3.118 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 4.041      ;
; -3.086 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 4.009      ;
; -3.056 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.979      ;
; -2.988 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.911      ;
; -2.973 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.896      ;
; -2.972 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.895      ;
; -2.940 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.863      ;
; -2.938 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.861      ;
; -2.910 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.833      ;
; -2.908 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.831      ;
; -2.876 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.085     ; 3.792      ;
; -2.843 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.766      ;
; -2.842 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.765      ;
; -2.827 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.750      ;
; -2.827 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.750      ;
; -2.826 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.749      ;
; -2.798 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.082     ; 3.717      ;
; -2.794 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.717      ;
; -2.793 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.716      ;
; -2.792 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.715      ;
; -2.764 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.687      ;
; -2.763 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.686      ;
; -2.762 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.685      ;
; -2.705 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.082     ; 3.624      ;
; -2.698 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.621      ;
; -2.697 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.620      ;
; -2.696 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.619      ;
; -2.686 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.085     ; 3.602      ;
; -2.681 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.604      ;
; -2.681 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.604      ;
; -2.680 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.603      ;
; -2.680 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.085     ; 3.596      ;
; -2.679 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.602      ;
; -2.674 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.085     ; 3.590      ;
; -2.658 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.082     ; 3.577      ;
; -2.651 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.574      ;
; -2.648 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.571      ;
; -2.647 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.570      ;
; -2.647 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.082     ; 3.566      ;
; -2.646 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.569      ;
; -2.642 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.082     ; 3.561      ;
; -2.627 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.085     ; 3.543      ;
; -2.621 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.544      ;
; -2.618 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.541      ;
; -2.617 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.540      ;
; -2.616 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.539      ;
; -2.584 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.082     ; 3.503      ;
; -2.577 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.082     ; 3.496      ;
; -2.560 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.483      ;
; -2.560 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.085     ; 3.476      ;
; -2.552 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.475      ;
; -2.551 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.474      ;
; -2.550 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.085     ; 3.466      ;
; -2.550 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.473      ;
; -2.536 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.459      ;
; -2.535 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.458      ;
; -2.535 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.458      ;
; -2.534 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.457      ;
; -2.533 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.456      ;
; -2.505 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.428      ;
; -2.504 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.427      ;
; -2.502 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.425      ;
; -2.501 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.424      ;
; -2.500 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.423      ;
; -2.495 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.085     ; 3.411      ;
; -2.490 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.085     ; 3.406      ;
; -2.475 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.398      ;
; -2.474 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.078     ; 3.397      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:wrapper|clk_25'                                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.102 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 3.003      ;
; -2.054 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.955      ;
; -1.956 ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.857      ;
; -1.906 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.807      ;
; -1.898 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.079     ; 2.820      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.260      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.260      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.260      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.260      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.260      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.260      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.260      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.260      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.260      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.260      ;
; -1.842 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.763      ;
; -1.837 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.738      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.079     ; 2.753      ;
; -1.825 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|vga_HS      ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.079     ; 2.747      ;
; -1.811 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.712      ;
; -1.810 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|vga_HS      ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.079     ; 2.732      ;
; -1.784 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.685      ;
; -1.779 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.680      ;
; -1.775 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.676      ;
; -1.765 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.570     ; 2.196      ;
; -1.757 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.658      ;
; -1.755 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.570     ; 2.186      ;
; -1.752 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.653      ;
; -1.751 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.652      ;
; -1.730 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.079     ; 2.652      ;
; -1.724 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.645      ;
; -1.710 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.391      ; 3.102      ;
; -1.704 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.610      ;
; -1.704 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.610      ;
; -1.704 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.610      ;
; -1.704 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.610      ;
; -1.704 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.610      ;
; -1.704 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.610      ;
; -1.704 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.610      ;
; -1.704 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.610      ;
; -1.704 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.610      ;
; -1.704 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.610      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.092      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.092      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.092      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.092      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.092      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.092      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.092      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.092      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.092      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.092      ;
; -1.683 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.571     ; 2.113      ;
; -1.683 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.079     ; 2.605      ;
; -1.681 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.587      ;
; -1.681 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.587      ;
; -1.681 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.587      ;
; -1.681 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.587      ;
; -1.681 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.587      ;
; -1.681 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.587      ;
; -1.681 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.587      ;
; -1.681 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.587      ;
; -1.681 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.587      ;
; -1.681 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.095     ; 2.587      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.077      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.077      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.077      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.077      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.077      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.077      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.077      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.077      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.077      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.077      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.595      ;
; -1.673 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.574      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.079     ; 2.584      ;
; -1.660 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.571     ; 2.090      ;
; -1.659 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.580      ;
; -1.627 ; hvsync_generator:hvsync|CounterY[7] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.528      ;
; -1.627 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.547      ;
; -1.624 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.525      ;
; -1.619 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.520      ;
; -1.618 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.519      ;
; -1.614 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|vga_HS      ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.079     ; 2.536      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.010      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.010      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.010      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.010      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.010      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.010      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.010      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.010      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.010      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.010      ;
; -1.607 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.395      ; 3.003      ;
; -1.607 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.395      ; 3.003      ;
; -1.607 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.395      ; 3.003      ;
; -1.607 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.395      ; 3.003      ;
; -1.607 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.395      ; 3.003      ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:wrapper|clk_25'                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.744 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.058      ;
; 0.747 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.040      ;
; 0.751 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.063      ;
; 0.753 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.065      ;
; 0.753 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.065      ;
; 0.754 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.066      ;
; 0.764 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.081      ;
; 0.891 ; hvsync_generator:hvsync|CounterX[6]   ; pixel[0]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.081      ; 1.184      ;
; 0.954 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.572      ; 1.738      ;
; 0.992 ; hvsync_generator:hvsync|CounterX[7]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.081      ; 1.285      ;
; 1.025 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.571      ; 1.808      ;
; 1.033 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.096      ; 1.341      ;
; 1.044 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.571      ; 1.827      ;
; 1.055 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.367      ;
; 1.080 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.096      ; 1.388      ;
; 1.098 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.410      ;
; 1.099 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.392      ;
; 1.106 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.418      ;
; 1.107 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.419      ;
; 1.107 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.419      ;
; 1.109 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.401      ;
; 1.112 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.404      ;
; 1.115 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.427      ;
; 1.116 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.428      ;
; 1.116 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.428      ;
; 1.118 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.410      ;
; 1.120 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.101      ; 1.433      ;
; 1.121 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.413      ;
; 1.124 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.436      ;
; 1.128 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.420      ;
; 1.133 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.391     ; 0.954      ;
; 1.134 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.391     ; 0.955      ;
; 1.135 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.427      ;
; 1.144 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.456      ;
; 1.177 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.489      ;
; 1.178 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.490      ;
; 1.182 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.571      ; 1.965      ;
; 1.183 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.495      ;
; 1.204 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.571      ; 1.987      ;
; 1.225 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.537      ;
; 1.229 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.541      ;
; 1.230 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.522      ;
; 1.235 ; hvsync_generator:hvsync|inDisplayArea ; pixel[0]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.391     ; 1.056      ;
; 1.238 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.550      ;
; 1.238 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.550      ;
; 1.238 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.550      ;
; 1.239 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.553      ;
; 1.241 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.553      ;
; 1.242 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.554      ;
; 1.243 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.101      ; 1.556      ;
; 1.247 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.559      ;
; 1.247 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.559      ;
; 1.247 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.559      ;
; 1.247 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.559      ;
; 1.252 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.544      ;
; 1.256 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.568      ;
; 1.256 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.568      ;
; 1.256 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.568      ;
; 1.258 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.550      ;
; 1.261 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.553      ;
; 1.266 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.558      ;
; 1.271 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.096      ; 1.579      ;
; 1.278 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.096      ; 1.586      ;
; 1.286 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.598      ;
; 1.287 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.571      ; 2.070      ;
; 1.295 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.081      ; 1.588      ;
; 1.295 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.096      ; 1.603      ;
; 1.305 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.571      ; 2.088      ;
; 1.306 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.571      ; 2.089      ;
; 1.311 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.603      ;
; 1.315 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.627      ;
; 1.315 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.627      ;
; 1.316 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.628      ;
; 1.321 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.633      ;
; 1.329 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.571      ; 2.112      ;
; 1.335 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.096      ; 1.643      ;
; 1.344 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.571      ; 2.127      ;
; 1.369 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.681      ;
; 1.369 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.681      ;
; 1.371 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.663      ;
; 1.373 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.096      ; 1.681      ;
; 1.377 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.079      ; 1.668      ;
; 1.378 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.690      ;
; 1.378 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.690      ;
; 1.379 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.671      ;
; 1.384 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.096      ; 1.692      ;
; 1.387 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.699      ;
; 1.387 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.699      ;
; 1.389 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.681      ;
; 1.396 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.708      ;
; 1.396 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.708      ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.759 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[1]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.059      ;
; 1.111 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.085      ; 1.408      ;
; 1.114 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.411      ;
; 1.123 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[1]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.420      ;
; 1.130 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.085      ; 1.427      ;
; 1.132 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.429      ;
; 1.139 ; clock_divider:wrapper|clk_25            ; clock_divider:wrapper|clk_25            ; clock_divider:wrapper|clk_25 ; clk50       ; 0.000        ; 2.612      ; 4.254      ;
; 1.242 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.085      ; 1.539      ;
; 1.245 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.539      ;
; 1.245 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.539      ;
; 1.246 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.081      ; 1.542      ;
; 1.251 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.085      ; 1.548      ;
; 1.252 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.085      ; 1.549      ;
; 1.254 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.548      ;
; 1.254 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.548      ;
; 1.255 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.082      ; 1.550      ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                  ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 210.7 MHz  ; 210.7 MHz       ; clk50                        ;      ;
; 355.11 MHz ; 355.11 MHz      ; clock_divider:wrapper|clk_25 ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -3.746 ; -59.426       ;
; clock_divider:wrapper|clk_25 ; -1.816 ; -34.144       ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_divider:wrapper|clk_25 ; 0.659 ; 0.000         ;
; clk50                        ; 0.704 ; 0.000         ;
+------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -3.000 ; -52.071       ;
; clock_divider:wrapper|clk_25 ; -1.487 ; -39.146       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.746 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.675      ;
; -3.696 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.626      ;
; -3.613 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.543      ;
; -3.565 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.495      ;
; -3.556 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.485      ;
; -3.551 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.480      ;
; -3.547 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.477      ;
; -3.545 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.474      ;
; -3.536 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.466      ;
; -3.510 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.439      ;
; -3.472 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.402      ;
; -3.467 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.397      ;
; -3.454 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.383      ;
; -3.441 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.370      ;
; -3.410 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.339      ;
; -3.399 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.328      ;
; -3.372 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.302      ;
; -3.359 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.288      ;
; -3.310 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.239      ;
; -3.298 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.227      ;
; -3.295 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.225      ;
; -3.254 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.184      ;
; -3.253 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.182      ;
; -3.236 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.166      ;
; -3.215 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.144      ;
; -3.203 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.133      ;
; -3.197 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.127      ;
; -3.156 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.086      ;
; -3.128 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 4.058      ;
; -3.108 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.037      ;
; -2.979 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.908      ;
; -2.921 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.851      ;
; -2.649 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.579      ;
; -2.602 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.532      ;
; -2.601 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.529      ;
; -2.563 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.493      ;
; -2.550 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.479      ;
; -2.524 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.454      ;
; -2.523 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.453      ;
; -2.512 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.442      ;
; -2.476 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.406      ;
; -2.473 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.403      ;
; -2.467 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.396      ;
; -2.437 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.367      ;
; -2.434 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.364      ;
; -2.419 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.348      ;
; -2.411 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.339      ;
; -2.406 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.334      ;
; -2.401 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.330      ;
; -2.400 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.328      ;
; -2.398 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.328      ;
; -2.398 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.328      ;
; -2.397 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.327      ;
; -2.390 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.319      ;
; -2.387 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.317      ;
; -2.386 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.316      ;
; -2.365 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.293      ;
; -2.350 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.280      ;
; -2.348 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.278      ;
; -2.347 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.277      ;
; -2.326 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.255      ;
; -2.321 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.250      ;
; -2.311 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.241      ;
; -2.309 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.237      ;
; -2.309 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.239      ;
; -2.308 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.238      ;
; -2.296 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.224      ;
; -2.272 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.202      ;
; -2.272 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.202      ;
; -2.271 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.201      ;
; -2.268 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.198      ;
; -2.261 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.191      ;
; -2.261 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.191      ;
; -2.260 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.190      ;
; -2.254 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.182      ;
; -2.239 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.167      ;
; -2.226 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.156      ;
; -2.226 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.155      ;
; -2.224 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.154      ;
; -2.222 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.152      ;
; -2.221 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.151      ;
; -2.187 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.117      ;
; -2.185 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.115      ;
; -2.184 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.112      ;
; -2.183 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.113      ;
; -2.182 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.112      ;
; -2.149 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.078      ;
; -2.147 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.077      ;
; -2.146 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.076      ;
; -2.146 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.076      ;
; -2.145 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.075      ;
; -2.143 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.073      ;
; -2.142 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.072      ;
; -2.135 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.063      ;
; -2.135 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.065      ;
; -2.135 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.065      ;
; -2.134 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.064      ;
; -2.126 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.074     ; 3.054      ;
; -2.108 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.037      ;
; -2.100 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 3.030      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:wrapper|clk_25'                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.816 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.727      ;
; -1.724 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.635      ;
; -1.690 ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.601      ;
; -1.661 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.071     ; 2.592      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 3.007      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 3.007      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 3.007      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 3.007      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 3.007      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 3.007      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 3.007      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 3.007      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 3.007      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 3.007      ;
; -1.611 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.541      ;
; -1.606 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.071     ; 2.537      ;
; -1.603 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.514      ;
; -1.598 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|vga_HS      ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.071     ; 2.529      ;
; -1.597 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.508      ;
; -1.597 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.508      ;
; -1.595 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.506      ;
; -1.585 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|vga_HS      ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.071     ; 2.516      ;
; -1.567 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.478      ;
; -1.565 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.476      ;
; -1.565 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.476      ;
; -1.565 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.532     ; 2.035      ;
; -1.562 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.473      ;
; -1.549 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.532     ; 2.019      ;
; -1.547 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.468      ;
; -1.547 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.468      ;
; -1.547 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.468      ;
; -1.547 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.468      ;
; -1.547 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.468      ;
; -1.547 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.468      ;
; -1.547 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.468      ;
; -1.547 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.468      ;
; -1.547 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.468      ;
; -1.547 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.468      ;
; -1.533 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.533     ; 2.002      ;
; -1.531 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.452      ;
; -1.531 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.452      ;
; -1.531 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.452      ;
; -1.531 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.452      ;
; -1.531 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.452      ;
; -1.531 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.452      ;
; -1.531 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.452      ;
; -1.531 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.452      ;
; -1.531 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.452      ;
; -1.531 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.081     ; 2.452      ;
; -1.527 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.071     ; 2.458      ;
; -1.517 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.533     ; 1.986      ;
; -1.509 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.891      ;
; -1.509 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.891      ;
; -1.509 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.891      ;
; -1.509 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.891      ;
; -1.509 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.891      ;
; -1.509 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.891      ;
; -1.509 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.891      ;
; -1.509 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.891      ;
; -1.509 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.891      ;
; -1.509 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.891      ;
; -1.496 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.878      ;
; -1.496 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.878      ;
; -1.496 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.878      ;
; -1.496 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.878      ;
; -1.496 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.878      ;
; -1.496 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.878      ;
; -1.496 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.878      ;
; -1.496 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.878      ;
; -1.496 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.878      ;
; -1.496 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.878      ;
; -1.495 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.425      ;
; -1.484 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.371      ; 2.857      ;
; -1.483 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.394      ;
; -1.482 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.412      ;
; -1.477 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.071     ; 2.408      ;
; -1.456 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.386      ;
; -1.448 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.359      ;
; -1.439 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.071     ; 2.370      ;
; -1.435 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.346      ;
; -1.429 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.340      ;
; -1.429 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.340      ;
; -1.421 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|vga_HS      ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.071     ; 2.352      ;
; -1.420 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.379      ; 2.801      ;
; -1.420 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.379      ; 2.801      ;
; -1.420 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.379      ; 2.801      ;
; -1.420 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.379      ; 2.801      ;
; -1.420 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.379      ; 2.801      ;
; -1.420 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.379      ; 2.801      ;
; -1.420 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.379      ; 2.801      ;
; -1.420 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.379      ; 2.801      ;
; -1.420 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.379      ; 2.801      ;
; -1.420 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.379      ; 2.801      ;
; -1.420 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.331      ;
; -1.415 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.797      ;
; -1.415 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.797      ;
; -1.415 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.797      ;
; -1.415 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.797      ;
; -1.415 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.797      ;
; -1.415 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.797      ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:wrapper|clk_25'                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.659 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.073      ; 0.927      ;
; 0.691 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 0.979      ;
; 0.695 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 0.981      ;
; 0.697 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 0.983      ;
; 0.698 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 0.986      ;
; 0.702 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 0.988      ;
; 0.708 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.976      ;
; 0.712 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.979      ;
; 0.716 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.002      ;
; 0.813 ; hvsync_generator:hvsync|CounterX[6]   ; pixel[0]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.073      ; 1.081      ;
; 0.872 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.536      ; 1.603      ;
; 0.891 ; hvsync_generator:hvsync|CounterX[7]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.073      ; 1.159      ;
; 0.929 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.533      ; 1.657      ;
; 0.942 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.533      ; 1.670      ;
; 0.950 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.084      ; 1.229      ;
; 0.966 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.252      ;
; 0.966 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.084      ; 1.245      ;
; 1.010 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.296      ;
; 1.011 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.297      ;
; 1.013 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.281      ;
; 1.017 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.303      ;
; 1.020 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.307      ;
; 1.021 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.307      ;
; 1.026 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.312      ;
; 1.027 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.313      ;
; 1.030 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.297      ;
; 1.032 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.299      ;
; 1.035 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.302      ;
; 1.036 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.322      ;
; 1.042 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.309      ;
; 1.046 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.093      ; 1.334      ;
; 1.057 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.090      ; 1.342      ;
; 1.060 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.533      ; 1.788      ;
; 1.064 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.372     ; 0.887      ;
; 1.064 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.372     ; 0.887      ;
; 1.068 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.533      ; 1.796      ;
; 1.097 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.383      ;
; 1.098 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.384      ;
; 1.103 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.389      ;
; 1.103 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.389      ;
; 1.106 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.090      ; 1.391      ;
; 1.111 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.378      ;
; 1.119 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.405      ;
; 1.132 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.418      ;
; 1.132 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.418      ;
; 1.133 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.419      ;
; 1.135 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.421      ;
; 1.135 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.402      ;
; 1.136 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.403      ;
; 1.142 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.409      ;
; 1.142 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.428      ;
; 1.143 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.429      ;
; 1.143 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.429      ;
; 1.143 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.429      ;
; 1.148 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.084      ; 1.427      ;
; 1.148 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.434      ;
; 1.148 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.434      ;
; 1.149 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.435      ;
; 1.149 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.435      ;
; 1.153 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.533      ; 1.881      ;
; 1.154 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.421      ;
; 1.155 ; hvsync_generator:hvsync|inDisplayArea ; pixel[0]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.372     ; 0.978      ;
; 1.157 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.424      ;
; 1.162 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.073      ; 1.430      ;
; 1.165 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.084      ; 1.444      ;
; 1.168 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.093      ; 1.456      ;
; 1.170 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.084      ; 1.449      ;
; 1.172 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.533      ; 1.900      ;
; 1.176 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.533      ; 1.904      ;
; 1.194 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.084      ; 1.473      ;
; 1.195 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.533      ; 1.923      ;
; 1.197 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.533      ; 1.925      ;
; 1.197 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.483      ;
; 1.198 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.484      ;
; 1.198 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.484      ;
; 1.198 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.484      ;
; 1.204 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.490      ;
; 1.223 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.490      ;
; 1.225 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.511      ;
; 1.230 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.516      ;
; 1.230 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.497      ;
; 1.254 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.540      ;
; 1.254 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.540      ;
; 1.254 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.540      ;
; 1.257 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.543      ;
; 1.258 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.525      ;
; 1.261 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.528      ;
; 1.270 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.556      ;
; 1.270 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.556      ;
; 1.276 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.533      ; 2.004      ;
; 1.277 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.071      ; 1.543      ;
; 1.279 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.532      ; 2.006      ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.704 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[1]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 0.980      ;
; 1.025 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[1]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.300      ;
; 1.041 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.074      ; 1.311      ;
; 1.042 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.311      ;
; 1.043 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.314      ;
; 1.088 ; clock_divider:wrapper|clk_25            ; clock_divider:wrapper|clk_25            ; clock_divider:wrapper|clk_25 ; clk50       ; 0.000        ; 2.403      ; 3.956      ;
; 1.118 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.074      ; 1.387      ;
; 1.119 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.387      ;
; 1.119 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.387      ;
; 1.120 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.388      ;
; 1.121 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.389      ;
; 1.124 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.392      ;
; 1.125 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.396      ;
; 1.147 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.074      ; 1.416      ;
; 1.147 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.074      ; 1.416      ;
; 1.148 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -1.149 ; -12.885       ;
; clock_divider:wrapper|clk_25 ; -0.348 ; -3.216        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_divider:wrapper|clk_25 ; 0.284 ; 0.000         ;
; clk50                        ; 0.303 ; 0.000         ;
+------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -3.000 ; -38.144       ;
; clock_divider:wrapper|clk_25 ; -1.000 ; -26.000       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.149 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.099      ;
; -1.123 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 2.074      ;
; -1.078 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 2.029      ;
; -1.075 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.025      ;
; -1.074 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.024      ;
; -1.073 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.023      ;
; -1.063 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 2.014      ;
; -1.062 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 2.013      ;
; -1.057 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.007      ;
; -1.055 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 2.006      ;
; -1.045 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.996      ;
; -1.044 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.995      ;
; -1.018 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.968      ;
; -1.009 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.959      ;
; -1.000 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.950      ;
; -0.984 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.934      ;
; -0.982 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.932      ;
; -0.957 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.907      ;
; -0.949 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.899      ;
; -0.940 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.891      ;
; -0.933 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.884      ;
; -0.924 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.875      ;
; -0.923 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.873      ;
; -0.919 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.870      ;
; -0.914 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.864      ;
; -0.910 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.861      ;
; -0.908 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.859      ;
; -0.900 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.851      ;
; -0.845 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.795      ;
; -0.839 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.790      ;
; -0.835 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.786      ;
; -0.825 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.776      ;
; -0.787 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.738      ;
; -0.784 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.735      ;
; -0.771 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.722      ;
; -0.768 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.719      ;
; -0.767 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.718      ;
; -0.764 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.715      ;
; -0.758 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.709      ;
; -0.757 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.708      ;
; -0.720 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.671      ;
; -0.719 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.670      ;
; -0.703 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.654      ;
; -0.700 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.651      ;
; -0.700 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.651      ;
; -0.699 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.650      ;
; -0.696 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.647      ;
; -0.696 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.647      ;
; -0.690 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.641      ;
; -0.689 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.640      ;
; -0.652 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.603      ;
; -0.652 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.603      ;
; -0.651 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.602      ;
; -0.636 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.587      ;
; -0.635 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.586      ;
; -0.632 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.583      ;
; -0.632 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.583      ;
; -0.632 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.583      ;
; -0.631 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.582      ;
; -0.628 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.579      ;
; -0.628 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.579      ;
; -0.622 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.573      ;
; -0.622 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.573      ;
; -0.622 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.573      ;
; -0.621 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.572      ;
; -0.584 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.535      ;
; -0.584 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.535      ;
; -0.583 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.534      ;
; -0.583 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.534      ;
; -0.582 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.532      ;
; -0.568 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.519      ;
; -0.568 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.519      ;
; -0.567 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.518      ;
; -0.564 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.515      ;
; -0.564 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.515      ;
; -0.564 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.515      ;
; -0.564 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.515      ;
; -0.563 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.514      ;
; -0.560 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.511      ;
; -0.560 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.511      ;
; -0.554 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.505      ;
; -0.554 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.505      ;
; -0.554 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.505      ;
; -0.554 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.505      ;
; -0.553 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.504      ;
; -0.550 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.501      ;
; -0.519 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.470      ;
; -0.516 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.467      ;
; -0.516 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.467      ;
; -0.516 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.467      ;
; -0.515 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.466      ;
; -0.515 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.466      ;
; -0.507 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.457      ;
; -0.502 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.452      ;
; -0.500 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.451      ;
; -0.500 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.036     ; 1.451      ;
; -0.500 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.450      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:wrapper|clk_25'                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.348 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.291      ;
; -0.334 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.277      ;
; -0.279 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.222      ;
; -0.266 ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.209      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.035     ; 1.189      ;
; -0.233 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.176      ;
; -0.218 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.161      ;
; -0.213 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.234     ; 0.966      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.357      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.357      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.357      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.357      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.357      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.357      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.357      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.357      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.357      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.357      ;
; -0.206 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.234     ; 0.959      ;
; -0.199 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.036     ; 1.150      ;
; -0.198 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.141      ;
; -0.194 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.035     ; 1.146      ;
; -0.188 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.131      ;
; -0.184 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.127      ;
; -0.184 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.035     ; 1.136      ;
; -0.183 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.126      ;
; -0.182 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|vga_HS      ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.035     ; 1.134      ;
; -0.181 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.036     ; 1.132      ;
; -0.174 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.117      ;
; -0.173 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.235     ; 0.925      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.118      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.118      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.118      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.118      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.118      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.118      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.118      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.118      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.118      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.118      ;
; -0.170 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.113      ;
; -0.170 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|vga_HS      ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.035     ; 1.122      ;
; -0.166 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.235     ; 0.918      ;
; -0.165 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.111      ;
; -0.165 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.111      ;
; -0.165 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.111      ;
; -0.165 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.111      ;
; -0.165 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.111      ;
; -0.165 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.111      ;
; -0.165 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.111      ;
; -0.165 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.111      ;
; -0.165 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.111      ;
; -0.165 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.041     ; 1.111      ;
; -0.147 ; hvsync_generator:hvsync|CounterY[7] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.090      ;
; -0.141 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.091      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.283      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.157      ; 1.284      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.157      ; 1.284      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.157      ; 1.284      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.157      ; 1.284      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.157      ; 1.284      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.157      ; 1.284      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.157      ; 1.284      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.157      ; 1.284      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.157      ; 1.284      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.157      ; 1.284      ;
; -0.136 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.279      ;
; -0.135 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.078      ;
; -0.130 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.073      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.043     ; 1.070      ;
; -0.125 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.068      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.035     ; 1.076      ;
; -0.124 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.067      ;
; -0.119 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.043     ; 1.063      ;
; -0.116 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.035     ; 1.068      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.035     ; 1.066      ;
; -0.109 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.254      ;
; -0.109 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.254      ;
; -0.109 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.254      ;
; -0.109 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.254      ;
; -0.109 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.254      ;
; -0.109 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.254      ;
; -0.109 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.254      ;
; -0.109 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.254      ;
; -0.109 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.254      ;
; -0.109 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[0] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.254      ;
; -0.105 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.155      ; 1.247      ;
; -0.101 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.044      ;
; -0.097 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.040      ;
; -0.097 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.044     ; 1.040      ;
; -0.097 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[1] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.242      ;
; -0.097 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[2] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.242      ;
; -0.097 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[3] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.242      ;
; -0.097 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[9] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.242      ;
; -0.097 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[5] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.242      ;
; -0.097 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[7] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.242      ;
; -0.097 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[8] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.242      ;
; -0.097 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[6] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.242      ;
; -0.097 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[4] ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.158      ; 1.242      ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:wrapper|clk_25'                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.284 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.405      ;
; 0.297 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.430      ;
; 0.302 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.430      ;
; 0.303 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.431      ;
; 0.304 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.432      ;
; 0.306 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.438      ;
; 0.342 ; hvsync_generator:hvsync|CounterX[6]   ; pixel[0]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.463      ;
; 0.386 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.236      ; 0.706      ;
; 0.389 ; hvsync_generator:hvsync|CounterX[7]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.510      ;
; 0.406 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.042      ; 0.532      ;
; 0.408 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.235      ; 0.727      ;
; 0.417 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.545      ;
; 0.421 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.235      ; 0.740      ;
; 0.422 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.042      ; 0.548      ;
; 0.446 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.576      ;
; 0.451 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.579      ;
; 0.451 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.579      ;
; 0.453 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.043      ; 0.580      ;
; 0.457 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.155     ; 0.387      ;
; 0.458 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.586      ;
; 0.458 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.155     ; 0.387      ;
; 0.460 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.589      ;
; 0.462 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.590      ;
; 0.464 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.593      ;
; 0.467 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.043      ; 0.594      ;
; 0.467 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.587      ;
; 0.474 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.602      ;
; 0.474 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.602      ;
; 0.479 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.607      ;
; 0.486 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.235      ; 0.805      ;
; 0.491 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.042      ; 0.617      ;
; 0.492 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.042      ; 0.618      ;
; 0.493 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.614      ;
; 0.499 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.627      ;
; 0.501 ; hvsync_generator:hvsync|inDisplayArea ; pixel[0]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.155     ; 0.430      ;
; 0.510 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.639      ;
; 0.511 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.640      ;
; 0.512 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.641      ;
; 0.514 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.642      ;
; 0.514 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.642      ;
; 0.514 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.642      ;
; 0.515 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.643      ;
; 0.515 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.643      ;
; 0.517 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.645      ;
; 0.519 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.647      ;
; 0.521 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.651      ;
; 0.524 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.652      ;
; 0.525 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.654      ;
; 0.526 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.655      ;
; 0.528 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.235      ; 0.847      ;
; 0.530 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.235      ; 0.849      ;
; 0.530 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.235      ; 0.850      ;
; 0.539 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.035      ; 0.658      ;
; 0.542 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.042      ; 0.668      ;
; 0.543 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.042      ; 0.669      ;
; 0.543 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.235      ; 0.862      ;
; 0.546 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.235      ; 0.865      ;
; 0.552 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.673      ;
; 0.553 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.042      ; 0.679      ;
; 0.557 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.685      ;
; 0.558 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.234      ; 0.876      ;
; 0.558 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.686      ;
; 0.558 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.686      ;
; 0.562 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.690      ;
; 0.572 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.700      ;
; 0.575 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.703      ;
; 0.575 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.695      ;
; 0.576 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.704      ;
; 0.577 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.705      ;
; 0.577 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.235      ; 0.896      ;
; 0.579 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.707      ;
; 0.580 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.044      ; 0.708      ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.303 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[1]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.427      ;
; 0.329 ; clock_divider:wrapper|clk_25            ; clock_divider:wrapper|clk_25            ; clock_divider:wrapper|clk_25 ; clk50       ; 0.000        ; 1.186      ; 1.734      ;
; 0.451 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.575      ;
; 0.463 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[1]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.588      ;
; 0.514 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.635      ;
; 0.516 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.036      ; 0.639      ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+-------------------------------+----------+-------+----------+---------+---------------------+
; Clock                         ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack              ; -4.055   ; 0.284 ; N/A      ; N/A     ; -3.000              ;
;  clk50                        ; -4.055   ; 0.303 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:wrapper|clk_25 ; -2.102   ; 0.284 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS               ; -110.027 ; 0.0   ; 0.0      ; 0.0     ; -91.217             ;
;  clk50                        ; -70.319  ; 0.000 ; N/A      ; N/A     ; -52.071             ;
;  clock_divider:wrapper|clk_25 ; -39.708  ; 0.000 ; N/A      ; N/A     ; -39.146             ;
+-------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pix0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pix1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pix2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsyncout ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsyncout ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk50                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; pix0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pix1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; pix2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; pix0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pix1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; pix2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pix0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pix1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; pix2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clk50                        ; clk50                        ; 592      ; 0        ; 0        ; 0        ;
; clock_divider:wrapper|clk_25 ; clk50                        ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 324      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clk50                        ; clk50                        ; 592      ; 0        ; 0        ; 0        ;
; clock_divider:wrapper|clk_25 ; clk50                        ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 324      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------+
; Clock Status Summary                                                             ;
+------------------------------+------------------------------+------+-------------+
; Target                       ; Clock                        ; Type ; Status      ;
+------------------------------+------------------------------+------+-------------+
; clk50                        ; clk50                        ; Base ; Constrained ;
; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; Base ; Constrained ;
+------------------------------+------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsyncout    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pix0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pix1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pix2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsyncout    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsyncout    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pix0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pix1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pix2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsyncout    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Apr 18 19:21:58 2022
Info: Command: quartus_sta rzfpga_pc -c rzfpga_pc
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rzfpga_pc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:wrapper|clk_25 clock_divider:wrapper|clk_25
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.055             -70.319 clk50 
    Info (332119):    -2.102             -39.708 clock_divider:wrapper|clk_25 
Info (332146): Worst-case hold slack is 0.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.744               0.000 clock_divider:wrapper|clk_25 
    Info (332119):     0.759               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.071 clk50 
    Info (332119):    -1.487             -38.662 clock_divider:wrapper|clk_25 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.746             -59.426 clk50 
    Info (332119):    -1.816             -34.144 clock_divider:wrapper|clk_25 
Info (332146): Worst-case hold slack is 0.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.659               0.000 clock_divider:wrapper|clk_25 
    Info (332119):     0.704               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.071 clk50 
    Info (332119):    -1.487             -39.146 clock_divider:wrapper|clk_25 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.149             -12.885 clk50 
    Info (332119):    -0.348              -3.216 clock_divider:wrapper|clk_25 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.284               0.000 clock_divider:wrapper|clk_25 
    Info (332119):     0.303               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.144 clk50 
    Info (332119):    -1.000             -26.000 clock_divider:wrapper|clk_25 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Mon Apr 18 19:21:59 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


