// Seed: 186747638
module module_0 (
    input uwire id_0,
    output tri id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wor id_6,
    output tri1 id_7,
    input tri id_8,
    output supply0 id_9,
    input tri1 id_10,
    output supply0 id_11,
    output uwire id_12,
    output supply0 id_13,
    output tri1 id_14,
    output wor id_15,
    input uwire id_16,
    input tri0 id_17,
    input supply1 id_18,
    input supply1 id_19,
    input uwire id_20
);
  assign id_6 = 1'b0 ? module_0 : (id_4) - id_3;
  wire id_22;
  wire id_23;
  assign id_15 = 1;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    input tri id_5,
    output wor id_6,
    input tri0 id_7,
    input tri id_8,
    output tri0 id_9,
    output tri1 id_10,
    input tri1 id_11,
    input uwire id_12,
    output wand id_13
);
  wire id_15;
  wire id_16;
  module_0(
      id_5,
      id_10,
      id_2,
      id_5,
      id_5,
      id_1,
      id_10,
      id_9,
      id_12,
      id_2,
      id_12,
      id_6,
      id_6,
      id_10,
      id_1,
      id_1,
      id_12,
      id_3,
      id_8,
      id_7,
      id_3
  );
  wire id_17;
endmodule
