{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646922747311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646922747311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 10:32:27 2022 " "Processing started: Thu Mar 10 10:32:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646922747311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922747311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_xfox -c processador_xfox " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_xfox -c processador_xfox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922747311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646922747573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646922747573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavior " "Found design unit 1: pc-behavior" {  } { { "componentes/pc.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753908 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "componentes/pc.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/addpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/addpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addPC-behavior " "Found design unit 1: addPC-behavior" {  } { { "componentes/addPC.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/addPC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753910 ""} { "Info" "ISGN_ENTITY_NAME" "1 addPC " "Found entity 1: addPC" {  } { { "componentes/addPC.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/addPC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensaodesinal4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensaodesinal4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensaoDeSinal4_8-behavior " "Found design unit 1: extensaoDeSinal4_8-behavior" {  } { { "componentes/extensaoDeSinal4_8.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/extensaoDeSinal4_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753911 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensaoDeSinal4_8 " "Found entity 1: extensaoDeSinal4_8" {  } { { "componentes/extensaoDeSinal4_8.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/extensaoDeSinal4_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-behavior " "Found design unit 1: controle-behavior" {  } { { "componentes/controle.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/controle.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753913 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "componentes/controle.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradores-behavior " "Found design unit 1: registradores-behavior" {  } { { "componentes/registradores.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/registradores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753914 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "componentes/registradores.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensaodesinal2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensaodesinal2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensaoDeSinal2_8-behavior " "Found design unit 1: extensaoDeSinal2_8-behavior" {  } { { "componentes/extensaoDeSinal2_8.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/extensaoDeSinal2_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753916 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensaoDeSinal2_8 " "Found entity 1: extensaoDeSinal2_8" {  } { { "componentes/extensaoDeSinal2_8.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/extensaoDeSinal2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador_2x1_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador_2x1_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_2X1_8bits-behavior " "Found design unit 1: multiplexador_2X1_8bits-behavior" {  } { { "componentes/multiplexador_2X1_8bits.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/multiplexador_2X1_8bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753917 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_2X1_8bits " "Found entity 1: multiplexador_2X1_8bits" {  } { { "componentes/multiplexador_2X1_8bits.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/multiplexador_2X1_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/tempzero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/tempzero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempZero-behavior " "Found design unit 1: tempZero-behavior" {  } { { "componentes/tempZero.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/tempZero.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753919 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempZero " "Found entity 1: tempZero" {  } { { "componentes/tempZero.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/tempZero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memoriaadress.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memoriaadress.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaAdress-behavior " "Found design unit 1: memoriaAdress-behavior" {  } { { "componentes/memoriaAdress.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/memoriaAdress.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753920 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaAdress " "Found entity 1: memoriaAdress" {  } { { "componentes/memoriaAdress.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/memoriaAdress.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portAND-behavior " "Found design unit 1: portAND-behavior" {  } { { "componentes/portAND.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/portAND.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753921 ""} { "Info" "ISGN_ENTITY_NAME" "1 portAND " "Found entity 1: portAND" {  } { { "componentes/portAND.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/portAND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/divisaodeinstr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/divisaodeinstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisaoDeInstr-behavior " "Found design unit 1: divisaoDeInstr-behavior" {  } { { "componentes/divisaoDeInstr.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/divisaoDeInstr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753923 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisaoDeInstr " "Found entity 1: divisaoDeInstr" {  } { { "componentes/divisaoDeInstr.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/divisaoDeInstr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adicionador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adicionador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adicionador-behavior " "Found design unit 1: adicionador-behavior" {  } { { "componentes/adicionador.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/adicionador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753924 ""} { "Info" "ISGN_ENTITY_NAME" "1 adicionador " "Found entity 1: adicionador" {  } { { "componentes/adicionador.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/adicionador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memoriainst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memoriainst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaInst-behavior " "Found design unit 1: memoriaInst-behavior" {  } { { "componentes/memoriaInst.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/memoriaInst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753926 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaInst " "Found entity 1: memoriaInst" {  } { { "componentes/memoriaInst.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/memoriaInst.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/subtrair.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/subtrair.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrair-behavior " "Found design unit 1: subtrair-behavior" {  } { { "componentes/subtrair.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/subtrair.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753927 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrair " "Found entity 1: subtrair" {  } { { "componentes/subtrair.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/subtrair.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ual-behavior " "Found design unit 1: ual-behavior" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753928 ""} { "Info" "ISGN_ENTITY_NAME" "1 ual " "Found entity 1: ual" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplicar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplicar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicar-behavior " "Found design unit 1: multiplicar-behavior" {  } { { "componentes/multiplicar.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/multiplicar.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753930 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicar " "Found entity 1: multiplicar" {  } { { "componentes/multiplicar.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/multiplicar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_xfox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_xfox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_XFOX-behavior " "Found design unit 1: processador_XFOX-behavior" {  } { { "Processador_XFOX.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753931 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_XFOX " "Found entity 1: processador_XFOX" {  } { { "Processador_XFOX.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922753931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922753931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_xfox " "Elaborating entity \"processador_xfox\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646922753955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addPC addPC:port_map_addPC " "Elaborating entity \"addPC\" for hierarchy \"addPC:port_map_addPC\"" {  } { { "Processador_XFOX.vhd" "port_map_addPC" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922753965 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "portIN addPC.vhd(19) " "VHDL Process Statement warning at addPC.vhd(19): signal \"portIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/addPC.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/addPC.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922753966 "|processador_xfox|addPC:port_map_addPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:port_map_pc " "Elaborating entity \"pc\" for hierarchy \"pc:port_map_pc\"" {  } { { "Processador_XFOX.vhd" "port_map_pc" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922753970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaInst memoriaInst:port_map_memoriaInst " "Elaborating entity \"memoriaInst\" for hierarchy \"memoriaInst:port_map_memoriaInst\"" {  } { { "Processador_XFOX.vhd" "port_map_memoriaInst" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922753974 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "portIN memoriaInst.vhd(100) " "VHDL Process Statement warning at memoriaInst.vhd(100): signal \"portIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/memoriaInst.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/memoriaInst.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922753974 "|processador_xfox|memoriaInst:port_map_memoriaInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisaoDeInstr divisaoDeInstr:port_map_divisaoDeInstr " "Elaborating entity \"divisaoDeInstr\" for hierarchy \"divisaoDeInstr:port_map_divisaoDeInstr\"" {  } { { "Processador_XFOX.vhd" "port_map_divisaoDeInstr" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922753980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:port_map_controle " "Elaborating entity \"controle\" for hierarchy \"controle:port_map_controle\"" {  } { { "Processador_XFOX.vhd" "port_map_controle" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922753984 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPcode controle.vhd(23) " "VHDL Process Statement warning at controle.vhd(23): signal \"OPcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/controle.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/controle.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922753984 "|processador_xfox|controle:port_map_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:port_map_registradores " "Elaborating entity \"registradores\" for hierarchy \"registradores:port_map_registradores\"" {  } { { "Processador_XFOX.vhd" "port_map_registradores" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922753988 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador registradores.vhd(29) " "VHDL Process Statement warning at registradores.vhd(29): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/registradores.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/registradores.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922753989 "|processador_xfox|registradores:port_map_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enderecoRegA registradores.vhd(29) " "VHDL Process Statement warning at registradores.vhd(29): signal \"enderecoRegA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/registradores.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/registradores.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922753989 "|processador_xfox|registradores:port_map_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador registradores.vhd(30) " "VHDL Process Statement warning at registradores.vhd(30): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/registradores.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/registradores.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922753989 "|processador_xfox|registradores:port_map_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enderecoRegB registradores.vhd(30) " "VHDL Process Statement warning at registradores.vhd(30): signal \"enderecoRegB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/registradores.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/registradores.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922753989 "|processador_xfox|registradores:port_map_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensaoDeSinal2_8 extensaoDeSinal2_8:port_map_extensaoDeSinal2_8 " "Elaborating entity \"extensaoDeSinal2_8\" for hierarchy \"extensaoDeSinal2_8:port_map_extensaoDeSinal2_8\"" {  } { { "Processador_XFOX.vhd" "port_map_extensaoDeSinal2_8" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922753994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_2X1_8bits multiplexador_2X1_8bits:port_map_multiplexador_2X1_8bits_br_ula " "Elaborating entity \"multiplexador_2X1_8bits\" for hierarchy \"multiplexador_2X1_8bits:port_map_multiplexador_2X1_8bits_br_ula\"" {  } { { "Processador_XFOX.vhd" "port_map_multiplexador_2X1_8bits_br_ula" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922753998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ual ual:port_map_ual " "Elaborating entity \"ual\" for hierarchy \"ual:port_map_ual\"" {  } { { "Processador_XFOX.vhd" "port_map_ual" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922754003 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow ual.vhd(12) " "VHDL Signal Declaration warning at ual.vhd(12): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646922754003 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUOP ual.vhd(67) " "VHDL Process Statement warning at ual.vhd(67): signal \"ALUOP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754004 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultadoAdicionador ual.vhd(69) " "VHDL Process Statement warning at ual.vhd(69): signal \"resultadoAdicionador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754004 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultadoAdicionador ual.vhd(73) " "VHDL Process Statement warning at ual.vhd(73): signal \"resultadoAdicionador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754004 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultadotSubtrair ual.vhd(77) " "VHDL Process Statement warning at ual.vhd(77): signal \"resultadotSubtrair\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754004 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultadotSubtrair ual.vhd(80) " "VHDL Process Statement warning at ual.vhd(80): signal \"resultadotSubtrair\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754004 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "portINA ual.vhd(83) " "VHDL Process Statement warning at ual.vhd(83): signal \"portINA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754004 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "portINA ual.vhd(86) " "VHDL Process Statement warning at ual.vhd(86): signal \"portINA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754004 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "portINB ual.vhd(90) " "VHDL Process Statement warning at ual.vhd(90): signal \"portINB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754004 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_tempZero ual.vhd(93) " "VHDL Process Statement warning at ual.vhd(93): signal \"out_tempZero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754005 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_tempZero ual.vhd(101) " "VHDL Process Statement warning at ual.vhd(101): signal \"out_tempZero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754005 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "portINA ual.vhd(109) " "VHDL Process Statement warning at ual.vhd(109): signal \"portINA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754005 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "portINB ual.vhd(109) " "VHDL Process Statement warning at ual.vhd(109): signal \"portINB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754005 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_multiplicar ual.vhd(118) " "VHDL Process Statement warning at ual.vhd(118): signal \"out_multiplicar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646922754005 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ual.vhd(65) " "VHDL Process Statement warning at ual.vhd(65): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646922754005 "|processador_xfox|ual:port_map_ual"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_tempZero ual.vhd(65) " "VHDL Process Statement warning at ual.vhd(65): inferring latch(es) for signal or variable \"in_tempZero\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646922754005 "|processador_xfox|ual:port_map_ual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_tempZero ual.vhd(65) " "Inferred latch for \"in_tempZero\" at ual.vhd(65)" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922754005 "|processador_xfox|ual:port_map_ual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ual.vhd(65) " "Inferred latch for \"zero\" at ual.vhd(65)" {  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922754006 "|processador_xfox|ual:port_map_ual"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempZero ual:port_map_ual\|tempZero:portMap_tempZero " "Elaborating entity \"tempZero\" for hierarchy \"ual:port_map_ual\|tempZero:portMap_tempZero\"" {  } { { "componentes/ual.vhd" "portMap_tempZero" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922754011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicar ual:port_map_ual\|multiplicar:portMap_multiplicar " "Elaborating entity \"multiplicar\" for hierarchy \"ual:port_map_ual\|multiplicar:portMap_multiplicar\"" {  } { { "componentes/ual.vhd" "portMap_multiplicar" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922754014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adicionador ual:port_map_ual\|adicionador:portMap_adicionador " "Elaborating entity \"adicionador\" for hierarchy \"ual:port_map_ual\|adicionador:portMap_adicionador\"" {  } { { "componentes/ual.vhd" "portMap_adicionador" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922754019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrair ual:port_map_ual\|subtrair:portMap_subtrair " "Elaborating entity \"subtrair\" for hierarchy \"ual:port_map_ual\|subtrair:portMap_subtrair\"" {  } { { "componentes/ual.vhd" "portMap_subtrair" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922754024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaAdress memoriaAdress:port_map_memoriaAdress " "Elaborating entity \"memoriaAdress\" for hierarchy \"memoriaAdress:port_map_memoriaAdress\"" {  } { { "Processador_XFOX.vhd" "port_map_memoriaAdress" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922754029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensaoDeSinal4_8 extensaoDeSinal4_8:port_map_extensaoDeSinal4_8 " "Elaborating entity \"extensaoDeSinal4_8\" for hierarchy \"extensaoDeSinal4_8:port_map_extensaoDeSinal4_8\"" {  } { { "Processador_XFOX.vhd" "port_map_extensaoDeSinal4_8" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922754036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portAND portAND:port_map_portAND " "Elaborating entity \"portAND\" for hierarchy \"portAND:port_map_portAND\"" {  } { { "Processador_XFOX.vhd" "port_map_portAND" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922754040 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registradores:port_map_registradores\|registrador " "RAM logic \"registradores:port_map_registradores\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "componentes/registradores.vhd" "registrador" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/registradores.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646922754318 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646922754318 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoriaAdress:port_map_memoriaAdress\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoriaAdress:port_map_memoriaAdress\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processador_xfox.ram0_memoriaAdress_e716e8fa.hdl.mif " "Parameter INIT_FILE set to db/processador_xfox.ram0_memoriaAdress_e716e8fa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646922754362 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646922754362 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646922754362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaAdress:port_map_memoriaAdress\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memoriaAdress:port_map_memoriaAdress\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922754414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaAdress:port_map_memoriaAdress\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memoriaAdress:port_map_memoriaAdress\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processador_xfox.ram0_memoriaAdress_e716e8fa.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processador_xfox.ram0_memoriaAdress_e716e8fa.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646922754414 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646922754414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j202.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j202.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j202 " "Found entity 1: altsyncram_j202" {  } { { "db/altsyncram_j202.tdf" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/db/altsyncram_j202.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646922754449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922754449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ual:port_map_ual\|zero " "Latch ual:port_map_ual\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|portOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|portOUT\[4\]" {  } { { "componentes/pc.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646922754570 ""}  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646922754570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ual:port_map_ual\|in_tempZero " "Latch ual:port_map_ual\|in_tempZero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|portOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|portOUT\[7\]" {  } { { "componentes/pc.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646922754570 ""}  } { { "componentes/ual.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/componentes/ual.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646922754570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_out_rom\[3\] GND " "Pin \"out_out_rom\[3\]\" is stuck at GND" {  } { { "Processador_XFOX.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646922754670 "|processador_XFOX|out_out_rom[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_rs\[1\] GND " "Pin \"out_rs\[1\]\" is stuck at GND" {  } { { "Processador_XFOX.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646922754670 "|processador_XFOX|out_rs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[3\] GND " "Pin \"out_endereco\[3\]\" is stuck at GND" {  } { { "Processador_XFOX.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646922754670 "|processador_XFOX|out_endereco[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_out_overflow GND " "Pin \"out_out_overflow\" is stuck at GND" {  } { { "Processador_XFOX.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646922754670 "|processador_XFOX|out_out_overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646922754670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646922754730 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "memoriaAdress:port_map_memoriaAdress\|altsyncram:ram_rtl_0\|altsyncram_j202:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"memoriaAdress:port_map_memoriaAdress\|altsyncram:ram_rtl_0\|altsyncram_j202:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_j202.tdf" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/db/altsyncram_j202.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador_XFOX.vhd" "" { Text "C:/Users/victo/Desktop/AOC_VICTOR_LEONARDO_UFRR_2022/Processador_XFOX_VICTOR_LEONARDO/Processador_XFOX.vhd" 216 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922755018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646922755122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646922755122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646922755197 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646922755197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646922755197 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646922755197 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1646922755197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646922755197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646922755213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 10:32:35 2022 " "Processing ended: Thu Mar 10 10:32:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646922755213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646922755213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646922755213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646922755213 ""}
