 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: R-2020.09
Date   : Mon Nov 15 19:33:59 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_67 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row2_reg[2]/CK (DFF_X1)                0.0000     0.0000 r
  row2_reg[2]/Q (DFF_X1)                 0.6591     0.6591 r
  U1391/ZN (XNOR2_X2)                    0.3915     1.0506 r
  U804/ZN (XNOR2_X1)                     0.4000     1.4506 r
  U886/ZN (XNOR2_X1)                     0.4039     1.8545 r
  U1422/ZN (OAI211_X1)                   0.1835     2.0380 f
  R_67/D (DFF_X1)                        0.0000     2.0380 f
  data arrival time                                 2.0380

  clock clk (rise edge)                  2.4330     2.4330
  clock network delay (ideal)            0.0000     2.4330
  clock uncertainty                     -0.0500     2.3830
  R_67/CK (DFF_X1)                       0.0000     2.3830 r
  library setup time                    -0.3445     2.0385
  data required time                                2.0385
  -----------------------------------------------------------
  data required time                                2.0385
  data arrival time                                -2.0380
  -----------------------------------------------------------
  slack (MET)                                       0.0005


1
