
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.93

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.47 source latency main_reg[6]$_DFFE_PN0P_/CLK ^
  -0.49 target latency shadow_reg[6]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.02 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shadow_reg[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net134 (net)
                  0.30    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    66    1.10    0.36    0.27    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.36    0.01    1.52 ^ shadow_reg[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.52   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.01    0.19 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15    0.34 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.08    0.01    0.35 ^ clkbuf_3_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.10    0.06    0.13    0.48 ^ clkbuf_3_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3__leaf_clk (net)
                  0.06    0.00    0.48 ^ shadow_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.28    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: main_load_en (input port clocked by core_clock)
Endpoint: main_reg[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v main_load_en (in)
                                         main_load_en (net)
                  0.00    0.00    0.20 v input33/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     5    0.25    0.14    0.15    0.36 v input33/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net34 (net)
                  0.15    0.01    0.36 v _141_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.19    0.55 v _141_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _030_ (net)
                  0.07    0.00    0.55 v main_reg[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.55   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.01    0.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15    0.34 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.08    0.01    0.35 ^ clkbuf_3_5__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.06    0.05    0.12    0.47 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.47 ^ main_reg[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.47   clock reconvergence pessimism
                          0.04    0.51   library hold time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: main_reg[6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net134 (net)
                  0.30    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    66    1.10    0.36    0.27    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.51    0.14    1.65 ^ main_reg[6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.16    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.01   10.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15   10.34 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.08    0.01   10.35 ^ clkbuf_3_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.06    0.05    0.12   10.47 ^ clkbuf_3_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.47 ^ main_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.47   clock reconvergence pessimism
                         -0.01   10.46   library recovery time
                                 10.46   data required time
-----------------------------------------------------------------------------
                                 10.46   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  8.81   slack (MET)


Startpoint: main_reg[16]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_data_out[16] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.02    0.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.15    0.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.08    0.01    0.35 ^ clkbuf_3_6__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.16    0.08    0.14    0.49 ^ clkbuf_3_6__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6__leaf_clk (net)
                  0.09    0.02    0.50 ^ main_reg[16]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.41    0.91 v main_reg[16]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         main_reg[16] (net)
                  0.10    0.00    0.91 v _221_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    1.13 v _221_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net77 (net)
                  0.08    0.00    1.13 v output76/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.19    0.74    1.87 v output76/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         main_data_out[16] (net)
                  0.19    0.00    1.87 v main_data_out[16] (out)
                                  1.87   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  7.93   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: main_reg[6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net134 (net)
                  0.30    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    66    1.10    0.36    0.27    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.51    0.14    1.65 ^ main_reg[6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.16    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.01   10.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15   10.34 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.08    0.01   10.35 ^ clkbuf_3_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.06    0.05    0.12   10.47 ^ clkbuf_3_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.47 ^ main_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.47   clock reconvergence pessimism
                         -0.01   10.46   library recovery time
                                 10.46   data required time
-----------------------------------------------------------------------------
                                 10.46   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  8.81   slack (MET)


Startpoint: main_reg[16]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_data_out[16] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.02    0.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.15    0.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.08    0.01    0.35 ^ clkbuf_3_6__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.16    0.08    0.14    0.49 ^ clkbuf_3_6__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6__leaf_clk (net)
                  0.09    0.02    0.50 ^ main_reg[16]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.41    0.91 v main_reg[16]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         main_reg[16] (net)
                  0.10    0.00    0.91 v _221_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    1.13 v _221_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net77 (net)
                  0.08    0.00    1.13 v output76/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.19    0.74    1.87 v output76/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         main_data_out[16] (net)
                  0.19    0.00    1.87 v main_data_out[16] (out)
                                  1.87   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  7.93   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.290616035461426

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8181

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.6811912655830383

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.7531999945640564

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9044

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shadow_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.34 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.48 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ shadow_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.89 v shadow_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.23    1.11 v _144_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.20    1.32 v _146_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.32 v shadow_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.32   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16   10.34 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14   10.48 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.48 ^ shadow_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.48   clock reconvergence pessimism
  -0.12   10.36   library setup time
          10.36   data required time
---------------------------------------------------------
          10.36   data required time
          -1.32   data arrival time
---------------------------------------------------------
           9.05   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: main_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.34 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.47 ^ clkbuf_3_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.47 ^ main_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.86 v main_reg[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    1.07 v _206_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.07 v shadow_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.07   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.48 ^ clkbuf_3_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.49 ^ shadow_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.49   clock reconvergence pessimism
   0.05    0.54   library hold time
           0.54   data required time
---------------------------------------------------------
           0.54   data required time
          -1.07   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.4678

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4815

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.8663

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.9337

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
425.103145

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.26e-03   5.39e-04   3.85e-08   8.80e-03  28.7%
Combinational          5.61e-03   1.34e-03   7.17e-08   6.95e-03  22.7%
Clock                  9.58e-03   5.30e-03   1.15e-06   1.49e-02  48.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.34e-02   7.18e-03   1.26e-06   3.06e-02 100.0%
                          76.5%      23.4%       0.0%
