/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [27:0] _05_;
  wire [8:0] _06_;
  wire [14:0] _07_;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [24:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [25:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire [20:0] celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_62z = ~(_00_ & celloutsig_0_9z);
  assign celloutsig_0_6z = ~(in_data[13] & celloutsig_0_3z[2]);
  assign celloutsig_1_6z = !(celloutsig_1_5z ? celloutsig_1_4z[3] : celloutsig_1_5z);
  assign celloutsig_1_8z = !(_03_ ? celloutsig_1_5z : celloutsig_1_0z);
  assign celloutsig_1_9z = !(celloutsig_1_6z ? celloutsig_1_8z : celloutsig_1_8z);
  assign celloutsig_0_2z = !(_02_ ? _02_ : _01_);
  assign celloutsig_0_9z = ~(celloutsig_0_5z | celloutsig_0_1z);
  assign celloutsig_0_14z = ~(celloutsig_0_5z | celloutsig_0_7z[0]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[0] | _04_) & _04_);
  assign celloutsig_1_5z = ~((in_data[143] | in_data[122]) & in_data[149]);
  assign celloutsig_0_11z = ~((celloutsig_0_3z[0] | celloutsig_0_5z) & celloutsig_0_10z[1]);
  reg [8:0] _19_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 9'h000;
    else _19_ <= in_data[78:70];
  assign { _02_, _06_[7], _04_, _01_, _06_[4:0] } = _19_;
  reg [27:0] _20_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 28'h0000000;
    else _20_ <= { celloutsig_1_1z[13:2], celloutsig_1_1z };
  assign { _05_[27:25], _03_, _05_[23:0] } = _20_;
  reg [14:0] _21_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 15'h0000;
    else _21_ <= { celloutsig_0_19z[8:0], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z };
  assign { _07_[14:11], _00_, _07_[9:0] } = _21_;
  assign celloutsig_1_0z = in_data[163:160] === in_data[136:133];
  assign celloutsig_0_1z = in_data[62:60] === in_data[27:25];
  assign celloutsig_0_5z = { in_data[60:56], celloutsig_0_4z } && { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[130:124] % { 1'h1, celloutsig_1_1z[7], celloutsig_1_3z };
  assign celloutsig_1_15z = { _05_[10:0], celloutsig_1_5z, celloutsig_1_10z } % { 1'h1, in_data[131:120], celloutsig_1_12z };
  assign celloutsig_0_10z = { celloutsig_0_3z[3], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z } % { 1'h1, in_data[38], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_11z, in_data[0] };
  assign celloutsig_0_61z = celloutsig_0_21z[3:1] % { 1'h1, celloutsig_0_52z[1:0] };
  assign celloutsig_1_3z = _05_[13:9] % { 1'h1, in_data[136:133] };
  assign celloutsig_1_19z = _05_[19:16] % { 1'h1, celloutsig_1_14z[6:4] };
  assign celloutsig_0_12z = { celloutsig_0_10z[5:4], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z } % { 1'h1, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_7z, _02_, _06_[7], _04_, _01_, _06_[4:0], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_1z, celloutsig_0_8z } % { 1'h1, _07_[8:6], celloutsig_0_4z };
  assign celloutsig_0_36z = - { celloutsig_0_10z[7:2], _07_[14:11], _00_, _07_[9:0], celloutsig_0_3z };
  assign celloutsig_0_52z = - celloutsig_0_36z[16:14];
  assign celloutsig_1_1z = - in_data[140:125];
  assign celloutsig_1_10z = - _05_[10:2];
  assign celloutsig_1_12z = - { celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_14z = - celloutsig_1_10z[7:0];
  assign celloutsig_1_16z = - { in_data[138:135], celloutsig_1_10z };
  assign celloutsig_0_7z = - { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_8z = - { celloutsig_0_3z[3:2], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_19z = - celloutsig_0_12z[9:0];
  assign celloutsig_0_3z = in_data[40:36] ^ { _06_[4:2], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_16z[9:3], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z } ^ { celloutsig_1_15z[7:6], celloutsig_1_14z, celloutsig_1_0z };
  assign _05_[24] = _03_;
  assign { _06_[8], _06_[6:5] } = { _02_, _04_, _01_ };
  assign _07_[10] = _00_;
  assign { out_data[138:128], out_data[99:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
