$date
	Mon Nov 18 17:11:00 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 8 ! out [7:0] $end
$var reg 1 " en1 $end
$var reg 1 # en2 $end
$var reg 8 $ in [7:0] $end
$scope module tr1 $end
$var wire 8 % A [7:0] $end
$var wire 1 " G1_L $end
$var wire 1 # G2_L $end
$var wire 1 & GL $end
$var wire 8 ' Y [7:0] $end
$scope begin LOOP[0] $end
$upscope $end
$scope begin LOOP[1] $end
$upscope $end
$scope begin LOOP[2] $end
$upscope $end
$scope begin LOOP[3] $end
$upscope $end
$scope begin LOOP[4] $end
$upscope $end
$scope begin LOOP[5] $end
$upscope $end
$scope begin LOOP[6] $end
$upscope $end
$scope begin LOOP[7] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz '
0&
bx %
bx $
0#
1"
bz !
$end
#50
1#
0"
#60
b100100 $
b100100 %
#100
0#
1"
#120
b10000001 $
b10000001 %
#150
b10000001 !
b10000001 '
1&
0"
#180
b1001 !
b1001 '
b1001 $
b1001 %
#200
bz !
bz '
0&
1"
#240
b1100011 $
b1100011 %
#250
b1100011 !
b1100011 '
1&
0"
#300
0&
bz !
bz '
1"
b1101 $
b1101 %
#350
b1101 !
b1101 '
1&
0"
#360
b10001101 !
b10001101 '
b10001101 $
b10001101 %
#400
bz !
bz '
0&
1"
#420
b1100101 $
b1100101 %
#450
b1100101 !
b1100101 '
1&
0"
#480
b10010 !
b10010 '
b10010 $
b10010 %
#500
bz !
bz '
0&
1"
#540
b1 $
b1 %
#550
b1 !
b1 '
1&
0"
#600
0&
bz !
bz '
1"
b1101 $
b1101 %
#650
b1101 !
b1101 '
1&
0"
#660
b1110110 !
b1110110 '
b1110110 $
b1110110 %
#700
bz !
bz '
0&
1"
#720
b111101 $
b111101 %
#750
b111101 !
b111101 '
1&
0"
#780
b11101101 !
b11101101 '
b11101101 $
b11101101 %
#800
bz !
bz '
0&
1"
#840
b10001100 $
b10001100 %
#850
b10001100 !
b10001100 '
1&
0"
#900
0&
bz !
bz '
1"
b11111001 $
b11111001 %
#950
b11111001 !
b11111001 '
1&
0"
#960
b11000110 !
b11000110 '
b11000110 $
b11000110 %
#1000
bz !
bz '
0&
1"
