{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722461633713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722461633714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 18:33:53 2024 " "Processing started: Wed Jul 31 18:33:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722461633714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722461633714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722461633714 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722461634593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2 " "Found entity 1: pratica2" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634785 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1722461634797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634797 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "extensor.v " "Can't analyze file -- file extensor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1722461634805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Verilog/pratica2desenv/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controle.v(26) " "Verilog HDL information at controle.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1722461634836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Verilog/pratica2desenv/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2tol.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2tol.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "C:/Verilog/pratica2desenv/test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_controle " "Found entity 1: test_bench_controle" {  } { { "test_bench_controle.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_mux " "Found entity 1: test_bench_mux" {  } { { "test_bench_mux.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_registrador " "Found entity 1: test_bench_registrador" {  } { { "test_bench_registrador.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_addSub " "Found entity 1: test_bench_addSub" {  } { { "test_bench_addSub.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_addSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "C:/Verilog/pratica2desenv/decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.v" "" { Text "C:/Verilog/pratica2desenv/toplevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461634903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461634903 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mvnz.v " "Can't analyze file -- file mvnz.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1722461634912 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_bench_mvnz.v " "Can't analyze file -- file test_bench_mvnz.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1722461634916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_in pratica2.v(55) " "Verilog HDL Implicit Net warning at pratica2.v(55): created implicit net for \"addr_in\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722461634916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_in pratica2.v(57) " "Verilog HDL Implicit Net warning at pratica2.v(57): created implicit net for \"dout_in\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722461634916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wren pratica2.v(63) " "Verilog HDL Implicit Net warning at pratica2.v(63): created implicit net for \"wren\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722461634925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2 " "Elaborating entity \"pratica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722461635087 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 15 pratica2.v(25) " "Verilog HDL warning at pratica2.v(25): number of words (12) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1722461635101 "|pratica2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_intrucao.data_a 0 pratica2.v(22) " "Net \"memoria_intrucao.data_a\" at pratica2.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722461635101 "|pratica2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_intrucao.waddr_a 0 pratica2.v(22) " "Net \"memoria_intrucao.waddr_a\" at pratica2.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722461635101 "|pratica2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_intrucao.we_a 0 pratica2.v(22) " "Net \"memoria_intrucao.we_a\" at pratica2.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722461635102 "|pratica2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg0\"" {  } { { "pratica2.v" "reg0" { Text "C:/Verilog/pratica2desenv/pratica2.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:reg7 " "Elaborating entity \"upcount\" for hierarchy \"upcount:reg7\"" {  } { { "pratica2.v" "reg7" { Text "C:/Verilog/pratica2desenv/pratica2.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635140 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoria.v 1 1 " "Using design file memoria.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/Verilog/pratica2desenv/memoria.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461635182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722461635182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:mem_principal " "Elaborating entity \"memoria\" for hierarchy \"memoria:mem_principal\"" {  } { { "pratica2.v" "mem_principal" { Text "C:/Verilog/pratica2desenv/pratica2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoria:mem_principal\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoria:mem_principal\|altsyncram:altsyncram_component\"" {  } { { "memoria.v" "altsyncram_component" { Text "C:/Verilog/pratica2desenv/memoria.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria:mem_principal\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoria:mem_principal\|altsyncram:altsyncram_component\"" {  } { { "memoria.v" "" { Text "C:/Verilog/pratica2desenv/memoria.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722461635517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria:mem_principal\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoria:mem_principal\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoria.mif " "Parameter \"init_file\" = \"memoria.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635521 ""}  } { { "memoria.v" "" { Text "C:/Verilog/pratica2desenv/memoria.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1722461635521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_42d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_42d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_42d1 " "Found entity 1: altsyncram_42d1" {  } { { "db/altsyncram_42d1.tdf" "" { Text "C:/Verilog/pratica2desenv/db/altsyncram_42d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722461635664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722461635664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_42d1 memoria:mem_principal\|altsyncram:altsyncram_component\|altsyncram_42d1:auto_generated " "Elaborating entity \"altsyncram_42d1\" for hierarchy \"memoria:mem_principal\|altsyncram:altsyncram_component\|altsyncram_42d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"mux:mux_inst\"" {  } { { "pratica2.v" "mux_inst" { Text "C:/Verilog/pratica2desenv/pratica2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635680 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "mux.v(12) " "Verilog HDL warning at mux.v(12): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1722461635685 "|pratica2|mux:mux_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(12) " "Verilog HDL Case Statement warning at mux.v(12): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722461635685 "|pratica2|mux:mux_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buswires mux.v(12) " "Verilog HDL Always Construct warning at mux.v(12): inferring latch(es) for variable \"buswires\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722461635685 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[0\] mux.v(12) " "Inferred latch for \"buswires\[0\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[1\] mux.v(12) " "Inferred latch for \"buswires\[1\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[2\] mux.v(12) " "Inferred latch for \"buswires\[2\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[3\] mux.v(12) " "Inferred latch for \"buswires\[3\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[4\] mux.v(12) " "Inferred latch for \"buswires\[4\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[5\] mux.v(12) " "Inferred latch for \"buswires\[5\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[6\] mux.v(12) " "Inferred latch for \"buswires\[6\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[7\] mux.v(12) " "Inferred latch for \"buswires\[7\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[8\] mux.v(12) " "Inferred latch for \"buswires\[8\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[9\] mux.v(12) " "Inferred latch for \"buswires\[9\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[10\] mux.v(12) " "Inferred latch for \"buswires\[10\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[11\] mux.v(12) " "Inferred latch for \"buswires\[11\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[12\] mux.v(12) " "Inferred latch for \"buswires\[12\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[13\] mux.v(12) " "Inferred latch for \"buswires\[13\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[14\] mux.v(12) " "Inferred latch for \"buswires\[14\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635687 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[15\] mux.v(12) " "Inferred latch for \"buswires\[15\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635688 "|pratica2|mux:mux_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub addSub:addSub " "Elaborating entity \"addSub\" for hierarchy \"addSub:addSub\"" {  } { { "pratica2.v" "addSub" { Text "C:/Verilog/pratica2desenv/pratica2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635691 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "addSub.v(9) " "Verilog HDL warning at addSub.v(9): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1722461635694 "|pratica2|addSub:addSub"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "addSub.v(9) " "Verilog HDL Case Statement warning at addSub.v(9): incomplete case statement has no default case item" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722461635694 "|pratica2|addSub:addSub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out addSub.v(9) " "Verilog HDL Always Construct warning at addSub.v(9): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722461635694 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] addSub.v(9) " "Inferred latch for \"data_out\[0\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635694 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] addSub.v(9) " "Inferred latch for \"data_out\[1\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635694 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] addSub.v(9) " "Inferred latch for \"data_out\[2\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635694 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] addSub.v(9) " "Inferred latch for \"data_out\[3\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635694 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] addSub.v(9) " "Inferred latch for \"data_out\[4\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] addSub.v(9) " "Inferred latch for \"data_out\[5\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] addSub.v(9) " "Inferred latch for \"data_out\[6\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] addSub.v(9) " "Inferred latch for \"data_out\[7\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] addSub.v(9) " "Inferred latch for \"data_out\[8\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] addSub.v(9) " "Inferred latch for \"data_out\[9\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] addSub.v(9) " "Inferred latch for \"data_out\[10\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] addSub.v(9) " "Inferred latch for \"data_out\[11\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] addSub.v(9) " "Inferred latch for \"data_out\[12\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] addSub.v(9) " "Inferred latch for \"data_out\[13\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] addSub.v(9) " "Inferred latch for \"data_out\[14\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] addSub.v(9) " "Inferred latch for \"data_out\[15\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722461635695 "|pratica2|addSub:addSub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:ctrl " "Elaborating entity \"controle\" for hierarchy \"controle:ctrl\"" {  } { { "pratica2.v" "ctrl" { Text "C:/Verilog/pratica2desenv/pratica2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722461635695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Instrucion controle.v(16) " "Verilog HDL or VHDL warning at controle.v(16): object \"Instrucion\" assigned a value but never read" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722461635702 "|pratica2|controle:ctrl"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Instrucion controle.v(18) " "Verilog HDL warning at controle.v(18): initial value for variable Instrucion should be constant" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1722461635703 "|pratica2|controle:ctrl"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoria_intrucao " "RAM logic \"memoria_intrucao\" is uninferred due to inappropriate RAM size" {  } { { "pratica2.v" "memoria_intrucao" { Text "C:/Verilog/pratica2desenv/pratica2.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1722461636105 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1722461636105 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Verilog/pratica2desenv/db/pratica2.ram0_pratica2_c8381a4b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Verilog/pratica2desenv/db/pratica2.ram0_pratica2_c8381a4b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1722461636115 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1722461636900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[0\] " "Latch mux:mux_inst\|buswires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636964 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[1\] " "Latch mux:mux_inst\|buswires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636965 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[2\] " "Latch mux:mux_inst\|buswires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636965 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[3\] " "Latch mux:mux_inst\|buswires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636966 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[4\] " "Latch mux:mux_inst\|buswires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636967 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[5\] " "Latch mux:mux_inst\|buswires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636967 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[6\] " "Latch mux:mux_inst\|buswires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636967 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[7\] " "Latch mux:mux_inst\|buswires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636967 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[8\] " "Latch mux:mux_inst\|buswires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636967 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[9\] " "Latch mux:mux_inst\|buswires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636968 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[10\] " "Latch mux:mux_inst\|buswires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636968 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[11\] " "Latch mux:mux_inst\|buswires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636968 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[12\] " "Latch mux:mux_inst\|buswires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636968 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[13\] " "Latch mux:mux_inst\|buswires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636968 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[14\] " "Latch mux:mux_inst\|buswires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636968 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[15\] " "Latch mux:mux_inst\|buswires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636968 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[0\] " "Latch addSub:addSub\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|maior_menor " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|maior_menor" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636969 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[1\] " "Latch addSub:addSub\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636969 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[2\] " "Latch addSub:addSub\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636969 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[3\] " "Latch addSub:addSub\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636969 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[4\] " "Latch addSub:addSub\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636969 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[5\] " "Latch addSub:addSub\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636970 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[6\] " "Latch addSub:addSub\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636970 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[7\] " "Latch addSub:addSub\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636970 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[8\] " "Latch addSub:addSub\|data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636970 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[9\] " "Latch addSub:addSub\|data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636970 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[10\] " "Latch addSub:addSub\|data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636970 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[11\] " "Latch addSub:addSub\|data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636971 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[12\] " "Latch addSub:addSub\|data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636972 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[13\] " "Latch addSub:addSub\|data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636972 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[14\] " "Latch addSub:addSub\|data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636972 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[15\] " "Latch addSub:addSub\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722461636972 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722461636972 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "irt\[2\] GND " "Pin \"irt\[2\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|irt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irt\[5\] GND " "Pin \"irt\[5\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|irt[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[0\] VCC " "Pin \"sp\[0\]\" is stuck at VCC" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[1\] GND " "Pin \"sp\[1\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[2\] VCC " "Pin \"sp\[2\]\" is stuck at VCC" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[3\] GND " "Pin \"sp\[3\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[4\] GND " "Pin \"sp\[4\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[5\] GND " "Pin \"sp\[5\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[6\] GND " "Pin \"sp\[6\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[7\] GND " "Pin \"sp\[7\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[8\] GND " "Pin \"sp\[8\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[9\] GND " "Pin \"sp\[9\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[10\] GND " "Pin \"sp\[10\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[11\] GND " "Pin \"sp\[11\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[12\] GND " "Pin \"sp\[12\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[13\] GND " "Pin \"sp\[13\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[14\] GND " "Pin \"sp\[14\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sp\[15\] GND " "Pin \"sp\[15\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722461637171 "|pratica2|sp[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1722461637171 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1722461637748 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/pratica2desenv/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/Verilog/pratica2desenv/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1722461637938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1722461638645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722461638645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "569 " "Implemented 569 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722461638830 ""} { "Info" "ICUT_CUT_TM_OPINS" "122 " "Implemented 122 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722461638830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "412 " "Implemented 412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722461638830 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1722461638830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722461638830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722461638882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 18:33:58 2024 " "Processing ended: Wed Jul 31 18:33:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722461638882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722461638882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722461638882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722461638882 ""}
