#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun  5 10:48:13 2025
# Process ID: 18072
# Current directory: C:/work/VGA/250605_Face_Recognition
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26028 C:\work\VGA\250605_Face_Recognition\250605_Face_Recognition.xpr
# Log file: C:/work/VGA/250605_Face_Recognition/vivado.log
# Journal file: C:/work/VGA/250605_Face_Recognition\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: OV7670_VGA_Display
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1467.316 ; gain = 249.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce_edge' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000010010110000000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.641 ; gain = 316.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1533.641 ; gain = 316.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1533.641 ; gain = 316.246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1533.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1646.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1783.984 ; gain = 566.590
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1783.984 ; gain = 678.684
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_full_flow' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_full_flow_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_uart_sender_gray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_flow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.sim/sim_1/behav/xsim'
"xelab -wto cb3881f324714b7db14bd578f3732b59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_full_flow_behav xil_defaultlib.tb_full_flow xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cb3881f324714b7db14bd578f3732b59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_full_flow_behav xil_defaultlib.tb_full_flow xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(CLK_FREQ=10,BAUD=1)
Compiling module xil_defaultlib.frame_uart_sender_gray(IMG_PIXEL...
Compiling module xil_defaultlib.tb_full_flow
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_full_flow_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.sim/sim_1/behav/xsim/xsim.dir/tb_full_flow_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  5 11:07:48 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_full_flow_behav -key {Behavioral:sim_1:Functional:tb_full_flow} -tclbatch {tb_full_flow.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_full_flow.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_full_flow/frame_buffer" to the wave window because it has 614400 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_full_flow_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1856.605 ; gain = 66.512
run all
>> 모든 픽셀 전송 완료. 시뮬레이션 종료.
$finish called at time : 79103285 ns : File "C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sim_1/new/tb_top.sv" Line 144
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.730 ; gain = 205.125
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
>> 모든 픽셀 전송 완료. 시뮬레이션 종료.
$finish called at time : 79103285 ns : File "C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sim_1/new/tb_top.sv" Line 144
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2066.988 ; gain = 3.285
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  5 11:09:16 2025] Launched synth_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1/runme.log
[Thu Jun  5 11:09:16 2025] Launched impl_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2068.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2651.277 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2651.277 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2692.875 ; gain = 624.812
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.770 ; gain = 16.109
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A2CA
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/OV7670_VGA_Display.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  5 11:24:49 2025] Launched synth_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1/runme.log
[Thu Jun  5 11:24:49 2025] Launched impl_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/OV7670_VGA_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  5 11:28:26 2025] Launched synth_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1/runme.log
[Thu Jun  5 11:28:26 2025] Launched impl_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/OV7670_VGA_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_full_flow' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_full_flow_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.sim/sim_1/behav/xsim'
"xelab -wto cb3881f324714b7db14bd578f3732b59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_full_flow_behav xil_defaultlib.tb_full_flow xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cb3881f324714b7db14bd578f3732b59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_full_flow_behav xil_defaultlib.tb_full_flow xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4335.133 ; gain = 0.000
run all
>> 모든 픽셀 전송 완료. 시뮬레이션 종료.
$finish called at time : 79103285 ns : File "C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sim_1/new/tb_top.sv" Line 144
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4335.398 ; gain = 0.266
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7A2CA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A2CA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4412.285 ; gain = 75.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:216]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce_edge' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4467.027 ; gain = 130.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4490.895 ; gain = 153.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4490.895 ; gain = 153.965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4514.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4514.578 ; gain = 177.648
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  5 12:17:47 2025] Launched synth_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1/runme.log
[Thu Jun  5 12:17:47 2025] Launched impl_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/OV7670_VGA_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  5 12:22:46 2025] Launched synth_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1/runme.log
[Thu Jun  5 12:22:46 2025] Launched impl_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/OV7670_VGA_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
report_utilization -hierarchical
ERROR: [Common 17-69] Command failed: report_utilization can be run only after synthesis has successfully completed.

open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4514.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4514.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -hierarchical
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  5 12:29:48 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical
| Design       : OV7670_VGA_Display
| Device       : 7a35tcpg236-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------+------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|         Instance         |         Module         | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------+------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| OV7670_VGA_Display       |                  (top) |        660 |        660 |       0 |    0 | 229 |     16 |      1 |          1 |
|   (OV7670_VGA_Display)   |                  (top) |          8 |          8 |       0 |    0 |   4 |      0 |      1 |          0 |
|   UOV7670_Clk_Gen        |          pixel_clk_gen |          1 |          1 |       0 |    0 |   3 |      0 |      0 |          0 |
|   U_FrameBuffer          |           frame_buffer |         13 |         13 |       0 |    0 |   1 |     16 |      0 |          0 |
|   U_Frame_Uart           | frame_uart_sender_gray |        356 |        356 |       0 |    0 |  69 |      0 |      0 |          0 |
|   U_OV7670_MemComtroller |   OV7670_MemController |         36 |         36 |       0 |    0 |  35 |      0 |      0 |          0 |
|   U_QVGA_MemController   |     QVGA_MemController |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|   U_Uart_Tx              |                uart_tx |         24 |         24 |       0 |    0 |  23 |      0 |      0 |          0 |
|   U_VGAController        |         VGA_Controller |        132 |        132 |       0 |    0 |  23 |      0 |      0 |          0 |
|     U_Pix_Clk_Gen        |        pixel_clk_gen_0 |          1 |          1 |       0 |    0 |   3 |      0 |      0 |          0 |
|     U_Pix_Counter        |          pixel_counter |        131 |        131 |       0 |    0 |  20 |      0 |      0 |          0 |
|   U_btn_deb              |   button_debounce_edge |         18 |         18 |       0 |    0 |  27 |      0 |      0 |          0 |
|   u_sccb                 |              SCCB_intf |         67 |         67 |       0 |    0 |  40 |      0 |      0 |          0 |
|     U_I2C_clk_gen        |            I2C_clk_gen |         13 |         13 |       0 |    0 |  10 |      0 |      0 |          0 |
|     U_SCCB_controlUnit   |       SCCB_controlUnit |         54 |         54 |       0 |    0 |  30 |      0 |      0 |          0 |
|   u_start_gen            |   sccb_start_generator |          5 |          5 |       0 |    0 |   4 |      0 |      0 |          0 |
+--------------------------+------------------------+------------+------------+---------+------+-----+--------+--------+------------+


ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7A2CA
add_files -norecurse {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv}
update_compile_order -fileset sources_1
close [ open C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv w ]
add_files C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4595.828 ; gain = 51.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:216]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce_edge' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 100000000 - type: integer 
	Parameter BIT_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'led_out' does not match port width (8) of module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:52]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 6 - type: integer 
	Parameter BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (19#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
INFO: [Synth 8-6157] synthesizing module 'us_control' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
	Parameter TICK_COUNT bound to: 23200 - type: integer 
	Parameter TICK_BIT_SIZE bound to: 15 - type: integer 
	Parameter DISTANCE_RANGE bound to: 400 - type: integer 
	Parameter DIS_BIT_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter MEASURE bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'us_tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
	Parameter COUNT bound to: 100 - type: integer 
	Parameter BIT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'us_tick_gen' (20#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'us_control' (21#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
	Parameter FCOUNT bound to: 100000 - type: integer 
	Parameter BIT_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (22#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (23#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (24#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_System' (25#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4654.117 ; gain = 109.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4678.004 ; gain = 133.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4678.004 ; gain = 133.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4701.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4701.480 ; gain = 157.188
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4701.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:216]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce_edge' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 100000000 - type: integer 
	Parameter BIT_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'led_out' does not match port width (8) of module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:52]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 6 - type: integer 
	Parameter BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (19#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
INFO: [Synth 8-6157] synthesizing module 'us_control' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
	Parameter TICK_COUNT bound to: 23200 - type: integer 
	Parameter TICK_BIT_SIZE bound to: 15 - type: integer 
	Parameter DISTANCE_RANGE bound to: 400 - type: integer 
	Parameter DIS_BIT_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter MEASURE bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'us_tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
	Parameter COUNT bound to: 100 - type: integer 
	Parameter BIT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'us_tick_gen' (20#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'us_control' (21#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
	Parameter FCOUNT bound to: 100000 - type: integer 
	Parameter BIT_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (22#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (23#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (24#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'led_out' does not match port width (16) of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'TOP_System' (25#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4701.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4705.020 ; gain = 3.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4705.020 ; gain = 3.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4728.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4728.457 ; gain = 26.977
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  5 14:17:17 2025] Launched synth_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1/runme.log
[Thu Jun  5 14:17:17 2025] Launched impl_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4728.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:216]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce_edge' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 100000000 - type: integer 
	Parameter BIT_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'led_out' does not match port width (8) of module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:52]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 6 - type: integer 
	Parameter BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (19#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
INFO: [Synth 8-6157] synthesizing module 'us_control' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
	Parameter TICK_COUNT bound to: 23200 - type: integer 
	Parameter TICK_BIT_SIZE bound to: 15 - type: integer 
	Parameter DISTANCE_RANGE bound to: 400 - type: integer 
	Parameter DIS_BIT_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter MEASURE bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'us_tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
	Parameter COUNT bound to: 100 - type: integer 
	Parameter BIT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'us_tick_gen' (20#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'us_control' (21#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
	Parameter FCOUNT bound to: 100000 - type: integer 
	Parameter BIT_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (22#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (23#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (24#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'led_out' does not match port width (16) of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'TOP_System' (25#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4728.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4728.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4728.457 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4746.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4746.266 ; gain = 17.809
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183BB7A2CA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A2CA
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/TOP_System.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/TOP_System.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  5 14:24:06 2025] Launched synth_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1/runme.log
[Thu Jun  5 14:24:06 2025] Launched impl_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/TOP_System.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 14:27:18 2025...
