// Seed: 1129901328
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    input wor id_6
    , id_11 = module_0,
    input tri id_7,
    input wire id_8,
    output wire id_9
);
  logic id_12;
  assign id_2 = id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input wire id_3,
    output uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output wire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_3,
      id_5,
      id_3,
      id_5,
      id_1,
      id_3,
      id_0
  );
endmodule
