Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 12 21:05:48 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-440814518.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.370        0.000                      0                 6177        0.019        0.000                      0                 6176        3.000        0.000                       0                  1939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  crg_pll_fb   {0.000 5.000}      10.000          100.000         
  crg_pll_sys  {0.000 5.000}      10.000          100.000         
sys_clk        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                           3.000        0.000                       0                     1  
  crg_pll_fb                                                                                                                                                     8.751        0.000                       0                     2  
  crg_pll_sys                                                                                                                                                    7.845        0.000                       0                     2  
sys_clk              1.370        0.000                      0                 6176        0.019        0.000                      0                 6176        3.750        0.000                       0                  1934  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.333        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 basesoc_timer0_zero_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 1.490ns (17.870%)  route 6.848ns (82.130%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.541     1.541    sys_clk
    SLICE_X30Y69         FDRE                                         r  basesoc_timer0_zero_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     2.059 f  basesoc_timer0_zero_pending_reg/Q
                         net (fo=4, routed)           1.496     3.555    lm32_cpu/interrupt_unit/basesoc_timer0_zero_pending
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.679 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.729     4.408    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.532 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.472     5.004    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.843     5.970    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.150     6.120 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.812     6.932    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.326     7.258 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.400    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.524 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.356     9.879    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X65Y63         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.504    11.504    lm32_cpu/mc_arithmetic/out
    SLICE_X65Y63         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[24]/C
                         clock pessimism              0.007    11.511    
                         clock uncertainty           -0.057    11.454    
    SLICE_X65Y63         FDRE (Setup_fdre_C_CE)      -0.205    11.249    lm32_cpu/mc_arithmetic/p_reg[24]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 basesoc_timer0_zero_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 1.490ns (17.870%)  route 6.848ns (82.130%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.541     1.541    sys_clk
    SLICE_X30Y69         FDRE                                         r  basesoc_timer0_zero_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     2.059 f  basesoc_timer0_zero_pending_reg/Q
                         net (fo=4, routed)           1.496     3.555    lm32_cpu/interrupt_unit/basesoc_timer0_zero_pending
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.679 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.729     4.408    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.532 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.472     5.004    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.843     5.970    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.150     6.120 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.812     6.932    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.326     7.258 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.400    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.524 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.356     9.879    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X65Y63         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.504    11.504    lm32_cpu/mc_arithmetic/out
    SLICE_X65Y63         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[25]/C
                         clock pessimism              0.007    11.511    
                         clock uncertainty           -0.057    11.454    
    SLICE_X65Y63         FDRE (Setup_fdre_C_CE)      -0.205    11.249    lm32_cpu/mc_arithmetic/p_reg[25]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 basesoc_timer0_zero_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 1.490ns (17.870%)  route 6.848ns (82.130%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.541     1.541    sys_clk
    SLICE_X30Y69         FDRE                                         r  basesoc_timer0_zero_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     2.059 f  basesoc_timer0_zero_pending_reg/Q
                         net (fo=4, routed)           1.496     3.555    lm32_cpu/interrupt_unit/basesoc_timer0_zero_pending
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.679 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.729     4.408    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.532 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.472     5.004    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.843     5.970    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.150     6.120 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.812     6.932    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.326     7.258 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.400    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.524 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.356     9.879    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X65Y63         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.504    11.504    lm32_cpu/mc_arithmetic/out
    SLICE_X65Y63         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[26]/C
                         clock pessimism              0.007    11.511    
                         clock uncertainty           -0.057    11.454    
    SLICE_X65Y63         FDRE (Setup_fdre_C_CE)      -0.205    11.249    lm32_cpu/mc_arithmetic/p_reg[26]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 basesoc_timer0_zero_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 1.490ns (17.870%)  route 6.848ns (82.130%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.541     1.541    sys_clk
    SLICE_X30Y69         FDRE                                         r  basesoc_timer0_zero_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     2.059 f  basesoc_timer0_zero_pending_reg/Q
                         net (fo=4, routed)           1.496     3.555    lm32_cpu/interrupt_unit/basesoc_timer0_zero_pending
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.679 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.729     4.408    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.532 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.472     5.004    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.843     5.970    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.150     6.120 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.812     6.932    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.326     7.258 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.400    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.524 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.356     9.879    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X65Y63         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.504    11.504    lm32_cpu/mc_arithmetic/out
    SLICE_X65Y63         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[27]/C
                         clock pessimism              0.007    11.511    
                         clock uncertainty           -0.057    11.454    
    SLICE_X65Y63         FDRE (Setup_fdre_C_CE)      -0.205    11.249    lm32_cpu/mc_arithmetic/p_reg[27]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 basesoc_timer0_zero_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 1.490ns (17.983%)  route 6.796ns (82.017%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.541     1.541    sys_clk
    SLICE_X30Y69         FDRE                                         r  basesoc_timer0_zero_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     2.059 f  basesoc_timer0_zero_pending_reg/Q
                         net (fo=4, routed)           1.496     3.555    lm32_cpu/interrupt_unit/basesoc_timer0_zero_pending
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.679 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.729     4.408    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.532 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.472     5.004    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.843     5.970    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.150     6.120 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.812     6.932    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.326     7.258 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.400    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.524 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.303     9.827    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.504    11.504    lm32_cpu/mc_arithmetic/out
    SLICE_X62Y64         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[28]/C
                         clock pessimism              0.007    11.511    
                         clock uncertainty           -0.057    11.454    
    SLICE_X62Y64         FDRE (Setup_fdre_C_CE)      -0.205    11.249    lm32_cpu/mc_arithmetic/p_reg[28]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 basesoc_timer0_zero_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 1.490ns (18.084%)  route 6.749ns (81.916%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.541     1.541    sys_clk
    SLICE_X30Y69         FDRE                                         r  basesoc_timer0_zero_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     2.059 f  basesoc_timer0_zero_pending_reg/Q
                         net (fo=4, routed)           1.496     3.555    lm32_cpu/interrupt_unit/basesoc_timer0_zero_pending
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.679 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.729     4.408    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.532 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.472     5.004    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.843     5.970    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.150     6.120 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.812     6.932    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.326     7.258 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.400    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.524 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.257     9.780    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X65Y61         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.506    11.506    lm32_cpu/mc_arithmetic/out
    SLICE_X65Y61         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[15]/C
                         clock pessimism              0.007    11.513    
                         clock uncertainty           -0.057    11.456    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.205    11.251    lm32_cpu/mc_arithmetic/p_reg[15]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 basesoc_timer0_zero_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 1.490ns (18.084%)  route 6.749ns (81.916%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.541     1.541    sys_clk
    SLICE_X30Y69         FDRE                                         r  basesoc_timer0_zero_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     2.059 f  basesoc_timer0_zero_pending_reg/Q
                         net (fo=4, routed)           1.496     3.555    lm32_cpu/interrupt_unit/basesoc_timer0_zero_pending
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.679 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.729     4.408    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.532 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.472     5.004    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.843     5.970    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.150     6.120 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.812     6.932    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.326     7.258 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.400    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.524 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.257     9.780    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X65Y61         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.506    11.506    lm32_cpu/mc_arithmetic/out
    SLICE_X65Y61         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[16]/C
                         clock pessimism              0.007    11.513    
                         clock uncertainty           -0.057    11.456    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.205    11.251    lm32_cpu/mc_arithmetic/p_reg[16]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 basesoc_timer0_zero_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 1.490ns (18.084%)  route 6.749ns (81.916%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.541     1.541    sys_clk
    SLICE_X30Y69         FDRE                                         r  basesoc_timer0_zero_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     2.059 f  basesoc_timer0_zero_pending_reg/Q
                         net (fo=4, routed)           1.496     3.555    lm32_cpu/interrupt_unit/basesoc_timer0_zero_pending
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.679 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.729     4.408    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.532 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.472     5.004    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.843     5.970    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.150     6.120 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.812     6.932    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.326     7.258 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.400    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.524 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.257     9.780    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X65Y61         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.506    11.506    lm32_cpu/mc_arithmetic/out
    SLICE_X65Y61         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[17]/C
                         clock pessimism              0.007    11.513    
                         clock uncertainty           -0.057    11.456    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.205    11.251    lm32_cpu/mc_arithmetic/p_reg[17]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 basesoc_timer0_zero_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 1.490ns (18.084%)  route 6.749ns (81.916%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.541     1.541    sys_clk
    SLICE_X30Y69         FDRE                                         r  basesoc_timer0_zero_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     2.059 f  basesoc_timer0_zero_pending_reg/Q
                         net (fo=4, routed)           1.496     3.555    lm32_cpu/interrupt_unit/basesoc_timer0_zero_pending
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.679 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.729     4.408    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.532 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.472     5.004    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.843     5.970    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.150     6.120 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.812     6.932    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.326     7.258 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.400    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.524 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.257     9.780    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X65Y61         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.506    11.506    lm32_cpu/mc_arithmetic/out
    SLICE_X65Y61         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[18]/C
                         clock pessimism              0.007    11.513    
                         clock uncertainty           -0.057    11.456    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.205    11.251    lm32_cpu/mc_arithmetic/p_reg[18]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 basesoc_timer0_zero_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 1.490ns (18.103%)  route 6.741ns (81.897%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.541     1.541    sys_clk
    SLICE_X30Y69         FDRE                                         r  basesoc_timer0_zero_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     2.059 f  basesoc_timer0_zero_pending_reg/Q
                         net (fo=4, routed)           1.496     3.555    lm32_cpu/interrupt_unit/basesoc_timer0_zero_pending
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.679 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.729     4.408    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.532 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.472     5.004    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.843     5.970    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.150     6.120 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.812     6.932    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.326     7.258 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.141     8.400    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X51Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.524 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.248     9.772    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y64         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.504    11.504    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y64         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[29]/C
                         clock pessimism              0.007    11.511    
                         clock uncertainty           -0.057    11.454    
    SLICE_X63Y64         FDRE (Setup_fdre_C_CE)      -0.205    11.249    lm32_cpu/mc_arithmetic/p_reg[29]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  1.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.805%)  route 0.232ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.566     0.566    lm32_cpu/load_store_unit/dcache/out
    SLICE_X49Y44         FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[14]/Q
                         net (fo=2, routed)           0.232     0.939    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[10]
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.877     0.877    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.623    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.296     0.919    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.575%)  route 0.234ns (62.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.566     0.566    lm32_cpu/load_store_unit/dcache/out
    SLICE_X49Y44         FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[15]/Q
                         net (fo=2, routed)           0.234     0.941    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[11]
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.877     0.877    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.623    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.296     0.919    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 interface1_bank_bus_dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.088%)  route 0.236ns (55.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.552     0.552    sys_clk
    SLICE_X31Y70         FDRE                                         r  interface1_bank_bus_dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  interface1_bank_bus_dat_r_reg[4]/Q
                         net (fo=1, routed)           0.236     0.929    interface1_bank_bus_dat_r_reg_n_0_[4]
    SLICE_X38Y67         LUT4 (Prop_lut4_I0_O)        0.045     0.974 r  basesoc_bus_wishbone_dat_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.974    basesoc_bus_wishbone_dat_r[4]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.821     0.821    sys_clk
    SLICE_X38Y67         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[4]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.121     0.937    basesoc_bus_wishbone_dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 basesoc_uart_phy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.551     0.551    sys_clk
    SLICE_X39Y72         FDRE                                         r  basesoc_uart_phy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  basesoc_uart_phy_source_payload_data_reg[0]/Q
                         net (fo=1, routed)           0.056     0.748    storage_1_reg_0_15_0_5/DIA0
    SLICE_X38Y72         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.816     0.816    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y72         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X38Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.711    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 basesoc_timer0_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_timer0_value_status_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.967%)  route 0.230ns (62.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.554     0.554    sys_clk
    SLICE_X35Y67         FDRE                                         r  basesoc_timer0_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  basesoc_timer0_value_reg[19]/Q
                         net (fo=4, routed)           0.230     0.925    basesoc_timer0_value_reg_n_0_[19]
    SLICE_X36Y65         FDRE                                         r  basesoc_timer0_value_status_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.823     0.823    sys_clk
    SLICE_X36Y65         FDRE                                         r  basesoc_timer0_value_status_reg[19]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.066     0.884    basesoc_timer0_value_status_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 interface1_bank_bus_dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.414%)  route 0.241ns (53.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.551     0.551    sys_clk
    SLICE_X30Y71         FDRE                                         r  interface1_bank_bus_dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  interface1_bank_bus_dat_r_reg[7]/Q
                         net (fo=1, routed)           0.241     0.956    interface1_bank_bus_dat_r_reg_n_0_[7]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.045     1.001 r  basesoc_bus_wishbone_dat_r[7]_i_1/O
                         net (fo=1, routed)           0.000     1.001    basesoc_bus_wishbone_dat_r[7]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.821     0.821    sys_clk
    SLICE_X38Y67         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[7]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.121     0.937    basesoc_bus_wishbone_dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_m_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_w_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.382%)  route 0.258ns (64.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    lm32_cpu/instruction_unit/out
    SLICE_X37Y58         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/instruction_unit/pc_m_reg[16]/Q
                         net (fo=2, routed)           0.258     0.958    lm32_cpu/instruction_unit/pc_m[16]
    SLICE_X35Y54         FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.828     0.828    lm32_cpu/instruction_unit/out
    SLICE_X35Y54         FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[16]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.070     0.893    lm32_cpu/instruction_unit/pc_w_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 interface1_bank_bus_dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.236%)  route 0.243ns (53.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.552     0.552    sys_clk
    SLICE_X30Y70         FDRE                                         r  interface1_bank_bus_dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  interface1_bank_bus_dat_r_reg[0]/Q
                         net (fo=1, routed)           0.243     0.959    interface1_bank_bus_dat_r_reg_n_0_[0]
    SLICE_X38Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.004 r  basesoc_bus_wishbone_dat_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.004    basesoc_interface_dat_r[0]
    SLICE_X38Y66         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.822     0.822    sys_clk
    SLICE_X38Y66         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[0]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.120     0.937    basesoc_bus_wishbone_dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 basesoc_timer0_reload_storage_full_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_timer0_value_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.357%)  route 0.243ns (56.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.552     0.552    sys_clk
    SLICE_X37Y70         FDRE                                         r  basesoc_timer0_reload_storage_full_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  basesoc_timer0_reload_storage_full_reg[23]/Q
                         net (fo=2, routed)           0.243     0.936    basesoc_timer0_reload_storage[23]
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.045     0.981 r  basesoc_timer0_value[23]_i_1/O
                         net (fo=1, routed)           0.000     0.981    basesoc_timer0_value[23]_i_1_n_0
    SLICE_X35Y71         FDRE                                         r  basesoc_timer0_value_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.817     0.817    sys_clk
    SLICE_X35Y71         FDRE                                         r  basesoc_timer0_value_reg[23]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.091     0.903    basesoc_timer0_value_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.551     0.551    sys_clk
    SLICE_X37Y71         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.261     0.952    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y72         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.816     0.816    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y72         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X38Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.874    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y24   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y25   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y55  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y55  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl_rst_meta
    SLICE_X30Y47         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1935, routed)        0.564     2.564    sys_clk
    SLICE_X30Y47         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.129     2.434    
    SLICE_X30Y47         FDPE (Setup_fdpe_C_D)       -0.035     2.399    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.399    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.333    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     3.221 (r) | SLOW    |    -0.693 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     3.021 (r) | SLOW    |    -0.419 (r) | FAST    |          |
sys_clk   | user_btn         | FDPE    | -     |     3.853 (r) | SLOW    |    -0.949 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      9.207 (r) | SLOW    |      2.981 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |      9.930 (r) | SLOW    |      3.143 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |     10.252 (r) | SLOW    |      2.986 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.630 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



