#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 25 12:38:16 2018
# Process ID: 13276
# Current directory: C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/edit_rsa_accelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10956 C:\Users\Sondre\Dropbox\NTNU\05 Design av digitale systemer\Project\IntegrationKit\edit_rsa_accelerator\edit_rsa_accelerator.xpr
# Log file: C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/edit_rsa_accelerator/vivado.log
# Journal file: C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/edit_rsa_accelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/edit_rsa_accelerator/edit_rsa_accelerator.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/edit_rsa_accelerator'
INFO: [Project 1-313] Project file moved from 'C:/tfe4141_term_project/edit_rsa_accelerator' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/edit_rsa_accelerator/edit_rsa_accelerator.ip_user_files', nor could it be found using path 'C:/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for www.digilentinc.com:pynq-z1:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/rsa_accelerator'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/rsa_accelerator' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/rsa_accelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 782.441 ; gain = 41.469
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rsa_accelerator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rsa_accelerator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/rsa_accelerator/hdl/rsa_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_core
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/rsa_accelerator/hdl/rsa_regio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_regio
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/rsa_accelerator/hdl/rsa_msgin.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_msgin
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/rsa_accelerator/hdl/rsa_msgout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_msgout
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/rsa_accelerator/hdl/rsa_accelerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_accelerator
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 91b9267eb12847098834f19c071e9069 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rsa_accelerator_behav xil_defaultlib.rsa_accelerator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.rsa_regio [rsa_regio_default]
Compiling architecture rtl of entity xil_defaultlib.rsa_msgin [rsa_msgin_default]
Compiling architecture rtl of entity xil_defaultlib.rsa_msgout [rsa_msgout_default]
Compiling architecture rtl of entity xil_defaultlib.rsa_core [rsa_core_default]
Compiling architecture rtl of entity xil_defaultlib.rsa_accelerator
Built simulation snapshot rsa_accelerator_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sondre/Dropbox/NTNU/05 -notrace
couldn't read file "C:/Users/Sondre/Dropbox/NTNU/05": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 25 12:40:17 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 796.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sondre/Dropbox/NTNU/05 Design av digitale systemer/Project/IntegrationKit/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rsa_accelerator_behav -key {Behavioral:sim_1:Functional:rsa_accelerator} -tclbatch {rsa_accelerator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rsa_accelerator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rsa_accelerator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 821.879 ; gain = 25.832
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 25 12:43:14 2018...
