 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Thu Mar 12 14:00:11 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 31.13%

  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1474    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0741    0.2059     0.5239 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      18.0278              0.0000     0.5239 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[2] (net)                     18.0278              0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5239 r
  fifo_lo[1] (net)                                     18.0278              0.0000     0.5239 r
  U1762/IN1 (MUX21X1)                                             0.0741   -0.0016 &   0.5223 r
  U1762/Q (MUX21X1)                                               0.2426    0.1753 @   0.6976 r
  io_cmd_o[2] (net)                             4      72.6914              0.0000     0.6976 r
  io_cmd_o[2] (out)                                               0.2426   -0.0634 @   0.6342 r
  data arrival time                                                                    0.6342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7342


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1473    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0471    0.1913     0.5095 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       7.7322              0.0000     0.5095 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5095 r
  fifo_0__mem_fifo/data_o[1] (net)                      7.7322              0.0000     0.5095 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5095 r
  fifo_lo[0] (net)                                      7.7322              0.0000     0.5095 r
  U1760/IN1 (MUX21X1)                                             0.0471    0.0001 &   0.5096 r
  U1760/Q (MUX21X1)                                               0.2330    0.1656 @   0.6752 r
  io_cmd_o[1] (net)                             4      69.6267              0.0000     0.6752 r
  io_cmd_o[1] (out)                                               0.2330   -0.0269 @   0.6483 r
  data arrival time                                                                    0.6483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7483


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1468    0.0000     0.3170 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0395    0.1863     0.5033 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       4.9868              0.0000     0.5033 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5033 r
  fifo_0__mem_fifo/data_o[44] (net)                     4.9868              0.0000     0.5033 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5033 r
  fifo_lo[42] (net)                                     4.9868              0.0000     0.5033 r
  U1844/IN1 (MUX21X1)                                             0.0395    0.0000 &   0.5033 r
  U1844/Q (MUX21X1)                                               0.2613    0.1751 @   0.6784 r
  io_cmd_o[44] (net)                            4      78.8767              0.0000     0.6784 r
  io_cmd_o[44] (out)                                              0.2613   -0.0287 @   0.6497 r
  data arrival time                                                                    0.6497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7497


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0558    0.1971     0.5616 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      11.0580              0.0000     0.5616 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[69] (net)                    11.0580              0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5616 r
  fifo_lo[109] (net)                                   11.0580              0.0000     0.5616 r
  U1881/IN2 (AND2X1)                                              0.0558   -0.0016 &   0.5599 r
  U1881/Q (AND2X1)                                                0.1815    0.1254 @   0.6853 r
  io_cmd_o[69] (net)                            4      52.5881              0.0000     0.6853 r
  io_cmd_o[69] (out)                                              0.1823   -0.0328 @   0.6524 r
  data arrival time                                                                    0.6524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7524


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1474    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0713    0.2045     0.5229 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      16.9955              0.0000     0.5229 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5229 r
  fifo_0__mem_fifo/data_o[32] (net)                    16.9955              0.0000     0.5229 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5229 r
  fifo_lo[30] (net)                                    16.9955              0.0000     0.5229 r
  U1820/IN1 (MUX21X1)                                             0.0713   -0.0008 &   0.5221 r
  U1820/Q (MUX21X1)                                               0.2411    0.1731 @   0.6953 r
  io_cmd_o[32] (net)                            4      71.7296              0.0000     0.6953 r
  io_cmd_o[32] (out)                                              0.2411   -0.0427 @   0.6525 r
  data arrival time                                                                    0.6525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7525


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1468    0.0000     0.3175 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0757    0.2067     0.5242 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      18.6562              0.0000     0.5242 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5242 r
  fifo_0__mem_fifo/data_o[41] (net)                    18.6562              0.0000     0.5242 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5242 r
  fifo_lo[39] (net)                                    18.6562              0.0000     0.5242 r
  U1838/IN1 (MUX21X1)                                             0.0757   -0.0077 &   0.5165 r
  U1838/Q (MUX21X1)                                               0.2911    0.1926 @   0.7091 r
  io_cmd_o[41] (net)                            5      87.5029              0.0000     0.7091 r
  io_cmd_o[41] (out)                                              0.2911   -0.0562 @   0.6529 r
  data arrival time                                                                    0.6529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7529


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1474    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0639    0.2229     0.5409 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      17.4020              0.0000     0.5409 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[2] (net)                     17.4020              0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5409 f
  fifo_lo[1] (net)                                     17.4020              0.0000     0.5409 f
  U1762/IN1 (MUX21X1)                                             0.0639   -0.0014 &   0.5395 f
  U1762/Q (MUX21X1)                                               0.2356    0.1801 @   0.7197 f
  io_cmd_o[2] (net)                             4      71.9456              0.0000     0.7197 f
  io_cmd_o[2] (out)                                               0.2356   -0.0644 @   0.6552 f
  data arrival time                                                                    0.6552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7552


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1595    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0581    0.1984     0.5625 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      11.9471              0.0000     0.5625 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5625 r
  fifo_1__mem_fifo/data_o[89] (net)                    11.9471              0.0000     0.5625 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5625 r
  fifo_lo[129] (net)                                   11.9471              0.0000     0.5625 r
  U1921/IN2 (AND2X1)                                              0.0581   -0.0038 &   0.5588 r
  U1921/Q (AND2X1)                                                0.1809    0.1273 @   0.6860 r
  io_cmd_o[89] (net)                            4      53.2928              0.0000     0.6860 r
  io_cmd_o[89] (out)                                              0.1809   -0.0305 @   0.6556 r
  data arrival time                                                                    0.6556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7556


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1474    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0646    0.2010     0.5190 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      14.4296              0.0000     0.5190 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5190 r
  fifo_0__mem_fifo/data_o[46] (net)                    14.4296              0.0000     0.5190 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5190 r
  fifo_lo[44] (net)                                    14.4296              0.0000     0.5190 r
  U1848/IN1 (MUX21X1)                                             0.0646   -0.0021 &   0.5169 r
  U1848/Q (MUX21X1)                                               0.2367    0.1714 @   0.6883 r
  io_cmd_o[46] (net)                            4      70.9837              0.0000     0.6883 r
  io_cmd_o[46] (out)                                              0.2367   -0.0324 @   0.6560 r
  data arrival time                                                                    0.6560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7560


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1468    0.0000     0.3172 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0463    0.1907     0.5079 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       7.4105              0.0000     0.5079 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5079 r
  fifo_0__mem_fifo/data_o[11] (net)                     7.4105              0.0000     0.5079 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5079 r
  fifo_lo[9] (net)                                      7.4105              0.0000     0.5079 r
  U1778/IN1 (MUX21X1)                                             0.0463    0.0001 &   0.5080 r
  U1778/Q (MUX21X1)                                               0.2289    0.1637 @   0.6717 r
  io_cmd_o[11] (net)                            4      68.2560              0.0000     0.6717 r
  io_cmd_o[11] (out)                                              0.2289   -0.0157 @   0.6560 r
  data arrival time                                                                    0.6560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7560


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0516    0.1948     0.5593 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       9.4749              0.0000     0.5593 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[85] (net)                     9.4749              0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5593 r
  fifo_lo[125] (net)                                    9.4749              0.0000     0.5593 r
  U1913/IN2 (AND2X1)                                              0.0516   -0.0008 &   0.5585 r
  U1913/Q (AND2X1)                                                0.1767    0.1230 @   0.6815 r
  io_cmd_o[85] (net)                            4      51.0824              0.0000     0.6815 r
  io_cmd_o[85] (out)                                              0.1774   -0.0247 @   0.6568 r
  data arrival time                                                                    0.6568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7568


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0555    0.1959     0.5144 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      10.9270              0.0000     0.5144 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5144 r
  fifo_0__mem_fifo/data_o[19] (net)                    10.9270              0.0000     0.5144 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5144 r
  fifo_lo[17] (net)                                    10.9270              0.0000     0.5144 r
  U1794/IN1 (MUX21X1)                                             0.0555   -0.0007 &   0.5137 r
  U1794/Q (MUX21X1)                                               0.2935    0.1896 @   0.7033 r
  io_cmd_o[19] (net)                            4      88.5242              0.0000     0.7033 r
  io_cmd_o[19] (out)                                              0.2935   -0.0455 @   0.6578 r
  data arrival time                                                                    0.6578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7578


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1468    0.0000     0.3175 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0798    0.2088     0.5263 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      20.1951              0.0000     0.5263 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5263 r
  fifo_0__mem_fifo/data_o[31] (net)                    20.1951              0.0000     0.5263 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5263 r
  fifo_lo[29] (net)                                    20.1951              0.0000     0.5263 r
  U1818/IN1 (MUX21X1)                                             0.0798   -0.0081 &   0.5182 r
  U1818/Q (MUX21X1)                                               0.2666    0.1844 @   0.7026 r
  io_cmd_o[31] (net)                            4      79.7479              0.0000     0.7026 r
  io_cmd_o[31] (out)                                              0.2666   -0.0437 @   0.6589 r
  data arrival time                                                                    0.6589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7589


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0531    0.1956     0.5602 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      10.0500              0.0000     0.5602 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5602 r
  fifo_1__mem_fifo/data_o[67] (net)                    10.0500              0.0000     0.5602 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5602 r
  fifo_lo[107] (net)                                   10.0500              0.0000     0.5602 r
  U1877/IN2 (AND2X1)                                              0.0531   -0.0012 &   0.5589 r
  U1877/Q (AND2X1)                                                0.1783    0.1261 @   0.6850 r
  io_cmd_o[67] (net)                            4      52.6588              0.0000     0.6850 r
  io_cmd_o[67] (out)                                              0.1783   -0.0234 @   0.6617 r
  data arrival time                                                                    0.6617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7617


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0476    0.1925     0.5575 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.9216              0.0000     0.5575 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5575 r
  fifo_1__mem_fifo/data_o[80] (net)                     7.9216              0.0000     0.5575 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5575 r
  fifo_lo[120] (net)                                    7.9216              0.0000     0.5575 r
  U1903/IN2 (AND2X1)                                              0.0476   -0.0010 &   0.5565 r
  U1903/Q (AND2X1)                                                0.1858    0.1286 @   0.6851 r
  io_cmd_o[80] (net)                            4      55.2050              0.0000     0.6851 r
  io_cmd_o[80] (out)                                              0.1858   -0.0230 @   0.6621 r
  data arrival time                                                                    0.6621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7621


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3165     0.3165
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1467    0.0000     0.3165 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0638    0.2005     0.5171 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      14.1238              0.0000     0.5171 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5171 r
  fifo_0__mem_fifo/data_o[15] (net)                    14.1238              0.0000     0.5171 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5171 r
  fifo_lo[13] (net)                                    14.1238              0.0000     0.5171 r
  U1786/IN1 (MUX21X1)                                             0.0638   -0.0107 &   0.5064 r
  U1786/Q (MUX21X1)                                               0.2420    0.1729 @   0.6793 r
  io_cmd_o[15] (net)                            4      72.5845              0.0000     0.6793 r
  io_cmd_o[15] (out)                                              0.2420   -0.0167 @   0.6626 r
  data arrival time                                                                    0.6626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7626


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0464    0.1919     0.5568 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.4823              0.0000     0.5568 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5568 r
  fifo_1__mem_fifo/data_o[90] (net)                     7.4823              0.0000     0.5568 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5568 r
  fifo_lo[130] (net)                                    7.4823              0.0000     0.5568 r
  U1923/IN2 (AND2X1)                                              0.0464   -0.0011 &   0.5558 r
  U1923/Q (AND2X1)                                                0.1850    0.1280 @   0.6838 r
  io_cmd_o[90] (net)                            4      54.9074              0.0000     0.6838 r
  io_cmd_o[90] (out)                                              0.1850   -0.0205 @   0.6633 r
  data arrival time                                                                    0.6633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7633


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0542    0.1962     0.5609 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.4667              0.0000     0.5609 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[78] (net)                    10.4667              0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5609 r
  fifo_lo[118] (net)                                   10.4667              0.0000     0.5609 r
  U1899/IN2 (AND2X1)                                              0.0542    0.0003 &   0.5612 r
  U1899/Q (AND2X1)                                                0.1937    0.1325 @   0.6937 r
  io_cmd_o[78] (net)                            4      57.7213              0.0000     0.6937 r
  io_cmd_o[78] (out)                                              0.1937   -0.0300 @   0.6637 r
  data arrival time                                                                    0.6637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7637


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1473    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0700    0.2039     0.5222 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      16.4955              0.0000     0.5222 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5222 r
  fifo_0__mem_fifo/data_o[10] (net)                    16.4955              0.0000     0.5222 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5222 r
  fifo_lo[8] (net)                                     16.4955              0.0000     0.5222 r
  U1776/IN1 (MUX21X1)                                             0.0700   -0.0070 &   0.5153 r
  U1776/Q (MUX21X1)                                               0.2853    0.1877 @   0.7030 r
  io_cmd_o[10] (net)                            4      85.0896              0.0000     0.7030 r
  io_cmd_o[10] (out)                                              0.2853   -0.0376 @   0.6654 r
  data arrival time                                                                    0.6654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7654


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0588    0.1988     0.5634 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      12.2344              0.0000     0.5634 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5634 r
  fifo_1__mem_fifo/data_o[94] (net)                    12.2344              0.0000     0.5634 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5634 r
  fifo_lo[134] (net)                                   12.2344              0.0000     0.5634 r
  U1931/IN2 (AND2X1)                                              0.0588   -0.0052 &   0.5582 r
  U1931/Q (AND2X1)                                                0.1765    0.1238 @   0.6820 r
  io_cmd_o[94] (net)                            4      50.9733              0.0000     0.6820 r
  io_cmd_o[94] (out)                                              0.1772   -0.0156 @   0.6664 r
  data arrival time                                                                    0.6664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7664


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0419    0.1889     0.5540 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.8527              0.0000     0.5540 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5540 r
  fifo_1__mem_fifo/data_o[82] (net)                     5.8527              0.0000     0.5540 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5540 r
  fifo_lo[122] (net)                                    5.8527              0.0000     0.5540 r
  U1907/IN2 (AND2X1)                                              0.0419    0.0000 &   0.5540 r
  U1907/Q (AND2X1)                                                0.1870    0.1277 @   0.6817 r
  io_cmd_o[82] (net)                            4      55.3322              0.0000     0.6817 r
  io_cmd_o[82] (out)                                              0.1870   -0.0151 @   0.6666 r
  data arrival time                                                                    0.6666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7666


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1473    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0407    0.2073     0.5256 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       7.1064              0.0000     0.5256 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5256 f
  fifo_0__mem_fifo/data_o[1] (net)                      7.1064              0.0000     0.5256 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5256 f
  fifo_lo[0] (net)                                      7.1064              0.0000     0.5256 f
  U1760/IN1 (MUX21X1)                                             0.0407    0.0001 &   0.5256 f
  U1760/Q (MUX21X1)                                               0.2268    0.1714 @   0.6970 f
  io_cmd_o[1] (net)                             4      68.8809              0.0000     0.6970 f
  io_cmd_o[1] (out)                                               0.2268   -0.0280 @   0.6691 f
  data arrival time                                                                    0.6691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7691


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0624    0.2008     0.5659 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      13.6045              0.0000     0.5659 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5659 r
  fifo_1__mem_fifo/data_o[116] (net)                   13.6045              0.0000     0.5659 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5659 r
  fifo_lo[156] (net)                                   13.6045              0.0000     0.5659 r
  U1975/IN2 (AND2X1)                                              0.0624   -0.0039 &   0.5620 r
  U1975/Q (AND2X1)                                                0.1918    0.1306 @   0.6926 r
  io_cmd_o[116] (net)                           4      55.9735              0.0000     0.6926 r
  io_cmd_o[116] (out)                                             0.1926   -0.0235 @   0.6691 r
  data arrival time                                                                    0.6691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7691


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0613    0.2002     0.5646 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      13.1735              0.0000     0.5646 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[92] (net)                    13.1735              0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5646 r
  fifo_lo[132] (net)                                   13.1735              0.0000     0.5646 r
  U1927/IN2 (AND2X1)                                              0.0613   -0.0048 &   0.5598 r
  U1927/Q (AND2X1)                                                0.1904    0.1320 @   0.6918 r
  io_cmd_o[92] (net)                            4      56.6173              0.0000     0.6918 r
  io_cmd_o[92] (out)                                              0.1904   -0.0223 @   0.6696 r
  data arrival time                                                                    0.6696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7696


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1474    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0701    0.2039     0.5220 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      16.5111              0.0000     0.5220 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5220 r
  fifo_0__mem_fifo/data_o[8] (net)                     16.5111              0.0000     0.5220 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5220 r
  fifo_lo[6] (net)                                     16.5111              0.0000     0.5220 r
  U1772/IN1 (MUX21X1)                                             0.0701   -0.0020 &   0.5201 r
  U1772/Q (MUX21X1)                                               0.2378    0.1728 @   0.6928 r
  io_cmd_o[8] (net)                             4      71.2377              0.0000     0.6928 r
  io_cmd_o[8] (out)                                               0.2378   -0.0225 @   0.6704 r
  data arrival time                                                                    0.6704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7704


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0495    0.1936     0.5586 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       8.6351              0.0000     0.5586 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[91] (net)                     8.6351              0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5586 r
  fifo_lo[131] (net)                                    8.6351              0.0000     0.5586 r
  U1925/IN2 (AND2X1)                                              0.0495   -0.0010 &   0.5576 r
  U1925/Q (AND2X1)                                                0.1727    0.1231 @   0.6807 r
  io_cmd_o[91] (net)                            4      50.7546              0.0000     0.6807 r
  io_cmd_o[91] (out)                                              0.1727   -0.0097 @   0.6710 r
  data arrival time                                                                    0.6710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7710


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0501    0.1939     0.5590 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.8882              0.0000     0.5590 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5590 r
  fifo_1__mem_fifo/data_o[93] (net)                     8.8882              0.0000     0.5590 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5590 r
  fifo_lo[133] (net)                                    8.8882              0.0000     0.5590 r
  U1929/IN2 (AND2X1)                                              0.0501    0.0001 &   0.5592 r
  U1929/Q (AND2X1)                                                0.1889    0.1299 @   0.6891 r
  io_cmd_o[93] (net)                            4      56.1311              0.0000     0.6891 r
  io_cmd_o[93] (out)                                              0.1889   -0.0173 @   0.6718 r
  data arrival time                                                                    0.6718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7718


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1468    0.0000     0.3170 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0775    0.2076     0.5246 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      19.3320              0.0000     0.5246 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5246 r
  fifo_0__mem_fifo/data_o[14] (net)                    19.3320              0.0000     0.5246 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5246 r
  fifo_lo[12] (net)                                    19.3320              0.0000     0.5246 r
  U1784/IN1 (MUX21X1)                                             0.0775   -0.0075 &   0.5171 r
  U1784/Q (MUX21X1)                                               0.2791    0.1885 @   0.7056 r
  io_cmd_o[14] (net)                            4      83.6901              0.0000     0.7056 r
  io_cmd_o[14] (out)                                              0.2791   -0.0334 @   0.6722 r
  data arrival time                                                                    0.6722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7722


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0492    0.1934     0.5579 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       8.5209              0.0000     0.5579 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[77] (net)                     8.5209              0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5579 r
  fifo_lo[117] (net)                                    8.5209              0.0000     0.5579 r
  U1897/IN2 (AND2X1)                                              0.0492    0.0002 &   0.5581 r
  U1897/Q (AND2X1)                                                0.1813    0.1244 @   0.6825 r
  io_cmd_o[77] (net)                            4      52.5193              0.0000     0.6825 r
  io_cmd_o[77] (out)                                              0.1821   -0.0100 @   0.6725 r
  data arrival time                                                                    0.6725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7725


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1468    0.0000     0.3170 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0344    0.2021     0.5191 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       4.3610              0.0000     0.5191 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5191 f
  fifo_0__mem_fifo/data_o[44] (net)                     4.3610              0.0000     0.5191 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5191 f
  fifo_lo[42] (net)                                     4.3610              0.0000     0.5191 f
  U1844/IN1 (MUX21X1)                                             0.0344    0.0000 &   0.5191 f
  U1844/Q (MUX21X1)                                               0.2541    0.1829 @   0.7020 f
  io_cmd_o[44] (net)                            4      78.1309              0.0000     0.7020 f
  io_cmd_o[44] (out)                                              0.2541   -0.0289 @   0.6730 f
  data arrival time                                                                    0.6730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7730


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0514    0.1936     0.5121 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.3788              0.0000     0.5121 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5121 r
  fifo_0__mem_fifo/data_o[43] (net)                     9.3788              0.0000     0.5121 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5121 r
  fifo_lo[41] (net)                                     9.3788              0.0000     0.5121 r
  U1842/IN1 (MUX21X1)                                             0.0514   -0.0032 &   0.5089 r
  U1842/Q (MUX21X1)                                               0.2418    0.1690 @   0.6779 r
  io_cmd_o[43] (net)                            5      72.0022              0.0000     0.6779 r
  io_cmd_o[43] (out)                                              0.2418   -0.0045 @   0.6734 r
  data arrival time                                                                    0.6734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7734


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0564    0.1974     0.5619 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      11.2903              0.0000     0.5619 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5619 r
  fifo_1__mem_fifo/data_o[70] (net)                    11.2903              0.0000     0.5619 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5619 r
  fifo_lo[110] (net)                                   11.2903              0.0000     0.5619 r
  U1883/IN2 (AND2X1)                                              0.0564    0.0004 &   0.5622 r
  U1883/Q (AND2X1)                                                0.1749    0.1248 @   0.6871 r
  io_cmd_o[70] (net)                            4      51.4287              0.0000     0.6871 r
  io_cmd_o[70] (out)                                              0.1749   -0.0132 @   0.6738 r
  data arrival time                                                                    0.6738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7738


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1474    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0616    0.2215     0.5398 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      16.3697              0.0000     0.5398 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5398 f
  fifo_0__mem_fifo/data_o[32] (net)                    16.3697              0.0000     0.5398 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5398 f
  fifo_lo[30] (net)                                    16.3697              0.0000     0.5398 f
  U1820/IN1 (MUX21X1)                                             0.0616   -0.0006 &   0.5392 f
  U1820/Q (MUX21X1)                                               0.2343    0.1779 @   0.7171 f
  io_cmd_o[32] (net)                            4      70.9839              0.0000     0.7171 f
  io_cmd_o[32] (out)                                              0.2343   -0.0431 @   0.6740 f
  data arrival time                                                                    0.6740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7740


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3169     0.3169
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1468    0.0000     0.3169 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0457    0.1904     0.5073 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2       7.2188              0.0000     0.5073 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5073 r
  fifo_0__mem_fifo/data_o[52] (net)                     7.2188              0.0000     0.5073 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5073 r
  fifo_lo[46] (net)                                     7.2188              0.0000     0.5073 r
  U1852/IN1 (MUX21X1)                                             0.0457   -0.0011 &   0.5062 r
  U1852/Q (MUX21X1)                                               0.2824    0.1827 @   0.6889 r
  io_cmd_o[52] (net)                            4      84.7758              0.0000     0.6889 r
  io_cmd_o[52] (out)                                              0.2824   -0.0142 @   0.6747 r
  data arrival time                                                                    0.6747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7747


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2323    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0515    0.2006     0.6026 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       9.4738              0.0000     0.6026 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6026 r
  fifo_1__mem_fifo/data_o[75] (net)                     9.4738              0.0000     0.6026 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6026 r
  fifo_lo[115] (net)                                    9.4738              0.0000     0.6026 r
  U1893/IN2 (AND2X1)                                              0.0515    0.0002 &   0.6028 r
  U1893/Q (AND2X1)                                                0.2218    0.1442 @   0.7470 r
  io_cmd_o[75] (net)                            4      66.7948              0.0000     0.7470 r
  io_cmd_o[75] (out)                                              0.2222   -0.0720 @   0.6751 r
  data arrival time                                                                    0.6751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7751


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1468    0.0000     0.3171 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0754    0.2066     0.5236 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      18.5379              0.0000     0.5236 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5236 r
  fifo_0__mem_fifo/data_o[25] (net)                    18.5379              0.0000     0.5236 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5236 r
  fifo_lo[23] (net)                                    18.5379              0.0000     0.5236 r
  U1806/IN1 (MUX21X1)                                             0.0754   -0.0079 &   0.5157 r
  U1806/Q (MUX21X1)                                               0.2562    0.1804 @   0.6962 r
  io_cmd_o[25] (net)                            6      76.7764              0.0000     0.6962 r
  io_cmd_o[25] (out)                                              0.2562   -0.0209 @   0.6752 r
  data arrival time                                                                    0.6752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7752


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0763    0.2070     0.5253 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      18.8786              0.0000     0.5253 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[4] (net)                     18.8786              0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5253 r
  fifo_lo[2] (net)                                     18.8786              0.0000     0.5253 r
  U1764/IN1 (MUX21X1)                                             0.0763   -0.0074 &   0.5179 r
  U1764/Q (MUX21X1)                                               0.2266    0.1695 @   0.6874 r
  io_cmd_o[4] (net)                             4      67.4915              0.0000     0.6874 r
  io_cmd_o[4] (out)                                               0.2266   -0.0112 @   0.6762 r
  data arrival time                                                                    0.6762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7762


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0551    0.1967     0.5617 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      10.7829              0.0000     0.5617 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[86] (net)                    10.7829              0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5617 r
  fifo_lo[126] (net)                                   10.7829              0.0000     0.5617 r
  U1915/IN2 (AND2X1)                                              0.0551   -0.0015 &   0.5602 r
  U1915/Q (AND2X1)                                                0.2243    0.1437 @   0.7039 r
  io_cmd_o[86] (net)                            4      67.2086              0.0000     0.7039 r
  io_cmd_o[86] (out)                                              0.2243   -0.0274 @   0.6766 r
  data arrival time                                                                    0.6766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7766


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1601    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0552    0.1968     0.5615 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.8461              0.0000     0.5615 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5615 r
  fifo_1__mem_fifo/data_o[66] (net)                    10.8461              0.0000     0.5615 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5615 r
  fifo_lo[106] (net)                                   10.8461              0.0000     0.5615 r
  U1875/IN2 (AND2X1)                                              0.0552    0.0003 &   0.5618 r
  U1875/Q (AND2X1)                                                0.1810    0.1270 @   0.6888 r
  io_cmd_o[66] (net)                            4      53.3755              0.0000     0.6888 r
  io_cmd_o[66] (out)                                              0.1810   -0.0122 @   0.6766 r
  data arrival time                                                                    0.6766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7766


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0428    0.1885     0.5068 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       6.1743              0.0000     0.5068 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5068 r
  fifo_0__mem_fifo/data_o[20] (net)                     6.1743              0.0000     0.5068 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5068 r
  fifo_lo[18] (net)                                     6.1743              0.0000     0.5068 r
  U1796/IN1 (MUX21X1)                                             0.0428    0.0000 &   0.5068 r
  U1796/Q (MUX21X1)                                               0.2168    0.1573 @   0.6642 r
  io_cmd_o[20] (net)                            4      64.0018              0.0000     0.6642 r
  io_cmd_o[20] (out)                                              0.2168    0.0125 @   0.6767 r
  data arrival time                                                                    0.6767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7767


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1468    0.0000     0.3172 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0400    0.2067     0.5238 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       6.7847              0.0000     0.5238 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5238 f
  fifo_0__mem_fifo/data_o[11] (net)                     6.7847              0.0000     0.5238 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5238 f
  fifo_lo[9] (net)                                      6.7847              0.0000     0.5238 f
  U1778/IN1 (MUX21X1)                                             0.0400    0.0001 &   0.5239 f
  U1778/Q (MUX21X1)                                               0.2228    0.1693 @   0.6932 f
  io_cmd_o[11] (net)                            4      67.5102              0.0000     0.6932 f
  io_cmd_o[11] (out)                                              0.2228   -0.0163 @   0.6769 f
  data arrival time                                                                    0.6769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7769


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1473    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0719    0.2048     0.5233 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      17.2076              0.0000     0.5233 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5233 r
  fifo_0__mem_fifo/data_o[7] (net)                     17.2076              0.0000     0.5233 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5233 r
  fifo_lo[5] (net)                                     17.2076              0.0000     0.5233 r
  U1770/IN1 (MUX21X1)                                             0.0719   -0.0028 &   0.5205 r
  U1770/Q (MUX21X1)                                               0.2847    0.1887 @   0.7092 r
  io_cmd_o[7] (net)                             4      85.1648              0.0000     0.7092 r
  io_cmd_o[7] (out)                                               0.2847   -0.0319 @   0.6772 r
  data arrival time                                                                    0.6772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7772


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1474    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0558    0.2177     0.5357 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      13.8038              0.0000     0.5357 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5357 f
  fifo_0__mem_fifo/data_o[46] (net)                    13.8038              0.0000     0.5357 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5357 f
  fifo_lo[44] (net)                                    13.8038              0.0000     0.5357 f
  U1848/IN1 (MUX21X1)                                             0.0558   -0.0019 &   0.5338 f
  U1848/Q (MUX21X1)                                               0.2299    0.1765 @   0.7103 f
  io_cmd_o[46] (net)                            4      70.2380              0.0000     0.7103 f
  io_cmd_o[46] (out)                                              0.2299   -0.0331 @   0.6772 f
  data arrival time                                                                    0.6772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7772


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0582    0.1984     0.5635 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      11.9740              0.0000     0.5635 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[110] (net)                   11.9740              0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5635 r
  fifo_lo[150] (net)                                   11.9740              0.0000     0.5635 r
  U1963/IN2 (AND2X1)                                              0.0582   -0.0021 &   0.5613 r
  U1963/Q (AND2X1)                                                0.1788    0.1248 @   0.6861 r
  io_cmd_o[110] (net)                           4      51.7898              0.0000     0.6861 r
  io_cmd_o[110] (out)                                             0.1795   -0.0089 @   0.6773 r
  data arrival time                                                                    0.6773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7773


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1468    0.0000     0.3175 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0653    0.2237     0.5412 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      18.0304              0.0000     0.5412 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5412 f
  fifo_0__mem_fifo/data_o[41] (net)                    18.0304              0.0000     0.5412 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5412 f
  fifo_lo[39] (net)                                    18.0304              0.0000     0.5412 f
  U1838/IN1 (MUX21X1)                                             0.0653   -0.0069 &   0.5343 f
  U1838/Q (MUX21X1)                                               0.2808    0.1988 @   0.7332 f
  io_cmd_o[41] (net)                            5      86.1548              0.0000     0.7332 f
  io_cmd_o[41] (out)                                              0.2808   -0.0558 @   0.6774 f
  data arrival time                                                                    0.6774

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7774


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1705    0.0000     0.3292 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0471    0.1932     0.5224 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       7.7388              0.0000     0.5224 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5224 r
  fifo_0__mem_fifo/data_o[40] (net)                     7.7388              0.0000     0.5224 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5224 r
  fifo_lo[38] (net)                                     7.7388              0.0000     0.5224 r
  U1836/IN1 (MUX21X1)                                             0.0471    0.0001 &   0.5225 r
  U1836/Q (MUX21X1)                                               0.2381    0.1667 @   0.6891 r
  io_cmd_o[40] (net)                            5      70.8287              0.0000     0.6891 r
  io_cmd_o[40] (out)                                              0.2381   -0.0109 @   0.6783 r
  data arrival time                                                                    0.6783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7783


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0535    0.1958     0.5609 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.1699              0.0000     0.5609 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[83] (net)                    10.1699              0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5609 r
  fifo_lo[123] (net)                                   10.1699              0.0000     0.5609 r
  U1909/IN2 (AND2X1)                                              0.0535   -0.0008 &   0.5601 r
  U1909/Q (AND2X1)                                                0.2234    0.1434 @   0.7035 r
  io_cmd_o[83] (net)                            4      67.0113              0.0000     0.7035 r
  io_cmd_o[83] (out)                                              0.2234   -0.0249 @   0.6787 r
  data arrival time                                                                    0.6787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7787


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0489    0.2140     0.5785 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      10.7403              0.0000     0.5785 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[69] (net)                    10.7403              0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5785 f
  fifo_lo[109] (net)                                   10.7403              0.0000     0.5785 f
  U1881/IN2 (AND2X1)                                              0.0489   -0.0013 &   0.5772 f
  U1881/Q (AND2X1)                                                0.1812    0.1394 @   0.7167 f
  io_cmd_o[69] (net)                            4      51.8423              0.0000     0.7167 f
  io_cmd_o[69] (out)                                              0.1812   -0.0375 @   0.6791 f
  data arrival time                                                                    0.6791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7791


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1601    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0566    0.1976     0.5622 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.3877              0.0000     0.5622 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[87] (net)                    11.3877              0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5622 r
  fifo_lo[127] (net)                                   11.3877              0.0000     0.5622 r
  U1917/IN2 (AND2X1)                                              0.0566   -0.0075 &   0.5547 r
  U1917/Q (AND2X1)                                                0.2214    0.1421 @   0.6968 r
  io_cmd_o[87] (net)                            4      65.8779              0.0000     0.6968 r
  io_cmd_o[87] (out)                                              0.2214   -0.0172 @   0.6796 r
  data arrival time                                                                    0.6796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7796


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0481    0.1928     0.5578 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       8.1131              0.0000     0.5578 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[76] (net)                     8.1131              0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5578 r
  fifo_lo[116] (net)                                    8.1131              0.0000     0.5578 r
  U1895/IN2 (AND2X1)                                              0.0481    0.0001 &   0.5579 r
  U1895/Q (AND2X1)                                                0.1772    0.1247 @   0.6826 r
  io_cmd_o[76] (net)                            4      52.1982              0.0000     0.6826 r
  io_cmd_o[76] (out)                                              0.1772   -0.0020 @   0.6805 r
  data arrival time                                                                    0.6805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7805


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0582    0.1984     0.5635 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      11.9782              0.0000     0.5635 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[101] (net)                   11.9782              0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5635 r
  fifo_lo[141] (net)                                   11.9782              0.0000     0.5635 r
  U1945/IN2 (AND2X1)                                              0.0582   -0.0063 &   0.5573 r
  U1945/Q (AND2X1)                                                0.1713    0.1236 @   0.6808 r
  io_cmd_o[101] (net)                           4      50.2347              0.0000     0.6808 r
  io_cmd_o[101] (out)                                             0.1713   -0.0001 @   0.6808 r
  data arrival time                                                                    0.6808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7808


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1468    0.0000     0.3175 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0688    0.2259     0.5434 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      19.5693              0.0000     0.5434 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5434 f
  fifo_0__mem_fifo/data_o[31] (net)                    19.5693              0.0000     0.5434 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5434 f
  fifo_lo[29] (net)                                    19.5693              0.0000     0.5434 f
  U1818/IN1 (MUX21X1)                                             0.0688   -0.0073 &   0.5361 f
  U1818/Q (MUX21X1)                                               0.2590    0.1898 @   0.7259 f
  io_cmd_o[31] (net)                            4      79.0021              0.0000     0.7259 f
  io_cmd_o[31] (out)                                              0.2590   -0.0447 @   0.6812 f
  data arrival time                                                                    0.6812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7812


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0767    0.2072     0.5255 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      19.0194              0.0000     0.5255 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5255 r
  fifo_0__mem_fifo/data_o[26] (net)                    19.0194              0.0000     0.5255 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5255 r
  fifo_lo[24] (net)                                    19.0194              0.0000     0.5255 r
  U1808/IN1 (MUX21X1)                                             0.0767   -0.0058 &   0.5197 r
  U1808/Q (MUX21X1)                                               0.2525    0.1787 @   0.6984 r
  io_cmd_o[26] (net)                            5      75.3607              0.0000     0.6984 r
  io_cmd_o[26] (out)                                              0.2525   -0.0171 @   0.6813 r
  data arrival time                                                                    0.6813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7813


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0480    0.2123     0.5308 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      10.3012              0.0000     0.5308 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5308 f
  fifo_0__mem_fifo/data_o[19] (net)                    10.3012              0.0000     0.5308 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5308 f
  fifo_lo[17] (net)                                    10.3012              0.0000     0.5308 f
  U1794/IN1 (MUX21X1)                                             0.0480   -0.0006 &   0.5302 f
  U1794/Q (MUX21X1)                                               0.2855    0.1979 @   0.7281 f
  io_cmd_o[19] (net)                            4      87.7785              0.0000     0.7281 f
  io_cmd_o[19] (out)                                              0.2855   -0.0468 @   0.6813 f
  data arrival time                                                                    0.6813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7813


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1468    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0780    0.2079     0.5260 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      19.5221              0.0000     0.5260 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[27] (net)                    19.5221              0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5260 r
  fifo_lo[25] (net)                                    19.5221              0.0000     0.5260 r
  U1810/IN1 (MUX21X1)                                             0.0780   -0.0065 &   0.5195 r
  U1810/Q (MUX21X1)                                               0.2359    0.1731 @   0.6927 r
  io_cmd_o[27] (net)                            5      70.3649              0.0000     0.6927 r
  io_cmd_o[27] (out)                                              0.2359   -0.0108 @   0.6819 r
  data arrival time                                                                    0.6819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7819


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0821    0.2100     0.5284 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      21.0766              0.0000     0.5284 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5284 r
  fifo_0__mem_fifo/data_o[35] (net)                    21.0766              0.0000     0.5284 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5284 r
  fifo_lo[33] (net)                                    21.0766              0.0000     0.5284 r
  U1826/IN1 (MUX21X1)                                             0.0821   -0.0141 &   0.5142 r
  U1826/Q (MUX21X1)                                               0.2368    0.1746 @   0.6888 r
  io_cmd_o[35] (net)                            5      70.7157              0.0000     0.6888 r
  io_cmd_o[35] (out)                                              0.2368   -0.0061 @   0.6827 r
  data arrival time                                                                    0.6827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7827


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1595    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0620    0.2005     0.5646 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.4282              0.0000     0.5646 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[88] (net)                    13.4282              0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5646 r
  fifo_lo[128] (net)                                   13.4282              0.0000     0.5646 r
  U1919/IN2 (AND2X1)                                              0.0620   -0.0087 &   0.5558 r
  U1919/Q (AND2X1)                                                0.2417    0.1507 @   0.7066 r
  io_cmd_o[88] (net)                            4      72.3939              0.0000     0.7066 r
  io_cmd_o[88] (out)                                              0.2417   -0.0237 @   0.6829 r
  data arrival time                                                                    0.6829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7829


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1595    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0509    0.2154     0.5796 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      11.6294              0.0000     0.5796 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[89] (net)                    11.6294              0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5796 f
  fifo_lo[129] (net)                                   11.6294              0.0000     0.5796 f
  U1921/IN2 (AND2X1)                                              0.0509   -0.0033 &   0.5762 f
  U1921/Q (AND2X1)                                                0.1818    0.1392 @   0.7154 f
  io_cmd_o[89] (net)                            4      52.5471              0.0000     0.7154 f
  io_cmd_o[89] (out)                                              0.1818   -0.0316 @   0.6837 f
  data arrival time                                                                    0.6837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7837


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0597    0.1993     0.5639 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      12.5574              0.0000     0.5639 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[98] (net)                    12.5574              0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5639 r
  fifo_lo[138] (net)                                   12.5574              0.0000     0.5639 r
  U1939/IN2 (AND2X1)                                              0.0597   -0.0028 &   0.5611 r
  U1939/Q (AND2X1)                                                0.2237    0.1445 @   0.7056 r
  io_cmd_o[98] (net)                            4      67.1291              0.0000     0.7056 r
  io_cmd_o[98] (out)                                              0.2237   -0.0218 @   0.6838 r
  data arrival time                                                                    0.6838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7838


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0549    0.1966     0.5616 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      10.7206              0.0000     0.5616 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[113] (net)                   10.7206              0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5616 r
  fifo_lo[153] (net)                                   10.7206              0.0000     0.5616 r
  U1969/IN2 (AND2X1)                                              0.0549   -0.0029 &   0.5588 r
  U1969/Q (AND2X1)                                                0.2479    0.1532 @   0.7119 r
  io_cmd_o[113] (net)                           4      74.8759              0.0000     0.7119 r
  io_cmd_o[113] (out)                                             0.2479   -0.0276 @   0.6843 r
  data arrival time                                                                    0.6843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7843


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0453    0.2116     0.5762 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       9.1572              0.0000     0.5762 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5762 f
  fifo_1__mem_fifo/data_o[85] (net)                     9.1572              0.0000     0.5762 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5762 f
  fifo_lo[125] (net)                                    9.1572              0.0000     0.5762 f
  U1913/IN2 (AND2X1)                                              0.0453   -0.0007 &   0.5754 f
  U1913/Q (AND2X1)                                                0.1762    0.1363 @   0.7117 f
  io_cmd_o[85] (net)                            4      50.3367              0.0000     0.7117 f
  io_cmd_o[85] (out)                                              0.1762   -0.0272 @   0.6845 f
  data arrival time                                                                    0.6845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7845


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0761    0.2069     0.5253 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      18.7793              0.0000     0.5253 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[23] (net)                    18.7793              0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5253 r
  fifo_lo[21] (net)                                    18.7793              0.0000     0.5253 r
  U1802/IN1 (MUX21X1)                                             0.0761   -0.0023 &   0.5230 r
  U1802/Q (MUX21X1)                                               0.2298    0.1704 @   0.6934 r
  io_cmd_o[23] (net)                            4      68.4278              0.0000     0.6934 r
  io_cmd_o[23] (out)                                              0.2298   -0.0089 @   0.6845 r
  data arrival time                                                                    0.6845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7845


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0499    0.1939     0.5587 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       8.8053              0.0000     0.5587 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5587 r
  fifo_1__mem_fifo/data_o[71] (net)                     8.8053              0.0000     0.5587 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5587 r
  fifo_lo[111] (net)                                    8.8053              0.0000     0.5587 r
  U1885/IN2 (AND2X1)                                              0.0499   -0.0028 &   0.5559 r
  U1885/Q (AND2X1)                                                0.2255    0.1434 @   0.6994 r
  io_cmd_o[71] (net)                            4      67.5697              0.0000     0.6994 r
  io_cmd_o[71] (out)                                              0.2255   -0.0132 @   0.6862 r
  data arrival time                                                                    0.6862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7862


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0533    0.1957     0.5609 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2      10.1259              0.0000     0.5609 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[103] (net)                   10.1259              0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5609 r
  fifo_lo[143] (net)                                   10.1259              0.0000     0.5609 r
  U1949/IN2 (AND2X1)                                              0.0533   -0.0024 &   0.5585 r
  U1949/Q (AND2X1)                                                0.2372    0.1478 @   0.7063 r
  io_cmd_o[103] (net)                           4      70.9322              0.0000     0.7063 r
  io_cmd_o[103] (out)                                             0.2372   -0.0198 @   0.6864 r
  data arrival time                                                                    0.6864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7864


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3165     0.3165
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1467    0.0000     0.3165 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0551    0.2172     0.5337 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      13.4980              0.0000     0.5337 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5337 f
  fifo_0__mem_fifo/data_o[15] (net)                    13.4980              0.0000     0.5337 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5337 f
  fifo_lo[13] (net)                                    13.4980              0.0000     0.5337 f
  U1786/IN1 (MUX21X1)                                             0.0551   -0.0095 &   0.5242 f
  U1786/Q (MUX21X1)                                               0.2354    0.1783 @   0.7025 f
  io_cmd_o[15] (net)                            4      71.8388              0.0000     0.7025 f
  io_cmd_o[15] (out)                                              0.2354   -0.0152 @   0.6873 f
  data arrival time                                                                    0.6873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7873


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0559    0.1972     0.5623 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      11.1046              0.0000     0.5623 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5623 r
  fifo_1__mem_fifo/data_o[119] (net)                   11.1046              0.0000     0.5623 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5623 r
  fifo_lo[159] (net)                                   11.1046              0.0000     0.5623 r
  U1981/IN2 (AND2X1)                                              0.0559    0.0003 &   0.5626 r
  U1981/Q (AND2X1)                                                0.2076    0.1384 @   0.7010 r
  io_cmd_o[119] (net)                           4      62.2410              0.0000     0.7010 r
  io_cmd_o[119] (out)                                             0.2076   -0.0136 @   0.6874 r
  data arrival time                                                                    0.6874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7874


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1474    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0761    0.2069     0.5250 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      18.7820              0.0000     0.5250 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5250 r
  fifo_0__mem_fifo/data_o[18] (net)                    18.7820              0.0000     0.5250 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5250 r
  fifo_lo[16] (net)                                    18.7820              0.0000     0.5250 r
  U1792/IN1 (MUX21X1)                                             0.0761   -0.0057 &   0.5193 r
  U1792/Q (MUX21X1)                                               0.2238    0.1677 @   0.6870 r
  io_cmd_o[18] (net)                            4      66.3541              0.0000     0.6870 r
  io_cmd_o[18] (out)                                              0.2238    0.0016 @   0.6886 r
  data arrival time                                                                    0.6886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7886


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1473    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0605    0.2208     0.5391 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      15.8697              0.0000     0.5391 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5391 f
  fifo_0__mem_fifo/data_o[10] (net)                    15.8697              0.0000     0.5391 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5391 f
  fifo_lo[8] (net)                                     15.8697              0.0000     0.5391 f
  U1776/IN1 (MUX21X1)                                             0.0605   -0.0065 &   0.5326 f
  U1776/Q (MUX21X1)                                               0.2769    0.1945 @   0.7272 f
  io_cmd_o[10] (net)                            4      84.3439              0.0000     0.7272 f
  io_cmd_o[10] (out)                                              0.2769   -0.0382 @   0.6890 f
  data arrival time                                                                    0.6890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7890


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0466    0.2125     0.5770 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       9.7323              0.0000     0.5770 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5770 f
  fifo_1__mem_fifo/data_o[67] (net)                     9.7323              0.0000     0.5770 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5770 f
  fifo_lo[107] (net)                                    9.7323              0.0000     0.5770 f
  U1877/IN2 (AND2X1)                                              0.0466   -0.0011 &   0.5760 f
  U1877/Q (AND2X1)                                                0.1815    0.1390 @   0.7150 f
  io_cmd_o[67] (net)                            4      51.9131              0.0000     0.7150 f
  io_cmd_o[67] (out)                                              0.1815   -0.0259 @   0.6890 f
  data arrival time                                                                    0.6890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7890


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0408    0.2085     0.5734 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.1645              0.0000     0.5734 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5734 f
  fifo_1__mem_fifo/data_o[90] (net)                     7.1645              0.0000     0.5734 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5734 f
  fifo_lo[130] (net)                                    7.1645              0.0000     0.5734 f
  U1923/IN2 (AND2X1)                                              0.0408   -0.0009 &   0.5724 f
  U1923/Q (AND2X1)                                                0.1865    0.1395 @   0.7120 f
  io_cmd_o[90] (net)                            4      54.1617              0.0000     0.7120 f
  io_cmd_o[90] (out)                                              0.1865   -0.0226 @   0.6894 f
  data arrival time                                                                    0.6894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7894


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0419    0.2092     0.5742 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.6038              0.0000     0.5742 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5742 f
  fifo_1__mem_fifo/data_o[80] (net)                     7.6038              0.0000     0.5742 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5742 f
  fifo_lo[120] (net)                                    7.6038              0.0000     0.5742 f
  U1903/IN2 (AND2X1)                                              0.0419   -0.0009 &   0.5733 f
  U1903/Q (AND2X1)                                                0.1898    0.1419 @   0.7152 f
  io_cmd_o[80] (net)                            4      54.4593              0.0000     0.7152 f
  io_cmd_o[80] (out)                                              0.1898   -0.0254 @   0.6898 f
  data arrival time                                                                    0.6898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7898


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0553    0.1968     0.5619 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      10.8565              0.0000     0.5619 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5619 r
  fifo_1__mem_fifo/data_o[97] (net)                    10.8565              0.0000     0.5619 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5619 r
  fifo_lo[137] (net)                                   10.8565              0.0000     0.5619 r
  U1937/IN2 (AND2X1)                                              0.0553    0.0002 &   0.5622 r
  U1937/Q (AND2X1)                                                0.2258    0.1446 @   0.7068 r
  io_cmd_o[97] (net)                            4      67.7812              0.0000     0.7068 r
  io_cmd_o[97] (out)                                              0.2258   -0.0162 @   0.6906 r
  data arrival time                                                                    0.6906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7906


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0476    0.2131     0.5778 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.1489              0.0000     0.5778 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[78] (net)                    10.1489              0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5778 f
  fifo_lo[118] (net)                                   10.1489              0.0000     0.5778 f
  U1899/IN2 (AND2X1)                                              0.0476    0.0003 &   0.5781 f
  U1899/Q (AND2X1)                                                0.1955    0.1454 @   0.7234 f
  io_cmd_o[78] (net)                            4      56.9756              0.0000     0.7234 f
  io_cmd_o[78] (out)                                              0.1955   -0.0326 @   0.6909 f
  data arrival time                                                                    0.6909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7909


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0611    0.2001     0.5651 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      13.1142              0.0000     0.5651 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5651 r
  fifo_1__mem_fifo/data_o[112] (net)                   13.1142              0.0000     0.5651 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5651 r
  fifo_lo[152] (net)                                   13.1142              0.0000     0.5651 r
  U1967/IN2 (AND2X1)                                              0.0611   -0.0020 &   0.5631 r
  U1967/Q (AND2X1)                                                0.2359    0.1497 @   0.7127 r
  io_cmd_o[112] (net)                           4      71.1861              0.0000     0.7127 r
  io_cmd_o[112] (out)                                             0.2359   -0.0216 @   0.6911 r
  data arrival time                                                                    0.6911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7911


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1595    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0618    0.2005     0.5652 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      13.3799              0.0000     0.5652 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[108] (net)                   13.3799              0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5652 r
  fifo_lo[148] (net)                                   13.3799              0.0000     0.5652 r
  U1959/IN2 (AND2X1)                                              0.0618   -0.0011 &   0.5641 r
  U1959/Q (AND2X1)                                                0.2381    0.1502 @   0.7143 r
  io_cmd_o[108] (net)                           4      71.6879              0.0000     0.7143 r
  io_cmd_o[108] (out)                                             0.2381   -0.0230 @   0.6913 r
  data arrival time                                                                    0.6913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7913


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0512    0.1946     0.5597 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       9.3112              0.0000     0.5597 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5597 r
  fifo_1__mem_fifo/data_o[84] (net)                     9.3112              0.0000     0.5597 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5597 r
  fifo_lo[124] (net)                                    9.3112              0.0000     0.5597 r
  U1911/IN2 (AND2X1)                                              0.0512   -0.0018 &   0.5579 r
  U1911/Q (AND2X1)                                                0.2307    0.1462 @   0.7040 r
  io_cmd_o[84] (net)                            4      69.4067              0.0000     0.7040 r
  io_cmd_o[84] (out)                                              0.2307   -0.0126 @   0.6915 r
  data arrival time                                                                    0.6915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7915


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1474    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0605    0.2208     0.5389 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      15.8853              0.0000     0.5389 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5389 f
  fifo_0__mem_fifo/data_o[8] (net)                     15.8853              0.0000     0.5389 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5389 f
  fifo_lo[6] (net)                                     15.8853              0.0000     0.5389 f
  U1772/IN1 (MUX21X1)                                             0.0605   -0.0015 &   0.5374 f
  U1772/Q (MUX21X1)                                               0.2311    0.1776 @   0.7150 f
  io_cmd_o[8] (net)                             4      70.4920              0.0000     0.7150 f
  io_cmd_o[8] (out)                                               0.2311   -0.0228 @   0.6922 f
  data arrival time                                                                    0.6922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7922


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0371    0.2054     0.5704 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.5350              0.0000     0.5704 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5704 f
  fifo_1__mem_fifo/data_o[82] (net)                     5.5350              0.0000     0.5704 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5704 f
  fifo_lo[122] (net)                                    5.5350              0.0000     0.5704 f
  U1907/IN2 (AND2X1)                                              0.0371    0.0000 &   0.5704 f
  U1907/Q (AND2X1)                                                0.1884    0.1390 @   0.7094 f
  io_cmd_o[82] (net)                            4      54.5865              0.0000     0.7094 f
  io_cmd_o[82] (out)                                              0.1884   -0.0170 @   0.6925 f
  data arrival time                                                                    0.6925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7925


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0545    0.1964     0.5609 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      10.5822              0.0000     0.5609 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[73] (net)                    10.5822              0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5609 r
  fifo_lo[113] (net)                                   10.5822              0.0000     0.5609 r
  U1889/IN2 (AND2X1)                                              0.0545    0.0003 &   0.5612 r
  U1889/Q (AND2X1)                                                0.2516    0.1529 @   0.7141 r
  io_cmd_o[73] (net)                            4      75.3074              0.0000     0.7141 r
  io_cmd_o[73] (out)                                              0.2516   -0.0210 @   0.6932 r
  data arrival time                                                                    0.6932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7932


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0464    0.1919     0.5567 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       7.4570              0.0000     0.5567 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5567 r
  fifo_1__mem_fifo/data_o[64] (net)                     7.4570              0.0000     0.5567 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5567 r
  fifo_lo[104] (net)                                    7.4570              0.0000     0.5567 r
  U1871/IN2 (AND2X1)                                              0.0464    0.0001 &   0.5569 r
  U1871/Q (AND2X1)                                                0.2036    0.1347 @   0.6916 r
  io_cmd_o[64] (net)                            4      60.6371              0.0000     0.6916 r
  io_cmd_o[64] (out)                                              0.2036    0.0019 @   0.6935 r
  data arrival time                                                                    0.6935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7935


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0562    0.1974     0.5622 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      11.2196              0.0000     0.5622 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[74] (net)                    11.2196              0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5622 r
  fifo_lo[114] (net)                                   11.2196              0.0000     0.5622 r
  U1891/IN2 (AND2X1)                                              0.0562   -0.0017 &   0.5606 r
  U1891/Q (AND2X1)                                                0.2237    0.1439 @   0.7044 r
  io_cmd_o[74] (net)                            4      67.0884              0.0000     0.7044 r
  io_cmd_o[74] (out)                                              0.2237   -0.0108 @   0.6936 r
  data arrival time                                                                    0.6936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7936


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0445    0.2099     0.5284 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       8.7530              0.0000     0.5284 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5284 f
  fifo_0__mem_fifo/data_o[43] (net)                     8.7530              0.0000     0.5284 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5284 f
  fifo_lo[41] (net)                                     8.7530              0.0000     0.5284 f
  U1842/IN1 (MUX21X1)                                             0.0445   -0.0031 &   0.5253 f
  U1842/Q (MUX21X1)                                               0.2335    0.1741 @   0.6994 f
  io_cmd_o[43] (net)                            5      70.6540              0.0000     0.6994 f
  io_cmd_o[43] (out)                                              0.2335   -0.0057 @   0.6938 f
  data arrival time                                                                    0.6938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7938


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0770    0.2074     0.5257 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      19.1305              0.0000     0.5257 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5257 r
  fifo_0__mem_fifo/data_o[39] (net)                    19.1305              0.0000     0.5257 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5257 r
  fifo_lo[37] (net)                                    19.1305              0.0000     0.5257 r
  U1834/IN1 (MUX21X1)                                             0.0770   -0.0122 &   0.5135 r
  U1834/Q (MUX21X1)                                               0.2505    0.1783 @   0.6918 r
  io_cmd_o[39] (net)                            5      74.8312              0.0000     0.6918 r
  io_cmd_o[39] (out)                                              0.2505    0.0021 @   0.6939 r
  data arrival time                                                                    0.6939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7939


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0557    0.1971     0.5622 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.0394              0.0000     0.5622 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[121] (net)                   11.0394              0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5622 r
  fifo_lo[161] (net)                                   11.0394              0.0000     0.5622 r
  U1985/IN2 (AND2X1)                                              0.0557    0.0002 &   0.5624 r
  U1985/Q (AND2X1)                                                0.2384    0.1494 @   0.7118 r
  io_cmd_o[121] (net)                           4      71.7527              0.0000     0.7118 r
  io_cmd_o[121] (out)                                             0.2384   -0.0178 @   0.6940 r
  data arrival time                                                                    0.6940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7940


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1468    0.0000     0.3170 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0668    0.2247     0.5417 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      18.7062              0.0000     0.5417 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5417 f
  fifo_0__mem_fifo/data_o[14] (net)                    18.7062              0.0000     0.5417 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5417 f
  fifo_lo[12] (net)                                    18.7062              0.0000     0.5417 f
  U1784/IN1 (MUX21X1)                                             0.0668   -0.0069 &   0.5348 f
  U1784/Q (MUX21X1)                                               0.2710    0.1948 @   0.7295 f
  io_cmd_o[14] (net)                            4      82.9444              0.0000     0.7295 f
  io_cmd_o[14] (out)                                              0.2710   -0.0341 @   0.6954 f
  data arrival time                                                                    0.6954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7954


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0516    0.2158     0.5804 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      11.9167              0.0000     0.5804 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5804 f
  fifo_1__mem_fifo/data_o[94] (net)                    11.9167              0.0000     0.5804 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5804 f
  fifo_lo[134] (net)                                   11.9167              0.0000     0.5804 f
  U1931/IN2 (AND2X1)                                              0.0516   -0.0048 &   0.5757 f
  U1931/Q (AND2X1)                                                0.1759    0.1375 @   0.7132 f
  io_cmd_o[94] (net)                            4      50.2275              0.0000     0.7132 f
  io_cmd_o[94] (out)                                              0.1759   -0.0174 @   0.6958 f
  data arrival time                                                                    0.6958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7958


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1468    0.0000     0.3177 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0816    0.2097     0.5274 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      20.8727              0.0000     0.5274 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5274 r
  fifo_0__mem_fifo/data_o[13] (net)                    20.8727              0.0000     0.5274 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5274 r
  fifo_lo[11] (net)                                    20.8727              0.0000     0.5274 r
  U1782/IN1 (MUX21X1)                                             0.0816   -0.0099 &   0.5174 r
  U1782/Q (MUX21X1)                                               0.2602    0.1820 @   0.6995 r
  io_cmd_o[13] (net)                            4      77.5120              0.0000     0.6995 r
  io_cmd_o[13] (out)                                              0.2602   -0.0034 @   0.6961 r
  data arrival time                                                                    0.6961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7961


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0658    0.2240     0.5423 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      18.2528              0.0000     0.5423 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5423 f
  fifo_0__mem_fifo/data_o[4] (net)                     18.2528              0.0000     0.5423 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5423 f
  fifo_lo[2] (net)                                     18.2528              0.0000     0.5423 f
  U1764/IN1 (MUX21X1)                                             0.0658   -0.0069 &   0.5354 f
  U1764/Q (MUX21X1)                                               0.2202    0.1733 @   0.7087 f
  io_cmd_o[4] (net)                             4      66.7457              0.0000     0.7087 f
  io_cmd_o[4] (out)                                               0.2202   -0.0121 @   0.6966 f
  data arrival time                                                                    0.6966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7966


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1595    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0529    0.1955     0.5604 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.9439              0.0000     0.5604 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5604 r
  fifo_1__mem_fifo/data_o[63] (net)                     9.9439              0.0000     0.5604 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5604 r
  fifo_lo[103] (net)                                    9.9439              0.0000     0.5604 r
  U1869/IN2 (AND2X1)                                              0.0529   -0.0021 &   0.5583 r
  U1869/Q (AND2X1)                                                0.2323    0.1467 @   0.7050 r
  io_cmd_o[63] (net)                            4      69.8300              0.0000     0.7050 r
  io_cmd_o[63] (out)                                              0.2323   -0.0084 @   0.6966 r
  data arrival time                                                                    0.6966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7966


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1468    0.0000     0.3171 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0651    0.2236     0.5406 f
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      17.9122              0.0000     0.5406 f
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5406 f
  fifo_0__mem_fifo/data_o[25] (net)                    17.9122              0.0000     0.5406 f
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5406 f
  fifo_lo[23] (net)                                    17.9122              0.0000     0.5406 f
  U1806/IN1 (MUX21X1)                                             0.0651   -0.0073 &   0.5334 f
  U1806/Q (MUX21X1)                                               0.2473    0.1851 @   0.7185 f
  io_cmd_o[25] (net)                            6      75.5032              0.0000     0.7185 f
  io_cmd_o[25] (out)                                              0.2473   -0.0215 @   0.6970 f
  data arrival time                                                                    0.6970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7970


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0371    0.2043     0.5227 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       5.5485              0.0000     0.5227 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5227 f
  fifo_0__mem_fifo/data_o[20] (net)                     5.5485              0.0000     0.5227 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5227 f
  fifo_lo[18] (net)                                     5.5485              0.0000     0.5227 f
  U1796/IN1 (MUX21X1)                                             0.0371    0.0000 &   0.5227 f
  U1796/Q (MUX21X1)                                               0.2109    0.1624 @   0.6851 f
  io_cmd_o[20] (net)                            4      63.2560              0.0000     0.6851 f
  io_cmd_o[20] (out)                                              0.2109    0.0123 @   0.6974 f
  data arrival time                                                                    0.6974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7974


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0509    0.2003     0.6008 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       9.2351              0.0000     0.6008 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6008 r
  fifo_1__mem_fifo/data_o[61] (net)                     9.2351              0.0000     0.6008 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6008 r
  fifo_lo[101] (net)                                    9.2351              0.0000     0.6008 r
  U1865/IN2 (AND2X1)                                              0.0509    0.0002 &   0.6010 r
  U1865/Q (AND2X1)                                                0.1818    0.1252 @   0.7262 r
  io_cmd_o[61] (net)                            4      52.8421              0.0000     0.7262 r
  io_cmd_o[61] (out)                                              0.1825   -0.0284 @   0.6979 r
  data arrival time                                                                    0.6979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7979


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3169     0.3169
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1468    0.0000     0.3169 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0396    0.2063     0.5232 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2       6.5930              0.0000     0.5232 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5232 f
  fifo_0__mem_fifo/data_o[52] (net)                     6.5930              0.0000     0.5232 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5232 f
  fifo_lo[46] (net)                                     6.5930              0.0000     0.5232 f
  U1852/IN1 (MUX21X1)                                             0.0396   -0.0010 &   0.5222 f
  U1852/Q (MUX21X1)                                               0.2748    0.1909 @   0.7131 f
  io_cmd_o[52] (net)                            4      84.0300              0.0000     0.7131 f
  io_cmd_o[52] (out)                                              0.2748   -0.0151 @   0.6980 f
  data arrival time                                                                    0.6980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7980


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0537    0.2173     0.5817 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      12.8558              0.0000     0.5817 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[92] (net)                    12.8558              0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5817 f
  fifo_lo[132] (net)                                   12.8558              0.0000     0.5817 f
  U1927/IN2 (AND2X1)                                              0.0537   -0.0044 &   0.5773 f
  U1927/Q (AND2X1)                                                0.1920    0.1451 @   0.7223 f
  io_cmd_o[92] (net)                            4      55.8715              0.0000     0.7223 f
  io_cmd_o[92] (out)                                              0.1920   -0.0241 @   0.6982 f
  data arrival time                                                                    0.6982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7982


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0519    0.1949     0.5600 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.5545              0.0000     0.5600 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5600 r
  fifo_1__mem_fifo/data_o[81] (net)                     9.5545              0.0000     0.5600 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5600 r
  fifo_lo[121] (net)                                    9.5545              0.0000     0.5600 r
  U1905/IN2 (AND2X1)                                              0.0519   -0.0010 &   0.5590 r
  U1905/Q (AND2X1)                                                0.2276    0.1440 @   0.7030 r
  io_cmd_o[81] (net)                            4      67.9299              0.0000     0.7030 r
  io_cmd_o[81] (out)                                              0.2276   -0.0047 @   0.6983 r
  data arrival time                                                                    0.6983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7983


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1705    0.0000     0.3292 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0407    0.2093     0.5385 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       7.1130              0.0000     0.5385 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5385 f
  fifo_0__mem_fifo/data_o[40] (net)                     7.1130              0.0000     0.5385 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5385 f
  fifo_lo[38] (net)                                     7.1130              0.0000     0.5385 f
  U1836/IN1 (MUX21X1)                                             0.0407    0.0001 &   0.5386 f
  U1836/Q (MUX21X1)                                               0.2286    0.1716 @   0.7102 f
  io_cmd_o[40] (net)                            5      69.3033              0.0000     0.7102 f
  io_cmd_o[40] (out)                                              0.2286   -0.0118 @   0.6984 f
  data arrival time                                                                    0.6984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7984


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1468    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0781    0.2079     0.5260 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      19.5399              0.0000     0.5260 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[45] (net)                    19.5399              0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5260 r
  fifo_lo[43] (net)                                    19.5399              0.0000     0.5260 r
  U1846/IN1 (MUX21X1)                                             0.0781   -0.0065 &   0.5195 r
  U1846/Q (MUX21X1)                                               0.2287    0.1705 @   0.6900 r
  io_cmd_o[45] (net)                            4      68.1137              0.0000     0.6900 r
  io_cmd_o[45] (out)                                              0.2287    0.0084 @   0.6984 r
  data arrival time                                                                    0.6984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7984


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0435    0.2103     0.5753 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       8.3174              0.0000     0.5753 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[91] (net)                     8.3174              0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5753 f
  fifo_lo[131] (net)                                    8.3174              0.0000     0.5753 f
  U1925/IN2 (AND2X1)                                              0.0435   -0.0008 &   0.5745 f
  U1925/Q (AND2X1)                                                0.1756    0.1352 @   0.7097 f
  io_cmd_o[91] (net)                            4      50.0089              0.0000     0.7097 f
  io_cmd_o[91] (out)                                              0.1756   -0.0112 @   0.6985 f
  data arrival time                                                                    0.6985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7985


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0546    0.2179     0.5830 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      13.2868              0.0000     0.5830 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5830 f
  fifo_1__mem_fifo/data_o[116] (net)                   13.2868              0.0000     0.5830 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5830 f
  fifo_lo[156] (net)                                   13.2868              0.0000     0.5830 f
  U1975/IN2 (AND2X1)                                              0.0546   -0.0036 &   0.5794 f
  U1975/Q (AND2X1)                                                0.1919    0.1461 @   0.7255 f
  io_cmd_o[116] (net)                           4      55.2277              0.0000     0.7255 f
  io_cmd_o[116] (out)                                             0.1919   -0.0269 @   0.6987 f
  data arrival time                                                                    0.6987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7987


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0440    0.2107     0.5758 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.5704              0.0000     0.5758 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5758 f
  fifo_1__mem_fifo/data_o[93] (net)                     8.5704              0.0000     0.5758 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5758 f
  fifo_lo[133] (net)                                    8.5704              0.0000     0.5758 f
  U1929/IN2 (AND2X1)                                              0.0440    0.0001 &   0.5759 f
  U1929/Q (AND2X1)                                                0.1905    0.1421 @   0.7180 f
  io_cmd_o[93] (net)                            4      55.3853              0.0000     0.7180 f
  io_cmd_o[93] (out)                                              0.1905   -0.0190 @   0.6990 f
  data arrival time                                                                    0.6990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7990


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1468    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0673    0.2249     0.5431 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      18.8963              0.0000     0.5431 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[27] (net)                    18.8963              0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5431 f
  fifo_lo[25] (net)                                    18.8963              0.0000     0.5431 f
  U1810/IN1 (MUX21X1)                                             0.0673   -0.0058 &   0.5373 f
  U1810/Q (MUX21X1)                                               0.2281    0.1767 @   0.7140 f
  io_cmd_o[27] (net)                            5      69.2539              0.0000     0.7140 f
  io_cmd_o[27] (out)                                              0.2281   -0.0141 @   0.7000 f
  data arrival time                                                                    0.7000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8000


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1669    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1053    0.2231 @   0.5905 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      30.0036              0.0000     0.5905 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5905 r
  fifo_1__mem_fifo/data_o[2] (net)                     30.0036              0.0000     0.5905 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5905 r
  fifo_lo[50] (net)                                    30.0036              0.0000     0.5905 r
  U1762/IN2 (MUX21X1)                                             0.1054   -0.0114 @   0.5790 r
  U1762/Q (MUX21X1)                                               0.2426    0.1844 @   0.7634 r
  io_cmd_o[2] (net)                             4      72.6914              0.0000     0.7634 r
  io_cmd_o[2] (out)                                               0.2426   -0.0634 @   0.7000 r
  data arrival time                                                                    0.7000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8000


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1473    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0621    0.2218     0.5402 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      16.5818              0.0000     0.5402 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5402 f
  fifo_0__mem_fifo/data_o[7] (net)                     16.5818              0.0000     0.5402 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5402 f
  fifo_lo[5] (net)                                     16.5818              0.0000     0.5402 f
  U1770/IN1 (MUX21X1)                                             0.0621   -0.0024 &   0.5378 f
  U1770/Q (MUX21X1)                                               0.2762    0.1955 @   0.7333 f
  io_cmd_o[7] (net)                             4      84.4191              0.0000     0.7333 f
  io_cmd_o[7] (out)                                               0.2762   -0.0318 @   0.7015 f
  data arrival time                                                                    0.7015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8015


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0494    0.2144     0.5788 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      10.9726              0.0000     0.5788 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5788 f
  fifo_1__mem_fifo/data_o[70] (net)                    10.9726              0.0000     0.5788 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5788 f
  fifo_lo[110] (net)                                   10.9726              0.0000     0.5788 f
  U1883/IN2 (AND2X1)                                              0.0494    0.0004 &   0.5792 f
  U1883/Q (AND2X1)                                                0.1778    0.1377 @   0.7168 f
  io_cmd_o[70] (net)                            4      50.6830              0.0000     0.7168 f
  io_cmd_o[70] (out)                                              0.1778   -0.0153 @   0.7015 f
  data arrival time                                                                    0.7015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8015


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0432    0.2101     0.5747 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       8.2031              0.0000     0.5747 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5747 f
  fifo_1__mem_fifo/data_o[77] (net)                     8.2031              0.0000     0.5747 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5747 f
  fifo_lo[117] (net)                                    8.2031              0.0000     0.5747 f
  U1897/IN2 (AND2X1)                                              0.0432    0.0002 &   0.5749 f
  U1897/Q (AND2X1)                                                0.1810    0.1380 @   0.7129 f
  io_cmd_o[77] (net)                            4      51.7735              0.0000     0.7129 f
  io_cmd_o[77] (out)                                              0.1810   -0.0110 @   0.7019 f
  data arrival time                                                                    0.7019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8019


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0578    0.1982     0.5626 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.8190              0.0000     0.5626 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5626 r
  fifo_1__mem_fifo/data_o[102] (net)                   11.8190              0.0000     0.5626 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5626 r
  fifo_lo[142] (net)                                   11.8190              0.0000     0.5626 r
  U1947/IN2 (AND2X1)                                              0.0578    0.0004 &   0.5631 r
  U1947/Q (AND2X1)                                                0.2398    0.1495 @   0.7126 r
  io_cmd_o[102] (net)                           4      71.8171              0.0000     0.7126 r
  io_cmd_o[102] (out)                                             0.2398   -0.0096 @   0.7030 r
  data arrival time                                                                    0.7030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8030


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4015     0.4015
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2323    0.0000     0.4015 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0511    0.2004     0.6019 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.3203              0.0000     0.6019 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6019 r
  fifo_1__mem_fifo/data_o[100] (net)                    9.3203              0.0000     0.6019 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6019 r
  fifo_lo[140] (net)                                    9.3203              0.0000     0.6019 r
  U1943/IN2 (AND2X1)                                              0.0511   -0.0036 &   0.5983 r
  U1943/Q (AND2X1)                                                0.1565    0.1149 @   0.7132 r
  io_cmd_o[100] (net)                           4      44.5737              0.0000     0.7132 r
  io_cmd_o[100] (out)                                             0.1570   -0.0101 @   0.7031 r
  data arrival time                                                                    0.7031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8031


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0588    0.1978     0.5162 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      12.2054              0.0000     0.5162 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5162 r
  fifo_0__mem_fifo/data_o[34] (net)                    12.2054              0.0000     0.5162 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5162 r
  fifo_lo[32] (net)                                    12.2054              0.0000     0.5162 r
  U1824/IN1 (MUX21X1)                                             0.0588   -0.0022 &   0.5140 r
  U1824/Q (MUX21X1)                                               0.3013    0.1899 @   0.7038 r
  io_cmd_o[34] (net)                            4      89.7265              0.0000     0.7038 r
  io_cmd_o[34] (out)                                              0.3013   -0.0007 @   0.7031 r
  data arrival time                                                                    0.7031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8031


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0661    0.2242     0.5425 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      18.3936              0.0000     0.5425 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5425 f
  fifo_0__mem_fifo/data_o[26] (net)                    18.3936              0.0000     0.5425 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5425 f
  fifo_lo[24] (net)                                    18.3936              0.0000     0.5425 f
  U1808/IN1 (MUX21X1)                                             0.0661   -0.0052 &   0.5373 f
  U1808/Q (MUX21X1)                                               0.2452    0.1836 @   0.7209 f
  io_cmd_o[26] (net)                            5      74.5570              0.0000     0.7209 f
  io_cmd_o[26] (out)                                              0.2452   -0.0175 @   0.7034 f
  data arrival time                                                                    0.7034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8034


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1601    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0484    0.2138     0.5784 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.5283              0.0000     0.5784 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[66] (net)                    10.5283              0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5784 f
  fifo_lo[106] (net)                                   10.5283              0.0000     0.5784 f
  U1875/IN2 (AND2X1)                                              0.0484    0.0003 &   0.5787 f
  U1875/Q (AND2X1)                                                0.1820    0.1387 @   0.7174 f
  io_cmd_o[66] (net)                            4      52.6297              0.0000     0.7174 f
  io_cmd_o[66] (out)                                              0.1820   -0.0136 @   0.7038 f
  data arrival time                                                                    0.7038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8038


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0708    0.2271     0.5455 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      20.4508              0.0000     0.5455 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5455 f
  fifo_0__mem_fifo/data_o[35] (net)                    20.4508              0.0000     0.5455 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5455 f
  fifo_lo[33] (net)                                    20.4508              0.0000     0.5455 f
  U1826/IN1 (MUX21X1)                                             0.0708   -0.0128 &   0.5327 f
  U1826/Q (MUX21X1)                                               0.2300    0.1783 @   0.7110 f
  io_cmd_o[35] (net)                            5      69.9119              0.0000     0.7110 f
  io_cmd_o[35] (out)                                              0.2300   -0.0070 @   0.7040 f
  data arrival time                                                                    0.7040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8040


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0523    0.1952     0.5602 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       9.7282              0.0000     0.5602 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5602 r
  fifo_1__mem_fifo/data_o[62] (net)                     9.7282              0.0000     0.5602 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5602 r
  fifo_lo[102] (net)                                    9.7282              0.0000     0.5602 r
  U1867/IN2 (AND2X1)                                              0.0523    0.0001 &   0.5604 r
  U1867/Q (AND2X1)                                                0.2054    0.1365 @   0.6969 r
  io_cmd_o[62] (net)                            4      61.3209              0.0000     0.6969 r
  io_cmd_o[62] (out)                                              0.2054    0.0078 @   0.7047 r
  data arrival time                                                                    0.7047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8047


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0656    0.2239     0.5423 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      18.1535              0.0000     0.5423 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5423 f
  fifo_0__mem_fifo/data_o[23] (net)                    18.1535              0.0000     0.5423 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5423 f
  fifo_lo[21] (net)                                    18.1535              0.0000     0.5423 f
  U1802/IN1 (MUX21X1)                                             0.0656   -0.0017 &   0.5406 f
  U1802/Q (MUX21X1)                                               0.2233    0.1743 @   0.7149 f
  io_cmd_o[23] (net)                            4      67.6820              0.0000     0.7149 f
  io_cmd_o[23] (out)                                              0.2233   -0.0095 @   0.7054 f
  data arrival time                                                                    0.7054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8054


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2323    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0451    0.2177     0.6197 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       9.1560              0.0000     0.6197 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6197 f
  fifo_1__mem_fifo/data_o[75] (net)                     9.1560              0.0000     0.6197 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6197 f
  fifo_lo[115] (net)                                    9.1560              0.0000     0.6197 f
  U1893/IN2 (AND2X1)                                              0.0451    0.0002 &   0.6198 f
  U1893/Q (AND2X1)                                                0.2235    0.1616 @   0.7815 f
  io_cmd_o[75] (net)                            4      66.0490              0.0000     0.7815 f
  io_cmd_o[75] (out)                                              0.2235   -0.0757 @   0.7058 f
  data arrival time                                                                    0.7058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8058


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0469    0.2127     0.5778 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       9.8521              0.0000     0.5778 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[83] (net)                     9.8521              0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5778 f
  fifo_lo[123] (net)                                    9.8521              0.0000     0.5778 f
  U1909/IN2 (AND2X1)                                              0.0469   -0.0007 &   0.5771 f
  U1909/Q (AND2X1)                                                0.2264    0.1587 @   0.7357 f
  io_cmd_o[83] (net)                            4      66.2656              0.0000     0.7357 f
  io_cmd_o[83] (out)                                              0.2264   -0.0298 @   0.7060 f
  data arrival time                                                                    0.7060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8060


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0412    0.1874     0.5058 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       5.5819              0.0000     0.5058 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5058 r
  fifo_0__mem_fifo/data_o[16] (net)                     5.5819              0.0000     0.5058 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5058 r
  fifo_lo[14] (net)                                     5.5819              0.0000     0.5058 r
  U1788/IN1 (MUX21X1)                                             0.0412    0.0000 &   0.5058 r
  U1788/Q (MUX21X1)                                               0.2847    0.1817 @   0.6875 r
  io_cmd_o[16] (net)                            4      85.1494              0.0000     0.6875 r
  io_cmd_o[16] (out)                                              0.2847    0.0186 @   0.7061 r
  data arrival time                                                                    0.7061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8061


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0483    0.2136     0.5786 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      10.4652              0.0000     0.5786 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5786 f
  fifo_1__mem_fifo/data_o[86] (net)                    10.4652              0.0000     0.5786 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5786 f
  fifo_lo[126] (net)                                   10.4652              0.0000     0.5786 f
  U1915/IN2 (AND2X1)                                              0.0483   -0.0012 &   0.5775 f
  U1915/Q (AND2X1)                                                0.2273    0.1591 @   0.7366 f
  io_cmd_o[86] (net)                            4      66.4628              0.0000     0.7366 f
  io_cmd_o[86] (out)                                              0.2273   -0.0303 @   0.7063 f
  data arrival time                                                                    0.7063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8063


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0510    0.2154     0.5805 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      11.6562              0.0000     0.5805 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[110] (net)                   11.6562              0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5805 f
  fifo_lo[150] (net)                                   11.6562              0.0000     0.5805 f
  U1963/IN2 (AND2X1)                                              0.0510   -0.0018 &   0.5787 f
  U1963/Q (AND2X1)                                                0.1784    0.1387 @   0.7174 f
  io_cmd_o[110] (net)                           4      51.0440              0.0000     0.7174 f
  io_cmd_o[110] (out)                                             0.1784   -0.0102 @   0.7072 f
  data arrival time                                                                    0.7072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8072


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0423    0.2095     0.5745 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       7.7953              0.0000     0.5745 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[76] (net)                     7.7953              0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5745 f
  fifo_lo[116] (net)                                    7.7953              0.0000     0.5745 f
  U1895/IN2 (AND2X1)                                              0.0423    0.0001 &   0.5746 f
  U1895/Q (AND2X1)                                                0.1781    0.1356 @   0.7102 f
  io_cmd_o[76] (net)                            4      51.4525              0.0000     0.7102 f
  io_cmd_o[76] (out)                                              0.1781   -0.0030 @   0.7072 f
  data arrival time                                                                    0.7072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8072


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1474    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0656    0.2240     0.5421 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      18.1562              0.0000     0.5421 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5421 f
  fifo_0__mem_fifo/data_o[18] (net)                    18.1562              0.0000     0.5421 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5421 f
  fifo_lo[16] (net)                                    18.1562              0.0000     0.5421 f
  U1792/IN1 (MUX21X1)                                             0.0656   -0.0051 &   0.5370 f
  U1792/Q (MUX21X1)                                               0.2175    0.1712 @   0.7082 f
  io_cmd_o[18] (net)                            4      65.6083              0.0000     0.7082 f
  io_cmd_o[18] (out)                                              0.2175    0.0010 @   0.7092 f
  data arrival time                                                                    0.7092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8092


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0803    0.2091     0.5274 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      20.3991              0.0000     0.5274 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5274 r
  fifo_0__mem_fifo/data_o[22] (net)                    20.3991              0.0000     0.5274 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5274 r
  fifo_lo[20] (net)                                    20.3991              0.0000     0.5274 r
  U1800/IN1 (MUX21X1)                                             0.0803   -0.0047 &   0.5227 r
  U1800/Q (MUX21X1)                                               0.2350    0.1723 @   0.6950 r
  io_cmd_o[22] (net)                            4      69.5221              0.0000     0.6950 r
  io_cmd_o[22] (out)                                              0.2350    0.0144 @   0.7094 r
  data arrival time                                                                    0.7094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8094


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1601    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0496    0.2146     0.5791 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.0700              0.0000     0.5791 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5791 f
  fifo_1__mem_fifo/data_o[87] (net)                    11.0700              0.0000     0.5791 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5791 f
  fifo_lo[127] (net)                                   11.0700              0.0000     0.5791 f
  U1917/IN2 (AND2X1)                                              0.0496   -0.0069 &   0.5722 f
  U1917/Q (AND2X1)                                                0.2234    0.1572 @   0.7294 f
  io_cmd_o[87] (net)                            4      65.1321              0.0000     0.7294 f
  io_cmd_o[87] (out)                                              0.2234   -0.0196 @   0.7098 f
  data arrival time                                                                    0.7098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8098


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1669    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.1003    0.2208 @   0.5882 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      28.2547              0.0000     0.5882 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5882 r
  fifo_1__mem_fifo/data_o[54] (net)                    28.2547              0.0000     0.5882 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5882 r
  fifo_lo[97] (net)                                    28.2547              0.0000     0.5882 r
  U1856/IN2 (AND2X1)                                              0.1004    0.0001 @   0.5883 r
  U1856/Q (AND2X1)                                                0.1820    0.1330 @   0.7212 r
  io_cmd_o[54] (net)                            4      53.4574              0.0000     0.7212 r
  io_cmd_o[54] (out)                                              0.1820   -0.0113 @   0.7100 r
  data arrival time                                                                    0.7100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8100


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2323    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0502    0.1999     0.6011 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.9672              0.0000     0.6011 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6011 r
  fifo_1__mem_fifo/data_o[105] (net)                    8.9672              0.0000     0.6011 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6011 r
  fifo_lo[145] (net)                                    8.9672              0.0000     0.6011 r
  U1953/IN2 (AND2X1)                                              0.0502    0.0001 &   0.6012 r
  U1953/Q (AND2X1)                                                0.1772    0.1231 @   0.7243 r
  io_cmd_o[105] (net)                           4      51.2604              0.0000     0.7243 r
  io_cmd_o[105] (out)                                             0.1779   -0.0142 @   0.7101 r
  data arrival time                                                                    0.7101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8101


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1595    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0627    0.2009     0.5652 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      13.6955              0.0000     0.5652 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[72] (net)                    13.6955              0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5652 r
  fifo_lo[112] (net)                                   13.6955              0.0000     0.5652 r
  U1887/IN2 (AND2X1)                                              0.0627   -0.0057 &   0.5595 r
  U1887/Q (AND2X1)                                                0.2238    0.1437 @   0.7032 r
  io_cmd_o[72] (net)                            4      66.5894              0.0000     0.7032 r
  io_cmd_o[72] (out)                                              0.2238    0.0072 @   0.7104 r
  data arrival time                                                                    0.7104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8104


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0510    0.2154     0.5805 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      11.6605              0.0000     0.5805 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[101] (net)                   11.6605              0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5805 f
  fifo_lo[141] (net)                                   11.6605              0.0000     0.5805 f
  U1945/IN2 (AND2X1)                                              0.0510   -0.0055 &   0.5750 f
  U1945/Q (AND2X1)                                                0.1739    0.1362 @   0.7112 f
  io_cmd_o[101] (net)                           4      49.4889              0.0000     0.7112 f
  io_cmd_o[101] (out)                                             0.1739   -0.0006 @   0.7106 f
  data arrival time                                                                    0.7106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8106


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0484    0.1989     0.6001 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       8.2962              0.0000     0.6001 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6001 r
  fifo_1__mem_fifo/data_o[117] (net)                    8.2962              0.0000     0.6001 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6001 r
  fifo_lo[157] (net)                                    8.2962              0.0000     0.6001 r
  U1977/IN2 (AND2X1)                                              0.0484    0.0001 &   0.6003 r
  U1977/Q (AND2X1)                                                0.1903    0.1280 @   0.7283 r
  io_cmd_o[117] (net)                           4      55.4349              0.0000     0.7283 r
  io_cmd_o[117] (out)                                             0.1910   -0.0156 @   0.7127 r
  data arrival time                                                                    0.7127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8127


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1595    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0542    0.2177     0.5817 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.1105              0.0000     0.5817 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[88] (net)                    13.1105              0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5817 f
  fifo_lo[128] (net)                                   13.1105              0.0000     0.5817 f
  U1919/IN2 (AND2X1)                                              0.0542   -0.0079 &   0.5738 f
  U1919/Q (AND2X1)                                                0.2453    0.1680 @   0.7418 f
  io_cmd_o[88] (net)                            4      71.6481              0.0000     0.7418 f
  io_cmd_o[88] (out)                                              0.2453   -0.0283 @   0.7135 f
  data arrival time                                                                    0.7135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8135


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0523    0.2163     0.5810 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      12.2397              0.0000     0.5810 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5810 f
  fifo_1__mem_fifo/data_o[98] (net)                    12.2397              0.0000     0.5810 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5810 f
  fifo_lo[138] (net)                                   12.2397              0.0000     0.5810 f
  U1939/IN2 (AND2X1)                                              0.0523   -0.0025 &   0.5784 f
  U1939/Q (AND2X1)                                                0.2266    0.1602 @   0.7386 f
  io_cmd_o[98] (net)                            4      66.3834              0.0000     0.7386 f
  io_cmd_o[98] (out)                                              0.2266   -0.0243 @   0.7143 f
  data arrival time                                                                    0.7143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8143


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0664    0.2244     0.5428 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      18.5047              0.0000     0.5428 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5428 f
  fifo_0__mem_fifo/data_o[39] (net)                    18.5047              0.0000     0.5428 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5428 f
  fifo_lo[37] (net)                                    18.5047              0.0000     0.5428 f
  U1834/IN1 (MUX21X1)                                             0.0664   -0.0111 &   0.5317 f
  U1834/Q (MUX21X1)                                               0.2411    0.1822 @   0.7139 f
  io_cmd_o[39] (net)                            5      73.3466              0.0000     0.7139 f
  io_cmd_o[39] (out)                                              0.2411    0.0013 @   0.7152 f
  data arrival time                                                                    0.7152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8152


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0482    0.2135     0.5785 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      10.4028              0.0000     0.5785 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[113] (net)                   10.4028              0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5785 f
  fifo_lo[153] (net)                                   10.4028              0.0000     0.5785 f
  U1969/IN2 (AND2X1)                                              0.0482   -0.0025 &   0.5760 f
  U1969/Q (AND2X1)                                                0.2521    0.1706 @   0.7466 f
  io_cmd_o[113] (net)                           4      74.1301              0.0000     0.7466 f
  io_cmd_o[113] (out)                                             0.2521   -0.0305 @   0.7161 f
  data arrival time                                                                    0.7161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8161


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0438    0.2106     0.5755 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       8.4875              0.0000     0.5755 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[71] (net)                     8.4875              0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5755 f
  fifo_lo[111] (net)                                    8.4875              0.0000     0.5755 f
  U1885/IN2 (AND2X1)                                              0.0438   -0.0026 &   0.5729 f
  U1885/Q (AND2X1)                                                0.2286    0.1586 @   0.7315 f
  io_cmd_o[71] (net)                            4      66.8239              0.0000     0.7315 f
  io_cmd_o[71] (out)                                              0.2286   -0.0153 @   0.7161 f
  data arrival time                                                                    0.7161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8161


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0755    0.2066     0.5250 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      18.5675              0.0000     0.5250 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5250 r
  fifo_0__mem_fifo/data_o[21] (net)                    18.5675              0.0000     0.5250 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5250 r
  fifo_lo[19] (net)                                    18.5675              0.0000     0.5250 r
  U1798/IN1 (MUX21X1)                                             0.0755   -0.0026 &   0.5224 r
  U1798/Q (MUX21X1)                                               0.2525    0.1777 @   0.7001 r
  io_cmd_o[21] (net)                            4      75.0309              0.0000     0.7001 r
  io_cmd_o[21] (out)                                              0.2525    0.0163 @   0.7163 r
  data arrival time                                                                    0.7163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8163


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2322    0.0000     0.4013 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0571    0.2037     0.6051 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      11.5968              0.0000     0.6051 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6051 r
  fifo_1__mem_fifo/data_o[111] (net)                   11.5968              0.0000     0.6051 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6051 r
  fifo_lo[151] (net)                                   11.5968              0.0000     0.6051 r
  U1965/IN2 (AND2X1)                                              0.0571   -0.0067 &   0.5983 r
  U1965/Q (AND2X1)                                                0.1968    0.1327 @   0.7310 r
  io_cmd_o[111] (net)                           4      57.8602              0.0000     0.7310 r
  io_cmd_o[111] (out)                                             0.1975   -0.0144 @   0.7166 r
  data arrival time                                                                    0.7166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8166


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0468    0.2126     0.5777 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.8081              0.0000     0.5777 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[103] (net)                    9.8081              0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5777 f
  fifo_lo[143] (net)                                    9.8081              0.0000     0.5777 f
  U1949/IN2 (AND2X1)                                              0.0468   -0.0021 &   0.5757 f
  U1949/Q (AND2X1)                                                0.2407    0.1640 @   0.7397 f
  io_cmd_o[103] (net)                           4      70.1865              0.0000     0.7397 f
  io_cmd_o[103] (out)                                             0.2407   -0.0228 @   0.7169 f
  data arrival time                                                                    0.7169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8169


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0490    0.2141     0.5792 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      10.7869              0.0000     0.5792 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[119] (net)                   10.7869              0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5792 f
  fifo_lo[159] (net)                                   10.7869              0.0000     0.5792 f
  U1981/IN2 (AND2X1)                                              0.0490    0.0003 &   0.5795 f
  U1981/Q (AND2X1)                                                0.2101    0.1526 @   0.7321 f
  io_cmd_o[119] (net)                           4      61.4953              0.0000     0.7321 f
  io_cmd_o[119] (out)                                             0.2101   -0.0153 @   0.7169 f
  data arrival time                                                                    0.7169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8169


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1474    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0741    0.2059     0.5239 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      18.0278              0.0000     0.5239 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[2] (net)                     18.0278              0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5239 r
  fifo_lo[1] (net)                                     18.0278              0.0000     0.5239 r
  U1762/IN1 (MUX21X1)                                             0.0741   -0.0016 &   0.5223 r
  U1762/Q (MUX21X1)                                               0.2426    0.1753 @   0.6976 r
  io_cmd_o[2] (net)                             4      72.6914              0.0000     0.6976 r
  U1763/INP (NBUFFX2)                                             0.2426   -0.0634 @   0.6342 r
  U1763/Z (NBUFFX2)                                               0.0370    0.0850     0.7191 r
  mem_cmd_o[2] (net)                            1       2.8624              0.0000     0.7191 r
  mem_cmd_o[2] (out)                                              0.0370   -0.0018 &   0.7173 r
  data arrival time                                                                    0.7173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8173


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1468    0.0000     0.3177 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0703    0.2268     0.5445 f
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      20.2469              0.0000     0.5445 f
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5445 f
  fifo_0__mem_fifo/data_o[13] (net)                    20.2469              0.0000     0.5445 f
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5445 f
  fifo_lo[11] (net)                                    20.2469              0.0000     0.5445 f
  U1782/IN1 (MUX21X1)                                             0.0703   -0.0089 &   0.5356 f
  U1782/Q (MUX21X1)                                               0.2525    0.1869 @   0.7225 f
  io_cmd_o[13] (net)                            4      76.7662              0.0000     0.7225 f
  io_cmd_o[13] (out)                                              0.2525   -0.0042 @   0.7183 f
  data arrival time                                                                    0.7183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8183


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.1092    0.2249 @   0.5939 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      31.4492              0.0000     0.5939 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5939 r
  fifo_1__mem_fifo/data_o[32] (net)                    31.4492              0.0000     0.5939 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5939 r
  fifo_lo[79] (net)                                    31.4492              0.0000     0.5939 r
  U1820/IN2 (MUX21X1)                                             0.1093   -0.0155 @   0.5784 r
  U1820/Q (MUX21X1)                                               0.2411    0.1837 @   0.7621 r
  io_cmd_o[32] (net)                            4      71.7296              0.0000     0.7621 r
  io_cmd_o[32] (out)                                              0.2411   -0.0427 @   0.7193 r
  data arrival time                                                                    0.7193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8193


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0558    0.1971     0.5616 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      11.0580              0.0000     0.5616 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[69] (net)                    11.0580              0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5616 r
  fifo_lo[109] (net)                                   11.0580              0.0000     0.5616 r
  U1881/IN2 (AND2X1)                                              0.0558   -0.0016 &   0.5599 r
  U1881/Q (AND2X1)                                                0.1815    0.1254 @   0.6853 r
  io_cmd_o[69] (net)                            4      52.5881              0.0000     0.6853 r
  U1882/INP (NBUFFX2)                                             0.1823   -0.0350 @   0.6503 r
  U1882/Z (NBUFFX2)                                               0.0315    0.0748     0.7251 r
  mem_cmd_o[69] (net)                           1       1.5488              0.0000     0.7251 r
  mem_cmd_o[69] (out)                                             0.0315   -0.0056 &   0.7194 r
  data arrival time                                                                    0.7194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8194


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0539    0.2019     0.6032 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.3688              0.0000     0.6032 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6032 r
  fifo_1__mem_fifo/data_o[104] (net)                   10.3688              0.0000     0.6032 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6032 r
  fifo_lo[144] (net)                                   10.3688              0.0000     0.6032 r
  U1951/IN2 (AND2X1)                                              0.0539   -0.0039 &   0.5993 r
  U1951/Q (AND2X1)                                                0.2186    0.1422 @   0.7415 r
  io_cmd_o[104] (net)                           4      65.7136              0.0000     0.7415 r
  io_cmd_o[104] (out)                                             0.2186   -0.0220 @   0.7195 r
  data arrival time                                                                    0.7195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7195
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8195


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2322    0.0000     0.4013 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0601    0.2054     0.6067 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      12.7237              0.0000     0.6067 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6067 r
  fifo_1__mem_fifo/data_o[120] (net)                   12.7237              0.0000     0.6067 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6067 r
  fifo_lo[160] (net)                                   12.7237              0.0000     0.6067 r
  U1983/IN2 (AND2X1)                                              0.0601    0.0004 &   0.6071 r
  U1983/Q (AND2X1)                                                0.2045    0.1377 @   0.7448 r
  io_cmd_o[120] (net)                           4      61.2232              0.0000     0.7448 r
  io_cmd_o[120] (out)                                             0.2045   -0.0250 @   0.7197 r
  data arrival time                                                                    0.7197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8197


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0521    0.2010     0.6015 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       9.6977              0.0000     0.6015 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6015 r
  fifo_1__mem_fifo/data_o[65] (net)                     9.6977              0.0000     0.6015 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6015 r
  fifo_lo[105] (net)                                    9.6977              0.0000     0.6015 r
  U1873/IN2 (AND2X1)                                              0.0521   -0.0006 &   0.6010 r
  U1873/Q (AND2X1)                                                0.1703    0.1201 @   0.7211 r
  io_cmd_o[65] (net)                            4      48.8917              0.0000     0.7211 r
  io_cmd_o[65] (out)                                              0.1710   -0.0010 @   0.7201 r
  data arrival time                                                                    0.7201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8201


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1468    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0673    0.2250     0.5431 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      18.9141              0.0000     0.5431 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[45] (net)                    18.9141              0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5431 f
  fifo_lo[43] (net)                                    18.9141              0.0000     0.5431 f
  U1846/IN1 (MUX21X1)                                             0.0673   -0.0060 &   0.5371 f
  U1846/Q (MUX21X1)                                               0.2223    0.1743 @   0.7114 f
  io_cmd_o[45] (net)                            4      67.3680              0.0000     0.7114 f
  io_cmd_o[45] (out)                                              0.2223    0.0088 @   0.7202 f
  data arrival time                                                                    0.7202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8202


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0485    0.2137     0.5789 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      10.5387              0.0000     0.5789 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5789 f
  fifo_1__mem_fifo/data_o[97] (net)                    10.5387              0.0000     0.5789 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5789 f
  fifo_lo[137] (net)                                   10.5387              0.0000     0.5789 f
  U1937/IN2 (AND2X1)                                              0.0485    0.0002 &   0.5791 f
  U1937/Q (AND2X1)                                                0.2289    0.1601 @   0.7392 f
  io_cmd_o[97] (net)                            4      67.0354              0.0000     0.7392 f
  io_cmd_o[97] (out)                                              0.2289   -0.0186 @   0.7206 f
  data arrival time                                                                    0.7206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8206


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1595    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0541    0.2176     0.5823 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      13.0622              0.0000     0.5823 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[108] (net)                   13.0622              0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5823 f
  fifo_lo[148] (net)                                   13.0622              0.0000     0.5823 f
  U1959/IN2 (AND2X1)                                              0.0541   -0.0008 &   0.5815 f
  U1959/Q (AND2X1)                                                0.2417    0.1672 @   0.7487 f
  io_cmd_o[108] (net)                           4      70.9422              0.0000     0.7487 f
  io_cmd_o[108] (out)                                             0.2417   -0.0273 @   0.7215 f
  data arrival time                                                                    0.7215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8215


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0624    0.2008     0.5659 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      13.6045              0.0000     0.5659 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5659 r
  fifo_1__mem_fifo/data_o[116] (net)                   13.6045              0.0000     0.5659 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5659 r
  fifo_lo[156] (net)                                   13.6045              0.0000     0.5659 r
  U1975/IN2 (AND2X1)                                              0.0624   -0.0039 &   0.5620 r
  U1975/Q (AND2X1)                                                0.1918    0.1306 @   0.6926 r
  io_cmd_o[116] (net)                           4      55.9735              0.0000     0.6926 r
  U1976/INP (NBUFFX2)                                             0.1927   -0.0417 @   0.6509 r
  U1976/Z (NBUFFX2)                                               0.0319    0.0761     0.7271 r
  mem_cmd_o[116] (net)                          1       1.3728              0.0000     0.7271 r
  mem_cmd_o[116] (out)                                            0.0319   -0.0056 &   0.7215 r
  data arrival time                                                                    0.7215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8215


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1695    0.0000     0.3592 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1017    0.2216 @   0.5807 r
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      28.6826              0.0000     0.5807 r
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5807 r
  fifo_1__mem_fifo/data_o[41] (net)                    28.6826              0.0000     0.5807 r
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.5807 r
  fifo_lo[88] (net)                                    28.6826              0.0000     0.5807 r
  U1838/IN2 (MUX21X1)                                             0.1017   -0.0033 @   0.5774 r
  U1838/Q (MUX21X1)                                               0.2911    0.2005 @   0.7779 r
  io_cmd_o[41] (net)                            5      87.5029              0.0000     0.7779 r
  io_cmd_o[41] (out)                                              0.2911   -0.0562 @   0.7217 r
  data arrival time                                                                    0.7217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8217


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0450    0.2114     0.5765 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       8.9934              0.0000     0.5765 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5765 f
  fifo_1__mem_fifo/data_o[84] (net)                     8.9934              0.0000     0.5765 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5765 f
  fifo_lo[124] (net)                                    8.9934              0.0000     0.5765 f
  U1911/IN2 (AND2X1)                                              0.0450   -0.0014 &   0.5751 f
  U1911/Q (AND2X1)                                                0.2341    0.1619 @   0.7370 f
  io_cmd_o[84] (net)                            4      68.6610              0.0000     0.7370 f
  io_cmd_o[84] (out)                                              0.2341   -0.0146 @   0.7223 f
  data arrival time                                                                    0.7223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8223


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0408    0.2084     0.5733 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       7.1392              0.0000     0.5733 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5733 f
  fifo_1__mem_fifo/data_o[64] (net)                     7.1392              0.0000     0.5733 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5733 f
  fifo_lo[104] (net)                                    7.1392              0.0000     0.5733 f
  U1871/IN2 (AND2X1)                                              0.0408    0.0001 &   0.5734 f
  U1871/Q (AND2X1)                                                0.2057    0.1477 @   0.7211 f
  io_cmd_o[64] (net)                            4      59.8914              0.0000     0.7211 f
  io_cmd_o[64] (out)                                              0.2057    0.0013 @   0.7224 f
  data arrival time                                                                    0.7224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8224


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1474    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0591    0.1980     0.5164 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      12.3437              0.0000     0.5164 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5164 r
  fifo_0__mem_fifo/data_o[33] (net)                    12.3437              0.0000     0.5164 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5164 r
  fifo_lo[31] (net)                                    12.3437              0.0000     0.5164 r
  U1822/IN1 (MUX21X1)                                             0.0591   -0.0067 &   0.5097 r
  U1822/Q (MUX21X1)                                               0.4038    0.2231 @   0.7328 r
  io_cmd_o[33] (net)                            4     120.6301              0.0000     0.7328 r
  io_cmd_o[33] (out)                                              0.4038   -0.0100 @   0.7228 r
  data arrival time                                                                    0.7228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8228


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0535    0.2172     0.5822 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      12.7964              0.0000     0.5822 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5822 f
  fifo_1__mem_fifo/data_o[112] (net)                   12.7964              0.0000     0.5822 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5822 f
  fifo_lo[152] (net)                                   12.7964              0.0000     0.5822 f
  U1967/IN2 (AND2X1)                                              0.0535   -0.0016 &   0.5806 f
  U1967/Q (AND2X1)                                                0.2398    0.1665 @   0.7471 f
  io_cmd_o[112] (net)                           4      70.4404              0.0000     0.7471 f
  io_cmd_o[112] (out)                                             0.2398   -0.0243 @   0.7229 f
  data arrival time                                                                    0.7229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8229


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1669    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0902    0.2406 @   0.6080 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      29.4150              0.0000     0.6080 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6080 f
  fifo_1__mem_fifo/data_o[2] (net)                     29.4150              0.0000     0.6080 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6080 f
  fifo_lo[50] (net)                                    29.4150              0.0000     0.6080 f
  U1762/IN2 (MUX21X1)                                             0.0902   -0.0065 @   0.6015 f
  U1762/Q (MUX21X1)                                               0.2356    0.1861 @   0.7877 f
  io_cmd_o[2] (net)                             4      71.9456              0.0000     0.7877 f
  io_cmd_o[2] (out)                                               0.2356   -0.0644 @   0.7232 f
  data arrival time                                                                    0.7232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8232


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0493    0.2143     0.5792 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      10.9018              0.0000     0.5792 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[74] (net)                    10.9018              0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5792 f
  fifo_lo[114] (net)                                   10.9018              0.0000     0.5792 f
  U1891/IN2 (AND2X1)                                              0.0493   -0.0015 &   0.5777 f
  U1891/Q (AND2X1)                                                0.2267    0.1593 @   0.7370 f
  io_cmd_o[74] (net)                            4      66.3426              0.0000     0.7370 f
  io_cmd_o[74] (out)                                              0.2267   -0.0127 @   0.7243 f
  data arrival time                                                                    0.7243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8243


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0478    0.2133     0.5778 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      10.2645              0.0000     0.5778 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[73] (net)                    10.2645              0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5778 f
  fifo_lo[113] (net)                                   10.2645              0.0000     0.5778 f
  U1889/IN2 (AND2X1)                                              0.0478    0.0003 &   0.5781 f
  U1889/Q (AND2X1)                                                0.2557    0.1703 @   0.7484 f
  io_cmd_o[73] (net)                            4      74.5616              0.0000     0.7484 f
  io_cmd_o[73] (out)                                              0.2557   -0.0237 @   0.7248 f
  data arrival time                                                                    0.7248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8248


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0437    0.1960     0.5965 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       6.5342              0.0000     0.5965 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[59] (net)                     6.5342              0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5965 r
  fifo_lo[99] (net)                                     6.5342              0.0000     0.5965 r
  U1861/IN2 (AND2X1)                                              0.0437   -0.0033 &   0.5932 r
  U1861/Q (AND2X1)                                                0.1856    0.1278 @   0.7210 r
  io_cmd_o[59] (net)                            4      55.0722              0.0000     0.7210 r
  io_cmd_o[59] (out)                                              0.1856    0.0039 @   0.7249 r
  data arrival time                                                                    0.7249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8249


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0492    0.1934     0.5579 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       8.5209              0.0000     0.5579 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[77] (net)                     8.5209              0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5579 r
  fifo_lo[117] (net)                                    8.5209              0.0000     0.5579 r
  U1897/IN2 (AND2X1)                                              0.0492    0.0002 &   0.5581 r
  U1897/Q (AND2X1)                                                0.1813    0.1244 @   0.6825 r
  io_cmd_o[77] (net)                            4      52.5193              0.0000     0.6825 r
  U1898/INP (NBUFFX2)                                             0.1821   -0.0275 @   0.6550 r
  U1898/Z (NBUFFX2)                                               0.0322    0.0753     0.7303 r
  mem_cmd_o[77] (net)                           1       2.0689              0.0000     0.7303 r
  mem_cmd_o[77] (out)                                             0.0322   -0.0053 &   0.7250 r
  data arrival time                                                                    0.7250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8250


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0489    0.2140     0.5791 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      10.7216              0.0000     0.5791 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5791 f
  fifo_1__mem_fifo/data_o[121] (net)                   10.7216              0.0000     0.5791 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5791 f
  fifo_lo[161] (net)                                   10.7216              0.0000     0.5791 f
  U1985/IN2 (AND2X1)                                              0.0489    0.0002 &   0.5794 f
  U1985/Q (AND2X1)                                                0.2421    0.1660 @   0.7453 f
  io_cmd_o[121] (net)                           4      71.0070              0.0000     0.7453 f
  io_cmd_o[121] (out)                                             0.2421   -0.0202 @   0.7251 f
  data arrival time                                                                    0.7251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8251


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1474    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0639    0.2229     0.5409 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      17.4020              0.0000     0.5409 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[2] (net)                     17.4020              0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5409 f
  fifo_lo[1] (net)                                     17.4020              0.0000     0.5409 f
  U1762/IN1 (MUX21X1)                                             0.0639   -0.0014 &   0.5395 f
  U1762/Q (MUX21X1)                                               0.2356    0.1801 @   0.7197 f
  io_cmd_o[2] (net)                             4      71.9456              0.0000     0.7197 f
  U1763/INP (NBUFFX2)                                             0.2356   -0.0644 @   0.6552 f
  U1763/Z (NBUFFX2)                                               0.0322    0.0717     0.7269 f
  mem_cmd_o[2] (net)                            1       2.8624              0.0000     0.7269 f
  mem_cmd_o[2] (out)                                              0.0322   -0.0016 &   0.7253 f
  data arrival time                                                                    0.7253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8253


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0446    0.2173     0.6178 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       8.9173              0.0000     0.6178 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6178 f
  fifo_1__mem_fifo/data_o[61] (net)                     8.9173              0.0000     0.6178 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6178 f
  fifo_lo[101] (net)                                    8.9173              0.0000     0.6178 f
  U1865/IN2 (AND2X1)                                              0.0446    0.0002 &   0.6180 f
  U1865/Q (AND2X1)                                                0.1816    0.1389 @   0.7569 f
  io_cmd_o[61] (net)                            4      52.0964              0.0000     0.7569 f
  io_cmd_o[61] (out)                                              0.1816   -0.0308 @   0.7262 f
  data arrival time                                                                    0.7262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8262


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1595    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0581    0.1984     0.5625 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      11.9471              0.0000     0.5625 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5625 r
  fifo_1__mem_fifo/data_o[89] (net)                    11.9471              0.0000     0.5625 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5625 r
  fifo_lo[129] (net)                                   11.9471              0.0000     0.5625 r
  U1921/IN2 (AND2X1)                                              0.0581   -0.0038 &   0.5588 r
  U1921/Q (AND2X1)                                                0.1809    0.1273 @   0.6860 r
  io_cmd_o[89] (net)                            4      53.2928              0.0000     0.6860 r
  U1922/INP (NBUFFX2)                                             0.1809   -0.0348 @   0.6512 r
  U1922/Z (NBUFFX2)                                               0.0396    0.0810     0.7322 r
  mem_cmd_o[89] (net)                           1       7.7248              0.0000     0.7322 r
  mem_cmd_o[89] (out)                                             0.0396   -0.0052 &   0.7271 r
  data arrival time                                                                    0.7271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8271


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0508    0.2143     0.5327 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      11.5796              0.0000     0.5327 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5327 f
  fifo_0__mem_fifo/data_o[34] (net)                    11.5796              0.0000     0.5327 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5327 f
  fifo_lo[32] (net)                                    11.5796              0.0000     0.5327 f
  U1824/IN1 (MUX21X1)                                             0.0508   -0.0020 &   0.5307 f
  U1824/Q (MUX21X1)                                               0.2927    0.1979 @   0.7286 f
  io_cmd_o[34] (net)                            4      88.9808              0.0000     0.7286 f
  io_cmd_o[34] (out)                                              0.2927   -0.0012 @   0.7274 f
  data arrival time                                                                    0.7274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8274


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0876    0.2127     0.5313 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      23.1320              0.0000     0.5313 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5313 r
  fifo_0__mem_fifo/data_o[5] (net)                     23.1320              0.0000     0.5313 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5313 r
  fifo_lo[3] (net)                                     23.1320              0.0000     0.5313 r
  U1766/IN1 (MUX21X1)                                             0.0876   -0.0113 &   0.5200 r
  U1766/Q (MUX21X1)                                               0.3790    0.2252 @   0.7452 r
  io_cmd_o[5] (net)                             4     114.5209              0.0000     0.7452 r
  io_cmd_o[5] (out)                                               0.3790   -0.0173 @   0.7279 r
  data arrival time                                                                    0.7279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8279


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0531    0.1956     0.5602 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      10.0500              0.0000     0.5602 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5602 r
  fifo_1__mem_fifo/data_o[67] (net)                    10.0500              0.0000     0.5602 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5602 r
  fifo_lo[107] (net)                                   10.0500              0.0000     0.5602 r
  U1877/IN2 (AND2X1)                                              0.0531   -0.0012 &   0.5589 r
  U1877/Q (AND2X1)                                                0.1783    0.1261 @   0.6850 r
  io_cmd_o[67] (net)                            4      52.6588              0.0000     0.6850 r
  U1878/INP (NBUFFX2)                                             0.1783   -0.0236 @   0.6615 r
  U1878/Z (NBUFFX2)                                               0.0320    0.0748     0.7363 r
  mem_cmd_o[67] (net)                           1       2.1327              0.0000     0.7363 r
  mem_cmd_o[67] (out)                                             0.0320   -0.0084 &   0.7279 r
  data arrival time                                                                    0.7279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8279


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0516    0.1948     0.5593 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       9.4749              0.0000     0.5593 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[85] (net)                     9.4749              0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5593 r
  fifo_lo[125] (net)                                    9.4749              0.0000     0.5593 r
  U1913/IN2 (AND2X1)                                              0.0516   -0.0008 &   0.5585 r
  U1913/Q (AND2X1)                                                0.1767    0.1230 @   0.6815 r
  io_cmd_o[85] (net)                            4      51.0824              0.0000     0.6815 r
  U1914/INP (NBUFFX2)                                             0.1774   -0.0249 @   0.6566 r
  U1914/Z (NBUFFX2)                                               0.0324    0.0750     0.7316 r
  mem_cmd_o[85] (net)                           1       2.4249              0.0000     0.7316 r
  mem_cmd_o[85] (out)                                             0.0324   -0.0037 &   0.7279 r
  data arrival time                                                                    0.7279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8279


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0542    0.1962     0.5609 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.4667              0.0000     0.5609 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[78] (net)                    10.4667              0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5609 r
  fifo_lo[118] (net)                                   10.4667              0.0000     0.5609 r
  U1899/IN2 (AND2X1)                                              0.0542    0.0003 &   0.5612 r
  U1899/Q (AND2X1)                                                0.1937    0.1325 @   0.6937 r
  io_cmd_o[78] (net)                            4      57.7213              0.0000     0.6937 r
  U1900/INP (NBUFFX2)                                             0.1937   -0.0325 @   0.6612 r
  U1900/Z (NBUFFX2)                                               0.0326    0.0767     0.7379 r
  mem_cmd_o[78] (net)                           1       1.7872              0.0000     0.7379 r
  mem_cmd_o[78] (out)                                             0.0326   -0.0099 &   0.7280 r
  data arrival time                                                                    0.7280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8280


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1670    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1195    0.2276 @   0.5964 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      33.5404              0.0000     0.5964 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5964 r
  fifo_1__mem_fifo/data_o[46] (net)                    33.5404              0.0000     0.5964 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5964 r
  fifo_lo[93] (net)                                    33.5404              0.0000     0.5964 r
  U1848/IN2 (MUX21X1)                                             0.1196   -0.0217 @   0.5746 r
  U1848/Q (MUX21X1)                                               0.2367    0.1858 @   0.7604 r
  io_cmd_o[46] (net)                            4      70.9837              0.0000     0.7604 r
  io_cmd_o[46] (out)                                              0.2367   -0.0324 @   0.7281 r
  data arrival time                                                                    0.7281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8281


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1595    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0464    0.2123     0.5772 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.6262              0.0000     0.5772 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5772 f
  fifo_1__mem_fifo/data_o[63] (net)                     9.6262              0.0000     0.5772 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5772 f
  fifo_lo[103] (net)                                    9.6262              0.0000     0.5772 f
  U1869/IN2 (AND2X1)                                              0.0464   -0.0016 &   0.5756 f
  U1869/Q (AND2X1)                                                0.2357    0.1626 @   0.7382 f
  io_cmd_o[63] (net)                            4      69.0843              0.0000     0.7382 f
  io_cmd_o[63] (out)                                              0.2357   -0.0100 @   0.7282 f
  data arrival time                                                                    0.7282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8282


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0455    0.2117     0.5768 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.2368              0.0000     0.5768 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5768 f
  fifo_1__mem_fifo/data_o[81] (net)                     9.2368              0.0000     0.5768 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5768 f
  fifo_lo[121] (net)                                    9.2368              0.0000     0.5768 f
  U1905/IN2 (AND2X1)                                              0.0455   -0.0008 &   0.5760 f
  U1905/Q (AND2X1)                                                0.2300    0.1593 @   0.7353 f
  io_cmd_o[81] (net)                            4      67.1841              0.0000     0.7353 f
  io_cmd_o[81] (out)                                              0.2300   -0.0064 @   0.7290 f
  data arrival time                                                                    0.7290

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8290


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1473    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0708    0.2043     0.5226 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      16.8088              0.0000     0.5226 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5226 r
  fifo_0__mem_fifo/data_o[9] (net)                     16.8088              0.0000     0.5226 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5226 r
  fifo_lo[7] (net)                                     16.8088              0.0000     0.5226 r
  U1774/IN1 (MUX21X1)                                             0.0708   -0.0006 &   0.5220 r
  U1774/Q (MUX21X1)                                               0.3070    0.1947 @   0.7166 r
  io_cmd_o[9] (net)                             4      91.5149              0.0000     0.7166 r
  io_cmd_o[9] (out)                                               0.3070    0.0127 @   0.7293 r
  data arrival time                                                                    0.7293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8293


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0357    0.2032     0.5216 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       4.9561              0.0000     0.5216 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5216 f
  fifo_0__mem_fifo/data_o[16] (net)                     4.9561              0.0000     0.5216 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5216 f
  fifo_lo[14] (net)                                     4.9561              0.0000     0.5216 f
  U1788/IN1 (MUX21X1)                                             0.0357    0.0000 &   0.5216 f
  U1788/Q (MUX21X1)                                               0.2768    0.1902 @   0.7118 f
  io_cmd_o[16] (net)                            4      84.4036              0.0000     0.7118 f
  io_cmd_o[16] (out)                                              0.2768    0.0184 @   0.7302 f
  data arrival time                                                                    0.7302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8302


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4015     0.4015
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2323    0.0000     0.4015 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0448    0.2174     0.6189 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.0025              0.0000     0.6189 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6189 f
  fifo_1__mem_fifo/data_o[100] (net)                    9.0025              0.0000     0.6189 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6189 f
  fifo_lo[140] (net)                                    9.0025              0.0000     0.6189 f
  U1943/IN2 (AND2X1)                                              0.0448   -0.0033 &   0.6156 f
  U1943/Q (AND2X1)                                                0.1552    0.1259 @   0.7415 f
  io_cmd_o[100] (net)                           4      43.8279              0.0000     0.7415 f
  io_cmd_o[100] (out)                                             0.1552   -0.0112 @   0.7303 f
  data arrival time                                                                    0.7303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8303


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0692    0.2262     0.5445 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      19.7733              0.0000     0.5445 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5445 f
  fifo_0__mem_fifo/data_o[22] (net)                    19.7733              0.0000     0.5445 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5445 f
  fifo_lo[20] (net)                                    19.7733              0.0000     0.5445 f
  U1800/IN1 (MUX21X1)                                             0.0692   -0.0042 &   0.5404 f
  U1800/Q (MUX21X1)                                               0.2282    0.1760 @   0.7163 f
  io_cmd_o[22] (net)                            4      68.7763              0.0000     0.7163 f
  io_cmd_o[22] (out)                                              0.2282    0.0142 @   0.7305 f
  data arrival time                                                                    0.7305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8305


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1595    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0548    0.2181     0.5824 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      13.3778              0.0000     0.5824 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[72] (net)                    13.3778              0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5824 f
  fifo_lo[112] (net)                                   13.3778              0.0000     0.5824 f
  U1887/IN2 (AND2X1)                                              0.0548   -0.0052 &   0.5772 f
  U1887/Q (AND2X1)                                                0.2258    0.1594 @   0.7366 f
  io_cmd_o[72] (net)                            4      65.8437              0.0000     0.7366 f
  io_cmd_o[72] (out)                                              0.2258   -0.0059 @   0.7307 f
  data arrival time                                                                    0.7307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8307


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0476    0.1925     0.5575 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.9216              0.0000     0.5575 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5575 r
  fifo_1__mem_fifo/data_o[80] (net)                     7.9216              0.0000     0.5575 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5575 r
  fifo_lo[120] (net)                                    7.9216              0.0000     0.5575 r
  U1903/IN2 (AND2X1)                                              0.0476   -0.0010 &   0.5565 r
  U1903/Q (AND2X1)                                                0.1858    0.1286 @   0.6851 r
  io_cmd_o[80] (net)                            4      55.2050              0.0000     0.6851 r
  U1904/INP (NBUFFX2)                                             0.1858   -0.0249 @   0.6602 r
  U1904/Z (NBUFFX2)                                               0.0319    0.0754     0.7357 r
  mem_cmd_o[80] (net)                           1       1.6767              0.0000     0.7357 r
  mem_cmd_o[80] (out)                                             0.0319   -0.0045 &   0.7311 r
  data arrival time                                                                    0.7311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8311


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.1056    0.2232 @   0.5923 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      30.1290              0.0000     0.5923 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5923 r
  fifo_1__mem_fifo/data_o[31] (net)                    30.1290              0.0000     0.5923 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.5923 r
  fifo_lo[78] (net)                                    30.1290              0.0000     0.5923 r
  U1818/IN2 (MUX21X1)                                             0.1057   -0.0098 @   0.5826 r
  U1818/Q (MUX21X1)                                               0.2666    0.1923 @   0.7748 r
  io_cmd_o[31] (net)                            4      79.7479              0.0000     0.7748 r
  io_cmd_o[31] (out)                                              0.2666   -0.0437 @   0.7311 r
  data arrival time                                                                    0.7311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8311


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1474    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0646    0.2010     0.5190 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      14.4296              0.0000     0.5190 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5190 r
  fifo_0__mem_fifo/data_o[46] (net)                    14.4296              0.0000     0.5190 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5190 r
  fifo_lo[44] (net)                                    14.4296              0.0000     0.5190 r
  U1848/IN1 (MUX21X1)                                             0.0646   -0.0021 &   0.5169 r
  U1848/Q (MUX21X1)                                               0.2367    0.1714 @   0.6883 r
  io_cmd_o[46] (net)                            4      70.9837              0.0000     0.6883 r
  U1849/INP (NBUFFX2)                                             0.2367   -0.0323 @   0.6560 r
  U1849/Z (NBUFFX2)                                               0.0351    0.0828     0.7388 r
  mem_cmd_o[46] (net)                           1       1.6209              0.0000     0.7388 r
  mem_cmd_o[46] (out)                                             0.0351   -0.0076 &   0.7312 r
  data arrival time                                                                    0.7312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8312


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0613    0.2002     0.5646 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      13.1735              0.0000     0.5646 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[92] (net)                    13.1735              0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5646 r
  fifo_lo[132] (net)                                   13.1735              0.0000     0.5646 r
  U1927/IN2 (AND2X1)                                              0.0613   -0.0048 &   0.5598 r
  U1927/Q (AND2X1)                                                0.1904    0.1320 @   0.6918 r
  io_cmd_o[92] (net)                            4      56.6173              0.0000     0.6918 r
  U1928/INP (NBUFFX2)                                             0.1904   -0.0287 @   0.6631 r
  U1928/Z (NBUFFX2)                                               0.0319    0.0758     0.7390 r
  mem_cmd_o[92] (net)                           1       1.4333              0.0000     0.7390 r
  mem_cmd_o[92] (out)                                             0.0319   -0.0075 &   0.7315 r
  data arrival time                                                                    0.7315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8315


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1468    0.0000     0.3171 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0754    0.2066     0.5236 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      18.5379              0.0000     0.5236 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5236 r
  fifo_0__mem_fifo/data_o[25] (net)                    18.5379              0.0000     0.5236 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5236 r
  fifo_lo[23] (net)                                    18.5379              0.0000     0.5236 r
  U1806/IN1 (MUX21X1)                                             0.0754   -0.0079 &   0.5157 r
  U1806/Q (MUX21X1)                                               0.2562    0.1804 @   0.6962 r
  io_cmd_o[25] (net)                            6      76.7764              0.0000     0.6962 r
  U3122/IN1 (NOR2X0)                                              0.2562   -0.0209 @   0.6752 r
  U3122/QN (NOR2X0)                                               0.0794    0.0603     0.7356 f
  io_cmd_v_o (net)                              1       3.3039              0.0000     0.7356 f
  io_cmd_v_o (out)                                                0.0794   -0.0032 &   0.7323 f
  data arrival time                                                                    0.7323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8323


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0489    0.2140     0.5785 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      10.7403              0.0000     0.5785 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[69] (net)                    10.7403              0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5785 f
  fifo_lo[109] (net)                                   10.7403              0.0000     0.5785 f
  U1881/IN2 (AND2X1)                                              0.0489   -0.0013 &   0.5772 f
  U1881/Q (AND2X1)                                                0.1812    0.1394 @   0.7167 f
  io_cmd_o[69] (net)                            4      51.8423              0.0000     0.7167 f
  U1882/INP (NBUFFX2)                                             0.1812   -0.0428 @   0.6738 f
  U1882/Z (NBUFFX2)                                               0.0280    0.0654     0.7393 f
  mem_cmd_o[69] (net)                           1       1.5488              0.0000     0.7393 f
  mem_cmd_o[69] (out)                                             0.0280   -0.0050 &   0.7343 f
  data arrival time                                                                    0.7343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8343


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0588    0.1988     0.5634 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      12.2344              0.0000     0.5634 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5634 r
  fifo_1__mem_fifo/data_o[94] (net)                    12.2344              0.0000     0.5634 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5634 r
  fifo_lo[134] (net)                                   12.2344              0.0000     0.5634 r
  U1931/IN2 (AND2X1)                                              0.0588   -0.0052 &   0.5582 r
  U1931/Q (AND2X1)                                                0.1765    0.1238 @   0.6820 r
  io_cmd_o[94] (net)                            4      50.9733              0.0000     0.6820 r
  U1932/INP (NBUFFX2)                                             0.1772   -0.0162 @   0.6658 r
  U1932/Z (NBUFFX2)                                               0.0306    0.0736     0.7393 r
  mem_cmd_o[94] (net)                           1       1.1057              0.0000     0.7393 r
  mem_cmd_o[94] (out)                                             0.0306   -0.0050 &   0.7343 r
  data arrival time                                                                    0.7343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8343


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0506    0.2152     0.5796 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.5013              0.0000     0.5796 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[102] (net)                   11.5013              0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5796 f
  fifo_lo[142] (net)                                   11.5013              0.0000     0.5796 f
  U1947/IN2 (AND2X1)                                              0.0506    0.0004 &   0.5801 f
  U1947/Q (AND2X1)                                                0.2434    0.1663 @   0.7463 f
  io_cmd_o[102] (net)                           4      71.0714              0.0000     0.7463 f
  io_cmd_o[102] (out)                                             0.2434   -0.0115 @   0.7349 f
  data arrival time                                                                    0.7349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8349


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0459    0.2120     0.5771 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       9.4105              0.0000     0.5771 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5771 f
  fifo_1__mem_fifo/data_o[62] (net)                     9.4105              0.0000     0.5771 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5771 f
  fifo_lo[102] (net)                                    9.4105              0.0000     0.5771 f
  U1867/IN2 (AND2X1)                                              0.0459    0.0001 &   0.5772 f
  U1867/Q (AND2X1)                                                0.2076    0.1501 @   0.7274 f
  io_cmd_o[62] (net)                            4      60.5751              0.0000     0.7274 f
  io_cmd_o[62] (out)                                              0.2076    0.0081 @   0.7355 f
  data arrival time                                                                    0.7355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8355


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0546    0.2024     0.6029 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      10.6606              0.0000     0.6029 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6029 r
  fifo_1__mem_fifo/data_o[114] (net)                   10.6606              0.0000     0.6029 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6029 r
  fifo_lo[154] (net)                                   10.6606              0.0000     0.6029 r
  U1971/IN2 (AND2X1)                                              0.0546   -0.0027 &   0.6002 r
  U1971/Q (AND2X1)                                                0.2551    0.1589 @   0.7592 r
  io_cmd_o[114] (net)                           4      78.2790              0.0000     0.7592 r
  io_cmd_o[114] (out)                                             0.2551   -0.0231 @   0.7360 r
  data arrival time                                                                    0.7360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8360


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2323    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0440    0.2169     0.6181 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.6494              0.0000     0.6181 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6181 f
  fifo_1__mem_fifo/data_o[105] (net)                    8.6494              0.0000     0.6181 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6181 f
  fifo_lo[145] (net)                                    8.6494              0.0000     0.6181 f
  U1953/IN2 (AND2X1)                                              0.0440    0.0001 &   0.6182 f
  U1953/Q (AND2X1)                                                0.1767    0.1362 @   0.7545 f
  io_cmd_o[105] (net)                           4      50.5147              0.0000     0.7545 f
  io_cmd_o[105] (out)                                             0.1767   -0.0184 @   0.7361 f
  data arrival time                                                                    0.7361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8361


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0464    0.1919     0.5568 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.4823              0.0000     0.5568 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5568 r
  fifo_1__mem_fifo/data_o[90] (net)                     7.4823              0.0000     0.5568 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5568 r
  fifo_lo[130] (net)                                    7.4823              0.0000     0.5568 r
  U1923/IN2 (AND2X1)                                              0.0464   -0.0011 &   0.5558 r
  U1923/Q (AND2X1)                                                0.1850    0.1280 @   0.6838 r
  io_cmd_o[90] (net)                            4      54.9074              0.0000     0.6838 r
  U1924/INP (NBUFFX2)                                             0.1850   -0.0205 @   0.6633 r
  U1924/Z (NBUFFX2)                                               0.0311    0.0747     0.7380 r
  mem_cmd_o[90] (net)                           1       1.1237              0.0000     0.7380 r
  mem_cmd_o[90] (out)                                             0.0311   -0.0014 &   0.7366 r
  data arrival time                                                                    0.7366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8366


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0495    0.1936     0.5586 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       8.6351              0.0000     0.5586 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[91] (net)                     8.6351              0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5586 r
  fifo_lo[131] (net)                                    8.6351              0.0000     0.5586 r
  U1925/IN2 (AND2X1)                                              0.0495   -0.0010 &   0.5576 r
  U1925/Q (AND2X1)                                                0.1727    0.1231 @   0.6807 r
  io_cmd_o[91] (net)                            4      50.7546              0.0000     0.6807 r
  U1926/INP (NBUFFX2)                                             0.1727   -0.0100 @   0.6707 r
  U1926/Z (NBUFFX2)                                               0.0309    0.0733     0.7440 r
  mem_cmd_o[91] (net)                           1       1.5090              0.0000     0.7440 r
  mem_cmd_o[91] (out)                                             0.0309   -0.0074 &   0.7367 r
  data arrival time                                                                    0.7367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8367


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1473    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0471    0.1913     0.5095 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       7.7322              0.0000     0.5095 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5095 r
  fifo_0__mem_fifo/data_o[1] (net)                      7.7322              0.0000     0.5095 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5095 r
  fifo_lo[0] (net)                                      7.7322              0.0000     0.5095 r
  U1760/IN1 (MUX21X1)                                             0.0471    0.0001 &   0.5096 r
  U1760/Q (MUX21X1)                                               0.2330    0.1656 @   0.6752 r
  io_cmd_o[1] (net)                             4      69.6267              0.0000     0.6752 r
  U1761/INP (NBUFFX2)                                             0.2330   -0.0269 @   0.6483 r
  U1761/Z (NBUFFX2)                                               0.0442    0.0901     0.7384 r
  mem_cmd_o[1] (net)                            1       8.9015              0.0000     0.7384 r
  mem_cmd_o[1] (out)                                              0.0442   -0.0012 &   0.7372 r
  data arrival time                                                                    0.7372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8372


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1601    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0552    0.1968     0.5615 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.8461              0.0000     0.5615 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5615 r
  fifo_1__mem_fifo/data_o[66] (net)                    10.8461              0.0000     0.5615 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5615 r
  fifo_lo[106] (net)                                   10.8461              0.0000     0.5615 r
  U1875/IN2 (AND2X1)                                              0.0552    0.0003 &   0.5618 r
  U1875/Q (AND2X1)                                                0.1810    0.1270 @   0.6888 r
  io_cmd_o[66] (net)                            4      53.3755              0.0000     0.6888 r
  U1876/INP (NBUFFX2)                                             0.1810   -0.0123 @   0.6765 r
  U1876/Z (NBUFFX2)                                               0.0324    0.0754     0.7519 r
  mem_cmd_o[66] (net)                           1       2.2996              0.0000     0.7519 r
  mem_cmd_o[66] (out)                                             0.0324   -0.0147 &   0.7373 r
  data arrival time                                                                    0.7373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8373


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1602    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0623    0.2008     0.5658 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      13.5474              0.0000     0.5658 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[118] (net)                   13.5474              0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5658 r
  fifo_lo[158] (net)                                   13.5474              0.0000     0.5658 r
  U1979/IN2 (AND2X1)                                              0.0623   -0.0047 &   0.5610 r
  U1979/Q (AND2X1)                                                0.2651    0.1634 @   0.7244 r
  io_cmd_o[118] (net)                           4      81.3487              0.0000     0.7244 r
  io_cmd_o[118] (out)                                             0.2651    0.0130 @   0.7374 r
  data arrival time                                                                    0.7374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8374


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0570    0.2036     0.6042 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      11.5388              0.0000     0.6042 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6042 r
  fifo_1__mem_fifo/data_o[99] (net)                    11.5388              0.0000     0.6042 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6042 r
  fifo_lo[139] (net)                                   11.5388              0.0000     0.6042 r
  U1941/IN2 (AND2X1)                                              0.0570   -0.0047 &   0.5994 r
  U1941/Q (AND2X1)                                                0.3015    0.1738 @   0.7732 r
  io_cmd_o[99] (net)                            4      91.7299              0.0000     0.7732 r
  io_cmd_o[99] (out)                                              0.3015   -0.0357 @   0.7376 r
  data arrival time                                                                    0.7376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8376


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0887    0.2133     0.5318 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      23.5398              0.0000     0.5318 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5318 r
  fifo_0__mem_fifo/data_o[37] (net)                    23.5398              0.0000     0.5318 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5318 r
  fifo_lo[35] (net)                                    23.5398              0.0000     0.5318 r
  U1830/IN1 (MUX21X1)                                             0.0887   -0.0088 &   0.5230 r
  U1830/Q (MUX21X1)                                               0.2892    0.1930 @   0.7161 r
  io_cmd_o[37] (net)                            5      86.2085              0.0000     0.7161 r
  io_cmd_o[37] (out)                                              0.2892    0.0219 @   0.7380 r
  data arrival time                                                                    0.7380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8380


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0651    0.2236     0.5420 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      17.9417              0.0000     0.5420 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5420 f
  fifo_0__mem_fifo/data_o[21] (net)                    17.9417              0.0000     0.5420 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5420 f
  fifo_lo[19] (net)                                    17.9417              0.0000     0.5420 f
  U1798/IN1 (MUX21X1)                                             0.0651   -0.0019 &   0.5401 f
  U1798/Q (MUX21X1)                                               0.2450    0.1827 @   0.7228 f
  io_cmd_o[21] (net)                            4      74.2851              0.0000     0.7228 f
  io_cmd_o[21] (out)                                              0.2450    0.0160 @   0.7387 f
  data arrival time                                                                    0.7387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8387


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1474    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0713    0.2045     0.5229 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      16.9955              0.0000     0.5229 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5229 r
  fifo_0__mem_fifo/data_o[32] (net)                    16.9955              0.0000     0.5229 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5229 r
  fifo_lo[30] (net)                                    16.9955              0.0000     0.5229 r
  U1820/IN1 (MUX21X1)                                             0.0713   -0.0008 &   0.5221 r
  U1820/Q (MUX21X1)                                               0.2411    0.1731 @   0.6953 r
  io_cmd_o[32] (net)                            4      71.7296              0.0000     0.6953 r
  U1821/INP (NBUFFX2)                                             0.2411   -0.0426 @   0.6527 r
  U1821/Z (NBUFFX2)                                               0.0481    0.0942     0.7469 r
  mem_cmd_o[32] (net)                           1      11.5820              0.0000     0.7469 r
  mem_cmd_o[32] (out)                                             0.0481   -0.0071 &   0.7398 r
  data arrival time                                                                    0.7398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8398


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2322    0.0000     0.4013 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0547    0.2024     0.6037 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      10.6902              0.0000     0.6037 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6037 r
  fifo_1__mem_fifo/data_o[115] (net)                   10.6902              0.0000     0.6037 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6037 r
  fifo_lo[155] (net)                                   10.6902              0.0000     0.6037 r
  U1973/IN2 (AND2X1)                                              0.0547   -0.0022 &   0.6015 r
  U1973/Q (AND2X1)                                                0.2593    0.1587 @   0.7602 r
  io_cmd_o[115] (net)                           4      78.9344              0.0000     0.7602 r
  io_cmd_o[115] (out)                                             0.2593   -0.0199 @   0.7404 r
  data arrival time                                                                    0.7404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8404


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1474    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0558    0.2177     0.5357 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      13.8038              0.0000     0.5357 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5357 f
  fifo_0__mem_fifo/data_o[46] (net)                    13.8038              0.0000     0.5357 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5357 f
  fifo_lo[44] (net)                                    13.8038              0.0000     0.5357 f
  U1848/IN1 (MUX21X1)                                             0.0558   -0.0019 &   0.5338 f
  U1848/Q (MUX21X1)                                               0.2299    0.1765 @   0.7103 f
  io_cmd_o[46] (net)                            4      70.2380              0.0000     0.7103 f
  U1849/INP (NBUFFX2)                                             0.2299   -0.0331 @   0.6773 f
  U1849/Z (NBUFFX2)                                               0.0303    0.0698     0.7471 f
  mem_cmd_o[46] (net)                           1       1.6209              0.0000     0.7471 f
  mem_cmd_o[46] (out)                                             0.0303   -0.0066 &   0.7405 f
  data arrival time                                                                    0.7405

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8405


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0507    0.2002     0.6014 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.1636              0.0000     0.6014 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6014 r
  fifo_1__mem_fifo/data_o[106] (net)                    9.1636              0.0000     0.6014 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.6014 r
  fifo_lo[146] (net)                                    9.1636              0.0000     0.6014 r
  U1955/IN2 (AND2X1)                                              0.0507    0.0001 &   0.6015 r
  U1955/Q (AND2X1)                                                0.2474    0.1532 @   0.7548 r
  io_cmd_o[106] (net)                           4      75.0197              0.0000     0.7548 r
  io_cmd_o[106] (out)                                             0.2474   -0.0140 @   0.7408 r
  data arrival time                                                                    0.7408

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8408


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0546    0.2179     0.5830 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      13.2868              0.0000     0.5830 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5830 f
  fifo_1__mem_fifo/data_o[116] (net)                   13.2868              0.0000     0.5830 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5830 f
  fifo_lo[156] (net)                                   13.2868              0.0000     0.5830 f
  U1975/IN2 (AND2X1)                                              0.0546   -0.0036 &   0.5794 f
  U1975/Q (AND2X1)                                                0.1919    0.1461 @   0.7255 f
  io_cmd_o[116] (net)                           4      55.2277              0.0000     0.7255 f
  U1976/INP (NBUFFX2)                                             0.1919   -0.0457 @   0.6799 f
  U1976/Z (NBUFFX2)                                               0.0283    0.0662     0.7460 f
  mem_cmd_o[116] (net)                          1       1.3728              0.0000     0.7460 f
  mem_cmd_o[116] (out)                                            0.0283   -0.0049 &   0.7412 f
  data arrival time                                                                    0.7412

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7412
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8412


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1669    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0866    0.2387 @   0.6061 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      27.9369              0.0000     0.6061 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6061 f
  fifo_1__mem_fifo/data_o[54] (net)                    27.9369              0.0000     0.6061 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6061 f
  fifo_lo[97] (net)                                    27.9369              0.0000     0.6061 f
  U1856/IN2 (AND2X1)                                              0.0867    0.0002 @   0.6063 f
  U1856/Q (AND2X1)                                                0.1852    0.1482 @   0.7545 f
  io_cmd_o[54] (net)                            4      52.7116              0.0000     0.7545 f
  io_cmd_o[54] (out)                                              0.1852   -0.0130 @   0.7415 f
  data arrival time                                                                    0.7415

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8415


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1468    0.0000     0.3170 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0395    0.1863     0.5033 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       4.9868              0.0000     0.5033 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5033 r
  fifo_0__mem_fifo/data_o[44] (net)                     4.9868              0.0000     0.5033 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5033 r
  fifo_lo[42] (net)                                     4.9868              0.0000     0.5033 r
  U1844/IN1 (MUX21X1)                                             0.0395    0.0000 &   0.5033 r
  U1844/Q (MUX21X1)                                               0.2613    0.1751 @   0.6784 r
  io_cmd_o[44] (net)                            4      78.8767              0.0000     0.6784 r
  U1845/INP (NBUFFX2)                                             0.2613   -0.0287 @   0.6497 r
  U1845/Z (NBUFFX2)                                               0.0476    0.0957     0.7454 r
  mem_cmd_o[44] (net)                           1      10.3798              0.0000     0.7454 r
  mem_cmd_o[44] (out)                                             0.0476   -0.0037 &   0.7418 r
  data arrival time                                                                    0.7418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8418


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1468    0.0000     0.3172 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0463    0.1907     0.5079 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       7.4105              0.0000     0.5079 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5079 r
  fifo_0__mem_fifo/data_o[11] (net)                     7.4105              0.0000     0.5079 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5079 r
  fifo_lo[9] (net)                                      7.4105              0.0000     0.5079 r
  U1778/IN1 (MUX21X1)                                             0.0463    0.0001 &   0.5080 r
  U1778/Q (MUX21X1)                                               0.2289    0.1637 @   0.6717 r
  io_cmd_o[11] (net)                            4      68.2560              0.0000     0.6717 r
  U1779/INP (NBUFFX2)                                             0.2289   -0.0157 @   0.6560 r
  U1779/Z (NBUFFX2)                                               0.0408    0.0869     0.7428 r
  mem_cmd_o[11] (net)                           1       6.4919              0.0000     0.7428 r
  mem_cmd_o[11] (out)                                             0.0408   -0.0006 &   0.7422 r
  data arrival time                                                                    0.7422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8422


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0934    0.2425 @   0.6115 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      30.8607              0.0000     0.6115 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6115 f
  fifo_1__mem_fifo/data_o[32] (net)                    30.8607              0.0000     0.6115 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.6115 f
  fifo_lo[79] (net)                                    30.8607              0.0000     0.6115 f
  U1820/IN2 (MUX21X1)                                             0.0935   -0.0109 @   0.6006 f
  U1820/Q (MUX21X1)                                               0.2343    0.1849 @   0.7855 f
  io_cmd_o[32] (net)                            4      70.9839              0.0000     0.7855 f
  io_cmd_o[32] (out)                                              0.2343   -0.0431 @   0.7424 f
  data arrival time                                                                    0.7424

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8424


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0425    0.2159     0.6171 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       7.9784              0.0000     0.6171 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6171 f
  fifo_1__mem_fifo/data_o[117] (net)                    7.9784              0.0000     0.6171 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6171 f
  fifo_lo[157] (net)                                    7.9784              0.0000     0.6171 f
  U1977/IN2 (AND2X1)                                              0.0425    0.0001 &   0.6172 f
  U1977/Q (AND2X1)                                                0.1903    0.1425 @   0.7597 f
  io_cmd_o[117] (net)                           4      54.6892              0.0000     0.7597 f
  io_cmd_o[117] (out)                                             0.1903   -0.0171 @   0.7426 f
  data arrival time                                                                    0.7426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8426


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1474    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0732    0.2055     0.5239 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      17.7013              0.0000     0.5239 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[51] (net)                    17.7013              0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5239 r
  fifo_lo[45] (net)                                    17.7013              0.0000     0.5239 r
  U1850/IN1 (MUX21X1)                                             0.0732   -0.0012 &   0.5227 r
  U1850/Q (MUX21X1)                                               0.3060    0.1941 @   0.7168 r
  io_cmd_o[51] (net)                            4      90.9808              0.0000     0.7168 r
  io_cmd_o[51] (out)                                              0.3060    0.0267 @   0.7435 r
  data arrival time                                                                    0.7435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8435


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1474    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0701    0.2039     0.5220 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      16.5111              0.0000     0.5220 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5220 r
  fifo_0__mem_fifo/data_o[8] (net)                     16.5111              0.0000     0.5220 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5220 r
  fifo_lo[6] (net)                                     16.5111              0.0000     0.5220 r
  U1772/IN1 (MUX21X1)                                             0.0701   -0.0020 &   0.5201 r
  U1772/Q (MUX21X1)                                               0.2378    0.1728 @   0.6928 r
  io_cmd_o[8] (net)                             4      71.2377              0.0000     0.6928 r
  U1773/INP (NBUFFX2)                                             0.2378   -0.0225 @   0.6703 r
  U1773/Z (NBUFFX2)                                               0.0345    0.0825     0.7528 r
  mem_cmd_o[8] (net)                            1       1.1690              0.0000     0.7528 r
  mem_cmd_o[8] (out)                                              0.0345   -0.0082 &   0.7446 r
  data arrival time                                                                    0.7446

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8446


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0582    0.1984     0.5635 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      11.9740              0.0000     0.5635 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[110] (net)                   11.9740              0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5635 r
  fifo_lo[150] (net)                                   11.9740              0.0000     0.5635 r
  U1963/IN2 (AND2X1)                                              0.0582   -0.0021 &   0.5613 r
  U1963/Q (AND2X1)                                                0.1788    0.1248 @   0.6861 r
  io_cmd_o[110] (net)                           4      51.7898              0.0000     0.6861 r
  U1964/INP (NBUFFX2)                                             0.1795   -0.0091 @   0.6770 r
  U1964/Z (NBUFFX2)                                               0.0317    0.0747     0.7517 r
  mem_cmd_o[110] (net)                          1       1.8322              0.0000     0.7517 r
  mem_cmd_o[110] (out)                                            0.0317   -0.0064 &   0.7453 r
  data arrival time                                                                    0.7453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8453


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1695    0.0000     0.3592 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0871    0.2391 @   0.5983 f
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      28.0940              0.0000     0.5983 f
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5983 f
  fifo_1__mem_fifo/data_o[41] (net)                    28.0940              0.0000     0.5983 f
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.5983 f
  fifo_lo[88] (net)                                    28.0940              0.0000     0.5983 f
  U1838/IN2 (MUX21X1)                                             0.0872   -0.0012 @   0.5971 f
  U1838/Q (MUX21X1)                                               0.2808    0.2041 @   0.8012 f
  io_cmd_o[41] (net)                            5      86.1548              0.0000     0.8012 f
  io_cmd_o[41] (out)                                              0.2808   -0.0558 @   0.7454 f
  data arrival time                                                                    0.7454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8454


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1473    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0407    0.2073     0.5256 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       7.1064              0.0000     0.5256 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5256 f
  fifo_0__mem_fifo/data_o[1] (net)                      7.1064              0.0000     0.5256 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5256 f
  fifo_lo[0] (net)                                      7.1064              0.0000     0.5256 f
  U1760/IN1 (MUX21X1)                                             0.0407    0.0001 &   0.5256 f
  U1760/Q (MUX21X1)                                               0.2268    0.1714 @   0.6970 f
  io_cmd_o[1] (net)                             4      68.8809              0.0000     0.6970 f
  U1761/INP (NBUFFX2)                                             0.2268   -0.0280 @   0.6691 f
  U1761/Z (NBUFFX2)                                               0.0392    0.0775     0.7465 f
  mem_cmd_o[1] (net)                            1       8.9015              0.0000     0.7465 f
  mem_cmd_o[1] (out)                                              0.0392   -0.0009 &   0.7456 f
  data arrival time                                                                    0.7456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8456


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0432    0.2101     0.5747 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       8.2031              0.0000     0.5747 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5747 f
  fifo_1__mem_fifo/data_o[77] (net)                     8.2031              0.0000     0.5747 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5747 f
  fifo_lo[117] (net)                                    8.2031              0.0000     0.5747 f
  U1897/IN2 (AND2X1)                                              0.0432    0.0002 &   0.5749 f
  U1897/Q (AND2X1)                                                0.1810    0.1380 @   0.7129 f
  io_cmd_o[77] (net)                            4      51.7735              0.0000     0.7129 f
  U1898/INP (NBUFFX2)                                             0.1810   -0.0284 @   0.6845 f
  U1898/Z (NBUFFX2)                                               0.0286    0.0660     0.7505 f
  mem_cmd_o[77] (net)                           1       2.0689              0.0000     0.7505 f
  mem_cmd_o[77] (out)                                             0.0286   -0.0048 &   0.7457 f
  data arrival time                                                                    0.7457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8457


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1468    0.0000     0.3171 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0651    0.2236     0.5406 f
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      17.9122              0.0000     0.5406 f
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5406 f
  fifo_0__mem_fifo/data_o[25] (net)                    17.9122              0.0000     0.5406 f
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5406 f
  fifo_lo[23] (net)                                    17.9122              0.0000     0.5406 f
  U1806/IN1 (MUX21X1)                                             0.0651   -0.0073 &   0.5334 f
  U1806/Q (MUX21X1)                                               0.2473    0.1851 @   0.7185 f
  io_cmd_o[25] (net)                            6      75.5032              0.0000     0.7185 f
  U3122/IN1 (NOR2X0)                                              0.2473   -0.0215 @   0.6970 f
  U3122/QN (NOR2X0)                                               0.0743    0.0524     0.7494 r
  io_cmd_v_o (net)                              1       3.3039              0.0000     0.7494 r
  io_cmd_v_o (out)                                                0.0743   -0.0030 &   0.7463 r
  data arrival time                                                                    0.7463

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8463


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0476    0.2131     0.5778 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.1489              0.0000     0.5778 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[78] (net)                    10.1489              0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5778 f
  fifo_lo[118] (net)                                   10.1489              0.0000     0.5778 f
  U1899/IN2 (AND2X1)                                              0.0476    0.0003 &   0.5781 f
  U1899/Q (AND2X1)                                                0.1955    0.1454 @   0.7234 f
  io_cmd_o[78] (net)                            4      56.9756              0.0000     0.7234 f
  U1900/INP (NBUFFX2)                                             0.1955   -0.0351 @   0.6884 f
  U1900/Z (NBUFFX2)                                               0.0289    0.0670     0.7553 f
  mem_cmd_o[78] (net)                           1       1.7872              0.0000     0.7553 f
  mem_cmd_o[78] (out)                                             0.0289   -0.0088 &   0.7465 f
  data arrival time                                                                    0.7465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8465


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0477    0.1985     0.5998 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       8.0325              0.0000     0.5998 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5998 r
  fifo_1__mem_fifo/data_o[107] (net)                    8.0325              0.0000     0.5998 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5998 r
  fifo_lo[147] (net)                                    8.0325              0.0000     0.5998 r
  U1957/IN2 (AND2X1)                                              0.0477   -0.0014 &   0.5984 r
  U1957/Q (AND2X1)                                                0.2887    0.1662 @   0.7646 r
  io_cmd_o[107] (net)                           4      87.0726              0.0000     0.7646 r
  io_cmd_o[107] (out)                                             0.2887   -0.0179 @   0.7466 r
  data arrival time                                                                    0.7466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8466


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0453    0.2116     0.5762 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       9.1572              0.0000     0.5762 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5762 f
  fifo_1__mem_fifo/data_o[85] (net)                     9.1572              0.0000     0.5762 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5762 f
  fifo_lo[125] (net)                                    9.1572              0.0000     0.5762 f
  U1913/IN2 (AND2X1)                                              0.0453   -0.0007 &   0.5754 f
  U1913/Q (AND2X1)                                                0.1762    0.1363 @   0.7117 f
  io_cmd_o[85] (net)                            4      50.3367              0.0000     0.7117 f
  U1914/INP (NBUFFX2)                                             0.1762   -0.0274 @   0.6843 f
  U1914/Z (NBUFFX2)                                               0.0288    0.0659     0.7502 f
  mem_cmd_o[85] (net)                           1       2.4249              0.0000     0.7502 f
  mem_cmd_o[85] (out)                                             0.0288   -0.0033 &   0.7469 f
  data arrival time                                                                    0.7469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8469


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1595    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0509    0.2154     0.5796 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      11.6294              0.0000     0.5796 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[89] (net)                    11.6294              0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5796 f
  fifo_lo[129] (net)                                   11.6294              0.0000     0.5796 f
  U1921/IN2 (AND2X1)                                              0.0509   -0.0033 &   0.5762 f
  U1921/Q (AND2X1)                                                0.1818    0.1392 @   0.7154 f
  io_cmd_o[89] (net)                            4      52.5471              0.0000     0.7154 f
  U1922/INP (NBUFFX2)                                             0.1818   -0.0359 @   0.6795 f
  U1922/Z (NBUFFX2)                                               0.0357    0.0721     0.7516 f
  mem_cmd_o[89] (net)                           1       7.7248              0.0000     0.7516 f
  mem_cmd_o[89] (out)                                             0.0357   -0.0047 &   0.7469 f
  data arrival time                                                                    0.7469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8469


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0472    0.2190     0.6203 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.0511              0.0000     0.6203 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6203 f
  fifo_1__mem_fifo/data_o[104] (net)                   10.0511              0.0000     0.6203 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6203 f
  fifo_lo[144] (net)                                   10.0511              0.0000     0.6203 f
  U1951/IN2 (AND2X1)                                              0.0472   -0.0036 &   0.6167 f
  U1951/Q (AND2X1)                                                0.2216    0.1571 @   0.7738 f
  io_cmd_o[104] (net)                           4      64.9679              0.0000     0.7738 f
  io_cmd_o[104] (out)                                             0.2216   -0.0268 @   0.7470 f
  data arrival time                                                                    0.7470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8470


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3165     0.3165
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1467    0.0000     0.3165 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0638    0.2005     0.5171 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      14.1238              0.0000     0.5171 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5171 r
  fifo_0__mem_fifo/data_o[15] (net)                    14.1238              0.0000     0.5171 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5171 r
  fifo_lo[13] (net)                                    14.1238              0.0000     0.5171 r
  U1786/IN1 (MUX21X1)                                             0.0638   -0.0107 &   0.5064 r
  U1786/Q (MUX21X1)                                               0.2420    0.1729 @   0.6793 r
  io_cmd_o[15] (net)                            4      72.5845              0.0000     0.6793 r
  U1787/INP (NBUFFX2)                                             0.2420   -0.0168 @   0.6625 r
  U1787/Z (NBUFFX2)                                               0.0369    0.0848     0.7473 r
  mem_cmd_o[15] (net)                           1       2.7795              0.0000     0.7473 r
  mem_cmd_o[15] (out)                                             0.0369    0.0000 &   0.7473 r
  data arrival time                                                                    0.7473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8473


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0466    0.2125     0.5770 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       9.7323              0.0000     0.5770 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5770 f
  fifo_1__mem_fifo/data_o[67] (net)                     9.7323              0.0000     0.5770 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5770 f
  fifo_lo[107] (net)                                    9.7323              0.0000     0.5770 f
  U1877/IN2 (AND2X1)                                              0.0466   -0.0011 &   0.5760 f
  U1877/Q (AND2X1)                                                0.1815    0.1390 @   0.7150 f
  io_cmd_o[67] (net)                            4      51.9131              0.0000     0.7150 f
  U1878/INP (NBUFFX2)                                             0.1815   -0.0261 @   0.6888 f
  U1878/Z (NBUFFX2)                                               0.0287    0.0661     0.7549 f
  mem_cmd_o[67] (net)                           1       2.1327              0.0000     0.7549 f
  mem_cmd_o[67] (out)                                             0.0287   -0.0075 &   0.7474 f
  data arrival time                                                                    0.7474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8474


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1670    0.0000     0.3689 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1295    0.2317 @   0.6006 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      36.8227              0.0000     0.6006 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6006 r
  fifo_1__mem_fifo/data_o[8] (net)                     36.8227              0.0000     0.6006 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6006 r
  fifo_lo[55] (net)                                    36.8227              0.0000     0.6006 r
  U1772/IN2 (MUX21X1)                                             0.1296   -0.0189 @   0.5818 r
  U1772/Q (MUX21X1)                                               0.2378    0.1882 @   0.7700 r
  io_cmd_o[8] (net)                             4      71.2377              0.0000     0.7700 r
  io_cmd_o[8] (out)                                               0.2378   -0.0225 @   0.7475 r
  data arrival time                                                                    0.7475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8475


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1670    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.1206    0.2281 @   0.5969 r
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      33.9092              0.0000     0.5969 r
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5969 r
  fifo_1__mem_fifo/data_o[10] (net)                    33.9092              0.0000     0.5969 r
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.5969 r
  fifo_lo[57] (net)                                    33.9092              0.0000     0.5969 r
  U1776/IN2 (MUX21X1)                                             0.1207   -0.0128 @   0.5841 r
  U1776/Q (MUX21X1)                                               0.2853    0.2011 @   0.7852 r
  io_cmd_o[10] (net)                            4      85.0896              0.0000     0.7852 r
  io_cmd_o[10] (out)                                              0.2853   -0.0376 @   0.7476 r
  data arrival time                                                                    0.7476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8476


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2322    0.0000     0.4013 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0500    0.2209     0.6223 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      11.2791              0.0000     0.6223 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6223 f
  fifo_1__mem_fifo/data_o[111] (net)                   11.2791              0.0000     0.6223 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6223 f
  fifo_lo[151] (net)                                   11.2791              0.0000     0.6223 f
  U1965/IN2 (AND2X1)                                              0.0500   -0.0062 &   0.6161 f
  U1965/Q (AND2X1)                                                0.1972    0.1482 @   0.7642 f
  io_cmd_o[111] (net)                           4      57.1144              0.0000     0.7642 f
  io_cmd_o[111] (out)                                             0.1972   -0.0163 @   0.7480 f
  data arrival time                                                                    0.7480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8480


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0539    0.1950     0.5135 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      10.3308              0.0000     0.5135 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5135 r
  fifo_0__mem_fifo/data_o[6] (net)                     10.3308              0.0000     0.5135 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5135 r
  fifo_lo[4] (net)                                     10.3308              0.0000     0.5135 r
  U1768/IN1 (MUX21X1)                                             0.0539   -0.0071 &   0.5065 r
  U1768/Q (MUX21X1)                                               0.4149    0.2295 @   0.7359 r
  io_cmd_o[6] (net)                             4     125.2038              0.0000     0.7359 r
  io_cmd_o[6] (out)                                               0.4149    0.0123 @   0.7483 r
  data arrival time                                                                    0.7483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8483


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0481    0.1928     0.5578 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       8.1131              0.0000     0.5578 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[76] (net)                     8.1131              0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5578 r
  fifo_lo[116] (net)                                    8.1131              0.0000     0.5578 r
  U1895/IN2 (AND2X1)                                              0.0481    0.0001 &   0.5579 r
  U1895/Q (AND2X1)                                                0.1772    0.1247 @   0.6826 r
  io_cmd_o[76] (net)                            4      52.1982              0.0000     0.6826 r
  U1896/INP (NBUFFX2)                                             0.1772   -0.0022 @   0.6804 r
  U1896/Z (NBUFFX2)                                               0.0315    0.0743     0.7546 r
  mem_cmd_o[76] (net)                           1       1.7586              0.0000     0.7546 r
  mem_cmd_o[76] (out)                                             0.0315   -0.0063 &   0.7483 r
  data arrival time                                                                    0.7483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8483


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1474    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0731    0.2054     0.5237 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      17.6629              0.0000     0.5237 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5237 r
  fifo_0__mem_fifo/data_o[17] (net)                    17.6629              0.0000     0.5237 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.5237 r
  fifo_lo[15] (net)                                    17.6629              0.0000     0.5237 r
  U1790/IN1 (MUX21X1)                                             0.0731   -0.0051 &   0.5186 r
  U1790/Q (MUX21X1)                                               0.3933    0.2241 @   0.7427 r
  io_cmd_o[17] (net)                            4     117.8657              0.0000     0.7427 r
  io_cmd_o[17] (out)                                              0.3933    0.0062 @   0.7489 r
  data arrival time                                                                    0.7489

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7489
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8489


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1474    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0616    0.2215     0.5398 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      16.3697              0.0000     0.5398 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5398 f
  fifo_0__mem_fifo/data_o[32] (net)                    16.3697              0.0000     0.5398 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5398 f
  fifo_lo[30] (net)                                    16.3697              0.0000     0.5398 f
  U1820/IN1 (MUX21X1)                                             0.0616   -0.0006 &   0.5392 f
  U1820/Q (MUX21X1)                                               0.2343    0.1779 @   0.7171 f
  io_cmd_o[32] (net)                            4      70.9839              0.0000     0.7171 f
  U1821/INP (NBUFFX2)                                             0.2343   -0.0429 @   0.6742 f
  U1821/Z (NBUFFX2)                                               0.0429    0.0811     0.7553 f
  mem_cmd_o[32] (net)                           1      11.5820              0.0000     0.7553 f
  mem_cmd_o[32] (out)                                             0.0429   -0.0063 &   0.7489 f
  data arrival time                                                                    0.7489

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7489
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8489


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0555    0.1959     0.5144 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      10.9270              0.0000     0.5144 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5144 r
  fifo_0__mem_fifo/data_o[19] (net)                    10.9270              0.0000     0.5144 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5144 r
  fifo_lo[17] (net)                                    10.9270              0.0000     0.5144 r
  U1794/IN1 (MUX21X1)                                             0.0555   -0.0007 &   0.5137 r
  U1794/Q (MUX21X1)                                               0.2935    0.1896 @   0.7033 r
  io_cmd_o[19] (net)                            4      88.5242              0.0000     0.7033 r
  U1795/INP (NBUFFX2)                                             0.2935   -0.0449 @   0.6585 r
  U1795/Z (NBUFFX2)                                               0.0435    0.0944     0.7529 r
  mem_cmd_o[19] (net)                           1       5.9086              0.0000     0.7529 r
  mem_cmd_o[19] (out)                                             0.0435   -0.0039 &   0.7490 r
  data arrival time                                                                    0.7490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8490


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0457    0.2180     0.6186 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       9.3800              0.0000     0.6186 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6186 f
  fifo_1__mem_fifo/data_o[65] (net)                     9.3800              0.0000     0.6186 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6186 f
  fifo_lo[105] (net)                                    9.3800              0.0000     0.6186 f
  U1873/IN2 (AND2X1)                                              0.0457   -0.0005 &   0.6181 f
  U1873/Q (AND2X1)                                                0.1695    0.1328 @   0.7509 f
  io_cmd_o[65] (net)                            4      48.1460              0.0000     0.7509 f
  io_cmd_o[65] (out)                                              0.1695   -0.0014 @   0.7495 f
  data arrival time                                                                    0.7495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8495


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1669    0.0000     0.3672 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1317    0.2330 @   0.6002 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      37.7401              0.0000     0.6002 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6002 r
  fifo_1__mem_fifo/data_o[15] (net)                    37.7401              0.0000     0.6002 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6002 r
  fifo_lo[62] (net)                                    37.7401              0.0000     0.6002 r
  U1786/IN2 (MUX21X1)                                             0.1318   -0.0240 @   0.5762 r
  U1786/Q (MUX21X1)                                               0.2420    0.1901 @   0.7663 r
  io_cmd_o[15] (net)                            4      72.5845              0.0000     0.7663 r
  io_cmd_o[15] (out)                                              0.2420   -0.0167 @   0.7496 r
  data arrival time                                                                    0.7496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8496


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2322    0.0000     0.4013 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0525    0.2227     0.6240 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      12.4060              0.0000     0.6240 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6240 f
  fifo_1__mem_fifo/data_o[120] (net)                   12.4060              0.0000     0.6240 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6240 f
  fifo_lo[160] (net)                                   12.4060              0.0000     0.6240 f
  U1983/IN2 (AND2X1)                                              0.0525    0.0004 &   0.6244 f
  U1983/Q (AND2X1)                                                0.2067    0.1519 @   0.7763 f
  io_cmd_o[120] (net)                           4      60.4775              0.0000     0.7763 f
  io_cmd_o[120] (out)                                             0.2067   -0.0266 @   0.7496 f
  data arrival time                                                                    0.7496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8496


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1669    0.0000     0.3672 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1296    0.2316 @   0.5989 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      36.7919              0.0000     0.5989 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5989 r
  fifo_1__mem_fifo/data_o[14] (net)                    36.7919              0.0000     0.5989 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5989 r
  fifo_lo[61] (net)                                    36.7919              0.0000     0.5989 r
  U1784/IN2 (MUX21X1)                                             0.1298   -0.0180 @   0.5809 r
  U1784/Q (MUX21X1)                                               0.2791    0.2022 @   0.7831 r
  io_cmd_o[14] (net)                            4      83.6901              0.0000     0.7831 r
  io_cmd_o[14] (out)                                              0.2791   -0.0334 @   0.7497 r
  data arrival time                                                                    0.7497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8497


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0472    0.1924     0.5572 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       7.7749              0.0000     0.5572 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5572 r
  fifo_1__mem_fifo/data_o[95] (net)                     7.7749              0.0000     0.5572 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5572 r
  fifo_lo[135] (net)                                    7.7749              0.0000     0.5572 r
  U1933/IN2 (AND2X1)                                              0.0472    0.0001 &   0.5574 r
  U1933/Q (AND2X1)                                                0.3043    0.1718 @   0.7291 r
  io_cmd_o[95] (net)                            4      91.9472              0.0000     0.7291 r
  io_cmd_o[95] (out)                                              0.3043    0.0206 @   0.7497 r
  data arrival time                                                                    0.7497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8497


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1670    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1222    0.2285 @   0.5983 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      34.3482              0.0000     0.5983 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5983 r
  fifo_1__mem_fifo/data_o[19] (net)                    34.3482              0.0000     0.5983 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5983 r
  fifo_lo[66] (net)                                    34.3482              0.0000     0.5983 r
  U1794/IN2 (MUX21X1)                                             0.1223   -0.0094 @   0.5890 r
  U1794/Q (MUX21X1)                                               0.2935    0.2066 @   0.7956 r
  io_cmd_o[19] (net)                            4      88.5242              0.0000     0.7956 r
  io_cmd_o[19] (out)                                              0.2935   -0.0455 @   0.7501 r
  data arrival time                                                                    0.7501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8501


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0419    0.2092     0.5742 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.6038              0.0000     0.5742 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5742 f
  fifo_1__mem_fifo/data_o[80] (net)                     7.6038              0.0000     0.5742 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5742 f
  fifo_lo[120] (net)                                    7.6038              0.0000     0.5742 f
  U1903/IN2 (AND2X1)                                              0.0419   -0.0009 &   0.5733 f
  U1903/Q (AND2X1)                                                0.1898    0.1419 @   0.7152 f
  io_cmd_o[80] (net)                            4      54.4593              0.0000     0.7152 f
  U1904/INP (NBUFFX2)                                             0.1898   -0.0273 @   0.6880 f
  U1904/Z (NBUFFX2)                                               0.0285    0.0663     0.7543 f
  mem_cmd_o[80] (net)                           1       1.6767              0.0000     0.7543 f
  mem_cmd_o[80] (out)                                             0.0285   -0.0041 &   0.7502 f
  data arrival time                                                                    0.7502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8502


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3172     0.3172
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1468    0.0000     0.3172 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0400    0.2067     0.5238 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       6.7847              0.0000     0.5238 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5238 f
  fifo_0__mem_fifo/data_o[11] (net)                     6.7847              0.0000     0.5238 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5238 f
  fifo_lo[9] (net)                                      6.7847              0.0000     0.5238 f
  U1778/IN1 (MUX21X1)                                             0.0400    0.0001 &   0.5239 f
  U1778/Q (MUX21X1)                                               0.2228    0.1693 @   0.6932 f
  io_cmd_o[11] (net)                            4      67.5102              0.0000     0.6932 f
  U1779/INP (NBUFFX2)                                             0.2228   -0.0163 @   0.6769 f
  U1779/Z (NBUFFX2)                                               0.0361    0.0745     0.7514 f
  mem_cmd_o[11] (net)                           1       6.4919              0.0000     0.7514 f
  mem_cmd_o[11] (out)                                             0.0361   -0.0005 &   0.7509 f
  data arrival time                                                                    0.7509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8509


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0537    0.2173     0.5817 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      12.8558              0.0000     0.5817 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[92] (net)                    12.8558              0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5817 f
  fifo_lo[132] (net)                                   12.8558              0.0000     0.5817 f
  U1927/IN2 (AND2X1)                                              0.0537   -0.0044 &   0.5773 f
  U1927/Q (AND2X1)                                                0.1920    0.1451 @   0.7223 f
  io_cmd_o[92] (net)                            4      55.8715              0.0000     0.7223 f
  U1928/INP (NBUFFX2)                                             0.1920   -0.0306 @   0.6917 f
  U1928/Z (NBUFFX2)                                               0.0283    0.0663     0.7580 f
  mem_cmd_o[92] (net)                           1       1.4333              0.0000     0.7580 f
  mem_cmd_o[92] (out)                                             0.0283   -0.0067 &   0.7513 f
  data arrival time                                                                    0.7513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8513


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1670    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1026    0.2452 @   0.6140 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      32.9518              0.0000     0.6140 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6140 f
  fifo_1__mem_fifo/data_o[46] (net)                    32.9518              0.0000     0.6140 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.6140 f
  fifo_lo[93] (net)                                    32.9518              0.0000     0.6140 f
  U1848/IN2 (MUX21X1)                                             0.1027   -0.0156 @   0.5983 f
  U1848/Q (MUX21X1)                                               0.2299    0.1862 @   0.7845 f
  io_cmd_o[46] (net)                            4      70.2380              0.0000     0.7845 f
  io_cmd_o[46] (out)                                              0.2299   -0.0331 @   0.7515 f
  data arrival time                                                                    0.7515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8515


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1468    0.0000     0.3170 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0344    0.2021     0.5191 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       4.3610              0.0000     0.5191 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5191 f
  fifo_0__mem_fifo/data_o[44] (net)                     4.3610              0.0000     0.5191 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5191 f
  fifo_lo[42] (net)                                     4.3610              0.0000     0.5191 f
  U1844/IN1 (MUX21X1)                                             0.0344    0.0000 &   0.5191 f
  U1844/Q (MUX21X1)                                               0.2541    0.1829 @   0.7020 f
  io_cmd_o[44] (net)                            4      78.1309              0.0000     0.7020 f
  U1845/INP (NBUFFX2)                                             0.2541   -0.0290 @   0.6730 f
  U1845/Z (NBUFFX2)                                               0.0423    0.0816     0.7546 f
  mem_cmd_o[44] (net)                           1      10.3798              0.0000     0.7546 f
  mem_cmd_o[44] (out)                                             0.0423   -0.0031 &   0.7515 f
  data arrival time                                                                    0.7515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8515


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0582    0.1984     0.5635 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      11.9782              0.0000     0.5635 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[101] (net)                   11.9782              0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5635 r
  fifo_lo[141] (net)                                   11.9782              0.0000     0.5635 r
  U1945/IN2 (AND2X1)                                              0.0582   -0.0063 &   0.5573 r
  U1945/Q (AND2X1)                                                0.1713    0.1236 @   0.6808 r
  io_cmd_o[101] (net)                           4      50.2347              0.0000     0.6808 r
  U1946/INP (NBUFFX2)                                             0.1713   -0.0006 @   0.6802 r
  U1946/Z (NBUFFX2)                                               0.0310    0.0733     0.7535 r
  mem_cmd_o[101] (net)                          1       1.6443              0.0000     0.7535 r
  mem_cmd_o[101] (out)                                            0.0310   -0.0015 &   0.7520 r
  data arrival time                                                                    0.7520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8520


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1396    0.2362 @   0.6044 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      40.2997              0.0000     0.6044 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6044 r
  fifo_1__mem_fifo/data_o[4] (net)                     40.2997              0.0000     0.6044 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6044 r
  fifo_lo[51] (net)                                    40.2997              0.0000     0.6044 r
  U1764/IN2 (MUX21X1)                                             0.1398   -0.0256 @   0.5788 r
  U1764/Q (MUX21X1)                                               0.2266    0.1853 @   0.7641 r
  io_cmd_o[4] (net)                             4      67.4915              0.0000     0.7641 r
  io_cmd_o[4] (out)                                               0.2266   -0.0112 @   0.7530 r
  data arrival time                                                                    0.7530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8530


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0384    0.2127     0.6132 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       6.2165              0.0000     0.6132 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[59] (net)                     6.2165              0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.6132 f
  fifo_lo[99] (net)                                     6.2165              0.0000     0.6132 f
  U1861/IN2 (AND2X1)                                              0.0384   -0.0031 &   0.6101 f
  U1861/Q (AND2X1)                                                0.1871    0.1391 @   0.7492 f
  io_cmd_o[59] (net)                            4      54.3265              0.0000     0.7492 f
  io_cmd_o[59] (out)                                              0.1871    0.0041 @   0.7534 f
  data arrival time                                                                    0.7534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8534


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0509    0.2003     0.6008 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       9.2351              0.0000     0.6008 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6008 r
  fifo_1__mem_fifo/data_o[61] (net)                     9.2351              0.0000     0.6008 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6008 r
  fifo_lo[101] (net)                                    9.2351              0.0000     0.6008 r
  U1865/IN2 (AND2X1)                                              0.0509    0.0002 &   0.6010 r
  U1865/Q (AND2X1)                                                0.1818    0.1252 @   0.7262 r
  io_cmd_o[61] (net)                            4      52.8421              0.0000     0.7262 r
  U1866/INP (NBUFFX2)                                             0.1826   -0.0431 @   0.6831 r
  U1866/Z (NBUFFX2)                                               0.0320    0.0752     0.7583 r
  mem_cmd_o[61] (net)                           1       1.9110              0.0000     0.7583 r
  mem_cmd_o[61] (out)                                             0.0320   -0.0048 &   0.7536 r
  data arrival time                                                                    0.7536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8536


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0408    0.2085     0.5734 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.1645              0.0000     0.5734 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5734 f
  fifo_1__mem_fifo/data_o[90] (net)                     7.1645              0.0000     0.5734 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5734 f
  fifo_lo[130] (net)                                    7.1645              0.0000     0.5734 f
  U1923/IN2 (AND2X1)                                              0.0408   -0.0009 &   0.5724 f
  U1923/Q (AND2X1)                                                0.1865    0.1395 @   0.7120 f
  io_cmd_o[90] (net)                            4      54.1617              0.0000     0.7120 f
  U1924/INP (NBUFFX2)                                             0.1865   -0.0226 @   0.6894 f
  U1924/Z (NBUFFX2)                                               0.0277    0.0654     0.7548 f
  mem_cmd_o[90] (net)                           1       1.1237              0.0000     0.7548 f
  mem_cmd_o[90] (out)                                             0.0277   -0.0012 &   0.7536 f
  data arrival time                                                                    0.7536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8536


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1669    0.0000     0.3673 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1281    0.2316 @   0.5989 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      36.5890              0.0000     0.5989 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5989 r
  fifo_1__mem_fifo/data_o[1] (net)                     36.5890              0.0000     0.5989 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5989 r
  fifo_lo[49] (net)                                    36.5890              0.0000     0.5989 r
  U1760/IN2 (MUX21X1)                                             0.1282   -0.0042 @   0.5947 r
  U1760/Q (MUX21X1)                                               0.2330    0.1859 @   0.7806 r
  io_cmd_o[1] (net)                             4      69.6267              0.0000     0.7806 r
  io_cmd_o[1] (out)                                               0.2330   -0.0269 @   0.7537 r
  data arrival time                                                                    0.7537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8537


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1474    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0605    0.2208     0.5389 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      15.8853              0.0000     0.5389 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5389 f
  fifo_0__mem_fifo/data_o[8] (net)                     15.8853              0.0000     0.5389 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5389 f
  fifo_lo[6] (net)                                     15.8853              0.0000     0.5389 f
  U1772/IN1 (MUX21X1)                                             0.0605   -0.0015 &   0.5374 f
  U1772/Q (MUX21X1)                                               0.2311    0.1776 @   0.7150 f
  io_cmd_o[8] (net)                             4      70.4920              0.0000     0.7150 f
  U1773/INP (NBUFFX2)                                             0.2311   -0.0229 @   0.6922 f
  U1773/Z (NBUFFX2)                                               0.0298    0.0694     0.7616 f
  mem_cmd_o[8] (net)                            1       1.1690              0.0000     0.7616 f
  mem_cmd_o[8] (out)                                              0.0298   -0.0071 &   0.7545 f
  data arrival time                                                                    0.7545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8545


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1473    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0612    0.2212     0.5395 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      16.1830              0.0000     0.5395 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5395 f
  fifo_0__mem_fifo/data_o[9] (net)                     16.1830              0.0000     0.5395 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5395 f
  fifo_lo[7] (net)                                     16.1830              0.0000     0.5395 f
  U1774/IN1 (MUX21X1)                                             0.0612   -0.0005 &   0.5390 f
  U1774/Q (MUX21X1)                                               0.2979    0.2023 @   0.7414 f
  io_cmd_o[9] (net)                             4      90.7691              0.0000     0.7414 f
  io_cmd_o[9] (out)                                               0.2979    0.0132 @   0.7545 f
  data arrival time                                                                    0.7545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8545


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1468    0.0000     0.3175 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0798    0.2088     0.5263 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      20.1951              0.0000     0.5263 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5263 r
  fifo_0__mem_fifo/data_o[31] (net)                    20.1951              0.0000     0.5263 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5263 r
  fifo_lo[29] (net)                                    20.1951              0.0000     0.5263 r
  U1818/IN1 (MUX21X1)                                             0.0798   -0.0081 &   0.5182 r
  U1818/Q (MUX21X1)                                               0.2666    0.1844 @   0.7026 r
  io_cmd_o[31] (net)                            4      79.7479              0.0000     0.7026 r
  U1819/INP (NBUFFX2)                                             0.2666   -0.0437 @   0.6589 r
  U1819/Z (NBUFFX2)                                               0.0468    0.0954     0.7543 r
  mem_cmd_o[31] (net)                           1       9.5363              0.0000     0.7543 r
  mem_cmd_o[31] (out)                                             0.0468    0.0003 &   0.7546 r
  data arrival time                                                                    0.7546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8546


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0904    0.2408 @   0.6099 f
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      29.5405              0.0000     0.6099 f
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6099 f
  fifo_1__mem_fifo/data_o[31] (net)                    29.5405              0.0000     0.6099 f
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.6099 f
  fifo_lo[78] (net)                                    29.5405              0.0000     0.6099 f
  U1818/IN2 (MUX21X1)                                             0.0904   -0.0057 @   0.6043 f
  U1818/Q (MUX21X1)                                               0.2590    0.1951 @   0.7993 f
  io_cmd_o[31] (net)                            4      79.0021              0.0000     0.7993 f
  io_cmd_o[31] (out)                                              0.2590   -0.0447 @   0.7546 f
  data arrival time                                                                    0.7546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8546


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0516    0.2158     0.5804 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      11.9167              0.0000     0.5804 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5804 f
  fifo_1__mem_fifo/data_o[94] (net)                    11.9167              0.0000     0.5804 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5804 f
  fifo_lo[134] (net)                                   11.9167              0.0000     0.5804 f
  U1931/IN2 (AND2X1)                                              0.0516   -0.0048 &   0.5757 f
  U1931/Q (AND2X1)                                                0.1759    0.1375 @   0.7132 f
  io_cmd_o[94] (net)                            4      50.2275              0.0000     0.7132 f
  U1932/INP (NBUFFX2)                                             0.1759   -0.0180 @   0.6951 f
  U1932/Z (NBUFFX2)                                               0.0272    0.0645     0.7596 f
  mem_cmd_o[94] (net)                           1       1.1057              0.0000     0.7596 f
  mem_cmd_o[94] (out)                                             0.0272   -0.0045 &   0.7552 f
  data arrival time                                                                    0.7552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8552


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0754    0.2300     0.5485 f
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      22.5062              0.0000     0.5485 f
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5485 f
  fifo_0__mem_fifo/data_o[5] (net)                     22.5062              0.0000     0.5485 f
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5485 f
  fifo_lo[3] (net)                                     22.5062              0.0000     0.5485 f
  U1766/IN1 (MUX21X1)                                             0.0754   -0.0103 &   0.5382 f
  U1766/Q (MUX21X1)                                               0.3682    0.2352 @   0.7734 f
  io_cmd_o[5] (net)                             4     113.7751              0.0000     0.7734 f
  io_cmd_o[5] (out)                                               0.3682   -0.0181 @   0.7553 f
  data arrival time                                                                    0.7553

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8553


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0535    0.1958     0.5609 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.1699              0.0000     0.5609 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[83] (net)                    10.1699              0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5609 r
  fifo_lo[123] (net)                                   10.1699              0.0000     0.5609 r
  U1909/IN2 (AND2X1)                                              0.0535   -0.0008 &   0.5601 r
  U1909/Q (AND2X1)                                                0.2234    0.1434 @   0.7035 r
  io_cmd_o[83] (net)                            4      67.0113              0.0000     0.7035 r
  U1910/INP (NBUFFX2)                                             0.2234   -0.0267 @   0.6769 r
  U1910/Z (NBUFFX2)                                               0.0440    0.0890     0.7658 r
  mem_cmd_o[83] (net)                           1       9.1927              0.0000     0.7658 r
  mem_cmd_o[83] (out)                                             0.0440   -0.0104 &   0.7554 r
  data arrival time                                                                    0.7554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8554


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1474    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0511    0.2145     0.5329 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      11.7180              0.0000     0.5329 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5329 f
  fifo_0__mem_fifo/data_o[33] (net)                    11.7180              0.0000     0.5329 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5329 f
  fifo_lo[31] (net)                                    11.7180              0.0000     0.5329 f
  U1822/IN1 (MUX21X1)                                             0.0511   -0.0060 &   0.5269 f
  U1822/Q (MUX21X1)                                               0.3926    0.2356 @   0.7625 f
  io_cmd_o[33] (net)                            4     119.8844              0.0000     0.7625 f
  io_cmd_o[33] (out)                                              0.3926   -0.0067 @   0.7558 f
  data arrival time                                                                    0.7558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8558


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1431    0.2372 @   0.6055 r
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      41.2583              0.0000     0.6055 r
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6055 r
  fifo_1__mem_fifo/data_o[23] (net)                    41.2583              0.0000     0.6055 r
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.6055 r
  fifo_lo[70] (net)                                    41.2583              0.0000     0.6055 r
  U1802/IN2 (MUX21X1)                                             0.1433   -0.0277 @   0.5778 r
  U1802/Q (MUX21X1)                                               0.2298    0.1869 @   0.7647 r
  io_cmd_o[23] (net)                            4      68.4278              0.0000     0.7647 r
  io_cmd_o[23] (out)                                              0.2298   -0.0089 @   0.7558 r
  data arrival time                                                                    0.7558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8558


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0435    0.2103     0.5753 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       8.3174              0.0000     0.5753 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[91] (net)                     8.3174              0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5753 f
  fifo_lo[131] (net)                                    8.3174              0.0000     0.5753 f
  U1925/IN2 (AND2X1)                                              0.0435   -0.0008 &   0.5745 f
  U1925/Q (AND2X1)                                                0.1756    0.1352 @   0.7097 f
  io_cmd_o[91] (net)                            4      50.0089              0.0000     0.7097 f
  U1926/INP (NBUFFX2)                                             0.1756   -0.0115 @   0.6982 f
  U1926/Z (NBUFFX2)                                               0.0277    0.0649     0.7631 f
  mem_cmd_o[91] (net)                           1       1.5090              0.0000     0.7631 f
  mem_cmd_o[91] (out)                                             0.0277   -0.0066 &   0.7565 f
  data arrival time                                                                    0.7565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8565


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0514    0.1936     0.5121 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.3788              0.0000     0.5121 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5121 r
  fifo_0__mem_fifo/data_o[43] (net)                     9.3788              0.0000     0.5121 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5121 r
  fifo_lo[41] (net)                                     9.3788              0.0000     0.5121 r
  U1842/IN1 (MUX21X1)                                             0.0514   -0.0032 &   0.5089 r
  U1842/Q (MUX21X1)                                               0.2418    0.1690 @   0.6779 r
  io_cmd_o[43] (net)                            5      72.0022              0.0000     0.6779 r
  U1843/INP (NBUFFX2)                                             0.2418   -0.0045 @   0.6734 r
  U1843/Z (NBUFFX2)                                               0.0355    0.0837     0.7571 r
  mem_cmd_o[43] (net)                           1       1.7411              0.0000     0.7571 r
  mem_cmd_o[43] (out)                                             0.0355   -0.0006 &   0.7565 r
  data arrival time                                                                    0.7565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8565


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0763    0.2070     0.5253 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      18.8786              0.0000     0.5253 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[4] (net)                     18.8786              0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5253 r
  fifo_lo[2] (net)                                     18.8786              0.0000     0.5253 r
  U1764/IN1 (MUX21X1)                                             0.0763   -0.0074 &   0.5179 r
  U1764/Q (MUX21X1)                                               0.2266    0.1695 @   0.6874 r
  io_cmd_o[4] (net)                             4      67.4915              0.0000     0.6874 r
  U1765/INP (NBUFFX2)                                             0.2266   -0.0112 @   0.6762 r
  U1765/Z (NBUFFX2)                                               0.0484    0.0929     0.7691 r
  mem_cmd_o[4] (net)                            1      12.4334              0.0000     0.7691 r
  mem_cmd_o[4] (out)                                              0.0484   -0.0125 &   0.7566 r
  data arrival time                                                                    0.7566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8566


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1705    0.0000     0.3292 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0471    0.1932     0.5224 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       7.7388              0.0000     0.5224 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5224 r
  fifo_0__mem_fifo/data_o[40] (net)                     7.7388              0.0000     0.5224 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5224 r
  fifo_lo[38] (net)                                     7.7388              0.0000     0.5224 r
  U1836/IN1 (MUX21X1)                                             0.0471    0.0001 &   0.5225 r
  U1836/Q (MUX21X1)                                               0.2381    0.1667 @   0.6891 r
  io_cmd_o[40] (net)                            5      70.8287              0.0000     0.6891 r
  U1837/INP (NBUFFX2)                                             0.2381   -0.0109 @   0.6783 r
  U1837/Z (NBUFFX2)                                               0.0391    0.0863     0.7646 r
  mem_cmd_o[40] (net)                           1       4.7265              0.0000     0.7646 r
  mem_cmd_o[40] (out)                                             0.0391   -0.0080 &   0.7566 r
  data arrival time                                                                    0.7566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8566


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0480    0.2123     0.5308 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      10.3012              0.0000     0.5308 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5308 f
  fifo_0__mem_fifo/data_o[19] (net)                    10.3012              0.0000     0.5308 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5308 f
  fifo_lo[17] (net)                                    10.3012              0.0000     0.5308 f
  U1794/IN1 (MUX21X1)                                             0.0480   -0.0006 &   0.5302 f
  U1794/Q (MUX21X1)                                               0.2855    0.1979 @   0.7281 f
  io_cmd_o[19] (net)                            4      87.7785              0.0000     0.7281 f
  U1795/INP (NBUFFX2)                                             0.2855   -0.0461 @   0.6820 f
  U1795/Z (NBUFFX2)                                               0.0381    0.0785     0.7605 f
  mem_cmd_o[19] (net)                           1       5.9086              0.0000     0.7605 f
  mem_cmd_o[19] (out)                                             0.0381   -0.0036 &   0.7569 f
  data arrival time                                                                    0.7569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8569


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1601    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0484    0.2138     0.5784 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.5283              0.0000     0.5784 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[66] (net)                    10.5283              0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5784 f
  fifo_lo[106] (net)                                   10.5283              0.0000     0.5784 f
  U1875/IN2 (AND2X1)                                              0.0484    0.0003 &   0.5787 f
  U1875/Q (AND2X1)                                                0.1820    0.1387 @   0.7174 f
  io_cmd_o[66] (net)                            4      52.6297              0.0000     0.7174 f
  U1876/INP (NBUFFX2)                                             0.1820   -0.0137 @   0.7037 f
  U1876/Z (NBUFFX2)                                               0.0289    0.0663     0.7700 f
  mem_cmd_o[66] (net)                           1       2.2996              0.0000     0.7700 f
  mem_cmd_o[66] (out)                                             0.0289   -0.0131 &   0.7569 f
  data arrival time                                                                    0.7569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8569


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0564    0.1974     0.5619 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      11.2903              0.0000     0.5619 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5619 r
  fifo_1__mem_fifo/data_o[70] (net)                    11.2903              0.0000     0.5619 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5619 r
  fifo_lo[110] (net)                                   11.2903              0.0000     0.5619 r
  U1883/IN2 (AND2X1)                                              0.0564    0.0004 &   0.5622 r
  U1883/Q (AND2X1)                                                0.1749    0.1248 @   0.6871 r
  io_cmd_o[70] (net)                            4      51.4287              0.0000     0.6871 r
  U1884/INP (NBUFFX2)                                             0.1749   -0.0133 @   0.6738 r
  U1884/Z (NBUFFX2)                                               0.0453    0.0849     0.7587 r
  mem_cmd_o[70] (net)                           1      12.2885              0.0000     0.7587 r
  mem_cmd_o[70] (out)                                             0.0453   -0.0018 &   0.7569 r
  data arrival time                                                                    0.7569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8569


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1376    0.2347 @   0.6039 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      39.3244              0.0000     0.6039 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6039 r
  fifo_1__mem_fifo/data_o[40] (net)                    39.3244              0.0000     0.6039 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6039 r
  fifo_lo[87] (net)                                    39.3244              0.0000     0.6039 r
  U1836/IN2 (MUX21X1)                                             0.1378   -0.0244 @   0.5795 r
  U1836/Q (MUX21X1)                                               0.2381    0.1887 @   0.7682 r
  io_cmd_o[40] (net)                            5      70.8287              0.0000     0.7682 r
  io_cmd_o[40] (out)                                              0.2381   -0.0109 @   0.7573 r
  data arrival time                                                                    0.7573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8573


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0998    0.2205 @   0.5896 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      28.0163              0.0000     0.5896 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5896 r
  fifo_1__mem_fifo/data_o[25] (net)                    28.0163              0.0000     0.5896 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.5896 r
  fifo_lo[72] (net)                                    28.0163              0.0000     0.5896 r
  U1806/IN2 (MUX21X1)                                             0.0999    0.0011 @   0.5907 r
  U1806/Q (MUX21X1)                                               0.2562    0.1879 @   0.7786 r
  io_cmd_o[25] (net)                            6      76.7764              0.0000     0.7786 r
  io_cmd_o[25] (out)                                              0.2562   -0.0209 @   0.7577 r
  data arrival time                                                                    0.7577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8577


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1224    0.2280 @   0.5970 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      34.1162              0.0000     0.5970 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5970 r
  fifo_1__mem_fifo/data_o[43] (net)                    34.1162              0.0000     0.5970 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.5970 r
  fifo_lo[90] (net)                                    34.1162              0.0000     0.5970 r
  U1842/IN2 (MUX21X1)                                             0.1226   -0.0219 @   0.5751 r
  U1842/Q (MUX21X1)                                               0.2418    0.1871 @   0.7622 r
  io_cmd_o[43] (net)                            5      72.0022              0.0000     0.7622 r
  io_cmd_o[43] (out)                                              0.2418   -0.0045 @   0.7578 r
  data arrival time                                                                    0.7578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8578


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2322    0.0000     0.4004 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0450    0.1969     0.5973 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       7.0342              0.0000     0.5973 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5973 r
  fifo_1__mem_fifo/data_o[68] (net)                     7.0342              0.0000     0.5973 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5973 r
  fifo_lo[108] (net)                                    7.0342              0.0000     0.5973 r
  U1879/IN2 (AND2X1)                                              0.0450    0.0001 &   0.5974 r
  U1879/Q (AND2X1)                                                0.2509    0.1531 @   0.7505 r
  io_cmd_o[68] (net)                            4      75.4990              0.0000     0.7505 r
  io_cmd_o[68] (out)                                              0.2523    0.0073 @   0.7578 r
  data arrival time                                                                    0.7578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8578


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3165     0.3165
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1467    0.0000     0.3165 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0551    0.2172     0.5337 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      13.4980              0.0000     0.5337 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5337 f
  fifo_0__mem_fifo/data_o[15] (net)                    13.4980              0.0000     0.5337 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5337 f
  fifo_lo[13] (net)                                    13.4980              0.0000     0.5337 f
  U1786/IN1 (MUX21X1)                                             0.0551   -0.0095 &   0.5242 f
  U1786/Q (MUX21X1)                                               0.2354    0.1783 @   0.7025 f
  io_cmd_o[15] (net)                            4      71.8388              0.0000     0.7025 f
  U1787/INP (NBUFFX2)                                             0.2354   -0.0154 @   0.6871 f
  U1787/Z (NBUFFX2)                                               0.0320    0.0716     0.7587 f
  mem_cmd_o[15] (net)                           1       2.7795              0.0000     0.7587 f
  mem_cmd_o[15] (out)                                             0.0320    0.0000 &   0.7587 f
  data arrival time                                                                    0.7587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8587


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0428    0.1885     0.5068 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       6.1743              0.0000     0.5068 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5068 r
  fifo_0__mem_fifo/data_o[20] (net)                     6.1743              0.0000     0.5068 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5068 r
  fifo_lo[18] (net)                                     6.1743              0.0000     0.5068 r
  U1796/IN1 (MUX21X1)                                             0.0428    0.0000 &   0.5068 r
  U1796/Q (MUX21X1)                                               0.2168    0.1573 @   0.6642 r
  io_cmd_o[20] (net)                            4      64.0018              0.0000     0.6642 r
  U1797/INP (NBUFFX2)                                             0.2168    0.0125 @   0.6767 r
  U1797/Z (NBUFFX2)                                               0.0416    0.0863     0.7630 r
  mem_cmd_o[20] (net)                           1       7.6425              0.0000     0.7630 r
  mem_cmd_o[20] (out)                                             0.0416   -0.0042 &   0.7588 r
  data arrival time                                                                    0.7588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8588


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1468    0.0000     0.3170 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0775    0.2076     0.5246 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      19.3320              0.0000     0.5246 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5246 r
  fifo_0__mem_fifo/data_o[14] (net)                    19.3320              0.0000     0.5246 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5246 r
  fifo_lo[12] (net)                                    19.3320              0.0000     0.5246 r
  U1784/IN1 (MUX21X1)                                             0.0775   -0.0075 &   0.5171 r
  U1784/Q (MUX21X1)                                               0.2791    0.1885 @   0.7056 r
  io_cmd_o[14] (net)                            4      83.6901              0.0000     0.7056 r
  U1785/INP (NBUFFX2)                                             0.2791   -0.0333 @   0.6723 r
  U1785/Z (NBUFFX2)                                               0.0394    0.0899     0.7622 r
  mem_cmd_o[14] (net)                           1       3.2130              0.0000     0.7622 r
  mem_cmd_o[14] (out)                                             0.0394   -0.0033 &   0.7589 r
  data arrival time                                                                    0.7589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8589


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0559    0.1972     0.5623 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      11.1046              0.0000     0.5623 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5623 r
  fifo_1__mem_fifo/data_o[119] (net)                   11.1046              0.0000     0.5623 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5623 r
  fifo_lo[159] (net)                                   11.1046              0.0000     0.5623 r
  U1981/IN2 (AND2X1)                                              0.0559    0.0003 &   0.5626 r
  U1981/Q (AND2X1)                                                0.2076    0.1384 @   0.7010 r
  io_cmd_o[119] (net)                           4      62.2410              0.0000     0.7010 r
  U1982/INP (NBUFFX2)                                             0.2076   -0.0136 @   0.6874 r
  U1982/Z (NBUFFX2)                                               0.0324    0.0778     0.7652 r
  mem_cmd_o[119] (net)                          1       0.9602              0.0000     0.7652 r
  mem_cmd_o[119] (out)                                            0.0324   -0.0062 &   0.7591 r
  data arrival time                                                                    0.7591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8591


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0551    0.1967     0.5617 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      10.7829              0.0000     0.5617 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[86] (net)                    10.7829              0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5617 r
  fifo_lo[126] (net)                                   10.7829              0.0000     0.5617 r
  U1915/IN2 (AND2X1)                                              0.0551   -0.0015 &   0.5602 r
  U1915/Q (AND2X1)                                                0.2243    0.1437 @   0.7039 r
  io_cmd_o[86] (net)                            4      67.2086              0.0000     0.7039 r
  U1916/INP (NBUFFX2)                                             0.2243   -0.0271 @   0.6769 r
  U1916/Z (NBUFFX2)                                               0.0440    0.0891     0.7659 r
  mem_cmd_o[86] (net)                           1       9.1568              0.0000     0.7659 r
  mem_cmd_o[86] (out)                                             0.0440   -0.0067 &   0.7592 r
  data arrival time                                                                    0.7592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8592


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1309    0.2316 @   0.6007 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      36.9279              0.0000     0.6007 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6007 r
  fifo_1__mem_fifo/data_o[35] (net)                    36.9279              0.0000     0.6007 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6007 r
  fifo_lo[82] (net)                                    36.9279              0.0000     0.6007 r
  U1826/IN2 (MUX21X1)                                             0.1311   -0.0228 @   0.5779 r
  U1826/Q (MUX21X1)                                               0.2368    0.1876 @   0.7655 r
  io_cmd_o[35] (net)                            5      70.7157              0.0000     0.7655 r
  io_cmd_o[35] (out)                                              0.2368   -0.0061 @   0.7593 r
  data arrival time                                                                    0.7593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8593


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.2322    0.0000     0.4004 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0464    0.1978     0.5982 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       7.5278              0.0000     0.5982 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5982 r
  fifo_1__mem_fifo/data_o[58] (net)                     7.5278              0.0000     0.5982 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5982 r
  fifo_lo[98] (net)                                     7.5278              0.0000     0.5982 r
  U1858/IN2 (AND2X1)                                              0.0464   -0.0036 &   0.5946 r
  U1858/Q (AND2X1)                                                0.2494    0.1531 @   0.7476 r
  io_cmd_o[58] (net)                            4      75.5613              0.0000     0.7476 r
  io_cmd_o[58] (out)                                              0.2494    0.0118 @   0.7594 r
  data arrival time                                                                    0.7594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8594


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1468    0.0000     0.3171 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0754    0.2066     0.5236 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      18.5379              0.0000     0.5236 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5236 r
  fifo_0__mem_fifo/data_o[25] (net)                    18.5379              0.0000     0.5236 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5236 r
  fifo_lo[23] (net)                                    18.5379              0.0000     0.5236 r
  U1806/IN1 (MUX21X1)                                             0.0754   -0.0079 &   0.5157 r
  U1806/Q (MUX21X1)                                               0.2562    0.1804 @   0.6962 r
  io_cmd_o[25] (net)                            6      76.7764              0.0000     0.6962 r
  U1807/INP (NBUFFX2)                                             0.2562   -0.0209 @   0.6753 r
  U1807/Z (NBUFFX2)                                               0.0417    0.0903     0.7655 r
  mem_cmd_o[25] (net)                           1       5.8996              0.0000     0.7655 r
  mem_cmd_o[25] (out)                                             0.0417   -0.0057 &   0.7599 r
  data arrival time                                                                    0.7599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8599


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0570    0.1978     0.5628 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      11.5236              0.0000     0.5628 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5628 r
  fifo_1__mem_fifo/data_o[96] (net)                    11.5236              0.0000     0.5628 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5628 r
  fifo_lo[136] (net)                                   11.5236              0.0000     0.5628 r
  U1935/IN2 (AND2X1)                                              0.0570    0.0004 &   0.5632 r
  U1935/Q (AND2X1)                                                0.0515    0.0698     0.6330 r
  n2644 (net)                                   1       9.9241              0.0000     0.6330 r
  icc_place1911/INP (NBUFFX2)                                     0.0515    0.0003 &   0.6334 r
  icc_place1911/Z (NBUFFX2)                                       0.2581    0.1283 @   0.7617 r
  mem_cmd_o[96] (net)                           4     145.3761              0.0000     0.7617 r
  mem_cmd_o[96] (out)                                             0.2581   -0.0016 @   0.7600 r
  data arrival time                                                                    0.7600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8600


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1131    0.2242 @   0.5924 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      31.0509              0.0000     0.5924 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5924 r
  fifo_1__mem_fifo/data_o[44] (net)                    31.0509              0.0000     0.5924 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5924 r
  fifo_lo[91] (net)                                    31.0509              0.0000     0.5924 r
  U1844/IN2 (MUX21X1)                                             0.1132    0.0028 @   0.5952 r
  U1844/Q (MUX21X1)                                               0.2613    0.1938 @   0.7890 r
  io_cmd_o[44] (net)                            4      78.8767              0.0000     0.7890 r
  io_cmd_o[44] (out)                                              0.2613   -0.0287 @   0.7602 r
  data arrival time                                                                    0.7602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8602


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0763    0.2306     0.5490 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      22.9140              0.0000     0.5490 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5490 f
  fifo_0__mem_fifo/data_o[37] (net)                    22.9140              0.0000     0.5490 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5490 f
  fifo_lo[35] (net)                                    22.9140              0.0000     0.5490 f
  U1830/IN1 (MUX21X1)                                             0.0763   -0.0079 &   0.5411 f
  U1830/Q (MUX21X1)                                               0.2795    0.1982 @   0.7393 f
  io_cmd_o[37] (net)                            5      85.0974              0.0000     0.7393 f
  io_cmd_o[37] (out)                                              0.2795    0.0215 @   0.7608 f
  data arrival time                                                                    0.7608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8608


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1601    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0566    0.1976     0.5622 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.3877              0.0000     0.5622 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[87] (net)                    11.3877              0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5622 r
  fifo_lo[127] (net)                                   11.3877              0.0000     0.5622 r
  U1917/IN2 (AND2X1)                                              0.0566   -0.0075 &   0.5547 r
  U1917/Q (AND2X1)                                                0.2214    0.1421 @   0.6968 r
  io_cmd_o[87] (net)                            4      65.8779              0.0000     0.6968 r
  U1918/INP (NBUFFX2)                                             0.2214   -0.0170 @   0.6798 r
  U1918/Z (NBUFFX2)                                               0.0395    0.0851     0.7649 r
  mem_cmd_o[87] (net)                           1       5.8254              0.0000     0.7649 r
  mem_cmd_o[87] (out)                                             0.0395   -0.0038 &   0.7611 r
  data arrival time                                                                    0.7611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8611


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1468    0.0000     0.3175 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0688    0.2259     0.5434 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      19.5693              0.0000     0.5434 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5434 f
  fifo_0__mem_fifo/data_o[31] (net)                    19.5693              0.0000     0.5434 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5434 f
  fifo_lo[29] (net)                                    19.5693              0.0000     0.5434 f
  U1818/IN1 (MUX21X1)                                             0.0688   -0.0073 &   0.5361 f
  U1818/Q (MUX21X1)                                               0.2590    0.1898 @   0.7259 f
  io_cmd_o[31] (net)                            4      79.0021              0.0000     0.7259 f
  U1819/INP (NBUFFX2)                                             0.2590   -0.0447 @   0.6812 f
  U1819/Z (NBUFFX2)                                               0.0415    0.0810     0.7622 f
  mem_cmd_o[31] (net)                           1       9.5363              0.0000     0.7622 f
  mem_cmd_o[31] (out)                                             0.0415    0.0003 &   0.7625 f
  data arrival time                                                                    0.7625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8625


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0445    0.2099     0.5284 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       8.7530              0.0000     0.5284 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5284 f
  fifo_0__mem_fifo/data_o[43] (net)                     8.7530              0.0000     0.5284 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5284 f
  fifo_lo[41] (net)                                     8.7530              0.0000     0.5284 f
  U1842/IN1 (MUX21X1)                                             0.0445   -0.0031 &   0.5253 f
  U1842/Q (MUX21X1)                                               0.2335    0.1741 @   0.6994 f
  io_cmd_o[43] (net)                            5      70.6540              0.0000     0.6994 f
  U1843/INP (NBUFFX2)                                             0.2335   -0.0057 @   0.6937 f
  U1843/Z (NBUFFX2)                                               0.0307    0.0703     0.7640 f
  mem_cmd_o[43] (net)                           1       1.7411              0.0000     0.7640 f
  mem_cmd_o[43] (out)                                             0.0307   -0.0005 &   0.7635 f
  data arrival time                                                                    0.7635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8635


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0597    0.1993     0.5639 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      12.5574              0.0000     0.5639 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[98] (net)                    12.5574              0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5639 r
  fifo_lo[138] (net)                                   12.5574              0.0000     0.5639 r
  U1939/IN2 (AND2X1)                                              0.0597   -0.0028 &   0.5611 r
  U1939/Q (AND2X1)                                                0.2237    0.1445 @   0.7056 r
  io_cmd_o[98] (net)                            4      67.1291              0.0000     0.7056 r
  U1940/INP (NBUFFX2)                                             0.2237   -0.0214 @   0.6842 r
  U1940/Z (NBUFFX2)                                               0.0469    0.0914     0.7756 r
  mem_cmd_o[98] (net)                           1      11.4315              0.0000     0.7756 r
  mem_cmd_o[98] (out)                                             0.0469   -0.0120 &   0.7636 r
  data arrival time                                                                    0.7636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8636


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1705    0.0000     0.3292 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0407    0.2093     0.5385 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       7.1130              0.0000     0.5385 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5385 f
  fifo_0__mem_fifo/data_o[40] (net)                     7.1130              0.0000     0.5385 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5385 f
  fifo_lo[38] (net)                                     7.1130              0.0000     0.5385 f
  U1836/IN1 (MUX21X1)                                             0.0407    0.0001 &   0.5386 f
  U1836/Q (MUX21X1)                                               0.2286    0.1716 @   0.7102 f
  io_cmd_o[40] (net)                            5      69.3033              0.0000     0.7102 f
  U1837/INP (NBUFFX2)                                             0.2286   -0.0118 @   0.6984 f
  U1837/Z (NBUFFX2)                                               0.0341    0.0731     0.7714 f
  mem_cmd_o[40] (net)                           1       4.7265              0.0000     0.7714 f
  mem_cmd_o[40] (out)                                             0.0341   -0.0071 &   0.7643 f
  data arrival time                                                                    0.7643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8643


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1468    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0780    0.2079     0.5260 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      19.5221              0.0000     0.5260 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[27] (net)                    19.5221              0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5260 r
  fifo_lo[25] (net)                                    19.5221              0.0000     0.5260 r
  U1810/IN1 (MUX21X1)                                             0.0780   -0.0065 &   0.5195 r
  U1810/Q (MUX21X1)                                               0.2359    0.1731 @   0.6927 r
  io_cmd_o[27] (net)                            5      70.3649              0.0000     0.6927 r
  U1811/INP (NBUFFX2)                                             0.2359   -0.0108 @   0.6819 r
  U1811/Z (NBUFFX2)                                               0.0352    0.0828     0.7647 r
  mem_cmd_o[27] (net)                           1       1.7803              0.0000     0.7647 r
  mem_cmd_o[27] (out)                                             0.0352    0.0000 &   0.7647 r
  data arrival time                                                                    0.7647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8647


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0476    0.1926     0.5576 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       7.9331              0.0000     0.5576 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5576 r
  fifo_1__mem_fifo/data_o[79] (net)                     7.9331              0.0000     0.5576 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5576 r
  fifo_lo[119] (net)                                    7.9331              0.0000     0.5576 r
  U1901/IN2 (AND2X1)                                              0.0476   -0.0008 &   0.5568 r
  U1901/Q (AND2X1)                                                0.3613    0.1904 @   0.7472 r
  io_cmd_o[79] (net)                            4     109.0126              0.0000     0.7472 r
  io_cmd_o[79] (out)                                              0.3613    0.0180 @   0.7652 r
  data arrival time                                                                    0.7652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8652


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1163    0.2262 @   0.5952 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      32.4479              0.0000     0.5952 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5952 r
  fifo_1__mem_fifo/data_o[7] (net)                     32.4479              0.0000     0.5952 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.5952 r
  fifo_lo[54] (net)                                    32.4479              0.0000     0.5952 r
  U1770/IN2 (MUX21X1)                                             0.1163    0.0018 @   0.5970 r
  U1770/Q (MUX21X1)                                               0.2847    0.2006 @   0.7977 r
  io_cmd_o[7] (net)                             4      85.1648              0.0000     0.7977 r
  io_cmd_o[7] (out)                                               0.2847   -0.0319 @   0.7657 r
  data arrival time                                                                    0.7657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8657


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0658    0.2240     0.5423 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      18.2528              0.0000     0.5423 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5423 f
  fifo_0__mem_fifo/data_o[4] (net)                     18.2528              0.0000     0.5423 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5423 f
  fifo_lo[2] (net)                                     18.2528              0.0000     0.5423 f
  U1764/IN1 (MUX21X1)                                             0.0658   -0.0069 &   0.5354 f
  U1764/Q (MUX21X1)                                               0.2202    0.1733 @   0.7087 f
  io_cmd_o[4] (net)                             4      66.7457              0.0000     0.7087 f
  U1765/INP (NBUFFX2)                                             0.2202   -0.0122 @   0.6966 f
  U1765/Z (NBUFFX2)                                               0.0433    0.0807     0.7773 f
  mem_cmd_o[4] (net)                            1      12.4334              0.0000     0.7773 f
  mem_cmd_o[4] (out)                                              0.0433   -0.0115 &   0.7658 f
  data arrival time                                                                    0.7658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8658


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0796    0.2087     0.5271 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      20.1080              0.0000     0.5271 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5271 r
  fifo_0__mem_fifo/data_o[42] (net)                    20.1080              0.0000     0.5271 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5271 r
  fifo_lo[40] (net)                                    20.1080              0.0000     0.5271 r
  U1840/IN1 (MUX21X1)                                             0.0796   -0.0080 &   0.5191 r
  U1840/Q (MUX21X1)                                               0.3607    0.2149 @   0.7341 r
  io_cmd_o[42] (net)                            5     108.0570              0.0000     0.7341 r
  io_cmd_o[42] (out)                                              0.3607    0.0318 @   0.7659 r
  data arrival time                                                                    0.7659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8659


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0510    0.2154     0.5805 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      11.6562              0.0000     0.5805 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[110] (net)                   11.6562              0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5805 f
  fifo_lo[150] (net)                                   11.6562              0.0000     0.5805 f
  U1963/IN2 (AND2X1)                                              0.0510   -0.0018 &   0.5787 f
  U1963/Q (AND2X1)                                                0.1784    0.1387 @   0.7174 f
  io_cmd_o[110] (net)                           4      51.0440              0.0000     0.7174 f
  U1964/INP (NBUFFX2)                                             0.1784   -0.0104 @   0.7069 f
  U1964/Z (NBUFFX2)                                               0.0282    0.0655     0.7724 f
  mem_cmd_o[110] (net)                          1       1.8322              0.0000     0.7724 f
  mem_cmd_o[110] (out)                                            0.0282   -0.0057 &   0.7667 f
  data arrival time                                                                    0.7667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8667


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0423    0.2095     0.5745 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       7.7953              0.0000     0.5745 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[76] (net)                     7.7953              0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5745 f
  fifo_lo[116] (net)                                    7.7953              0.0000     0.5745 f
  U1895/IN2 (AND2X1)                                              0.0423    0.0001 &   0.5746 f
  U1895/Q (AND2X1)                                                0.1781    0.1356 @   0.7102 f
  io_cmd_o[76] (net)                            4      51.4525              0.0000     0.7102 f
  U1896/INP (NBUFFX2)                                             0.1781   -0.0032 @   0.7071 f
  U1896/Z (NBUFFX2)                                               0.0281    0.0654     0.7724 f
  mem_cmd_o[76] (net)                           1       1.7586              0.0000     0.7724 f
  mem_cmd_o[76] (out)                                             0.0281   -0.0057 &   0.7668 f
  data arrival time                                                                    0.7668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8668


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1468    0.0000     0.3170 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0668    0.2247     0.5417 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      18.7062              0.0000     0.5417 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5417 f
  fifo_0__mem_fifo/data_o[14] (net)                    18.7062              0.0000     0.5417 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5417 f
  fifo_lo[12] (net)                                    18.7062              0.0000     0.5417 f
  U1784/IN1 (MUX21X1)                                             0.0668   -0.0069 &   0.5348 f
  U1784/Q (MUX21X1)                                               0.2710    0.1948 @   0.7295 f
  io_cmd_o[14] (net)                            4      82.9444              0.0000     0.7295 f
  U1785/INP (NBUFFX2)                                             0.2710   -0.0340 @   0.6955 f
  U1785/Z (NBUFFX2)                                               0.0342    0.0747     0.7702 f
  mem_cmd_o[14] (net)                           1       3.2130              0.0000     0.7702 f
  mem_cmd_o[14] (out)                                             0.0342   -0.0029 &   0.7674 f
  data arrival time                                                                    0.7674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8674


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1474    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0632    0.2224     0.5409 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      17.0755              0.0000     0.5409 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[51] (net)                    17.0755              0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5409 f
  fifo_lo[45] (net)                                    17.0755              0.0000     0.5409 f
  U1850/IN1 (MUX21X1)                                             0.0632   -0.0008 &   0.5401 f
  U1850/Q (MUX21X1)                                               0.2968    0.2016 @   0.7417 f
  io_cmd_o[51] (net)                            4      90.2350              0.0000     0.7417 f
  io_cmd_o[51] (out)                                              0.2968    0.0263 @   0.7680 f
  data arrival time                                                                    0.7680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8680


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1468    0.0000     0.3171 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0651    0.2236     0.5406 f
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      17.9122              0.0000     0.5406 f
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5406 f
  fifo_0__mem_fifo/data_o[25] (net)                    17.9122              0.0000     0.5406 f
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5406 f
  fifo_lo[23] (net)                                    17.9122              0.0000     0.5406 f
  U1806/IN1 (MUX21X1)                                             0.0651   -0.0073 &   0.5334 f
  U1806/Q (MUX21X1)                                               0.2473    0.1851 @   0.7185 f
  io_cmd_o[25] (net)                            6      75.5032              0.0000     0.7185 f
  U1807/INP (NBUFFX2)                                             0.2473   -0.0215 @   0.6970 f
  U1807/Z (NBUFFX2)                                               0.0365    0.0760     0.7730 f
  mem_cmd_o[25] (net)                           1       5.8996              0.0000     0.7730 f
  mem_cmd_o[25] (out)                                             0.0365   -0.0050 &   0.7680 f
  data arrival time                                                                    0.7680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8680


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1595    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0620    0.2005     0.5646 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.4282              0.0000     0.5646 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[88] (net)                    13.4282              0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5646 r
  fifo_lo[128] (net)                                   13.4282              0.0000     0.5646 r
  U1919/IN2 (AND2X1)                                              0.0620   -0.0087 &   0.5558 r
  U1919/Q (AND2X1)                                                0.2417    0.1507 @   0.7066 r
  io_cmd_o[88] (net)                            4      72.3939              0.0000     0.7066 r
  U1920/INP (NBUFFX2)                                             0.2417   -0.0234 @   0.6832 r
  U1920/Z (NBUFFX2)                                               0.0467    0.0931     0.7763 r
  mem_cmd_o[88] (net)                           1      10.5133              0.0000     0.7763 r
  mem_cmd_o[88] (out)                                             0.0467   -0.0078 &   0.7685 r
  data arrival time                                                                    0.7685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8685


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0371    0.2043     0.5227 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       5.5485              0.0000     0.5227 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5227 f
  fifo_0__mem_fifo/data_o[20] (net)                     5.5485              0.0000     0.5227 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5227 f
  fifo_lo[18] (net)                                     5.5485              0.0000     0.5227 f
  U1796/IN1 (MUX21X1)                                             0.0371    0.0000 &   0.5227 f
  U1796/Q (MUX21X1)                                               0.2109    0.1624 @   0.6851 f
  io_cmd_o[20] (net)                            4      63.2560              0.0000     0.6851 f
  U1797/INP (NBUFFX2)                                             0.2109    0.0123 @   0.6974 f
  U1797/Z (NBUFFX2)                                               0.0369    0.0747     0.7720 f
  mem_cmd_o[20] (net)                           1       7.6425              0.0000     0.7720 f
  mem_cmd_o[20] (out)                                             0.0369   -0.0034 &   0.7686 f
  data arrival time                                                                    0.7686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8686


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0821    0.2100     0.5284 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      21.0766              0.0000     0.5284 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5284 r
  fifo_0__mem_fifo/data_o[35] (net)                    21.0766              0.0000     0.5284 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5284 r
  fifo_lo[33] (net)                                    21.0766              0.0000     0.5284 r
  U1826/IN1 (MUX21X1)                                             0.0821   -0.0141 &   0.5142 r
  U1826/Q (MUX21X1)                                               0.2368    0.1746 @   0.6888 r
  io_cmd_o[35] (net)                            5      70.7157              0.0000     0.6888 r
  U1827/INP (NBUFFX2)                                             0.2368   -0.0062 @   0.6827 r
  U1827/Z (NBUFFX2)                                               0.0393    0.0863     0.7690 r
  mem_cmd_o[35] (net)                           1       4.9047              0.0000     0.7690 r
  mem_cmd_o[35] (out)                                             0.0393    0.0001 &   0.7691 r
  data arrival time                                                                    0.7691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8691


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0478    0.2195     0.6200 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      10.3429              0.0000     0.6200 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6200 f
  fifo_1__mem_fifo/data_o[114] (net)                   10.3429              0.0000     0.6200 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6200 f
  fifo_lo[154] (net)                                   10.3429              0.0000     0.6200 f
  U1971/IN2 (AND2X1)                                              0.0478   -0.0024 &   0.6176 f
  U1971/Q (AND2X1)                                                0.2601    0.1775 @   0.7950 f
  io_cmd_o[114] (net)                           4      77.5332              0.0000     0.7950 f
  io_cmd_o[114] (out)                                             0.2601   -0.0257 @   0.7693 f
  data arrival time                                                                    0.7693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8693


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0499    0.1939     0.5587 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       8.8053              0.0000     0.5587 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5587 r
  fifo_1__mem_fifo/data_o[71] (net)                     8.8053              0.0000     0.5587 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5587 r
  fifo_lo[111] (net)                                    8.8053              0.0000     0.5587 r
  U1885/IN2 (AND2X1)                                              0.0499   -0.0028 &   0.5559 r
  U1885/Q (AND2X1)                                                0.2255    0.1434 @   0.6994 r
  io_cmd_o[71] (net)                            4      67.5697              0.0000     0.6994 r
  U1886/INP (NBUFFX2)                                             0.2255   -0.0129 @   0.6865 r
  U1886/Z (NBUFFX2)                                               0.0415    0.0871     0.7736 r
  mem_cmd_o[71] (net)                           1       7.1376              0.0000     0.7736 r
  mem_cmd_o[71] (out)                                             0.0415   -0.0042 &   0.7694 r
  data arrival time                                                                    0.7694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8694


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1468    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0673    0.2249     0.5431 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      18.8963              0.0000     0.5431 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[27] (net)                    18.8963              0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5431 f
  fifo_lo[25] (net)                                    18.8963              0.0000     0.5431 f
  U1810/IN1 (MUX21X1)                                             0.0673   -0.0058 &   0.5373 f
  U1810/Q (MUX21X1)                                               0.2281    0.1767 @   0.7140 f
  io_cmd_o[27] (net)                            5      69.2539              0.0000     0.7140 f
  U1811/INP (NBUFFX2)                                             0.2281   -0.0141 @   0.7000 f
  U1811/Z (NBUFFX2)                                               0.0305    0.0698     0.7698 f
  mem_cmd_o[27] (net)                           1       1.7803              0.0000     0.7698 f
  mem_cmd_o[27] (out)                                             0.0305    0.0000 &   0.7698 f
  data arrival time                                                                    0.7698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8698


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0761    0.2069     0.5253 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      18.7793              0.0000     0.5253 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[23] (net)                    18.7793              0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5253 r
  fifo_lo[21] (net)                                    18.7793              0.0000     0.5253 r
  U1802/IN1 (MUX21X1)                                             0.0761   -0.0023 &   0.5230 r
  U1802/Q (MUX21X1)                                               0.2298    0.1704 @   0.6934 r
  io_cmd_o[23] (net)                            4      68.4278              0.0000     0.6934 r
  U1803/INP (NBUFFX2)                                             0.2298   -0.0089 @   0.6845 r
  U1803/Z (NBUFFX2)                                               0.0409    0.0870     0.7715 r
  mem_cmd_o[23] (net)                           1       6.5101              0.0000     0.7715 r
  mem_cmd_o[23] (out)                                             0.0409   -0.0016 &   0.7699 r
  data arrival time                                                                    0.7699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8699


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3169     0.3169
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1468    0.0000     0.3169 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0457    0.1904     0.5073 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2       7.2188              0.0000     0.5073 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5073 r
  fifo_0__mem_fifo/data_o[52] (net)                     7.2188              0.0000     0.5073 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5073 r
  fifo_lo[46] (net)                                     7.2188              0.0000     0.5073 r
  U1852/IN1 (MUX21X1)                                             0.0457   -0.0011 &   0.5062 r
  U1852/Q (MUX21X1)                                               0.2824    0.1827 @   0.6889 r
  io_cmd_o[52] (net)                            4      84.7758              0.0000     0.6889 r
  U1853/INP (NBUFFX2)                                             0.2824   -0.0138 @   0.6751 r
  U1853/Z (NBUFFX2)                                               0.0448    0.0948     0.7699 r
  mem_cmd_o[52] (net)                           1       7.3837              0.0000     0.7699 r
  mem_cmd_o[52] (out)                                             0.0448    0.0002 &   0.7701 r
  data arrival time                                                                    0.7701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8701


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1670    0.0000     0.3689 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1098    0.2495 @   0.6184 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      36.2341              0.0000     0.6184 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6184 f
  fifo_1__mem_fifo/data_o[8] (net)                     36.2341              0.0000     0.6184 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6184 f
  fifo_lo[55] (net)                                    36.2341              0.0000     0.6184 f
  U1772/IN2 (MUX21X1)                                             0.1098   -0.0126 @   0.6058 f
  U1772/Q (MUX21X1)                                               0.2311    0.1876 @   0.7934 f
  io_cmd_o[8] (net)                             4      70.4920              0.0000     0.7934 f
  io_cmd_o[8] (out)                                               0.2311   -0.0228 @   0.7706 f
  data arrival time                                                                    0.7706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8706


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1669    0.0000     0.3672 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.1348    0.2342 @   0.6014 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      38.7410              0.0000     0.6014 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6014 r
  fifo_1__mem_fifo/data_o[11] (net)                    38.7410              0.0000     0.6014 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.6014 r
  fifo_lo[58] (net)                                    38.7410              0.0000     0.6014 r
  U1778/IN2 (MUX21X1)                                             0.1349   -0.0005 @   0.6009 r
  U1778/Q (MUX21X1)                                               0.2289    0.1854 @   0.7863 r
  io_cmd_o[11] (net)                            4      68.2560              0.0000     0.7863 r
  io_cmd_o[11] (out)                                              0.2289   -0.0157 @   0.7706 r
  data arrival time                                                                    0.7706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8706


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1473    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0700    0.2039     0.5222 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      16.4955              0.0000     0.5222 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5222 r
  fifo_0__mem_fifo/data_o[10] (net)                    16.4955              0.0000     0.5222 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5222 r
  fifo_lo[8] (net)                                     16.4955              0.0000     0.5222 r
  U1776/IN1 (MUX21X1)                                             0.0700   -0.0070 &   0.5153 r
  U1776/Q (MUX21X1)                                               0.2853    0.1877 @   0.7030 r
  io_cmd_o[10] (net)                            4      85.0896              0.0000     0.7030 r
  U1777/INP (NBUFFX2)                                             0.2853   -0.0358 @   0.6672 r
  U1777/Z (NBUFFX2)                                               0.0562    0.1046     0.7718 r
  mem_cmd_o[10] (net)                           1      16.2763              0.0000     0.7718 r
  mem_cmd_o[10] (out)                                             0.0562   -0.0010 &   0.7709 r
  data arrival time                                                                    0.7709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8709


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1181    0.2539 @   0.6222 f
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      39.7111              0.0000     0.6222 f
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6222 f
  fifo_1__mem_fifo/data_o[4] (net)                     39.7111              0.0000     0.6222 f
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6222 f
  fifo_lo[51] (net)                                    39.7111              0.0000     0.6222 f
  U1764/IN2 (MUX21X1)                                             0.1181   -0.0222 @   0.6000 f
  U1764/Q (MUX21X1)                                               0.2202    0.1837 @   0.7837 f
  io_cmd_o[4] (net)                             4      66.7457              0.0000     0.7837 f
  io_cmd_o[4] (out)                                               0.2202   -0.0121 @   0.7715 f
  data arrival time                                                                    0.7715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8715


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1474    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0761    0.2069     0.5250 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      18.7820              0.0000     0.5250 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5250 r
  fifo_0__mem_fifo/data_o[18] (net)                    18.7820              0.0000     0.5250 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5250 r
  fifo_lo[16] (net)                                    18.7820              0.0000     0.5250 r
  U1792/IN1 (MUX21X1)                                             0.0761   -0.0057 &   0.5193 r
  U1792/Q (MUX21X1)                                               0.2238    0.1677 @   0.6870 r
  io_cmd_o[18] (net)                            4      66.3541              0.0000     0.6870 r
  U1793/INP (NBUFFX2)                                             0.2238    0.0017 @   0.6886 r
  U1793/Z (NBUFFX2)                                               0.0431    0.0883     0.7769 r
  mem_cmd_o[18] (net)                           1       8.5116              0.0000     0.7769 r
  mem_cmd_o[18] (out)                                             0.0431   -0.0049 &   0.7720 r
  data arrival time                                                                    0.7720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8720


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1670    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.1035    0.2457 @   0.6145 f
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      33.3206              0.0000     0.6145 f
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6145 f
  fifo_1__mem_fifo/data_o[10] (net)                    33.3206              0.0000     0.6145 f
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.6145 f
  fifo_lo[57] (net)                                    33.3206              0.0000     0.6145 f
  U1776/IN2 (MUX21X1)                                             0.1036   -0.0078 @   0.6067 f
  U1776/Q (MUX21X1)                                               0.2769    0.2035 @   0.8102 f
  io_cmd_o[10] (net)                            4      84.3439              0.0000     0.8102 f
  io_cmd_o[10] (out)                                              0.2769   -0.0382 @   0.7721 f
  data arrival time                                                                    0.7721

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8721


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0553    0.1968     0.5619 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      10.8565              0.0000     0.5619 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5619 r
  fifo_1__mem_fifo/data_o[97] (net)                    10.8565              0.0000     0.5619 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5619 r
  fifo_lo[137] (net)                                   10.8565              0.0000     0.5619 r
  U1937/IN2 (AND2X1)                                              0.0553    0.0002 &   0.5622 r
  U1937/Q (AND2X1)                                                0.2258    0.1446 @   0.7068 r
  io_cmd_o[97] (net)                            4      67.7812              0.0000     0.7068 r
  U1938/INP (NBUFFX2)                                             0.2258   -0.0157 @   0.6911 r
  U1938/Z (NBUFFX2)                                               0.0439    0.0891     0.7803 r
  mem_cmd_o[97] (net)                           1       9.0346              0.0000     0.7803 r
  mem_cmd_o[97] (out)                                             0.0439   -0.0079 &   0.7724 r
  data arrival time                                                                    0.7724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8724


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0446    0.2173     0.6178 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       8.9173              0.0000     0.6178 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6178 f
  fifo_1__mem_fifo/data_o[61] (net)                     8.9173              0.0000     0.6178 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6178 f
  fifo_lo[101] (net)                                    8.9173              0.0000     0.6178 f
  U1865/IN2 (AND2X1)                                              0.0446    0.0002 &   0.6180 f
  U1865/Q (AND2X1)                                                0.1816    0.1389 @   0.7569 f
  io_cmd_o[61] (net)                            4      52.0964              0.0000     0.7569 f
  U1866/INP (NBUFFX2)                                             0.1816   -0.0459 @   0.7110 f
  U1866/Z (NBUFFX2)                                               0.0284    0.0659     0.7769 f
  mem_cmd_o[61] (net)                           1       1.9110              0.0000     0.7769 f
  mem_cmd_o[61] (out)                                             0.0284   -0.0042 &   0.7726 f
  data arrival time                                                                    0.7726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8726


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1468    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0758    0.2067     0.5250 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.6695              0.0000     0.5250 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5250 r
  fifo_0__mem_fifo/data_o[38] (net)                    18.6695              0.0000     0.5250 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5250 r
  fifo_lo[36] (net)                                    18.6695              0.0000     0.5250 r
  U1832/IN1 (MUX21X1)                                             0.0758   -0.0043 &   0.5207 r
  U1832/Q (MUX21X1)                                               0.4003    0.2256 @   0.7463 r
  io_cmd_o[38] (net)                            5     119.6513              0.0000     0.7463 r
  io_cmd_o[38] (out)                                              0.4003    0.0264 @   0.7727 r
  data arrival time                                                                    0.7727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8727


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0484    0.1989     0.6001 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       8.2962              0.0000     0.6001 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6001 r
  fifo_1__mem_fifo/data_o[117] (net)                    8.2962              0.0000     0.6001 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6001 r
  fifo_lo[157] (net)                                    8.2962              0.0000     0.6001 r
  U1977/IN2 (AND2X1)                                              0.0484    0.0001 &   0.6003 r
  U1977/Q (AND2X1)                                                0.1903    0.1280 @   0.7283 r
  io_cmd_o[117] (net)                           4      55.4349              0.0000     0.7283 r
  U1978/INP (NBUFFX2)                                             0.1911   -0.0229 @   0.7054 r
  U1978/Z (NBUFFX2)                                               0.0316    0.0757     0.7811 r
  mem_cmd_o[117] (net)                          1       1.2201              0.0000     0.7811 r
  mem_cmd_o[117] (out)                                            0.0316   -0.0084 &   0.7728 r
  data arrival time                                                                    0.7728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8728


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1669    0.0000     0.3672 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1116    0.2507 @   0.6179 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      37.1515              0.0000     0.6179 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6179 f
  fifo_1__mem_fifo/data_o[15] (net)                    37.1515              0.0000     0.6179 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6179 f
  fifo_lo[62] (net)                                    37.1515              0.0000     0.6179 f
  U1786/IN2 (MUX21X1)                                             0.1116   -0.0195 @   0.5984 f
  U1786/Q (MUX21X1)                                               0.2354    0.1896 @   0.7880 f
  io_cmd_o[15] (net)                            4      71.8388              0.0000     0.7880 f
  io_cmd_o[15] (out)                                              0.2354   -0.0152 @   0.7728 f
  data arrival time                                                                    0.7728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8728


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0419    0.1889     0.5540 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.8527              0.0000     0.5540 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5540 r
  fifo_1__mem_fifo/data_o[82] (net)                     5.8527              0.0000     0.5540 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5540 r
  fifo_lo[122] (net)                                    5.8527              0.0000     0.5540 r
  U1907/IN2 (AND2X1)                                              0.0419    0.0000 &   0.5540 r
  U1907/Q (AND2X1)                                                0.1870    0.1277 @   0.6817 r
  io_cmd_o[82] (net)                            4      55.3322              0.0000     0.6817 r
  U1908/INP (NBUFFX2)                                             0.1870   -0.0137 @   0.6680 r
  U1908/Z (NBUFFX2)                                               0.0748    0.1013 @   0.7693 r
  mem_cmd_o[82] (net)                           1      31.2260              0.0000     0.7693 r
  mem_cmd_o[82] (out)                                             0.0752    0.0036 @   0.7728 r
  data arrival time                                                                    0.7728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8728


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0444    0.2172     0.6184 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       8.8459              0.0000     0.6184 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6184 f
  fifo_1__mem_fifo/data_o[106] (net)                    8.8459              0.0000     0.6184 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.6184 f
  fifo_lo[146] (net)                                    8.8459              0.0000     0.6184 f
  U1955/IN2 (AND2X1)                                              0.0444    0.0001 &   0.6185 f
  U1955/Q (AND2X1)                                                0.2518    0.1705 @   0.7891 f
  io_cmd_o[106] (net)                           4      74.2739              0.0000     0.7891 f
  io_cmd_o[106] (out)                                             0.2518   -0.0161 @   0.7730 f
  data arrival time                                                                    0.7730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8730


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1669    0.0000     0.3676 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1055    0.2231 @   0.5907 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      30.1104              0.0000     0.5907 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5907 r
  fifo_1__mem_fifo/data_o[45] (net)                    30.1104              0.0000     0.5907 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5907 r
  fifo_lo[92] (net)                                    30.1104              0.0000     0.5907 r
  U1846/IN2 (MUX21X1)                                             0.1056   -0.0048 @   0.5859 r
  U1846/Q (MUX21X1)                                               0.2287    0.1788 @   0.7647 r
  io_cmd_o[45] (net)                            4      68.1137              0.0000     0.7647 r
  io_cmd_o[45] (out)                                              0.2287    0.0084 @   0.7731 r
  data arrival time                                                                    0.7731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8731


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0498    0.2208     0.6214 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      11.2211              0.0000     0.6214 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6214 f
  fifo_1__mem_fifo/data_o[99] (net)                    11.2211              0.0000     0.6214 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6214 f
  fifo_lo[139] (net)                                   11.2211              0.0000     0.6214 f
  U1941/IN2 (AND2X1)                                              0.0498   -0.0044 &   0.6170 f
  U1941/Q (AND2X1)                                                0.3084    0.1959 @   0.8129 f
  io_cmd_o[99] (net)                            4      90.9842              0.0000     0.8129 f
  io_cmd_o[99] (out)                                              0.3084   -0.0397 @   0.7731 f
  data arrival time                                                                    0.7731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8731


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0510    0.2154     0.5805 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      11.6605              0.0000     0.5805 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[101] (net)                   11.6605              0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5805 f
  fifo_lo[141] (net)                                   11.6605              0.0000     0.5805 f
  U1945/IN2 (AND2X1)                                              0.0510   -0.0055 &   0.5750 f
  U1945/Q (AND2X1)                                                0.1739    0.1362 @   0.7112 f
  io_cmd_o[101] (net)                           4      49.4889              0.0000     0.7112 f
  U1946/INP (NBUFFX2)                                             0.1739   -0.0011 @   0.7101 f
  U1946/Z (NBUFFX2)                                               0.0277    0.0649     0.7750 f
  mem_cmd_o[101] (net)                          1       1.6443              0.0000     0.7750 f
  mem_cmd_o[101] (out)                                            0.0277   -0.0013 &   0.7737 f
  data arrival time                                                                    0.7737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8737


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3285     0.3285
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1705    0.0000     0.3285 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0407    0.1890     0.5175 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2       5.3960              0.0000     0.5175 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5175 r
  fifo_0__mem_fifo/data_o[29] (net)                     5.3960              0.0000     0.5175 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5175 r
  fifo_lo[27] (net)                                     5.3960              0.0000     0.5175 r
  U1814/IN1 (MUX21X1)                                             0.0407    0.0000 &   0.5175 r
  U1814/Q (MUX21X1)                                               0.1688    0.1359 @   0.6534 r
  n2648 (net)                                   1      47.5364              0.0000     0.6534 r
  icc_place1907/INP (NBUFFX2)                                     0.1696   -0.0215 @   0.6319 r
  icc_place1907/Z (NBUFFX2)                                       0.3016    0.1673 @   0.7992 r
  mem_cmd_o[29] (net)                           4     170.8104              0.0000     0.7992 r
  mem_cmd_o[29] (out)                                             0.3016   -0.0255 @   0.7737 r
  data arrival time                                                                    0.7737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8737


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1669    0.0000     0.3673 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1086    0.2492 @   0.6165 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      36.0005              0.0000     0.6165 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6165 f
  fifo_1__mem_fifo/data_o[1] (net)                     36.0005              0.0000     0.6165 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.6165 f
  fifo_lo[49] (net)                                    36.0005              0.0000     0.6165 f
  U1760/IN2 (MUX21X1)                                             0.1086    0.0001 @   0.6166 f
  U1760/Q (MUX21X1)                                               0.2268    0.1851 @   0.8017 f
  io_cmd_o[1] (net)                             4      68.8809              0.0000     0.8017 f
  io_cmd_o[1] (out)                                               0.2268   -0.0280 @   0.7738 f
  data arrival time                                                                    0.7738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8738


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1670    0.0000     0.3694 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1463    0.2382 @   0.6076 r
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      42.1285              0.0000     0.6076 r
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6076 r
  fifo_1__mem_fifo/data_o[39] (net)                    42.1285              0.0000     0.6076 r
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.6076 r
  fifo_lo[86] (net)                                    42.1285              0.0000     0.6076 r
  U1834/IN2 (MUX21X1)                                             0.1466   -0.0311 @   0.5765 r
  U1834/Q (MUX21X1)                                               0.2505    0.1952 @   0.7716 r
  io_cmd_o[39] (net)                            5      74.8312              0.0000     0.7716 r
  io_cmd_o[39] (out)                                              0.2505    0.0021 @   0.7738 r
  data arrival time                                                                    0.7738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8738


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1468    0.0000     0.3175 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0757    0.2067     0.5242 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      18.6562              0.0000     0.5242 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5242 r
  fifo_0__mem_fifo/data_o[41] (net)                    18.6562              0.0000     0.5242 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5242 r
  fifo_lo[39] (net)                                    18.6562              0.0000     0.5242 r
  U1838/IN1 (MUX21X1)                                             0.0757   -0.0077 &   0.5165 r
  U1838/Q (MUX21X1)                                               0.2911    0.1926 @   0.7091 r
  io_cmd_o[41] (net)                            5      87.5029              0.0000     0.7091 r
  U1839/INP (NBUFFX2)                                             0.2911   -0.0360 @   0.6732 r
  U1839/Z (NBUFFX2)                                               0.0533    0.1028     0.7760 r
  mem_cmd_o[41] (net)                           1      13.7409              0.0000     0.7760 r
  mem_cmd_o[41] (out)                                             0.0533   -0.0021 &   0.7739 r
  data arrival time                                                                    0.7739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8739


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2322    0.0000     0.4013 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0479    0.2195     0.6208 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      10.3724              0.0000     0.6208 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6208 f
  fifo_1__mem_fifo/data_o[115] (net)                   10.3724              0.0000     0.6208 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6208 f
  fifo_lo[155] (net)                                   10.3724              0.0000     0.6208 f
  U1973/IN2 (AND2X1)                                              0.0479   -0.0019 &   0.6190 f
  U1973/Q (AND2X1)                                                0.2643    0.1773 @   0.7963 f
  io_cmd_o[115] (net)                           4      78.1887              0.0000     0.7963 f
  io_cmd_o[115] (out)                                             0.2643   -0.0223 @   0.7740 f
  data arrival time                                                                    0.7740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8740


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1669    0.0000     0.3672 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1099    0.2494 @   0.6166 f
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      36.2033              0.0000     0.6166 f
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6166 f
  fifo_1__mem_fifo/data_o[14] (net)                    36.2033              0.0000     0.6166 f
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.6166 f
  fifo_lo[61] (net)                                    36.2033              0.0000     0.6166 f
  U1784/IN2 (MUX21X1)                                             0.1099   -0.0120 @   0.6046 f
  U1784/Q (MUX21X1)                                               0.2710    0.2036 @   0.8082 f
  io_cmd_o[14] (net)                            4      82.9444              0.0000     0.8082 f
  io_cmd_o[14] (out)                                              0.2710   -0.0341 @   0.7741 f
  data arrival time                                                                    0.7741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8741


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1670    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1050    0.2462 @   0.6160 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      33.7596              0.0000     0.6160 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[19] (net)                    33.7596              0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6160 f
  fifo_lo[66] (net)                                    33.7596              0.0000     0.6160 f
  U1794/IN2 (MUX21X1)                                             0.1051   -0.0046 @   0.6114 f
  U1794/Q (MUX21X1)                                               0.2855    0.2096 @   0.8210 f
  io_cmd_o[19] (net)                            4      87.7785              0.0000     0.8210 f
  io_cmd_o[19] (out)                                              0.2855   -0.0468 @   0.7742 f
  data arrival time                                                                    0.7742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8742


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0469    0.2127     0.5778 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       9.8521              0.0000     0.5778 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[83] (net)                     9.8521              0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5778 f
  fifo_lo[123] (net)                                    9.8521              0.0000     0.5778 f
  U1909/IN2 (AND2X1)                                              0.0469   -0.0007 &   0.5771 f
  U1909/Q (AND2X1)                                                0.2264    0.1587 @   0.7357 f
  io_cmd_o[83] (net)                            4      66.2656              0.0000     0.7357 f
  U1910/INP (NBUFFX2)                                             0.2264   -0.0294 @   0.7063 f
  U1910/Z (NBUFFX2)                                               0.0396    0.0777     0.7841 f
  mem_cmd_o[83] (net)                           1       9.1927              0.0000     0.7841 f
  mem_cmd_o[83] (out)                                             0.0396   -0.0098 &   0.7743 f
  data arrival time                                                                    0.7743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8743


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1602    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0545    0.2179     0.5829 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      13.2296              0.0000     0.5829 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5829 f
  fifo_1__mem_fifo/data_o[118] (net)                   13.2296              0.0000     0.5829 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5829 f
  fifo_lo[158] (net)                                   13.2296              0.0000     0.5829 f
  U1979/IN2 (AND2X1)                                              0.0545   -0.0044 &   0.5785 f
  U1979/Q (AND2X1)                                                0.2705    0.1833 @   0.7618 f
  io_cmd_o[118] (net)                           4      80.6030              0.0000     0.7618 f
  io_cmd_o[118] (out)                                             0.2705    0.0129 @   0.7747 f
  data arrival time                                                                    0.7747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8747


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.1289    0.2312 @   0.6002 r
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      36.5183              0.0000     0.6002 r
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6002 r
  fifo_1__mem_fifo/data_o[26] (net)                    36.5183              0.0000     0.6002 r
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.6002 r
  fifo_lo[73] (net)                                    36.5183              0.0000     0.6002 r
  U1808/IN2 (MUX21X1)                                             0.1291   -0.0006 @   0.5996 r
  U1808/Q (MUX21X1)                                               0.2525    0.1925 @   0.7920 r
  io_cmd_o[26] (net)                            5      75.3607              0.0000     0.7920 r
  io_cmd_o[26] (out)                                              0.2525   -0.0171 @   0.7749 r
  data arrival time                                                                    0.7749

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8749


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1164    0.2526 @   0.6217 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      38.7359              0.0000     0.6217 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6217 f
  fifo_1__mem_fifo/data_o[40] (net)                    38.7359              0.0000     0.6217 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6217 f
  fifo_lo[87] (net)                                    38.7359              0.0000     0.6217 f
  U1836/IN2 (MUX21X1)                                             0.1164   -0.0207 @   0.6010 f
  U1836/Q (MUX21X1)                                               0.2286    0.1866 @   0.7877 f
  io_cmd_o[40] (net)                            5      69.3033              0.0000     0.7877 f
  io_cmd_o[40] (out)                                              0.2286   -0.0118 @   0.7759 f
  data arrival time                                                                    0.7759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8759


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0533    0.1957     0.5609 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2      10.1259              0.0000     0.5609 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[103] (net)                   10.1259              0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5609 r
  fifo_lo[143] (net)                                   10.1259              0.0000     0.5609 r
  U1949/IN2 (AND2X1)                                              0.0533   -0.0024 &   0.5585 r
  U1949/Q (AND2X1)                                                0.2372    0.1478 @   0.7063 r
  io_cmd_o[103] (net)                           4      70.9322              0.0000     0.7063 r
  U1950/INP (NBUFFX2)                                             0.2372   -0.0193 @   0.6870 r
  U1950/Z (NBUFFX2)                                               0.0447    0.0909     0.7779 r
  mem_cmd_o[103] (net)                          1       9.1032              0.0000     0.7779 r
  mem_cmd_o[103] (out)                                            0.0447   -0.0020 &   0.7759 r
  data arrival time                                                                    0.7759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8759


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1210    0.2551 @   0.6233 f
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      40.6697              0.0000     0.6233 f
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6233 f
  fifo_1__mem_fifo/data_o[23] (net)                    40.6697              0.0000     0.6233 f
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.6233 f
  fifo_lo[70] (net)                                    40.6697              0.0000     0.6233 f
  U1802/IN2 (MUX21X1)                                             0.1210   -0.0231 @   0.6002 f
  U1802/Q (MUX21X1)                                               0.2233    0.1852 @   0.7855 f
  io_cmd_o[23] (net)                            4      67.6820              0.0000     0.7855 f
  io_cmd_o[23] (out)                                              0.2233   -0.0095 @   0.7760 f
  data arrival time                                                                    0.7760

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8760


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0519    0.2008     0.6013 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       9.6105              0.0000     0.6013 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6013 r
  fifo_1__mem_fifo/data_o[60] (net)                     9.6105              0.0000     0.6013 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6013 r
  fifo_lo[100] (net)                                    9.6105              0.0000     0.6013 r
  U1863/IN2 (AND2X1)                                              0.0519   -0.0043 &   0.5971 r
  U1863/Q (AND2X1)                                                0.3116    0.1778 @   0.7749 r
  io_cmd_o[60] (net)                            4      95.2829              0.0000     0.7749 r
  io_cmd_o[60] (out)                                              0.3116    0.0012 @   0.7761 r
  data arrival time                                                                    0.7761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8761


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0501    0.1939     0.5590 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.8882              0.0000     0.5590 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5590 r
  fifo_1__mem_fifo/data_o[93] (net)                     8.8882              0.0000     0.5590 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5590 r
  fifo_lo[133] (net)                                    8.8882              0.0000     0.5590 r
  U1929/IN2 (AND2X1)                                              0.0501    0.0001 &   0.5592 r
  U1929/Q (AND2X1)                                                0.1889    0.1299 @   0.6891 r
  io_cmd_o[93] (net)                            4      56.1311              0.0000     0.6891 r
  U1930/INP (NBUFFX2)                                             0.1889   -0.0159 @   0.6732 r
  U1930/Z (NBUFFX2)                                               0.0713    0.1000 @   0.7732 r
  mem_cmd_o[93] (net)                           1      28.7847              0.0000     0.7732 r
  mem_cmd_o[93] (out)                                             0.0716    0.0031 @   0.7763 r
  data arrival time                                                                    0.7763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8763


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0767    0.2072     0.5255 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      19.0194              0.0000     0.5255 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5255 r
  fifo_0__mem_fifo/data_o[26] (net)                    19.0194              0.0000     0.5255 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5255 r
  fifo_lo[24] (net)                                    19.0194              0.0000     0.5255 r
  U1808/IN1 (MUX21X1)                                             0.0767   -0.0058 &   0.5197 r
  U1808/Q (MUX21X1)                                               0.2525    0.1787 @   0.6984 r
  io_cmd_o[26] (net)                            5      75.3607              0.0000     0.6984 r
  U1809/INP (NBUFFX2)                                             0.2525   -0.0171 @   0.6813 r
  U1809/Z (NBUFFX2)                                               0.0500    0.0970     0.7783 r
  mem_cmd_o[26] (net)                           1      12.5858              0.0000     0.7783 r
  mem_cmd_o[26] (out)                                             0.0500   -0.0020 &   0.7763 r
  data arrival time                                                                    0.7763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8763


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0494    0.2144     0.5788 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      10.9726              0.0000     0.5788 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5788 f
  fifo_1__mem_fifo/data_o[70] (net)                    10.9726              0.0000     0.5788 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5788 f
  fifo_lo[110] (net)                                   10.9726              0.0000     0.5788 f
  U1883/IN2 (AND2X1)                                              0.0494    0.0004 &   0.5792 f
  U1883/Q (AND2X1)                                                0.1778    0.1377 @   0.7168 f
  io_cmd_o[70] (net)                            4      50.6830              0.0000     0.7168 f
  U1884/INP (NBUFFX2)                                             0.1778   -0.0153 @   0.7015 f
  U1884/Z (NBUFFX2)                                               0.0412    0.0766     0.7781 f
  mem_cmd_o[70] (net)                           1      12.2885              0.0000     0.7781 f
  mem_cmd_o[70] (out)                                             0.0412   -0.0015 &   0.7766 f
  data arrival time                                                                    0.7766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8766


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0464    0.1919     0.5567 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       7.4570              0.0000     0.5567 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5567 r
  fifo_1__mem_fifo/data_o[64] (net)                     7.4570              0.0000     0.5567 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5567 r
  fifo_lo[104] (net)                                    7.4570              0.0000     0.5567 r
  U1871/IN2 (AND2X1)                                              0.0464    0.0001 &   0.5569 r
  U1871/Q (AND2X1)                                                0.2036    0.1347 @   0.6916 r
  io_cmd_o[64] (net)                            4      60.6371              0.0000     0.6916 r
  U1872/INP (NBUFFX2)                                             0.2036    0.0021 @   0.6937 r
  U1872/Z (NBUFFX2)                                               0.0407    0.0843     0.7780 r
  mem_cmd_o[64] (net)                           1       7.5740              0.0000     0.7780 r
  mem_cmd_o[64] (out)                                             0.0407   -0.0014 &   0.7766 r
  data arrival time                                                                    0.7766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8766


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0512    0.1946     0.5597 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       9.3112              0.0000     0.5597 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5597 r
  fifo_1__mem_fifo/data_o[84] (net)                     9.3112              0.0000     0.5597 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5597 r
  fifo_lo[124] (net)                                    9.3112              0.0000     0.5597 r
  U1911/IN2 (AND2X1)                                              0.0512   -0.0018 &   0.5579 r
  U1911/Q (AND2X1)                                                0.2307    0.1462 @   0.7040 r
  io_cmd_o[84] (net)                            4      69.4067              0.0000     0.7040 r
  U1912/INP (NBUFFX2)                                             0.2307   -0.0122 @   0.6918 r
  U1912/Z (NBUFFX2)                                               0.0418    0.0879     0.7797 r
  mem_cmd_o[84] (net)                           1       7.1801              0.0000     0.7797 r
  mem_cmd_o[84] (out)                                             0.0418   -0.0030 &   0.7767 r
  data arrival time                                                                    0.7767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8767


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0549    0.1966     0.5616 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      10.7206              0.0000     0.5616 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[113] (net)                   10.7206              0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5616 r
  fifo_lo[153] (net)                                   10.7206              0.0000     0.5616 r
  U1969/IN2 (AND2X1)                                              0.0549   -0.0029 &   0.5588 r
  U1969/Q (AND2X1)                                                0.2479    0.1532 @   0.7119 r
  io_cmd_o[113] (net)                           4      74.8759              0.0000     0.7119 r
  U1970/INP (NBUFFX2)                                             0.2479   -0.0271 @   0.6849 r
  U1970/Z (NBUFFX2)                                               0.0444    0.0917     0.7766 r
  mem_cmd_o[113] (net)                          1       8.3778              0.0000     0.7766 r
  mem_cmd_o[113] (out)                                            0.0444    0.0002 &   0.7768 r
  data arrival time                                                                    0.7768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8768


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0856    0.2381 @   0.6072 f
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      27.4277              0.0000     0.6072 f
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6072 f
  fifo_1__mem_fifo/data_o[25] (net)                    27.4277              0.0000     0.6072 f
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.6072 f
  fifo_lo[72] (net)                                    27.4277              0.0000     0.6072 f
  U1806/IN2 (MUX21X1)                                             0.0856    0.0011 @   0.6082 f
  U1806/Q (MUX21X1)                                               0.2473    0.1901 @   0.7983 f
  io_cmd_o[25] (net)                            6      75.5032              0.0000     0.7983 f
  io_cmd_o[25] (out)                                              0.2473   -0.0215 @   0.7768 f
  data arrival time                                                                    0.7768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8768


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0708    0.2271     0.5455 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      20.4508              0.0000     0.5455 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5455 f
  fifo_0__mem_fifo/data_o[35] (net)                    20.4508              0.0000     0.5455 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5455 f
  fifo_lo[33] (net)                                    20.4508              0.0000     0.5455 f
  U1826/IN1 (MUX21X1)                                             0.0708   -0.0128 &   0.5327 f
  U1826/Q (MUX21X1)                                               0.2300    0.1783 @   0.7110 f
  io_cmd_o[35] (net)                            5      69.9119              0.0000     0.7110 f
  U1827/INP (NBUFFX2)                                             0.2300   -0.0070 @   0.7040 f
  U1827/Z (NBUFFX2)                                               0.0344    0.0734     0.7774 f
  mem_cmd_o[35] (net)                           1       4.9047              0.0000     0.7774 f
  mem_cmd_o[35] (out)                                             0.0344    0.0001 &   0.7775 f
  data arrival time                                                                    0.7775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8775


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0466    0.2114     0.5299 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2       9.7050              0.0000     0.5299 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5299 f
  fifo_0__mem_fifo/data_o[6] (net)                      9.7050              0.0000     0.5299 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5299 f
  fifo_lo[4] (net)                                      9.7050              0.0000     0.5299 f
  U1768/IN1 (MUX21X1)                                             0.0466   -0.0062 &   0.5237 f
  U1768/Q (MUX21X1)                                               0.4033    0.2432 @   0.7669 f
  io_cmd_o[6] (net)                             4     124.4580              0.0000     0.7669 f
  io_cmd_o[6] (out)                                               0.4033    0.0111 @   0.7780 f
  data arrival time                                                                    0.7780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8780


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0483    0.2136     0.5786 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      10.4652              0.0000     0.5786 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5786 f
  fifo_1__mem_fifo/data_o[86] (net)                    10.4652              0.0000     0.5786 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5786 f
  fifo_lo[126] (net)                                   10.4652              0.0000     0.5786 f
  U1915/IN2 (AND2X1)                                              0.0483   -0.0012 &   0.5775 f
  U1915/Q (AND2X1)                                                0.2273    0.1591 @   0.7366 f
  io_cmd_o[86] (net)                            4      66.4628              0.0000     0.7366 f
  U1916/INP (NBUFFX2)                                             0.2273   -0.0300 @   0.7066 f
  U1916/Z (NBUFFX2)                                               0.0396    0.0778     0.7844 f
  mem_cmd_o[86] (net)                           1       9.1568              0.0000     0.7844 f
  mem_cmd_o[86] (out)                                             0.0396   -0.0063 &   0.7780 f
  data arrival time                                                                    0.7780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8780


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3169     0.3169
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1468    0.0000     0.3169 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0396    0.2063     0.5232 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2       6.5930              0.0000     0.5232 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5232 f
  fifo_0__mem_fifo/data_o[52] (net)                     6.5930              0.0000     0.5232 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5232 f
  fifo_lo[46] (net)                                     6.5930              0.0000     0.5232 f
  U1852/IN1 (MUX21X1)                                             0.0396   -0.0010 &   0.5222 f
  U1852/Q (MUX21X1)                                               0.2748    0.1909 @   0.7131 f
  io_cmd_o[52] (net)                            4      84.0300              0.0000     0.7131 f
  U1853/INP (NBUFFX2)                                             0.2748   -0.0148 @   0.6984 f
  U1853/Z (NBUFFX2)                                               0.0395    0.0795     0.7779 f
  mem_cmd_o[52] (net)                           1       7.3837              0.0000     0.7779 f
  mem_cmd_o[52] (out)                                             0.0395    0.0002 &   0.7781 f
  data arrival time                                                                    0.7781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8781


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1705    0.0000     0.3306 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0721    0.2068     0.5374 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      17.2630              0.0000     0.5374 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5374 r
  fifo_0__mem_fifo/data_o[24] (net)                    17.2630              0.0000     0.5374 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5374 r
  fifo_lo[22] (net)                                    17.2630              0.0000     0.5374 r
  U1804/IN1 (MUX21X1)                                             0.0721   -0.0017 &   0.5357 r
  U1804/Q (MUX21X1)                                               0.3581    0.2131 @   0.7488 r
  io_cmd_o[24] (net)                            5     107.4802              0.0000     0.7488 r
  io_cmd_o[24] (out)                                              0.3581    0.0293 @   0.7781 r
  data arrival time                                                                    0.7781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8781


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0770    0.2074     0.5257 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      19.1305              0.0000     0.5257 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5257 r
  fifo_0__mem_fifo/data_o[39] (net)                    19.1305              0.0000     0.5257 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5257 r
  fifo_lo[37] (net)                                    19.1305              0.0000     0.5257 r
  U1834/IN1 (MUX21X1)                                             0.0770   -0.0122 &   0.5135 r
  U1834/Q (MUX21X1)                                               0.2505    0.1783 @   0.6918 r
  io_cmd_o[39] (net)                            5      74.8312              0.0000     0.6918 r
  U1835/INP (NBUFFX2)                                             0.2505    0.0021 @   0.6939 r
  U1835/Z (NBUFFX2)                                               0.0367    0.0854     0.7793 r
  mem_cmd_o[39] (net)                           1       2.1982              0.0000     0.7793 r
  mem_cmd_o[39] (out)                                             0.0367   -0.0012 &   0.7781 r
  data arrival time                                                                    0.7781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8781


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0656    0.2239     0.5423 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      18.1535              0.0000     0.5423 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5423 f
  fifo_0__mem_fifo/data_o[23] (net)                    18.1535              0.0000     0.5423 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5423 f
  fifo_lo[21] (net)                                    18.1535              0.0000     0.5423 f
  U1802/IN1 (MUX21X1)                                             0.0656   -0.0017 &   0.5406 f
  U1802/Q (MUX21X1)                                               0.2233    0.1743 @   0.7149 f
  io_cmd_o[23] (net)                            4      67.6820              0.0000     0.7149 f
  U1803/INP (NBUFFX2)                                             0.2233   -0.0095 @   0.7054 f
  U1803/Z (NBUFFX2)                                               0.0361    0.0745     0.7800 f
  mem_cmd_o[23] (net)                           1       6.5101              0.0000     0.7800 f
  mem_cmd_o[23] (out)                                             0.0361   -0.0015 &   0.7785 f
  data arrival time                                                                    0.7785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8785


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0611    0.2001     0.5651 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      13.1142              0.0000     0.5651 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5651 r
  fifo_1__mem_fifo/data_o[112] (net)                   13.1142              0.0000     0.5651 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5651 r
  fifo_lo[152] (net)                                   13.1142              0.0000     0.5651 r
  U1967/IN2 (AND2X1)                                              0.0611   -0.0020 &   0.5631 r
  U1967/Q (AND2X1)                                                0.2359    0.1497 @   0.7127 r
  io_cmd_o[112] (net)                           4      71.1861              0.0000     0.7127 r
  U1968/INP (NBUFFX2)                                             0.2359   -0.0212 @   0.6915 r
  U1968/Z (NBUFFX2)                                               0.0424    0.0889     0.7804 r
  mem_cmd_o[112] (net)                          1       7.4094              0.0000     0.7804 r
  mem_cmd_o[112] (out)                                            0.0424   -0.0018 &   0.7786 r
  data arrival time                                                                    0.7786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8786


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0490    0.2141     0.5792 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      10.7869              0.0000     0.5792 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[119] (net)                   10.7869              0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5792 f
  fifo_lo[159] (net)                                   10.7869              0.0000     0.5792 f
  U1981/IN2 (AND2X1)                                              0.0490    0.0003 &   0.5795 f
  U1981/Q (AND2X1)                                                0.2101    0.1526 @   0.7321 f
  io_cmd_o[119] (net)                           4      61.4953              0.0000     0.7321 f
  U1982/INP (NBUFFX2)                                             0.2101   -0.0153 @   0.7168 f
  U1982/Z (NBUFFX2)                                               0.0286    0.0673     0.7842 f
  mem_cmd_o[119] (net)                          1       0.9602              0.0000     0.7842 f
  mem_cmd_o[119] (out)                                            0.0286   -0.0054 &   0.7787 f
  data arrival time                                                                    0.7787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8787


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1336    0.2336 @   0.6018 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      38.2882              0.0000     0.6018 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6018 r
  fifo_1__mem_fifo/data_o[27] (net)                    38.2882              0.0000     0.6018 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6018 r
  fifo_lo[74] (net)                                    38.2882              0.0000     0.6018 r
  U1810/IN2 (MUX21X1)                                             0.1337    0.0003 @   0.6021 r
  U1810/Q (MUX21X1)                                               0.2359    0.1875 @   0.7896 r
  io_cmd_o[27] (net)                            5      70.3649              0.0000     0.7896 r
  io_cmd_o[27] (out)                                              0.2359   -0.0108 @   0.7788 r
  data arrival time                                                                    0.7788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8788


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0562    0.1974     0.5622 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      11.2196              0.0000     0.5622 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[74] (net)                    11.2196              0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5622 r
  fifo_lo[114] (net)                                   11.2196              0.0000     0.5622 r
  U1891/IN2 (AND2X1)                                              0.0562   -0.0017 &   0.5606 r
  U1891/Q (AND2X1)                                                0.2237    0.1439 @   0.7044 r
  io_cmd_o[74] (net)                            4      67.0884              0.0000     0.7044 r
  U1892/INP (NBUFFX2)                                             0.2237   -0.0105 @   0.6939 r
  U1892/Z (NBUFFX2)                                               0.0398    0.0855     0.7795 r
  mem_cmd_o[74] (net)                           1       5.9268              0.0000     0.7795 r
  mem_cmd_o[74] (out)                                             0.0398   -0.0006 &   0.7788 r
  data arrival time                                                                    0.7788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8788


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1473    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0605    0.2208     0.5391 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      15.8697              0.0000     0.5391 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5391 f
  fifo_0__mem_fifo/data_o[10] (net)                    15.8697              0.0000     0.5391 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5391 f
  fifo_lo[8] (net)                                     15.8697              0.0000     0.5391 f
  U1776/IN1 (MUX21X1)                                             0.0605   -0.0065 &   0.5326 f
  U1776/Q (MUX21X1)                                               0.2769    0.1945 @   0.7272 f
  io_cmd_o[10] (net)                            4      84.3439              0.0000     0.7272 f
  U1777/INP (NBUFFX2)                                             0.2769   -0.0365 @   0.6907 f
  U1777/Z (NBUFFX2)                                               0.0506    0.0891     0.7798 f
  mem_cmd_o[10] (net)                           1      16.2763              0.0000     0.7798 f
  mem_cmd_o[10] (out)                                             0.0506   -0.0008 &   0.7790 f
  data arrival time                                                                    0.7790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8790


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1052    0.2457 @   0.6147 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      33.5277              0.0000     0.6147 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6147 f
  fifo_1__mem_fifo/data_o[43] (net)                    33.5277              0.0000     0.6147 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6147 f
  fifo_lo[90] (net)                                    33.5277              0.0000     0.6147 f
  U1842/IN2 (MUX21X1)                                             0.1055   -0.0163 @   0.5983 f
  U1842/Q (MUX21X1)                                               0.2335    0.1866 @   0.7849 f
  io_cmd_o[43] (net)                            5      70.6540              0.0000     0.7849 f
  io_cmd_o[43] (out)                                              0.2335   -0.0057 @   0.7792 f
  data arrival time                                                                    0.7792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8792


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0521    0.2010     0.6015 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       9.6977              0.0000     0.6015 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6015 r
  fifo_1__mem_fifo/data_o[65] (net)                     9.6977              0.0000     0.6015 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6015 r
  fifo_lo[105] (net)                                    9.6977              0.0000     0.6015 r
  U1873/IN2 (AND2X1)                                              0.0521   -0.0006 &   0.6010 r
  U1873/Q (AND2X1)                                                0.1703    0.1201 @   0.7211 r
  io_cmd_o[65] (net)                            4      48.8917              0.0000     0.7211 r
  U1874/INP (NBUFFX2)                                             0.1710   -0.0013 @   0.7198 r
  U1874/Z (NBUFFX2)                                               0.0304    0.0728     0.7926 r
  mem_cmd_o[65] (net)                           1       1.2549              0.0000     0.7926 r
  mem_cmd_o[65] (out)                                             0.0304   -0.0132 &   0.7794 r
  data arrival time                                                                    0.7794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8794


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1474    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0509    0.1934     0.5116 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       9.1659              0.0000     0.5116 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5116 r
  fifo_0__mem_fifo/data_o[28] (net)                     9.1659              0.0000     0.5116 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5116 r
  fifo_lo[26] (net)                                     9.1659              0.0000     0.5116 r
  U1812/IN1 (MUX21X1)                                             0.0509   -0.0025 &   0.5092 r
  U1812/Q (MUX21X1)                                               0.2182    0.1612 @   0.6704 r
  n4553 (net)                                   1      65.0457              0.0000     0.6704 r
  icc_place1908/INP (NBUFFX2)                                     0.2182   -0.0771 @   0.5933 r
  icc_place1908/Z (NBUFFX2)                                       0.2495    0.1614 @   0.7547 r
  mem_cmd_o[28] (net)                           4     138.3153              0.0000     0.7547 r
  mem_cmd_o[28] (out)                                             0.2495    0.0247 @   0.7795 r
  data arrival time                                                                    0.7795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8795


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1670    0.0000     0.3696 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1483    0.2390 @   0.6086 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      42.7637              0.0000     0.6086 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6086 r
  fifo_1__mem_fifo/data_o[20] (net)                    42.7637              0.0000     0.6086 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6086 r
  fifo_lo[67] (net)                                    42.7637              0.0000     0.6086 r
  U1796/IN2 (MUX21X1)                                             0.1487   -0.0238 @   0.5848 r
  U1796/Q (MUX21X1)                                               0.2168    0.1823 @   0.7671 r
  io_cmd_o[20] (net)                            4      64.0018              0.0000     0.7671 r
  io_cmd_o[20] (out)                                              0.2168    0.0125 @   0.7797 r
  data arrival time                                                                    0.7797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8797


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1474    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0631    0.2224     0.5406 f
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      17.0371              0.0000     0.5406 f
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5406 f
  fifo_0__mem_fifo/data_o[17] (net)                    17.0371              0.0000     0.5406 f
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.5406 f
  fifo_lo[15] (net)                                    17.0371              0.0000     0.5406 f
  U1790/IN1 (MUX21X1)                                             0.0631   -0.0021 &   0.5385 f
  U1790/Q (MUX21X1)                                               0.3816    0.2355 @   0.7740 f
  io_cmd_o[17] (net)                            4     117.1199              0.0000     0.7740 f
  io_cmd_o[17] (out)                                              0.3816    0.0059 @   0.7799 f
  data arrival time                                                                    0.7799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8799


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0974    0.2418 @   0.6100 f
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      30.4623              0.0000     0.6100 f
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6100 f
  fifo_1__mem_fifo/data_o[44] (net)                    30.4623              0.0000     0.6100 f
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.6100 f
  fifo_lo[91] (net)                                    30.4623              0.0000     0.6100 f
  U1844/IN2 (MUX21X1)                                             0.0976    0.0028 @   0.6128 f
  U1844/Q (MUX21X1)                                               0.2541    0.1960 @   0.8088 f
  io_cmd_o[44] (net)                            4      78.1309              0.0000     0.8088 f
  io_cmd_o[44] (out)                                              0.2541   -0.0289 @   0.7799 f
  data arrival time                                                                    0.7799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8799


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1670    0.0000     0.3687 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1489    0.2397 @   0.6084 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      43.1903              0.0000     0.6084 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6084 r
  fifo_1__mem_fifo/data_o[18] (net)                    43.1903              0.0000     0.6084 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6084 r
  fifo_lo[65] (net)                                    43.1903              0.0000     0.6084 r
  U1792/IN2 (MUX21X1)                                             0.1492   -0.0153 @   0.5931 r
  U1792/Q (MUX21X1)                                               0.2238    0.1852 @   0.7783 r
  io_cmd_o[18] (net)                            4      66.3541              0.0000     0.7783 r
  io_cmd_o[18] (out)                                              0.2238    0.0016 @   0.7799 r
  data arrival time                                                                    0.7799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8799


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1595    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0618    0.2005     0.5652 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      13.3799              0.0000     0.5652 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[108] (net)                   13.3799              0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5652 r
  fifo_lo[148] (net)                                   13.3799              0.0000     0.5652 r
  U1959/IN2 (AND2X1)                                              0.0618   -0.0011 &   0.5641 r
  U1959/Q (AND2X1)                                                0.2381    0.1502 @   0.7143 r
  io_cmd_o[108] (net)                           4      71.6879              0.0000     0.7143 r
  U1960/INP (NBUFFX2)                                             0.2381   -0.0227 @   0.6916 r
  U1960/Z (NBUFFX2)                                               0.0425    0.0892     0.7808 r
  mem_cmd_o[108] (net)                          1       7.3747              0.0000     0.7808 r
  mem_cmd_o[108] (out)                                            0.0425   -0.0007 &   0.7801 r
  data arrival time                                                                    0.7801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8801


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1601    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0496    0.2146     0.5791 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.0700              0.0000     0.5791 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5791 f
  fifo_1__mem_fifo/data_o[87] (net)                    11.0700              0.0000     0.5791 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5791 f
  fifo_lo[127] (net)                                   11.0700              0.0000     0.5791 f
  U1917/IN2 (AND2X1)                                              0.0496   -0.0069 &   0.5722 f
  U1917/Q (AND2X1)                                                0.2234    0.1572 @   0.7294 f
  io_cmd_o[87] (net)                            4      65.1321              0.0000     0.7294 f
  U1918/INP (NBUFFX2)                                             0.2234   -0.0194 @   0.7100 f
  U1918/Z (NBUFFX2)                                               0.0353    0.0738     0.7838 f
  mem_cmd_o[87] (net)                           1       5.8254              0.0000     0.7838 f
  mem_cmd_o[87] (out)                                             0.0353   -0.0035 &   0.7803 f
  data arrival time                                                                    0.7803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8803


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1669    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.1003    0.2208 @   0.5882 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      28.2547              0.0000     0.5882 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5882 r
  fifo_1__mem_fifo/data_o[54] (net)                    28.2547              0.0000     0.5882 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5882 r
  fifo_lo[97] (net)                                    28.2547              0.0000     0.5882 r
  U1856/IN2 (AND2X1)                                              0.1004    0.0001 @   0.5883 r
  U1856/Q (AND2X1)                                                0.1820    0.1330 @   0.7212 r
  io_cmd_o[54] (net)                            4      53.4574              0.0000     0.7212 r
  U1857/INP (NBUFFX2)                                             0.1820   -0.0115 @   0.7097 r
  U1857/Z (NBUFFX2)                                               0.0338    0.0766     0.7863 r
  mem_cmd_o[54] (net)                           1       3.3039              0.0000     0.7863 r
  mem_cmd_o[54] (out)                                             0.0338   -0.0060 &   0.7803 r
  data arrival time                                                                    0.7803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8803


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1670    0.0000     0.3689 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1174    0.2261 @   0.5950 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      32.5366              0.0000     0.5950 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5950 r
  fifo_1__mem_fifo/data_o[21] (net)                    32.5366              0.0000     0.5950 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5950 r
  fifo_lo[68] (net)                                    32.5366              0.0000     0.5950 r
  U1798/IN2 (MUX21X1)                                             0.1175   -0.0200 @   0.5751 r
  U1798/Q (MUX21X1)                                               0.2525    0.1892 @   0.7642 r
  io_cmd_o[21] (net)                            4      75.0309              0.0000     0.7642 r
  io_cmd_o[21] (out)                                              0.2525    0.0163 @   0.7805 r
  data arrival time                                                                    0.7805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8805


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1595    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0529    0.1955     0.5604 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.9439              0.0000     0.5604 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5604 r
  fifo_1__mem_fifo/data_o[63] (net)                     9.9439              0.0000     0.5604 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5604 r
  fifo_lo[103] (net)                                    9.9439              0.0000     0.5604 r
  U1869/IN2 (AND2X1)                                              0.0529   -0.0021 &   0.5583 r
  U1869/Q (AND2X1)                                                0.2323    0.1467 @   0.7050 r
  io_cmd_o[63] (net)                            4      69.8300              0.0000     0.7050 r
  U1870/INP (NBUFFX2)                                             0.2323   -0.0081 @   0.6969 r
  U1870/Z (NBUFFX2)                                               0.0425    0.0886     0.7856 r
  mem_cmd_o[63] (net)                           1       7.6394              0.0000     0.7856 r
  mem_cmd_o[63] (out)                                             0.0425   -0.0047 &   0.7809 r
  data arrival time                                                                    0.7809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8809


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1474    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0656    0.2240     0.5421 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      18.1562              0.0000     0.5421 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5421 f
  fifo_0__mem_fifo/data_o[18] (net)                    18.1562              0.0000     0.5421 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5421 f
  fifo_lo[16] (net)                                    18.1562              0.0000     0.5421 f
  U1792/IN1 (MUX21X1)                                             0.0656   -0.0051 &   0.5370 f
  U1792/Q (MUX21X1)                                               0.2175    0.1712 @   0.7082 f
  io_cmd_o[18] (net)                            4      65.6083              0.0000     0.7082 f
  U1793/INP (NBUFFX2)                                             0.2175    0.0010 @   0.7092 f
  U1793/Z (NBUFFX2)                                               0.0383    0.0762     0.7854 f
  mem_cmd_o[18] (net)                           1       8.5116              0.0000     0.7854 f
  mem_cmd_o[18] (out)                                             0.0383   -0.0045 &   0.7809 f
  data arrival time                                                                    0.7809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8809


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0419    0.2155     0.6167 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       7.7147              0.0000     0.6167 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6167 f
  fifo_1__mem_fifo/data_o[107] (net)                    7.7147              0.0000     0.6167 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.6167 f
  fifo_lo[147] (net)                                    7.7147              0.0000     0.6167 f
  U1957/IN2 (AND2X1)                                              0.0419   -0.0011 &   0.6156 f
  U1957/Q (AND2X1)                                                0.2946    0.1863 @   0.8019 f
  io_cmd_o[107] (net)                           4      86.3269              0.0000     0.8019 f
  io_cmd_o[107] (out)                                             0.2946   -0.0208 @   0.7810 f
  data arrival time                                                                    0.7810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8810


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2322    0.0000     0.4013 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0601    0.2054     0.6067 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      12.7237              0.0000     0.6067 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6067 r
  fifo_1__mem_fifo/data_o[120] (net)                   12.7237              0.0000     0.6067 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6067 r
  fifo_lo[160] (net)                                   12.7237              0.0000     0.6067 r
  U1983/IN2 (AND2X1)                                              0.0601    0.0004 &   0.6071 r
  U1983/Q (AND2X1)                                                0.2045    0.1377 @   0.7448 r
  io_cmd_o[120] (net)                           4      61.2232              0.0000     0.7448 r
  U1984/INP (NBUFFX2)                                             0.2045   -0.0311 @   0.7137 r
  U1984/Z (NBUFFX2)                                               0.0332    0.0782     0.7920 r
  mem_cmd_o[120] (net)                          1       1.7622              0.0000     0.7920 r
  mem_cmd_o[120] (out)                                            0.0332   -0.0107 &   0.7813 r
  data arrival time                                                                    0.7813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8813


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1109    0.2494 @   0.6186 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      36.3393              0.0000     0.6186 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6186 f
  fifo_1__mem_fifo/data_o[35] (net)                    36.3393              0.0000     0.6186 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6186 f
  fifo_lo[82] (net)                                    36.3393              0.0000     0.6186 f
  U1826/IN2 (MUX21X1)                                             0.1109   -0.0170 @   0.6016 f
  U1826/Q (MUX21X1)                                               0.2300    0.1867 @   0.7883 f
  io_cmd_o[35] (net)                            5      69.9119              0.0000     0.7883 f
  io_cmd_o[35] (out)                                              0.2300   -0.0070 @   0.7813 f
  data arrival time                                                                    0.7813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8813


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0519    0.1949     0.5600 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.5545              0.0000     0.5600 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5600 r
  fifo_1__mem_fifo/data_o[81] (net)                     9.5545              0.0000     0.5600 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5600 r
  fifo_lo[121] (net)                                    9.5545              0.0000     0.5600 r
  U1905/IN2 (AND2X1)                                              0.0519   -0.0010 &   0.5590 r
  U1905/Q (AND2X1)                                                0.2276    0.1440 @   0.7030 r
  io_cmd_o[81] (net)                            4      67.9299              0.0000     0.7030 r
  U1906/INP (NBUFFX2)                                             0.2276   -0.0044 @   0.6986 r
  U1906/Z (NBUFFX2)                                               0.0396    0.0857     0.7844 r
  mem_cmd_o[81] (net)                           1       5.6013              0.0000     0.7844 r
  mem_cmd_o[81] (out)                                             0.0396   -0.0030 &   0.7814 r
  data arrival time                                                                    0.7814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8814


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1468    0.0000     0.3175 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0653    0.2237     0.5412 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      18.0304              0.0000     0.5412 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5412 f
  fifo_0__mem_fifo/data_o[41] (net)                    18.0304              0.0000     0.5412 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5412 f
  fifo_lo[39] (net)                                    18.0304              0.0000     0.5412 f
  U1838/IN1 (MUX21X1)                                             0.0653   -0.0069 &   0.5343 f
  U1838/Q (MUX21X1)                                               0.2808    0.1988 @   0.7332 f
  io_cmd_o[41] (net)                            5      86.1548              0.0000     0.7332 f
  U1839/INP (NBUFFX2)                                             0.2808   -0.0367 @   0.6965 f
  U1839/Z (NBUFFX2)                                               0.0476    0.0869     0.7834 f
  mem_cmd_o[41] (net)                           1      13.7409              0.0000     0.7834 f
  mem_cmd_o[41] (out)                                             0.0476   -0.0019 &   0.7814 f
  data arrival time                                                                    0.7814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8814


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1468    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0781    0.2079     0.5260 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      19.5399              0.0000     0.5260 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[45] (net)                    19.5399              0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5260 r
  fifo_lo[43] (net)                                    19.5399              0.0000     0.5260 r
  U1846/IN1 (MUX21X1)                                             0.0781   -0.0065 &   0.5195 r
  U1846/Q (MUX21X1)                                               0.2287    0.1705 @   0.6900 r
  io_cmd_o[45] (net)                            4      68.1137              0.0000     0.6900 r
  U1847/INP (NBUFFX2)                                             0.2287    0.0083 @   0.6984 r
  U1847/Z (NBUFFX2)                                               0.0420    0.0878     0.7862 r
  mem_cmd_o[45] (net)                           1       7.4250              0.0000     0.7862 r
  mem_cmd_o[45] (out)                                             0.0420   -0.0047 &   0.7815 r
  data arrival time                                                                    0.7815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8815


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1034    0.2222 @   0.5913 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      29.2961              0.0000     0.5913 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5913 r
  fifo_1__mem_fifo/data_o[34] (net)                    29.2961              0.0000     0.5913 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.5913 r
  fifo_lo[81] (net)                                    29.2961              0.0000     0.5913 r
  U1824/IN2 (MUX21X1)                                             0.1034   -0.0105 @   0.5808 r
  U1824/Q (MUX21X1)                                               0.3013    0.2018 @   0.7826 r
  io_cmd_o[34] (net)                            4      89.7265              0.0000     0.7826 r
  io_cmd_o[34] (out)                                              0.3013   -0.0007 @   0.7819 r
  data arrival time                                                                    0.7819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8819


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1468    0.0000     0.3177 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0816    0.2097     0.5274 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      20.8727              0.0000     0.5274 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5274 r
  fifo_0__mem_fifo/data_o[13] (net)                    20.8727              0.0000     0.5274 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5274 r
  fifo_lo[11] (net)                                    20.8727              0.0000     0.5274 r
  U1782/IN1 (MUX21X1)                                             0.0816   -0.0099 &   0.5174 r
  U1782/Q (MUX21X1)                                               0.2602    0.1820 @   0.6995 r
  io_cmd_o[13] (net)                            4      77.5120              0.0000     0.6995 r
  U1783/INP (NBUFFX2)                                             0.2602   -0.0034 @   0.6961 r
  U1783/Z (NBUFFX2)                                               0.0414    0.0902     0.7863 r
  mem_cmd_o[13] (net)                           1       5.4653              0.0000     0.7863 r
  mem_cmd_o[13] (out)                                             0.0414   -0.0043 &   0.7820 r
  data arrival time                                                                    0.7820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8820


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1669    0.0000     0.3675 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1164    0.2254 @   0.5929 r
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      32.0781              0.0000     0.5929 r
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5929 r
  fifo_1__mem_fifo/data_o[52] (net)                    32.0781              0.0000     0.5929 r
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.5929 r
  fifo_lo[95] (net)                                    32.0781              0.0000     0.5929 r
  U1852/IN2 (MUX21X1)                                             0.1166    0.0027 @   0.5956 r
  U1852/Q (MUX21X1)                                               0.2824    0.2006 @   0.7962 r
  io_cmd_o[52] (net)                            4      84.7758              0.0000     0.7962 r
  io_cmd_o[52] (out)                                              0.2824   -0.0142 @   0.7820 r
  data arrival time                                                                    0.7820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8820


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0565    0.1975     0.5624 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      11.3199              0.0000     0.5624 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5624 r
  fifo_1__mem_fifo/data_o[109] (net)                   11.3199              0.0000     0.5624 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5624 r
  fifo_lo[149] (net)                                   11.3199              0.0000     0.5624 r
  U1961/IN2 (AND2X1)                                              0.0565    0.0003 &   0.5627 r
  U1961/Q (AND2X1)                                                0.0406    0.0633     0.6260 r
  n2643 (net)                                   1       6.0680              0.0000     0.6260 r
  icc_place1912/INP (NBUFFX2)                                     0.0406    0.0001 &   0.6261 r
  icc_place1912/Z (NBUFFX2)                                       0.3058    0.1324 @   0.7585 r
  mem_cmd_o[109] (net)                          4     172.1559              0.0000     0.7585 r
  mem_cmd_o[109] (out)                                            0.3058    0.0240 @   0.7826 r
  data arrival time                                                                    0.7826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8826


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0557    0.1971     0.5622 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.0394              0.0000     0.5622 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[121] (net)                   11.0394              0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5622 r
  fifo_lo[161] (net)                                   11.0394              0.0000     0.5622 r
  U1985/IN2 (AND2X1)                                              0.0557    0.0002 &   0.5624 r
  U1985/Q (AND2X1)                                                0.2384    0.1494 @   0.7118 r
  io_cmd_o[121] (net)                           4      71.7527              0.0000     0.7118 r
  U1986/INP (NBUFFX2)                                             0.2384   -0.0172 @   0.6946 r
  U1986/Z (NBUFFX2)                                               0.0435    0.0900     0.7847 r
  mem_cmd_o[121] (net)                          1       8.1244              0.0000     0.7847 r
  mem_cmd_o[121] (out)                                            0.0435   -0.0020 &   0.7826 r
  data arrival time                                                                    0.7826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8826


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0500    0.2147     0.5798 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      11.2058              0.0000     0.5798 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[96] (net)                    11.2058              0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5798 f
  fifo_lo[136] (net)                                   11.2058              0.0000     0.5798 f
  U1935/IN2 (AND2X1)                                              0.0500    0.0004 &   0.5802 f
  U1935/Q (AND2X1)                                                0.0485    0.0722     0.6524 f
  n2644 (net)                                   1       9.8042              0.0000     0.6524 f
  icc_place1911/INP (NBUFFX2)                                     0.0485    0.0003 &   0.6527 f
  icc_place1911/Z (NBUFFX2)                                       0.2484    0.1320 @   0.7847 f
  mem_cmd_o[96] (net)                           4     144.6304              0.0000     0.7847 f
  mem_cmd_o[96] (out)                                             0.2484   -0.0017 @   0.7830 f
  data arrival time                                                                    0.7830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8830


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1669    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1053    0.2231 @   0.5905 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      30.0036              0.0000     0.5905 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5905 r
  fifo_1__mem_fifo/data_o[2] (net)                     30.0036              0.0000     0.5905 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5905 r
  fifo_lo[50] (net)                                    30.0036              0.0000     0.5905 r
  U1762/IN2 (MUX21X1)                                             0.1054   -0.0114 @   0.5790 r
  U1762/Q (MUX21X1)                                               0.2426    0.1844 @   0.7634 r
  io_cmd_o[2] (net)                             4      72.6914              0.0000     0.7634 r
  U1763/INP (NBUFFX2)                                             0.2426   -0.0634 @   0.7000 r
  U1763/Z (NBUFFX2)                                               0.0370    0.0850     0.7850 r
  mem_cmd_o[2] (net)                            1       2.8624              0.0000     0.7850 r
  mem_cmd_o[2] (out)                                              0.0370   -0.0018 &   0.7831 r
  data arrival time                                                                    0.7831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8831


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1473    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0719    0.2048     0.5233 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      17.2076              0.0000     0.5233 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5233 r
  fifo_0__mem_fifo/data_o[7] (net)                     17.2076              0.0000     0.5233 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5233 r
  fifo_lo[5] (net)                                     17.2076              0.0000     0.5233 r
  U1770/IN1 (MUX21X1)                                             0.0719   -0.0028 &   0.5205 r
  U1770/Q (MUX21X1)                                               0.2847    0.1887 @   0.7092 r
  io_cmd_o[7] (net)                             4      85.1648              0.0000     0.7092 r
  U1771/INP (NBUFFX2)                                             0.2847   -0.0311 @   0.6780 r
  U1771/Z (NBUFFX2)                                               0.0564    0.1049 @   0.7829 r
  mem_cmd_o[7] (net)                            1      16.9411              0.0000     0.7829 r
  mem_cmd_o[7] (out)                                              0.0565    0.0006 @   0.7835 r
  data arrival time                                                                    0.7835

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8835


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1595    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0523    0.2163     0.5810 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      12.2397              0.0000     0.5810 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5810 f
  fifo_1__mem_fifo/data_o[98] (net)                    12.2397              0.0000     0.5810 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5810 f
  fifo_lo[138] (net)                                   12.2397              0.0000     0.5810 f
  U1939/IN2 (AND2X1)                                              0.0523   -0.0025 &   0.5784 f
  U1939/Q (AND2X1)                                                0.2266    0.1602 @   0.7386 f
  io_cmd_o[98] (net)                            4      66.3834              0.0000     0.7386 f
  U1940/INP (NBUFFX2)                                             0.2266   -0.0239 @   0.7147 f
  U1940/Z (NBUFFX2)                                               0.0424    0.0802     0.7949 f
  mem_cmd_o[98] (net)                           1      11.4315              0.0000     0.7949 f
  mem_cmd_o[98] (out)                                             0.0424   -0.0113 &   0.7836 f
  data arrival time                                                                    0.7836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8836


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0545    0.1964     0.5609 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      10.5822              0.0000     0.5609 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[73] (net)                    10.5822              0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5609 r
  fifo_lo[113] (net)                                   10.5822              0.0000     0.5609 r
  U1889/IN2 (AND2X1)                                              0.0545    0.0003 &   0.5612 r
  U1889/Q (AND2X1)                                                0.2516    0.1529 @   0.7141 r
  io_cmd_o[73] (net)                            4      75.3074              0.0000     0.7141 r
  U1890/INP (NBUFFX2)                                             0.2516   -0.0203 @   0.6939 r
  U1890/Z (NBUFFX2)                                               0.0538    0.1002 @   0.7940 r
  mem_cmd_o[73] (net)                           1      16.0430              0.0000     0.7940 r
  mem_cmd_o[73] (out)                                             0.0538   -0.0104 @   0.7837 r
  data arrival time                                                                    0.7837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8837


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2323    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0502    0.1999     0.6011 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.9672              0.0000     0.6011 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6011 r
  fifo_1__mem_fifo/data_o[105] (net)                    8.9672              0.0000     0.6011 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6011 r
  fifo_lo[145] (net)                                    8.9672              0.0000     0.6011 r
  U1953/IN2 (AND2X1)                                              0.0502    0.0001 &   0.6012 r
  U1953/Q (AND2X1)                                                0.1772    0.1231 @   0.7243 r
  io_cmd_o[105] (net)                           4      51.2604              0.0000     0.7243 r
  U1954/INP (NBUFFX2)                                             0.1779   -0.0148 @   0.7095 r
  U1954/Z (NBUFFX2)                                               0.0319    0.0747     0.7842 r
  mem_cmd_o[105] (net)                          1       2.0623              0.0000     0.7842 r
  mem_cmd_o[105] (out)                                            0.0319    0.0000 &   0.7842 r
  data arrival time                                                                    0.7842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8842


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0661    0.2242     0.5425 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      18.3936              0.0000     0.5425 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5425 f
  fifo_0__mem_fifo/data_o[26] (net)                    18.3936              0.0000     0.5425 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5425 f
  fifo_lo[24] (net)                                    18.3936              0.0000     0.5425 f
  U1808/IN1 (MUX21X1)                                             0.0661   -0.0052 &   0.5373 f
  U1808/Q (MUX21X1)                                               0.2452    0.1836 @   0.7209 f
  io_cmd_o[26] (net)                            5      74.5570              0.0000     0.7209 f
  U1809/INP (NBUFFX2)                                             0.2452   -0.0175 @   0.7034 f
  U1809/Z (NBUFFX2)                                               0.0446    0.0832     0.7866 f
  mem_cmd_o[26] (net)                           1      12.5858              0.0000     0.7866 f
  mem_cmd_o[26] (out)                                             0.0446   -0.0019 &   0.7847 f
  data arrival time                                                                    0.7847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8847


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2323    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0515    0.2006     0.6026 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       9.4738              0.0000     0.6026 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6026 r
  fifo_1__mem_fifo/data_o[75] (net)                     9.4738              0.0000     0.6026 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6026 r
  fifo_lo[115] (net)                                    9.4738              0.0000     0.6026 r
  U1893/IN2 (AND2X1)                                              0.0515    0.0002 &   0.6028 r
  U1893/Q (AND2X1)                                                0.2218    0.1442 @   0.7470 r
  io_cmd_o[75] (net)                            4      66.7948              0.0000     0.7470 r
  U1894/INP (NBUFFX2)                                             0.2222   -0.0439 @   0.7032 r
  U1894/Z (NBUFFX2)                                               0.0565    0.0984 @   0.8016 r
  mem_cmd_o[75] (net)                           1      19.6100              0.0000     0.8016 r
  mem_cmd_o[75] (out)                                             0.0566   -0.0164 @   0.7852 r
  data arrival time                                                                    0.7852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8852


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0664    0.2244     0.5428 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      18.5047              0.0000     0.5428 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5428 f
  fifo_0__mem_fifo/data_o[39] (net)                    18.5047              0.0000     0.5428 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5428 f
  fifo_lo[37] (net)                                    18.5047              0.0000     0.5428 f
  U1834/IN1 (MUX21X1)                                             0.0664   -0.0111 &   0.5317 f
  U1834/Q (MUX21X1)                                               0.2411    0.1822 @   0.7139 f
  io_cmd_o[39] (net)                            5      73.3466              0.0000     0.7139 f
  U1835/INP (NBUFFX2)                                             0.2411    0.0013 @   0.7152 f
  U1835/Z (NBUFFX2)                                               0.0316    0.0714     0.7866 f
  mem_cmd_o[39] (net)                           1       2.1982              0.0000     0.7866 f
  mem_cmd_o[39] (out)                                             0.0316   -0.0010 &   0.7856 f
  data arrival time                                                                    0.7856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8856


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0999    0.2438 @   0.6128 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      31.8593              0.0000     0.6128 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6128 f
  fifo_1__mem_fifo/data_o[7] (net)                     31.8593              0.0000     0.6128 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6128 f
  fifo_lo[54] (net)                                    31.8593              0.0000     0.6128 f
  U1770/IN2 (MUX21X1)                                             0.1000    0.0019 @   0.6147 f
  U1770/Q (MUX21X1)                                               0.2762    0.2035 @   0.8182 f
  io_cmd_o[7] (net)                             4      84.4191              0.0000     0.8182 f
  io_cmd_o[7] (out)                                               0.2762   -0.0318 @   0.7863 f
  data arrival time                                                                    0.7863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8863


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4015     0.4015
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2323    0.0000     0.4015 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0511    0.2004     0.6019 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.3203              0.0000     0.6019 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6019 r
  fifo_1__mem_fifo/data_o[100] (net)                    9.3203              0.0000     0.6019 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6019 r
  fifo_lo[140] (net)                                    9.3203              0.0000     0.6019 r
  U1943/IN2 (AND2X1)                                              0.0511   -0.0036 &   0.5983 r
  U1943/Q (AND2X1)                                                0.1565    0.1149 @   0.7132 r
  io_cmd_o[100] (net)                           4      44.5737              0.0000     0.7132 r
  U1944/INP (NBUFFX2)                                             0.1570   -0.0150 @   0.6981 r
  U1944/Z (NBUFFX2)                                               0.0520    0.0876 @   0.7858 r
  mem_cmd_o[100] (net)                          1      18.7275              0.0000     0.7858 r
  mem_cmd_o[100] (out)                                            0.0520    0.0008 @   0.7866 r
  data arrival time                                                                    0.7866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8866


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0578    0.1982     0.5626 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.8190              0.0000     0.5626 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5626 r
  fifo_1__mem_fifo/data_o[102] (net)                   11.8190              0.0000     0.5626 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5626 r
  fifo_lo[142] (net)                                   11.8190              0.0000     0.5626 r
  U1947/IN2 (AND2X1)                                              0.0578    0.0004 &   0.5631 r
  U1947/Q (AND2X1)                                                0.2398    0.1495 @   0.7126 r
  io_cmd_o[102] (net)                           4      71.8171              0.0000     0.7126 r
  U1948/INP (NBUFFX2)                                             0.2398   -0.0093 @   0.7033 r
  U1948/Z (NBUFFX2)                                               0.0444    0.0910     0.7943 r
  mem_cmd_o[102] (net)                          1       8.7863              0.0000     0.7943 r
  mem_cmd_o[102] (out)                                            0.0444   -0.0074 &   0.7869 r
  data arrival time                                                                    0.7869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8869


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1669    0.0000     0.3676 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.1215    0.2278 @   0.5954 r
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      33.9052              0.0000     0.5954 r
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5954 r
  fifo_1__mem_fifo/data_o[13] (net)                    33.9052              0.0000     0.5954 r
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.5954 r
  fifo_lo[60] (net)                                    33.9052              0.0000     0.5954 r
  U1782/IN2 (MUX21X1)                                             0.1216    0.0018 @   0.5973 r
  U1782/Q (MUX21X1)                                               0.2602    0.1931 @   0.7904 r
  io_cmd_o[13] (net)                            4      77.5120              0.0000     0.7904 r
  io_cmd_o[13] (out)                                              0.2602   -0.0034 @   0.7869 r
  data arrival time                                                                    0.7869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8869


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1595    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0542    0.2177     0.5817 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.1105              0.0000     0.5817 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[88] (net)                    13.1105              0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5817 f
  fifo_lo[128] (net)                                   13.1105              0.0000     0.5817 f
  U1919/IN2 (AND2X1)                                              0.0542   -0.0079 &   0.5738 f
  U1919/Q (AND2X1)                                                0.2453    0.1680 @   0.7418 f
  io_cmd_o[88] (net)                            4      71.6481              0.0000     0.7418 f
  U1920/INP (NBUFFX2)                                             0.2453   -0.0280 @   0.7138 f
  U1920/Z (NBUFFX2)                                               0.0421    0.0809     0.7947 f
  mem_cmd_o[88] (net)                           1      10.5133              0.0000     0.7947 f
  mem_cmd_o[88] (out)                                             0.0421   -0.0074 &   0.7873 f
  data arrival time                                                                    0.7873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8873


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0415    0.2090     0.5739 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       7.4572              0.0000     0.5739 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5739 f
  fifo_1__mem_fifo/data_o[95] (net)                     7.4572              0.0000     0.5739 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5739 f
  fifo_lo[135] (net)                                    7.4572              0.0000     0.5739 f
  U1933/IN2 (AND2X1)                                              0.0415    0.0001 &   0.5740 f
  U1933/Q (AND2X1)                                                0.3111    0.1930 @   0.7671 f
  io_cmd_o[95] (net)                            4      91.2014              0.0000     0.7671 f
  io_cmd_o[95] (out)                                              0.3111    0.0204 @   0.7874 f
  data arrival time                                                                    0.7874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8874


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1669    0.0000     0.3672 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.1141    0.2520 @   0.6191 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      38.1524              0.0000     0.6191 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6191 f
  fifo_1__mem_fifo/data_o[11] (net)                    38.1524              0.0000     0.6191 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.6191 f
  fifo_lo[58] (net)                                    38.1524              0.0000     0.6191 f
  U1778/IN2 (MUX21X1)                                             0.1141    0.0006 @   0.6197 f
  U1778/Q (MUX21X1)                                               0.2228    0.1841 @   0.8038 f
  io_cmd_o[11] (net)                            4      67.5102              0.0000     0.8038 f
  io_cmd_o[11] (out)                                              0.2228   -0.0163 @   0.7876 f
  data arrival time                                                                    0.7876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8876


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0438    0.2106     0.5755 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       8.4875              0.0000     0.5755 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[71] (net)                     8.4875              0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5755 f
  fifo_lo[111] (net)                                    8.4875              0.0000     0.5755 f
  U1885/IN2 (AND2X1)                                              0.0438   -0.0026 &   0.5729 f
  U1885/Q (AND2X1)                                                0.2286    0.1586 @   0.7315 f
  io_cmd_o[71] (net)                            4      66.8239              0.0000     0.7315 f
  U1886/INP (NBUFFX2)                                             0.2286   -0.0150 @   0.7164 f
  U1886/Z (NBUFFX2)                                               0.0371    0.0757     0.7921 f
  mem_cmd_o[71] (net)                           1       7.1376              0.0000     0.7921 f
  mem_cmd_o[71] (out)                                             0.0371   -0.0039 &   0.7883 f
  data arrival time                                                                    0.7883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8883


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0523    0.1952     0.5602 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       9.7282              0.0000     0.5602 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5602 r
  fifo_1__mem_fifo/data_o[62] (net)                     9.7282              0.0000     0.5602 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5602 r
  fifo_lo[102] (net)                                    9.7282              0.0000     0.5602 r
  U1867/IN2 (AND2X1)                                              0.0523    0.0001 &   0.5604 r
  U1867/Q (AND2X1)                                                0.2054    0.1365 @   0.6969 r
  io_cmd_o[62] (net)                            4      61.3209              0.0000     0.6969 r
  U1868/INP (NBUFFX2)                                             0.2054    0.0080 @   0.7049 r
  U1868/Z (NBUFFX2)                                               0.0421    0.0855     0.7904 r
  mem_cmd_o[62] (net)                           1       8.5261              0.0000     0.7904 r
  mem_cmd_o[62] (out)                                             0.0421   -0.0012 &   0.7893 r
  data arrival time                                                                    0.7893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8893


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0485    0.2137     0.5789 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      10.5387              0.0000     0.5789 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5789 f
  fifo_1__mem_fifo/data_o[97] (net)                    10.5387              0.0000     0.5789 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5789 f
  fifo_lo[137] (net)                                   10.5387              0.0000     0.5789 f
  U1937/IN2 (AND2X1)                                              0.0485    0.0002 &   0.5791 f
  U1937/Q (AND2X1)                                                0.2289    0.1601 @   0.7392 f
  io_cmd_o[97] (net)                            4      67.0354              0.0000     0.7392 f
  U1938/INP (NBUFFX2)                                             0.2289   -0.0200 @   0.7192 f
  U1938/Z (NBUFFX2)                                               0.0395    0.0778     0.7971 f
  mem_cmd_o[97] (net)                           1       9.0346              0.0000     0.7971 f
  mem_cmd_o[97] (out)                                             0.0395   -0.0074 &   0.7896 f
  data arrival time                                                                    0.7896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8896


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1468    0.0000     0.3177 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0703    0.2268     0.5445 f
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      20.2469              0.0000     0.5445 f
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5445 f
  fifo_0__mem_fifo/data_o[13] (net)                    20.2469              0.0000     0.5445 f
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5445 f
  fifo_lo[11] (net)                                    20.2469              0.0000     0.5445 f
  U1782/IN1 (MUX21X1)                                             0.0703   -0.0089 &   0.5356 f
  U1782/Q (MUX21X1)                                               0.2525    0.1869 @   0.7225 f
  io_cmd_o[13] (net)                            4      76.7662              0.0000     0.7225 f
  U1783/INP (NBUFFX2)                                             0.2525   -0.0042 @   0.7183 f
  U1783/Z (NBUFFX2)                                               0.0362    0.0760     0.7944 f
  mem_cmd_o[13] (net)                           1       5.4653              0.0000     0.7944 f
  mem_cmd_o[13] (out)                                             0.0362   -0.0039 &   0.7905 f
  data arrival time                                                                    0.7905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8905


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0371    0.2054     0.5704 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.5350              0.0000     0.5704 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5704 f
  fifo_1__mem_fifo/data_o[82] (net)                     5.5350              0.0000     0.5704 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5704 f
  fifo_lo[122] (net)                                    5.5350              0.0000     0.5704 f
  U1907/IN2 (AND2X1)                                              0.0371    0.0000 &   0.5704 f
  U1907/Q (AND2X1)                                                0.1884    0.1390 @   0.7094 f
  io_cmd_o[82] (net)                            4      54.5865              0.0000     0.7094 f
  U1908/INP (NBUFFX2)                                             0.1884   -0.0156 @   0.6939 f
  U1908/Z (NBUFFX2)                                               0.0698    0.0932 @   0.7870 f
  mem_cmd_o[82] (net)                           1      31.2260              0.0000     0.7870 f
  mem_cmd_o[82] (out)                                             0.0702    0.0036 @   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8906


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1468    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0673    0.2250     0.5431 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      18.9141              0.0000     0.5431 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[45] (net)                    18.9141              0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5431 f
  fifo_lo[43] (net)                                    18.9141              0.0000     0.5431 f
  U1846/IN1 (MUX21X1)                                             0.0673   -0.0060 &   0.5371 f
  U1846/Q (MUX21X1)                                               0.2223    0.1743 @   0.7114 f
  io_cmd_o[45] (net)                            4      67.3680              0.0000     0.7114 f
  U1847/INP (NBUFFX2)                                             0.2223    0.0087 @   0.7201 f
  U1847/Z (NBUFFX2)                                               0.0372    0.0755     0.7956 f
  mem_cmd_o[45] (net)                           1       7.4250              0.0000     0.7956 f
  mem_cmd_o[45] (out)                                             0.0372   -0.0044 &   0.7912 f
  data arrival time                                                                    0.7912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8912


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1595    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0627    0.2009     0.5652 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      13.6955              0.0000     0.5652 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[72] (net)                    13.6955              0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5652 r
  fifo_lo[112] (net)                                   13.6955              0.0000     0.5652 r
  U1887/IN2 (AND2X1)                                              0.0627   -0.0057 &   0.5595 r
  U1887/Q (AND2X1)                                                0.2238    0.1437 @   0.7032 r
  io_cmd_o[72] (net)                            4      66.5894              0.0000     0.7032 r
  U1888/INP (NBUFFX2)                                             0.2238    0.0074 @   0.7106 r
  U1888/Z (NBUFFX2)                                               0.0406    0.0862     0.7968 r
  mem_cmd_o[72] (net)                           1       6.5797              0.0000     0.7968 r
  mem_cmd_o[72] (out)                                             0.0406   -0.0052 &   0.7916 r
  data arrival time                                                                    0.7916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8916


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1132    0.2514 @   0.6196 f
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      37.6997              0.0000     0.6196 f
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6196 f
  fifo_1__mem_fifo/data_o[27] (net)                    37.6997              0.0000     0.6196 f
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6196 f
  fifo_lo[74] (net)                                    37.6997              0.0000     0.6196 f
  U1810/IN2 (MUX21X1)                                             0.1132    0.0008 @   0.6204 f
  U1810/Q (MUX21X1)                                               0.2281    0.1861 @   0.8064 f
  io_cmd_o[27] (net)                            5      69.2539              0.0000     0.8064 f
  io_cmd_o[27] (out)                                              0.2281   -0.0141 @   0.7924 f
  data arrival time                                                                    0.7924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8924


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1473    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0621    0.2218     0.5402 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      16.5818              0.0000     0.5402 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5402 f
  fifo_0__mem_fifo/data_o[7] (net)                     16.5818              0.0000     0.5402 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5402 f
  fifo_lo[5] (net)                                     16.5818              0.0000     0.5402 f
  U1770/IN1 (MUX21X1)                                             0.0621   -0.0024 &   0.5378 f
  U1770/Q (MUX21X1)                                               0.2762    0.1955 @   0.7333 f
  io_cmd_o[7] (net)                             4      84.4191              0.0000     0.7333 f
  U1771/INP (NBUFFX2)                                             0.2762   -0.0310 @   0.7023 f
  U1771/Z (NBUFFX2)                                               0.0507    0.0895 @   0.7918 f
  mem_cmd_o[7] (net)                            1      16.9411              0.0000     0.7918 f
  mem_cmd_o[7] (out)                                              0.0508    0.0006 @   0.7924 f
  data arrival time                                                                    0.7924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8924


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1670    0.0000     0.3694 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1236    0.2561 @   0.6255 f
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      41.5399              0.0000     0.6255 f
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6255 f
  fifo_1__mem_fifo/data_o[39] (net)                    41.5399              0.0000     0.6255 f
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.6255 f
  fifo_lo[86] (net)                                    41.5399              0.0000     0.6255 f
  U1834/IN2 (MUX21X1)                                             0.1236   -0.0274 @   0.5981 f
  U1834/Q (MUX21X1)                                               0.2411    0.1935 @   0.7916 f
  io_cmd_o[39] (net)                            5      73.3466              0.0000     0.7916 f
  io_cmd_o[39] (out)                                              0.2411    0.0013 @   0.7929 f
  data arrival time                                                                    0.7929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8929


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1669    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0902    0.2406 @   0.6080 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      29.4150              0.0000     0.6080 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6080 f
  fifo_1__mem_fifo/data_o[2] (net)                     29.4150              0.0000     0.6080 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6080 f
  fifo_lo[50] (net)                                    29.4150              0.0000     0.6080 f
  U1762/IN2 (MUX21X1)                                             0.0902   -0.0065 @   0.6015 f
  U1762/Q (MUX21X1)                                               0.2356    0.1861 @   0.7877 f
  io_cmd_o[2] (net)                             4      71.9456              0.0000     0.7877 f
  U1763/INP (NBUFFX2)                                             0.2356   -0.0644 @   0.7232 f
  U1763/Z (NBUFFX2)                                               0.0322    0.0717     0.7949 f
  mem_cmd_o[2] (net)                            1       2.8624              0.0000     0.7949 f
  mem_cmd_o[2] (out)                                              0.0322   -0.0016 &   0.7933 f
  data arrival time                                                                    0.7933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8933


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.2322    0.0000     0.4004 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0407    0.2146     0.6150 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       7.2101              0.0000     0.6150 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6150 f
  fifo_1__mem_fifo/data_o[58] (net)                     7.2101              0.0000     0.6150 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.6150 f
  fifo_lo[98] (net)                                     7.2101              0.0000     0.6150 f
  U1858/IN2 (AND2X1)                                              0.0407   -0.0034 &   0.6116 f
  U1858/Q (AND2X1)                                                0.2540    0.1702 @   0.7817 f
  io_cmd_o[58] (net)                            4      74.8156              0.0000     0.7817 f
  io_cmd_o[58] (out)                                              0.2540    0.0116 @   0.7934 f
  data arrival time                                                                    0.7934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8934


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0803    0.2091     0.5274 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      20.3991              0.0000     0.5274 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5274 r
  fifo_0__mem_fifo/data_o[22] (net)                    20.3991              0.0000     0.5274 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5274 r
  fifo_lo[20] (net)                                    20.3991              0.0000     0.5274 r
  U1800/IN1 (MUX21X1)                                             0.0803   -0.0047 &   0.5227 r
  U1800/Q (MUX21X1)                                               0.2350    0.1723 @   0.6950 r
  io_cmd_o[22] (net)                            4      69.5221              0.0000     0.6950 r
  U1801/INP (NBUFFX2)                                             0.2350    0.0144 @   0.7094 r
  U1801/Z (NBUFFX2)                                               0.0412    0.0878     0.7972 r
  mem_cmd_o[22] (net)                           1       6.4656              0.0000     0.7972 r
  mem_cmd_o[22] (out)                                             0.0412   -0.0035 &   0.7937 r
  data arrival time                                                                    0.7937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8937


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.1093    0.2490 @   0.6180 f
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      35.9297              0.0000     0.6180 f
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6180 f
  fifo_1__mem_fifo/data_o[26] (net)                    35.9297              0.0000     0.6180 f
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.6180 f
  fifo_lo[73] (net)                                    35.9297              0.0000     0.6180 f
  U1808/IN2 (MUX21X1)                                             0.1093    0.0009 @   0.6188 f
  U1808/Q (MUX21X1)                                               0.2452    0.1924 @   0.8113 f
  io_cmd_o[26] (net)                            5      74.5570              0.0000     0.8113 f
  io_cmd_o[26] (out)                                              0.2452   -0.0175 @   0.7938 f
  data arrival time                                                                    0.7938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8938


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0425    0.2159     0.6171 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       7.9784              0.0000     0.6171 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6171 f
  fifo_1__mem_fifo/data_o[117] (net)                    7.9784              0.0000     0.6171 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6171 f
  fifo_lo[157] (net)                                    7.9784              0.0000     0.6171 f
  U1977/IN2 (AND2X1)                                              0.0425    0.0001 &   0.6172 f
  U1977/Q (AND2X1)                                                0.1903    0.1425 @   0.7597 f
  io_cmd_o[117] (net)                           4      54.6892              0.0000     0.7597 f
  U1978/INP (NBUFFX2)                                             0.1903   -0.0243 @   0.7354 f
  U1978/Z (NBUFFX2)                                               0.0280    0.0659     0.8013 f
  mem_cmd_o[117] (net)                          1       1.2201              0.0000     0.8013 f
  mem_cmd_o[117] (out)                                            0.0280   -0.0074 &   0.7939 f
  data arrival time                                                                    0.7939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8939


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0686    0.2258     0.5442 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      19.4822              0.0000     0.5442 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5442 f
  fifo_0__mem_fifo/data_o[42] (net)                    19.4822              0.0000     0.5442 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5442 f
  fifo_lo[40] (net)                                    19.4822              0.0000     0.5442 f
  U1840/IN1 (MUX21X1)                                             0.0686   -0.0061 &   0.5381 f
  U1840/Q (MUX21X1)                                               0.3498    0.2244 @   0.7625 f
  io_cmd_o[42] (net)                            5     107.2394              0.0000     0.7625 f
  io_cmd_o[42] (out)                                              0.3498    0.0314 @   0.7939 f
  data arrival time                                                                    0.7939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8939


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0468    0.2126     0.5777 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.8081              0.0000     0.5777 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[103] (net)                    9.8081              0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5777 f
  fifo_lo[143] (net)                                    9.8081              0.0000     0.5777 f
  U1949/IN2 (AND2X1)                                              0.0468   -0.0021 &   0.5757 f
  U1949/Q (AND2X1)                                                0.2407    0.1640 @   0.7397 f
  io_cmd_o[103] (net)                           4      70.1865              0.0000     0.7397 f
  U1950/INP (NBUFFX2)                                             0.2407   -0.0222 @   0.7174 f
  U1950/Z (NBUFFX2)                                               0.0401    0.0790     0.7964 f
  mem_cmd_o[103] (net)                          1       9.1032              0.0000     0.7964 f
  mem_cmd_o[103] (out)                                            0.0401   -0.0019 &   0.7945 f
  data arrival time                                                                    0.7945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8945


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0440    0.2107     0.5758 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.5704              0.0000     0.5758 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5758 f
  fifo_1__mem_fifo/data_o[93] (net)                     8.5704              0.0000     0.5758 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5758 f
  fifo_lo[133] (net)                                    8.5704              0.0000     0.5758 f
  U1929/IN2 (AND2X1)                                              0.0440    0.0001 &   0.5759 f
  U1929/Q (AND2X1)                                                0.1905    0.1421 @   0.7180 f
  io_cmd_o[93] (net)                            4      55.3853              0.0000     0.7180 f
  U1930/INP (NBUFFX2)                                             0.1905   -0.0176 @   0.7004 f
  U1930/Z (NBUFFX2)                                               0.0663    0.0916 @   0.7920 f
  mem_cmd_o[93] (net)                           1      28.7847              0.0000     0.7920 f
  mem_cmd_o[93] (out)                                             0.0667    0.0031 @   0.7950 f
  data arrival time                                                                    0.7950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8950


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3285     0.3285
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1705    0.0000     0.3285 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0352    0.2048     0.5334 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2       4.7702              0.0000     0.5334 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5334 f
  fifo_0__mem_fifo/data_o[29] (net)                     4.7702              0.0000     0.5334 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5334 f
  fifo_lo[27] (net)                                     4.7702              0.0000     0.5334 f
  U1814/IN1 (MUX21X1)                                             0.0352    0.0000 &   0.5334 f
  U1814/Q (MUX21X1)                                               0.1649    0.1413 @   0.6747 f
  n2648 (net)                                   1      47.4165              0.0000     0.6747 f
  icc_place1907/INP (NBUFFX2)                                     0.1649   -0.0226 @   0.6521 f
  icc_place1907/Z (NBUFFX2)                                       0.2896    0.1674 @   0.8195 f
  mem_cmd_o[29] (net)                           4     170.0647              0.0000     0.8195 f
  mem_cmd_o[29] (out)                                             0.2896   -0.0245 @   0.7950 f
  data arrival time                                                                    0.7950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8950


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2322    0.0000     0.4004 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0396    0.2137     0.6141 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       6.7164              0.0000     0.6141 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6141 f
  fifo_1__mem_fifo/data_o[68] (net)                     6.7164              0.0000     0.6141 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.6141 f
  fifo_lo[108] (net)                                    6.7164              0.0000     0.6141 f
  U1879/IN2 (AND2X1)                                              0.0396    0.0001 &   0.6142 f
  U1879/Q (AND2X1)                                                0.2538    0.1736 @   0.7878 f
  io_cmd_o[68] (net)                            4      74.7533              0.0000     0.7878 f
  io_cmd_o[68] (out)                                              0.2538    0.0075 @   0.7953 f
  data arrival time                                                                    0.7953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8953


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1669    0.0000     0.3676 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0903    0.2407 @   0.6083 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      29.5218              0.0000     0.6083 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6083 f
  fifo_1__mem_fifo/data_o[45] (net)                    29.5218              0.0000     0.6083 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6083 f
  fifo_lo[92] (net)                                    29.5218              0.0000     0.6083 f
  U1846/IN2 (MUX21X1)                                             0.0903   -0.0011 @   0.6072 f
  U1846/Q (MUX21X1)                                               0.2223    0.1797 @   0.7869 f
  io_cmd_o[45] (net)                            4      67.3680              0.0000     0.7869 f
  io_cmd_o[45] (out)                                              0.2223    0.0088 @   0.7957 f
  data arrival time                                                                    0.7957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8957


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0408    0.2084     0.5733 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       7.1392              0.0000     0.5733 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5733 f
  fifo_1__mem_fifo/data_o[64] (net)                     7.1392              0.0000     0.5733 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5733 f
  fifo_lo[104] (net)                                    7.1392              0.0000     0.5733 f
  U1871/IN2 (AND2X1)                                              0.0408    0.0001 &   0.5734 f
  U1871/Q (AND2X1)                                                0.2057    0.1477 @   0.7211 f
  io_cmd_o[64] (net)                            4      59.8914              0.0000     0.7211 f
  U1872/INP (NBUFFX2)                                             0.2057    0.0015 @   0.7226 f
  U1872/Z (NBUFFX2)                                               0.0366    0.0741     0.7967 f
  mem_cmd_o[64] (net)                           1       7.5740              0.0000     0.7967 f
  mem_cmd_o[64] (out)                                             0.0366   -0.0010 &   0.7957 f
  data arrival time                                                                    0.7957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8957


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0482    0.2135     0.5785 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      10.4028              0.0000     0.5785 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[113] (net)                   10.4028              0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5785 f
  fifo_lo[153] (net)                                   10.4028              0.0000     0.5785 f
  U1969/IN2 (AND2X1)                                              0.0482   -0.0025 &   0.5760 f
  U1969/Q (AND2X1)                                                0.2521    0.1706 @   0.7466 f
  io_cmd_o[113] (net)                           4      74.1301              0.0000     0.7466 f
  U1970/INP (NBUFFX2)                                             0.2521   -0.0300 @   0.7166 f
  U1970/Z (NBUFFX2)                                               0.0398    0.0792     0.7958 f
  mem_cmd_o[113] (net)                          1       8.3778              0.0000     0.7958 f
  mem_cmd_o[113] (out)                                            0.0398    0.0002 &   0.7960 f
  data arrival time                                                                    0.7960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8960


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0450    0.2114     0.5765 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       8.9934              0.0000     0.5765 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5765 f
  fifo_1__mem_fifo/data_o[84] (net)                     8.9934              0.0000     0.5765 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5765 f
  fifo_lo[124] (net)                                    8.9934              0.0000     0.5765 f
  U1911/IN2 (AND2X1)                                              0.0450   -0.0014 &   0.5751 f
  U1911/Q (AND2X1)                                                0.2341    0.1619 @   0.7370 f
  io_cmd_o[84] (net)                            4      68.6610              0.0000     0.7370 f
  U1912/INP (NBUFFX2)                                             0.2341   -0.0143 @   0.7227 f
  U1912/Z (NBUFFX2)                                               0.0374    0.0762     0.7989 f
  mem_cmd_o[84] (net)                           1       7.1801              0.0000     0.7989 f
  mem_cmd_o[84] (out)                                             0.0374   -0.0027 &   0.7962 f
  data arrival time                                                                    0.7962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8962


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1474    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0440    0.2096     0.5279 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       8.5401              0.0000     0.5279 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5279 f
  fifo_0__mem_fifo/data_o[28] (net)                     8.5401              0.0000     0.5279 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5279 f
  fifo_lo[26] (net)                                     8.5401              0.0000     0.5279 f
  U1812/IN1 (MUX21X1)                                             0.0440   -0.0023 &   0.5256 f
  U1812/Q (MUX21X1)                                               0.2140    0.1670 @   0.6926 f
  n4553 (net)                                   1      64.9258              0.0000     0.6926 f
  icc_place1908/INP (NBUFFX2)                                     0.2140   -0.0779 @   0.6147 f
  icc_place1908/Z (NBUFFX2)                                       0.2390    0.1569 @   0.7716 f
  mem_cmd_o[28] (net)                           4     137.5695              0.0000     0.7716 f
  mem_cmd_o[28] (out)                                             0.2390    0.0247 @   0.7962 f
  data arrival time                                                                    0.7962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8962


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0755    0.2066     0.5250 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      18.5675              0.0000     0.5250 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5250 r
  fifo_0__mem_fifo/data_o[21] (net)                    18.5675              0.0000     0.5250 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5250 r
  fifo_lo[19] (net)                                    18.5675              0.0000     0.5250 r
  U1798/IN1 (MUX21X1)                                             0.0755   -0.0026 &   0.5224 r
  U1798/Q (MUX21X1)                                               0.2525    0.1777 @   0.7001 r
  io_cmd_o[21] (net)                            4      75.0309              0.0000     0.7001 r
  U1799/INP (NBUFFX2)                                             0.2525    0.0163 @   0.7163 r
  U1799/Z (NBUFFX2)                                               0.0383    0.0870     0.8034 r
  mem_cmd_o[21] (net)                           1       3.4096              0.0000     0.8034 r
  mem_cmd_o[21] (out)                                             0.0383   -0.0066 &   0.7967 r
  data arrival time                                                                    0.7967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8967


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1601    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0493    0.2143     0.5792 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      10.9018              0.0000     0.5792 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[74] (net)                    10.9018              0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5792 f
  fifo_lo[114] (net)                                   10.9018              0.0000     0.5792 f
  U1891/IN2 (AND2X1)                                              0.0493   -0.0015 &   0.5777 f
  U1891/Q (AND2X1)                                                0.2267    0.1593 @   0.7370 f
  io_cmd_o[74] (net)                            4      66.3426              0.0000     0.7370 f
  U1892/INP (NBUFFX2)                                             0.2267   -0.0124 @   0.7246 f
  U1892/Z (NBUFFX2)                                               0.0355    0.0742     0.7988 f
  mem_cmd_o[74] (net)                           1       5.9268              0.0000     0.7988 f
  mem_cmd_o[74] (out)                                             0.0355   -0.0006 &   0.7983 f
  data arrival time                                                                    0.7983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8983


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1595    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0541    0.2176     0.5823 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      13.0622              0.0000     0.5823 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[108] (net)                   13.0622              0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5823 f
  fifo_lo[148] (net)                                   13.0622              0.0000     0.5823 f
  U1959/IN2 (AND2X1)                                              0.0541   -0.0008 &   0.5815 f
  U1959/Q (AND2X1)                                                0.2417    0.1672 @   0.7487 f
  io_cmd_o[108] (net)                           4      70.9422              0.0000     0.7487 f
  U1960/INP (NBUFFX2)                                             0.2417   -0.0269 @   0.7218 f
  U1960/Z (NBUFFX2)                                               0.0380    0.0772     0.7989 f
  mem_cmd_o[108] (net)                          1       7.3747              0.0000     0.7989 f
  mem_cmd_o[108] (out)                                            0.0380   -0.0006 &   0.7984 f
  data arrival time                                                                    0.7984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8984


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0535    0.2172     0.5822 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      12.7964              0.0000     0.5822 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5822 f
  fifo_1__mem_fifo/data_o[112] (net)                   12.7964              0.0000     0.5822 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5822 f
  fifo_lo[152] (net)                                   12.7964              0.0000     0.5822 f
  U1967/IN2 (AND2X1)                                              0.0535   -0.0016 &   0.5806 f
  U1967/Q (AND2X1)                                                0.2398    0.1665 @   0.7471 f
  io_cmd_o[112] (net)                           4      70.4404              0.0000     0.7471 f
  U1968/INP (NBUFFX2)                                             0.2398   -0.0239 @   0.7232 f
  U1968/Z (NBUFFX2)                                               0.0380    0.0770     0.8003 f
  mem_cmd_o[112] (net)                          1       7.4094              0.0000     0.8003 f
  mem_cmd_o[112] (out)                                            0.0380   -0.0017 &   0.7986 f
  data arrival time                                                                    0.7986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8986


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1670    0.0000     0.3696 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1253    0.2569 @   0.6265 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      42.1751              0.0000     0.6265 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6265 f
  fifo_1__mem_fifo/data_o[20] (net)                    42.1751              0.0000     0.6265 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6265 f
  fifo_lo[67] (net)                                    42.1751              0.0000     0.6265 f
  U1796/IN2 (MUX21X1)                                             0.1253   -0.0194 @   0.6071 f
  U1796/Q (MUX21X1)                                               0.2109    0.1797 @   0.7868 f
  io_cmd_o[20] (net)                            4      63.2560              0.0000     0.7868 f
  io_cmd_o[20] (out)                                              0.2109    0.0123 @   0.7991 f
  data arrival time                                                                    0.7991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8991


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1670    0.0000     0.3697 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.1471    0.2381 @   0.6078 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      42.1703              0.0000     0.6078 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6078 r
  fifo_1__mem_fifo/data_o[16] (net)                    42.1703              0.0000     0.6078 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.6078 r
  fifo_lo[63] (net)                                    42.1703              0.0000     0.6078 r
  U1788/IN2 (MUX21X1)                                             0.1474   -0.0339 @   0.5739 r
  U1788/Q (MUX21X1)                                               0.2847    0.2067 @   0.7806 r
  io_cmd_o[16] (net)                            4      85.1494              0.0000     0.7806 r
  io_cmd_o[16] (out)                                              0.2847    0.0186 @   0.7992 r
  data arrival time                                                                    0.7992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8992


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3643     0.3643
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1595    0.0000     0.3643 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0548    0.2181     0.5824 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      13.3778              0.0000     0.5824 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[72] (net)                    13.3778              0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5824 f
  fifo_lo[112] (net)                                   13.3778              0.0000     0.5824 f
  U1887/IN2 (AND2X1)                                              0.0548   -0.0052 &   0.5772 f
  U1887/Q (AND2X1)                                                0.2258    0.1594 @   0.7366 f
  io_cmd_o[72] (net)                            4      65.8437              0.0000     0.7366 f
  U1888/INP (NBUFFX2)                                             0.2258   -0.0057 @   0.7309 f
  U1888/Z (NBUFFX2)                                               0.0363    0.0748     0.8057 f
  mem_cmd_o[72] (net)                           1       6.5797              0.0000     0.8057 f
  mem_cmd_o[72] (out)                                             0.0363   -0.0048 &   0.8009 f
  data arrival time                                                                    0.8009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9009


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1468    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0654    0.2238     0.5420 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.0437              0.0000     0.5420 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5420 f
  fifo_0__mem_fifo/data_o[38] (net)                    18.0437              0.0000     0.5420 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5420 f
  fifo_lo[36] (net)                                    18.0437              0.0000     0.5420 f
  U1832/IN1 (MUX21X1)                                             0.0654   -0.0039 &   0.5381 f
  U1832/Q (MUX21X1)                                               0.3875    0.2364 @   0.7745 f
  io_cmd_o[38] (net)                            5     118.5119              0.0000     0.7745 f
  io_cmd_o[38] (out)                                              0.3875    0.0264 @   0.8009 f
  data arrival time                                                                    0.8009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9009


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1595    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0464    0.2123     0.5772 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.6262              0.0000     0.5772 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5772 f
  fifo_1__mem_fifo/data_o[63] (net)                     9.6262              0.0000     0.5772 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5772 f
  fifo_lo[103] (net)                                    9.6262              0.0000     0.5772 f
  U1869/IN2 (AND2X1)                                              0.0464   -0.0016 &   0.5756 f
  U1869/Q (AND2X1)                                                0.2357    0.1626 @   0.7382 f
  io_cmd_o[63] (net)                            4      69.0843              0.0000     0.7382 f
  U1870/INP (NBUFFX2)                                             0.2357   -0.0097 @   0.7285 f
  U1870/Z (NBUFFX2)                                               0.0381    0.0769     0.8054 f
  mem_cmd_o[63] (net)                           1       7.6394              0.0000     0.8054 f
  mem_cmd_o[63] (out)                                             0.0381   -0.0044 &   0.8010 f
  data arrival time                                                                    0.8010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9010


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2323    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0440    0.2169     0.6181 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.6494              0.0000     0.6181 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6181 f
  fifo_1__mem_fifo/data_o[105] (net)                    8.6494              0.0000     0.6181 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6181 f
  fifo_lo[145] (net)                                    8.6494              0.0000     0.6181 f
  U1953/IN2 (AND2X1)                                              0.0440    0.0001 &   0.6182 f
  U1953/Q (AND2X1)                                                0.1767    0.1362 @   0.7545 f
  io_cmd_o[105] (net)                           4      50.5147              0.0000     0.7545 f
  U1954/INP (NBUFFX2)                                             0.1767   -0.0190 @   0.7354 f
  U1954/Z (NBUFFX2)                                               0.0284    0.0656     0.8010 f
  mem_cmd_o[105] (net)                          1       2.0623              0.0000     0.8010 f
  mem_cmd_o[105] (out)                                            0.0284    0.0000 &   0.8011 f
  data arrival time                                                                    0.8011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9011


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1670    0.0000     0.3687 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1258    0.2576 @   0.6263 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      42.6017              0.0000     0.6263 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6263 f
  fifo_1__mem_fifo/data_o[18] (net)                    42.6017              0.0000     0.6263 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6263 f
  fifo_lo[65] (net)                                    42.6017              0.0000     0.6263 f
  U1792/IN2 (MUX21X1)                                             0.1258   -0.0089 @   0.6174 f
  U1792/Q (MUX21X1)                                               0.2175    0.1830 @   0.8004 f
  io_cmd_o[18] (net)                            4      65.6083              0.0000     0.8004 f
  io_cmd_o[18] (out)                                              0.2175    0.0010 @   0.8014 f
  data arrival time                                                                    0.8014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9014


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0457    0.2180     0.6186 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       9.3800              0.0000     0.6186 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6186 f
  fifo_1__mem_fifo/data_o[65] (net)                     9.3800              0.0000     0.6186 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6186 f
  fifo_lo[105] (net)                                    9.3800              0.0000     0.6186 f
  U1873/IN2 (AND2X1)                                              0.0457   -0.0005 &   0.6181 f
  U1873/Q (AND2X1)                                                0.1695    0.1328 @   0.7509 f
  io_cmd_o[65] (net)                            4      48.1460              0.0000     0.7509 f
  U1874/INP (NBUFFX2)                                             0.1695   -0.0018 @   0.7491 f
  U1874/Z (NBUFFX2)                                               0.0270    0.0641     0.8132 f
  mem_cmd_o[65] (net)                           1       1.2549              0.0000     0.8132 f
  mem_cmd_o[65] (out)                                             0.0270   -0.0118 &   0.8014 f
  data arrival time                                                                    0.8014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9014


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1669    0.0000     0.3675 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1002    0.2430 @   0.6105 f
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      31.4895              0.0000     0.6105 f
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6105 f
  fifo_1__mem_fifo/data_o[52] (net)                    31.4895              0.0000     0.6105 f
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.6105 f
  fifo_lo[95] (net)                                    31.4895              0.0000     0.6105 f
  U1852/IN2 (MUX21X1)                                             0.1004    0.0027 @   0.6132 f
  U1852/Q (MUX21X1)                                               0.2748    0.2035 @   0.8167 f
  io_cmd_o[52] (net)                            4      84.0300              0.0000     0.8167 f
  io_cmd_o[52] (out)                                              0.2748   -0.0151 @   0.8016 f
  data arrival time                                                                    0.8016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9016


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0455    0.2117     0.5768 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.2368              0.0000     0.5768 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5768 f
  fifo_1__mem_fifo/data_o[81] (net)                     9.2368              0.0000     0.5768 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5768 f
  fifo_lo[121] (net)                                    9.2368              0.0000     0.5768 f
  U1905/IN2 (AND2X1)                                              0.0455   -0.0008 &   0.5760 f
  U1905/Q (AND2X1)                                                0.2300    0.1593 @   0.7353 f
  io_cmd_o[81] (net)                            4      67.1841              0.0000     0.7353 f
  U1906/INP (NBUFFX2)                                             0.2300   -0.0060 @   0.7293 f
  U1906/Z (NBUFFX2)                                               0.0353    0.0742     0.8034 f
  mem_cmd_o[81] (net)                           1       5.6013              0.0000     0.8034 f
  mem_cmd_o[81] (out)                                             0.0353   -0.0018 &   0.8016 f
  data arrival time                                                                    0.8016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9016


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0539    0.2019     0.6032 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.3688              0.0000     0.6032 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6032 r
  fifo_1__mem_fifo/data_o[104] (net)                   10.3688              0.0000     0.6032 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6032 r
  fifo_lo[144] (net)                                   10.3688              0.0000     0.6032 r
  U1951/IN2 (AND2X1)                                              0.0539   -0.0039 &   0.5993 r
  U1951/Q (AND2X1)                                                0.2186    0.1422 @   0.7415 r
  io_cmd_o[104] (net)                           4      65.7136              0.0000     0.7415 r
  U1952/INP (NBUFFX2)                                             0.2186   -0.0219 @   0.7196 r
  U1952/Z (NBUFFX2)                                               0.0402    0.0853     0.8050 r
  mem_cmd_o[104] (net)                          1       6.4660              0.0000     0.8050 r
  mem_cmd_o[104] (out)                                            0.0402   -0.0034 &   0.8016 r
  data arrival time                                                                    0.8016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9016


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0489    0.2140     0.5791 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      10.7216              0.0000     0.5791 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5791 f
  fifo_1__mem_fifo/data_o[121] (net)                   10.7216              0.0000     0.5791 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5791 f
  fifo_lo[161] (net)                                   10.7216              0.0000     0.5791 f
  U1985/IN2 (AND2X1)                                              0.0489    0.0002 &   0.5794 f
  U1985/Q (AND2X1)                                                0.2421    0.1660 @   0.7453 f
  io_cmd_o[121] (net)                           4      71.0070              0.0000     0.7453 f
  U1986/INP (NBUFFX2)                                             0.2421   -0.0196 @   0.7258 f
  U1986/Z (NBUFFX2)                                               0.0390    0.0780     0.8038 f
  mem_cmd_o[121] (net)                          1       8.1244              0.0000     0.8038 f
  mem_cmd_o[121] (out)                                            0.0390   -0.0019 &   0.8018 f
  data arrival time                                                                    0.8018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9018


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2322    0.0000     0.4013 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0525    0.2227     0.6240 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      12.4060              0.0000     0.6240 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6240 f
  fifo_1__mem_fifo/data_o[120] (net)                   12.4060              0.0000     0.6240 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6240 f
  fifo_lo[160] (net)                                   12.4060              0.0000     0.6240 f
  U1983/IN2 (AND2X1)                                              0.0525    0.0004 &   0.6244 f
  U1983/Q (AND2X1)                                                0.2067    0.1519 @   0.7763 f
  io_cmd_o[120] (net)                           4      60.4775              0.0000     0.7763 f
  U1984/INP (NBUFFX2)                                             0.2067   -0.0326 @   0.7436 f
  U1984/Z (NBUFFX2)                                               0.0294    0.0679     0.8116 f
  mem_cmd_o[120] (net)                          1       1.7622              0.0000     0.8116 f
  mem_cmd_o[120] (out)                                            0.0294   -0.0095 &   0.8021 f
  data arrival time                                                                    0.8021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9021


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0692    0.2262     0.5445 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      19.7733              0.0000     0.5445 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5445 f
  fifo_0__mem_fifo/data_o[22] (net)                    19.7733              0.0000     0.5445 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5445 f
  fifo_lo[20] (net)                                    19.7733              0.0000     0.5445 f
  U1800/IN1 (MUX21X1)                                             0.0692   -0.0042 &   0.5404 f
  U1800/Q (MUX21X1)                                               0.2282    0.1760 @   0.7163 f
  io_cmd_o[22] (net)                            4      68.7763              0.0000     0.7163 f
  U1801/INP (NBUFFX2)                                             0.2282    0.0142 @   0.7305 f
  U1801/Z (NBUFFX2)                                               0.0363    0.0749     0.8055 f
  mem_cmd_o[22] (net)                           1       6.4656              0.0000     0.8055 f
  mem_cmd_o[22] (out)                                             0.0363   -0.0032 &   0.8023 f
  data arrival time                                                                    0.8023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9023


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0412    0.1874     0.5058 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       5.5819              0.0000     0.5058 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5058 r
  fifo_0__mem_fifo/data_o[16] (net)                     5.5819              0.0000     0.5058 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5058 r
  fifo_lo[14] (net)                                     5.5819              0.0000     0.5058 r
  U1788/IN1 (MUX21X1)                                             0.0412    0.0000 &   0.5058 r
  U1788/Q (MUX21X1)                                               0.2847    0.1817 @   0.6875 r
  io_cmd_o[16] (net)                            4      85.1494              0.0000     0.6875 r
  U1789/INP (NBUFFX2)                                             0.2847    0.0193 @   0.7068 r
  U1789/Z (NBUFFX2)                                               0.0459    0.0959     0.8027 r
  mem_cmd_o[16] (net)                           1       8.1141              0.0000     0.8027 r
  mem_cmd_o[16] (out)                                             0.0459    0.0002 &   0.8029 r
  data arrival time                                                                    0.8029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9029


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1670    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1422    0.2361 @   0.6059 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      40.5853              0.0000     0.6059 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6059 r
  fifo_1__mem_fifo/data_o[22] (net)                    40.5853              0.0000     0.6059 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6059 r
  fifo_lo[69] (net)                                    40.5853              0.0000     0.6059 r
  U1800/IN2 (MUX21X1)                                             0.1425   -0.0049 @   0.6010 r
  U1800/Q (MUX21X1)                                               0.2350    0.1877 @   0.7886 r
  io_cmd_o[22] (net)                            4      69.5221              0.0000     0.7886 r
  io_cmd_o[22] (out)                                              0.2350    0.0144 @   0.8031 r
  data arrival time                                                                    0.8031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9031


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1670    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1195    0.2276 @   0.5964 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      33.5404              0.0000     0.5964 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5964 r
  fifo_1__mem_fifo/data_o[46] (net)                    33.5404              0.0000     0.5964 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5964 r
  fifo_lo[93] (net)                                    33.5404              0.0000     0.5964 r
  U1848/IN2 (MUX21X1)                                             0.1196   -0.0217 @   0.5746 r
  U1848/Q (MUX21X1)                                               0.2367    0.1858 @   0.7604 r
  io_cmd_o[46] (net)                            4      70.9837              0.0000     0.7604 r
  U1849/INP (NBUFFX2)                                             0.2367   -0.0323 @   0.7281 r
  U1849/Z (NBUFFX2)                                               0.0351    0.0828     0.8109 r
  mem_cmd_o[46] (net)                           1       1.6209              0.0000     0.8109 r
  mem_cmd_o[46] (out)                                             0.0351   -0.0076 &   0.8033 r
  data arrival time                                                                    0.8033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9033


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1595    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0478    0.2133     0.5778 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      10.2645              0.0000     0.5778 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[73] (net)                    10.2645              0.0000     0.5778 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5778 f
  fifo_lo[113] (net)                                   10.2645              0.0000     0.5778 f
  U1889/IN2 (AND2X1)                                              0.0478    0.0003 &   0.5781 f
  U1889/Q (AND2X1)                                                0.2557    0.1703 @   0.7484 f
  io_cmd_o[73] (net)                            4      74.5616              0.0000     0.7484 f
  U1890/INP (NBUFFX2)                                             0.2557   -0.0230 @   0.7255 f
  U1890/Z (NBUFFX2)                                               0.0489    0.0875 @   0.8130 f
  mem_cmd_o[73] (net)                           1      16.0430              0.0000     0.8130 f
  mem_cmd_o[73] (out)                                             0.0489   -0.0096 @   0.8034 f
  data arrival time                                                                    0.8034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9034


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1669    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0866    0.2387 @   0.6061 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      27.9369              0.0000     0.6061 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6061 f
  fifo_1__mem_fifo/data_o[54] (net)                    27.9369              0.0000     0.6061 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6061 f
  fifo_lo[97] (net)                                    27.9369              0.0000     0.6061 f
  U1856/IN2 (AND2X1)                                              0.0867    0.0002 @   0.6063 f
  U1856/Q (AND2X1)                                                0.1852    0.1482 @   0.7545 f
  io_cmd_o[54] (net)                            4      52.7116              0.0000     0.7545 f
  U1857/INP (NBUFFX2)                                             0.1852   -0.0133 @   0.7412 f
  U1857/Z (NBUFFX2)                                               0.0303    0.0677     0.8089 f
  mem_cmd_o[54] (net)                           1       3.3039              0.0000     0.8089 f
  mem_cmd_o[54] (out)                                             0.0303   -0.0054 &   0.8035 f
  data arrival time                                                                    0.8035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9035


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1601    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0495    0.2145     0.5794 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      11.0022              0.0000     0.5794 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5794 f
  fifo_1__mem_fifo/data_o[109] (net)                   11.0022              0.0000     0.5794 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5794 f
  fifo_lo[149] (net)                                   11.0022              0.0000     0.5794 f
  U1961/IN2 (AND2X1)                                              0.0495    0.0003 &   0.5797 f
  U1961/Q (AND2X1)                                                0.0376    0.0649     0.6446 f
  n2643 (net)                                   1       5.9480              0.0000     0.6446 f
  icc_place1912/INP (NBUFFX2)                                     0.0376    0.0001 &   0.6447 f
  icc_place1912/Z (NBUFFX2)                                       0.2946    0.1368 @   0.7815 f
  mem_cmd_o[109] (net)                          4     171.4102              0.0000     0.7815 f
  mem_cmd_o[109] (out)                                            0.2946    0.0220 @   0.8035 f
  data arrival time                                                                    0.8035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9035


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1670    0.0000     0.3689 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1335    0.2332 @   0.6021 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      38.0362              0.0000     0.6021 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6021 r
  fifo_1__mem_fifo/data_o[5] (net)                     38.0362              0.0000     0.6021 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6021 r
  fifo_lo[52] (net)                                    38.0362              0.0000     0.6021 r
  U1766/IN2 (MUX21X1)                                             0.1337   -0.0180 @   0.5841 r
  U1766/Q (MUX21X1)                                               0.3790    0.2372 @   0.8213 r
  io_cmd_o[5] (net)                             4     114.5209              0.0000     0.8213 r
  io_cmd_o[5] (out)                                               0.3790   -0.0173 @   0.8040 r
  data arrival time                                                                    0.8040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9040


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1670    0.0000     0.3689 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1009    0.2437 @   0.6127 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      31.9480              0.0000     0.6127 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6127 f
  fifo_1__mem_fifo/data_o[21] (net)                    31.9480              0.0000     0.6127 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.6127 f
  fifo_lo[68] (net)                                    31.9480              0.0000     0.6127 f
  U1798/IN2 (MUX21X1)                                             0.1011   -0.0143 @   0.5984 f
  U1798/Q (MUX21X1)                                               0.2450    0.1903 @   0.7886 f
  io_cmd_o[21] (net)                            4      74.2851              0.0000     0.7886 f
  io_cmd_o[21] (out)                                              0.2450    0.0160 @   0.8046 f
  data arrival time                                                                    0.8046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9046


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1705    0.0000     0.3306 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0622    0.2238     0.5544 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      16.6372              0.0000     0.5544 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5544 f
  fifo_0__mem_fifo/data_o[24] (net)                    16.6372              0.0000     0.5544 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5544 f
  fifo_lo[22] (net)                                    16.6372              0.0000     0.5544 f
  U1804/IN1 (MUX21X1)                                             0.0622   -0.0013 &   0.5531 f
  U1804/Q (MUX21X1)                                               0.3473    0.2230 @   0.7761 f
  io_cmd_o[24] (net)                            5     106.6367              0.0000     0.7761 f
  io_cmd_o[24] (out)                                              0.3473    0.0290 @   0.8051 f
  data arrival time                                                                    0.8051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9051


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1669    0.0000     0.3676 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.1044    0.2455 @   0.6131 f
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      33.3166              0.0000     0.6131 f
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6131 f
  fifo_1__mem_fifo/data_o[13] (net)                    33.3166              0.0000     0.6131 f
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.6131 f
  fifo_lo[60] (net)                                    33.3166              0.0000     0.6131 f
  U1782/IN2 (MUX21X1)                                             0.1046    0.0020 @   0.6151 f
  U1782/Q (MUX21X1)                                               0.2525    0.1943 @   0.8093 f
  io_cmd_o[13] (net)                            4      76.7662              0.0000     0.8093 f
  io_cmd_o[13] (out)                                              0.2525   -0.0042 @   0.8052 f
  data arrival time                                                                    0.8052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9052


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1669    0.0000     0.3675 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.1041    0.2225 @   0.5900 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2      29.6115              0.0000     0.5900 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5900 r
  fifo_1__mem_fifo/data_o[0] (net)                     29.6115              0.0000     0.5900 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.5900 r
  fifo_lo[48] (net)                                    29.6115              0.0000     0.5900 r
  U5077/IN2 (AND2X1)                                              0.1042   -0.0012 @   0.5888 r
  U5077/Q (AND2X1)                                                0.3423    0.1890 @   0.7778 r
  io_cmd_o[0] (net)                             4     102.2280              0.0000     0.7778 r
  io_cmd_o[0] (out)                                               0.3423    0.0278 @   0.8057 r
  data arrival time                                                                    0.8057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9057


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0651    0.2236     0.5420 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      17.9417              0.0000     0.5420 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5420 f
  fifo_0__mem_fifo/data_o[21] (net)                    17.9417              0.0000     0.5420 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5420 f
  fifo_lo[19] (net)                                    17.9417              0.0000     0.5420 f
  U1798/IN1 (MUX21X1)                                             0.0651   -0.0019 &   0.5401 f
  U1798/Q (MUX21X1)                                               0.2450    0.1827 @   0.7228 f
  io_cmd_o[21] (net)                            4      74.2851              0.0000     0.7228 f
  U1799/INP (NBUFFX2)                                             0.2450    0.0160 @   0.7387 f
  U1799/Z (NBUFFX2)                                               0.0333    0.0731     0.8118 f
  mem_cmd_o[21] (net)                           1       3.4096              0.0000     0.8118 f
  mem_cmd_o[21] (out)                                             0.0333   -0.0058 &   0.8060 f
  data arrival time                                                                    0.8060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9060


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1595    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0419    0.2092     0.5743 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       7.6153              0.0000     0.5743 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5743 f
  fifo_1__mem_fifo/data_o[79] (net)                     7.6153              0.0000     0.5743 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5743 f
  fifo_lo[119] (net)                                    7.6153              0.0000     0.5743 f
  U1901/IN2 (AND2X1)                                              0.0419   -0.0007 &   0.5736 f
  U1901/Q (AND2X1)                                                0.3707    0.2159 @   0.7895 f
  io_cmd_o[79] (net)                            4     108.2668              0.0000     0.7895 f
  io_cmd_o[79] (out)                                              0.3707    0.0170 @   0.8065 f
  data arrival time                                                                    0.8065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9065


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4015     0.4015
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2323    0.0000     0.4015 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0448    0.2174     0.6189 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.0025              0.0000     0.6189 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6189 f
  fifo_1__mem_fifo/data_o[100] (net)                    9.0025              0.0000     0.6189 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6189 f
  fifo_lo[140] (net)                                    9.0025              0.0000     0.6189 f
  U1943/IN2 (AND2X1)                                              0.0448   -0.0033 &   0.6156 f
  U1943/Q (AND2X1)                                                0.1552    0.1259 @   0.7415 f
  io_cmd_o[100] (net)                           4      43.8279              0.0000     0.7415 f
  U1944/INP (NBUFFX2)                                             0.1552   -0.0160 @   0.7254 f
  U1944/Z (NBUFFX2)                                               0.0474    0.0803 @   0.8057 f
  mem_cmd_o[100] (net)                          1      18.7275              0.0000     0.8057 f
  mem_cmd_o[100] (out)                                            0.0475    0.0008 @   0.8066 f
  data arrival time                                                                    0.8066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9066


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.1092    0.2249 @   0.5939 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      31.4492              0.0000     0.5939 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5939 r
  fifo_1__mem_fifo/data_o[32] (net)                    31.4492              0.0000     0.5939 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5939 r
  fifo_lo[79] (net)                                    31.4492              0.0000     0.5939 r
  U1820/IN2 (MUX21X1)                                             0.1093   -0.0155 @   0.5784 r
  U1820/Q (MUX21X1)                                               0.2411    0.1837 @   0.7621 r
  io_cmd_o[32] (net)                            4      71.7296              0.0000     0.7621 r
  U1821/INP (NBUFFX2)                                             0.2411   -0.0426 @   0.7195 r
  U1821/Z (NBUFFX2)                                               0.0481    0.0942     0.8137 r
  mem_cmd_o[32] (net)                           1      11.5820              0.0000     0.8137 r
  mem_cmd_o[32] (out)                                             0.0481   -0.0071 &   0.8066 r
  data arrival time                                                                    0.8066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9066


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2323    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0451    0.2177     0.6197 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       9.1560              0.0000     0.6197 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6197 f
  fifo_1__mem_fifo/data_o[75] (net)                     9.1560              0.0000     0.6197 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6197 f
  fifo_lo[115] (net)                                    9.1560              0.0000     0.6197 f
  U1893/IN2 (AND2X1)                                              0.0451    0.0002 &   0.6198 f
  U1893/Q (AND2X1)                                                0.2235    0.1616 @   0.7815 f
  io_cmd_o[75] (net)                            4      66.0490              0.0000     0.7815 f
  U1894/INP (NBUFFX2)                                             0.2235   -0.0473 @   0.7342 f
  U1894/Z (NBUFFX2)                                               0.0516    0.0874 @   0.8216 f
  mem_cmd_o[75] (net)                           1      19.6100              0.0000     0.8216 f
  mem_cmd_o[75] (out)                                             0.0516   -0.0150 @   0.8066 f
  data arrival time                                                                    0.8066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9066


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1208    0.2275 @   0.5966 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      33.6652              0.0000     0.5966 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5966 r
  fifo_1__mem_fifo/data_o[9] (net)                     33.6652              0.0000     0.5966 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5966 r
  fifo_lo[56] (net)                                    33.6652              0.0000     0.5966 r
  U1774/IN2 (MUX21X1)                                             0.1209   -0.0103 @   0.5862 r
  U1774/Q (MUX21X1)                                               0.3070    0.2079 @   0.7941 r
  io_cmd_o[9] (net)                             4      91.5149              0.0000     0.7941 r
  io_cmd_o[9] (out)                                               0.3070    0.0127 @   0.8068 r
  data arrival time                                                                    0.8068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9068


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1595    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0506    0.2152     0.5796 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.5013              0.0000     0.5796 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[102] (net)                   11.5013              0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5796 f
  fifo_lo[142] (net)                                   11.5013              0.0000     0.5796 f
  U1947/IN2 (AND2X1)                                              0.0506    0.0004 &   0.5801 f
  U1947/Q (AND2X1)                                                0.2434    0.1663 @   0.7463 f
  io_cmd_o[102] (net)                           4      71.0714              0.0000     0.7463 f
  U1948/INP (NBUFFX2)                                             0.2434   -0.0112 @   0.7352 f
  U1948/Z (NBUFFX2)                                               0.0399    0.0789     0.8140 f
  mem_cmd_o[102] (net)                          1       8.7863              0.0000     0.8140 f
  mem_cmd_o[102] (out)                                            0.0399   -0.0069 &   0.8072 f
  data arrival time                                                                    0.8072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9072


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0995    0.2204 @   0.5886 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      27.9051              0.0000     0.5886 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5886 r
  fifo_1__mem_fifo/data_o[37] (net)                    27.9051              0.0000     0.5886 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5886 r
  fifo_lo[84] (net)                                    27.9051              0.0000     0.5886 r
  U1830/IN2 (MUX21X1)                                             0.0995   -0.0004 @   0.5882 r
  U1830/Q (MUX21X1)                                               0.2892    0.1975 @   0.7857 r
  io_cmd_o[37] (net)                            5      86.2085              0.0000     0.7857 r
  io_cmd_o[37] (out)                                              0.2892    0.0219 @   0.8076 r
  data arrival time                                                                    0.8076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9076


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0885    0.2397 @   0.6089 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      28.7075              0.0000     0.6089 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6089 f
  fifo_1__mem_fifo/data_o[34] (net)                    28.7075              0.0000     0.6089 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6089 f
  fifo_lo[81] (net)                                    28.7075              0.0000     0.6089 f
  U1824/IN2 (MUX21X1)                                             0.0886   -0.0060 @   0.6028 f
  U1824/Q (MUX21X1)                                               0.2927    0.2062 @   0.8091 f
  io_cmd_o[34] (net)                            4      88.9808              0.0000     0.8091 f
  io_cmd_o[34] (out)                                              0.2927   -0.0012 @   0.8079 f
  data arrival time                                                                    0.8079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9079


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1705    0.0000     0.3277 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0405    0.1888     0.5166 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2       5.3348              0.0000     0.5166 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5166 r
  fifo_0__mem_fifo/data_o[36] (net)                     5.3348              0.0000     0.5166 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5166 r
  fifo_lo[34] (net)                                     5.3348              0.0000     0.5166 r
  U1828/IN1 (MUX21X1)                                             0.0405    0.0000 &   0.5166 r
  U1828/Q (MUX21X1)                                               0.1993    0.1537 @   0.6703 r
  n2646 (net)                                   1      59.1668              0.0000     0.6703 r
  icc_place1905/INP (NBUFFX2)                                     0.1995   -0.0264 @   0.6438 r
  icc_place1905/Z (NBUFFX2)                                       0.3076    0.1743 @   0.8181 r
  mem_cmd_o[36] (net)                           5     174.1565              0.0000     0.8181 r
  mem_cmd_o[36] (out)                                             0.3076   -0.0094 @   0.8086 r
  data arrival time                                                                    0.8086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9086


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0953    0.2184 @   0.5875 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2      26.3792              0.0000     0.5875 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5875 r
  fifo_1__mem_fifo/data_o[33] (net)                    26.3792              0.0000     0.5875 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.5875 r
  fifo_lo[80] (net)                                    26.3792              0.0000     0.5875 r
  U1822/IN2 (MUX21X1)                                             0.0953   -0.0011 @   0.5864 r
  U1822/Q (MUX21X1)                                               0.4038    0.2331 @   0.8195 r
  io_cmd_o[33] (net)                            4     120.6301              0.0000     0.8195 r
  io_cmd_o[33] (out)                                              0.4038   -0.0100 @   0.8095 r
  data arrival time                                                                    0.8095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9095


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0459    0.2120     0.5771 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       9.4105              0.0000     0.5771 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5771 f
  fifo_1__mem_fifo/data_o[62] (net)                     9.4105              0.0000     0.5771 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5771 f
  fifo_lo[102] (net)                                    9.4105              0.0000     0.5771 f
  U1867/IN2 (AND2X1)                                              0.0459    0.0001 &   0.5772 f
  U1867/Q (AND2X1)                                                0.2076    0.1501 @   0.7274 f
  io_cmd_o[62] (net)                            4      60.5751              0.0000     0.7274 f
  U1868/INP (NBUFFX2)                                             0.2076    0.0083 @   0.7356 f
  U1868/Z (NBUFFX2)                                               0.0379    0.0753     0.8110 f
  mem_cmd_o[62] (net)                           1       8.5261              0.0000     0.8110 f
  mem_cmd_o[62] (out)                                             0.0379   -0.0010 &   0.8100 f
  data arrival time                                                                    0.8100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9100


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0357    0.2032     0.5216 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       4.9561              0.0000     0.5216 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5216 f
  fifo_0__mem_fifo/data_o[16] (net)                     4.9561              0.0000     0.5216 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5216 f
  fifo_lo[14] (net)                                     4.9561              0.0000     0.5216 f
  U1788/IN1 (MUX21X1)                                             0.0357    0.0000 &   0.5216 f
  U1788/Q (MUX21X1)                                               0.2768    0.1902 @   0.7118 f
  io_cmd_o[16] (net)                            4      84.4036              0.0000     0.7118 f
  U1789/INP (NBUFFX2)                                             0.2768    0.0191 @   0.7309 f
  U1789/Z (NBUFFX2)                                               0.0405    0.0804     0.8113 f
  mem_cmd_o[16] (net)                           1       8.1141              0.0000     0.8113 f
  mem_cmd_o[16] (out)                                             0.0405    0.0002 &   0.8116 f
  data arrival time                                                                    0.8116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9116


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0455    0.2179     0.6184 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       9.2928              0.0000     0.6184 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6184 f
  fifo_1__mem_fifo/data_o[60] (net)                     9.2928              0.0000     0.6184 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6184 f
  fifo_lo[100] (net)                                    9.2928              0.0000     0.6184 f
  U1863/IN2 (AND2X1)                                              0.0455   -0.0040 &   0.6144 f
  U1863/Q (AND2X1)                                                0.3192    0.2004 @   0.8149 f
  io_cmd_o[60] (net)                            4      94.5371              0.0000     0.8149 f
  io_cmd_o[60] (out)                                              0.3192   -0.0008 @   0.8140 f
  data arrival time                                                                    0.8140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9140


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1670    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1026    0.2452 @   0.6140 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      32.9518              0.0000     0.6140 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6140 f
  fifo_1__mem_fifo/data_o[46] (net)                    32.9518              0.0000     0.6140 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.6140 f
  fifo_lo[93] (net)                                    32.9518              0.0000     0.6140 f
  U1848/IN2 (MUX21X1)                                             0.1027   -0.0156 @   0.5983 f
  U1848/Q (MUX21X1)                                               0.2299    0.1862 @   0.7845 f
  io_cmd_o[46] (net)                            4      70.2380              0.0000     0.7845 f
  U1849/INP (NBUFFX2)                                             0.2299   -0.0331 @   0.7515 f
  U1849/Z (NBUFFX2)                                               0.0303    0.0698     0.8213 f
  mem_cmd_o[46] (net)                           1       1.6209              0.0000     0.8213 f
  mem_cmd_o[46] (out)                                             0.0303   -0.0066 &   0.8147 f
  data arrival time                                                                    0.8147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9147


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0998    0.2205 @   0.5896 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      28.0163              0.0000     0.5896 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5896 r
  fifo_1__mem_fifo/data_o[25] (net)                    28.0163              0.0000     0.5896 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.5896 r
  fifo_lo[72] (net)                                    28.0163              0.0000     0.5896 r
  U1806/IN2 (MUX21X1)                                             0.0999    0.0011 @   0.5907 r
  U1806/Q (MUX21X1)                                               0.2562    0.1879 @   0.7786 r
  io_cmd_o[25] (net)                            6      76.7764              0.0000     0.7786 r
  U3122/IN1 (NOR2X0)                                              0.2562   -0.0209 @   0.7577 r
  U3122/QN (NOR2X0)                                               0.0794    0.0603     0.8180 f
  io_cmd_v_o (net)                              1       3.3039              0.0000     0.8180 f
  io_cmd_v_o (out)                                                0.0794   -0.0032 &   0.8148 f
  data arrival time                                                                    0.8148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9148


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0588    0.1978     0.5162 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      12.2054              0.0000     0.5162 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5162 r
  fifo_0__mem_fifo/data_o[34] (net)                    12.2054              0.0000     0.5162 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5162 r
  fifo_lo[32] (net)                                    12.2054              0.0000     0.5162 r
  U1824/IN1 (MUX21X1)                                             0.0588   -0.0022 &   0.5140 r
  U1824/Q (MUX21X1)                                               0.3013    0.1899 @   0.7038 r
  io_cmd_o[34] (net)                            4      89.7265              0.0000     0.7038 r
  U1825/INP (NBUFFX2)                                             0.3013    0.0000 @   0.7039 r
  U1825/Z (NBUFFX2)                                               0.0712    0.1135 @   0.8173 r
  mem_cmd_o[34] (net)                           1      25.4282              0.0000     0.8173 r
  mem_cmd_o[34] (out)                                             0.0714   -0.0022 @   0.8151 r
  data arrival time                                                                    0.8151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9151


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0934    0.2425 @   0.6115 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      30.8607              0.0000     0.6115 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6115 f
  fifo_1__mem_fifo/data_o[32] (net)                    30.8607              0.0000     0.6115 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.6115 f
  fifo_lo[79] (net)                                    30.8607              0.0000     0.6115 f
  U1820/IN2 (MUX21X1)                                             0.0935   -0.0109 @   0.6006 f
  U1820/Q (MUX21X1)                                               0.2343    0.1849 @   0.7855 f
  io_cmd_o[32] (net)                            4      70.9839              0.0000     0.7855 f
  U1821/INP (NBUFFX2)                                             0.2343   -0.0429 @   0.7426 f
  U1821/Z (NBUFFX2)                                               0.0429    0.0811     0.8236 f
  mem_cmd_o[32] (net)                           1      11.5820              0.0000     0.8236 f
  mem_cmd_o[32] (out)                                             0.0429   -0.0063 &   0.8173 f
  data arrival time                                                                    0.8173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9173


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2322    0.0000     0.4013 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0571    0.2037     0.6051 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      11.5968              0.0000     0.6051 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6051 r
  fifo_1__mem_fifo/data_o[111] (net)                   11.5968              0.0000     0.6051 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6051 r
  fifo_lo[151] (net)                                   11.5968              0.0000     0.6051 r
  U1965/IN2 (AND2X1)                                              0.0571   -0.0067 &   0.5983 r
  U1965/Q (AND2X1)                                                0.1968    0.1327 @   0.7310 r
  io_cmd_o[111] (net)                           4      57.8602              0.0000     0.7310 r
  U1966/INP (NBUFFX2)                                             0.1975   -0.0135 @   0.7175 r
  U1966/Z (NBUFFX2)                                               0.0714    0.1014 @   0.8189 r
  mem_cmd_o[111] (net)                          1      28.7729              0.0000     0.8189 r
  mem_cmd_o[111] (out)                                            0.0717   -0.0010 @   0.8179 r
  data arrival time                                                                    0.8179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9179


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0472    0.2190     0.6203 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.0511              0.0000     0.6203 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6203 f
  fifo_1__mem_fifo/data_o[104] (net)                   10.0511              0.0000     0.6203 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6203 f
  fifo_lo[144] (net)                                   10.0511              0.0000     0.6203 f
  U1951/IN2 (AND2X1)                                              0.0472   -0.0036 &   0.6167 f
  U1951/Q (AND2X1)                                                0.2216    0.1571 @   0.7738 f
  io_cmd_o[104] (net)                           4      64.9679              0.0000     0.7738 f
  U1952/INP (NBUFFX2)                                             0.2216   -0.0266 @   0.7472 f
  U1952/Z (NBUFFX2)                                               0.0360    0.0743     0.8215 f
  mem_cmd_o[104] (net)                          1       6.4660              0.0000     0.8215 f
  mem_cmd_o[104] (out)                                            0.0360   -0.0029 &   0.8186 f
  data arrival time                                                                    0.8186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9186


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0546    0.2024     0.6029 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      10.6606              0.0000     0.6029 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6029 r
  fifo_1__mem_fifo/data_o[114] (net)                   10.6606              0.0000     0.6029 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6029 r
  fifo_lo[154] (net)                                   10.6606              0.0000     0.6029 r
  U1971/IN2 (AND2X1)                                              0.0546   -0.0027 &   0.6002 r
  U1971/Q (AND2X1)                                                0.2551    0.1589 @   0.7592 r
  io_cmd_o[114] (net)                           4      78.2790              0.0000     0.7592 r
  U1972/INP (NBUFFX2)                                             0.2551   -0.0228 @   0.7364 r
  U1972/Z (NBUFFX2)                                               0.0457    0.0936     0.8300 r
  mem_cmd_o[114] (net)                          1       9.1270              0.0000     0.8300 r
  mem_cmd_o[114] (out)                                            0.0457   -0.0090 &   0.8210 r
  data arrival time                                                                    0.8210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9210


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1670    0.0000     0.3689 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1295    0.2317 @   0.6006 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      36.8227              0.0000     0.6006 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6006 r
  fifo_1__mem_fifo/data_o[8] (net)                     36.8227              0.0000     0.6006 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6006 r
  fifo_lo[55] (net)                                    36.8227              0.0000     0.6006 r
  U1772/IN2 (MUX21X1)                                             0.1296   -0.0189 @   0.5818 r
  U1772/Q (MUX21X1)                                               0.2378    0.1882 @   0.7700 r
  io_cmd_o[8] (net)                             4      71.2377              0.0000     0.7700 r
  U1773/INP (NBUFFX2)                                             0.2378   -0.0225 @   0.7474 r
  U1773/Z (NBUFFX2)                                               0.0345    0.0825     0.8299 r
  mem_cmd_o[8] (net)                            1       1.1690              0.0000     0.8299 r
  mem_cmd_o[8] (out)                                              0.0345   -0.0082 &   0.8217 r
  data arrival time                                                                    0.8217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9217


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1670    0.0000     0.3697 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.1242    0.2561 @   0.6258 f
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      41.5817              0.0000     0.6258 f
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6258 f
  fifo_1__mem_fifo/data_o[16] (net)                    41.5817              0.0000     0.6258 f
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.6258 f
  fifo_lo[63] (net)                                    41.5817              0.0000     0.6258 f
  U1788/IN2 (MUX21X1)                                             0.1242   -0.0297 @   0.5961 f
  U1788/Q (MUX21X1)                                               0.2768    0.2075 @   0.8036 f
  io_cmd_o[16] (net)                            4      84.4036              0.0000     0.8036 f
  io_cmd_o[16] (out)                                              0.2768    0.0184 @   0.8220 f
  data arrival time                                                                    0.8220

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9220


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0508    0.2143     0.5327 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      11.5796              0.0000     0.5327 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5327 f
  fifo_0__mem_fifo/data_o[34] (net)                    11.5796              0.0000     0.5327 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5327 f
  fifo_lo[32] (net)                                    11.5796              0.0000     0.5327 f
  U1824/IN1 (MUX21X1)                                             0.0508   -0.0020 &   0.5307 f
  U1824/Q (MUX21X1)                                               0.2927    0.1979 @   0.7286 f
  io_cmd_o[34] (net)                            4      88.9808              0.0000     0.7286 f
  U1825/INP (NBUFFX2)                                             0.2927   -0.0004 @   0.7282 f
  U1825/Z (NBUFFX2)                                               0.0653    0.0974 @   0.8255 f
  mem_cmd_o[34] (net)                           1      25.4282              0.0000     0.8255 f
  mem_cmd_o[34] (out)                                             0.0654   -0.0026 @   0.8229 f
  data arrival time                                                                    0.8229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9229


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3218    0.3107 @   0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (net)                           99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6789 r
  n2395 (net)                                          99.1134              0.0000     0.6789 r
  U1881/IN1 (AND2X1)                                              0.3230    0.0109 @   0.6898 r
  U1881/Q (AND2X1)                                                0.1815    0.1660 @   0.8558 r
  io_cmd_o[69] (net)                            4      52.5881              0.0000     0.8558 r
  io_cmd_o[69] (out)                                              0.1823   -0.0328 @   0.8230 r
  data arrival time                                                                    0.8230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9230


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1670    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1202    0.2541 @   0.6239 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      39.9968              0.0000     0.6239 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6239 f
  fifo_1__mem_fifo/data_o[22] (net)                    39.9968              0.0000     0.6239 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6239 f
  fifo_lo[69] (net)                                    39.9968              0.0000     0.6239 f
  U1800/IN2 (MUX21X1)                                             0.1202   -0.0001 @   0.6237 f
  U1800/Q (MUX21X1)                                               0.2282    0.1862 @   0.8099 f
  io_cmd_o[22] (net)                            4      68.7763              0.0000     0.8099 f
  io_cmd_o[22] (out)                                              0.2282    0.0142 @   0.8241 f
  data arrival time                                                                    0.8241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9241


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1695    0.0000     0.3592 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1356    0.2338 @   0.5930 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      38.5442              0.0000     0.5930 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5930 r
  fifo_1__mem_fifo/data_o[24] (net)                    38.5442              0.0000     0.5930 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.5930 r
  fifo_lo[71] (net)                                    38.5442              0.0000     0.5930 r
  U1804/IN2 (MUX21X1)                                             0.1359   -0.0266 @   0.5664 r
  U1804/Q (MUX21X1)                                               0.3581    0.2289 @   0.7952 r
  io_cmd_o[24] (net)                            5     107.4802              0.0000     0.7952 r
  io_cmd_o[24] (out)                                              0.3581    0.0293 @   0.8246 r
  data arrival time                                                                    0.8246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9246


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0437    0.1960     0.5965 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       6.5342              0.0000     0.5965 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[59] (net)                     6.5342              0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5965 r
  fifo_lo[99] (net)                                     6.5342              0.0000     0.5965 r
  U1861/IN2 (AND2X1)                                              0.0437   -0.0033 &   0.5932 r
  U1861/Q (AND2X1)                                                0.1856    0.1278 @   0.7210 r
  io_cmd_o[59] (net)                            4      55.0722              0.0000     0.7210 r
  U1862/INP (NBUFFX2)                                             0.1856    0.0049 @   0.7258 r
  U1862/Z (NBUFFX2)                                               0.1190    0.1190 @   0.8448 r
  mem_cmd_o[59] (net)                           1      60.6623              0.0000     0.8448 r
  mem_cmd_o[59] (out)                                             0.1190   -0.0198 @   0.8250 r
  data arrival time                                                                    0.8250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9250


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0887    0.2133     0.5318 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      23.5398              0.0000     0.5318 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5318 r
  fifo_0__mem_fifo/data_o[37] (net)                    23.5398              0.0000     0.5318 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5318 r
  fifo_lo[35] (net)                                    23.5398              0.0000     0.5318 r
  U1830/IN1 (MUX21X1)                                             0.0887   -0.0088 &   0.5230 r
  U1830/Q (MUX21X1)                                               0.2892    0.1930 @   0.7161 r
  io_cmd_o[37] (net)                            5      86.2085              0.0000     0.7161 r
  U1831/INP (NBUFFX2)                                             0.2892    0.0220 @   0.7380 r
  U1831/Z (NBUFFX2)                                               0.0384    0.0897     0.8277 r
  mem_cmd_o[37] (net)                           1       2.0318              0.0000     0.8277 r
  mem_cmd_o[37] (out)                                             0.0384   -0.0016 &   0.8261 r
  data arrival time                                                                    0.8261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9261


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0856    0.2381 @   0.6072 f
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      27.4277              0.0000     0.6072 f
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6072 f
  fifo_1__mem_fifo/data_o[25] (net)                    27.4277              0.0000     0.6072 f
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.6072 f
  fifo_lo[72] (net)                                    27.4277              0.0000     0.6072 f
  U1806/IN2 (MUX21X1)                                             0.0856    0.0011 @   0.6082 f
  U1806/Q (MUX21X1)                                               0.2473    0.1901 @   0.7983 f
  io_cmd_o[25] (net)                            6      75.5032              0.0000     0.7983 f
  U3122/IN1 (NOR2X0)                                              0.2473   -0.0215 @   0.7768 f
  U3122/QN (NOR2X0)                                               0.0743    0.0524     0.8292 r
  io_cmd_v_o (net)                              1       3.3039              0.0000     0.8292 r
  io_cmd_v_o (out)                                                0.0743   -0.0030 &   0.8262 r
  data arrival time                                                                    0.8262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9262


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.1056    0.2232 @   0.5923 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      30.1290              0.0000     0.5923 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5923 r
  fifo_1__mem_fifo/data_o[31] (net)                    30.1290              0.0000     0.5923 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.5923 r
  fifo_lo[78] (net)                                    30.1290              0.0000     0.5923 r
  U1818/IN2 (MUX21X1)                                             0.1057   -0.0098 @   0.5826 r
  U1818/Q (MUX21X1)                                               0.2666    0.1923 @   0.7748 r
  io_cmd_o[31] (net)                            4      79.7479              0.0000     0.7748 r
  U1819/INP (NBUFFX2)                                             0.2666   -0.0437 @   0.7311 r
  U1819/Z (NBUFFX2)                                               0.0468    0.0954     0.8265 r
  mem_cmd_o[31] (net)                           1       9.5363              0.0000     0.8265 r
  mem_cmd_o[31] (out)                                             0.0468    0.0003 &   0.8269 r
  data arrival time                                                                    0.8269

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9269


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2621    0.3249 @   0.6931 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      96.1083              0.0000     0.6931 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6931 f
  fifo_1__mem_fifo/v_o (net)                           96.1083              0.0000     0.6931 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6931 f
  n2395 (net)                                          96.1083              0.0000     0.6931 f
  U1881/IN1 (AND2X1)                                              0.2621    0.0101 @   0.7032 f
  U1881/Q (AND2X1)                                                0.1812    0.1618 @   0.8650 f
  io_cmd_o[69] (net)                            4      51.8423              0.0000     0.8650 f
  io_cmd_o[69] (out)                                              0.1812   -0.0375 @   0.8275 f
  data arrival time                                                                    0.8275

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9275


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3277     0.3277
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1705    0.0000     0.3277 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0351    0.2047     0.5325 f
  fifo_0__mem_fifo/dff/data_o[36] (net)         2       4.7090              0.0000     0.5325 f
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5325 f
  fifo_0__mem_fifo/data_o[36] (net)                     4.7090              0.0000     0.5325 f
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5325 f
  fifo_lo[34] (net)                                     4.7090              0.0000     0.5325 f
  U1828/IN1 (MUX21X1)                                             0.0351    0.0000 &   0.5325 f
  U1828/Q (MUX21X1)                                               0.1938    0.1596 @   0.6921 f
  n2646 (net)                                   1      59.0469              0.0000     0.6921 f
  icc_place1905/INP (NBUFFX2)                                     0.1938   -0.0269 @   0.6652 f
  icc_place1905/Z (NBUFFX2)                                       0.2941    0.1722 @   0.8374 f
  mem_cmd_o[36] (net)                           5     172.6311              0.0000     0.8374 f
  mem_cmd_o[36] (out)                                             0.2941   -0.0095 @   0.8279 f
  data arrival time                                                                    0.8279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9279


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3218    0.3107 @   0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (net)                           99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6789 r
  n2395 (net)                                          99.1134              0.0000     0.6789 r
  U1921/IN1 (AND2X1)                                              0.3230    0.0108 @   0.6897 r
  U1921/Q (AND2X1)                                                0.1809    0.1688 @   0.8585 r
  io_cmd_o[89] (net)                            4      53.2928              0.0000     0.8585 r
  io_cmd_o[89] (out)                                              0.1809   -0.0305 @   0.8280 r
  data arrival time                                                                    0.8280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9280


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1602    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0623    0.2008     0.5658 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      13.5474              0.0000     0.5658 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[118] (net)                   13.5474              0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5658 r
  fifo_lo[158] (net)                                   13.5474              0.0000     0.5658 r
  U1979/IN2 (AND2X1)                                              0.0623   -0.0047 &   0.5610 r
  U1979/Q (AND2X1)                                                0.2651    0.1634 @   0.7244 r
  io_cmd_o[118] (net)                           4      81.3487              0.0000     0.7244 r
  U1980/INP (NBUFFX2)                                             0.2651    0.0136 @   0.7380 r
  U1980/Z (NBUFFX2)                                               0.0512    0.0990     0.8371 r
  mem_cmd_o[118] (net)                          1      13.0123              0.0000     0.8371 r
  mem_cmd_o[118] (out)                                            0.0512   -0.0089 &   0.8282 r
  data arrival time                                                                    0.8282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9282


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0853    0.2379 @   0.6062 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      27.3165              0.0000     0.6062 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6062 f
  fifo_1__mem_fifo/data_o[37] (net)                    27.3165              0.0000     0.6062 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.6062 f
  fifo_lo[84] (net)                                    27.3165              0.0000     0.6062 f
  U1830/IN2 (MUX21X1)                                             0.0854   -0.0003 @   0.6058 f
  U1830/Q (MUX21X1)                                               0.2795    0.2013 @   0.8072 f
  io_cmd_o[37] (net)                            5      85.0974              0.0000     0.8072 f
  io_cmd_o[37] (out)                                              0.2795    0.0215 @   0.8286 f
  data arrival time                                                                    0.8286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9286


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1015    0.2213 @   0.5903 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      28.6437              0.0000     0.5903 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5903 r
  fifo_1__mem_fifo/data_o[17] (net)                    28.6437              0.0000     0.5903 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.5903 r
  fifo_lo[64] (net)                                    28.6437              0.0000     0.5903 r
  U1790/IN2 (MUX21X1)                                             0.1016    0.0000 @   0.5903 r
  U1790/Q (MUX21X1)                                               0.3933    0.2323 @   0.8226 r
  io_cmd_o[17] (net)                            4     117.8657              0.0000     0.8226 r
  io_cmd_o[17] (out)                                              0.3933    0.0062 @   0.8288 r
  data arrival time                                                                    0.8288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9288


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.2322    0.0000     0.4005 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0570    0.2036     0.6042 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      11.5388              0.0000     0.6042 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6042 r
  fifo_1__mem_fifo/data_o[99] (net)                    11.5388              0.0000     0.6042 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6042 r
  fifo_lo[139] (net)                                   11.5388              0.0000     0.6042 r
  U1941/IN2 (AND2X1)                                              0.0570   -0.0047 &   0.5994 r
  U1941/Q (AND2X1)                                                0.3015    0.1738 @   0.7732 r
  io_cmd_o[99] (net)                            4      91.7299              0.0000     0.7732 r
  U1942/INP (NBUFFX2)                                             0.3015   -0.0352 @   0.7380 r
  U1942/Z (NBUFFX2)                                               0.0471    0.0982     0.8362 r
  mem_cmd_o[99] (net)                           1       8.4743              0.0000     0.8362 r
  mem_cmd_o[99] (out)                                             0.0471   -0.0071 &   0.8291 r
  data arrival time                                                                    0.8291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9291


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1669    0.0000     0.3675 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1337    0.2331 @   0.6007 r
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      38.0637              0.0000     0.6007 r
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6007 r
  fifo_1__mem_fifo/data_o[51] (net)                    38.0637              0.0000     0.6007 r
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.6007 r
  fifo_lo[94] (net)                                    38.0637              0.0000     0.6007 r
  U1850/IN2 (MUX21X1)                                             0.1339   -0.0075 @   0.5932 r
  U1850/Q (MUX21X1)                                               0.3060    0.2094 @   0.8026 r
  io_cmd_o[51] (net)                            4      90.9808              0.0000     0.8026 r
  io_cmd_o[51] (out)                                              0.3060    0.0267 @   0.8293 r
  data arrival time                                                                    0.8293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9293


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3218    0.3107 @   0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (net)                           99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6789 r
  n2395 (net)                                          99.1134              0.0000     0.6789 r
  U1913/IN1 (AND2X1)                                              0.3230    0.0109 @   0.6898 r
  U1913/Q (AND2X1)                                                0.1767    0.1642 @   0.8540 r
  io_cmd_o[85] (net)                            4      51.0824              0.0000     0.8540 r
  io_cmd_o[85] (out)                                              0.1774   -0.0247 @   0.8293 r
  data arrival time                                                                    0.8293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9293


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0570    0.1978     0.5628 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      11.5236              0.0000     0.5628 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5628 r
  fifo_1__mem_fifo/data_o[96] (net)                    11.5236              0.0000     0.5628 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5628 r
  fifo_lo[136] (net)                                   11.5236              0.0000     0.5628 r
  U1935/IN2 (AND2X1)                                              0.0570    0.0004 &   0.5632 r
  U1935/Q (AND2X1)                                                0.0515    0.0698     0.6330 r
  n2644 (net)                                   1       9.9241              0.0000     0.6330 r
  icc_place1911/INP (NBUFFX2)                                     0.0515    0.0003 &   0.6334 r
  icc_place1911/Z (NBUFFX2)                                       0.2581    0.1283 @   0.7617 r
  mem_cmd_o[96] (net)                           4     145.3761              0.0000     0.7617 r
  icc_place1981/INP (NBUFFX2)                                     0.2581   -0.0177 @   0.7439 r
  icc_place1981/Z (NBUFFX2)                                       0.0361    0.0856     0.8295 r
  io_cmd_o[96] (net)                            1       1.4156              0.0000     0.8295 r
  io_cmd_o[96] (out)                                              0.0361    0.0000 &   0.8295 r
  data arrival time                                                                    0.8295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9295


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1474    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0509    0.1934     0.5116 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       9.1659              0.0000     0.5116 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5116 r
  fifo_0__mem_fifo/data_o[28] (net)                     9.1659              0.0000     0.5116 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5116 r
  fifo_lo[26] (net)                                     9.1659              0.0000     0.5116 r
  U1812/IN1 (MUX21X1)                                             0.0509   -0.0025 &   0.5092 r
  U1812/Q (MUX21X1)                                               0.2182    0.1612 @   0.6704 r
  n4553 (net)                                   1      65.0457              0.0000     0.6704 r
  icc_place1908/INP (NBUFFX2)                                     0.2182   -0.0771 @   0.5933 r
  icc_place1908/Z (NBUFFX2)                                       0.2495    0.1614 @   0.7547 r
  mem_cmd_o[28] (net)                           4     138.3153              0.0000     0.7547 r
  icc_place1986/INP (NBUFFX2)                                     0.2495    0.0008 @   0.7556 r
  icc_place1986/Z (NBUFFX2)                                       0.0355    0.0843     0.8399 r
  io_cmd_o[28] (net)                            1       1.3068              0.0000     0.8399 r
  io_cmd_o[28] (out)                                              0.0355   -0.0089 &   0.8310 r
  data arrival time                                                                    0.8310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9310


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3218    0.3107 @   0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (net)                           99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6789 r
  n2395 (net)                                          99.1134              0.0000     0.6789 r
  U1877/IN1 (AND2X1)                                              0.3230    0.0109 @   0.6898 r
  U1877/Q (AND2X1)                                                0.1783    0.1660 @   0.8558 r
  io_cmd_o[67] (net)                            4      52.6588              0.0000     0.8558 r
  io_cmd_o[67] (out)                                              0.1783   -0.0234 @   0.8324 r
  data arrival time                                                                    0.8324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9324


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1670    0.0000     0.3689 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1098    0.2495 @   0.6184 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      36.2341              0.0000     0.6184 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6184 f
  fifo_1__mem_fifo/data_o[8] (net)                     36.2341              0.0000     0.6184 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6184 f
  fifo_lo[55] (net)                                    36.2341              0.0000     0.6184 f
  U1772/IN2 (MUX21X1)                                             0.1098   -0.0126 @   0.6058 f
  U1772/Q (MUX21X1)                                               0.2311    0.1876 @   0.7934 f
  io_cmd_o[8] (net)                             4      70.4920              0.0000     0.7934 f
  U1773/INP (NBUFFX2)                                             0.2311   -0.0229 @   0.7705 f
  U1773/Z (NBUFFX2)                                               0.0298    0.0694     0.8399 f
  mem_cmd_o[8] (net)                            1       1.1690              0.0000     0.8399 f
  mem_cmd_o[8] (out)                                              0.0298   -0.0071 &   0.8328 f
  data arrival time                                                                    0.8328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9328


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1670    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1038    0.2452 @   0.6142 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      33.0767              0.0000     0.6142 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6142 f
  fifo_1__mem_fifo/data_o[9] (net)                     33.0767              0.0000     0.6142 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6142 f
  fifo_lo[56] (net)                                    33.0767              0.0000     0.6142 f
  U1774/IN2 (MUX21X1)                                             0.1040   -0.0053 @   0.6089 f
  U1774/Q (MUX21X1)                                               0.2979    0.2112 @   0.8201 f
  io_cmd_o[9] (net)                             4      90.7691              0.0000     0.8201 f
  io_cmd_o[9] (out)                                               0.2979    0.0132 @   0.8333 f
  data arrival time                                                                    0.8333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9333


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1468    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0763    0.2306     0.5490 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      22.9140              0.0000     0.5490 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5490 f
  fifo_0__mem_fifo/data_o[37] (net)                    22.9140              0.0000     0.5490 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5490 f
  fifo_lo[35] (net)                                    22.9140              0.0000     0.5490 f
  U1830/IN1 (MUX21X1)                                             0.0763   -0.0079 &   0.5411 f
  U1830/Q (MUX21X1)                                               0.2795    0.1982 @   0.7393 f
  io_cmd_o[37] (net)                            5      85.0974              0.0000     0.7393 f
  U1831/INP (NBUFFX2)                                             0.2795    0.0215 @   0.7608 f
  U1831/Z (NBUFFX2)                                               0.0331    0.0738     0.8347 f
  mem_cmd_o[37] (net)                           1       2.0318              0.0000     0.8347 f
  mem_cmd_o[37] (out)                                             0.0331   -0.0014 &   0.8333 f
  data arrival time                                                                    0.8333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9333


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1670    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1396    0.2362 @   0.6044 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      40.2997              0.0000     0.6044 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6044 r
  fifo_1__mem_fifo/data_o[4] (net)                     40.2997              0.0000     0.6044 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6044 r
  fifo_lo[51] (net)                                    40.2997              0.0000     0.6044 r
  U1764/IN2 (MUX21X1)                                             0.1398   -0.0256 @   0.5788 r
  U1764/Q (MUX21X1)                                               0.2266    0.1853 @   0.7641 r
  io_cmd_o[4] (net)                             4      67.4915              0.0000     0.7641 r
  U1765/INP (NBUFFX2)                                             0.2266   -0.0112 @   0.7530 r
  U1765/Z (NBUFFX2)                                               0.0484    0.0929     0.8459 r
  mem_cmd_o[4] (net)                            1      12.4334              0.0000     0.8459 r
  mem_cmd_o[4] (out)                                              0.0484   -0.0125 &   0.8333 r
  data arrival time                                                                    0.8333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9333


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1670    0.0000     0.3689 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1131    0.2510 @   0.6199 f
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      37.4476              0.0000     0.6199 f
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6199 f
  fifo_1__mem_fifo/data_o[5] (net)                     37.4476              0.0000     0.6199 f
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6199 f
  fifo_lo[52] (net)                                    37.4476              0.0000     0.6199 f
  U1766/IN2 (MUX21X1)                                             0.1131   -0.0111 @   0.6088 f
  U1766/Q (MUX21X1)                                               0.3682    0.2433 @   0.8520 f
  io_cmd_o[5] (net)                             4     113.7751              0.0000     0.8520 f
  io_cmd_o[5] (out)                                               0.3682   -0.0181 @   0.8339 f
  data arrival time                                                                    0.8339

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8339
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9339


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2621    0.3249 @   0.6931 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      96.1083              0.0000     0.6931 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6931 f
  fifo_1__mem_fifo/v_o (net)                           96.1083              0.0000     0.6931 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6931 f
  n2395 (net)                                          96.1083              0.0000     0.6931 f
  U1921/IN1 (AND2X1)                                              0.2621    0.0099 @   0.7031 f
  U1921/Q (AND2X1)                                                0.1818    0.1627 @   0.8658 f
  io_cmd_o[89] (net)                            4      52.5471              0.0000     0.8658 f
  io_cmd_o[89] (out)                                              0.1818   -0.0316 @   0.8342 f
  data arrival time                                                                    0.8342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9342


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1669    0.0000     0.3672 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1317    0.2330 @   0.6002 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      37.7401              0.0000     0.6002 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6002 r
  fifo_1__mem_fifo/data_o[15] (net)                    37.7401              0.0000     0.6002 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6002 r
  fifo_lo[62] (net)                                    37.7401              0.0000     0.6002 r
  U1786/IN2 (MUX21X1)                                             0.1318   -0.0240 @   0.5762 r
  U1786/Q (MUX21X1)                                               0.2420    0.1901 @   0.7663 r
  io_cmd_o[15] (net)                            4      72.5845              0.0000     0.7663 r
  U1787/INP (NBUFFX2)                                             0.2420   -0.0168 @   0.7494 r
  U1787/Z (NBUFFX2)                                               0.0369    0.0848     0.8343 r
  mem_cmd_o[15] (net)                           1       2.7795              0.0000     0.8343 r
  mem_cmd_o[15] (out)                                             0.0369    0.0000 &   0.8343 r
  data arrival time                                                                    0.8343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9343


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3218    0.3107 @   0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (net)                           99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6789 r
  n2395 (net)                                          99.1134              0.0000     0.6789 r
  U1899/IN1 (AND2X1)                                              0.3229    0.0110 @   0.6899 r
  U1899/Q (AND2X1)                                                0.1937    0.1746 @   0.8645 r
  io_cmd_o[78] (net)                            4      57.7213              0.0000     0.8645 r
  io_cmd_o[78] (out)                                              0.1937   -0.0300 @   0.8345 r
  data arrival time                                                                    0.8345

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9345


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1474    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0440    0.2096     0.5279 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       8.5401              0.0000     0.5279 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5279 f
  fifo_0__mem_fifo/data_o[28] (net)                     8.5401              0.0000     0.5279 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5279 f
  fifo_lo[26] (net)                                     8.5401              0.0000     0.5279 f
  U1812/IN1 (MUX21X1)                                             0.0440   -0.0023 &   0.5256 f
  U1812/Q (MUX21X1)                                               0.2140    0.1670 @   0.6926 f
  n4553 (net)                                   1      64.9258              0.0000     0.6926 f
  icc_place1908/INP (NBUFFX2)                                     0.2140   -0.0779 @   0.6147 f
  icc_place1908/Z (NBUFFX2)                                       0.2390    0.1569 @   0.7716 f
  mem_cmd_o[28] (net)                           4     137.5695              0.0000     0.7716 f
  icc_place1986/INP (NBUFFX2)                                     0.2390    0.0007 @   0.7723 f
  icc_place1986/Z (NBUFFX2)                                       0.0304    0.0703     0.8426 f
  io_cmd_o[28] (net)                            1       1.3068              0.0000     0.8426 f
  io_cmd_o[28] (out)                                              0.0304   -0.0076 &   0.8350 f
  data arrival time                                                                    0.8350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9350


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2322    0.0000     0.4012 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0507    0.2002     0.6014 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.1636              0.0000     0.6014 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6014 r
  fifo_1__mem_fifo/data_o[106] (net)                    9.1636              0.0000     0.6014 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.6014 r
  fifo_lo[146] (net)                                    9.1636              0.0000     0.6014 r
  U1955/IN2 (AND2X1)                                              0.0507    0.0001 &   0.6015 r
  U1955/Q (AND2X1)                                                0.2474    0.1532 @   0.7548 r
  io_cmd_o[106] (net)                           4      75.0197              0.0000     0.7548 r
  U1956/INP (NBUFFX2)                                             0.2474   -0.0137 @   0.7410 r
  U1956/Z (NBUFFX2)                                               0.0466    0.0936     0.8346 r
  mem_cmd_o[106] (net)                          1      10.1662              0.0000     0.8346 r
  mem_cmd_o[106] (out)                                            0.0466    0.0004 &   0.8351 r
  data arrival time                                                                    0.8351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9351


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3218    0.3107 @   0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (net)                           99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6789 r
  n2395 (net)                                          99.1134              0.0000     0.6789 r
  U1903/IN1 (AND2X1)                                              0.3230    0.0103 @   0.6892 r
  U1903/Q (AND2X1)                                                0.1858    0.1692 @   0.8584 r
  io_cmd_o[80] (net)                            4      55.2050              0.0000     0.8584 r
  io_cmd_o[80] (out)                                              0.1858   -0.0230 @   0.8354 r
  data arrival time                                                                    0.8354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9354


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2621    0.3249 @   0.6931 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      96.1083              0.0000     0.6931 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6931 f
  fifo_1__mem_fifo/v_o (net)                           96.1083              0.0000     0.6931 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6931 f
  n2395 (net)                                          96.1083              0.0000     0.6931 f
  U1913/IN1 (AND2X1)                                              0.2621    0.0101 @   0.7032 f
  U1913/Q (AND2X1)                                                0.1762    0.1595 @   0.8627 f
  io_cmd_o[85] (net)                            4      50.3367              0.0000     0.8627 f
  io_cmd_o[85] (out)                                              0.1762   -0.0272 @   0.8354 f
  data arrival time                                                                    0.8354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9354


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1376    0.2347 @   0.6039 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      39.3244              0.0000     0.6039 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6039 r
  fifo_1__mem_fifo/data_o[40] (net)                    39.3244              0.0000     0.6039 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6039 r
  fifo_lo[87] (net)                                    39.3244              0.0000     0.6039 r
  U1836/IN2 (MUX21X1)                                             0.1378   -0.0244 @   0.5795 r
  U1836/Q (MUX21X1)                                               0.2381    0.1887 @   0.7682 r
  io_cmd_o[40] (net)                            5      70.8287              0.0000     0.7682 r
  U1837/INP (NBUFFX2)                                             0.2381   -0.0109 @   0.7573 r
  U1837/Z (NBUFFX2)                                               0.0391    0.0863     0.8436 r
  mem_cmd_o[40] (net)                           1       4.7265              0.0000     0.8436 r
  mem_cmd_o[40] (out)                                             0.0391   -0.0080 &   0.8356 r
  data arrival time                                                                    0.8356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9356


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1670    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0904    0.2408 @   0.6099 f
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      29.5405              0.0000     0.6099 f
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6099 f
  fifo_1__mem_fifo/data_o[31] (net)                    29.5405              0.0000     0.6099 f
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.6099 f
  fifo_lo[78] (net)                                    29.5405              0.0000     0.6099 f
  U1818/IN2 (MUX21X1)                                             0.0904   -0.0057 @   0.6043 f
  U1818/Q (MUX21X1)                                               0.2590    0.1951 @   0.7993 f
  io_cmd_o[31] (net)                            4      79.0021              0.0000     0.7993 f
  U1819/INP (NBUFFX2)                                             0.2590   -0.0447 @   0.7546 f
  U1819/Z (NBUFFX2)                                               0.0415    0.0810     0.8356 f
  mem_cmd_o[31] (net)                           1       9.5363              0.0000     0.8356 f
  mem_cmd_o[31] (out)                                             0.0415    0.0003 &   0.8359 f
  data arrival time                                                                    0.8359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9359


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1669    0.0000     0.3672 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1296    0.2316 @   0.5989 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      36.7919              0.0000     0.5989 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5989 r
  fifo_1__mem_fifo/data_o[14] (net)                    36.7919              0.0000     0.5989 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5989 r
  fifo_lo[61] (net)                                    36.7919              0.0000     0.5989 r
  U1784/IN2 (MUX21X1)                                             0.1298   -0.0180 @   0.5809 r
  U1784/Q (MUX21X1)                                               0.2791    0.2022 @   0.7831 r
  io_cmd_o[14] (net)                            4      83.6901              0.0000     0.7831 r
  U1785/INP (NBUFFX2)                                             0.2791   -0.0333 @   0.7498 r
  U1785/Z (NBUFFX2)                                               0.0394    0.0899     0.8397 r
  mem_cmd_o[14] (net)                           1       3.2130              0.0000     0.8397 r
  mem_cmd_o[14] (out)                                             0.0394   -0.0033 &   0.8364 r
  data arrival time                                                                    0.8364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9364


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1595    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0500    0.2147     0.5798 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      11.2058              0.0000     0.5798 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[96] (net)                    11.2058              0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5798 f
  fifo_lo[136] (net)                                   11.2058              0.0000     0.5798 f
  U1935/IN2 (AND2X1)                                              0.0500    0.0004 &   0.5802 f
  U1935/Q (AND2X1)                                                0.0485    0.0722     0.6524 f
  n2644 (net)                                   1       9.8042              0.0000     0.6524 f
  icc_place1911/INP (NBUFFX2)                                     0.0485    0.0003 &   0.6527 f
  icc_place1911/Z (NBUFFX2)                                       0.2484    0.1320 @   0.7847 f
  mem_cmd_o[96] (net)                           4     144.6304              0.0000     0.7847 f
  icc_place1981/INP (NBUFFX2)                                     0.2484   -0.0179 @   0.7669 f
  icc_place1981/Z (NBUFFX2)                                       0.0310    0.0712     0.8381 f
  io_cmd_o[96] (net)                            1       1.4156              0.0000     0.8381 f
  io_cmd_o[96] (out)                                              0.0310    0.0000 &   0.8381 f
  data arrival time                                                                    0.8381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9381


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3218    0.3107 @   0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (net)                           99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6789 r
  n2395 (net)                                          99.1134              0.0000     0.6789 r
  U1923/IN1 (AND2X1)                                              0.3229    0.0109 @   0.6899 r
  U1923/Q (AND2X1)                                                0.1850    0.1688 @   0.8586 r
  io_cmd_o[90] (net)                            4      54.9074              0.0000     0.8586 r
  io_cmd_o[90] (out)                                              0.1850   -0.0205 @   0.8381 r
  data arrival time                                                                    0.8381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9381


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1669    0.0000     0.3682 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3218    0.3107 @   0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (net)                           99.1134              0.0000     0.6789 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6789 r
  n2395 (net)                                          99.1134              0.0000     0.6789 r
  U1927/IN1 (AND2X1)                                              0.3229    0.0109 @   0.6899 r
  U1927/Q (AND2X1)                                                0.1904    0.1708 @   0.8606 r
  io_cmd_o[92] (net)                            4      56.6173              0.0000     0.8606 r
  io_cmd_o[92] (out)                                              0.1904   -0.0223 @   0.8384 r
  data arrival time                                                                    0.8384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9384


1
