
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={10,rS,rT,imm}                         Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= IMMEXT.Out=>B_EX.In                                    Premise(F13)
	S16= B_MEM.Out=>B_WB.In                                     Premise(F14)
	S17= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F15)
	S18= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F16)
	S19= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F17)
	S20= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F18)
	S21= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F19)
	S22= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F20)
	S23= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F21)
	S24= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F22)
	S25= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F23)
	S26= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F24)
	S27= FU.Bub_ID=>CU_ID.Bub                                   Premise(F25)
	S28= FU.Halt_ID=>CU_ID.Halt                                 Premise(F26)
	S29= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F28)
	S31= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F30)
	S33= FU.Bub_IF=>CU_IF.Bub                                   Premise(F31)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F32)
	S35= ICache.Hit=>CU_IF.ICacheHit                            Premise(F33)
	S36= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F34)
	S37= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F35)
	S38= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F36)
	S39= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F37)
	S40= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F38)
	S41= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F39)
	S42= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F40)
	S43= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F41)
	S44= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F42)
	S45= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F43)
	S46= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F44)
	S47= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F45)
	S48= ICache.Hit=>FU.ICacheHit                               Premise(F46)
	S49= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F47)
	S50= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F48)
	S51= IR_EX.Out=>FU.IR_EX                                    Premise(F49)
	S52= IR_ID.Out=>FU.IR_ID                                    Premise(F50)
	S53= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F51)
	S54= IR_MEM.Out=>FU.IR_MEM                                  Premise(F52)
	S55= IR_WB.Out=>FU.IR_WB                                    Premise(F53)
	S56= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F54)
	S57= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F55)
	S58= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F56)
	S59= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F57)
	S60= ALU.Out=>FU.InEX                                       Premise(F58)
	S61= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F59)
	S62= GPR.Rdata1=>FU.InID1                                   Premise(F60)
	S63= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F61)
	S64= ALUOut_MEM.Out=>FU.InMEM                               Premise(F62)
	S65= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F63)
	S66= ALUOut_WB.Out=>FU.InWB                                 Premise(F64)
	S67= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F65)
	S68= IR_ID.Out25_21=>GPR.RReg1                              Premise(F66)
	S69= ALUOut_WB.Out=>GPR.WData                               Premise(F67)
	S70= IR_WB.Out20_16=>GPR.WReg                               Premise(F68)
	S71= IMMU.Addr=>IAddrReg.In                                 Premise(F69)
	S72= PC.Out=>ICache.IEA                                     Premise(F70)
	S73= ICache.IEA=addr                                        Path(S5,S72)
	S74= ICache.Hit=ICacheHit(addr)                             ICache-Search(S73)
	S75= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S74,S35)
	S76= FU.ICacheHit=ICacheHit(addr)                           Path(S74,S48)
	S77= PC.Out=>ICache.IEA                                     Premise(F71)
	S78= IMem.MEM8WordOut=>ICache.WData                         Premise(F72)
	S79= ICache.Out=>ICacheReg.In                               Premise(F73)
	S80= IR_ID.Out15_0=>IMMEXT.In                               Premise(F74)
	S81= PC.Out=>IMMU.IEA                                       Premise(F75)
	S82= IMMU.IEA=addr                                          Path(S5,S81)
	S83= CP0.ASID=>IMMU.PID                                     Premise(F76)
	S84= IMMU.PID=pid                                           Path(S4,S83)
	S85= IMMU.Addr={pid,addr}                                   IMMU-Search(S84,S82)
	S86= IAddrReg.In={pid,addr}                                 Path(S85,S71)
	S87= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S84,S82)
	S88= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S87,S36)
	S89= IAddrReg.Out=>IMem.RAddr                               Premise(F77)
	S90= ICacheReg.Out=>IRMux.CacheData                         Premise(F78)
	S91= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F79)
	S92= IMem.Out=>IRMux.MemData                                Premise(F80)
	S93= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F81)
	S94= IR_MEM.Out=>IR_DMMU1.In                                Premise(F82)
	S95= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F83)
	S96= IR_ID.Out=>IR_EX.In                                    Premise(F84)
	S97= ICache.Out=>IR_ID.In                                   Premise(F85)
	S98= IRMux.Out=>IR_ID.In                                    Premise(F86)
	S99= ICache.Out=>IR_IMMU.In                                 Premise(F87)
	S100= IR_EX.Out=>IR_MEM.In                                  Premise(F88)
	S101= IR_DMMU2.Out=>IR_WB.In                                Premise(F89)
	S102= IR_MEM.Out=>IR_WB.In                                  Premise(F90)
	S103= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F91)
	S104= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F92)
	S105= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F93)
	S106= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F94)
	S107= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F95)
	S108= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F96)
	S109= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F97)
	S110= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F98)
	S111= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F99)
	S112= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F100)
	S113= IR_EX.Out31_26=>CU_EX.Op                              Premise(F101)
	S114= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F102)
	S115= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F103)
	S116= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F104)
	S117= IR_ID.Out31_26=>CU_ID.Op                              Premise(F105)
	S118= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F106)
	S119= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F107)
	S120= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F108)
	S121= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F109)
	S122= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F110)
	S123= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F111)
	S124= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F112)
	S125= IR_WB.Out31_26=>CU_WB.Op                              Premise(F113)
	S126= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F114)
	S127= CtrlA_EX=0                                            Premise(F115)
	S128= CtrlB_EX=0                                            Premise(F116)
	S129= CtrlALUOut_MEM=0                                      Premise(F117)
	S130= CtrlALUOut_DMMU1=0                                    Premise(F118)
	S131= CtrlALUOut_DMMU2=0                                    Premise(F119)
	S132= CtrlALUOut_WB=0                                       Premise(F120)
	S133= CtrlA_MEM=0                                           Premise(F121)
	S134= CtrlA_WB=0                                            Premise(F122)
	S135= CtrlB_MEM=0                                           Premise(F123)
	S136= CtrlB_WB=0                                            Premise(F124)
	S137= CtrlICache=0                                          Premise(F125)
	S138= CtrlIMMU=0                                            Premise(F126)
	S139= CtrlIR_DMMU1=0                                        Premise(F127)
	S140= CtrlIR_DMMU2=0                                        Premise(F128)
	S141= CtrlIR_EX=0                                           Premise(F129)
	S142= CtrlIR_ID=0                                           Premise(F130)
	S143= CtrlIR_IMMU=1                                         Premise(F131)
	S144= CtrlIR_MEM=0                                          Premise(F132)
	S145= CtrlIR_WB=0                                           Premise(F133)
	S146= CtrlGPR=0                                             Premise(F134)
	S147= GPR[rS]=a                                             GPR-Hold(S3,S146)
	S148= CtrlIAddrReg=1                                        Premise(F135)
	S149= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S86,S148)
	S150= CtrlPC=0                                              Premise(F136)
	S151= CtrlPCInc=0                                           Premise(F137)
	S152= PC[Out]=addr                                          PC-Hold(S1,S150,S151)
	S153= CtrlIMem=0                                            Premise(F138)
	S154= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S2,S153)
	S155= CtrlICacheReg=1                                       Premise(F139)
	S156= CtrlASIDIn=0                                          Premise(F140)
	S157= CtrlCP0=0                                             Premise(F141)
	S158= CP0[ASID]=pid                                         CP0-Hold(S0,S157)
	S159= CtrlEPCIn=0                                           Premise(F142)
	S160= CtrlExCodeIn=0                                        Premise(F143)
	S161= CtrlIRMux=0                                           Premise(F144)

IMMU	S162= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S149)
	S163= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S149)
	S164= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S149)
	S165= PC.Out=addr                                           PC-Out(S152)
	S166= CP0.ASID=pid                                          CP0-Read-ASID(S158)
	S167= A_EX.Out=>ALU.A                                       Premise(F145)
	S168= B_EX.Out=>ALU.B                                       Premise(F146)
	S169= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F147)
	S170= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F148)
	S171= ALU.Out=>ALUOut_MEM.In                                Premise(F149)
	S172= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F150)
	S173= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F151)
	S174= FU.OutID1=>A_EX.In                                    Premise(F152)
	S175= A_MEM.Out=>A_WB.In                                    Premise(F153)
	S176= IMMEXT.Out=>B_EX.In                                   Premise(F154)
	S177= B_MEM.Out=>B_WB.In                                    Premise(F155)
	S178= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F156)
	S179= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F157)
	S180= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F158)
	S181= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F159)
	S182= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F160)
	S183= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F161)
	S184= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F162)
	S185= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F163)
	S186= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F164)
	S187= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F165)
	S188= FU.Bub_ID=>CU_ID.Bub                                  Premise(F166)
	S189= FU.Halt_ID=>CU_ID.Halt                                Premise(F167)
	S190= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F168)
	S191= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F169)
	S192= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F170)
	S193= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F171)
	S194= FU.Bub_IF=>CU_IF.Bub                                  Premise(F172)
	S195= FU.Halt_IF=>CU_IF.Halt                                Premise(F173)
	S196= ICache.Hit=>CU_IF.ICacheHit                           Premise(F174)
	S197= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F175)
	S198= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F176)
	S199= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F177)
	S200= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F178)
	S201= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F179)
	S202= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F180)
	S203= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F181)
	S204= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F182)
	S205= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F183)
	S206= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F184)
	S207= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F185)
	S208= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F186)
	S209= ICache.Hit=>FU.ICacheHit                              Premise(F187)
	S210= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F188)
	S211= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F189)
	S212= IR_EX.Out=>FU.IR_EX                                   Premise(F190)
	S213= IR_ID.Out=>FU.IR_ID                                   Premise(F191)
	S214= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F192)
	S215= IR_MEM.Out=>FU.IR_MEM                                 Premise(F193)
	S216= IR_WB.Out=>FU.IR_WB                                   Premise(F194)
	S217= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F195)
	S218= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F196)
	S219= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F197)
	S220= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F198)
	S221= ALU.Out=>FU.InEX                                      Premise(F199)
	S222= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F200)
	S223= GPR.Rdata1=>FU.InID1                                  Premise(F201)
	S224= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F202)
	S225= ALUOut_MEM.Out=>FU.InMEM                              Premise(F203)
	S226= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F204)
	S227= ALUOut_WB.Out=>FU.InWB                                Premise(F205)
	S228= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F206)
	S229= IR_ID.Out25_21=>GPR.RReg1                             Premise(F207)
	S230= ALUOut_WB.Out=>GPR.WData                              Premise(F208)
	S231= IR_WB.Out20_16=>GPR.WReg                              Premise(F209)
	S232= IMMU.Addr=>IAddrReg.In                                Premise(F210)
	S233= PC.Out=>ICache.IEA                                    Premise(F211)
	S234= ICache.IEA=addr                                       Path(S165,S233)
	S235= ICache.Hit=ICacheHit(addr)                            ICache-Search(S234)
	S236= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S235,S196)
	S237= FU.ICacheHit=ICacheHit(addr)                          Path(S235,S209)
	S238= PC.Out=>ICache.IEA                                    Premise(F212)
	S239= IMem.MEM8WordOut=>ICache.WData                        Premise(F213)
	S240= ICache.Out=>ICacheReg.In                              Premise(F214)
	S241= IR_ID.Out15_0=>IMMEXT.In                              Premise(F215)
	S242= PC.Out=>IMMU.IEA                                      Premise(F216)
	S243= IMMU.IEA=addr                                         Path(S165,S242)
	S244= CP0.ASID=>IMMU.PID                                    Premise(F217)
	S245= IMMU.PID=pid                                          Path(S166,S244)
	S246= IMMU.Addr={pid,addr}                                  IMMU-Search(S245,S243)
	S247= IAddrReg.In={pid,addr}                                Path(S246,S232)
	S248= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S245,S243)
	S249= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S248,S197)
	S250= IAddrReg.Out=>IMem.RAddr                              Premise(F218)
	S251= IMem.RAddr={pid,addr}                                 Path(S162,S250)
	S252= IMem.Out={10,rS,rT,imm}                               IMem-Read(S251,S154)
	S253= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S251,S154)
	S254= ICache.WData=IMemGet8Word({pid,addr})                 Path(S253,S239)
	S255= ICacheReg.Out=>IRMux.CacheData                        Premise(F219)
	S256= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F220)
	S257= IMem.Out=>IRMux.MemData                               Premise(F221)
	S258= IRMux.MemData={10,rS,rT,imm}                          Path(S252,S257)
	S259= IRMux.Out={10,rS,rT,imm}                              IRMux-Select2(S258)
	S260= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F222)
	S261= IR_MEM.Out=>IR_DMMU1.In                               Premise(F223)
	S262= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F224)
	S263= IR_ID.Out=>IR_EX.In                                   Premise(F225)
	S264= ICache.Out=>IR_ID.In                                  Premise(F226)
	S265= IRMux.Out=>IR_ID.In                                   Premise(F227)
	S266= IR_ID.In={10,rS,rT,imm}                               Path(S259,S265)
	S267= ICache.Out=>IR_IMMU.In                                Premise(F228)
	S268= IR_EX.Out=>IR_MEM.In                                  Premise(F229)
	S269= IR_DMMU2.Out=>IR_WB.In                                Premise(F230)
	S270= IR_MEM.Out=>IR_WB.In                                  Premise(F231)
	S271= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F232)
	S272= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F233)
	S273= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F234)
	S274= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F235)
	S275= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F236)
	S276= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F237)
	S277= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F238)
	S278= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F239)
	S279= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F240)
	S280= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F241)
	S281= IR_EX.Out31_26=>CU_EX.Op                              Premise(F242)
	S282= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F243)
	S283= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F244)
	S284= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F245)
	S285= IR_ID.Out31_26=>CU_ID.Op                              Premise(F246)
	S286= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F247)
	S287= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F248)
	S288= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F249)
	S289= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F250)
	S290= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F251)
	S291= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F252)
	S292= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F253)
	S293= IR_WB.Out31_26=>CU_WB.Op                              Premise(F254)
	S294= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F255)
	S295= CtrlA_EX=0                                            Premise(F256)
	S296= CtrlB_EX=0                                            Premise(F257)
	S297= CtrlALUOut_MEM=0                                      Premise(F258)
	S298= CtrlALUOut_DMMU1=0                                    Premise(F259)
	S299= CtrlALUOut_DMMU2=0                                    Premise(F260)
	S300= CtrlALUOut_WB=0                                       Premise(F261)
	S301= CtrlA_MEM=0                                           Premise(F262)
	S302= CtrlA_WB=0                                            Premise(F263)
	S303= CtrlB_MEM=0                                           Premise(F264)
	S304= CtrlB_WB=0                                            Premise(F265)
	S305= CtrlICache=1                                          Premise(F266)
	S306= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S234,S254,S305)
	S307= CtrlIMMU=0                                            Premise(F267)
	S308= CtrlIR_DMMU1=0                                        Premise(F268)
	S309= CtrlIR_DMMU2=0                                        Premise(F269)
	S310= CtrlIR_EX=0                                           Premise(F270)
	S311= CtrlIR_ID=1                                           Premise(F271)
	S312= [IR_ID]={10,rS,rT,imm}                                IR_ID-Write(S266,S311)
	S313= CtrlIR_IMMU=0                                         Premise(F272)
	S314= CtrlIR_MEM=0                                          Premise(F273)
	S315= CtrlIR_WB=0                                           Premise(F274)
	S316= CtrlGPR=0                                             Premise(F275)
	S317= GPR[rS]=a                                             GPR-Hold(S147,S316)
	S318= CtrlIAddrReg=0                                        Premise(F276)
	S319= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S149,S318)
	S320= CtrlPC=0                                              Premise(F277)
	S321= CtrlPCInc=1                                           Premise(F278)
	S322= PC[Out]=addr+4                                        PC-Inc(S152,S320,S321)
	S323= PC[CIA]=addr                                          PC-Inc(S152,S320,S321)
	S324= CtrlIMem=0                                            Premise(F279)
	S325= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S154,S324)
	S326= CtrlICacheReg=0                                       Premise(F280)
	S327= CtrlASIDIn=0                                          Premise(F281)
	S328= CtrlCP0=0                                             Premise(F282)
	S329= CP0[ASID]=pid                                         CP0-Hold(S158,S328)
	S330= CtrlEPCIn=0                                           Premise(F283)
	S331= CtrlExCodeIn=0                                        Premise(F284)
	S332= CtrlIRMux=0                                           Premise(F285)

ID	S333= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S312)
	S334= IR_ID.Out31_26=10                                     IR-Out(S312)
	S335= IR_ID.Out25_21=rS                                     IR-Out(S312)
	S336= IR_ID.Out20_16=rT                                     IR-Out(S312)
	S337= IR_ID.Out15_0=imm                                     IR-Out(S312)
	S338= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S319)
	S339= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S319)
	S340= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S319)
	S341= PC.Out=addr+4                                         PC-Out(S322)
	S342= PC.CIA=addr                                           PC-Out(S323)
	S343= PC.CIA31_28=addr[31:28]                               PC-Out(S323)
	S344= CP0.ASID=pid                                          CP0-Read-ASID(S329)
	S345= A_EX.Out=>ALU.A                                       Premise(F286)
	S346= B_EX.Out=>ALU.B                                       Premise(F287)
	S347= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F288)
	S348= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F289)
	S349= ALU.Out=>ALUOut_MEM.In                                Premise(F290)
	S350= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F291)
	S351= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F292)
	S352= FU.OutID1=>A_EX.In                                    Premise(F293)
	S353= A_MEM.Out=>A_WB.In                                    Premise(F294)
	S354= IMMEXT.Out=>B_EX.In                                   Premise(F295)
	S355= B_MEM.Out=>B_WB.In                                    Premise(F296)
	S356= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F297)
	S357= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F298)
	S358= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F299)
	S359= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F300)
	S360= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F301)
	S361= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F302)
	S362= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F303)
	S363= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F304)
	S364= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F305)
	S365= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F306)
	S366= FU.Bub_ID=>CU_ID.Bub                                  Premise(F307)
	S367= FU.Halt_ID=>CU_ID.Halt                                Premise(F308)
	S368= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F309)
	S369= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F310)
	S370= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F311)
	S371= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F312)
	S372= FU.Bub_IF=>CU_IF.Bub                                  Premise(F313)
	S373= FU.Halt_IF=>CU_IF.Halt                                Premise(F314)
	S374= ICache.Hit=>CU_IF.ICacheHit                           Premise(F315)
	S375= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F316)
	S376= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F317)
	S377= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F318)
	S378= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F319)
	S379= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F320)
	S380= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F321)
	S381= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F322)
	S382= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F323)
	S383= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F324)
	S384= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F325)
	S385= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F326)
	S386= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F327)
	S387= ICache.Hit=>FU.ICacheHit                              Premise(F328)
	S388= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F329)
	S389= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F330)
	S390= IR_EX.Out=>FU.IR_EX                                   Premise(F331)
	S391= IR_ID.Out=>FU.IR_ID                                   Premise(F332)
	S392= FU.IR_ID={10,rS,rT,imm}                               Path(S333,S391)
	S393= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F333)
	S394= IR_MEM.Out=>FU.IR_MEM                                 Premise(F334)
	S395= IR_WB.Out=>FU.IR_WB                                   Premise(F335)
	S396= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F336)
	S397= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F337)
	S398= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F338)
	S399= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F339)
	S400= ALU.Out=>FU.InEX                                      Premise(F340)
	S401= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F341)
	S402= GPR.Rdata1=>FU.InID1                                  Premise(F342)
	S403= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F343)
	S404= FU.InID1_RReg=rS                                      Path(S335,S403)
	S405= FU.InID2_RReg=5'b00000                                Premise(F344)
	S406= ALUOut_MEM.Out=>FU.InMEM                              Premise(F345)
	S407= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F346)
	S408= ALUOut_WB.Out=>FU.InWB                                Premise(F347)
	S409= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F348)
	S410= IR_ID.Out25_21=>GPR.RReg1                             Premise(F349)
	S411= GPR.RReg1=rS                                          Path(S335,S410)
	S412= GPR.Rdata1=a                                          GPR-Read(S411,S317)
	S413= FU.InID1=a                                            Path(S412,S402)
	S414= FU.OutID1=FU(a)                                       FU-Forward(S413)
	S415= A_EX.In=FU(a)                                         Path(S414,S352)
	S416= ALUOut_WB.Out=>GPR.WData                              Premise(F350)
	S417= IR_WB.Out20_16=>GPR.WReg                              Premise(F351)
	S418= IMMU.Addr=>IAddrReg.In                                Premise(F352)
	S419= PC.Out=>ICache.IEA                                    Premise(F353)
	S420= ICache.IEA=addr+4                                     Path(S341,S419)
	S421= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S420)
	S422= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S421,S374)
	S423= FU.ICacheHit=ICacheHit(addr+4)                        Path(S421,S387)
	S424= PC.Out=>ICache.IEA                                    Premise(F354)
	S425= IMem.MEM8WordOut=>ICache.WData                        Premise(F355)
	S426= ICache.Out=>ICacheReg.In                              Premise(F356)
	S427= IR_ID.Out15_0=>IMMEXT.In                              Premise(F357)
	S428= IMMEXT.In=imm                                         Path(S337,S427)
	S429= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S428)
	S430= B_EX.In={16{imm[15]},imm}                             Path(S429,S354)
	S431= PC.Out=>IMMU.IEA                                      Premise(F358)
	S432= IMMU.IEA=addr+4                                       Path(S341,S431)
	S433= CP0.ASID=>IMMU.PID                                    Premise(F359)
	S434= IMMU.PID=pid                                          Path(S344,S433)
	S435= IMMU.Addr={pid,addr+4}                                IMMU-Search(S434,S432)
	S436= IAddrReg.In={pid,addr+4}                              Path(S435,S418)
	S437= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S434,S432)
	S438= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S437,S375)
	S439= IAddrReg.Out=>IMem.RAddr                              Premise(F360)
	S440= IMem.RAddr={pid,addr}                                 Path(S338,S439)
	S441= IMem.Out={10,rS,rT,imm}                               IMem-Read(S440,S325)
	S442= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S440,S325)
	S443= ICache.WData=IMemGet8Word({pid,addr})                 Path(S442,S425)
	S444= ICacheReg.Out=>IRMux.CacheData                        Premise(F361)
	S445= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F362)
	S446= IMem.Out=>IRMux.MemData                               Premise(F363)
	S447= IRMux.MemData={10,rS,rT,imm}                          Path(S441,S446)
	S448= IRMux.Out={10,rS,rT,imm}                              IRMux-Select2(S447)
	S449= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F364)
	S450= IR_MEM.Out=>IR_DMMU1.In                               Premise(F365)
	S451= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F366)
	S452= IR_ID.Out=>IR_EX.In                                   Premise(F367)
	S453= IR_EX.In={10,rS,rT,imm}                               Path(S333,S452)
	S454= ICache.Out=>IR_ID.In                                  Premise(F368)
	S455= IRMux.Out=>IR_ID.In                                   Premise(F369)
	S456= IR_ID.In={10,rS,rT,imm}                               Path(S448,S455)
	S457= ICache.Out=>IR_IMMU.In                                Premise(F370)
	S458= IR_EX.Out=>IR_MEM.In                                  Premise(F371)
	S459= IR_DMMU2.Out=>IR_WB.In                                Premise(F372)
	S460= IR_MEM.Out=>IR_WB.In                                  Premise(F373)
	S461= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F374)
	S462= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F375)
	S463= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F376)
	S464= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F377)
	S465= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F378)
	S466= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F379)
	S467= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F380)
	S468= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F381)
	S469= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F382)
	S470= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F383)
	S471= IR_EX.Out31_26=>CU_EX.Op                              Premise(F384)
	S472= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F385)
	S473= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F386)
	S474= CU_ID.IRFunc1=rT                                      Path(S336,S473)
	S475= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F387)
	S476= CU_ID.IRFunc2=rS                                      Path(S335,S475)
	S477= IR_ID.Out31_26=>CU_ID.Op                              Premise(F388)
	S478= CU_ID.Op=10                                           Path(S334,S477)
	S479= CU_ID.Func=cmpu_cmpu                                  CU_ID(S478)
	S480= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F389)
	S481= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F390)
	S482= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F391)
	S483= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F392)
	S484= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F393)
	S485= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F394)
	S486= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F395)
	S487= IR_WB.Out31_26=>CU_WB.Op                              Premise(F396)
	S488= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F397)
	S489= CtrlA_EX=1                                            Premise(F398)
	S490= [A_EX]=FU(a)                                          A_EX-Write(S415,S489)
	S491= CtrlB_EX=1                                            Premise(F399)
	S492= [B_EX]={16{imm[15]},imm}                              B_EX-Write(S430,S491)
	S493= CtrlALUOut_MEM=0                                      Premise(F400)
	S494= CtrlALUOut_DMMU1=0                                    Premise(F401)
	S495= CtrlALUOut_DMMU2=0                                    Premise(F402)
	S496= CtrlALUOut_WB=0                                       Premise(F403)
	S497= CtrlA_MEM=0                                           Premise(F404)
	S498= CtrlA_WB=0                                            Premise(F405)
	S499= CtrlB_MEM=0                                           Premise(F406)
	S500= CtrlB_WB=0                                            Premise(F407)
	S501= CtrlICache=0                                          Premise(F408)
	S502= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S306,S501)
	S503= CtrlIMMU=0                                            Premise(F409)
	S504= CtrlIR_DMMU1=0                                        Premise(F410)
	S505= CtrlIR_DMMU2=0                                        Premise(F411)
	S506= CtrlIR_EX=1                                           Premise(F412)
	S507= [IR_EX]={10,rS,rT,imm}                                IR_EX-Write(S453,S506)
	S508= CtrlIR_ID=0                                           Premise(F413)
	S509= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S312,S508)
	S510= CtrlIR_IMMU=0                                         Premise(F414)
	S511= CtrlIR_MEM=0                                          Premise(F415)
	S512= CtrlIR_WB=0                                           Premise(F416)
	S513= CtrlGPR=0                                             Premise(F417)
	S514= GPR[rS]=a                                             GPR-Hold(S317,S513)
	S515= CtrlIAddrReg=0                                        Premise(F418)
	S516= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S319,S515)
	S517= CtrlPC=0                                              Premise(F419)
	S518= CtrlPCInc=0                                           Premise(F420)
	S519= PC[CIA]=addr                                          PC-Hold(S323,S518)
	S520= PC[Out]=addr+4                                        PC-Hold(S322,S517,S518)
	S521= CtrlIMem=0                                            Premise(F421)
	S522= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S325,S521)
	S523= CtrlICacheReg=0                                       Premise(F422)
	S524= CtrlASIDIn=0                                          Premise(F423)
	S525= CtrlCP0=0                                             Premise(F424)
	S526= CP0[ASID]=pid                                         CP0-Hold(S329,S525)
	S527= CtrlEPCIn=0                                           Premise(F425)
	S528= CtrlExCodeIn=0                                        Premise(F426)
	S529= CtrlIRMux=0                                           Premise(F427)

EX	S530= A_EX.Out=FU(a)                                        A_EX-Out(S490)
	S531= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S490)
	S532= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S490)
	S533= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S492)
	S534= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S492)
	S535= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S492)
	S536= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S507)
	S537= IR_EX.Out31_26=10                                     IR_EX-Out(S507)
	S538= IR_EX.Out25_21=rS                                     IR_EX-Out(S507)
	S539= IR_EX.Out20_16=rT                                     IR_EX-Out(S507)
	S540= IR_EX.Out15_0=imm                                     IR_EX-Out(S507)
	S541= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S509)
	S542= IR_ID.Out31_26=10                                     IR-Out(S509)
	S543= IR_ID.Out25_21=rS                                     IR-Out(S509)
	S544= IR_ID.Out20_16=rT                                     IR-Out(S509)
	S545= IR_ID.Out15_0=imm                                     IR-Out(S509)
	S546= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S516)
	S547= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S516)
	S548= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S516)
	S549= PC.CIA=addr                                           PC-Out(S519)
	S550= PC.CIA31_28=addr[31:28]                               PC-Out(S519)
	S551= PC.Out=addr+4                                         PC-Out(S520)
	S552= CP0.ASID=pid                                          CP0-Read-ASID(S526)
	S553= A_EX.Out=>ALU.A                                       Premise(F428)
	S554= ALU.A=FU(a)                                           Path(S530,S553)
	S555= B_EX.Out=>ALU.B                                       Premise(F429)
	S556= ALU.B={16{imm[15]},imm}                               Path(S533,S555)
	S557= ALU.Func=6'b010111                                    Premise(F430)
	S558= ALU.Out={31{0},(FU(a)<{16{imm[15]},imm})}             ALU(S554,S556)
	S559= ALU.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]   ALU(S554,S556)
	S560= ALU.CMP=Compare0({31{0},(FU(a)<{16{imm[15]},imm})})   ALU(S554,S556)
	S561= ALU.OV=OverFlow({31{0},(FU(a)<{16{imm[15]},imm})})    ALU(S554,S556)
	S562= ALU.CA=Carry({31{0},(FU(a)<{16{imm[15]},imm})})       ALU(S554,S556)
	S563= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F431)
	S564= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F432)
	S565= ALU.Out=>ALUOut_MEM.In                                Premise(F433)
	S566= ALUOut_MEM.In={31{0},(FU(a)<{16{imm[15]},imm})}       Path(S558,S565)
	S567= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F434)
	S568= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F435)
	S569= FU.OutID1=>A_EX.In                                    Premise(F436)
	S570= A_MEM.Out=>A_WB.In                                    Premise(F437)
	S571= IMMEXT.Out=>B_EX.In                                   Premise(F438)
	S572= B_MEM.Out=>B_WB.In                                    Premise(F439)
	S573= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F440)
	S574= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F441)
	S575= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F442)
	S576= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F443)
	S577= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F444)
	S578= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F445)
	S579= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F446)
	S580= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F447)
	S581= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F448)
	S582= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F449)
	S583= FU.Bub_ID=>CU_ID.Bub                                  Premise(F450)
	S584= FU.Halt_ID=>CU_ID.Halt                                Premise(F451)
	S585= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F452)
	S586= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F453)
	S587= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F454)
	S588= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F455)
	S589= FU.Bub_IF=>CU_IF.Bub                                  Premise(F456)
	S590= FU.Halt_IF=>CU_IF.Halt                                Premise(F457)
	S591= ICache.Hit=>CU_IF.ICacheHit                           Premise(F458)
	S592= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F459)
	S593= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F460)
	S594= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F461)
	S595= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F462)
	S596= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F463)
	S597= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F464)
	S598= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F465)
	S599= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F466)
	S600= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F467)
	S601= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F468)
	S602= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F469)
	S603= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F470)
	S604= ICache.Hit=>FU.ICacheHit                              Premise(F471)
	S605= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F472)
	S606= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F473)
	S607= IR_EX.Out=>FU.IR_EX                                   Premise(F474)
	S608= FU.IR_EX={10,rS,rT,imm}                               Path(S536,S607)
	S609= IR_ID.Out=>FU.IR_ID                                   Premise(F475)
	S610= FU.IR_ID={10,rS,rT,imm}                               Path(S541,S609)
	S611= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F476)
	S612= IR_MEM.Out=>FU.IR_MEM                                 Premise(F477)
	S613= IR_WB.Out=>FU.IR_WB                                   Premise(F478)
	S614= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F479)
	S615= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F480)
	S616= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F481)
	S617= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F482)
	S618= ALU.Out=>FU.InEX                                      Premise(F483)
	S619= FU.InEX={31{0},(FU(a)<{16{imm[15]},imm})}             Path(S558,S618)
	S620= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F484)
	S621= FU.InEX_WReg=rT                                       Path(S539,S620)
	S622= GPR.Rdata1=>FU.InID1                                  Premise(F485)
	S623= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F486)
	S624= FU.InID1_RReg=rS                                      Path(S543,S623)
	S625= ALUOut_MEM.Out=>FU.InMEM                              Premise(F487)
	S626= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F488)
	S627= ALUOut_WB.Out=>FU.InWB                                Premise(F489)
	S628= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F490)
	S629= IR_ID.Out25_21=>GPR.RReg1                             Premise(F491)
	S630= GPR.RReg1=rS                                          Path(S543,S629)
	S631= GPR.Rdata1=a                                          GPR-Read(S630,S514)
	S632= FU.InID1=a                                            Path(S631,S622)
	S633= FU.OutID1=FU(a)                                       FU-Forward(S632)
	S634= A_EX.In=FU(a)                                         Path(S633,S569)
	S635= ALUOut_WB.Out=>GPR.WData                              Premise(F492)
	S636= IR_WB.Out20_16=>GPR.WReg                              Premise(F493)
	S637= IMMU.Addr=>IAddrReg.In                                Premise(F494)
	S638= PC.Out=>ICache.IEA                                    Premise(F495)
	S639= ICache.IEA=addr+4                                     Path(S551,S638)
	S640= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S639)
	S641= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S640,S591)
	S642= FU.ICacheHit=ICacheHit(addr+4)                        Path(S640,S604)
	S643= PC.Out=>ICache.IEA                                    Premise(F496)
	S644= IMem.MEM8WordOut=>ICache.WData                        Premise(F497)
	S645= ICache.Out=>ICacheReg.In                              Premise(F498)
	S646= IR_ID.Out15_0=>IMMEXT.In                              Premise(F499)
	S647= IMMEXT.In=imm                                         Path(S545,S646)
	S648= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S647)
	S649= B_EX.In={16{imm[15]},imm}                             Path(S648,S571)
	S650= PC.Out=>IMMU.IEA                                      Premise(F500)
	S651= IMMU.IEA=addr+4                                       Path(S551,S650)
	S652= CP0.ASID=>IMMU.PID                                    Premise(F501)
	S653= IMMU.PID=pid                                          Path(S552,S652)
	S654= IMMU.Addr={pid,addr+4}                                IMMU-Search(S653,S651)
	S655= IAddrReg.In={pid,addr+4}                              Path(S654,S637)
	S656= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S653,S651)
	S657= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S656,S592)
	S658= IAddrReg.Out=>IMem.RAddr                              Premise(F502)
	S659= IMem.RAddr={pid,addr}                                 Path(S546,S658)
	S660= IMem.Out={10,rS,rT,imm}                               IMem-Read(S659,S522)
	S661= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S659,S522)
	S662= ICache.WData=IMemGet8Word({pid,addr})                 Path(S661,S644)
	S663= ICacheReg.Out=>IRMux.CacheData                        Premise(F503)
	S664= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F504)
	S665= IMem.Out=>IRMux.MemData                               Premise(F505)
	S666= IRMux.MemData={10,rS,rT,imm}                          Path(S660,S665)
	S667= IRMux.Out={10,rS,rT,imm}                              IRMux-Select2(S666)
	S668= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F506)
	S669= IR_MEM.Out=>IR_DMMU1.In                               Premise(F507)
	S670= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F508)
	S671= IR_ID.Out=>IR_EX.In                                   Premise(F509)
	S672= IR_EX.In={10,rS,rT,imm}                               Path(S541,S671)
	S673= ICache.Out=>IR_ID.In                                  Premise(F510)
	S674= IRMux.Out=>IR_ID.In                                   Premise(F511)
	S675= IR_ID.In={10,rS,rT,imm}                               Path(S667,S674)
	S676= ICache.Out=>IR_IMMU.In                                Premise(F512)
	S677= IR_EX.Out=>IR_MEM.In                                  Premise(F513)
	S678= IR_MEM.In={10,rS,rT,imm}                              Path(S536,S677)
	S679= IR_DMMU2.Out=>IR_WB.In                                Premise(F514)
	S680= IR_MEM.Out=>IR_WB.In                                  Premise(F515)
	S681= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F516)
	S682= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F517)
	S683= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F518)
	S684= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F519)
	S685= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F520)
	S686= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F521)
	S687= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F522)
	S688= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F523)
	S689= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F524)
	S690= CU_EX.IRFunc1=rT                                      Path(S539,S689)
	S691= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F525)
	S692= CU_EX.IRFunc2=rS                                      Path(S538,S691)
	S693= IR_EX.Out31_26=>CU_EX.Op                              Premise(F526)
	S694= CU_EX.Op=10                                           Path(S537,S693)
	S695= CU_EX.Func=cmpu_cmpu                                  CU_EX(S694)
	S696= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F527)
	S697= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F528)
	S698= CU_ID.IRFunc1=rT                                      Path(S544,S697)
	S699= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F529)
	S700= CU_ID.IRFunc2=rS                                      Path(S543,S699)
	S701= IR_ID.Out31_26=>CU_ID.Op                              Premise(F530)
	S702= CU_ID.Op=10                                           Path(S542,S701)
	S703= CU_ID.Func=cmpu_cmpu                                  CU_ID(S702)
	S704= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F531)
	S705= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F532)
	S706= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F533)
	S707= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F534)
	S708= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F535)
	S709= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F536)
	S710= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F537)
	S711= IR_WB.Out31_26=>CU_WB.Op                              Premise(F538)
	S712= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F539)
	S713= CtrlA_EX=0                                            Premise(F540)
	S714= [A_EX]=FU(a)                                          A_EX-Hold(S490,S713)
	S715= CtrlB_EX=0                                            Premise(F541)
	S716= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S492,S715)
	S717= CtrlALUOut_MEM=1                                      Premise(F542)
	S718= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Write(S566,S717)
	S719= CtrlALUOut_DMMU1=0                                    Premise(F543)
	S720= CtrlALUOut_DMMU2=0                                    Premise(F544)
	S721= CtrlALUOut_WB=0                                       Premise(F545)
	S722= CtrlA_MEM=0                                           Premise(F546)
	S723= CtrlA_WB=0                                            Premise(F547)
	S724= CtrlB_MEM=0                                           Premise(F548)
	S725= CtrlB_WB=0                                            Premise(F549)
	S726= CtrlICache=0                                          Premise(F550)
	S727= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S502,S726)
	S728= CtrlIMMU=0                                            Premise(F551)
	S729= CtrlIR_DMMU1=0                                        Premise(F552)
	S730= CtrlIR_DMMU2=0                                        Premise(F553)
	S731= CtrlIR_EX=0                                           Premise(F554)
	S732= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S507,S731)
	S733= CtrlIR_ID=0                                           Premise(F555)
	S734= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S509,S733)
	S735= CtrlIR_IMMU=0                                         Premise(F556)
	S736= CtrlIR_MEM=1                                          Premise(F557)
	S737= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Write(S678,S736)
	S738= CtrlIR_WB=0                                           Premise(F558)
	S739= CtrlGPR=0                                             Premise(F559)
	S740= GPR[rS]=a                                             GPR-Hold(S514,S739)
	S741= CtrlIAddrReg=0                                        Premise(F560)
	S742= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S516,S741)
	S743= CtrlPC=0                                              Premise(F561)
	S744= CtrlPCInc=0                                           Premise(F562)
	S745= PC[CIA]=addr                                          PC-Hold(S519,S744)
	S746= PC[Out]=addr+4                                        PC-Hold(S520,S743,S744)
	S747= CtrlIMem=0                                            Premise(F563)
	S748= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S522,S747)
	S749= CtrlICacheReg=0                                       Premise(F564)
	S750= CtrlASIDIn=0                                          Premise(F565)
	S751= CtrlCP0=0                                             Premise(F566)
	S752= CP0[ASID]=pid                                         CP0-Hold(S526,S751)
	S753= CtrlEPCIn=0                                           Premise(F567)
	S754= CtrlExCodeIn=0                                        Premise(F568)
	S755= CtrlIRMux=0                                           Premise(F569)

MEM	S756= A_EX.Out=FU(a)                                        A_EX-Out(S714)
	S757= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S714)
	S758= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S714)
	S759= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S716)
	S760= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S716)
	S761= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S716)
	S762= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_MEM-Out(S718)
	S763= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S718)
	S764= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S718)
	S765= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S732)
	S766= IR_EX.Out31_26=10                                     IR_EX-Out(S732)
	S767= IR_EX.Out25_21=rS                                     IR_EX-Out(S732)
	S768= IR_EX.Out20_16=rT                                     IR_EX-Out(S732)
	S769= IR_EX.Out15_0=imm                                     IR_EX-Out(S732)
	S770= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S734)
	S771= IR_ID.Out31_26=10                                     IR-Out(S734)
	S772= IR_ID.Out25_21=rS                                     IR-Out(S734)
	S773= IR_ID.Out20_16=rT                                     IR-Out(S734)
	S774= IR_ID.Out15_0=imm                                     IR-Out(S734)
	S775= IR_MEM.Out={10,rS,rT,imm}                             IR_MEM-Out(S737)
	S776= IR_MEM.Out31_26=10                                    IR_MEM-Out(S737)
	S777= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S737)
	S778= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S737)
	S779= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S737)
	S780= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S742)
	S781= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S742)
	S782= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S742)
	S783= PC.CIA=addr                                           PC-Out(S745)
	S784= PC.CIA31_28=addr[31:28]                               PC-Out(S745)
	S785= PC.Out=addr+4                                         PC-Out(S746)
	S786= CP0.ASID=pid                                          CP0-Read-ASID(S752)
	S787= A_EX.Out=>ALU.A                                       Premise(F570)
	S788= ALU.A=FU(a)                                           Path(S756,S787)
	S789= B_EX.Out=>ALU.B                                       Premise(F571)
	S790= ALU.B={16{imm[15]},imm}                               Path(S759,S789)
	S791= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F572)
	S792= ALUOut_DMMU1.In={31{0},(FU(a)<{16{imm[15]},imm})}     Path(S762,S791)
	S793= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F573)
	S794= ALU.Out=>ALUOut_MEM.In                                Premise(F574)
	S795= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F575)
	S796= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F576)
	S797= ALUOut_WB.In={31{0},(FU(a)<{16{imm[15]},imm})}        Path(S762,S796)
	S798= FU.OutID1=>A_EX.In                                    Premise(F577)
	S799= A_MEM.Out=>A_WB.In                                    Premise(F578)
	S800= IMMEXT.Out=>B_EX.In                                   Premise(F579)
	S801= B_MEM.Out=>B_WB.In                                    Premise(F580)
	S802= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F581)
	S803= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F582)
	S804= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F583)
	S805= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F584)
	S806= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F585)
	S807= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F586)
	S808= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F587)
	S809= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F588)
	S810= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F589)
	S811= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F590)
	S812= FU.Bub_ID=>CU_ID.Bub                                  Premise(F591)
	S813= FU.Halt_ID=>CU_ID.Halt                                Premise(F592)
	S814= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F593)
	S815= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F594)
	S816= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F595)
	S817= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F596)
	S818= FU.Bub_IF=>CU_IF.Bub                                  Premise(F597)
	S819= FU.Halt_IF=>CU_IF.Halt                                Premise(F598)
	S820= ICache.Hit=>CU_IF.ICacheHit                           Premise(F599)
	S821= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F600)
	S822= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F601)
	S823= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F602)
	S824= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F603)
	S825= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F604)
	S826= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F605)
	S827= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F606)
	S828= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F607)
	S829= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F608)
	S830= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F609)
	S831= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F610)
	S832= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F611)
	S833= ICache.Hit=>FU.ICacheHit                              Premise(F612)
	S834= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F613)
	S835= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F614)
	S836= IR_EX.Out=>FU.IR_EX                                   Premise(F615)
	S837= FU.IR_EX={10,rS,rT,imm}                               Path(S765,S836)
	S838= IR_ID.Out=>FU.IR_ID                                   Premise(F616)
	S839= FU.IR_ID={10,rS,rT,imm}                               Path(S770,S838)
	S840= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F617)
	S841= IR_MEM.Out=>FU.IR_MEM                                 Premise(F618)
	S842= FU.IR_MEM={10,rS,rT,imm}                              Path(S775,S841)
	S843= IR_WB.Out=>FU.IR_WB                                   Premise(F619)
	S844= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F620)
	S845= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F621)
	S846= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F622)
	S847= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F623)
	S848= ALU.Out=>FU.InEX                                      Premise(F624)
	S849= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F625)
	S850= FU.InEX_WReg=rT                                       Path(S768,S849)
	S851= GPR.Rdata1=>FU.InID1                                  Premise(F626)
	S852= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F627)
	S853= FU.InID1_RReg=rS                                      Path(S772,S852)
	S854= ALUOut_MEM.Out=>FU.InMEM                              Premise(F628)
	S855= FU.InMEM={31{0},(FU(a)<{16{imm[15]},imm})}            Path(S762,S854)
	S856= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F629)
	S857= FU.InMEM_WReg=rT                                      Path(S778,S856)
	S858= ALUOut_WB.Out=>FU.InWB                                Premise(F630)
	S859= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F631)
	S860= IR_ID.Out25_21=>GPR.RReg1                             Premise(F632)
	S861= GPR.RReg1=rS                                          Path(S772,S860)
	S862= GPR.Rdata1=a                                          GPR-Read(S861,S740)
	S863= FU.InID1=a                                            Path(S862,S851)
	S864= FU.OutID1=FU(a)                                       FU-Forward(S863)
	S865= A_EX.In=FU(a)                                         Path(S864,S798)
	S866= ALUOut_WB.Out=>GPR.WData                              Premise(F633)
	S867= IR_WB.Out20_16=>GPR.WReg                              Premise(F634)
	S868= IMMU.Addr=>IAddrReg.In                                Premise(F635)
	S869= PC.Out=>ICache.IEA                                    Premise(F636)
	S870= ICache.IEA=addr+4                                     Path(S785,S869)
	S871= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S870)
	S872= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S871,S820)
	S873= FU.ICacheHit=ICacheHit(addr+4)                        Path(S871,S833)
	S874= PC.Out=>ICache.IEA                                    Premise(F637)
	S875= IMem.MEM8WordOut=>ICache.WData                        Premise(F638)
	S876= ICache.Out=>ICacheReg.In                              Premise(F639)
	S877= IR_ID.Out15_0=>IMMEXT.In                              Premise(F640)
	S878= IMMEXT.In=imm                                         Path(S774,S877)
	S879= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S878)
	S880= B_EX.In={16{imm[15]},imm}                             Path(S879,S800)
	S881= PC.Out=>IMMU.IEA                                      Premise(F641)
	S882= IMMU.IEA=addr+4                                       Path(S785,S881)
	S883= CP0.ASID=>IMMU.PID                                    Premise(F642)
	S884= IMMU.PID=pid                                          Path(S786,S883)
	S885= IMMU.Addr={pid,addr+4}                                IMMU-Search(S884,S882)
	S886= IAddrReg.In={pid,addr+4}                              Path(S885,S868)
	S887= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S884,S882)
	S888= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S887,S821)
	S889= IAddrReg.Out=>IMem.RAddr                              Premise(F643)
	S890= IMem.RAddr={pid,addr}                                 Path(S780,S889)
	S891= IMem.Out={10,rS,rT,imm}                               IMem-Read(S890,S748)
	S892= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S890,S748)
	S893= ICache.WData=IMemGet8Word({pid,addr})                 Path(S892,S875)
	S894= ICacheReg.Out=>IRMux.CacheData                        Premise(F644)
	S895= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F645)
	S896= IMem.Out=>IRMux.MemData                               Premise(F646)
	S897= IRMux.MemData={10,rS,rT,imm}                          Path(S891,S896)
	S898= IRMux.Out={10,rS,rT,imm}                              IRMux-Select2(S897)
	S899= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F647)
	S900= IR_MEM.Out=>IR_DMMU1.In                               Premise(F648)
	S901= IR_DMMU1.In={10,rS,rT,imm}                            Path(S775,S900)
	S902= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F649)
	S903= IR_ID.Out=>IR_EX.In                                   Premise(F650)
	S904= IR_EX.In={10,rS,rT,imm}                               Path(S770,S903)
	S905= ICache.Out=>IR_ID.In                                  Premise(F651)
	S906= IRMux.Out=>IR_ID.In                                   Premise(F652)
	S907= IR_ID.In={10,rS,rT,imm}                               Path(S898,S906)
	S908= ICache.Out=>IR_IMMU.In                                Premise(F653)
	S909= IR_EX.Out=>IR_MEM.In                                  Premise(F654)
	S910= IR_MEM.In={10,rS,rT,imm}                              Path(S765,S909)
	S911= IR_DMMU2.Out=>IR_WB.In                                Premise(F655)
	S912= IR_MEM.Out=>IR_WB.In                                  Premise(F656)
	S913= IR_WB.In={10,rS,rT,imm}                               Path(S775,S912)
	S914= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F657)
	S915= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F658)
	S916= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F659)
	S917= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F660)
	S918= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F661)
	S919= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F662)
	S920= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F663)
	S921= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F664)
	S922= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F665)
	S923= CU_EX.IRFunc1=rT                                      Path(S768,S922)
	S924= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F666)
	S925= CU_EX.IRFunc2=rS                                      Path(S767,S924)
	S926= IR_EX.Out31_26=>CU_EX.Op                              Premise(F667)
	S927= CU_EX.Op=10                                           Path(S766,S926)
	S928= CU_EX.Func=cmpu_cmpu                                  CU_EX(S927)
	S929= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F668)
	S930= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F669)
	S931= CU_ID.IRFunc1=rT                                      Path(S773,S930)
	S932= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F670)
	S933= CU_ID.IRFunc2=rS                                      Path(S772,S932)
	S934= IR_ID.Out31_26=>CU_ID.Op                              Premise(F671)
	S935= CU_ID.Op=10                                           Path(S771,S934)
	S936= CU_ID.Func=cmpu_cmpu                                  CU_ID(S935)
	S937= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F672)
	S938= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F673)
	S939= CU_MEM.IRFunc1=rT                                     Path(S778,S938)
	S940= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F674)
	S941= CU_MEM.IRFunc2=rS                                     Path(S777,S940)
	S942= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F675)
	S943= CU_MEM.Op=10                                          Path(S776,S942)
	S944= CU_MEM.Func=cmpu_cmpu                                 CU_MEM(S943)
	S945= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F676)
	S946= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F677)
	S947= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F678)
	S948= IR_WB.Out31_26=>CU_WB.Op                              Premise(F679)
	S949= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F680)
	S950= CtrlA_EX=0                                            Premise(F681)
	S951= [A_EX]=FU(a)                                          A_EX-Hold(S714,S950)
	S952= CtrlB_EX=0                                            Premise(F682)
	S953= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S716,S952)
	S954= CtrlALUOut_MEM=0                                      Premise(F683)
	S955= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S718,S954)
	S956= CtrlALUOut_DMMU1=1                                    Premise(F684)
	S957= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Write(S792,S956)
	S958= CtrlALUOut_DMMU2=0                                    Premise(F685)
	S959= CtrlALUOut_WB=1                                       Premise(F686)
	S960= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Write(S797,S959)
	S961= CtrlA_MEM=0                                           Premise(F687)
	S962= CtrlA_WB=1                                            Premise(F688)
	S963= CtrlB_MEM=0                                           Premise(F689)
	S964= CtrlB_WB=1                                            Premise(F690)
	S965= CtrlICache=0                                          Premise(F691)
	S966= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S727,S965)
	S967= CtrlIMMU=0                                            Premise(F692)
	S968= CtrlIR_DMMU1=1                                        Premise(F693)
	S969= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Write(S901,S968)
	S970= CtrlIR_DMMU2=0                                        Premise(F694)
	S971= CtrlIR_EX=0                                           Premise(F695)
	S972= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S732,S971)
	S973= CtrlIR_ID=0                                           Premise(F696)
	S974= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S734,S973)
	S975= CtrlIR_IMMU=0                                         Premise(F697)
	S976= CtrlIR_MEM=0                                          Premise(F698)
	S977= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S737,S976)
	S978= CtrlIR_WB=1                                           Premise(F699)
	S979= [IR_WB]={10,rS,rT,imm}                                IR_WB-Write(S913,S978)
	S980= CtrlGPR=0                                             Premise(F700)
	S981= GPR[rS]=a                                             GPR-Hold(S740,S980)
	S982= CtrlIAddrReg=0                                        Premise(F701)
	S983= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S742,S982)
	S984= CtrlPC=0                                              Premise(F702)
	S985= CtrlPCInc=0                                           Premise(F703)
	S986= PC[CIA]=addr                                          PC-Hold(S745,S985)
	S987= PC[Out]=addr+4                                        PC-Hold(S746,S984,S985)
	S988= CtrlIMem=0                                            Premise(F704)
	S989= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S748,S988)
	S990= CtrlICacheReg=0                                       Premise(F705)
	S991= CtrlASIDIn=0                                          Premise(F706)
	S992= CtrlCP0=0                                             Premise(F707)
	S993= CP0[ASID]=pid                                         CP0-Hold(S752,S992)
	S994= CtrlEPCIn=0                                           Premise(F708)
	S995= CtrlExCodeIn=0                                        Premise(F709)
	S996= CtrlIRMux=0                                           Premise(F710)

DMMU1	S997= A_EX.Out=FU(a)                                        A_EX-Out(S951)
	S998= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S951)
	S999= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S951)
	S1000= B_EX.Out={16{imm[15]},imm}                           B_EX-Out(S953)
	S1001= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                 B_EX-Out(S953)
	S1002= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                 B_EX-Out(S953)
	S1003= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_MEM-Out(S955)
	S1004= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S955)
	S1005= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S955)
	S1006= ALUOut_DMMU1.Out={31{0},(FU(a)<{16{imm[15]},imm})}   ALUOut_DMMU1-Out(S957)
	S1007= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU1-Out(S957)
	S1008= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU1-Out(S957)
	S1009= ALUOut_WB.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_WB-Out(S960)
	S1010= ALUOut_WB.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_WB-Out(S960)
	S1011= ALUOut_WB.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_WB-Out(S960)
	S1012= IR_DMMU1.Out={10,rS,rT,imm}                          IR_DMMU1-Out(S969)
	S1013= IR_DMMU1.Out31_26=10                                 IR_DMMU1-Out(S969)
	S1014= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S969)
	S1015= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S969)
	S1016= IR_DMMU1.Out15_0=imm                                 IR_DMMU1-Out(S969)
	S1017= IR_EX.Out={10,rS,rT,imm}                             IR_EX-Out(S972)
	S1018= IR_EX.Out31_26=10                                    IR_EX-Out(S972)
	S1019= IR_EX.Out25_21=rS                                    IR_EX-Out(S972)
	S1020= IR_EX.Out20_16=rT                                    IR_EX-Out(S972)
	S1021= IR_EX.Out15_0=imm                                    IR_EX-Out(S972)
	S1022= IR_ID.Out={10,rS,rT,imm}                             IR-Out(S974)
	S1023= IR_ID.Out31_26=10                                    IR-Out(S974)
	S1024= IR_ID.Out25_21=rS                                    IR-Out(S974)
	S1025= IR_ID.Out20_16=rT                                    IR-Out(S974)
	S1026= IR_ID.Out15_0=imm                                    IR-Out(S974)
	S1027= IR_MEM.Out={10,rS,rT,imm}                            IR_MEM-Out(S977)
	S1028= IR_MEM.Out31_26=10                                   IR_MEM-Out(S977)
	S1029= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S977)
	S1030= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S977)
	S1031= IR_MEM.Out15_0=imm                                   IR_MEM-Out(S977)
	S1032= IR_WB.Out={10,rS,rT,imm}                             IR-Out(S979)
	S1033= IR_WB.Out31_26=10                                    IR-Out(S979)
	S1034= IR_WB.Out25_21=rS                                    IR-Out(S979)
	S1035= IR_WB.Out20_16=rT                                    IR-Out(S979)
	S1036= IR_WB.Out15_0=imm                                    IR-Out(S979)
	S1037= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S983)
	S1038= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S983)
	S1039= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S983)
	S1040= PC.CIA=addr                                          PC-Out(S986)
	S1041= PC.CIA31_28=addr[31:28]                              PC-Out(S986)
	S1042= PC.Out=addr+4                                        PC-Out(S987)
	S1043= CP0.ASID=pid                                         CP0-Read-ASID(S993)
	S1044= A_EX.Out=>ALU.A                                      Premise(F711)
	S1045= ALU.A=FU(a)                                          Path(S997,S1044)
	S1046= B_EX.Out=>ALU.B                                      Premise(F712)
	S1047= ALU.B={16{imm[15]},imm}                              Path(S1000,S1046)
	S1048= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F713)
	S1049= ALUOut_DMMU1.In={31{0},(FU(a)<{16{imm[15]},imm})}    Path(S1003,S1048)
	S1050= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F714)
	S1051= ALUOut_DMMU2.In={31{0},(FU(a)<{16{imm[15]},imm})}    Path(S1006,S1050)
	S1052= ALU.Out=>ALUOut_MEM.In                               Premise(F715)
	S1053= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F716)
	S1054= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F717)
	S1055= ALUOut_WB.In={31{0},(FU(a)<{16{imm[15]},imm})}       Path(S1003,S1054)
	S1056= FU.OutID1=>A_EX.In                                   Premise(F718)
	S1057= A_MEM.Out=>A_WB.In                                   Premise(F719)
	S1058= IMMEXT.Out=>B_EX.In                                  Premise(F720)
	S1059= B_MEM.Out=>B_WB.In                                   Premise(F721)
	S1060= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F722)
	S1061= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F723)
	S1062= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F724)
	S1063= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F725)
	S1064= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F726)
	S1065= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F727)
	S1066= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F728)
	S1067= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F729)
	S1068= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F730)
	S1069= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F731)
	S1070= FU.Bub_ID=>CU_ID.Bub                                 Premise(F732)
	S1071= FU.Halt_ID=>CU_ID.Halt                               Premise(F733)
	S1072= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F734)
	S1073= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F735)
	S1074= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F736)
	S1075= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F737)
	S1076= FU.Bub_IF=>CU_IF.Bub                                 Premise(F738)
	S1077= FU.Halt_IF=>CU_IF.Halt                               Premise(F739)
	S1078= ICache.Hit=>CU_IF.ICacheHit                          Premise(F740)
	S1079= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F741)
	S1080= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F742)
	S1081= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F743)
	S1082= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F744)
	S1083= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F745)
	S1084= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F746)
	S1085= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F747)
	S1086= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F748)
	S1087= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F749)
	S1088= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F750)
	S1089= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F751)
	S1090= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F752)
	S1091= ICache.Hit=>FU.ICacheHit                             Premise(F753)
	S1092= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F754)
	S1093= FU.IR_DMMU1={10,rS,rT,imm}                           Path(S1012,S1092)
	S1094= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F755)
	S1095= IR_EX.Out=>FU.IR_EX                                  Premise(F756)
	S1096= FU.IR_EX={10,rS,rT,imm}                              Path(S1017,S1095)
	S1097= IR_ID.Out=>FU.IR_ID                                  Premise(F757)
	S1098= FU.IR_ID={10,rS,rT,imm}                              Path(S1022,S1097)
	S1099= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F758)
	S1100= IR_MEM.Out=>FU.IR_MEM                                Premise(F759)
	S1101= FU.IR_MEM={10,rS,rT,imm}                             Path(S1027,S1100)
	S1102= IR_WB.Out=>FU.IR_WB                                  Premise(F760)
	S1103= FU.IR_WB={10,rS,rT,imm}                              Path(S1032,S1102)
	S1104= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F761)
	S1105= FU.InDMMU1={31{0},(FU(a)<{16{imm[15]},imm})}         Path(S1006,S1104)
	S1106= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F762)
	S1107= FU.InDMMU1_WReg=rT                                   Path(S1015,S1106)
	S1108= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F763)
	S1109= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F764)
	S1110= ALU.Out=>FU.InEX                                     Premise(F765)
	S1111= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F766)
	S1112= FU.InEX_WReg=rT                                      Path(S1020,S1111)
	S1113= GPR.Rdata1=>FU.InID1                                 Premise(F767)
	S1114= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F768)
	S1115= FU.InID1_RReg=rS                                     Path(S1024,S1114)
	S1116= ALUOut_MEM.Out=>FU.InMEM                             Premise(F769)
	S1117= FU.InMEM={31{0},(FU(a)<{16{imm[15]},imm})}           Path(S1003,S1116)
	S1118= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F770)
	S1119= FU.InMEM_WReg=rT                                     Path(S1030,S1118)
	S1120= ALUOut_WB.Out=>FU.InWB                               Premise(F771)
	S1121= FU.InWB={31{0},(FU(a)<{16{imm[15]},imm})}            Path(S1009,S1120)
	S1122= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F772)
	S1123= FU.InWB_WReg=rT                                      Path(S1035,S1122)
	S1124= IR_ID.Out25_21=>GPR.RReg1                            Premise(F773)
	S1125= GPR.RReg1=rS                                         Path(S1024,S1124)
	S1126= GPR.Rdata1=a                                         GPR-Read(S1125,S981)
	S1127= FU.InID1=a                                           Path(S1126,S1113)
	S1128= FU.OutID1=FU(a)                                      FU-Forward(S1127)
	S1129= A_EX.In=FU(a)                                        Path(S1128,S1056)
	S1130= ALUOut_WB.Out=>GPR.WData                             Premise(F774)
	S1131= GPR.WData={31{0},(FU(a)<{16{imm[15]},imm})}          Path(S1009,S1130)
	S1132= IR_WB.Out20_16=>GPR.WReg                             Premise(F775)
	S1133= GPR.WReg=rT                                          Path(S1035,S1132)
	S1134= IMMU.Addr=>IAddrReg.In                               Premise(F776)
	S1135= PC.Out=>ICache.IEA                                   Premise(F777)
	S1136= ICache.IEA=addr+4                                    Path(S1042,S1135)
	S1137= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1136)
	S1138= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1137,S1078)
	S1139= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1137,S1091)
	S1140= PC.Out=>ICache.IEA                                   Premise(F778)
	S1141= IMem.MEM8WordOut=>ICache.WData                       Premise(F779)
	S1142= ICache.Out=>ICacheReg.In                             Premise(F780)
	S1143= IR_ID.Out15_0=>IMMEXT.In                             Premise(F781)
	S1144= IMMEXT.In=imm                                        Path(S1026,S1143)
	S1145= IMMEXT.Out={16{imm[15]},imm}                         IMMEXT(S1144)
	S1146= B_EX.In={16{imm[15]},imm}                            Path(S1145,S1058)
	S1147= PC.Out=>IMMU.IEA                                     Premise(F782)
	S1148= IMMU.IEA=addr+4                                      Path(S1042,S1147)
	S1149= CP0.ASID=>IMMU.PID                                   Premise(F783)
	S1150= IMMU.PID=pid                                         Path(S1043,S1149)
	S1151= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1150,S1148)
	S1152= IAddrReg.In={pid,addr+4}                             Path(S1151,S1134)
	S1153= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1150,S1148)
	S1154= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1153,S1079)
	S1155= IAddrReg.Out=>IMem.RAddr                             Premise(F784)
	S1156= IMem.RAddr={pid,addr}                                Path(S1037,S1155)
	S1157= IMem.Out={10,rS,rT,imm}                              IMem-Read(S1156,S989)
	S1158= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1156,S989)
	S1159= ICache.WData=IMemGet8Word({pid,addr})                Path(S1158,S1141)
	S1160= ICacheReg.Out=>IRMux.CacheData                       Premise(F785)
	S1161= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F786)
	S1162= IMem.Out=>IRMux.MemData                              Premise(F787)
	S1163= IRMux.MemData={10,rS,rT,imm}                         Path(S1157,S1162)
	S1164= IRMux.Out={10,rS,rT,imm}                             IRMux-Select2(S1163)
	S1165= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F788)
	S1166= IR_MEM.Out=>IR_DMMU1.In                              Premise(F789)
	S1167= IR_DMMU1.In={10,rS,rT,imm}                           Path(S1027,S1166)
	S1168= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F790)
	S1169= IR_DMMU2.In={10,rS,rT,imm}                           Path(S1012,S1168)
	S1170= IR_ID.Out=>IR_EX.In                                  Premise(F791)
	S1171= IR_EX.In={10,rS,rT,imm}                              Path(S1022,S1170)
	S1172= ICache.Out=>IR_ID.In                                 Premise(F792)
	S1173= IRMux.Out=>IR_ID.In                                  Premise(F793)
	S1174= IR_ID.In={10,rS,rT,imm}                              Path(S1164,S1173)
	S1175= ICache.Out=>IR_IMMU.In                               Premise(F794)
	S1176= IR_EX.Out=>IR_MEM.In                                 Premise(F795)
	S1177= IR_MEM.In={10,rS,rT,imm}                             Path(S1017,S1176)
	S1178= IR_DMMU2.Out=>IR_WB.In                               Premise(F796)
	S1179= IR_MEM.Out=>IR_WB.In                                 Premise(F797)
	S1180= IR_WB.In={10,rS,rT,imm}                              Path(S1027,S1179)
	S1181= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F798)
	S1182= CU_DMMU1.IRFunc1=rT                                  Path(S1015,S1181)
	S1183= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F799)
	S1184= CU_DMMU1.IRFunc2=rS                                  Path(S1014,S1183)
	S1185= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F800)
	S1186= CU_DMMU1.Op=10                                       Path(S1013,S1185)
	S1187= CU_DMMU1.Func=cmpu_cmpu                              CU_DMMU1(S1186)
	S1188= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F801)
	S1189= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F802)
	S1190= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F803)
	S1191= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F804)
	S1192= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F805)
	S1193= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F806)
	S1194= CU_EX.IRFunc1=rT                                     Path(S1020,S1193)
	S1195= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F807)
	S1196= CU_EX.IRFunc2=rS                                     Path(S1019,S1195)
	S1197= IR_EX.Out31_26=>CU_EX.Op                             Premise(F808)
	S1198= CU_EX.Op=10                                          Path(S1018,S1197)
	S1199= CU_EX.Func=cmpu_cmpu                                 CU_EX(S1198)
	S1200= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F809)
	S1201= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F810)
	S1202= CU_ID.IRFunc1=rT                                     Path(S1025,S1201)
	S1203= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F811)
	S1204= CU_ID.IRFunc2=rS                                     Path(S1024,S1203)
	S1205= IR_ID.Out31_26=>CU_ID.Op                             Premise(F812)
	S1206= CU_ID.Op=10                                          Path(S1023,S1205)
	S1207= CU_ID.Func=cmpu_cmpu                                 CU_ID(S1206)
	S1208= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F813)
	S1209= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F814)
	S1210= CU_MEM.IRFunc1=rT                                    Path(S1030,S1209)
	S1211= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F815)
	S1212= CU_MEM.IRFunc2=rS                                    Path(S1029,S1211)
	S1213= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F816)
	S1214= CU_MEM.Op=10                                         Path(S1028,S1213)
	S1215= CU_MEM.Func=cmpu_cmpu                                CU_MEM(S1214)
	S1216= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F817)
	S1217= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F818)
	S1218= CU_WB.IRFunc1=rT                                     Path(S1035,S1217)
	S1219= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F819)
	S1220= CU_WB.IRFunc2=rS                                     Path(S1034,S1219)
	S1221= IR_WB.Out31_26=>CU_WB.Op                             Premise(F820)
	S1222= CU_WB.Op=10                                          Path(S1033,S1221)
	S1223= CU_WB.Func=cmpu_cmpu                                 CU_WB(S1222)
	S1224= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F821)
	S1225= CtrlA_EX=0                                           Premise(F822)
	S1226= [A_EX]=FU(a)                                         A_EX-Hold(S951,S1225)
	S1227= CtrlB_EX=0                                           Premise(F823)
	S1228= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S953,S1227)
	S1229= CtrlALUOut_MEM=0                                     Premise(F824)
	S1230= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}       ALUOut_MEM-Hold(S955,S1229)
	S1231= CtrlALUOut_DMMU1=0                                   Premise(F825)
	S1232= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_DMMU1-Hold(S957,S1231)
	S1233= CtrlALUOut_DMMU2=1                                   Premise(F826)
	S1234= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_DMMU2-Write(S1051,S1233)
	S1235= CtrlALUOut_WB=0                                      Premise(F827)
	S1236= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_WB-Hold(S960,S1235)
	S1237= CtrlA_MEM=0                                          Premise(F828)
	S1238= CtrlA_WB=0                                           Premise(F829)
	S1239= CtrlB_MEM=0                                          Premise(F830)
	S1240= CtrlB_WB=0                                           Premise(F831)
	S1241= CtrlICache=0                                         Premise(F832)
	S1242= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S966,S1241)
	S1243= CtrlIMMU=0                                           Premise(F833)
	S1244= CtrlIR_DMMU1=0                                       Premise(F834)
	S1245= [IR_DMMU1]={10,rS,rT,imm}                            IR_DMMU1-Hold(S969,S1244)
	S1246= CtrlIR_DMMU2=1                                       Premise(F835)
	S1247= [IR_DMMU2]={10,rS,rT,imm}                            IR_DMMU2-Write(S1169,S1246)
	S1248= CtrlIR_EX=0                                          Premise(F836)
	S1249= [IR_EX]={10,rS,rT,imm}                               IR_EX-Hold(S972,S1248)
	S1250= CtrlIR_ID=0                                          Premise(F837)
	S1251= [IR_ID]={10,rS,rT,imm}                               IR_ID-Hold(S974,S1250)
	S1252= CtrlIR_IMMU=0                                        Premise(F838)
	S1253= CtrlIR_MEM=0                                         Premise(F839)
	S1254= [IR_MEM]={10,rS,rT,imm}                              IR_MEM-Hold(S977,S1253)
	S1255= CtrlIR_WB=0                                          Premise(F840)
	S1256= [IR_WB]={10,rS,rT,imm}                               IR_WB-Hold(S979,S1255)
	S1257= CtrlGPR=0                                            Premise(F841)
	S1258= GPR[rS]=a                                            GPR-Hold(S981,S1257)
	S1259= CtrlIAddrReg=0                                       Premise(F842)
	S1260= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S983,S1259)
	S1261= CtrlPC=0                                             Premise(F843)
	S1262= CtrlPCInc=0                                          Premise(F844)
	S1263= PC[CIA]=addr                                         PC-Hold(S986,S1262)
	S1264= PC[Out]=addr+4                                       PC-Hold(S987,S1261,S1262)
	S1265= CtrlIMem=0                                           Premise(F845)
	S1266= IMem[{pid,addr}]={10,rS,rT,imm}                      IMem-Hold(S989,S1265)
	S1267= CtrlICacheReg=0                                      Premise(F846)
	S1268= CtrlASIDIn=0                                         Premise(F847)
	S1269= CtrlCP0=0                                            Premise(F848)
	S1270= CP0[ASID]=pid                                        CP0-Hold(S993,S1269)
	S1271= CtrlEPCIn=0                                          Premise(F849)
	S1272= CtrlExCodeIn=0                                       Premise(F850)
	S1273= CtrlIRMux=0                                          Premise(F851)

DMMU2	S1274= A_EX.Out=FU(a)                                       A_EX-Out(S1226)
	S1275= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1226)
	S1276= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1226)
	S1277= B_EX.Out={16{imm[15]},imm}                           B_EX-Out(S1228)
	S1278= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                 B_EX-Out(S1228)
	S1279= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                 B_EX-Out(S1228)
	S1280= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_MEM-Out(S1230)
	S1281= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S1230)
	S1282= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S1230)
	S1283= ALUOut_DMMU1.Out={31{0},(FU(a)<{16{imm[15]},imm})}   ALUOut_DMMU1-Out(S1232)
	S1284= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU1-Out(S1232)
	S1285= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU1-Out(S1232)
	S1286= ALUOut_DMMU2.Out={31{0},(FU(a)<{16{imm[15]},imm})}   ALUOut_DMMU2-Out(S1234)
	S1287= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU2-Out(S1234)
	S1288= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU2-Out(S1234)
	S1289= ALUOut_WB.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_WB-Out(S1236)
	S1290= ALUOut_WB.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_WB-Out(S1236)
	S1291= ALUOut_WB.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_WB-Out(S1236)
	S1292= IR_DMMU1.Out={10,rS,rT,imm}                          IR_DMMU1-Out(S1245)
	S1293= IR_DMMU1.Out31_26=10                                 IR_DMMU1-Out(S1245)
	S1294= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1245)
	S1295= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1245)
	S1296= IR_DMMU1.Out15_0=imm                                 IR_DMMU1-Out(S1245)
	S1297= IR_DMMU2.Out={10,rS,rT,imm}                          IR_DMMU2-Out(S1247)
	S1298= IR_DMMU2.Out31_26=10                                 IR_DMMU2-Out(S1247)
	S1299= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1247)
	S1300= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1247)
	S1301= IR_DMMU2.Out15_0=imm                                 IR_DMMU2-Out(S1247)
	S1302= IR_EX.Out={10,rS,rT,imm}                             IR_EX-Out(S1249)
	S1303= IR_EX.Out31_26=10                                    IR_EX-Out(S1249)
	S1304= IR_EX.Out25_21=rS                                    IR_EX-Out(S1249)
	S1305= IR_EX.Out20_16=rT                                    IR_EX-Out(S1249)
	S1306= IR_EX.Out15_0=imm                                    IR_EX-Out(S1249)
	S1307= IR_ID.Out={10,rS,rT,imm}                             IR-Out(S1251)
	S1308= IR_ID.Out31_26=10                                    IR-Out(S1251)
	S1309= IR_ID.Out25_21=rS                                    IR-Out(S1251)
	S1310= IR_ID.Out20_16=rT                                    IR-Out(S1251)
	S1311= IR_ID.Out15_0=imm                                    IR-Out(S1251)
	S1312= IR_MEM.Out={10,rS,rT,imm}                            IR_MEM-Out(S1254)
	S1313= IR_MEM.Out31_26=10                                   IR_MEM-Out(S1254)
	S1314= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1254)
	S1315= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1254)
	S1316= IR_MEM.Out15_0=imm                                   IR_MEM-Out(S1254)
	S1317= IR_WB.Out={10,rS,rT,imm}                             IR-Out(S1256)
	S1318= IR_WB.Out31_26=10                                    IR-Out(S1256)
	S1319= IR_WB.Out25_21=rS                                    IR-Out(S1256)
	S1320= IR_WB.Out20_16=rT                                    IR-Out(S1256)
	S1321= IR_WB.Out15_0=imm                                    IR-Out(S1256)
	S1322= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1260)
	S1323= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1260)
	S1324= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1260)
	S1325= PC.CIA=addr                                          PC-Out(S1263)
	S1326= PC.CIA31_28=addr[31:28]                              PC-Out(S1263)
	S1327= PC.Out=addr+4                                        PC-Out(S1264)
	S1328= CP0.ASID=pid                                         CP0-Read-ASID(S1270)
	S1329= A_EX.Out=>ALU.A                                      Premise(F852)
	S1330= ALU.A=FU(a)                                          Path(S1274,S1329)
	S1331= B_EX.Out=>ALU.B                                      Premise(F853)
	S1332= ALU.B={16{imm[15]},imm}                              Path(S1277,S1331)
	S1333= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F854)
	S1334= ALUOut_DMMU1.In={31{0},(FU(a)<{16{imm[15]},imm})}    Path(S1280,S1333)
	S1335= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F855)
	S1336= ALUOut_DMMU2.In={31{0},(FU(a)<{16{imm[15]},imm})}    Path(S1283,S1335)
	S1337= ALU.Out=>ALUOut_MEM.In                               Premise(F856)
	S1338= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F857)
	S1339= ALUOut_WB.In={31{0},(FU(a)<{16{imm[15]},imm})}       Path(S1286,S1338)
	S1340= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F858)
	S1341= FU.OutID1=>A_EX.In                                   Premise(F859)
	S1342= A_MEM.Out=>A_WB.In                                   Premise(F860)
	S1343= IMMEXT.Out=>B_EX.In                                  Premise(F861)
	S1344= B_MEM.Out=>B_WB.In                                   Premise(F862)
	S1345= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F863)
	S1346= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F864)
	S1347= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F865)
	S1348= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F866)
	S1349= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F867)
	S1350= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F868)
	S1351= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F869)
	S1352= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F870)
	S1353= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F871)
	S1354= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F872)
	S1355= FU.Bub_ID=>CU_ID.Bub                                 Premise(F873)
	S1356= FU.Halt_ID=>CU_ID.Halt                               Premise(F874)
	S1357= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F875)
	S1358= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F876)
	S1359= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F877)
	S1360= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F878)
	S1361= FU.Bub_IF=>CU_IF.Bub                                 Premise(F879)
	S1362= FU.Halt_IF=>CU_IF.Halt                               Premise(F880)
	S1363= ICache.Hit=>CU_IF.ICacheHit                          Premise(F881)
	S1364= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F882)
	S1365= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F883)
	S1366= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F884)
	S1367= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F885)
	S1368= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F886)
	S1369= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F887)
	S1370= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F888)
	S1371= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F889)
	S1372= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F890)
	S1373= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F891)
	S1374= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F892)
	S1375= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F893)
	S1376= ICache.Hit=>FU.ICacheHit                             Premise(F894)
	S1377= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F895)
	S1378= FU.IR_DMMU1={10,rS,rT,imm}                           Path(S1292,S1377)
	S1379= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F896)
	S1380= FU.IR_DMMU2={10,rS,rT,imm}                           Path(S1297,S1379)
	S1381= IR_EX.Out=>FU.IR_EX                                  Premise(F897)
	S1382= FU.IR_EX={10,rS,rT,imm}                              Path(S1302,S1381)
	S1383= IR_ID.Out=>FU.IR_ID                                  Premise(F898)
	S1384= FU.IR_ID={10,rS,rT,imm}                              Path(S1307,S1383)
	S1385= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F899)
	S1386= IR_MEM.Out=>FU.IR_MEM                                Premise(F900)
	S1387= FU.IR_MEM={10,rS,rT,imm}                             Path(S1312,S1386)
	S1388= IR_WB.Out=>FU.IR_WB                                  Premise(F901)
	S1389= FU.IR_WB={10,rS,rT,imm}                              Path(S1317,S1388)
	S1390= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F902)
	S1391= FU.InDMMU1={31{0},(FU(a)<{16{imm[15]},imm})}         Path(S1283,S1390)
	S1392= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F903)
	S1393= FU.InDMMU1_WReg=rT                                   Path(S1295,S1392)
	S1394= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F904)
	S1395= FU.InDMMU2={31{0},(FU(a)<{16{imm[15]},imm})}         Path(S1286,S1394)
	S1396= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F905)
	S1397= FU.InDMMU2_WReg=rT                                   Path(S1300,S1396)
	S1398= ALU.Out=>FU.InEX                                     Premise(F906)
	S1399= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F907)
	S1400= FU.InEX_WReg=rT                                      Path(S1305,S1399)
	S1401= GPR.Rdata1=>FU.InID1                                 Premise(F908)
	S1402= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F909)
	S1403= FU.InID1_RReg=rS                                     Path(S1309,S1402)
	S1404= ALUOut_MEM.Out=>FU.InMEM                             Premise(F910)
	S1405= FU.InMEM={31{0},(FU(a)<{16{imm[15]},imm})}           Path(S1280,S1404)
	S1406= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F911)
	S1407= FU.InMEM_WReg=rT                                     Path(S1315,S1406)
	S1408= ALUOut_WB.Out=>FU.InWB                               Premise(F912)
	S1409= FU.InWB={31{0},(FU(a)<{16{imm[15]},imm})}            Path(S1289,S1408)
	S1410= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F913)
	S1411= FU.InWB_WReg=rT                                      Path(S1320,S1410)
	S1412= IR_ID.Out25_21=>GPR.RReg1                            Premise(F914)
	S1413= GPR.RReg1=rS                                         Path(S1309,S1412)
	S1414= GPR.Rdata1=a                                         GPR-Read(S1413,S1258)
	S1415= FU.InID1=a                                           Path(S1414,S1401)
	S1416= FU.OutID1=FU(a)                                      FU-Forward(S1415)
	S1417= A_EX.In=FU(a)                                        Path(S1416,S1341)
	S1418= ALUOut_WB.Out=>GPR.WData                             Premise(F915)
	S1419= GPR.WData={31{0},(FU(a)<{16{imm[15]},imm})}          Path(S1289,S1418)
	S1420= IR_WB.Out20_16=>GPR.WReg                             Premise(F916)
	S1421= GPR.WReg=rT                                          Path(S1320,S1420)
	S1422= IMMU.Addr=>IAddrReg.In                               Premise(F917)
	S1423= PC.Out=>ICache.IEA                                   Premise(F918)
	S1424= ICache.IEA=addr+4                                    Path(S1327,S1423)
	S1425= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1424)
	S1426= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1425,S1363)
	S1427= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1425,S1376)
	S1428= PC.Out=>ICache.IEA                                   Premise(F919)
	S1429= IMem.MEM8WordOut=>ICache.WData                       Premise(F920)
	S1430= ICache.Out=>ICacheReg.In                             Premise(F921)
	S1431= IR_ID.Out15_0=>IMMEXT.In                             Premise(F922)
	S1432= IMMEXT.In=imm                                        Path(S1311,S1431)
	S1433= IMMEXT.Out={16{imm[15]},imm}                         IMMEXT(S1432)
	S1434= B_EX.In={16{imm[15]},imm}                            Path(S1433,S1343)
	S1435= PC.Out=>IMMU.IEA                                     Premise(F923)
	S1436= IMMU.IEA=addr+4                                      Path(S1327,S1435)
	S1437= CP0.ASID=>IMMU.PID                                   Premise(F924)
	S1438= IMMU.PID=pid                                         Path(S1328,S1437)
	S1439= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1438,S1436)
	S1440= IAddrReg.In={pid,addr+4}                             Path(S1439,S1422)
	S1441= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1438,S1436)
	S1442= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1441,S1364)
	S1443= IAddrReg.Out=>IMem.RAddr                             Premise(F925)
	S1444= IMem.RAddr={pid,addr}                                Path(S1322,S1443)
	S1445= IMem.Out={10,rS,rT,imm}                              IMem-Read(S1444,S1266)
	S1446= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1444,S1266)
	S1447= ICache.WData=IMemGet8Word({pid,addr})                Path(S1446,S1429)
	S1448= ICacheReg.Out=>IRMux.CacheData                       Premise(F926)
	S1449= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F927)
	S1450= IMem.Out=>IRMux.MemData                              Premise(F928)
	S1451= IRMux.MemData={10,rS,rT,imm}                         Path(S1445,S1450)
	S1452= IRMux.Out={10,rS,rT,imm}                             IRMux-Select2(S1451)
	S1453= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F929)
	S1454= IR_MEM.Out=>IR_DMMU1.In                              Premise(F930)
	S1455= IR_DMMU1.In={10,rS,rT,imm}                           Path(S1312,S1454)
	S1456= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F931)
	S1457= IR_DMMU2.In={10,rS,rT,imm}                           Path(S1292,S1456)
	S1458= IR_ID.Out=>IR_EX.In                                  Premise(F932)
	S1459= IR_EX.In={10,rS,rT,imm}                              Path(S1307,S1458)
	S1460= ICache.Out=>IR_ID.In                                 Premise(F933)
	S1461= IRMux.Out=>IR_ID.In                                  Premise(F934)
	S1462= IR_ID.In={10,rS,rT,imm}                              Path(S1452,S1461)
	S1463= ICache.Out=>IR_IMMU.In                               Premise(F935)
	S1464= IR_EX.Out=>IR_MEM.In                                 Premise(F936)
	S1465= IR_MEM.In={10,rS,rT,imm}                             Path(S1302,S1464)
	S1466= IR_DMMU2.Out=>IR_WB.In                               Premise(F937)
	S1467= IR_WB.In={10,rS,rT,imm}                              Path(S1297,S1466)
	S1468= IR_MEM.Out=>IR_WB.In                                 Premise(F938)
	S1469= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F939)
	S1470= CU_DMMU1.IRFunc1=rT                                  Path(S1295,S1469)
	S1471= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F940)
	S1472= CU_DMMU1.IRFunc2=rS                                  Path(S1294,S1471)
	S1473= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F941)
	S1474= CU_DMMU1.Op=10                                       Path(S1293,S1473)
	S1475= CU_DMMU1.Func=cmpu_cmpu                              CU_DMMU1(S1474)
	S1476= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F942)
	S1477= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F943)
	S1478= CU_DMMU2.IRFunc1=rT                                  Path(S1300,S1477)
	S1479= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F944)
	S1480= CU_DMMU2.IRFunc2=rS                                  Path(S1299,S1479)
	S1481= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F945)
	S1482= CU_DMMU2.Op=10                                       Path(S1298,S1481)
	S1483= CU_DMMU2.Func=cmpu_cmpu                              CU_DMMU2(S1482)
	S1484= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F946)
	S1485= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F947)
	S1486= CU_EX.IRFunc1=rT                                     Path(S1305,S1485)
	S1487= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F948)
	S1488= CU_EX.IRFunc2=rS                                     Path(S1304,S1487)
	S1489= IR_EX.Out31_26=>CU_EX.Op                             Premise(F949)
	S1490= CU_EX.Op=10                                          Path(S1303,S1489)
	S1491= CU_EX.Func=cmpu_cmpu                                 CU_EX(S1490)
	S1492= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F950)
	S1493= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F951)
	S1494= CU_ID.IRFunc1=rT                                     Path(S1310,S1493)
	S1495= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F952)
	S1496= CU_ID.IRFunc2=rS                                     Path(S1309,S1495)
	S1497= IR_ID.Out31_26=>CU_ID.Op                             Premise(F953)
	S1498= CU_ID.Op=10                                          Path(S1308,S1497)
	S1499= CU_ID.Func=cmpu_cmpu                                 CU_ID(S1498)
	S1500= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F954)
	S1501= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F955)
	S1502= CU_MEM.IRFunc1=rT                                    Path(S1315,S1501)
	S1503= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F956)
	S1504= CU_MEM.IRFunc2=rS                                    Path(S1314,S1503)
	S1505= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F957)
	S1506= CU_MEM.Op=10                                         Path(S1313,S1505)
	S1507= CU_MEM.Func=cmpu_cmpu                                CU_MEM(S1506)
	S1508= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F958)
	S1509= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F959)
	S1510= CU_WB.IRFunc1=rT                                     Path(S1320,S1509)
	S1511= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F960)
	S1512= CU_WB.IRFunc2=rS                                     Path(S1319,S1511)
	S1513= IR_WB.Out31_26=>CU_WB.Op                             Premise(F961)
	S1514= CU_WB.Op=10                                          Path(S1318,S1513)
	S1515= CU_WB.Func=cmpu_cmpu                                 CU_WB(S1514)
	S1516= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F962)
	S1517= CtrlA_EX=0                                           Premise(F963)
	S1518= [A_EX]=FU(a)                                         A_EX-Hold(S1226,S1517)
	S1519= CtrlB_EX=0                                           Premise(F964)
	S1520= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S1228,S1519)
	S1521= CtrlALUOut_MEM=0                                     Premise(F965)
	S1522= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}       ALUOut_MEM-Hold(S1230,S1521)
	S1523= CtrlALUOut_DMMU1=0                                   Premise(F966)
	S1524= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_DMMU1-Hold(S1232,S1523)
	S1525= CtrlALUOut_DMMU2=0                                   Premise(F967)
	S1526= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_DMMU2-Hold(S1234,S1525)
	S1527= CtrlALUOut_WB=1                                      Premise(F968)
	S1528= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_WB-Write(S1339,S1527)
	S1529= CtrlA_MEM=0                                          Premise(F969)
	S1530= CtrlA_WB=0                                           Premise(F970)
	S1531= CtrlB_MEM=0                                          Premise(F971)
	S1532= CtrlB_WB=0                                           Premise(F972)
	S1533= CtrlICache=0                                         Premise(F973)
	S1534= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1242,S1533)
	S1535= CtrlIMMU=0                                           Premise(F974)
	S1536= CtrlIR_DMMU1=0                                       Premise(F975)
	S1537= [IR_DMMU1]={10,rS,rT,imm}                            IR_DMMU1-Hold(S1245,S1536)
	S1538= CtrlIR_DMMU2=0                                       Premise(F976)
	S1539= [IR_DMMU2]={10,rS,rT,imm}                            IR_DMMU2-Hold(S1247,S1538)
	S1540= CtrlIR_EX=0                                          Premise(F977)
	S1541= [IR_EX]={10,rS,rT,imm}                               IR_EX-Hold(S1249,S1540)
	S1542= CtrlIR_ID=0                                          Premise(F978)
	S1543= [IR_ID]={10,rS,rT,imm}                               IR_ID-Hold(S1251,S1542)
	S1544= CtrlIR_IMMU=0                                        Premise(F979)
	S1545= CtrlIR_MEM=0                                         Premise(F980)
	S1546= [IR_MEM]={10,rS,rT,imm}                              IR_MEM-Hold(S1254,S1545)
	S1547= CtrlIR_WB=1                                          Premise(F981)
	S1548= [IR_WB]={10,rS,rT,imm}                               IR_WB-Write(S1467,S1547)
	S1549= CtrlGPR=0                                            Premise(F982)
	S1550= GPR[rS]=a                                            GPR-Hold(S1258,S1549)
	S1551= CtrlIAddrReg=0                                       Premise(F983)
	S1552= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1260,S1551)
	S1553= CtrlPC=0                                             Premise(F984)
	S1554= CtrlPCInc=0                                          Premise(F985)
	S1555= PC[CIA]=addr                                         PC-Hold(S1263,S1554)
	S1556= PC[Out]=addr+4                                       PC-Hold(S1264,S1553,S1554)
	S1557= CtrlIMem=0                                           Premise(F986)
	S1558= IMem[{pid,addr}]={10,rS,rT,imm}                      IMem-Hold(S1266,S1557)
	S1559= CtrlICacheReg=0                                      Premise(F987)
	S1560= CtrlASIDIn=0                                         Premise(F988)
	S1561= CtrlCP0=0                                            Premise(F989)
	S1562= CP0[ASID]=pid                                        CP0-Hold(S1270,S1561)
	S1563= CtrlEPCIn=0                                          Premise(F990)
	S1564= CtrlExCodeIn=0                                       Premise(F991)
	S1565= CtrlIRMux=0                                          Premise(F992)

WB	S1566= A_EX.Out=FU(a)                                       A_EX-Out(S1518)
	S1567= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1518)
	S1568= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1518)
	S1569= B_EX.Out={16{imm[15]},imm}                           B_EX-Out(S1520)
	S1570= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                 B_EX-Out(S1520)
	S1571= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                 B_EX-Out(S1520)
	S1572= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_MEM-Out(S1522)
	S1573= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S1522)
	S1574= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S1522)
	S1575= ALUOut_DMMU1.Out={31{0},(FU(a)<{16{imm[15]},imm})}   ALUOut_DMMU1-Out(S1524)
	S1576= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU1-Out(S1524)
	S1577= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU1-Out(S1524)
	S1578= ALUOut_DMMU2.Out={31{0},(FU(a)<{16{imm[15]},imm})}   ALUOut_DMMU2-Out(S1526)
	S1579= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU2-Out(S1526)
	S1580= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU2-Out(S1526)
	S1581= ALUOut_WB.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_WB-Out(S1528)
	S1582= ALUOut_WB.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_WB-Out(S1528)
	S1583= ALUOut_WB.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_WB-Out(S1528)
	S1584= IR_DMMU1.Out={10,rS,rT,imm}                          IR_DMMU1-Out(S1537)
	S1585= IR_DMMU1.Out31_26=10                                 IR_DMMU1-Out(S1537)
	S1586= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1537)
	S1587= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1537)
	S1588= IR_DMMU1.Out15_0=imm                                 IR_DMMU1-Out(S1537)
	S1589= IR_DMMU2.Out={10,rS,rT,imm}                          IR_DMMU2-Out(S1539)
	S1590= IR_DMMU2.Out31_26=10                                 IR_DMMU2-Out(S1539)
	S1591= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1539)
	S1592= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1539)
	S1593= IR_DMMU2.Out15_0=imm                                 IR_DMMU2-Out(S1539)
	S1594= IR_EX.Out={10,rS,rT,imm}                             IR_EX-Out(S1541)
	S1595= IR_EX.Out31_26=10                                    IR_EX-Out(S1541)
	S1596= IR_EX.Out25_21=rS                                    IR_EX-Out(S1541)
	S1597= IR_EX.Out20_16=rT                                    IR_EX-Out(S1541)
	S1598= IR_EX.Out15_0=imm                                    IR_EX-Out(S1541)
	S1599= IR_ID.Out={10,rS,rT,imm}                             IR-Out(S1543)
	S1600= IR_ID.Out31_26=10                                    IR-Out(S1543)
	S1601= IR_ID.Out25_21=rS                                    IR-Out(S1543)
	S1602= IR_ID.Out20_16=rT                                    IR-Out(S1543)
	S1603= IR_ID.Out15_0=imm                                    IR-Out(S1543)
	S1604= IR_MEM.Out={10,rS,rT,imm}                            IR_MEM-Out(S1546)
	S1605= IR_MEM.Out31_26=10                                   IR_MEM-Out(S1546)
	S1606= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1546)
	S1607= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1546)
	S1608= IR_MEM.Out15_0=imm                                   IR_MEM-Out(S1546)
	S1609= IR_WB.Out={10,rS,rT,imm}                             IR-Out(S1548)
	S1610= IR_WB.Out31_26=10                                    IR-Out(S1548)
	S1611= IR_WB.Out25_21=rS                                    IR-Out(S1548)
	S1612= IR_WB.Out20_16=rT                                    IR-Out(S1548)
	S1613= IR_WB.Out15_0=imm                                    IR-Out(S1548)
	S1614= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1552)
	S1615= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1552)
	S1616= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1552)
	S1617= PC.CIA=addr                                          PC-Out(S1555)
	S1618= PC.CIA31_28=addr[31:28]                              PC-Out(S1555)
	S1619= PC.Out=addr+4                                        PC-Out(S1556)
	S1620= CP0.ASID=pid                                         CP0-Read-ASID(S1562)
	S1621= A_EX.Out=>ALU.A                                      Premise(F993)
	S1622= ALU.A=FU(a)                                          Path(S1566,S1621)
	S1623= B_EX.Out=>ALU.B                                      Premise(F994)
	S1624= ALU.B={16{imm[15]},imm}                              Path(S1569,S1623)
	S1625= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F995)
	S1626= ALUOut_DMMU1.In={31{0},(FU(a)<{16{imm[15]},imm})}    Path(S1572,S1625)
	S1627= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F996)
	S1628= ALUOut_DMMU2.In={31{0},(FU(a)<{16{imm[15]},imm})}    Path(S1575,S1627)
	S1629= ALU.Out=>ALUOut_MEM.In                               Premise(F997)
	S1630= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F998)
	S1631= ALUOut_WB.In={31{0},(FU(a)<{16{imm[15]},imm})}       Path(S1578,S1630)
	S1632= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F999)
	S1633= FU.OutID1=>A_EX.In                                   Premise(F1000)
	S1634= A_MEM.Out=>A_WB.In                                   Premise(F1001)
	S1635= IMMEXT.Out=>B_EX.In                                  Premise(F1002)
	S1636= B_MEM.Out=>B_WB.In                                   Premise(F1003)
	S1637= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1004)
	S1638= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1005)
	S1639= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1006)
	S1640= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1007)
	S1641= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1008)
	S1642= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1009)
	S1643= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1010)
	S1644= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1011)
	S1645= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1012)
	S1646= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1013)
	S1647= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1014)
	S1648= FU.Halt_ID=>CU_ID.Halt                               Premise(F1015)
	S1649= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1016)
	S1650= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1017)
	S1651= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1018)
	S1652= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1019)
	S1653= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1020)
	S1654= FU.Halt_IF=>CU_IF.Halt                               Premise(F1021)
	S1655= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1022)
	S1656= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1023)
	S1657= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1024)
	S1658= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1025)
	S1659= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1026)
	S1660= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1027)
	S1661= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1028)
	S1662= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1029)
	S1663= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1030)
	S1664= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1031)
	S1665= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1032)
	S1666= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1033)
	S1667= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1034)
	S1668= ICache.Hit=>FU.ICacheHit                             Premise(F1035)
	S1669= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1036)
	S1670= FU.IR_DMMU1={10,rS,rT,imm}                           Path(S1584,S1669)
	S1671= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1037)
	S1672= FU.IR_DMMU2={10,rS,rT,imm}                           Path(S1589,S1671)
	S1673= IR_EX.Out=>FU.IR_EX                                  Premise(F1038)
	S1674= FU.IR_EX={10,rS,rT,imm}                              Path(S1594,S1673)
	S1675= IR_ID.Out=>FU.IR_ID                                  Premise(F1039)
	S1676= FU.IR_ID={10,rS,rT,imm}                              Path(S1599,S1675)
	S1677= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1040)
	S1678= IR_MEM.Out=>FU.IR_MEM                                Premise(F1041)
	S1679= FU.IR_MEM={10,rS,rT,imm}                             Path(S1604,S1678)
	S1680= IR_WB.Out=>FU.IR_WB                                  Premise(F1042)
	S1681= FU.IR_WB={10,rS,rT,imm}                              Path(S1609,S1680)
	S1682= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F1043)
	S1683= FU.InDMMU1={31{0},(FU(a)<{16{imm[15]},imm})}         Path(S1575,S1682)
	S1684= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F1044)
	S1685= FU.InDMMU1_WReg=rT                                   Path(S1587,S1684)
	S1686= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F1045)
	S1687= FU.InDMMU2={31{0},(FU(a)<{16{imm[15]},imm})}         Path(S1578,S1686)
	S1688= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F1046)
	S1689= FU.InDMMU2_WReg=rT                                   Path(S1592,S1688)
	S1690= ALU.Out=>FU.InEX                                     Premise(F1047)
	S1691= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1048)
	S1692= FU.InEX_WReg=rT                                      Path(S1597,S1691)
	S1693= GPR.Rdata1=>FU.InID1                                 Premise(F1049)
	S1694= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1050)
	S1695= FU.InID1_RReg=rS                                     Path(S1601,S1694)
	S1696= ALUOut_MEM.Out=>FU.InMEM                             Premise(F1051)
	S1697= FU.InMEM={31{0},(FU(a)<{16{imm[15]},imm})}           Path(S1572,S1696)
	S1698= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1052)
	S1699= FU.InMEM_WReg=rT                                     Path(S1607,S1698)
	S1700= ALUOut_WB.Out=>FU.InWB                               Premise(F1053)
	S1701= FU.InWB={31{0},(FU(a)<{16{imm[15]},imm})}            Path(S1581,S1700)
	S1702= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1054)
	S1703= FU.InWB_WReg=rT                                      Path(S1612,S1702)
	S1704= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1055)
	S1705= GPR.RReg1=rS                                         Path(S1601,S1704)
	S1706= GPR.Rdata1=a                                         GPR-Read(S1705,S1550)
	S1707= FU.InID1=a                                           Path(S1706,S1693)
	S1708= FU.OutID1=FU(a)                                      FU-Forward(S1707)
	S1709= A_EX.In=FU(a)                                        Path(S1708,S1633)
	S1710= ALUOut_WB.Out=>GPR.WData                             Premise(F1056)
	S1711= GPR.WData={31{0},(FU(a)<{16{imm[15]},imm})}          Path(S1581,S1710)
	S1712= IR_WB.Out20_16=>GPR.WReg                             Premise(F1057)
	S1713= GPR.WReg=rT                                          Path(S1612,S1712)
	S1714= IMMU.Addr=>IAddrReg.In                               Premise(F1058)
	S1715= PC.Out=>ICache.IEA                                   Premise(F1059)
	S1716= ICache.IEA=addr+4                                    Path(S1619,S1715)
	S1717= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1716)
	S1718= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1717,S1655)
	S1719= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1717,S1668)
	S1720= PC.Out=>ICache.IEA                                   Premise(F1060)
	S1721= IMem.MEM8WordOut=>ICache.WData                       Premise(F1061)
	S1722= ICache.Out=>ICacheReg.In                             Premise(F1062)
	S1723= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1063)
	S1724= IMMEXT.In=imm                                        Path(S1603,S1723)
	S1725= IMMEXT.Out={16{imm[15]},imm}                         IMMEXT(S1724)
	S1726= B_EX.In={16{imm[15]},imm}                            Path(S1725,S1635)
	S1727= PC.Out=>IMMU.IEA                                     Premise(F1064)
	S1728= IMMU.IEA=addr+4                                      Path(S1619,S1727)
	S1729= CP0.ASID=>IMMU.PID                                   Premise(F1065)
	S1730= IMMU.PID=pid                                         Path(S1620,S1729)
	S1731= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1730,S1728)
	S1732= IAddrReg.In={pid,addr+4}                             Path(S1731,S1714)
	S1733= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1730,S1728)
	S1734= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1733,S1656)
	S1735= IAddrReg.Out=>IMem.RAddr                             Premise(F1066)
	S1736= IMem.RAddr={pid,addr}                                Path(S1614,S1735)
	S1737= IMem.Out={10,rS,rT,imm}                              IMem-Read(S1736,S1558)
	S1738= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1736,S1558)
	S1739= ICache.WData=IMemGet8Word({pid,addr})                Path(S1738,S1721)
	S1740= ICacheReg.Out=>IRMux.CacheData                       Premise(F1067)
	S1741= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1068)
	S1742= IMem.Out=>IRMux.MemData                              Premise(F1069)
	S1743= IRMux.MemData={10,rS,rT,imm}                         Path(S1737,S1742)
	S1744= IRMux.Out={10,rS,rT,imm}                             IRMux-Select2(S1743)
	S1745= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1070)
	S1746= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1071)
	S1747= IR_DMMU1.In={10,rS,rT,imm}                           Path(S1604,S1746)
	S1748= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1072)
	S1749= IR_DMMU2.In={10,rS,rT,imm}                           Path(S1584,S1748)
	S1750= IR_ID.Out=>IR_EX.In                                  Premise(F1073)
	S1751= IR_EX.In={10,rS,rT,imm}                              Path(S1599,S1750)
	S1752= ICache.Out=>IR_ID.In                                 Premise(F1074)
	S1753= IRMux.Out=>IR_ID.In                                  Premise(F1075)
	S1754= IR_ID.In={10,rS,rT,imm}                              Path(S1744,S1753)
	S1755= ICache.Out=>IR_IMMU.In                               Premise(F1076)
	S1756= IR_EX.Out=>IR_MEM.In                                 Premise(F1077)
	S1757= IR_MEM.In={10,rS,rT,imm}                             Path(S1594,S1756)
	S1758= IR_DMMU2.Out=>IR_WB.In                               Premise(F1078)
	S1759= IR_WB.In={10,rS,rT,imm}                              Path(S1589,S1758)
	S1760= IR_MEM.Out=>IR_WB.In                                 Premise(F1079)
	S1761= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1080)
	S1762= CU_DMMU1.IRFunc1=rT                                  Path(S1587,S1761)
	S1763= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1081)
	S1764= CU_DMMU1.IRFunc2=rS                                  Path(S1586,S1763)
	S1765= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1082)
	S1766= CU_DMMU1.Op=10                                       Path(S1585,S1765)
	S1767= CU_DMMU1.Func=cmpu_cmpu                              CU_DMMU1(S1766)
	S1768= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1083)
	S1769= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1084)
	S1770= CU_DMMU2.IRFunc1=rT                                  Path(S1592,S1769)
	S1771= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1085)
	S1772= CU_DMMU2.IRFunc2=rS                                  Path(S1591,S1771)
	S1773= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1086)
	S1774= CU_DMMU2.Op=10                                       Path(S1590,S1773)
	S1775= CU_DMMU2.Func=cmpu_cmpu                              CU_DMMU2(S1774)
	S1776= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1087)
	S1777= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1088)
	S1778= CU_EX.IRFunc1=rT                                     Path(S1597,S1777)
	S1779= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1089)
	S1780= CU_EX.IRFunc2=rS                                     Path(S1596,S1779)
	S1781= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1090)
	S1782= CU_EX.Op=10                                          Path(S1595,S1781)
	S1783= CU_EX.Func=cmpu_cmpu                                 CU_EX(S1782)
	S1784= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1091)
	S1785= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1092)
	S1786= CU_ID.IRFunc1=rT                                     Path(S1602,S1785)
	S1787= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1093)
	S1788= CU_ID.IRFunc2=rS                                     Path(S1601,S1787)
	S1789= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1094)
	S1790= CU_ID.Op=10                                          Path(S1600,S1789)
	S1791= CU_ID.Func=cmpu_cmpu                                 CU_ID(S1790)
	S1792= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1095)
	S1793= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1096)
	S1794= CU_MEM.IRFunc1=rT                                    Path(S1607,S1793)
	S1795= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1097)
	S1796= CU_MEM.IRFunc2=rS                                    Path(S1606,S1795)
	S1797= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1098)
	S1798= CU_MEM.Op=10                                         Path(S1605,S1797)
	S1799= CU_MEM.Func=cmpu_cmpu                                CU_MEM(S1798)
	S1800= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1099)
	S1801= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1100)
	S1802= CU_WB.IRFunc1=rT                                     Path(S1612,S1801)
	S1803= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1101)
	S1804= CU_WB.IRFunc2=rS                                     Path(S1611,S1803)
	S1805= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1102)
	S1806= CU_WB.Op=10                                          Path(S1610,S1805)
	S1807= CU_WB.Func=cmpu_cmpu                                 CU_WB(S1806)
	S1808= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1103)
	S1809= CtrlA_EX=0                                           Premise(F1104)
	S1810= [A_EX]=FU(a)                                         A_EX-Hold(S1518,S1809)
	S1811= CtrlB_EX=0                                           Premise(F1105)
	S1812= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S1520,S1811)
	S1813= CtrlALUOut_MEM=0                                     Premise(F1106)
	S1814= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}       ALUOut_MEM-Hold(S1522,S1813)
	S1815= CtrlALUOut_DMMU1=0                                   Premise(F1107)
	S1816= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_DMMU1-Hold(S1524,S1815)
	S1817= CtrlALUOut_DMMU2=0                                   Premise(F1108)
	S1818= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_DMMU2-Hold(S1526,S1817)
	S1819= CtrlALUOut_WB=0                                      Premise(F1109)
	S1820= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_WB-Hold(S1528,S1819)
	S1821= CtrlA_MEM=0                                          Premise(F1110)
	S1822= CtrlA_WB=0                                           Premise(F1111)
	S1823= CtrlB_MEM=0                                          Premise(F1112)
	S1824= CtrlB_WB=0                                           Premise(F1113)
	S1825= CtrlICache=0                                         Premise(F1114)
	S1826= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1534,S1825)
	S1827= CtrlIMMU=0                                           Premise(F1115)
	S1828= CtrlIR_DMMU1=0                                       Premise(F1116)
	S1829= [IR_DMMU1]={10,rS,rT,imm}                            IR_DMMU1-Hold(S1537,S1828)
	S1830= CtrlIR_DMMU2=0                                       Premise(F1117)
	S1831= [IR_DMMU2]={10,rS,rT,imm}                            IR_DMMU2-Hold(S1539,S1830)
	S1832= CtrlIR_EX=0                                          Premise(F1118)
	S1833= [IR_EX]={10,rS,rT,imm}                               IR_EX-Hold(S1541,S1832)
	S1834= CtrlIR_ID=0                                          Premise(F1119)
	S1835= [IR_ID]={10,rS,rT,imm}                               IR_ID-Hold(S1543,S1834)
	S1836= CtrlIR_IMMU=0                                        Premise(F1120)
	S1837= CtrlIR_MEM=0                                         Premise(F1121)
	S1838= [IR_MEM]={10,rS,rT,imm}                              IR_MEM-Hold(S1546,S1837)
	S1839= CtrlIR_WB=0                                          Premise(F1122)
	S1840= [IR_WB]={10,rS,rT,imm}                               IR_WB-Hold(S1548,S1839)
	S1841= CtrlGPR=1                                            Premise(F1123)
	S1842= GPR[rT]={31{0},(FU(a)<{16{imm[15]},imm})}            GPR-Write(S1713,S1711,S1841)
	S1843= CtrlIAddrReg=0                                       Premise(F1124)
	S1844= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1552,S1843)
	S1845= CtrlPC=0                                             Premise(F1125)
	S1846= CtrlPCInc=0                                          Premise(F1126)
	S1847= PC[CIA]=addr                                         PC-Hold(S1555,S1846)
	S1848= PC[Out]=addr+4                                       PC-Hold(S1556,S1845,S1846)
	S1849= CtrlIMem=0                                           Premise(F1127)
	S1850= IMem[{pid,addr}]={10,rS,rT,imm}                      IMem-Hold(S1558,S1849)
	S1851= CtrlICacheReg=0                                      Premise(F1128)
	S1852= CtrlASIDIn=0                                         Premise(F1129)
	S1853= CtrlCP0=0                                            Premise(F1130)
	S1854= CP0[ASID]=pid                                        CP0-Hold(S1562,S1853)
	S1855= CtrlEPCIn=0                                          Premise(F1131)
	S1856= CtrlExCodeIn=0                                       Premise(F1132)
	S1857= CtrlIRMux=0                                          Premise(F1133)

POST	S1810= [A_EX]=FU(a)                                         A_EX-Hold(S1518,S1809)
	S1812= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S1520,S1811)
	S1814= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}       ALUOut_MEM-Hold(S1522,S1813)
	S1816= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_DMMU1-Hold(S1524,S1815)
	S1818= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}     ALUOut_DMMU2-Hold(S1526,S1817)
	S1820= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_WB-Hold(S1528,S1819)
	S1826= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1534,S1825)
	S1829= [IR_DMMU1]={10,rS,rT,imm}                            IR_DMMU1-Hold(S1537,S1828)
	S1831= [IR_DMMU2]={10,rS,rT,imm}                            IR_DMMU2-Hold(S1539,S1830)
	S1833= [IR_EX]={10,rS,rT,imm}                               IR_EX-Hold(S1541,S1832)
	S1835= [IR_ID]={10,rS,rT,imm}                               IR_ID-Hold(S1543,S1834)
	S1838= [IR_MEM]={10,rS,rT,imm}                              IR_MEM-Hold(S1546,S1837)
	S1840= [IR_WB]={10,rS,rT,imm}                               IR_WB-Hold(S1548,S1839)
	S1842= GPR[rT]={31{0},(FU(a)<{16{imm[15]},imm})}            GPR-Write(S1713,S1711,S1841)
	S1844= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1552,S1843)
	S1847= PC[CIA]=addr                                         PC-Hold(S1555,S1846)
	S1848= PC[Out]=addr+4                                       PC-Hold(S1556,S1845,S1846)
	S1850= IMem[{pid,addr}]={10,rS,rT,imm}                      IMem-Hold(S1558,S1849)
	S1854= CP0[ASID]=pid                                        CP0-Hold(S1562,S1853)

