("reg2w32:/\treg2w32 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib reg2w32 schematic }:a"))) (((32.35 -1.31875) (39.45 2.03125)) "a" "Schematics XL" 13))("reg2w32:/\treg2w32 stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib reg2w32 layout }:a"))) (((-5.5675 -1.768) (13.0535 6.038)) "a" "Virtuoso XL" 8))("reg1w1:/\treg1w1 stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib reg1w1 layout }:a"))) (((-1.57 -1.539) (5.8225 1.56)) "a" "Virtuoso XL" 8))("reg1w1:/\treg1w1 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib reg1w1 schematic }:a"))) (((-2.49375 0.28125) (2.24375 2.51875)) "a" "Schematics XL" 8))("bit2:/\tbit2 stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib bit2 layout }:a"))) (((-0.497 -0.078) (3.227 1.483)) "a" "Virtuoso XL" 8))("bit2:/\tbit2 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib bit2 schematic }:a"))) (((-8.86875 -1.0125) (5.80625 5.9125)) "a" "Schematics XL" 8))("bit1:/\tbit1 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib bit1 schematic }:a"))) (((-8.08125 -3.16875) (5.08125 3.04375)) "a" "Schematics" 16))("bit1:/\tbit1 stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib bit1 layout }:a"))) (((-0.276 -0.288) (3.4485 1.273)) "a" "Virtuoso XL" 8))("mux6:/\tmux6 stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib mux6 layout }:a"))) (((-0.2645 -0.404) (5.0145 1.809)) "a" "Virtuoso XL" 200))("mux6:/\tmux6 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib mux6 schematic }:a"))) (((-14.325 -6.64375) (13.825 6.64375)) "a" "Schematics XL" 200))