Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/retr0/VERILOGGClass/RegisterBank/PLEASEWORK_isim_beh.exe -prj /home/retr0/VERILOGGClass/RegisterBank/PLEASEWORK_beh.prj work.PLEASEWORK work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/retr0/VERILOGGClass/RegisterBank/singleRegister32.v" into library work
Analyzing Verilog file "/home/retr0/VERILOGGClass/RegisterBank/Registers.v" into library work
Analyzing Verilog file "/home/retr0/VERILOGGClass/RegisterBank/MUX161.v" into library work
Analyzing Verilog file "/home/retr0/VERILOGGClass/RegisterBank/Decoder4to16.v" into library work
Analyzing Verilog file "/home/retr0/VERILOGGClass/RegisterBank/RegisterBank.v" into library work
Analyzing Verilog file "/home/retr0/VERILOGGClass/RegisterBank/PLEASEWORK.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82928 KB
Fuse CPU Usage: 1700 ms
Compiling module Decoder4to16
Compiling module singleRegister32
Compiling module Registers
Compiling module MUX161
Compiling module RegisterBank
Compiling module PLEASEWORK
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /home/retr0/VERILOGGClass/RegisterBank/PLEASEWORK_isim_beh.exe
Fuse Memory Usage: 643168 KB
Fuse CPU Usage: 1720 ms
GCC CPU Usage: 550 ms
