
SUDOKU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047e0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  080048a0  080048a0  000058a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a30  08004a30  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004a30  08004a30  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004a30  08004a30  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a30  08004a30  00005a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a34  08004a34  00005a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004a38  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  20000068  08004aa0  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c0  08004aa0  000063c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009867  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d5a  00000000  00000000  0000f8f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c8  00000000  00000000  00011658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005e9  00000000  00000000  00011e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012b35  00000000  00000000  00012409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b6d3  00000000  00000000  00024f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006acd3  00000000  00000000  00030611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009b2e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023b4  00000000  00000000  0009b328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  0009d6dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004888 	.word	0x08004888

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08004888 	.word	0x08004888

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_lmul>:
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	46ce      	mov	lr, r9
 800040c:	4699      	mov	r9, r3
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	469c      	mov	ip, r3
 8000412:	0413      	lsls	r3, r2, #16
 8000414:	4647      	mov	r7, r8
 8000416:	0c1b      	lsrs	r3, r3, #16
 8000418:	001d      	movs	r5, r3
 800041a:	000e      	movs	r6, r1
 800041c:	4661      	mov	r1, ip
 800041e:	0404      	lsls	r4, r0, #16
 8000420:	0c24      	lsrs	r4, r4, #16
 8000422:	b580      	push	{r7, lr}
 8000424:	0007      	movs	r7, r0
 8000426:	0c10      	lsrs	r0, r2, #16
 8000428:	434b      	muls	r3, r1
 800042a:	4365      	muls	r5, r4
 800042c:	4341      	muls	r1, r0
 800042e:	4360      	muls	r0, r4
 8000430:	0c2c      	lsrs	r4, r5, #16
 8000432:	18c0      	adds	r0, r0, r3
 8000434:	1824      	adds	r4, r4, r0
 8000436:	468c      	mov	ip, r1
 8000438:	42a3      	cmp	r3, r4
 800043a:	d903      	bls.n	8000444 <__aeabi_lmul+0x3c>
 800043c:	2380      	movs	r3, #128	@ 0x80
 800043e:	025b      	lsls	r3, r3, #9
 8000440:	4698      	mov	r8, r3
 8000442:	44c4      	add	ip, r8
 8000444:	4649      	mov	r1, r9
 8000446:	4379      	muls	r1, r7
 8000448:	4356      	muls	r6, r2
 800044a:	0c23      	lsrs	r3, r4, #16
 800044c:	042d      	lsls	r5, r5, #16
 800044e:	0c2d      	lsrs	r5, r5, #16
 8000450:	1989      	adds	r1, r1, r6
 8000452:	4463      	add	r3, ip
 8000454:	0424      	lsls	r4, r4, #16
 8000456:	1960      	adds	r0, r4, r5
 8000458:	18c9      	adds	r1, r1, r3
 800045a:	bcc0      	pop	{r6, r7}
 800045c:	46b9      	mov	r9, r7
 800045e:	46b0      	mov	r8, r6
 8000460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000464:	b590      	push	{r4, r7, lr}
 8000466:	b089      	sub	sp, #36	@ 0x24
 8000468:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800046a:	240c      	movs	r4, #12
 800046c:	193b      	adds	r3, r7, r4
 800046e:	0018      	movs	r0, r3
 8000470:	2314      	movs	r3, #20
 8000472:	001a      	movs	r2, r3
 8000474:	2100      	movs	r1, #0
 8000476:	f003 fb37 	bl	8003ae8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800047a:	4b26      	ldr	r3, [pc, #152]	@ (8000514 <MX_GPIO_Init+0xb0>)
 800047c:	695a      	ldr	r2, [r3, #20]
 800047e:	4b25      	ldr	r3, [pc, #148]	@ (8000514 <MX_GPIO_Init+0xb0>)
 8000480:	2180      	movs	r1, #128	@ 0x80
 8000482:	0289      	lsls	r1, r1, #10
 8000484:	430a      	orrs	r2, r1
 8000486:	615a      	str	r2, [r3, #20]
 8000488:	4b22      	ldr	r3, [pc, #136]	@ (8000514 <MX_GPIO_Init+0xb0>)
 800048a:	695a      	ldr	r2, [r3, #20]
 800048c:	2380      	movs	r3, #128	@ 0x80
 800048e:	029b      	lsls	r3, r3, #10
 8000490:	4013      	ands	r3, r2
 8000492:	60bb      	str	r3, [r7, #8]
 8000494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000496:	4b1f      	ldr	r3, [pc, #124]	@ (8000514 <MX_GPIO_Init+0xb0>)
 8000498:	695a      	ldr	r2, [r3, #20]
 800049a:	4b1e      	ldr	r3, [pc, #120]	@ (8000514 <MX_GPIO_Init+0xb0>)
 800049c:	2180      	movs	r1, #128	@ 0x80
 800049e:	0309      	lsls	r1, r1, #12
 80004a0:	430a      	orrs	r2, r1
 80004a2:	615a      	str	r2, [r3, #20]
 80004a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000514 <MX_GPIO_Init+0xb0>)
 80004a6:	695a      	ldr	r2, [r3, #20]
 80004a8:	2380      	movs	r3, #128	@ 0x80
 80004aa:	031b      	lsls	r3, r3, #12
 80004ac:	4013      	ands	r3, r2
 80004ae:	607b      	str	r3, [r7, #4]
 80004b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80004b2:	23c0      	movs	r3, #192	@ 0xc0
 80004b4:	009b      	lsls	r3, r3, #2
 80004b6:	4818      	ldr	r0, [pc, #96]	@ (8000518 <MX_GPIO_Init+0xb4>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	0019      	movs	r1, r3
 80004bc:	f001 faac 	bl	8001a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004c0:	193b      	adds	r3, r7, r4
 80004c2:	2201      	movs	r2, #1
 80004c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80004c6:	193b      	adds	r3, r7, r4
 80004c8:	2290      	movs	r2, #144	@ 0x90
 80004ca:	0352      	lsls	r2, r2, #13
 80004cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ce:	193b      	adds	r3, r7, r4
 80004d0:	2200      	movs	r2, #0
 80004d2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004d4:	193a      	adds	r2, r7, r4
 80004d6:	2390      	movs	r3, #144	@ 0x90
 80004d8:	05db      	lsls	r3, r3, #23
 80004da:	0011      	movs	r1, r2
 80004dc:	0018      	movs	r0, r3
 80004de:	f001 f92b 	bl	8001738 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80004e2:	0021      	movs	r1, r4
 80004e4:	187b      	adds	r3, r7, r1
 80004e6:	22c0      	movs	r2, #192	@ 0xc0
 80004e8:	0092      	lsls	r2, r2, #2
 80004ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2201      	movs	r2, #1
 80004f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	2200      	movs	r2, #0
 80004f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f8:	187b      	adds	r3, r7, r1
 80004fa:	2200      	movs	r2, #0
 80004fc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	4a05      	ldr	r2, [pc, #20]	@ (8000518 <MX_GPIO_Init+0xb4>)
 8000502:	0019      	movs	r1, r3
 8000504:	0010      	movs	r0, r2
 8000506:	f001 f917 	bl	8001738 <HAL_GPIO_Init>

}
 800050a:	46c0      	nop			@ (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	b009      	add	sp, #36	@ 0x24
 8000510:	bd90      	pop	{r4, r7, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	40021000 	.word	0x40021000
 8000518:	48000800 	.word	0x48000800

0800051c <main>:
void swap_rows(uint8_t m[9][9], uint8_t r1, uint8_t r2);
void swap_cols(uint8_t m[9][9], uint8_t c1, uint8_t c2);
void generate_sudoku(uint8_t difficulty);


int main(void) {
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0

	HAL_Init();
 8000520:	f000 ff4a 	bl	80013b8 <HAL_Init>
	SystemClock_Config();
 8000524:	f000 fd3c 	bl	8000fa0 <SystemClock_Config>
	MX_GPIO_Init();
 8000528:	f7ff ff9c 	bl	8000464 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800052c:	f000 fe96 	bl	800125c <MX_USART2_UART_Init>



	HAL_UART_Receive_IT(&huart2, rx_buf, 5);
 8000530:	4903      	ldr	r1, [pc, #12]	@ (8000540 <main+0x24>)
 8000532:	4b04      	ldr	r3, [pc, #16]	@ (8000544 <main+0x28>)
 8000534:	2205      	movs	r2, #5
 8000536:	0018      	movs	r0, r3
 8000538:	f001 ffdd 	bl	80024f6 <HAL_UART_Receive_IT>

  while (1)
 800053c:	46c0      	nop			@ (mov r8, r8)
 800053e:	e7fd      	b.n	800053c <main+0x20>
 8000540:	20000084 	.word	0x20000084
 8000544:	200001e8 	.word	0x200001e8

08000548 <HAL_UART_RxCpltCallback>:
  {     }

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800054a:	b087      	sub	sp, #28
 800054c:	af02      	add	r7, sp, #8
 800054e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	4a2a      	ldr	r2, [pc, #168]	@ (8000600 <HAL_UART_RxCpltCallback+0xb8>)
 8000556:	4293      	cmp	r3, r2
 8000558:	d14d      	bne.n	80005f6 <HAL_UART_RxCpltCallback+0xae>
    {
        uint8_t cmd = rx_buf[0];
 800055a:	200f      	movs	r0, #15
 800055c:	183b      	adds	r3, r7, r0
 800055e:	4a29      	ldr	r2, [pc, #164]	@ (8000604 <HAL_UART_RxCpltCallback+0xbc>)
 8000560:	7812      	ldrb	r2, [r2, #0]
 8000562:	701a      	strb	r2, [r3, #0]
        uint8_t b1  = rx_buf[1];
 8000564:	210e      	movs	r1, #14
 8000566:	187b      	adds	r3, r7, r1
 8000568:	4a26      	ldr	r2, [pc, #152]	@ (8000604 <HAL_UART_RxCpltCallback+0xbc>)
 800056a:	7852      	ldrb	r2, [r2, #1]
 800056c:	701a      	strb	r2, [r3, #0]
        uint8_t b2  = rx_buf[2];
 800056e:	240d      	movs	r4, #13
 8000570:	193b      	adds	r3, r7, r4
 8000572:	4a24      	ldr	r2, [pc, #144]	@ (8000604 <HAL_UART_RxCpltCallback+0xbc>)
 8000574:	7892      	ldrb	r2, [r2, #2]
 8000576:	701a      	strb	r2, [r3, #0]
        uint8_t b3  = rx_buf[3];
 8000578:	250c      	movs	r5, #12
 800057a:	197b      	adds	r3, r7, r5
 800057c:	4a21      	ldr	r2, [pc, #132]	@ (8000604 <HAL_UART_RxCpltCallback+0xbc>)
 800057e:	78d2      	ldrb	r2, [r2, #3]
 8000580:	701a      	strb	r2, [r3, #0]
        uint8_t chk = rx_buf[4];
 8000582:	260b      	movs	r6, #11
 8000584:	19bb      	adds	r3, r7, r6
 8000586:	4a1f      	ldr	r2, [pc, #124]	@ (8000604 <HAL_UART_RxCpltCallback+0xbc>)
 8000588:	7912      	ldrb	r2, [r2, #4]
 800058a:	701a      	strb	r2, [r3, #0]

       uint8_t calc_chk = cmd ^ b1 ^ b2 ^ b3;// поміняти чек суму на нашу
 800058c:	183a      	adds	r2, r7, r0
 800058e:	187b      	adds	r3, r7, r1
 8000590:	7812      	ldrb	r2, [r2, #0]
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	4053      	eors	r3, r2
 8000596:	b2da      	uxtb	r2, r3
 8000598:	193b      	adds	r3, r7, r4
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	4053      	eors	r3, r2
 800059e:	b2d9      	uxtb	r1, r3
 80005a0:	240a      	movs	r4, #10
 80005a2:	193b      	adds	r3, r7, r4
 80005a4:	197a      	adds	r2, r7, r5
 80005a6:	7812      	ldrb	r2, [r2, #0]
 80005a8:	404a      	eors	r2, r1
 80005aa:	701a      	strb	r2, [r3, #0]

       if (chk != calc_chk)
 80005ac:	19ba      	adds	r2, r7, r6
 80005ae:	193b      	adds	r3, r7, r4
 80005b0:	7812      	ldrb	r2, [r2, #0]
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d009      	beq.n	80005cc <HAL_UART_RxCpltCallback+0x84>
        {
            send_response(cmd, STATUS_CHKERR, 0, 0, 0);
 80005b8:	183b      	adds	r3, r7, r0
 80005ba:	7818      	ldrb	r0, [r3, #0]
 80005bc:	2300      	movs	r3, #0
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	2300      	movs	r3, #0
 80005c2:	2200      	movs	r2, #0
 80005c4:	2113      	movs	r1, #19
 80005c6:	f000 fbd5 	bl	8000d74 <send_response>
 80005ca:	e00e      	b.n	80005ea <HAL_UART_RxCpltCallback+0xa2>
        }
        else
        {
            process_command(cmd, b1, b2, b3);
 80005cc:	230c      	movs	r3, #12
 80005ce:	18fb      	adds	r3, r7, r3
 80005d0:	781c      	ldrb	r4, [r3, #0]
 80005d2:	230d      	movs	r3, #13
 80005d4:	18fb      	adds	r3, r7, r3
 80005d6:	781a      	ldrb	r2, [r3, #0]
 80005d8:	230e      	movs	r3, #14
 80005da:	18fb      	adds	r3, r7, r3
 80005dc:	7819      	ldrb	r1, [r3, #0]
 80005de:	230f      	movs	r3, #15
 80005e0:	18fb      	adds	r3, r7, r3
 80005e2:	7818      	ldrb	r0, [r3, #0]
 80005e4:	0023      	movs	r3, r4
 80005e6:	f000 f811 	bl	800060c <process_command>
        }

        // знову чекаємо 5 байтів
        HAL_UART_Receive_IT(&huart2, rx_buf, 5);
 80005ea:	4906      	ldr	r1, [pc, #24]	@ (8000604 <HAL_UART_RxCpltCallback+0xbc>)
 80005ec:	4b06      	ldr	r3, [pc, #24]	@ (8000608 <HAL_UART_RxCpltCallback+0xc0>)
 80005ee:	2205      	movs	r2, #5
 80005f0:	0018      	movs	r0, r3
 80005f2:	f001 ff80 	bl	80024f6 <HAL_UART_Receive_IT>
    }
}
 80005f6:	46c0      	nop			@ (mov r8, r8)
 80005f8:	46bd      	mov	sp, r7
 80005fa:	b005      	add	sp, #20
 80005fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005fe:	46c0      	nop			@ (mov r8, r8)
 8000600:	40004400 	.word	0x40004400
 8000604:	20000084 	.word	0x20000084
 8000608:	200001e8 	.word	0x200001e8

0800060c <process_command>:

void process_command(uint8_t cmd, uint8_t b1, uint8_t b2, uint8_t b3) {
 800060c:	b5b0      	push	{r4, r5, r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af02      	add	r7, sp, #8
 8000612:	0005      	movs	r5, r0
 8000614:	000c      	movs	r4, r1
 8000616:	0010      	movs	r0, r2
 8000618:	0019      	movs	r1, r3
 800061a:	1dfb      	adds	r3, r7, #7
 800061c:	1c2a      	adds	r2, r5, #0
 800061e:	701a      	strb	r2, [r3, #0]
 8000620:	1dbb      	adds	r3, r7, #6
 8000622:	1c22      	adds	r2, r4, #0
 8000624:	701a      	strb	r2, [r3, #0]
 8000626:	1d7b      	adds	r3, r7, #5
 8000628:	1c02      	adds	r2, r0, #0
 800062a:	701a      	strb	r2, [r3, #0]
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	1c0a      	adds	r2, r1, #0
 8000630:	701a      	strb	r2, [r3, #0]
    switch (cmd)
 8000632:	1dfb      	adds	r3, r7, #7
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b99      	cmp	r3, #153	@ 0x99
 8000638:	d100      	bne.n	800063c <process_command+0x30>
 800063a:	e145      	b.n	80008c8 <process_command+0x2bc>
 800063c:	dd00      	ble.n	8000640 <process_command+0x34>
 800063e:	e155      	b.n	80008ec <process_command+0x2e0>
 8000640:	2b08      	cmp	r3, #8
 8000642:	dc0a      	bgt.n	800065a <process_command+0x4e>
 8000644:	2b00      	cmp	r3, #0
 8000646:	dc00      	bgt.n	800064a <process_command+0x3e>
 8000648:	e150      	b.n	80008ec <process_command+0x2e0>
 800064a:	2b08      	cmp	r3, #8
 800064c:	d900      	bls.n	8000650 <process_command+0x44>
 800064e:	e14d      	b.n	80008ec <process_command+0x2e0>
 8000650:	009a      	lsls	r2, r3, #2
 8000652:	4ba8      	ldr	r3, [pc, #672]	@ (80008f4 <process_command+0x2e8>)
 8000654:	18d3      	adds	r3, r2, r3
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	469f      	mov	pc, r3
 800065a:	2b98      	cmp	r3, #152	@ 0x98
 800065c:	d100      	bne.n	8000660 <process_command+0x54>
 800065e:	e0f3      	b.n	8000848 <process_command+0x23c>

                   break;


    }
}
 8000660:	e144      	b.n	80008ec <process_command+0x2e0>
        	uint8_t dif = 0;
 8000662:	210f      	movs	r1, #15
 8000664:	187b      	adds	r3, r7, r1
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
        	if (b1 == 1) {
 800066a:	1dbb      	adds	r3, r7, #6
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b01      	cmp	r3, #1
 8000670:	d103      	bne.n	800067a <process_command+0x6e>
        		dif = 25; // Easy
 8000672:	187b      	adds	r3, r7, r1
 8000674:	2219      	movs	r2, #25
 8000676:	701a      	strb	r2, [r3, #0]
 8000678:	e010      	b.n	800069c <process_command+0x90>
        	else if (b1 == 2) {
 800067a:	1dbb      	adds	r3, r7, #6
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	2b02      	cmp	r3, #2
 8000680:	d104      	bne.n	800068c <process_command+0x80>
        		dif = 45; // Medium
 8000682:	230f      	movs	r3, #15
 8000684:	18fb      	adds	r3, r7, r3
 8000686:	222d      	movs	r2, #45	@ 0x2d
 8000688:	701a      	strb	r2, [r3, #0]
 800068a:	e007      	b.n	800069c <process_command+0x90>
        	else if (b1 == 3) {
 800068c:	1dbb      	adds	r3, r7, #6
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2b03      	cmp	r3, #3
 8000692:	d103      	bne.n	800069c <process_command+0x90>
        		dif = 65; // Hard
 8000694:	230f      	movs	r3, #15
 8000696:	18fb      	adds	r3, r7, r3
 8000698:	2241      	movs	r2, #65	@ 0x41
 800069a:	701a      	strb	r2, [r3, #0]
        		generate_sudoku(dif);
 800069c:	230f      	movs	r3, #15
 800069e:	18fb      	adds	r3, r7, r3
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	0018      	movs	r0, r3
 80006a4:	f000 f9ba 	bl	8000a1c <generate_sudoku>
        		send_response(cmd, STATUS_SETDIF, b1, b2, b3);
 80006a8:	1d7b      	adds	r3, r7, #5
 80006aa:	7819      	ldrb	r1, [r3, #0]
 80006ac:	1dbb      	adds	r3, r7, #6
 80006ae:	781a      	ldrb	r2, [r3, #0]
 80006b0:	1dfb      	adds	r3, r7, #7
 80006b2:	7818      	ldrb	r0, [r3, #0]
 80006b4:	1d3b      	adds	r3, r7, #4
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	9300      	str	r3, [sp, #0]
 80006ba:	000b      	movs	r3, r1
 80006bc:	2116      	movs	r1, #22
 80006be:	f000 fb59 	bl	8000d74 <send_response>
        	break;
 80006c2:	e113      	b.n	80008ec <process_command+0x2e0>
                send_response(cmd, STATUS_OK,0,0,0);
 80006c4:	1dfb      	adds	r3, r7, #7
 80006c6:	7818      	ldrb	r0, [r3, #0]
 80006c8:	2300      	movs	r3, #0
 80006ca:	9300      	str	r3, [sp, #0]
 80006cc:	2300      	movs	r3, #0
 80006ce:	2200      	movs	r2, #0
 80006d0:	2110      	movs	r1, #16
 80006d2:	f000 fb4f 	bl	8000d74 <send_response>
            break;
 80006d6:	e109      	b.n	80008ec <process_command+0x2e0>
            send_response(cmd, STATUS_OK,0,0,0);
 80006d8:	1dfb      	adds	r3, r7, #7
 80006da:	7818      	ldrb	r0, [r3, #0]
 80006dc:	2300      	movs	r3, #0
 80006de:	9300      	str	r3, [sp, #0]
 80006e0:	2300      	movs	r3, #0
 80006e2:	2200      	movs	r2, #0
 80006e4:	2110      	movs	r1, #16
 80006e6:	f000 fb45 	bl	8000d74 <send_response>
            break;
 80006ea:	e0ff      	b.n	80008ec <process_command+0x2e0>
            send_response(cmd, STATUS_LOSE,0,0,0);
 80006ec:	1dfb      	adds	r3, r7, #7
 80006ee:	7818      	ldrb	r0, [r3, #0]
 80006f0:	2300      	movs	r3, #0
 80006f2:	9300      	str	r3, [sp, #0]
 80006f4:	2300      	movs	r3, #0
 80006f6:	2200      	movs	r2, #0
 80006f8:	2114      	movs	r1, #20
 80006fa:	f000 fb3b 	bl	8000d74 <send_response>
            break;
 80006fe:	e0f5      	b.n	80008ec <process_command+0x2e0>
         	 if (matrix[b1][b2] != 0) {
 8000700:	1dbb      	adds	r3, r7, #6
 8000702:	781a      	ldrb	r2, [r3, #0]
 8000704:	1d7b      	adds	r3, r7, #5
 8000706:	7819      	ldrb	r1, [r3, #0]
 8000708:	487b      	ldr	r0, [pc, #492]	@ (80008f8 <process_command+0x2ec>)
 800070a:	0013      	movs	r3, r2
 800070c:	00db      	lsls	r3, r3, #3
 800070e:	189b      	adds	r3, r3, r2
 8000710:	18c3      	adds	r3, r0, r3
 8000712:	5c5b      	ldrb	r3, [r3, r1]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d00d      	beq.n	8000734 <process_command+0x128>
                 send_response(cmd, STATUS_LOCKED, b1, b2, b3);
 8000718:	1d7b      	adds	r3, r7, #5
 800071a:	7819      	ldrb	r1, [r3, #0]
 800071c:	1dbb      	adds	r3, r7, #6
 800071e:	781a      	ldrb	r2, [r3, #0]
 8000720:	1dfb      	adds	r3, r7, #7
 8000722:	7818      	ldrb	r0, [r3, #0]
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	9300      	str	r3, [sp, #0]
 800072a:	000b      	movs	r3, r1
 800072c:	2112      	movs	r1, #18
 800072e:	f000 fb21 	bl	8000d74 <send_response>
                 break;
 8000732:	e0db      	b.n	80008ec <process_command+0x2e0>
         	 else if(rulle_game(b1, b2, b3)){
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	781a      	ldrb	r2, [r3, #0]
 8000738:	1d7b      	adds	r3, r7, #5
 800073a:	7819      	ldrb	r1, [r3, #0]
 800073c:	1dbb      	adds	r3, r7, #6
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	0018      	movs	r0, r3
 8000742:	f000 fa51 	bl	8000be8 <rulle_game>
 8000746:	1e03      	subs	r3, r0, #0
 8000748:	d029      	beq.n	800079e <process_command+0x192>
         		matall[b1][b2] = b3;
 800074a:	1dbb      	adds	r3, r7, #6
 800074c:	781a      	ldrb	r2, [r3, #0]
 800074e:	1d7b      	adds	r3, r7, #5
 8000750:	7819      	ldrb	r1, [r3, #0]
 8000752:	486a      	ldr	r0, [pc, #424]	@ (80008fc <process_command+0x2f0>)
 8000754:	0013      	movs	r3, r2
 8000756:	00db      	lsls	r3, r3, #3
 8000758:	189b      	adds	r3, r3, r2
 800075a:	18c3      	adds	r3, r0, r3
 800075c:	1d3a      	adds	r2, r7, #4
 800075e:	7812      	ldrb	r2, [r2, #0]
 8000760:	545a      	strb	r2, [r3, r1]
         		if (c_zero(matall) == 0) {
 8000762:	4b66      	ldr	r3, [pc, #408]	@ (80008fc <process_command+0x2f0>)
 8000764:	0018      	movs	r0, r3
 8000766:	f000 fad3 	bl	8000d10 <c_zero>
 800076a:	1e03      	subs	r3, r0, #0
 800076c:	d109      	bne.n	8000782 <process_command+0x176>
         			send_response(cmd, STATUS_WIN, 7, 7, 7);
 800076e:	1dfb      	adds	r3, r7, #7
 8000770:	7818      	ldrb	r0, [r3, #0]
 8000772:	2307      	movs	r3, #7
 8000774:	9300      	str	r3, [sp, #0]
 8000776:	2307      	movs	r3, #7
 8000778:	2207      	movs	r2, #7
 800077a:	2115      	movs	r1, #21
 800077c:	f000 fafa 	bl	8000d74 <send_response>
            break;
 8000780:	e0b4      	b.n	80008ec <process_command+0x2e0>
         			send_response(cmd, STATUS_OK, b1, b2, b3);
 8000782:	1d7b      	adds	r3, r7, #5
 8000784:	7819      	ldrb	r1, [r3, #0]
 8000786:	1dbb      	adds	r3, r7, #6
 8000788:	781a      	ldrb	r2, [r3, #0]
 800078a:	1dfb      	adds	r3, r7, #7
 800078c:	7818      	ldrb	r0, [r3, #0]
 800078e:	1d3b      	adds	r3, r7, #4
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	9300      	str	r3, [sp, #0]
 8000794:	000b      	movs	r3, r1
 8000796:	2110      	movs	r1, #16
 8000798:	f000 faec 	bl	8000d74 <send_response>
            break;
 800079c:	e0a6      	b.n	80008ec <process_command+0x2e0>
         		 send_response(cmd, STATUS_INVALID,b1,b2,b3);
 800079e:	1d7b      	adds	r3, r7, #5
 80007a0:	7819      	ldrb	r1, [r3, #0]
 80007a2:	1dbb      	adds	r3, r7, #6
 80007a4:	781a      	ldrb	r2, [r3, #0]
 80007a6:	1dfb      	adds	r3, r7, #7
 80007a8:	7818      	ldrb	r0, [r3, #0]
 80007aa:	1d3b      	adds	r3, r7, #4
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	9300      	str	r3, [sp, #0]
 80007b0:	000b      	movs	r3, r1
 80007b2:	2111      	movs	r1, #17
 80007b4:	f000 fade 	bl	8000d74 <send_response>
            break;
 80007b8:	e098      	b.n	80008ec <process_command+0x2e0>
        	if (matrix[b1][b2] == 0) {
 80007ba:	1dbb      	adds	r3, r7, #6
 80007bc:	781a      	ldrb	r2, [r3, #0]
 80007be:	1d7b      	adds	r3, r7, #5
 80007c0:	7819      	ldrb	r1, [r3, #0]
 80007c2:	484d      	ldr	r0, [pc, #308]	@ (80008f8 <process_command+0x2ec>)
 80007c4:	0013      	movs	r3, r2
 80007c6:	00db      	lsls	r3, r3, #3
 80007c8:	189b      	adds	r3, r3, r2
 80007ca:	18c3      	adds	r3, r0, r3
 80007cc:	5c5b      	ldrb	r3, [r3, r1]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d117      	bne.n	8000802 <process_command+0x1f6>
        	      matall[b1][b2] = 0;
 80007d2:	1dbb      	adds	r3, r7, #6
 80007d4:	781a      	ldrb	r2, [r3, #0]
 80007d6:	1d7b      	adds	r3, r7, #5
 80007d8:	7819      	ldrb	r1, [r3, #0]
 80007da:	4848      	ldr	r0, [pc, #288]	@ (80008fc <process_command+0x2f0>)
 80007dc:	0013      	movs	r3, r2
 80007de:	00db      	lsls	r3, r3, #3
 80007e0:	189b      	adds	r3, r3, r2
 80007e2:	18c3      	adds	r3, r0, r3
 80007e4:	2200      	movs	r2, #0
 80007e6:	545a      	strb	r2, [r3, r1]
        	      send_response(cmd, STATUS_OK, b1, b2, 0);
 80007e8:	1d7b      	adds	r3, r7, #5
 80007ea:	7819      	ldrb	r1, [r3, #0]
 80007ec:	1dbb      	adds	r3, r7, #6
 80007ee:	781a      	ldrb	r2, [r3, #0]
 80007f0:	1dfb      	adds	r3, r7, #7
 80007f2:	7818      	ldrb	r0, [r3, #0]
 80007f4:	2300      	movs	r3, #0
 80007f6:	9300      	str	r3, [sp, #0]
 80007f8:	000b      	movs	r3, r1
 80007fa:	2110      	movs	r1, #16
 80007fc:	f000 faba 	bl	8000d74 <send_response>
            break;
 8000800:	e074      	b.n	80008ec <process_command+0x2e0>
        	      send_response(cmd, STATUS_LOCKED, b1, b2, 0);
 8000802:	1d7b      	adds	r3, r7, #5
 8000804:	7819      	ldrb	r1, [r3, #0]
 8000806:	1dbb      	adds	r3, r7, #6
 8000808:	781a      	ldrb	r2, [r3, #0]
 800080a:	1dfb      	adds	r3, r7, #7
 800080c:	7818      	ldrb	r0, [r3, #0]
 800080e:	2300      	movs	r3, #0
 8000810:	9300      	str	r3, [sp, #0]
 8000812:	000b      	movs	r3, r1
 8000814:	2112      	movs	r1, #18
 8000816:	f000 faad 	bl	8000d74 <send_response>
            break;
 800081a:	e067      	b.n	80008ec <process_command+0x2e0>
            send_response(cmd, STATUS_OK, c_zero(matrix), c_zero(matall), 0);
 800081c:	4b36      	ldr	r3, [pc, #216]	@ (80008f8 <process_command+0x2ec>)
 800081e:	0018      	movs	r0, r3
 8000820:	f000 fa76 	bl	8000d10 <c_zero>
 8000824:	0003      	movs	r3, r0
 8000826:	001c      	movs	r4, r3
 8000828:	4b34      	ldr	r3, [pc, #208]	@ (80008fc <process_command+0x2f0>)
 800082a:	0018      	movs	r0, r3
 800082c:	f000 fa70 	bl	8000d10 <c_zero>
 8000830:	0003      	movs	r3, r0
 8000832:	001a      	movs	r2, r3
 8000834:	1dfb      	adds	r3, r7, #7
 8000836:	7818      	ldrb	r0, [r3, #0]
 8000838:	2300      	movs	r3, #0
 800083a:	9300      	str	r3, [sp, #0]
 800083c:	0013      	movs	r3, r2
 800083e:	0022      	movs	r2, r4
 8000840:	2110      	movs	r1, #16
 8000842:	f000 fa97 	bl	8000d74 <send_response>
            break;
 8000846:	e051      	b.n	80008ec <process_command+0x2e0>
            if (matrix[b1][b2] == 0) { // Якщо це не початкова цифра
 8000848:	1dbb      	adds	r3, r7, #6
 800084a:	781a      	ldrb	r2, [r3, #0]
 800084c:	1d7b      	adds	r3, r7, #5
 800084e:	7819      	ldrb	r1, [r3, #0]
 8000850:	4829      	ldr	r0, [pc, #164]	@ (80008f8 <process_command+0x2ec>)
 8000852:	0013      	movs	r3, r2
 8000854:	00db      	lsls	r3, r3, #3
 8000856:	189b      	adds	r3, r3, r2
 8000858:	18c3      	adds	r3, r0, r3
 800085a:	5c5b      	ldrb	r3, [r3, r1]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d126      	bne.n	80008ae <process_command+0x2a2>
                uint8_t right_val = matCHEAT[b1][b2];
 8000860:	1dbb      	adds	r3, r7, #6
 8000862:	781a      	ldrb	r2, [r3, #0]
 8000864:	1d7b      	adds	r3, r7, #5
 8000866:	7818      	ldrb	r0, [r3, #0]
 8000868:	250e      	movs	r5, #14
 800086a:	1979      	adds	r1, r7, r5
 800086c:	4c24      	ldr	r4, [pc, #144]	@ (8000900 <process_command+0x2f4>)
 800086e:	0013      	movs	r3, r2
 8000870:	00db      	lsls	r3, r3, #3
 8000872:	189b      	adds	r3, r3, r2
 8000874:	18e3      	adds	r3, r4, r3
 8000876:	5c1b      	ldrb	r3, [r3, r0]
 8000878:	700b      	strb	r3, [r1, #0]
                matall[b1][b2] = right_val;
 800087a:	1dbb      	adds	r3, r7, #6
 800087c:	781a      	ldrb	r2, [r3, #0]
 800087e:	1d7b      	adds	r3, r7, #5
 8000880:	7819      	ldrb	r1, [r3, #0]
 8000882:	481e      	ldr	r0, [pc, #120]	@ (80008fc <process_command+0x2f0>)
 8000884:	0013      	movs	r3, r2
 8000886:	00db      	lsls	r3, r3, #3
 8000888:	189b      	adds	r3, r3, r2
 800088a:	18c3      	adds	r3, r0, r3
 800088c:	197a      	adds	r2, r7, r5
 800088e:	7812      	ldrb	r2, [r2, #0]
 8000890:	545a      	strb	r2, [r3, r1]
                send_response(cmd, STATUS_NOOB, b1, b2, right_val);
 8000892:	1d7b      	adds	r3, r7, #5
 8000894:	7819      	ldrb	r1, [r3, #0]
 8000896:	1dbb      	adds	r3, r7, #6
 8000898:	781a      	ldrb	r2, [r3, #0]
 800089a:	1dfb      	adds	r3, r7, #7
 800089c:	7818      	ldrb	r0, [r3, #0]
 800089e:	197b      	adds	r3, r7, r5
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	000b      	movs	r3, r1
 80008a6:	2165      	movs	r1, #101	@ 0x65
 80008a8:	f000 fa64 	bl	8000d74 <send_response>
            break;
 80008ac:	e01e      	b.n	80008ec <process_command+0x2e0>
            else send_response(cmd, STATUS_LOCKED, b1, b2, 0);
 80008ae:	1d7b      	adds	r3, r7, #5
 80008b0:	7819      	ldrb	r1, [r3, #0]
 80008b2:	1dbb      	adds	r3, r7, #6
 80008b4:	781a      	ldrb	r2, [r3, #0]
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	7818      	ldrb	r0, [r3, #0]
 80008ba:	2300      	movs	r3, #0
 80008bc:	9300      	str	r3, [sp, #0]
 80008be:	000b      	movs	r3, r1
 80008c0:	2112      	movs	r1, #18
 80008c2:	f000 fa57 	bl	8000d74 <send_response>
            break;
 80008c6:	e011      	b.n	80008ec <process_command+0x2e0>
        	memcpy(matall, matCHEAT, sizeof(matCHEAT));
 80008c8:	4a0c      	ldr	r2, [pc, #48]	@ (80008fc <process_command+0x2f0>)
 80008ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000900 <process_command+0x2f4>)
 80008cc:	0010      	movs	r0, r2
 80008ce:	0019      	movs	r1, r3
 80008d0:	2351      	movs	r3, #81	@ 0x51
 80008d2:	001a      	movs	r2, r3
 80008d4:	f003 f98b 	bl	8003bee <memcpy>
                 send_response(cmd, STATUS_OK_CHEAT, 6, 6, 6);
 80008d8:	1dfb      	adds	r3, r7, #7
 80008da:	7818      	ldrb	r0, [r3, #0]
 80008dc:	2306      	movs	r3, #6
 80008de:	9300      	str	r3, [sp, #0]
 80008e0:	2306      	movs	r3, #6
 80008e2:	2206      	movs	r2, #6
 80008e4:	2166      	movs	r1, #102	@ 0x66
 80008e6:	f000 fa45 	bl	8000d74 <send_response>
                   break;
 80008ea:	46c0      	nop			@ (mov r8, r8)
}
 80008ec:	46c0      	nop			@ (mov r8, r8)
 80008ee:	46bd      	mov	sp, r7
 80008f0:	b004      	add	sp, #16
 80008f2:	bdb0      	pop	{r4, r5, r7, pc}
 80008f4:	080048f4 	.word	0x080048f4
 80008f8:	20000190 	.word	0x20000190
 80008fc:	20000094 	.word	0x20000094
 8000900:	200000e8 	.word	0x200000e8

08000904 <swap_rows>:
void swap_rows(uint8_t m[9][9], uint8_t r1, uint8_t r2) {
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	0008      	movs	r0, r1
 800090e:	0011      	movs	r1, r2
 8000910:	1cfb      	adds	r3, r7, #3
 8000912:	1c02      	adds	r2, r0, #0
 8000914:	701a      	strb	r2, [r3, #0]
 8000916:	1cbb      	adds	r3, r7, #2
 8000918:	1c0a      	adds	r2, r1, #0
 800091a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 9; i++) {
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	e030      	b.n	8000984 <swap_rows+0x80>
        uint8_t temp = m[r1][i];
 8000922:	1cfb      	adds	r3, r7, #3
 8000924:	781a      	ldrb	r2, [r3, #0]
 8000926:	0013      	movs	r3, r2
 8000928:	00db      	lsls	r3, r3, #3
 800092a:	189b      	adds	r3, r3, r2
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	18d1      	adds	r1, r2, r3
 8000930:	200b      	movs	r0, #11
 8000932:	183b      	adds	r3, r7, r0
 8000934:	68fa      	ldr	r2, [r7, #12]
 8000936:	188a      	adds	r2, r1, r2
 8000938:	7812      	ldrb	r2, [r2, #0]
 800093a:	701a      	strb	r2, [r3, #0]
        m[r1][i] = m[r2][i];
 800093c:	1cbb      	adds	r3, r7, #2
 800093e:	781a      	ldrb	r2, [r3, #0]
 8000940:	0013      	movs	r3, r2
 8000942:	00db      	lsls	r3, r3, #3
 8000944:	189b      	adds	r3, r3, r2
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	18d1      	adds	r1, r2, r3
 800094a:	1cfb      	adds	r3, r7, #3
 800094c:	781a      	ldrb	r2, [r3, #0]
 800094e:	0013      	movs	r3, r2
 8000950:	00db      	lsls	r3, r3, #3
 8000952:	189b      	adds	r3, r3, r2
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	18d2      	adds	r2, r2, r3
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	18cb      	adds	r3, r1, r3
 800095c:	7819      	ldrb	r1, [r3, #0]
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	18d3      	adds	r3, r2, r3
 8000962:	1c0a      	adds	r2, r1, #0
 8000964:	701a      	strb	r2, [r3, #0]
        m[r2][i] = temp;
 8000966:	1cbb      	adds	r3, r7, #2
 8000968:	781a      	ldrb	r2, [r3, #0]
 800096a:	0013      	movs	r3, r2
 800096c:	00db      	lsls	r3, r3, #3
 800096e:	189b      	adds	r3, r3, r2
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	18d2      	adds	r2, r2, r3
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	18d3      	adds	r3, r2, r3
 8000978:	183a      	adds	r2, r7, r0
 800097a:	7812      	ldrb	r2, [r2, #0]
 800097c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 9; i++) {
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	3301      	adds	r3, #1
 8000982:	60fb      	str	r3, [r7, #12]
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	2b08      	cmp	r3, #8
 8000988:	ddcb      	ble.n	8000922 <swap_rows+0x1e>
    }
}
 800098a:	46c0      	nop			@ (mov r8, r8)
 800098c:	46c0      	nop			@ (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	b004      	add	sp, #16
 8000992:	bd80      	pop	{r7, pc}

08000994 <swap_cols>:


void swap_cols(uint8_t m[9][9], uint8_t c1, uint8_t c2) {
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b085      	sub	sp, #20
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
 800099c:	0008      	movs	r0, r1
 800099e:	0011      	movs	r1, r2
 80009a0:	1cfb      	adds	r3, r7, #3
 80009a2:	1c02      	adds	r2, r0, #0
 80009a4:	701a      	strb	r2, [r3, #0]
 80009a6:	1cbb      	adds	r3, r7, #2
 80009a8:	1c0a      	adds	r2, r1, #0
 80009aa:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 9; i++) {
 80009ac:	2300      	movs	r3, #0
 80009ae:	60fb      	str	r3, [r7, #12]
 80009b0:	e02b      	b.n	8000a0a <swap_cols+0x76>
        uint8_t temp = m[i][c1];
 80009b2:	68fa      	ldr	r2, [r7, #12]
 80009b4:	0013      	movs	r3, r2
 80009b6:	00db      	lsls	r3, r3, #3
 80009b8:	189b      	adds	r3, r3, r2
 80009ba:	687a      	ldr	r2, [r7, #4]
 80009bc:	18d1      	adds	r1, r2, r3
 80009be:	1cfb      	adds	r3, r7, #3
 80009c0:	781a      	ldrb	r2, [r3, #0]
 80009c2:	240b      	movs	r4, #11
 80009c4:	193b      	adds	r3, r7, r4
 80009c6:	5c8a      	ldrb	r2, [r1, r2]
 80009c8:	701a      	strb	r2, [r3, #0]
        m[i][c1] = m[i][c2];
 80009ca:	68fa      	ldr	r2, [r7, #12]
 80009cc:	0013      	movs	r3, r2
 80009ce:	00db      	lsls	r3, r3, #3
 80009d0:	189b      	adds	r3, r3, r2
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	18d0      	adds	r0, r2, r3
 80009d6:	1cbb      	adds	r3, r7, #2
 80009d8:	7819      	ldrb	r1, [r3, #0]
 80009da:	68fa      	ldr	r2, [r7, #12]
 80009dc:	0013      	movs	r3, r2
 80009de:	00db      	lsls	r3, r3, #3
 80009e0:	189b      	adds	r3, r3, r2
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	18d2      	adds	r2, r2, r3
 80009e6:	1cfb      	adds	r3, r7, #3
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	5c41      	ldrb	r1, [r0, r1]
 80009ec:	54d1      	strb	r1, [r2, r3]
        m[i][c2] = temp;
 80009ee:	68fa      	ldr	r2, [r7, #12]
 80009f0:	0013      	movs	r3, r2
 80009f2:	00db      	lsls	r3, r3, #3
 80009f4:	189b      	adds	r3, r3, r2
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	18d2      	adds	r2, r2, r3
 80009fa:	1cbb      	adds	r3, r7, #2
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	1939      	adds	r1, r7, r4
 8000a00:	7809      	ldrb	r1, [r1, #0]
 8000a02:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < 9; i++) {
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	3301      	adds	r3, #1
 8000a08:	60fb      	str	r3, [r7, #12]
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	2b08      	cmp	r3, #8
 8000a0e:	ddd0      	ble.n	80009b2 <swap_cols+0x1e>
    }
}
 8000a10:	46c0      	nop			@ (mov r8, r8)
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	46bd      	mov	sp, r7
 8000a16:	b005      	add	sp, #20
 8000a18:	bd90      	pop	{r4, r7, pc}
	...

08000a1c <generate_sudoku>:

void generate_sudoku(uint8_t difficulty) {
 8000a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a1e:	b087      	sub	sp, #28
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	0002      	movs	r2, r0
 8000a24:	1dfb      	adds	r3, r7, #7
 8000a26:	701a      	strb	r2, [r3, #0]
	memcpy(matall, metalon, sizeof(metalon));
 8000a28:	4a6b      	ldr	r2, [pc, #428]	@ (8000bd8 <generate_sudoku+0x1bc>)
 8000a2a:	4b6c      	ldr	r3, [pc, #432]	@ (8000bdc <generate_sudoku+0x1c0>)
 8000a2c:	0010      	movs	r0, r2
 8000a2e:	0019      	movs	r1, r3
 8000a30:	2351      	movs	r3, #81	@ 0x51
 8000a32:	001a      	movs	r2, r3
 8000a34:	f003 f8db 	bl	8003bee <memcpy>
    srand(HAL_GetTick()); // Сід для рандому на основі часу роботи
 8000a38:	f000 fd18 	bl	800146c <HAL_GetTick>
 8000a3c:	0003      	movs	r3, r0
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f002 fed4 	bl	80037ec <srand>

    for (int i = 0; i < 15; i++) {
 8000a44:	2300      	movs	r3, #0
 8000a46:	617b      	str	r3, [r7, #20]
 8000a48:	e06a      	b.n	8000b20 <generate_sudoku+0x104>
        uint8_t block = rand() % 3; // вибір блоку 0, 1 або 2
 8000a4a:	f002 feff 	bl	800384c <rand>
 8000a4e:	0003      	movs	r3, r0
 8000a50:	2103      	movs	r1, #3
 8000a52:	0018      	movs	r0, r3
 8000a54:	f7ff fcd2 	bl	80003fc <__aeabi_idivmod>
 8000a58:	000b      	movs	r3, r1
 8000a5a:	001a      	movs	r2, r3
 8000a5c:	2510      	movs	r5, #16
 8000a5e:	197b      	adds	r3, r7, r5
 8000a60:	701a      	strb	r2, [r3, #0]
        uint8_t r1 = block * 3 + rand() % 3;
 8000a62:	197b      	adds	r3, r7, r5
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	1c1a      	adds	r2, r3, #0
 8000a68:	1892      	adds	r2, r2, r2
 8000a6a:	18d3      	adds	r3, r2, r3
 8000a6c:	b2dc      	uxtb	r4, r3
 8000a6e:	f002 feed 	bl	800384c <rand>
 8000a72:	0003      	movs	r3, r0
 8000a74:	2103      	movs	r1, #3
 8000a76:	0018      	movs	r0, r3
 8000a78:	f7ff fcc0 	bl	80003fc <__aeabi_idivmod>
 8000a7c:	000b      	movs	r3, r1
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	260f      	movs	r6, #15
 8000a82:	19bb      	adds	r3, r7, r6
 8000a84:	18a2      	adds	r2, r4, r2
 8000a86:	701a      	strb	r2, [r3, #0]
        uint8_t r2 = block * 3 + rand() % 3;
 8000a88:	197b      	adds	r3, r7, r5
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	1c1a      	adds	r2, r3, #0
 8000a8e:	1892      	adds	r2, r2, r2
 8000a90:	18d3      	adds	r3, r2, r3
 8000a92:	b2dc      	uxtb	r4, r3
 8000a94:	f002 feda 	bl	800384c <rand>
 8000a98:	0003      	movs	r3, r0
 8000a9a:	2103      	movs	r1, #3
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f7ff fcad 	bl	80003fc <__aeabi_idivmod>
 8000aa2:	000b      	movs	r3, r1
 8000aa4:	b2da      	uxtb	r2, r3
 8000aa6:	210e      	movs	r1, #14
 8000aa8:	187b      	adds	r3, r7, r1
 8000aaa:	18a2      	adds	r2, r4, r2
 8000aac:	701a      	strb	r2, [r3, #0]
        swap_rows(matall, r1, r2);
 8000aae:	187b      	adds	r3, r7, r1
 8000ab0:	781a      	ldrb	r2, [r3, #0]
 8000ab2:	19bb      	adds	r3, r7, r6
 8000ab4:	7819      	ldrb	r1, [r3, #0]
 8000ab6:	4b48      	ldr	r3, [pc, #288]	@ (8000bd8 <generate_sudoku+0x1bc>)
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f7ff ff23 	bl	8000904 <swap_rows>

        uint8_t c1 = block * 3 + rand() % 3;
 8000abe:	197b      	adds	r3, r7, r5
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	1c1a      	adds	r2, r3, #0
 8000ac4:	1892      	adds	r2, r2, r2
 8000ac6:	18d3      	adds	r3, r2, r3
 8000ac8:	b2dc      	uxtb	r4, r3
 8000aca:	f002 febf 	bl	800384c <rand>
 8000ace:	0003      	movs	r3, r0
 8000ad0:	2103      	movs	r1, #3
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f7ff fc92 	bl	80003fc <__aeabi_idivmod>
 8000ad8:	000b      	movs	r3, r1
 8000ada:	b2da      	uxtb	r2, r3
 8000adc:	260d      	movs	r6, #13
 8000ade:	19bb      	adds	r3, r7, r6
 8000ae0:	18a2      	adds	r2, r4, r2
 8000ae2:	701a      	strb	r2, [r3, #0]
        uint8_t c2 = block * 3 + rand() % 3;
 8000ae4:	197b      	adds	r3, r7, r5
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	1c1a      	adds	r2, r3, #0
 8000aea:	1892      	adds	r2, r2, r2
 8000aec:	18d3      	adds	r3, r2, r3
 8000aee:	b2dc      	uxtb	r4, r3
 8000af0:	f002 feac 	bl	800384c <rand>
 8000af4:	0003      	movs	r3, r0
 8000af6:	2103      	movs	r1, #3
 8000af8:	0018      	movs	r0, r3
 8000afa:	f7ff fc7f 	bl	80003fc <__aeabi_idivmod>
 8000afe:	000b      	movs	r3, r1
 8000b00:	b2da      	uxtb	r2, r3
 8000b02:	210c      	movs	r1, #12
 8000b04:	187b      	adds	r3, r7, r1
 8000b06:	18a2      	adds	r2, r4, r2
 8000b08:	701a      	strb	r2, [r3, #0]
        swap_cols(matall, c1, c2);
 8000b0a:	187b      	adds	r3, r7, r1
 8000b0c:	781a      	ldrb	r2, [r3, #0]
 8000b0e:	19bb      	adds	r3, r7, r6
 8000b10:	7819      	ldrb	r1, [r3, #0]
 8000b12:	4b31      	ldr	r3, [pc, #196]	@ (8000bd8 <generate_sudoku+0x1bc>)
 8000b14:	0018      	movs	r0, r3
 8000b16:	f7ff ff3d 	bl	8000994 <swap_cols>
    for (int i = 0; i < 15; i++) {
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	617b      	str	r3, [r7, #20]
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	2b0e      	cmp	r3, #14
 8000b24:	dd91      	ble.n	8000a4a <generate_sudoku+0x2e>
    }
    memcpy(matCHEAT, matall, sizeof(matall));
 8000b26:	4a2e      	ldr	r2, [pc, #184]	@ (8000be0 <generate_sudoku+0x1c4>)
 8000b28:	4b2b      	ldr	r3, [pc, #172]	@ (8000bd8 <generate_sudoku+0x1bc>)
 8000b2a:	0010      	movs	r0, r2
 8000b2c:	0019      	movs	r1, r3
 8000b2e:	2351      	movs	r3, #81	@ 0x51
 8000b30:	001a      	movs	r2, r3
 8000b32:	f003 f85c 	bl	8003bee <memcpy>


    uint8_t holes = difficulty;
 8000b36:	2313      	movs	r3, #19
 8000b38:	18fb      	adds	r3, r7, r3
 8000b3a:	1dfa      	adds	r2, r7, #7
 8000b3c:	7812      	ldrb	r2, [r2, #0]
 8000b3e:	701a      	strb	r2, [r3, #0]
    while (holes > 0) {
 8000b40:	e038      	b.n	8000bb4 <generate_sudoku+0x198>
        uint8_t r = rand() % 9;
 8000b42:	f002 fe83 	bl	800384c <rand>
 8000b46:	0003      	movs	r3, r0
 8000b48:	2109      	movs	r1, #9
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f7ff fc56 	bl	80003fc <__aeabi_idivmod>
 8000b50:	000b      	movs	r3, r1
 8000b52:	001a      	movs	r2, r3
 8000b54:	2512      	movs	r5, #18
 8000b56:	197b      	adds	r3, r7, r5
 8000b58:	701a      	strb	r2, [r3, #0]
        uint8_t c = rand() % 9;
 8000b5a:	f002 fe77 	bl	800384c <rand>
 8000b5e:	0003      	movs	r3, r0
 8000b60:	2109      	movs	r1, #9
 8000b62:	0018      	movs	r0, r3
 8000b64:	f7ff fc4a 	bl	80003fc <__aeabi_idivmod>
 8000b68:	000b      	movs	r3, r1
 8000b6a:	001a      	movs	r2, r3
 8000b6c:	2611      	movs	r6, #17
 8000b6e:	19bb      	adds	r3, r7, r6
 8000b70:	701a      	strb	r2, [r3, #0]
        if (matall[r][c] != 0) {
 8000b72:	197b      	adds	r3, r7, r5
 8000b74:	781a      	ldrb	r2, [r3, #0]
 8000b76:	19bb      	adds	r3, r7, r6
 8000b78:	7819      	ldrb	r1, [r3, #0]
 8000b7a:	4817      	ldr	r0, [pc, #92]	@ (8000bd8 <generate_sudoku+0x1bc>)
 8000b7c:	0013      	movs	r3, r2
 8000b7e:	00db      	lsls	r3, r3, #3
 8000b80:	189b      	adds	r3, r3, r2
 8000b82:	18c3      	adds	r3, r0, r3
 8000b84:	5c5b      	ldrb	r3, [r3, r1]
 8000b86:	2413      	movs	r4, #19
 8000b88:	193a      	adds	r2, r7, r4
 8000b8a:	1939      	adds	r1, r7, r4
 8000b8c:	7809      	ldrb	r1, [r1, #0]
 8000b8e:	7011      	strb	r1, [r2, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d00f      	beq.n	8000bb4 <generate_sudoku+0x198>
            matall[r][c] = 0;
 8000b94:	197b      	adds	r3, r7, r5
 8000b96:	781a      	ldrb	r2, [r3, #0]
 8000b98:	19bb      	adds	r3, r7, r6
 8000b9a:	7819      	ldrb	r1, [r3, #0]
 8000b9c:	480e      	ldr	r0, [pc, #56]	@ (8000bd8 <generate_sudoku+0x1bc>)
 8000b9e:	0013      	movs	r3, r2
 8000ba0:	00db      	lsls	r3, r3, #3
 8000ba2:	189b      	adds	r3, r3, r2
 8000ba4:	18c3      	adds	r3, r0, r3
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	545a      	strb	r2, [r3, r1]
            holes--;
 8000baa:	193b      	adds	r3, r7, r4
 8000bac:	781a      	ldrb	r2, [r3, #0]
 8000bae:	193b      	adds	r3, r7, r4
 8000bb0:	3a01      	subs	r2, #1
 8000bb2:	701a      	strb	r2, [r3, #0]
    while (holes > 0) {
 8000bb4:	2313      	movs	r3, #19
 8000bb6:	18fb      	adds	r3, r7, r3
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d1c1      	bne.n	8000b42 <generate_sudoku+0x126>
        }
    }

    // 4. Фіксуємо отримане поле як початкову матрицю
    memcpy((void*)matrix, matall, sizeof(matall));
 8000bbe:	4a09      	ldr	r2, [pc, #36]	@ (8000be4 <generate_sudoku+0x1c8>)
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <generate_sudoku+0x1bc>)
 8000bc2:	0010      	movs	r0, r2
 8000bc4:	0019      	movs	r1, r3
 8000bc6:	2351      	movs	r3, #81	@ 0x51
 8000bc8:	001a      	movs	r2, r3
 8000bca:	f003 f810 	bl	8003bee <memcpy>
}
 8000bce:	46c0      	nop			@ (mov r8, r8)
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	b007      	add	sp, #28
 8000bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bd6:	46c0      	nop			@ (mov r8, r8)
 8000bd8:	20000094 	.word	0x20000094
 8000bdc:	080048a0 	.word	0x080048a0
 8000be0:	200000e8 	.word	0x200000e8
 8000be4:	20000190 	.word	0x20000190

08000be8 <rulle_game>:

uint8_t rulle_game(uint8_t b1, uint8_t b2, uint8_t b3) {
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b08b      	sub	sp, #44	@ 0x2c
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	0004      	movs	r4, r0
 8000bf0:	0008      	movs	r0, r1
 8000bf2:	0011      	movs	r1, r2
 8000bf4:	1dfb      	adds	r3, r7, #7
 8000bf6:	1c22      	adds	r2, r4, #0
 8000bf8:	701a      	strb	r2, [r3, #0]
 8000bfa:	1dbb      	adds	r3, r7, #6
 8000bfc:	1c02      	adds	r2, r0, #0
 8000bfe:	701a      	strb	r2, [r3, #0]
 8000c00:	1d7b      	adds	r3, r7, #5
 8000c02:	1c0a      	adds	r2, r1, #0
 8000c04:	701a      	strb	r2, [r3, #0]

    for (int i = 0; i < 9; i++) {
 8000c06:	2300      	movs	r3, #0
 8000c08:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c0a:	e029      	b.n	8000c60 <rulle_game+0x78>

        if ((i != b2 && matall[b1][i] == b3) || (i != b1 && matall[i][b2] == b3)) {
 8000c0c:	1dbb      	adds	r3, r7, #6
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d00d      	beq.n	8000c32 <rulle_game+0x4a>
 8000c16:	1dfb      	adds	r3, r7, #7
 8000c18:	781a      	ldrb	r2, [r3, #0]
 8000c1a:	493c      	ldr	r1, [pc, #240]	@ (8000d0c <rulle_game+0x124>)
 8000c1c:	0013      	movs	r3, r2
 8000c1e:	00db      	lsls	r3, r3, #3
 8000c20:	189b      	adds	r3, r3, r2
 8000c22:	18ca      	adds	r2, r1, r3
 8000c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c26:	18d3      	adds	r3, r2, r3
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	1d7a      	adds	r2, r7, #5
 8000c2c:	7812      	ldrb	r2, [r2, #0]
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	d011      	beq.n	8000c56 <rulle_game+0x6e>
 8000c32:	1dfb      	adds	r3, r7, #7
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d00e      	beq.n	8000c5a <rulle_game+0x72>
 8000c3c:	1dbb      	adds	r3, r7, #6
 8000c3e:	7819      	ldrb	r1, [r3, #0]
 8000c40:	4832      	ldr	r0, [pc, #200]	@ (8000d0c <rulle_game+0x124>)
 8000c42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c44:	0013      	movs	r3, r2
 8000c46:	00db      	lsls	r3, r3, #3
 8000c48:	189b      	adds	r3, r3, r2
 8000c4a:	18c3      	adds	r3, r0, r3
 8000c4c:	5c5b      	ldrb	r3, [r3, r1]
 8000c4e:	1d7a      	adds	r2, r7, #5
 8000c50:	7812      	ldrb	r2, [r2, #0]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d101      	bne.n	8000c5a <rulle_game+0x72>
            return 0;
 8000c56:	2300      	movs	r3, #0
 8000c58:	e054      	b.n	8000d04 <rulle_game+0x11c>
    for (int i = 0; i < 9; i++) {
 8000c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c62:	2b08      	cmp	r3, #8
 8000c64:	ddd2      	ble.n	8000c0c <rulle_game+0x24>
        }
    }


    int sR = (b1 / 3) * 3;
 8000c66:	1dfb      	adds	r3, r7, #7
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	2103      	movs	r1, #3
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f7ff fa55 	bl	800011c <__udivsi3>
 8000c72:	0003      	movs	r3, r0
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	001a      	movs	r2, r3
 8000c78:	0013      	movs	r3, r2
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	189b      	adds	r3, r3, r2
 8000c7e:	61bb      	str	r3, [r7, #24]
        int sC = (b2 / 3) * 3;
 8000c80:	1dbb      	adds	r3, r7, #6
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2103      	movs	r1, #3
 8000c86:	0018      	movs	r0, r3
 8000c88:	f7ff fa48 	bl	800011c <__udivsi3>
 8000c8c:	0003      	movs	r3, r0
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	001a      	movs	r2, r3
 8000c92:	0013      	movs	r3, r2
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	189b      	adds	r3, r3, r2
 8000c98:	617b      	str	r3, [r7, #20]
        for (int i = 0; i < 3; i++) {
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	623b      	str	r3, [r7, #32]
 8000c9e:	e02d      	b.n	8000cfc <rulle_game+0x114>
            for (int k = 0; k < 3; k++) {
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	61fb      	str	r3, [r7, #28]
 8000ca4:	e024      	b.n	8000cf0 <rulle_game+0x108>
                int currentR = sR + i;
 8000ca6:	69ba      	ldr	r2, [r7, #24]
 8000ca8:	6a3b      	ldr	r3, [r7, #32]
 8000caa:	18d3      	adds	r3, r2, r3
 8000cac:	613b      	str	r3, [r7, #16]
                int currentC = sC + k;
 8000cae:	697a      	ldr	r2, [r7, #20]
 8000cb0:	69fb      	ldr	r3, [r7, #28]
 8000cb2:	18d3      	adds	r3, r2, r3
 8000cb4:	60fb      	str	r3, [r7, #12]

                if (currentR == b1 && currentC == b2) continue;
 8000cb6:	1dfb      	adds	r3, r7, #7
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d104      	bne.n	8000cca <rulle_game+0xe2>
 8000cc0:	1dbb      	adds	r3, r7, #6
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	68fa      	ldr	r2, [r7, #12]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d00e      	beq.n	8000ce8 <rulle_game+0x100>
                if (matall[currentR][currentC] == b3) return 0;
 8000cca:	4910      	ldr	r1, [pc, #64]	@ (8000d0c <rulle_game+0x124>)
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	0013      	movs	r3, r2
 8000cd0:	00db      	lsls	r3, r3, #3
 8000cd2:	189b      	adds	r3, r3, r2
 8000cd4:	18ca      	adds	r2, r1, r3
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	18d3      	adds	r3, r2, r3
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	1d7a      	adds	r2, r7, #5
 8000cde:	7812      	ldrb	r2, [r2, #0]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d102      	bne.n	8000cea <rulle_game+0x102>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	e00d      	b.n	8000d04 <rulle_game+0x11c>
                if (currentR == b1 && currentC == b2) continue;
 8000ce8:	46c0      	nop			@ (mov r8, r8)
            for (int k = 0; k < 3; k++) {
 8000cea:	69fb      	ldr	r3, [r7, #28]
 8000cec:	3301      	adds	r3, #1
 8000cee:	61fb      	str	r3, [r7, #28]
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	2b02      	cmp	r3, #2
 8000cf4:	ddd7      	ble.n	8000ca6 <rulle_game+0xbe>
        for (int i = 0; i < 3; i++) {
 8000cf6:	6a3b      	ldr	r3, [r7, #32]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	623b      	str	r3, [r7, #32]
 8000cfc:	6a3b      	ldr	r3, [r7, #32]
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	ddce      	ble.n	8000ca0 <rulle_game+0xb8>
            }
        }

    return 1;
 8000d02:	2301      	movs	r3, #1
}
 8000d04:	0018      	movs	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b00b      	add	sp, #44	@ 0x2c
 8000d0a:	bd90      	pop	{r4, r7, pc}
 8000d0c:	20000094 	.word	0x20000094

08000d10 <c_zero>:

uint8_t c_zero(uint8_t m[9][9]) {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
    uint8_t count = 0;
 8000d18:	2317      	movs	r3, #23
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 9; i++)
 8000d20:	2300      	movs	r3, #0
 8000d22:	613b      	str	r3, [r7, #16]
 8000d24:	e01c      	b.n	8000d60 <c_zero+0x50>
        for (int j = 0; j < 9; j++)
 8000d26:	2300      	movs	r3, #0
 8000d28:	60fb      	str	r3, [r7, #12]
 8000d2a:	e013      	b.n	8000d54 <c_zero+0x44>
            if (m[i][j] == 0) count++;
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	0013      	movs	r3, r2
 8000d30:	00db      	lsls	r3, r3, #3
 8000d32:	189b      	adds	r3, r3, r2
 8000d34:	687a      	ldr	r2, [r7, #4]
 8000d36:	18d2      	adds	r2, r2, r3
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	18d3      	adds	r3, r2, r3
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d105      	bne.n	8000d4e <c_zero+0x3e>
 8000d42:	2117      	movs	r1, #23
 8000d44:	187b      	adds	r3, r7, r1
 8000d46:	781a      	ldrb	r2, [r3, #0]
 8000d48:	187b      	adds	r3, r7, r1
 8000d4a:	3201      	adds	r2, #1
 8000d4c:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < 9; j++)
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	3301      	adds	r3, #1
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	2b08      	cmp	r3, #8
 8000d58:	dde8      	ble.n	8000d2c <c_zero+0x1c>
    for (int i = 0; i < 9; i++)
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	613b      	str	r3, [r7, #16]
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	2b08      	cmp	r3, #8
 8000d64:	dddf      	ble.n	8000d26 <c_zero+0x16>
    return count;
 8000d66:	2317      	movs	r3, #23
 8000d68:	18fb      	adds	r3, r7, r3
 8000d6a:	781b      	ldrb	r3, [r3, #0]
}
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	b006      	add	sp, #24
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <send_response>:

void send_response(uint8_t cmd, uint8_t status, uint8_t b1, uint8_t b2, uint8_t b3 )
{
 8000d74:	b5b0      	push	{r4, r5, r7, lr}
 8000d76:	b08c      	sub	sp, #48	@ 0x30
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	0005      	movs	r5, r0
 8000d7c:	000c      	movs	r4, r1
 8000d7e:	0010      	movs	r0, r2
 8000d80:	0019      	movs	r1, r3
 8000d82:	1dfb      	adds	r3, r7, #7
 8000d84:	1c2a      	adds	r2, r5, #0
 8000d86:	701a      	strb	r2, [r3, #0]
 8000d88:	1dbb      	adds	r3, r7, #6
 8000d8a:	1c22      	adds	r2, r4, #0
 8000d8c:	701a      	strb	r2, [r3, #0]
 8000d8e:	1d7b      	adds	r3, r7, #5
 8000d90:	1c02      	adds	r2, r0, #0
 8000d92:	701a      	strb	r2, [r3, #0]
 8000d94:	1d3b      	adds	r3, r7, #4
 8000d96:	1c0a      	adds	r2, r1, #0
 8000d98:	701a      	strb	r2, [r3, #0]
	if(cmd==CMD_START||cmd==CMD_RESTART){
 8000d9a:	1dfb      	adds	r3, r7, #7
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d003      	beq.n	8000daa <send_response+0x36>
 8000da2:	1dfb      	adds	r3, r7, #7
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d15d      	bne.n	8000e66 <send_response+0xf2>
		if(cmd==CMD_RESTART)memcpy(matall, matrix, sizeof(matrix));
 8000daa:	1dfb      	adds	r3, r7, #7
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	2b02      	cmp	r3, #2
 8000db0:	d107      	bne.n	8000dc2 <send_response+0x4e>
 8000db2:	4a75      	ldr	r2, [pc, #468]	@ (8000f88 <send_response+0x214>)
 8000db4:	4b75      	ldr	r3, [pc, #468]	@ (8000f8c <send_response+0x218>)
 8000db6:	0010      	movs	r0, r2
 8000db8:	0019      	movs	r1, r3
 8000dba:	2351      	movs	r3, #81	@ 0x51
 8000dbc:	001a      	movs	r2, r3
 8000dbe:	f002 ff16 	bl	8003bee <memcpy>

	      packet[0] = cmd;
 8000dc2:	4b73      	ldr	r3, [pc, #460]	@ (8000f90 <send_response+0x21c>)
 8000dc4:	1dfa      	adds	r2, r7, #7
 8000dc6:	7812      	ldrb	r2, [r2, #0]
 8000dc8:	701a      	strb	r2, [r3, #0]
	      packet[1] = status;
 8000dca:	4b71      	ldr	r3, [pc, #452]	@ (8000f90 <send_response+0x21c>)
 8000dcc:	1dba      	adds	r2, r7, #6
 8000dce:	7812      	ldrb	r2, [r2, #0]
 8000dd0:	705a      	strb	r2, [r3, #1]
	            for(int i=0; i<9; i++){
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dd6:	e01d      	b.n	8000e14 <send_response+0xa0>
	                for(int j=0; j<9; j++){
 8000dd8:	2300      	movs	r3, #0
 8000dda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ddc:	e014      	b.n	8000e08 <send_response+0x94>
	                    packet[2 + i*9 + j] = matrix[i][j];
 8000dde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000de0:	0013      	movs	r3, r2
 8000de2:	00db      	lsls	r3, r3, #3
 8000de4:	189b      	adds	r3, r3, r2
 8000de6:	1c9a      	adds	r2, r3, #2
 8000de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dea:	18d1      	adds	r1, r2, r3
 8000dec:	4867      	ldr	r0, [pc, #412]	@ (8000f8c <send_response+0x218>)
 8000dee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000df0:	0013      	movs	r3, r2
 8000df2:	00db      	lsls	r3, r3, #3
 8000df4:	189b      	adds	r3, r3, r2
 8000df6:	18c2      	adds	r2, r0, r3
 8000df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dfa:	18d3      	adds	r3, r2, r3
 8000dfc:	781a      	ldrb	r2, [r3, #0]
 8000dfe:	4b64      	ldr	r3, [pc, #400]	@ (8000f90 <send_response+0x21c>)
 8000e00:	545a      	strb	r2, [r3, r1]
	                for(int j=0; j<9; j++){
 8000e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e04:	3301      	adds	r3, #1
 8000e06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e0a:	2b08      	cmp	r3, #8
 8000e0c:	dde7      	ble.n	8000dde <send_response+0x6a>
	            for(int i=0; i<9; i++){
 8000e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e10:	3301      	adds	r3, #1
 8000e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e16:	2b08      	cmp	r3, #8
 8000e18:	ddde      	ble.n	8000dd8 <send_response+0x64>
	                }
	            }
	            uint8_t crc84 = 0;
 8000e1a:	2327      	movs	r3, #39	@ 0x27
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
	                    for (int i = 0; i < 83; i++) {
 8000e22:	2300      	movs	r3, #0
 8000e24:	623b      	str	r3, [r7, #32]
 8000e26:	e00c      	b.n	8000e42 <send_response+0xce>
	                        crc84 ^= packet[i];
 8000e28:	4a59      	ldr	r2, [pc, #356]	@ (8000f90 <send_response+0x21c>)
 8000e2a:	6a3b      	ldr	r3, [r7, #32]
 8000e2c:	18d3      	adds	r3, r2, r3
 8000e2e:	7819      	ldrb	r1, [r3, #0]
 8000e30:	2227      	movs	r2, #39	@ 0x27
 8000e32:	18bb      	adds	r3, r7, r2
 8000e34:	18ba      	adds	r2, r7, r2
 8000e36:	7812      	ldrb	r2, [r2, #0]
 8000e38:	404a      	eors	r2, r1
 8000e3a:	701a      	strb	r2, [r3, #0]
	                    for (int i = 0; i < 83; i++) {
 8000e3c:	6a3b      	ldr	r3, [r7, #32]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	623b      	str	r3, [r7, #32]
 8000e42:	6a3b      	ldr	r3, [r7, #32]
 8000e44:	2b52      	cmp	r3, #82	@ 0x52
 8000e46:	ddef      	ble.n	8000e28 <send_response+0xb4>
	                    }
	                    packet[83] = crc84;
 8000e48:	4b51      	ldr	r3, [pc, #324]	@ (8000f90 <send_response+0x21c>)
 8000e4a:	2227      	movs	r2, #39	@ 0x27
 8000e4c:	18ba      	adds	r2, r7, r2
 8000e4e:	2153      	movs	r1, #83	@ 0x53
 8000e50:	7812      	ldrb	r2, [r2, #0]
 8000e52:	545a      	strb	r2, [r3, r1]
	            HAL_UART_Transmit(&huart2, packet, 84, HAL_MAX_DELAY);
 8000e54:	2301      	movs	r3, #1
 8000e56:	425b      	negs	r3, r3
 8000e58:	494d      	ldr	r1, [pc, #308]	@ (8000f90 <send_response+0x21c>)
 8000e5a:	484e      	ldr	r0, [pc, #312]	@ (8000f94 <send_response+0x220>)
 8000e5c:	2254      	movs	r2, #84	@ 0x54
 8000e5e:	f001 faab 	bl	80023b8 <HAL_UART_Transmit>
	if(cmd==CMD_START||cmd==CMD_RESTART){
 8000e62:	46c0      	nop			@ (mov r8, r8)

		HAL_UART_Transmit(&huart2, tx_buf, 6, HAL_MAX_DELAY);
		}


			}
 8000e64:	e08c      	b.n	8000f80 <send_response+0x20c>
	else if (cmd==CMD_CHEAT){
 8000e66:	1dfb      	adds	r3, r7, #7
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	2b99      	cmp	r3, #153	@ 0x99
 8000e6c:	d150      	bne.n	8000f10 <send_response+0x19c>
		packet[0] = cmd;
 8000e6e:	4b48      	ldr	r3, [pc, #288]	@ (8000f90 <send_response+0x21c>)
 8000e70:	1dfa      	adds	r2, r7, #7
 8000e72:	7812      	ldrb	r2, [r2, #0]
 8000e74:	701a      	strb	r2, [r3, #0]
			      packet[1] = status;
 8000e76:	4b46      	ldr	r3, [pc, #280]	@ (8000f90 <send_response+0x21c>)
 8000e78:	1dba      	adds	r2, r7, #6
 8000e7a:	7812      	ldrb	r2, [r2, #0]
 8000e7c:	705a      	strb	r2, [r3, #1]
			            for(int i=0; i<9; i++){
 8000e7e:	2300      	movs	r3, #0
 8000e80:	61fb      	str	r3, [r7, #28]
 8000e82:	e01d      	b.n	8000ec0 <send_response+0x14c>
			                for(int j=0; j<9; j++){
 8000e84:	2300      	movs	r3, #0
 8000e86:	61bb      	str	r3, [r7, #24]
 8000e88:	e014      	b.n	8000eb4 <send_response+0x140>
			                    packet[2 + i*9 + j] = matCHEAT[i][j];
 8000e8a:	69fa      	ldr	r2, [r7, #28]
 8000e8c:	0013      	movs	r3, r2
 8000e8e:	00db      	lsls	r3, r3, #3
 8000e90:	189b      	adds	r3, r3, r2
 8000e92:	1c9a      	adds	r2, r3, #2
 8000e94:	69bb      	ldr	r3, [r7, #24]
 8000e96:	18d1      	adds	r1, r2, r3
 8000e98:	483f      	ldr	r0, [pc, #252]	@ (8000f98 <send_response+0x224>)
 8000e9a:	69fa      	ldr	r2, [r7, #28]
 8000e9c:	0013      	movs	r3, r2
 8000e9e:	00db      	lsls	r3, r3, #3
 8000ea0:	189b      	adds	r3, r3, r2
 8000ea2:	18c2      	adds	r2, r0, r3
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	18d3      	adds	r3, r2, r3
 8000ea8:	781a      	ldrb	r2, [r3, #0]
 8000eaa:	4b39      	ldr	r3, [pc, #228]	@ (8000f90 <send_response+0x21c>)
 8000eac:	545a      	strb	r2, [r3, r1]
			                for(int j=0; j<9; j++){
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	61bb      	str	r3, [r7, #24]
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	2b08      	cmp	r3, #8
 8000eb8:	dde7      	ble.n	8000e8a <send_response+0x116>
			            for(int i=0; i<9; i++){
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	61fb      	str	r3, [r7, #28]
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	2b08      	cmp	r3, #8
 8000ec4:	ddde      	ble.n	8000e84 <send_response+0x110>
			            uint8_t crc84 = 0;
 8000ec6:	2317      	movs	r3, #23
 8000ec8:	18fb      	adds	r3, r7, r3
 8000eca:	2200      	movs	r2, #0
 8000ecc:	701a      	strb	r2, [r3, #0]
			                    for (int i = 0; i < 83; i++) {
 8000ece:	2300      	movs	r3, #0
 8000ed0:	613b      	str	r3, [r7, #16]
 8000ed2:	e00c      	b.n	8000eee <send_response+0x17a>
			                        crc84 ^= packet[i];
 8000ed4:	4a2e      	ldr	r2, [pc, #184]	@ (8000f90 <send_response+0x21c>)
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	18d3      	adds	r3, r2, r3
 8000eda:	7819      	ldrb	r1, [r3, #0]
 8000edc:	2217      	movs	r2, #23
 8000ede:	18bb      	adds	r3, r7, r2
 8000ee0:	18ba      	adds	r2, r7, r2
 8000ee2:	7812      	ldrb	r2, [r2, #0]
 8000ee4:	404a      	eors	r2, r1
 8000ee6:	701a      	strb	r2, [r3, #0]
			                    for (int i = 0; i < 83; i++) {
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	3301      	adds	r3, #1
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	2b52      	cmp	r3, #82	@ 0x52
 8000ef2:	ddef      	ble.n	8000ed4 <send_response+0x160>
			                    packet[83] = crc84;
 8000ef4:	4b26      	ldr	r3, [pc, #152]	@ (8000f90 <send_response+0x21c>)
 8000ef6:	2217      	movs	r2, #23
 8000ef8:	18ba      	adds	r2, r7, r2
 8000efa:	2153      	movs	r1, #83	@ 0x53
 8000efc:	7812      	ldrb	r2, [r2, #0]
 8000efe:	545a      	strb	r2, [r3, r1]
			            HAL_UART_Transmit(&huart2, packet, 84, HAL_MAX_DELAY);
 8000f00:	2301      	movs	r3, #1
 8000f02:	425b      	negs	r3, r3
 8000f04:	4922      	ldr	r1, [pc, #136]	@ (8000f90 <send_response+0x21c>)
 8000f06:	4823      	ldr	r0, [pc, #140]	@ (8000f94 <send_response+0x220>)
 8000f08:	2254      	movs	r2, #84	@ 0x54
 8000f0a:	f001 fa55 	bl	80023b8 <HAL_UART_Transmit>
			}
 8000f0e:	e037      	b.n	8000f80 <send_response+0x20c>
		tx_buf[0] = cmd;
 8000f10:	4b22      	ldr	r3, [pc, #136]	@ (8000f9c <send_response+0x228>)
 8000f12:	1dfa      	adds	r2, r7, #7
 8000f14:	7812      	ldrb	r2, [r2, #0]
 8000f16:	701a      	strb	r2, [r3, #0]
		tx_buf[1] = status;
 8000f18:	4b20      	ldr	r3, [pc, #128]	@ (8000f9c <send_response+0x228>)
 8000f1a:	1dba      	adds	r2, r7, #6
 8000f1c:	7812      	ldrb	r2, [r2, #0]
 8000f1e:	705a      	strb	r2, [r3, #1]
		tx_buf[2] = b1;
 8000f20:	4b1e      	ldr	r3, [pc, #120]	@ (8000f9c <send_response+0x228>)
 8000f22:	1d7a      	adds	r2, r7, #5
 8000f24:	7812      	ldrb	r2, [r2, #0]
 8000f26:	709a      	strb	r2, [r3, #2]
		tx_buf[3] = b2;
 8000f28:	4b1c      	ldr	r3, [pc, #112]	@ (8000f9c <send_response+0x228>)
 8000f2a:	1d3a      	adds	r2, r7, #4
 8000f2c:	7812      	ldrb	r2, [r2, #0]
 8000f2e:	70da      	strb	r2, [r3, #3]
		tx_buf[4] = b3;
 8000f30:	4a1a      	ldr	r2, [pc, #104]	@ (8000f9c <send_response+0x228>)
 8000f32:	2340      	movs	r3, #64	@ 0x40
 8000f34:	18fb      	adds	r3, r7, r3
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	7113      	strb	r3, [r2, #4]
		uint8_t crc5 = 0;
 8000f3a:	230f      	movs	r3, #15
 8000f3c:	18fb      	adds	r3, r7, r3
 8000f3e:	2200      	movs	r2, #0
 8000f40:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 5; i++) {
 8000f42:	2300      	movs	r3, #0
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	e00c      	b.n	8000f62 <send_response+0x1ee>
			     crc5 ^= tx_buf[i];
 8000f48:	4a14      	ldr	r2, [pc, #80]	@ (8000f9c <send_response+0x228>)
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	18d3      	adds	r3, r2, r3
 8000f4e:	7819      	ldrb	r1, [r3, #0]
 8000f50:	220f      	movs	r2, #15
 8000f52:	18bb      	adds	r3, r7, r2
 8000f54:	18ba      	adds	r2, r7, r2
 8000f56:	7812      	ldrb	r2, [r2, #0]
 8000f58:	404a      	eors	r2, r1
 8000f5a:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 5; i++) {
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	60bb      	str	r3, [r7, #8]
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	2b04      	cmp	r3, #4
 8000f66:	ddef      	ble.n	8000f48 <send_response+0x1d4>
		tx_buf[5] = crc5;
 8000f68:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <send_response+0x228>)
 8000f6a:	220f      	movs	r2, #15
 8000f6c:	18ba      	adds	r2, r7, r2
 8000f6e:	7812      	ldrb	r2, [r2, #0]
 8000f70:	715a      	strb	r2, [r3, #5]
		HAL_UART_Transmit(&huart2, tx_buf, 6, HAL_MAX_DELAY);
 8000f72:	2301      	movs	r3, #1
 8000f74:	425b      	negs	r3, r3
 8000f76:	4909      	ldr	r1, [pc, #36]	@ (8000f9c <send_response+0x228>)
 8000f78:	4806      	ldr	r0, [pc, #24]	@ (8000f94 <send_response+0x220>)
 8000f7a:	2206      	movs	r2, #6
 8000f7c:	f001 fa1c 	bl	80023b8 <HAL_UART_Transmit>
			}
 8000f80:	46c0      	nop			@ (mov r8, r8)
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b00c      	add	sp, #48	@ 0x30
 8000f86:	bdb0      	pop	{r4, r5, r7, pc}
 8000f88:	20000094 	.word	0x20000094
 8000f8c:	20000190 	.word	0x20000190
 8000f90:	2000013c 	.word	0x2000013c
 8000f94:	200001e8 	.word	0x200001e8
 8000f98:	200000e8 	.word	0x200000e8
 8000f9c:	2000008c 	.word	0x2000008c

08000fa0 <SystemClock_Config>:
    !           !           !
  */


void SystemClock_Config(void)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b091      	sub	sp, #68	@ 0x44
 8000fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa6:	2410      	movs	r4, #16
 8000fa8:	193b      	adds	r3, r7, r4
 8000faa:	0018      	movs	r0, r3
 8000fac:	2330      	movs	r3, #48	@ 0x30
 8000fae:	001a      	movs	r2, r3
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	f002 fd99 	bl	8003ae8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb6:	003b      	movs	r3, r7
 8000fb8:	0018      	movs	r0, r3
 8000fba:	2310      	movs	r3, #16
 8000fbc:	001a      	movs	r2, r3
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	f002 fd92 	bl	8003ae8 <memset>


  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fc4:	0021      	movs	r1, r4
 8000fc6:	187b      	adds	r3, r7, r1
 8000fc8:	2202      	movs	r2, #2
 8000fca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fcc:	187b      	adds	r3, r7, r1
 8000fce:	2201      	movs	r2, #1
 8000fd0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fd2:	187b      	adds	r3, r7, r1
 8000fd4:	2210      	movs	r2, #16
 8000fd6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd8:	187b      	adds	r3, r7, r1
 8000fda:	2202      	movs	r2, #2
 8000fdc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fde:	187b      	adds	r3, r7, r1
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000fe4:	187b      	adds	r3, r7, r1
 8000fe6:	22a0      	movs	r2, #160	@ 0xa0
 8000fe8:	0392      	lsls	r2, r2, #14
 8000fea:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000fec:	187b      	adds	r3, r7, r1
 8000fee:	2200      	movs	r2, #0
 8000ff0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff2:	187b      	adds	r3, r7, r1
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f000 fd2d 	bl	8001a54 <HAL_RCC_OscConfig>
 8000ffa:	1e03      	subs	r3, r0, #0
 8000ffc:	d001      	beq.n	8001002 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000ffe:	f000 f819 	bl	8001034 <Error_Handler>
  }


  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001002:	003b      	movs	r3, r7
 8001004:	2207      	movs	r2, #7
 8001006:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001008:	003b      	movs	r3, r7
 800100a:	2202      	movs	r2, #2
 800100c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800100e:	003b      	movs	r3, r7
 8001010:	2200      	movs	r2, #0
 8001012:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001014:	003b      	movs	r3, r7
 8001016:	2200      	movs	r2, #0
 8001018:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800101a:	003b      	movs	r3, r7
 800101c:	2101      	movs	r1, #1
 800101e:	0018      	movs	r0, r3
 8001020:	f001 f832 	bl	8002088 <HAL_RCC_ClockConfig>
 8001024:	1e03      	subs	r3, r0, #0
 8001026:	d001      	beq.n	800102c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001028:	f000 f804 	bl	8001034 <Error_Handler>
  }
}
 800102c:	46c0      	nop			@ (mov r8, r8)
 800102e:	46bd      	mov	sp, r7
 8001030:	b011      	add	sp, #68	@ 0x44
 8001032:	bd90      	pop	{r4, r7, pc}

08001034 <Error_Handler>:

void Error_Handler(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001038:	b672      	cpsid	i
}
 800103a:	46c0      	nop			@ (mov r8, r8)
   __disable_irq();
  while (1)
 800103c:	46c0      	nop			@ (mov r8, r8)
 800103e:	e7fd      	b.n	800103c <Error_Handler+0x8>

08001040 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001046:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <HAL_MspInit+0x44>)
 8001048:	699a      	ldr	r2, [r3, #24]
 800104a:	4b0e      	ldr	r3, [pc, #56]	@ (8001084 <HAL_MspInit+0x44>)
 800104c:	2101      	movs	r1, #1
 800104e:	430a      	orrs	r2, r1
 8001050:	619a      	str	r2, [r3, #24]
 8001052:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <HAL_MspInit+0x44>)
 8001054:	699b      	ldr	r3, [r3, #24]
 8001056:	2201      	movs	r2, #1
 8001058:	4013      	ands	r3, r2
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <HAL_MspInit+0x44>)
 8001060:	69da      	ldr	r2, [r3, #28]
 8001062:	4b08      	ldr	r3, [pc, #32]	@ (8001084 <HAL_MspInit+0x44>)
 8001064:	2180      	movs	r1, #128	@ 0x80
 8001066:	0549      	lsls	r1, r1, #21
 8001068:	430a      	orrs	r2, r1
 800106a:	61da      	str	r2, [r3, #28]
 800106c:	4b05      	ldr	r3, [pc, #20]	@ (8001084 <HAL_MspInit+0x44>)
 800106e:	69da      	ldr	r2, [r3, #28]
 8001070:	2380      	movs	r3, #128	@ 0x80
 8001072:	055b      	lsls	r3, r3, #21
 8001074:	4013      	ands	r3, r2
 8001076:	603b      	str	r3, [r7, #0]
 8001078:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800107a:	46c0      	nop			@ (mov r8, r8)
 800107c:	46bd      	mov	sp, r7
 800107e:	b002      	add	sp, #8
 8001080:	bd80      	pop	{r7, pc}
 8001082:	46c0      	nop			@ (mov r8, r8)
 8001084:	40021000 	.word	0x40021000

08001088 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800108c:	46c0      	nop			@ (mov r8, r8)
 800108e:	e7fd      	b.n	800108c <NMI_Handler+0x4>

08001090 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001094:	46c0      	nop			@ (mov r8, r8)
 8001096:	e7fd      	b.n	8001094 <HardFault_Handler+0x4>

08001098 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800109c:	46c0      	nop			@ (mov r8, r8)
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010a6:	46c0      	nop			@ (mov r8, r8)
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010b0:	f000 f9ca 	bl	8001448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010b4:	46c0      	nop			@ (mov r8, r8)
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010c0:	4b03      	ldr	r3, [pc, #12]	@ (80010d0 <USART2_IRQHandler+0x14>)
 80010c2:	0018      	movs	r0, r3
 80010c4:	f001 fa6e 	bl	80025a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010c8:	46c0      	nop			@ (mov r8, r8)
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	46c0      	nop			@ (mov r8, r8)
 80010d0:	200001e8 	.word	0x200001e8

080010d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  return 1;
 80010d8:	2301      	movs	r3, #1
}
 80010da:	0018      	movs	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <_kill>:

int _kill(int pid, int sig)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80010ea:	f002 fd53 	bl	8003b94 <__errno>
 80010ee:	0003      	movs	r3, r0
 80010f0:	2216      	movs	r2, #22
 80010f2:	601a      	str	r2, [r3, #0]
  return -1;
 80010f4:	2301      	movs	r3, #1
 80010f6:	425b      	negs	r3, r3
}
 80010f8:	0018      	movs	r0, r3
 80010fa:	46bd      	mov	sp, r7
 80010fc:	b002      	add	sp, #8
 80010fe:	bd80      	pop	{r7, pc}

08001100 <_exit>:

void _exit (int status)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001108:	2301      	movs	r3, #1
 800110a:	425a      	negs	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	0011      	movs	r1, r2
 8001110:	0018      	movs	r0, r3
 8001112:	f7ff ffe5 	bl	80010e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	e7fd      	b.n	8001116 <_exit+0x16>

0800111a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b086      	sub	sp, #24
 800111e:	af00      	add	r7, sp, #0
 8001120:	60f8      	str	r0, [r7, #12]
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
 800112a:	e00a      	b.n	8001142 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800112c:	e000      	b.n	8001130 <_read+0x16>
 800112e:	bf00      	nop
 8001130:	0001      	movs	r1, r0
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	1c5a      	adds	r2, r3, #1
 8001136:	60ba      	str	r2, [r7, #8]
 8001138:	b2ca      	uxtb	r2, r1
 800113a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	3301      	adds	r3, #1
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	697a      	ldr	r2, [r7, #20]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	429a      	cmp	r2, r3
 8001148:	dbf0      	blt.n	800112c <_read+0x12>
  }

  return len;
 800114a:	687b      	ldr	r3, [r7, #4]
}
 800114c:	0018      	movs	r0, r3
 800114e:	46bd      	mov	sp, r7
 8001150:	b006      	add	sp, #24
 8001152:	bd80      	pop	{r7, pc}

08001154 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]
 8001164:	e009      	b.n	800117a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	1c5a      	adds	r2, r3, #1
 800116a:	60ba      	str	r2, [r7, #8]
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	0018      	movs	r0, r3
 8001170:	e000      	b.n	8001174 <_write+0x20>
 8001172:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	3301      	adds	r3, #1
 8001178:	617b      	str	r3, [r7, #20]
 800117a:	697a      	ldr	r2, [r7, #20]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	429a      	cmp	r2, r3
 8001180:	dbf1      	blt.n	8001166 <_write+0x12>
  }
  return len;
 8001182:	687b      	ldr	r3, [r7, #4]
}
 8001184:	0018      	movs	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	b006      	add	sp, #24
 800118a:	bd80      	pop	{r7, pc}

0800118c <_close>:

int _close(int file)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001194:	2301      	movs	r3, #1
 8001196:	425b      	negs	r3, r3
}
 8001198:	0018      	movs	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	b002      	add	sp, #8
 800119e:	bd80      	pop	{r7, pc}

080011a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	2280      	movs	r2, #128	@ 0x80
 80011ae:	0192      	lsls	r2, r2, #6
 80011b0:	605a      	str	r2, [r3, #4]
  return 0;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	0018      	movs	r0, r3
 80011b6:	46bd      	mov	sp, r7
 80011b8:	b002      	add	sp, #8
 80011ba:	bd80      	pop	{r7, pc}

080011bc <_isatty>:

int _isatty(int file)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011c4:	2301      	movs	r3, #1
}
 80011c6:	0018      	movs	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b002      	add	sp, #8
 80011cc:	bd80      	pop	{r7, pc}

080011ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b084      	sub	sp, #16
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	60f8      	str	r0, [r7, #12]
 80011d6:	60b9      	str	r1, [r7, #8]
 80011d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011da:	2300      	movs	r3, #0
}
 80011dc:	0018      	movs	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	b004      	add	sp, #16
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ec:	4a14      	ldr	r2, [pc, #80]	@ (8001240 <_sbrk+0x5c>)
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <_sbrk+0x60>)
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f8:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <_sbrk+0x64>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d102      	bne.n	8001206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001200:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <_sbrk+0x64>)
 8001202:	4a12      	ldr	r2, [pc, #72]	@ (800124c <_sbrk+0x68>)
 8001204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001206:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <_sbrk+0x64>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	18d3      	adds	r3, r2, r3
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	429a      	cmp	r2, r3
 8001212:	d207      	bcs.n	8001224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001214:	f002 fcbe 	bl	8003b94 <__errno>
 8001218:	0003      	movs	r3, r0
 800121a:	220c      	movs	r2, #12
 800121c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800121e:	2301      	movs	r3, #1
 8001220:	425b      	negs	r3, r3
 8001222:	e009      	b.n	8001238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001224:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <_sbrk+0x64>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122a:	4b07      	ldr	r3, [pc, #28]	@ (8001248 <_sbrk+0x64>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	18d2      	adds	r2, r2, r3
 8001232:	4b05      	ldr	r3, [pc, #20]	@ (8001248 <_sbrk+0x64>)
 8001234:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	0018      	movs	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	b006      	add	sp, #24
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20002000 	.word	0x20002000
 8001244:	00000400 	.word	0x00000400
 8001248:	200001e4 	.word	0x200001e4
 800124c:	200003c0 	.word	0x200003c0

08001250 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001254:	46c0      	nop			@ (mov r8, r8)
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001260:	4b14      	ldr	r3, [pc, #80]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 8001262:	4a15      	ldr	r2, [pc, #84]	@ (80012b8 <MX_USART2_UART_Init+0x5c>)
 8001264:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001266:	4b13      	ldr	r3, [pc, #76]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 8001268:	22e1      	movs	r2, #225	@ 0xe1
 800126a:	0252      	lsls	r2, r2, #9
 800126c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800126e:	4b11      	ldr	r3, [pc, #68]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001274:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800127a:	4b0e      	ldr	r3, [pc, #56]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 800127c:	2200      	movs	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 8001282:	220c      	movs	r2, #12
 8001284:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001286:	4b0b      	ldr	r3, [pc, #44]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001292:	4b08      	ldr	r3, [pc, #32]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 8001294:	2200      	movs	r2, #0
 8001296:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001298:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 800129a:	2200      	movs	r2, #0
 800129c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800129e:	4b05      	ldr	r3, [pc, #20]	@ (80012b4 <MX_USART2_UART_Init+0x58>)
 80012a0:	0018      	movs	r0, r3
 80012a2:	f001 f835 	bl	8002310 <HAL_UART_Init>
 80012a6:	1e03      	subs	r3, r0, #0
 80012a8:	d001      	beq.n	80012ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012aa:	f7ff fec3 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012ae:	46c0      	nop			@ (mov r8, r8)
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	200001e8 	.word	0x200001e8
 80012b8:	40004400 	.word	0x40004400

080012bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b08b      	sub	sp, #44	@ 0x2c
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c4:	2414      	movs	r4, #20
 80012c6:	193b      	adds	r3, r7, r4
 80012c8:	0018      	movs	r0, r3
 80012ca:	2314      	movs	r3, #20
 80012cc:	001a      	movs	r2, r3
 80012ce:	2100      	movs	r1, #0
 80012d0:	f002 fc0a 	bl	8003ae8 <memset>
  if(uartHandle->Instance==USART2)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a20      	ldr	r2, [pc, #128]	@ (800135c <HAL_UART_MspInit+0xa0>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d13a      	bne.n	8001354 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012de:	4b20      	ldr	r3, [pc, #128]	@ (8001360 <HAL_UART_MspInit+0xa4>)
 80012e0:	69da      	ldr	r2, [r3, #28]
 80012e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001360 <HAL_UART_MspInit+0xa4>)
 80012e4:	2180      	movs	r1, #128	@ 0x80
 80012e6:	0289      	lsls	r1, r1, #10
 80012e8:	430a      	orrs	r2, r1
 80012ea:	61da      	str	r2, [r3, #28]
 80012ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001360 <HAL_UART_MspInit+0xa4>)
 80012ee:	69da      	ldr	r2, [r3, #28]
 80012f0:	2380      	movs	r3, #128	@ 0x80
 80012f2:	029b      	lsls	r3, r3, #10
 80012f4:	4013      	ands	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
 80012f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fa:	4b19      	ldr	r3, [pc, #100]	@ (8001360 <HAL_UART_MspInit+0xa4>)
 80012fc:	695a      	ldr	r2, [r3, #20]
 80012fe:	4b18      	ldr	r3, [pc, #96]	@ (8001360 <HAL_UART_MspInit+0xa4>)
 8001300:	2180      	movs	r1, #128	@ 0x80
 8001302:	0289      	lsls	r1, r1, #10
 8001304:	430a      	orrs	r2, r1
 8001306:	615a      	str	r2, [r3, #20]
 8001308:	4b15      	ldr	r3, [pc, #84]	@ (8001360 <HAL_UART_MspInit+0xa4>)
 800130a:	695a      	ldr	r2, [r3, #20]
 800130c:	2380      	movs	r3, #128	@ 0x80
 800130e:	029b      	lsls	r3, r3, #10
 8001310:	4013      	ands	r3, r2
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001316:	0021      	movs	r1, r4
 8001318:	187b      	adds	r3, r7, r1
 800131a:	220c      	movs	r2, #12
 800131c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131e:	187b      	adds	r3, r7, r1
 8001320:	2202      	movs	r2, #2
 8001322:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	187b      	adds	r3, r7, r1
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132a:	187b      	adds	r3, r7, r1
 800132c:	2203      	movs	r2, #3
 800132e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001330:	187b      	adds	r3, r7, r1
 8001332:	2201      	movs	r2, #1
 8001334:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001336:	187a      	adds	r2, r7, r1
 8001338:	2390      	movs	r3, #144	@ 0x90
 800133a:	05db      	lsls	r3, r3, #23
 800133c:	0011      	movs	r1, r2
 800133e:	0018      	movs	r0, r3
 8001340:	f000 f9fa 	bl	8001738 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001344:	2200      	movs	r2, #0
 8001346:	2100      	movs	r1, #0
 8001348:	201c      	movs	r0, #28
 800134a:	f000 f945 	bl	80015d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800134e:	201c      	movs	r0, #28
 8001350:	f000 f957 	bl	8001602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001354:	46c0      	nop			@ (mov r8, r8)
 8001356:	46bd      	mov	sp, r7
 8001358:	b00b      	add	sp, #44	@ 0x2c
 800135a:	bd90      	pop	{r4, r7, pc}
 800135c:	40004400 	.word	0x40004400
 8001360:	40021000 	.word	0x40021000

08001364 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001364:	480d      	ldr	r0, [pc, #52]	@ (800139c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001366:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8001368:	f7ff ff72 	bl	8001250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800136c:	480c      	ldr	r0, [pc, #48]	@ (80013a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800136e:	490d      	ldr	r1, [pc, #52]	@ (80013a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001370:	4a0d      	ldr	r2, [pc, #52]	@ (80013a8 <LoopForever+0xe>)
  movs r3, #0
 8001372:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001374:	e002      	b.n	800137c <LoopCopyDataInit>

08001376 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001376:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001378:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800137a:	3304      	adds	r3, #4

0800137c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800137c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800137e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001380:	d3f9      	bcc.n	8001376 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001382:	4a0a      	ldr	r2, [pc, #40]	@ (80013ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001384:	4c0a      	ldr	r4, [pc, #40]	@ (80013b0 <LoopForever+0x16>)
  movs r3, #0
 8001386:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001388:	e001      	b.n	800138e <LoopFillZerobss>

0800138a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800138a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800138c:	3204      	adds	r2, #4

0800138e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800138e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001390:	d3fb      	bcc.n	800138a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001392:	f002 fc05 	bl	8003ba0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001396:	f7ff f8c1 	bl	800051c <main>

0800139a <LoopForever>:

LoopForever:
    b LoopForever
 800139a:	e7fe      	b.n	800139a <LoopForever>
  ldr   r0, =_estack
 800139c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80013a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013a4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80013a8:	08004a38 	.word	0x08004a38
  ldr r2, =_sbss
 80013ac:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80013b0:	200003c0 	.word	0x200003c0

080013b4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013b4:	e7fe      	b.n	80013b4 <ADC1_COMP_IRQHandler>
	...

080013b8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013bc:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <HAL_Init+0x24>)
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <HAL_Init+0x24>)
 80013c2:	2110      	movs	r1, #16
 80013c4:	430a      	orrs	r2, r1
 80013c6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80013c8:	2000      	movs	r0, #0
 80013ca:	f000 f809 	bl	80013e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013ce:	f7ff fe37 	bl	8001040 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013d2:	2300      	movs	r3, #0
}
 80013d4:	0018      	movs	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	46c0      	nop			@ (mov r8, r8)
 80013dc:	40022000 	.word	0x40022000

080013e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e0:	b590      	push	{r4, r7, lr}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013e8:	4b14      	ldr	r3, [pc, #80]	@ (800143c <HAL_InitTick+0x5c>)
 80013ea:	681c      	ldr	r4, [r3, #0]
 80013ec:	4b14      	ldr	r3, [pc, #80]	@ (8001440 <HAL_InitTick+0x60>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	0019      	movs	r1, r3
 80013f2:	23fa      	movs	r3, #250	@ 0xfa
 80013f4:	0098      	lsls	r0, r3, #2
 80013f6:	f7fe fe91 	bl	800011c <__udivsi3>
 80013fa:	0003      	movs	r3, r0
 80013fc:	0019      	movs	r1, r3
 80013fe:	0020      	movs	r0, r4
 8001400:	f7fe fe8c 	bl	800011c <__udivsi3>
 8001404:	0003      	movs	r3, r0
 8001406:	0018      	movs	r0, r3
 8001408:	f000 f90b 	bl	8001622 <HAL_SYSTICK_Config>
 800140c:	1e03      	subs	r3, r0, #0
 800140e:	d001      	beq.n	8001414 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e00f      	b.n	8001434 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b03      	cmp	r3, #3
 8001418:	d80b      	bhi.n	8001432 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800141a:	6879      	ldr	r1, [r7, #4]
 800141c:	2301      	movs	r3, #1
 800141e:	425b      	negs	r3, r3
 8001420:	2200      	movs	r2, #0
 8001422:	0018      	movs	r0, r3
 8001424:	f000 f8d8 	bl	80015d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001428:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <HAL_InitTick+0x64>)
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	e000      	b.n	8001434 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
}
 8001434:	0018      	movs	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	b003      	add	sp, #12
 800143a:	bd90      	pop	{r4, r7, pc}
 800143c:	20000000 	.word	0x20000000
 8001440:	20000008 	.word	0x20000008
 8001444:	20000004 	.word	0x20000004

08001448 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800144c:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <HAL_IncTick+0x1c>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	001a      	movs	r2, r3
 8001452:	4b05      	ldr	r3, [pc, #20]	@ (8001468 <HAL_IncTick+0x20>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	18d2      	adds	r2, r2, r3
 8001458:	4b03      	ldr	r3, [pc, #12]	@ (8001468 <HAL_IncTick+0x20>)
 800145a:	601a      	str	r2, [r3, #0]
}
 800145c:	46c0      	nop			@ (mov r8, r8)
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	46c0      	nop			@ (mov r8, r8)
 8001464:	20000008 	.word	0x20000008
 8001468:	20000270 	.word	0x20000270

0800146c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  return uwTick;
 8001470:	4b02      	ldr	r3, [pc, #8]	@ (800147c <HAL_GetTick+0x10>)
 8001472:	681b      	ldr	r3, [r3, #0]
}
 8001474:	0018      	movs	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	46c0      	nop			@ (mov r8, r8)
 800147c:	20000270 	.word	0x20000270

08001480 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	0002      	movs	r2, r0
 8001488:	1dfb      	adds	r3, r7, #7
 800148a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800148c:	1dfb      	adds	r3, r7, #7
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b7f      	cmp	r3, #127	@ 0x7f
 8001492:	d809      	bhi.n	80014a8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001494:	1dfb      	adds	r3, r7, #7
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	001a      	movs	r2, r3
 800149a:	231f      	movs	r3, #31
 800149c:	401a      	ands	r2, r3
 800149e:	4b04      	ldr	r3, [pc, #16]	@ (80014b0 <__NVIC_EnableIRQ+0x30>)
 80014a0:	2101      	movs	r1, #1
 80014a2:	4091      	lsls	r1, r2
 80014a4:	000a      	movs	r2, r1
 80014a6:	601a      	str	r2, [r3, #0]
  }
}
 80014a8:	46c0      	nop			@ (mov r8, r8)
 80014aa:	46bd      	mov	sp, r7
 80014ac:	b002      	add	sp, #8
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	e000e100 	.word	0xe000e100

080014b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014b4:	b590      	push	{r4, r7, lr}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	0002      	movs	r2, r0
 80014bc:	6039      	str	r1, [r7, #0]
 80014be:	1dfb      	adds	r3, r7, #7
 80014c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80014c2:	1dfb      	adds	r3, r7, #7
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80014c8:	d828      	bhi.n	800151c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014ca:	4a2f      	ldr	r2, [pc, #188]	@ (8001588 <__NVIC_SetPriority+0xd4>)
 80014cc:	1dfb      	adds	r3, r7, #7
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	b25b      	sxtb	r3, r3
 80014d2:	089b      	lsrs	r3, r3, #2
 80014d4:	33c0      	adds	r3, #192	@ 0xc0
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	589b      	ldr	r3, [r3, r2]
 80014da:	1dfa      	adds	r2, r7, #7
 80014dc:	7812      	ldrb	r2, [r2, #0]
 80014de:	0011      	movs	r1, r2
 80014e0:	2203      	movs	r2, #3
 80014e2:	400a      	ands	r2, r1
 80014e4:	00d2      	lsls	r2, r2, #3
 80014e6:	21ff      	movs	r1, #255	@ 0xff
 80014e8:	4091      	lsls	r1, r2
 80014ea:	000a      	movs	r2, r1
 80014ec:	43d2      	mvns	r2, r2
 80014ee:	401a      	ands	r2, r3
 80014f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	019b      	lsls	r3, r3, #6
 80014f6:	22ff      	movs	r2, #255	@ 0xff
 80014f8:	401a      	ands	r2, r3
 80014fa:	1dfb      	adds	r3, r7, #7
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	0018      	movs	r0, r3
 8001500:	2303      	movs	r3, #3
 8001502:	4003      	ands	r3, r0
 8001504:	00db      	lsls	r3, r3, #3
 8001506:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001508:	481f      	ldr	r0, [pc, #124]	@ (8001588 <__NVIC_SetPriority+0xd4>)
 800150a:	1dfb      	adds	r3, r7, #7
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	b25b      	sxtb	r3, r3
 8001510:	089b      	lsrs	r3, r3, #2
 8001512:	430a      	orrs	r2, r1
 8001514:	33c0      	adds	r3, #192	@ 0xc0
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800151a:	e031      	b.n	8001580 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800151c:	4a1b      	ldr	r2, [pc, #108]	@ (800158c <__NVIC_SetPriority+0xd8>)
 800151e:	1dfb      	adds	r3, r7, #7
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	0019      	movs	r1, r3
 8001524:	230f      	movs	r3, #15
 8001526:	400b      	ands	r3, r1
 8001528:	3b08      	subs	r3, #8
 800152a:	089b      	lsrs	r3, r3, #2
 800152c:	3306      	adds	r3, #6
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	18d3      	adds	r3, r2, r3
 8001532:	3304      	adds	r3, #4
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	1dfa      	adds	r2, r7, #7
 8001538:	7812      	ldrb	r2, [r2, #0]
 800153a:	0011      	movs	r1, r2
 800153c:	2203      	movs	r2, #3
 800153e:	400a      	ands	r2, r1
 8001540:	00d2      	lsls	r2, r2, #3
 8001542:	21ff      	movs	r1, #255	@ 0xff
 8001544:	4091      	lsls	r1, r2
 8001546:	000a      	movs	r2, r1
 8001548:	43d2      	mvns	r2, r2
 800154a:	401a      	ands	r2, r3
 800154c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	019b      	lsls	r3, r3, #6
 8001552:	22ff      	movs	r2, #255	@ 0xff
 8001554:	401a      	ands	r2, r3
 8001556:	1dfb      	adds	r3, r7, #7
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	0018      	movs	r0, r3
 800155c:	2303      	movs	r3, #3
 800155e:	4003      	ands	r3, r0
 8001560:	00db      	lsls	r3, r3, #3
 8001562:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001564:	4809      	ldr	r0, [pc, #36]	@ (800158c <__NVIC_SetPriority+0xd8>)
 8001566:	1dfb      	adds	r3, r7, #7
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	001c      	movs	r4, r3
 800156c:	230f      	movs	r3, #15
 800156e:	4023      	ands	r3, r4
 8001570:	3b08      	subs	r3, #8
 8001572:	089b      	lsrs	r3, r3, #2
 8001574:	430a      	orrs	r2, r1
 8001576:	3306      	adds	r3, #6
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	18c3      	adds	r3, r0, r3
 800157c:	3304      	adds	r3, #4
 800157e:	601a      	str	r2, [r3, #0]
}
 8001580:	46c0      	nop			@ (mov r8, r8)
 8001582:	46bd      	mov	sp, r7
 8001584:	b003      	add	sp, #12
 8001586:	bd90      	pop	{r4, r7, pc}
 8001588:	e000e100 	.word	0xe000e100
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	1e5a      	subs	r2, r3, #1
 800159c:	2380      	movs	r3, #128	@ 0x80
 800159e:	045b      	lsls	r3, r3, #17
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d301      	bcc.n	80015a8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015a4:	2301      	movs	r3, #1
 80015a6:	e010      	b.n	80015ca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015a8:	4b0a      	ldr	r3, [pc, #40]	@ (80015d4 <SysTick_Config+0x44>)
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	3a01      	subs	r2, #1
 80015ae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015b0:	2301      	movs	r3, #1
 80015b2:	425b      	negs	r3, r3
 80015b4:	2103      	movs	r1, #3
 80015b6:	0018      	movs	r0, r3
 80015b8:	f7ff ff7c 	bl	80014b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015bc:	4b05      	ldr	r3, [pc, #20]	@ (80015d4 <SysTick_Config+0x44>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015c2:	4b04      	ldr	r3, [pc, #16]	@ (80015d4 <SysTick_Config+0x44>)
 80015c4:	2207      	movs	r2, #7
 80015c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	0018      	movs	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	b002      	add	sp, #8
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	46c0      	nop			@ (mov r8, r8)
 80015d4:	e000e010 	.word	0xe000e010

080015d8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60b9      	str	r1, [r7, #8]
 80015e0:	607a      	str	r2, [r7, #4]
 80015e2:	210f      	movs	r1, #15
 80015e4:	187b      	adds	r3, r7, r1
 80015e6:	1c02      	adds	r2, r0, #0
 80015e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80015ea:	68ba      	ldr	r2, [r7, #8]
 80015ec:	187b      	adds	r3, r7, r1
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	b25b      	sxtb	r3, r3
 80015f2:	0011      	movs	r1, r2
 80015f4:	0018      	movs	r0, r3
 80015f6:	f7ff ff5d 	bl	80014b4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80015fa:	46c0      	nop			@ (mov r8, r8)
 80015fc:	46bd      	mov	sp, r7
 80015fe:	b004      	add	sp, #16
 8001600:	bd80      	pop	{r7, pc}

08001602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	0002      	movs	r2, r0
 800160a:	1dfb      	adds	r3, r7, #7
 800160c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800160e:	1dfb      	adds	r3, r7, #7
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	b25b      	sxtb	r3, r3
 8001614:	0018      	movs	r0, r3
 8001616:	f7ff ff33 	bl	8001480 <__NVIC_EnableIRQ>
}
 800161a:	46c0      	nop			@ (mov r8, r8)
 800161c:	46bd      	mov	sp, r7
 800161e:	b002      	add	sp, #8
 8001620:	bd80      	pop	{r7, pc}

08001622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b082      	sub	sp, #8
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	0018      	movs	r0, r3
 800162e:	f7ff ffaf 	bl	8001590 <SysTick_Config>
 8001632:	0003      	movs	r3, r0
}
 8001634:	0018      	movs	r0, r3
 8001636:	46bd      	mov	sp, r7
 8001638:	b002      	add	sp, #8
 800163a:	bd80      	pop	{r7, pc}

0800163c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2221      	movs	r2, #33	@ 0x21
 8001648:	5c9b      	ldrb	r3, [r3, r2]
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d008      	beq.n	8001662 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2204      	movs	r2, #4
 8001654:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2220      	movs	r2, #32
 800165a:	2100      	movs	r1, #0
 800165c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e020      	b.n	80016a4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	210e      	movs	r1, #14
 800166e:	438a      	bics	r2, r1
 8001670:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2101      	movs	r1, #1
 800167e:	438a      	bics	r2, r1
 8001680:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800168a:	2101      	movs	r1, #1
 800168c:	4091      	lsls	r1, r2
 800168e:	000a      	movs	r2, r1
 8001690:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2221      	movs	r2, #33	@ 0x21
 8001696:	2101      	movs	r1, #1
 8001698:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2220      	movs	r2, #32
 800169e:	2100      	movs	r1, #0
 80016a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	0018      	movs	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b002      	add	sp, #8
 80016aa:	bd80      	pop	{r7, pc}

080016ac <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016b4:	210f      	movs	r1, #15
 80016b6:	187b      	adds	r3, r7, r1
 80016b8:	2200      	movs	r2, #0
 80016ba:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2221      	movs	r2, #33	@ 0x21
 80016c0:	5c9b      	ldrb	r3, [r3, r2]
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d006      	beq.n	80016d6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2204      	movs	r2, #4
 80016cc:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80016ce:	187b      	adds	r3, r7, r1
 80016d0:	2201      	movs	r2, #1
 80016d2:	701a      	strb	r2, [r3, #0]
 80016d4:	e028      	b.n	8001728 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	210e      	movs	r1, #14
 80016e2:	438a      	bics	r2, r1
 80016e4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2101      	movs	r1, #1
 80016f2:	438a      	bics	r2, r1
 80016f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016fe:	2101      	movs	r1, #1
 8001700:	4091      	lsls	r1, r2
 8001702:	000a      	movs	r2, r1
 8001704:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2221      	movs	r2, #33	@ 0x21
 800170a:	2101      	movs	r1, #1
 800170c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2220      	movs	r2, #32
 8001712:	2100      	movs	r1, #0
 8001714:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800171a:	2b00      	cmp	r3, #0
 800171c:	d004      	beq.n	8001728 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	0010      	movs	r0, r2
 8001726:	4798      	blx	r3
    }
  }
  return status;
 8001728:	230f      	movs	r3, #15
 800172a:	18fb      	adds	r3, r7, r3
 800172c:	781b      	ldrb	r3, [r3, #0]
}
 800172e:	0018      	movs	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	b004      	add	sp, #16
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001746:	e14f      	b.n	80019e8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2101      	movs	r1, #1
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	4091      	lsls	r1, r2
 8001752:	000a      	movs	r2, r1
 8001754:	4013      	ands	r3, r2
 8001756:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d100      	bne.n	8001760 <HAL_GPIO_Init+0x28>
 800175e:	e140      	b.n	80019e2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2203      	movs	r2, #3
 8001766:	4013      	ands	r3, r2
 8001768:	2b01      	cmp	r3, #1
 800176a:	d005      	beq.n	8001778 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	2203      	movs	r2, #3
 8001772:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001774:	2b02      	cmp	r3, #2
 8001776:	d130      	bne.n	80017da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	2203      	movs	r2, #3
 8001784:	409a      	lsls	r2, r3
 8001786:	0013      	movs	r3, r2
 8001788:	43da      	mvns	r2, r3
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4013      	ands	r3, r2
 800178e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	68da      	ldr	r2, [r3, #12]
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	409a      	lsls	r2, r3
 800179a:	0013      	movs	r3, r2
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	4313      	orrs	r3, r2
 80017a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017ae:	2201      	movs	r2, #1
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	409a      	lsls	r2, r3
 80017b4:	0013      	movs	r3, r2
 80017b6:	43da      	mvns	r2, r3
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	4013      	ands	r3, r2
 80017bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	091b      	lsrs	r3, r3, #4
 80017c4:	2201      	movs	r2, #1
 80017c6:	401a      	ands	r2, r3
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	409a      	lsls	r2, r3
 80017cc:	0013      	movs	r3, r2
 80017ce:	693a      	ldr	r2, [r7, #16]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2203      	movs	r2, #3
 80017e0:	4013      	ands	r3, r2
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d017      	beq.n	8001816 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	2203      	movs	r2, #3
 80017f2:	409a      	lsls	r2, r3
 80017f4:	0013      	movs	r3, r2
 80017f6:	43da      	mvns	r2, r3
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	4013      	ands	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	689a      	ldr	r2, [r3, #8]
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	409a      	lsls	r2, r3
 8001808:	0013      	movs	r3, r2
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	4313      	orrs	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2203      	movs	r2, #3
 800181c:	4013      	ands	r3, r2
 800181e:	2b02      	cmp	r3, #2
 8001820:	d123      	bne.n	800186a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	08da      	lsrs	r2, r3, #3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3208      	adds	r2, #8
 800182a:	0092      	lsls	r2, r2, #2
 800182c:	58d3      	ldr	r3, [r2, r3]
 800182e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	2207      	movs	r2, #7
 8001834:	4013      	ands	r3, r2
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	220f      	movs	r2, #15
 800183a:	409a      	lsls	r2, r3
 800183c:	0013      	movs	r3, r2
 800183e:	43da      	mvns	r2, r3
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	4013      	ands	r3, r2
 8001844:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	691a      	ldr	r2, [r3, #16]
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	2107      	movs	r1, #7
 800184e:	400b      	ands	r3, r1
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	409a      	lsls	r2, r3
 8001854:	0013      	movs	r3, r2
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	08da      	lsrs	r2, r3, #3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3208      	adds	r2, #8
 8001864:	0092      	lsls	r2, r2, #2
 8001866:	6939      	ldr	r1, [r7, #16]
 8001868:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	2203      	movs	r2, #3
 8001876:	409a      	lsls	r2, r3
 8001878:	0013      	movs	r3, r2
 800187a:	43da      	mvns	r2, r3
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	4013      	ands	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	2203      	movs	r2, #3
 8001888:	401a      	ands	r2, r3
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	409a      	lsls	r2, r3
 8001890:	0013      	movs	r3, r2
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	4313      	orrs	r3, r2
 8001896:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685a      	ldr	r2, [r3, #4]
 80018a2:	23c0      	movs	r3, #192	@ 0xc0
 80018a4:	029b      	lsls	r3, r3, #10
 80018a6:	4013      	ands	r3, r2
 80018a8:	d100      	bne.n	80018ac <HAL_GPIO_Init+0x174>
 80018aa:	e09a      	b.n	80019e2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ac:	4b54      	ldr	r3, [pc, #336]	@ (8001a00 <HAL_GPIO_Init+0x2c8>)
 80018ae:	699a      	ldr	r2, [r3, #24]
 80018b0:	4b53      	ldr	r3, [pc, #332]	@ (8001a00 <HAL_GPIO_Init+0x2c8>)
 80018b2:	2101      	movs	r1, #1
 80018b4:	430a      	orrs	r2, r1
 80018b6:	619a      	str	r2, [r3, #24]
 80018b8:	4b51      	ldr	r3, [pc, #324]	@ (8001a00 <HAL_GPIO_Init+0x2c8>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	2201      	movs	r2, #1
 80018be:	4013      	ands	r3, r2
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018c4:	4a4f      	ldr	r2, [pc, #316]	@ (8001a04 <HAL_GPIO_Init+0x2cc>)
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	089b      	lsrs	r3, r3, #2
 80018ca:	3302      	adds	r3, #2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	589b      	ldr	r3, [r3, r2]
 80018d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	2203      	movs	r2, #3
 80018d6:	4013      	ands	r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	220f      	movs	r2, #15
 80018dc:	409a      	lsls	r2, r3
 80018de:	0013      	movs	r3, r2
 80018e0:	43da      	mvns	r2, r3
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	4013      	ands	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	2390      	movs	r3, #144	@ 0x90
 80018ec:	05db      	lsls	r3, r3, #23
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d013      	beq.n	800191a <HAL_GPIO_Init+0x1e2>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a44      	ldr	r2, [pc, #272]	@ (8001a08 <HAL_GPIO_Init+0x2d0>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d00d      	beq.n	8001916 <HAL_GPIO_Init+0x1de>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a43      	ldr	r2, [pc, #268]	@ (8001a0c <HAL_GPIO_Init+0x2d4>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d007      	beq.n	8001912 <HAL_GPIO_Init+0x1da>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a42      	ldr	r2, [pc, #264]	@ (8001a10 <HAL_GPIO_Init+0x2d8>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d101      	bne.n	800190e <HAL_GPIO_Init+0x1d6>
 800190a:	2303      	movs	r3, #3
 800190c:	e006      	b.n	800191c <HAL_GPIO_Init+0x1e4>
 800190e:	2305      	movs	r3, #5
 8001910:	e004      	b.n	800191c <HAL_GPIO_Init+0x1e4>
 8001912:	2302      	movs	r3, #2
 8001914:	e002      	b.n	800191c <HAL_GPIO_Init+0x1e4>
 8001916:	2301      	movs	r3, #1
 8001918:	e000      	b.n	800191c <HAL_GPIO_Init+0x1e4>
 800191a:	2300      	movs	r3, #0
 800191c:	697a      	ldr	r2, [r7, #20]
 800191e:	2103      	movs	r1, #3
 8001920:	400a      	ands	r2, r1
 8001922:	0092      	lsls	r2, r2, #2
 8001924:	4093      	lsls	r3, r2
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	4313      	orrs	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800192c:	4935      	ldr	r1, [pc, #212]	@ (8001a04 <HAL_GPIO_Init+0x2cc>)
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	089b      	lsrs	r3, r3, #2
 8001932:	3302      	adds	r3, #2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800193a:	4b36      	ldr	r3, [pc, #216]	@ (8001a14 <HAL_GPIO_Init+0x2dc>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	43da      	mvns	r2, r3
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	4013      	ands	r3, r2
 8001948:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685a      	ldr	r2, [r3, #4]
 800194e:	2380      	movs	r3, #128	@ 0x80
 8001950:	035b      	lsls	r3, r3, #13
 8001952:	4013      	ands	r3, r2
 8001954:	d003      	beq.n	800195e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	4313      	orrs	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800195e:	4b2d      	ldr	r3, [pc, #180]	@ (8001a14 <HAL_GPIO_Init+0x2dc>)
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001964:	4b2b      	ldr	r3, [pc, #172]	@ (8001a14 <HAL_GPIO_Init+0x2dc>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	43da      	mvns	r2, r3
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	4013      	ands	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685a      	ldr	r2, [r3, #4]
 8001978:	2380      	movs	r3, #128	@ 0x80
 800197a:	039b      	lsls	r3, r3, #14
 800197c:	4013      	ands	r3, r2
 800197e:	d003      	beq.n	8001988 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	4313      	orrs	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001988:	4b22      	ldr	r3, [pc, #136]	@ (8001a14 <HAL_GPIO_Init+0x2dc>)
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800198e:	4b21      	ldr	r3, [pc, #132]	@ (8001a14 <HAL_GPIO_Init+0x2dc>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	43da      	mvns	r2, r3
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	4013      	ands	r3, r2
 800199c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685a      	ldr	r2, [r3, #4]
 80019a2:	2380      	movs	r3, #128	@ 0x80
 80019a4:	029b      	lsls	r3, r3, #10
 80019a6:	4013      	ands	r3, r2
 80019a8:	d003      	beq.n	80019b2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80019b2:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <HAL_GPIO_Init+0x2dc>)
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80019b8:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <HAL_GPIO_Init+0x2dc>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	43da      	mvns	r2, r3
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	2380      	movs	r3, #128	@ 0x80
 80019ce:	025b      	lsls	r3, r3, #9
 80019d0:	4013      	ands	r3, r2
 80019d2:	d003      	beq.n	80019dc <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	4313      	orrs	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80019dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001a14 <HAL_GPIO_Init+0x2dc>)
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	3301      	adds	r3, #1
 80019e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	40da      	lsrs	r2, r3
 80019f0:	1e13      	subs	r3, r2, #0
 80019f2:	d000      	beq.n	80019f6 <HAL_GPIO_Init+0x2be>
 80019f4:	e6a8      	b.n	8001748 <HAL_GPIO_Init+0x10>
  } 
}
 80019f6:	46c0      	nop			@ (mov r8, r8)
 80019f8:	46c0      	nop			@ (mov r8, r8)
 80019fa:	46bd      	mov	sp, r7
 80019fc:	b006      	add	sp, #24
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40021000 	.word	0x40021000
 8001a04:	40010000 	.word	0x40010000
 8001a08:	48000400 	.word	0x48000400
 8001a0c:	48000800 	.word	0x48000800
 8001a10:	48000c00 	.word	0x48000c00
 8001a14:	40010400 	.word	0x40010400

08001a18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	0008      	movs	r0, r1
 8001a22:	0011      	movs	r1, r2
 8001a24:	1cbb      	adds	r3, r7, #2
 8001a26:	1c02      	adds	r2, r0, #0
 8001a28:	801a      	strh	r2, [r3, #0]
 8001a2a:	1c7b      	adds	r3, r7, #1
 8001a2c:	1c0a      	adds	r2, r1, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a30:	1c7b      	adds	r3, r7, #1
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d004      	beq.n	8001a42 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a38:	1cbb      	adds	r3, r7, #2
 8001a3a:	881a      	ldrh	r2, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a40:	e003      	b.n	8001a4a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a42:	1cbb      	adds	r3, r7, #2
 8001a44:	881a      	ldrh	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	b002      	add	sp, #8
 8001a50:	bd80      	pop	{r7, pc}
	...

08001a54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b088      	sub	sp, #32
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d101      	bne.n	8001a66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e301      	b.n	800206a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d100      	bne.n	8001a72 <HAL_RCC_OscConfig+0x1e>
 8001a70:	e08d      	b.n	8001b8e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a72:	4bc3      	ldr	r3, [pc, #780]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	220c      	movs	r2, #12
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	d00e      	beq.n	8001a9c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a7e:	4bc0      	ldr	r3, [pc, #768]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	220c      	movs	r2, #12
 8001a84:	4013      	ands	r3, r2
 8001a86:	2b08      	cmp	r3, #8
 8001a88:	d116      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x64>
 8001a8a:	4bbd      	ldr	r3, [pc, #756]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001a8c:	685a      	ldr	r2, [r3, #4]
 8001a8e:	2380      	movs	r3, #128	@ 0x80
 8001a90:	025b      	lsls	r3, r3, #9
 8001a92:	401a      	ands	r2, r3
 8001a94:	2380      	movs	r3, #128	@ 0x80
 8001a96:	025b      	lsls	r3, r3, #9
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d10d      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a9c:	4bb8      	ldr	r3, [pc, #736]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	2380      	movs	r3, #128	@ 0x80
 8001aa2:	029b      	lsls	r3, r3, #10
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	d100      	bne.n	8001aaa <HAL_RCC_OscConfig+0x56>
 8001aa8:	e070      	b.n	8001b8c <HAL_RCC_OscConfig+0x138>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d000      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x60>
 8001ab2:	e06b      	b.n	8001b8c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e2d8      	b.n	800206a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d107      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x7c>
 8001ac0:	4baf      	ldr	r3, [pc, #700]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4bae      	ldr	r3, [pc, #696]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001ac6:	2180      	movs	r1, #128	@ 0x80
 8001ac8:	0249      	lsls	r1, r1, #9
 8001aca:	430a      	orrs	r2, r1
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	e02f      	b.n	8001b30 <HAL_RCC_OscConfig+0xdc>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d10c      	bne.n	8001af2 <HAL_RCC_OscConfig+0x9e>
 8001ad8:	4ba9      	ldr	r3, [pc, #676]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	4ba8      	ldr	r3, [pc, #672]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001ade:	49a9      	ldr	r1, [pc, #676]	@ (8001d84 <HAL_RCC_OscConfig+0x330>)
 8001ae0:	400a      	ands	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	4ba6      	ldr	r3, [pc, #664]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	4ba5      	ldr	r3, [pc, #660]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001aea:	49a7      	ldr	r1, [pc, #668]	@ (8001d88 <HAL_RCC_OscConfig+0x334>)
 8001aec:	400a      	ands	r2, r1
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	e01e      	b.n	8001b30 <HAL_RCC_OscConfig+0xdc>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2b05      	cmp	r3, #5
 8001af8:	d10e      	bne.n	8001b18 <HAL_RCC_OscConfig+0xc4>
 8001afa:	4ba1      	ldr	r3, [pc, #644]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	4ba0      	ldr	r3, [pc, #640]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001b00:	2180      	movs	r1, #128	@ 0x80
 8001b02:	02c9      	lsls	r1, r1, #11
 8001b04:	430a      	orrs	r2, r1
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	4b9d      	ldr	r3, [pc, #628]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4b9c      	ldr	r3, [pc, #624]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001b0e:	2180      	movs	r1, #128	@ 0x80
 8001b10:	0249      	lsls	r1, r1, #9
 8001b12:	430a      	orrs	r2, r1
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	e00b      	b.n	8001b30 <HAL_RCC_OscConfig+0xdc>
 8001b18:	4b99      	ldr	r3, [pc, #612]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	4b98      	ldr	r3, [pc, #608]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001b1e:	4999      	ldr	r1, [pc, #612]	@ (8001d84 <HAL_RCC_OscConfig+0x330>)
 8001b20:	400a      	ands	r2, r1
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	4b96      	ldr	r3, [pc, #600]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	4b95      	ldr	r3, [pc, #596]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001b2a:	4997      	ldr	r1, [pc, #604]	@ (8001d88 <HAL_RCC_OscConfig+0x334>)
 8001b2c:	400a      	ands	r2, r1
 8001b2e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d014      	beq.n	8001b62 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b38:	f7ff fc98 	bl	800146c <HAL_GetTick>
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b40:	e008      	b.n	8001b54 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b42:	f7ff fc93 	bl	800146c <HAL_GetTick>
 8001b46:	0002      	movs	r2, r0
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	2b64      	cmp	r3, #100	@ 0x64
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e28a      	b.n	800206a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b54:	4b8a      	ldr	r3, [pc, #552]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	2380      	movs	r3, #128	@ 0x80
 8001b5a:	029b      	lsls	r3, r3, #10
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	d0f0      	beq.n	8001b42 <HAL_RCC_OscConfig+0xee>
 8001b60:	e015      	b.n	8001b8e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b62:	f7ff fc83 	bl	800146c <HAL_GetTick>
 8001b66:	0003      	movs	r3, r0
 8001b68:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b6a:	e008      	b.n	8001b7e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b6c:	f7ff fc7e 	bl	800146c <HAL_GetTick>
 8001b70:	0002      	movs	r2, r0
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	2b64      	cmp	r3, #100	@ 0x64
 8001b78:	d901      	bls.n	8001b7e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e275      	b.n	800206a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b7e:	4b80      	ldr	r3, [pc, #512]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	2380      	movs	r3, #128	@ 0x80
 8001b84:	029b      	lsls	r3, r3, #10
 8001b86:	4013      	ands	r3, r2
 8001b88:	d1f0      	bne.n	8001b6c <HAL_RCC_OscConfig+0x118>
 8001b8a:	e000      	b.n	8001b8e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b8c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2202      	movs	r2, #2
 8001b94:	4013      	ands	r3, r2
 8001b96:	d100      	bne.n	8001b9a <HAL_RCC_OscConfig+0x146>
 8001b98:	e069      	b.n	8001c6e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b9a:	4b79      	ldr	r3, [pc, #484]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	220c      	movs	r2, #12
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d00b      	beq.n	8001bbc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001ba4:	4b76      	ldr	r3, [pc, #472]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	220c      	movs	r2, #12
 8001baa:	4013      	ands	r3, r2
 8001bac:	2b08      	cmp	r3, #8
 8001bae:	d11c      	bne.n	8001bea <HAL_RCC_OscConfig+0x196>
 8001bb0:	4b73      	ldr	r3, [pc, #460]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	2380      	movs	r3, #128	@ 0x80
 8001bb6:	025b      	lsls	r3, r3, #9
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d116      	bne.n	8001bea <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bbc:	4b70      	ldr	r3, [pc, #448]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d005      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x17e>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d001      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e24b      	b.n	800206a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd2:	4b6b      	ldr	r3, [pc, #428]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	22f8      	movs	r2, #248	@ 0xf8
 8001bd8:	4393      	bics	r3, r2
 8001bda:	0019      	movs	r1, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	00da      	lsls	r2, r3, #3
 8001be2:	4b67      	ldr	r3, [pc, #412]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001be4:	430a      	orrs	r2, r1
 8001be6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001be8:	e041      	b.n	8001c6e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d024      	beq.n	8001c3c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bf2:	4b63      	ldr	r3, [pc, #396]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	4b62      	ldr	r3, [pc, #392]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	430a      	orrs	r2, r1
 8001bfc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfe:	f7ff fc35 	bl	800146c <HAL_GetTick>
 8001c02:	0003      	movs	r3, r0
 8001c04:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c06:	e008      	b.n	8001c1a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c08:	f7ff fc30 	bl	800146c <HAL_GetTick>
 8001c0c:	0002      	movs	r2, r0
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e227      	b.n	800206a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c1a:	4b59      	ldr	r3, [pc, #356]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2202      	movs	r2, #2
 8001c20:	4013      	ands	r3, r2
 8001c22:	d0f1      	beq.n	8001c08 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c24:	4b56      	ldr	r3, [pc, #344]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	22f8      	movs	r2, #248	@ 0xf8
 8001c2a:	4393      	bics	r3, r2
 8001c2c:	0019      	movs	r1, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	00da      	lsls	r2, r3, #3
 8001c34:	4b52      	ldr	r3, [pc, #328]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001c36:	430a      	orrs	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	e018      	b.n	8001c6e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c3c:	4b50      	ldr	r3, [pc, #320]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b4f      	ldr	r3, [pc, #316]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001c42:	2101      	movs	r1, #1
 8001c44:	438a      	bics	r2, r1
 8001c46:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c48:	f7ff fc10 	bl	800146c <HAL_GetTick>
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c52:	f7ff fc0b 	bl	800146c <HAL_GetTick>
 8001c56:	0002      	movs	r2, r0
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e202      	b.n	800206a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c64:	4b46      	ldr	r3, [pc, #280]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2202      	movs	r2, #2
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d1f1      	bne.n	8001c52 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2208      	movs	r2, #8
 8001c74:	4013      	ands	r3, r2
 8001c76:	d036      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d019      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c80:	4b3f      	ldr	r3, [pc, #252]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001c82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c84:	4b3e      	ldr	r3, [pc, #248]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001c86:	2101      	movs	r1, #1
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c8c:	f7ff fbee 	bl	800146c <HAL_GetTick>
 8001c90:	0003      	movs	r3, r0
 8001c92:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c94:	e008      	b.n	8001ca8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c96:	f7ff fbe9 	bl	800146c <HAL_GetTick>
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e1e0      	b.n	800206a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ca8:	4b35      	ldr	r3, [pc, #212]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cac:	2202      	movs	r2, #2
 8001cae:	4013      	ands	r3, r2
 8001cb0:	d0f1      	beq.n	8001c96 <HAL_RCC_OscConfig+0x242>
 8001cb2:	e018      	b.n	8001ce6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cb4:	4b32      	ldr	r3, [pc, #200]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001cb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cb8:	4b31      	ldr	r3, [pc, #196]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001cba:	2101      	movs	r1, #1
 8001cbc:	438a      	bics	r2, r1
 8001cbe:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc0:	f7ff fbd4 	bl	800146c <HAL_GetTick>
 8001cc4:	0003      	movs	r3, r0
 8001cc6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cc8:	e008      	b.n	8001cdc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cca:	f7ff fbcf 	bl	800146c <HAL_GetTick>
 8001cce:	0002      	movs	r2, r0
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e1c6      	b.n	800206a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cdc:	4b28      	ldr	r3, [pc, #160]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce0:	2202      	movs	r2, #2
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d1f1      	bne.n	8001cca <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2204      	movs	r2, #4
 8001cec:	4013      	ands	r3, r2
 8001cee:	d100      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x29e>
 8001cf0:	e0b4      	b.n	8001e5c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cf2:	201f      	movs	r0, #31
 8001cf4:	183b      	adds	r3, r7, r0
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cfa:	4b21      	ldr	r3, [pc, #132]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001cfc:	69da      	ldr	r2, [r3, #28]
 8001cfe:	2380      	movs	r3, #128	@ 0x80
 8001d00:	055b      	lsls	r3, r3, #21
 8001d02:	4013      	ands	r3, r2
 8001d04:	d110      	bne.n	8001d28 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d06:	4b1e      	ldr	r3, [pc, #120]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001d08:	69da      	ldr	r2, [r3, #28]
 8001d0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001d0c:	2180      	movs	r1, #128	@ 0x80
 8001d0e:	0549      	lsls	r1, r1, #21
 8001d10:	430a      	orrs	r2, r1
 8001d12:	61da      	str	r2, [r3, #28]
 8001d14:	4b1a      	ldr	r3, [pc, #104]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001d16:	69da      	ldr	r2, [r3, #28]
 8001d18:	2380      	movs	r3, #128	@ 0x80
 8001d1a:	055b      	lsls	r3, r3, #21
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d22:	183b      	adds	r3, r7, r0
 8001d24:	2201      	movs	r2, #1
 8001d26:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d28:	4b18      	ldr	r3, [pc, #96]	@ (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	4013      	ands	r3, r2
 8001d32:	d11a      	bne.n	8001d6a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d34:	4b15      	ldr	r3, [pc, #84]	@ (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	4b14      	ldr	r3, [pc, #80]	@ (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001d3a:	2180      	movs	r1, #128	@ 0x80
 8001d3c:	0049      	lsls	r1, r1, #1
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d42:	f7ff fb93 	bl	800146c <HAL_GetTick>
 8001d46:	0003      	movs	r3, r0
 8001d48:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d4c:	f7ff fb8e 	bl	800146c <HAL_GetTick>
 8001d50:	0002      	movs	r2, r0
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b64      	cmp	r3, #100	@ 0x64
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e185      	b.n	800206a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	2380      	movs	r3, #128	@ 0x80
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	4013      	ands	r3, r2
 8001d68:	d0f0      	beq.n	8001d4c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d10e      	bne.n	8001d90 <HAL_RCC_OscConfig+0x33c>
 8001d72:	4b03      	ldr	r3, [pc, #12]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001d74:	6a1a      	ldr	r2, [r3, #32]
 8001d76:	4b02      	ldr	r3, [pc, #8]	@ (8001d80 <HAL_RCC_OscConfig+0x32c>)
 8001d78:	2101      	movs	r1, #1
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	621a      	str	r2, [r3, #32]
 8001d7e:	e035      	b.n	8001dec <HAL_RCC_OscConfig+0x398>
 8001d80:	40021000 	.word	0x40021000
 8001d84:	fffeffff 	.word	0xfffeffff
 8001d88:	fffbffff 	.word	0xfffbffff
 8001d8c:	40007000 	.word	0x40007000
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d10c      	bne.n	8001db2 <HAL_RCC_OscConfig+0x35e>
 8001d98:	4bb6      	ldr	r3, [pc, #728]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001d9a:	6a1a      	ldr	r2, [r3, #32]
 8001d9c:	4bb5      	ldr	r3, [pc, #724]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001d9e:	2101      	movs	r1, #1
 8001da0:	438a      	bics	r2, r1
 8001da2:	621a      	str	r2, [r3, #32]
 8001da4:	4bb3      	ldr	r3, [pc, #716]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001da6:	6a1a      	ldr	r2, [r3, #32]
 8001da8:	4bb2      	ldr	r3, [pc, #712]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001daa:	2104      	movs	r1, #4
 8001dac:	438a      	bics	r2, r1
 8001dae:	621a      	str	r2, [r3, #32]
 8001db0:	e01c      	b.n	8001dec <HAL_RCC_OscConfig+0x398>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	2b05      	cmp	r3, #5
 8001db8:	d10c      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x380>
 8001dba:	4bae      	ldr	r3, [pc, #696]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001dbc:	6a1a      	ldr	r2, [r3, #32]
 8001dbe:	4bad      	ldr	r3, [pc, #692]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001dc0:	2104      	movs	r1, #4
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	621a      	str	r2, [r3, #32]
 8001dc6:	4bab      	ldr	r3, [pc, #684]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001dc8:	6a1a      	ldr	r2, [r3, #32]
 8001dca:	4baa      	ldr	r3, [pc, #680]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001dcc:	2101      	movs	r1, #1
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	621a      	str	r2, [r3, #32]
 8001dd2:	e00b      	b.n	8001dec <HAL_RCC_OscConfig+0x398>
 8001dd4:	4ba7      	ldr	r3, [pc, #668]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001dd6:	6a1a      	ldr	r2, [r3, #32]
 8001dd8:	4ba6      	ldr	r3, [pc, #664]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001dda:	2101      	movs	r1, #1
 8001ddc:	438a      	bics	r2, r1
 8001dde:	621a      	str	r2, [r3, #32]
 8001de0:	4ba4      	ldr	r3, [pc, #656]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001de2:	6a1a      	ldr	r2, [r3, #32]
 8001de4:	4ba3      	ldr	r3, [pc, #652]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001de6:	2104      	movs	r1, #4
 8001de8:	438a      	bics	r2, r1
 8001dea:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d014      	beq.n	8001e1e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df4:	f7ff fb3a 	bl	800146c <HAL_GetTick>
 8001df8:	0003      	movs	r3, r0
 8001dfa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dfc:	e009      	b.n	8001e12 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dfe:	f7ff fb35 	bl	800146c <HAL_GetTick>
 8001e02:	0002      	movs	r2, r0
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	4a9b      	ldr	r2, [pc, #620]	@ (8002078 <HAL_RCC_OscConfig+0x624>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e12b      	b.n	800206a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e12:	4b98      	ldr	r3, [pc, #608]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	2202      	movs	r2, #2
 8001e18:	4013      	ands	r3, r2
 8001e1a:	d0f0      	beq.n	8001dfe <HAL_RCC_OscConfig+0x3aa>
 8001e1c:	e013      	b.n	8001e46 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e1e:	f7ff fb25 	bl	800146c <HAL_GetTick>
 8001e22:	0003      	movs	r3, r0
 8001e24:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e26:	e009      	b.n	8001e3c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e28:	f7ff fb20 	bl	800146c <HAL_GetTick>
 8001e2c:	0002      	movs	r2, r0
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	4a91      	ldr	r2, [pc, #580]	@ (8002078 <HAL_RCC_OscConfig+0x624>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e116      	b.n	800206a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e3c:	4b8d      	ldr	r3, [pc, #564]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001e3e:	6a1b      	ldr	r3, [r3, #32]
 8001e40:	2202      	movs	r2, #2
 8001e42:	4013      	ands	r3, r2
 8001e44:	d1f0      	bne.n	8001e28 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e46:	231f      	movs	r3, #31
 8001e48:	18fb      	adds	r3, r7, r3
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d105      	bne.n	8001e5c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e50:	4b88      	ldr	r3, [pc, #544]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001e52:	69da      	ldr	r2, [r3, #28]
 8001e54:	4b87      	ldr	r3, [pc, #540]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001e56:	4989      	ldr	r1, [pc, #548]	@ (800207c <HAL_RCC_OscConfig+0x628>)
 8001e58:	400a      	ands	r2, r1
 8001e5a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2210      	movs	r2, #16
 8001e62:	4013      	ands	r3, r2
 8001e64:	d063      	beq.n	8001f2e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	695b      	ldr	r3, [r3, #20]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d12a      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e6e:	4b81      	ldr	r3, [pc, #516]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001e70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e72:	4b80      	ldr	r3, [pc, #512]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001e74:	2104      	movs	r1, #4
 8001e76:	430a      	orrs	r2, r1
 8001e78:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001e7a:	4b7e      	ldr	r3, [pc, #504]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001e7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e7e:	4b7d      	ldr	r3, [pc, #500]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001e80:	2101      	movs	r1, #1
 8001e82:	430a      	orrs	r2, r1
 8001e84:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e86:	f7ff faf1 	bl	800146c <HAL_GetTick>
 8001e8a:	0003      	movs	r3, r0
 8001e8c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e90:	f7ff faec 	bl	800146c <HAL_GetTick>
 8001e94:	0002      	movs	r2, r0
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e0e3      	b.n	800206a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001ea2:	4b74      	ldr	r3, [pc, #464]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d0f1      	beq.n	8001e90 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001eac:	4b71      	ldr	r3, [pc, #452]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb0:	22f8      	movs	r2, #248	@ 0xf8
 8001eb2:	4393      	bics	r3, r2
 8001eb4:	0019      	movs	r1, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	00da      	lsls	r2, r3, #3
 8001ebc:	4b6d      	ldr	r3, [pc, #436]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ec2:	e034      	b.n	8001f2e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	3305      	adds	r3, #5
 8001eca:	d111      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001ecc:	4b69      	ldr	r3, [pc, #420]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001ece:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ed0:	4b68      	ldr	r3, [pc, #416]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001ed2:	2104      	movs	r1, #4
 8001ed4:	438a      	bics	r2, r1
 8001ed6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ed8:	4b66      	ldr	r3, [pc, #408]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001edc:	22f8      	movs	r2, #248	@ 0xf8
 8001ede:	4393      	bics	r3, r2
 8001ee0:	0019      	movs	r1, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	00da      	lsls	r2, r3, #3
 8001ee8:	4b62      	ldr	r3, [pc, #392]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001eea:	430a      	orrs	r2, r1
 8001eec:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eee:	e01e      	b.n	8001f2e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ef0:	4b60      	ldr	r3, [pc, #384]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001ef2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ef4:	4b5f      	ldr	r3, [pc, #380]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001ef6:	2104      	movs	r1, #4
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001efc:	4b5d      	ldr	r3, [pc, #372]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001efe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f00:	4b5c      	ldr	r3, [pc, #368]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001f02:	2101      	movs	r1, #1
 8001f04:	438a      	bics	r2, r1
 8001f06:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f08:	f7ff fab0 	bl	800146c <HAL_GetTick>
 8001f0c:	0003      	movs	r3, r0
 8001f0e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f10:	e008      	b.n	8001f24 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f12:	f7ff faab 	bl	800146c <HAL_GetTick>
 8001f16:	0002      	movs	r2, r0
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d901      	bls.n	8001f24 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	e0a2      	b.n	800206a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f24:	4b53      	ldr	r3, [pc, #332]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001f26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f28:	2202      	movs	r2, #2
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	d1f1      	bne.n	8001f12 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a1b      	ldr	r3, [r3, #32]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d100      	bne.n	8001f38 <HAL_RCC_OscConfig+0x4e4>
 8001f36:	e097      	b.n	8002068 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f38:	4b4e      	ldr	r3, [pc, #312]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	220c      	movs	r2, #12
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2b08      	cmp	r3, #8
 8001f42:	d100      	bne.n	8001f46 <HAL_RCC_OscConfig+0x4f2>
 8001f44:	e06b      	b.n	800201e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a1b      	ldr	r3, [r3, #32]
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d14c      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f4e:	4b49      	ldr	r3, [pc, #292]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	4b48      	ldr	r3, [pc, #288]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001f54:	494a      	ldr	r1, [pc, #296]	@ (8002080 <HAL_RCC_OscConfig+0x62c>)
 8001f56:	400a      	ands	r2, r1
 8001f58:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5a:	f7ff fa87 	bl	800146c <HAL_GetTick>
 8001f5e:	0003      	movs	r3, r0
 8001f60:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f62:	e008      	b.n	8001f76 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f64:	f7ff fa82 	bl	800146c <HAL_GetTick>
 8001f68:	0002      	movs	r2, r0
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e079      	b.n	800206a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f76:	4b3f      	ldr	r3, [pc, #252]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	2380      	movs	r3, #128	@ 0x80
 8001f7c:	049b      	lsls	r3, r3, #18
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d1f0      	bne.n	8001f64 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f82:	4b3c      	ldr	r3, [pc, #240]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f86:	220f      	movs	r2, #15
 8001f88:	4393      	bics	r3, r2
 8001f8a:	0019      	movs	r1, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f90:	4b38      	ldr	r3, [pc, #224]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001f92:	430a      	orrs	r2, r1
 8001f94:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001f96:	4b37      	ldr	r3, [pc, #220]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	4a3a      	ldr	r2, [pc, #232]	@ (8002084 <HAL_RCC_OscConfig+0x630>)
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	0019      	movs	r1, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	4b32      	ldr	r3, [pc, #200]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001fac:	430a      	orrs	r2, r1
 8001fae:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fb0:	4b30      	ldr	r3, [pc, #192]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b2f      	ldr	r3, [pc, #188]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001fb6:	2180      	movs	r1, #128	@ 0x80
 8001fb8:	0449      	lsls	r1, r1, #17
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbe:	f7ff fa55 	bl	800146c <HAL_GetTick>
 8001fc2:	0003      	movs	r3, r0
 8001fc4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc8:	f7ff fa50 	bl	800146c <HAL_GetTick>
 8001fcc:	0002      	movs	r2, r0
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e047      	b.n	800206a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fda:	4b26      	ldr	r3, [pc, #152]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	2380      	movs	r3, #128	@ 0x80
 8001fe0:	049b      	lsls	r3, r3, #18
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d0f0      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x574>
 8001fe6:	e03f      	b.n	8002068 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe8:	4b22      	ldr	r3, [pc, #136]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	4b21      	ldr	r3, [pc, #132]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8001fee:	4924      	ldr	r1, [pc, #144]	@ (8002080 <HAL_RCC_OscConfig+0x62c>)
 8001ff0:	400a      	ands	r2, r1
 8001ff2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff4:	f7ff fa3a 	bl	800146c <HAL_GetTick>
 8001ff8:	0003      	movs	r3, r0
 8001ffa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ffc:	e008      	b.n	8002010 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ffe:	f7ff fa35 	bl	800146c <HAL_GetTick>
 8002002:	0002      	movs	r2, r0
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d901      	bls.n	8002010 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e02c      	b.n	800206a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002010:	4b18      	ldr	r3, [pc, #96]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	049b      	lsls	r3, r3, #18
 8002018:	4013      	ands	r3, r2
 800201a:	d1f0      	bne.n	8001ffe <HAL_RCC_OscConfig+0x5aa>
 800201c:	e024      	b.n	8002068 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d101      	bne.n	800202a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e01f      	b.n	800206a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800202a:	4b12      	ldr	r3, [pc, #72]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002030:	4b10      	ldr	r3, [pc, #64]	@ (8002074 <HAL_RCC_OscConfig+0x620>)
 8002032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002034:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	2380      	movs	r3, #128	@ 0x80
 800203a:	025b      	lsls	r3, r3, #9
 800203c:	401a      	ands	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002042:	429a      	cmp	r2, r3
 8002044:	d10e      	bne.n	8002064 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	220f      	movs	r2, #15
 800204a:	401a      	ands	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002050:	429a      	cmp	r2, r3
 8002052:	d107      	bne.n	8002064 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002054:	697a      	ldr	r2, [r7, #20]
 8002056:	23f0      	movs	r3, #240	@ 0xf0
 8002058:	039b      	lsls	r3, r3, #14
 800205a:	401a      	ands	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002060:	429a      	cmp	r2, r3
 8002062:	d001      	beq.n	8002068 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e000      	b.n	800206a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	0018      	movs	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	b008      	add	sp, #32
 8002070:	bd80      	pop	{r7, pc}
 8002072:	46c0      	nop			@ (mov r8, r8)
 8002074:	40021000 	.word	0x40021000
 8002078:	00001388 	.word	0x00001388
 800207c:	efffffff 	.word	0xefffffff
 8002080:	feffffff 	.word	0xfeffffff
 8002084:	ffc2ffff 	.word	0xffc2ffff

08002088 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d101      	bne.n	800209c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e0b3      	b.n	8002204 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800209c:	4b5b      	ldr	r3, [pc, #364]	@ (800220c <HAL_RCC_ClockConfig+0x184>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2201      	movs	r2, #1
 80020a2:	4013      	ands	r3, r2
 80020a4:	683a      	ldr	r2, [r7, #0]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d911      	bls.n	80020ce <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020aa:	4b58      	ldr	r3, [pc, #352]	@ (800220c <HAL_RCC_ClockConfig+0x184>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2201      	movs	r2, #1
 80020b0:	4393      	bics	r3, r2
 80020b2:	0019      	movs	r1, r3
 80020b4:	4b55      	ldr	r3, [pc, #340]	@ (800220c <HAL_RCC_ClockConfig+0x184>)
 80020b6:	683a      	ldr	r2, [r7, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020bc:	4b53      	ldr	r3, [pc, #332]	@ (800220c <HAL_RCC_ClockConfig+0x184>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2201      	movs	r2, #1
 80020c2:	4013      	ands	r3, r2
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d001      	beq.n	80020ce <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e09a      	b.n	8002204 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2202      	movs	r2, #2
 80020d4:	4013      	ands	r3, r2
 80020d6:	d015      	beq.n	8002104 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2204      	movs	r2, #4
 80020de:	4013      	ands	r3, r2
 80020e0:	d006      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80020e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 80020e4:	685a      	ldr	r2, [r3, #4]
 80020e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 80020e8:	21e0      	movs	r1, #224	@ 0xe0
 80020ea:	00c9      	lsls	r1, r1, #3
 80020ec:	430a      	orrs	r2, r1
 80020ee:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020f0:	4b47      	ldr	r3, [pc, #284]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	22f0      	movs	r2, #240	@ 0xf0
 80020f6:	4393      	bics	r3, r2
 80020f8:	0019      	movs	r1, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	689a      	ldr	r2, [r3, #8]
 80020fe:	4b44      	ldr	r3, [pc, #272]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 8002100:	430a      	orrs	r2, r1
 8002102:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2201      	movs	r2, #1
 800210a:	4013      	ands	r3, r2
 800210c:	d040      	beq.n	8002190 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d107      	bne.n	8002126 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002116:	4b3e      	ldr	r3, [pc, #248]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	2380      	movs	r3, #128	@ 0x80
 800211c:	029b      	lsls	r3, r3, #10
 800211e:	4013      	ands	r3, r2
 8002120:	d114      	bne.n	800214c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e06e      	b.n	8002204 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2b02      	cmp	r3, #2
 800212c:	d107      	bne.n	800213e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800212e:	4b38      	ldr	r3, [pc, #224]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	2380      	movs	r3, #128	@ 0x80
 8002134:	049b      	lsls	r3, r3, #18
 8002136:	4013      	ands	r3, r2
 8002138:	d108      	bne.n	800214c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e062      	b.n	8002204 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800213e:	4b34      	ldr	r3, [pc, #208]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2202      	movs	r2, #2
 8002144:	4013      	ands	r3, r2
 8002146:	d101      	bne.n	800214c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e05b      	b.n	8002204 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800214c:	4b30      	ldr	r3, [pc, #192]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	2203      	movs	r2, #3
 8002152:	4393      	bics	r3, r2
 8002154:	0019      	movs	r1, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	4b2d      	ldr	r3, [pc, #180]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 800215c:	430a      	orrs	r2, r1
 800215e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002160:	f7ff f984 	bl	800146c <HAL_GetTick>
 8002164:	0003      	movs	r3, r0
 8002166:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002168:	e009      	b.n	800217e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800216a:	f7ff f97f 	bl	800146c <HAL_GetTick>
 800216e:	0002      	movs	r2, r0
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	4a27      	ldr	r2, [pc, #156]	@ (8002214 <HAL_RCC_ClockConfig+0x18c>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d901      	bls.n	800217e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e042      	b.n	8002204 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800217e:	4b24      	ldr	r3, [pc, #144]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	220c      	movs	r2, #12
 8002184:	401a      	ands	r2, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	429a      	cmp	r2, r3
 800218e:	d1ec      	bne.n	800216a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002190:	4b1e      	ldr	r3, [pc, #120]	@ (800220c <HAL_RCC_ClockConfig+0x184>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2201      	movs	r2, #1
 8002196:	4013      	ands	r3, r2
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	429a      	cmp	r2, r3
 800219c:	d211      	bcs.n	80021c2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219e:	4b1b      	ldr	r3, [pc, #108]	@ (800220c <HAL_RCC_ClockConfig+0x184>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2201      	movs	r2, #1
 80021a4:	4393      	bics	r3, r2
 80021a6:	0019      	movs	r1, r3
 80021a8:	4b18      	ldr	r3, [pc, #96]	@ (800220c <HAL_RCC_ClockConfig+0x184>)
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021b0:	4b16      	ldr	r3, [pc, #88]	@ (800220c <HAL_RCC_ClockConfig+0x184>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2201      	movs	r2, #1
 80021b6:	4013      	ands	r3, r2
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d001      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e020      	b.n	8002204 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2204      	movs	r2, #4
 80021c8:	4013      	ands	r3, r2
 80021ca:	d009      	beq.n	80021e0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80021cc:	4b10      	ldr	r3, [pc, #64]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	4a11      	ldr	r2, [pc, #68]	@ (8002218 <HAL_RCC_ClockConfig+0x190>)
 80021d2:	4013      	ands	r3, r2
 80021d4:	0019      	movs	r1, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68da      	ldr	r2, [r3, #12]
 80021da:	4b0d      	ldr	r3, [pc, #52]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 80021dc:	430a      	orrs	r2, r1
 80021de:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80021e0:	f000 f820 	bl	8002224 <HAL_RCC_GetSysClockFreq>
 80021e4:	0001      	movs	r1, r0
 80021e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002210 <HAL_RCC_ClockConfig+0x188>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	091b      	lsrs	r3, r3, #4
 80021ec:	220f      	movs	r2, #15
 80021ee:	4013      	ands	r3, r2
 80021f0:	4a0a      	ldr	r2, [pc, #40]	@ (800221c <HAL_RCC_ClockConfig+0x194>)
 80021f2:	5cd3      	ldrb	r3, [r2, r3]
 80021f4:	000a      	movs	r2, r1
 80021f6:	40da      	lsrs	r2, r3
 80021f8:	4b09      	ldr	r3, [pc, #36]	@ (8002220 <HAL_RCC_ClockConfig+0x198>)
 80021fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80021fc:	2000      	movs	r0, #0
 80021fe:	f7ff f8ef 	bl	80013e0 <HAL_InitTick>
  
  return HAL_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	0018      	movs	r0, r3
 8002206:	46bd      	mov	sp, r7
 8002208:	b004      	add	sp, #16
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40022000 	.word	0x40022000
 8002210:	40021000 	.word	0x40021000
 8002214:	00001388 	.word	0x00001388
 8002218:	fffff8ff 	.word	0xfffff8ff
 800221c:	08004918 	.word	0x08004918
 8002220:	20000000 	.word	0x20000000

08002224 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	2300      	movs	r3, #0
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	2300      	movs	r3, #0
 8002238:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800223e:	4b20      	ldr	r3, [pc, #128]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	220c      	movs	r2, #12
 8002248:	4013      	ands	r3, r2
 800224a:	2b04      	cmp	r3, #4
 800224c:	d002      	beq.n	8002254 <HAL_RCC_GetSysClockFreq+0x30>
 800224e:	2b08      	cmp	r3, #8
 8002250:	d003      	beq.n	800225a <HAL_RCC_GetSysClockFreq+0x36>
 8002252:	e02c      	b.n	80022ae <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002254:	4b1b      	ldr	r3, [pc, #108]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002256:	613b      	str	r3, [r7, #16]
      break;
 8002258:	e02c      	b.n	80022b4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	0c9b      	lsrs	r3, r3, #18
 800225e:	220f      	movs	r2, #15
 8002260:	4013      	ands	r3, r2
 8002262:	4a19      	ldr	r2, [pc, #100]	@ (80022c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002264:	5cd3      	ldrb	r3, [r2, r3]
 8002266:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002268:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800226a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800226c:	220f      	movs	r2, #15
 800226e:	4013      	ands	r3, r2
 8002270:	4a16      	ldr	r2, [pc, #88]	@ (80022cc <HAL_RCC_GetSysClockFreq+0xa8>)
 8002272:	5cd3      	ldrb	r3, [r2, r3]
 8002274:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	2380      	movs	r3, #128	@ 0x80
 800227a:	025b      	lsls	r3, r3, #9
 800227c:	4013      	ands	r3, r2
 800227e:	d009      	beq.n	8002294 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002280:	68b9      	ldr	r1, [r7, #8]
 8002282:	4810      	ldr	r0, [pc, #64]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002284:	f7fd ff4a 	bl	800011c <__udivsi3>
 8002288:	0003      	movs	r3, r0
 800228a:	001a      	movs	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	4353      	muls	r3, r2
 8002290:	617b      	str	r3, [r7, #20]
 8002292:	e009      	b.n	80022a8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002294:	6879      	ldr	r1, [r7, #4]
 8002296:	000a      	movs	r2, r1
 8002298:	0152      	lsls	r2, r2, #5
 800229a:	1a52      	subs	r2, r2, r1
 800229c:	0193      	lsls	r3, r2, #6
 800229e:	1a9b      	subs	r3, r3, r2
 80022a0:	00db      	lsls	r3, r3, #3
 80022a2:	185b      	adds	r3, r3, r1
 80022a4:	021b      	lsls	r3, r3, #8
 80022a6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	613b      	str	r3, [r7, #16]
      break;
 80022ac:	e002      	b.n	80022b4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022ae:	4b05      	ldr	r3, [pc, #20]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80022b0:	613b      	str	r3, [r7, #16]
      break;
 80022b2:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80022b4:	693b      	ldr	r3, [r7, #16]
}
 80022b6:	0018      	movs	r0, r3
 80022b8:	46bd      	mov	sp, r7
 80022ba:	b006      	add	sp, #24
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	46c0      	nop			@ (mov r8, r8)
 80022c0:	40021000 	.word	0x40021000
 80022c4:	007a1200 	.word	0x007a1200
 80022c8:	08004930 	.word	0x08004930
 80022cc:	08004940 	.word	0x08004940

080022d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022d4:	4b02      	ldr	r3, [pc, #8]	@ (80022e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80022d6:	681b      	ldr	r3, [r3, #0]
}
 80022d8:	0018      	movs	r0, r3
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	46c0      	nop			@ (mov r8, r8)
 80022e0:	20000000 	.word	0x20000000

080022e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80022e8:	f7ff fff2 	bl	80022d0 <HAL_RCC_GetHCLKFreq>
 80022ec:	0001      	movs	r1, r0
 80022ee:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	0a1b      	lsrs	r3, r3, #8
 80022f4:	2207      	movs	r2, #7
 80022f6:	4013      	ands	r3, r2
 80022f8:	4a04      	ldr	r2, [pc, #16]	@ (800230c <HAL_RCC_GetPCLK1Freq+0x28>)
 80022fa:	5cd3      	ldrb	r3, [r2, r3]
 80022fc:	40d9      	lsrs	r1, r3
 80022fe:	000b      	movs	r3, r1
}    
 8002300:	0018      	movs	r0, r3
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	46c0      	nop			@ (mov r8, r8)
 8002308:	40021000 	.word	0x40021000
 800230c:	08004928 	.word	0x08004928

08002310 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e044      	b.n	80023ac <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002326:	2b00      	cmp	r3, #0
 8002328:	d107      	bne.n	800233a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2278      	movs	r2, #120	@ 0x78
 800232e:	2100      	movs	r1, #0
 8002330:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	0018      	movs	r0, r3
 8002336:	f7fe ffc1 	bl	80012bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2224      	movs	r2, #36	@ 0x24
 800233e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2101      	movs	r1, #1
 800234c:	438a      	bics	r2, r1
 800234e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002354:	2b00      	cmp	r3, #0
 8002356:	d003      	beq.n	8002360 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	0018      	movs	r0, r3
 800235c:	f000 fd5e 	bl	8002e1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	0018      	movs	r0, r3
 8002364:	f000 fc1a 	bl	8002b9c <UART_SetConfig>
 8002368:	0003      	movs	r3, r0
 800236a:	2b01      	cmp	r3, #1
 800236c:	d101      	bne.n	8002372 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e01c      	b.n	80023ac <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	490d      	ldr	r1, [pc, #52]	@ (80023b4 <HAL_UART_Init+0xa4>)
 800237e:	400a      	ands	r2, r1
 8002380:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	212a      	movs	r1, #42	@ 0x2a
 800238e:	438a      	bics	r2, r1
 8002390:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2101      	movs	r1, #1
 800239e:	430a      	orrs	r2, r1
 80023a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	0018      	movs	r0, r3
 80023a6:	f000 fded 	bl	8002f84 <UART_CheckIdleState>
 80023aa:	0003      	movs	r3, r0
}
 80023ac:	0018      	movs	r0, r3
 80023ae:	46bd      	mov	sp, r7
 80023b0:	b002      	add	sp, #8
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	ffffb7ff 	.word	0xffffb7ff

080023b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b08a      	sub	sp, #40	@ 0x28
 80023bc:	af02      	add	r7, sp, #8
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	603b      	str	r3, [r7, #0]
 80023c4:	1dbb      	adds	r3, r7, #6
 80023c6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80023cc:	2b20      	cmp	r3, #32
 80023ce:	d000      	beq.n	80023d2 <HAL_UART_Transmit+0x1a>
 80023d0:	e08c      	b.n	80024ec <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d003      	beq.n	80023e0 <HAL_UART_Transmit+0x28>
 80023d8:	1dbb      	adds	r3, r7, #6
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d101      	bne.n	80023e4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e084      	b.n	80024ee <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	689a      	ldr	r2, [r3, #8]
 80023e8:	2380      	movs	r3, #128	@ 0x80
 80023ea:	015b      	lsls	r3, r3, #5
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d109      	bne.n	8002404 <HAL_UART_Transmit+0x4c>
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d105      	bne.n	8002404 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2201      	movs	r2, #1
 80023fc:	4013      	ands	r3, r2
 80023fe:	d001      	beq.n	8002404 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e074      	b.n	80024ee <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2284      	movs	r2, #132	@ 0x84
 8002408:	2100      	movs	r1, #0
 800240a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2221      	movs	r2, #33	@ 0x21
 8002410:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002412:	f7ff f82b 	bl	800146c <HAL_GetTick>
 8002416:	0003      	movs	r3, r0
 8002418:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1dba      	adds	r2, r7, #6
 800241e:	2150      	movs	r1, #80	@ 0x50
 8002420:	8812      	ldrh	r2, [r2, #0]
 8002422:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	1dba      	adds	r2, r7, #6
 8002428:	2152      	movs	r1, #82	@ 0x52
 800242a:	8812      	ldrh	r2, [r2, #0]
 800242c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	2380      	movs	r3, #128	@ 0x80
 8002434:	015b      	lsls	r3, r3, #5
 8002436:	429a      	cmp	r2, r3
 8002438:	d108      	bne.n	800244c <HAL_UART_Transmit+0x94>
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d104      	bne.n	800244c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002442:	2300      	movs	r3, #0
 8002444:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	61bb      	str	r3, [r7, #24]
 800244a:	e003      	b.n	8002454 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002450:	2300      	movs	r3, #0
 8002452:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002454:	e02f      	b.n	80024b6 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002456:	697a      	ldr	r2, [r7, #20]
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	0013      	movs	r3, r2
 8002460:	2200      	movs	r2, #0
 8002462:	2180      	movs	r1, #128	@ 0x80
 8002464:	f000 fe36 	bl	80030d4 <UART_WaitOnFlagUntilTimeout>
 8002468:	1e03      	subs	r3, r0, #0
 800246a:	d004      	beq.n	8002476 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2220      	movs	r2, #32
 8002470:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e03b      	b.n	80024ee <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d10b      	bne.n	8002494 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	881a      	ldrh	r2, [r3, #0]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	05d2      	lsls	r2, r2, #23
 8002486:	0dd2      	lsrs	r2, r2, #23
 8002488:	b292      	uxth	r2, r2
 800248a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	3302      	adds	r3, #2
 8002490:	61bb      	str	r3, [r7, #24]
 8002492:	e007      	b.n	80024a4 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	781a      	ldrb	r2, [r3, #0]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	3301      	adds	r3, #1
 80024a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2252      	movs	r2, #82	@ 0x52
 80024a8:	5a9b      	ldrh	r3, [r3, r2]
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	3b01      	subs	r3, #1
 80024ae:	b299      	uxth	r1, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2252      	movs	r2, #82	@ 0x52
 80024b4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2252      	movs	r2, #82	@ 0x52
 80024ba:	5a9b      	ldrh	r3, [r3, r2]
 80024bc:	b29b      	uxth	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1c9      	bne.n	8002456 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	0013      	movs	r3, r2
 80024cc:	2200      	movs	r2, #0
 80024ce:	2140      	movs	r1, #64	@ 0x40
 80024d0:	f000 fe00 	bl	80030d4 <UART_WaitOnFlagUntilTimeout>
 80024d4:	1e03      	subs	r3, r0, #0
 80024d6:	d004      	beq.n	80024e2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2220      	movs	r2, #32
 80024dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e005      	b.n	80024ee <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2220      	movs	r2, #32
 80024e6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	e000      	b.n	80024ee <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80024ec:	2302      	movs	r3, #2
  }
}
 80024ee:	0018      	movs	r0, r3
 80024f0:	46bd      	mov	sp, r7
 80024f2:	b008      	add	sp, #32
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b088      	sub	sp, #32
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	1dbb      	adds	r3, r7, #6
 8002502:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2280      	movs	r2, #128	@ 0x80
 8002508:	589b      	ldr	r3, [r3, r2]
 800250a:	2b20      	cmp	r3, #32
 800250c:	d145      	bne.n	800259a <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <HAL_UART_Receive_IT+0x26>
 8002514:	1dbb      	adds	r3, r7, #6
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d101      	bne.n	8002520 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e03d      	b.n	800259c <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	2380      	movs	r3, #128	@ 0x80
 8002526:	015b      	lsls	r3, r3, #5
 8002528:	429a      	cmp	r2, r3
 800252a:	d109      	bne.n	8002540 <HAL_UART_Receive_IT+0x4a>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d105      	bne.n	8002540 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	2201      	movs	r2, #1
 8002538:	4013      	ands	r3, r2
 800253a:	d001      	beq.n	8002540 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e02d      	b.n	800259c <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2200      	movs	r2, #0
 8002544:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	2380      	movs	r3, #128	@ 0x80
 800254e:	041b      	lsls	r3, r3, #16
 8002550:	4013      	ands	r3, r2
 8002552:	d019      	beq.n	8002588 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002554:	f3ef 8310 	mrs	r3, PRIMASK
 8002558:	613b      	str	r3, [r7, #16]
  return(result);
 800255a:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800255c:	61fb      	str	r3, [r7, #28]
 800255e:	2301      	movs	r3, #1
 8002560:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	f383 8810 	msr	PRIMASK, r3
}
 8002568:	46c0      	nop			@ (mov r8, r8)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2180      	movs	r1, #128	@ 0x80
 8002576:	04c9      	lsls	r1, r1, #19
 8002578:	430a      	orrs	r2, r1
 800257a:	601a      	str	r2, [r3, #0]
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	f383 8810 	msr	PRIMASK, r3
}
 8002586:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002588:	1dbb      	adds	r3, r7, #6
 800258a:	881a      	ldrh	r2, [r3, #0]
 800258c:	68b9      	ldr	r1, [r7, #8]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	0018      	movs	r0, r3
 8002592:	f000 fe0f 	bl	80031b4 <UART_Start_Receive_IT>
 8002596:	0003      	movs	r3, r0
 8002598:	e000      	b.n	800259c <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800259a:	2302      	movs	r3, #2
  }
}
 800259c:	0018      	movs	r0, r3
 800259e:	46bd      	mov	sp, r7
 80025a0:	b008      	add	sp, #32
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80025a4:	b590      	push	{r4, r7, lr}
 80025a6:	b0ab      	sub	sp, #172	@ 0xac
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	22a4      	movs	r2, #164	@ 0xa4
 80025b4:	18b9      	adds	r1, r7, r2
 80025b6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	20a0      	movs	r0, #160	@ 0xa0
 80025c0:	1839      	adds	r1, r7, r0
 80025c2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	219c      	movs	r1, #156	@ 0x9c
 80025cc:	1879      	adds	r1, r7, r1
 80025ce:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80025d0:	0011      	movs	r1, r2
 80025d2:	18bb      	adds	r3, r7, r2
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a99      	ldr	r2, [pc, #612]	@ (800283c <HAL_UART_IRQHandler+0x298>)
 80025d8:	4013      	ands	r3, r2
 80025da:	2298      	movs	r2, #152	@ 0x98
 80025dc:	18bc      	adds	r4, r7, r2
 80025de:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80025e0:	18bb      	adds	r3, r7, r2
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d114      	bne.n	8002612 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80025e8:	187b      	adds	r3, r7, r1
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2220      	movs	r2, #32
 80025ee:	4013      	ands	r3, r2
 80025f0:	d00f      	beq.n	8002612 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80025f2:	183b      	adds	r3, r7, r0
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2220      	movs	r2, #32
 80025f8:	4013      	ands	r3, r2
 80025fa:	d00a      	beq.n	8002612 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002600:	2b00      	cmp	r3, #0
 8002602:	d100      	bne.n	8002606 <HAL_UART_IRQHandler+0x62>
 8002604:	e29e      	b.n	8002b44 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	0010      	movs	r0, r2
 800260e:	4798      	blx	r3
      }
      return;
 8002610:	e298      	b.n	8002b44 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002612:	2398      	movs	r3, #152	@ 0x98
 8002614:	18fb      	adds	r3, r7, r3
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d100      	bne.n	800261e <HAL_UART_IRQHandler+0x7a>
 800261c:	e114      	b.n	8002848 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800261e:	239c      	movs	r3, #156	@ 0x9c
 8002620:	18fb      	adds	r3, r7, r3
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2201      	movs	r2, #1
 8002626:	4013      	ands	r3, r2
 8002628:	d106      	bne.n	8002638 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800262a:	23a0      	movs	r3, #160	@ 0xa0
 800262c:	18fb      	adds	r3, r7, r3
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a83      	ldr	r2, [pc, #524]	@ (8002840 <HAL_UART_IRQHandler+0x29c>)
 8002632:	4013      	ands	r3, r2
 8002634:	d100      	bne.n	8002638 <HAL_UART_IRQHandler+0x94>
 8002636:	e107      	b.n	8002848 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002638:	23a4      	movs	r3, #164	@ 0xa4
 800263a:	18fb      	adds	r3, r7, r3
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2201      	movs	r2, #1
 8002640:	4013      	ands	r3, r2
 8002642:	d012      	beq.n	800266a <HAL_UART_IRQHandler+0xc6>
 8002644:	23a0      	movs	r3, #160	@ 0xa0
 8002646:	18fb      	adds	r3, r7, r3
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	2380      	movs	r3, #128	@ 0x80
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	4013      	ands	r3, r2
 8002650:	d00b      	beq.n	800266a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2201      	movs	r2, #1
 8002658:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2284      	movs	r2, #132	@ 0x84
 800265e:	589b      	ldr	r3, [r3, r2]
 8002660:	2201      	movs	r2, #1
 8002662:	431a      	orrs	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2184      	movs	r1, #132	@ 0x84
 8002668:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800266a:	23a4      	movs	r3, #164	@ 0xa4
 800266c:	18fb      	adds	r3, r7, r3
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2202      	movs	r2, #2
 8002672:	4013      	ands	r3, r2
 8002674:	d011      	beq.n	800269a <HAL_UART_IRQHandler+0xf6>
 8002676:	239c      	movs	r3, #156	@ 0x9c
 8002678:	18fb      	adds	r3, r7, r3
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2201      	movs	r2, #1
 800267e:	4013      	ands	r3, r2
 8002680:	d00b      	beq.n	800269a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2202      	movs	r2, #2
 8002688:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2284      	movs	r2, #132	@ 0x84
 800268e:	589b      	ldr	r3, [r3, r2]
 8002690:	2204      	movs	r2, #4
 8002692:	431a      	orrs	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2184      	movs	r1, #132	@ 0x84
 8002698:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800269a:	23a4      	movs	r3, #164	@ 0xa4
 800269c:	18fb      	adds	r3, r7, r3
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2204      	movs	r2, #4
 80026a2:	4013      	ands	r3, r2
 80026a4:	d011      	beq.n	80026ca <HAL_UART_IRQHandler+0x126>
 80026a6:	239c      	movs	r3, #156	@ 0x9c
 80026a8:	18fb      	adds	r3, r7, r3
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2201      	movs	r2, #1
 80026ae:	4013      	ands	r3, r2
 80026b0:	d00b      	beq.n	80026ca <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2204      	movs	r2, #4
 80026b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2284      	movs	r2, #132	@ 0x84
 80026be:	589b      	ldr	r3, [r3, r2]
 80026c0:	2202      	movs	r2, #2
 80026c2:	431a      	orrs	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2184      	movs	r1, #132	@ 0x84
 80026c8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80026ca:	23a4      	movs	r3, #164	@ 0xa4
 80026cc:	18fb      	adds	r3, r7, r3
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2208      	movs	r2, #8
 80026d2:	4013      	ands	r3, r2
 80026d4:	d017      	beq.n	8002706 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80026d6:	23a0      	movs	r3, #160	@ 0xa0
 80026d8:	18fb      	adds	r3, r7, r3
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2220      	movs	r2, #32
 80026de:	4013      	ands	r3, r2
 80026e0:	d105      	bne.n	80026ee <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80026e2:	239c      	movs	r3, #156	@ 0x9c
 80026e4:	18fb      	adds	r3, r7, r3
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2201      	movs	r2, #1
 80026ea:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80026ec:	d00b      	beq.n	8002706 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2208      	movs	r2, #8
 80026f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2284      	movs	r2, #132	@ 0x84
 80026fa:	589b      	ldr	r3, [r3, r2]
 80026fc:	2208      	movs	r2, #8
 80026fe:	431a      	orrs	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2184      	movs	r1, #132	@ 0x84
 8002704:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002706:	23a4      	movs	r3, #164	@ 0xa4
 8002708:	18fb      	adds	r3, r7, r3
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	2380      	movs	r3, #128	@ 0x80
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	4013      	ands	r3, r2
 8002712:	d013      	beq.n	800273c <HAL_UART_IRQHandler+0x198>
 8002714:	23a0      	movs	r3, #160	@ 0xa0
 8002716:	18fb      	adds	r3, r7, r3
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	2380      	movs	r3, #128	@ 0x80
 800271c:	04db      	lsls	r3, r3, #19
 800271e:	4013      	ands	r3, r2
 8002720:	d00c      	beq.n	800273c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2280      	movs	r2, #128	@ 0x80
 8002728:	0112      	lsls	r2, r2, #4
 800272a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2284      	movs	r2, #132	@ 0x84
 8002730:	589b      	ldr	r3, [r3, r2]
 8002732:	2220      	movs	r2, #32
 8002734:	431a      	orrs	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2184      	movs	r1, #132	@ 0x84
 800273a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2284      	movs	r2, #132	@ 0x84
 8002740:	589b      	ldr	r3, [r3, r2]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d100      	bne.n	8002748 <HAL_UART_IRQHandler+0x1a4>
 8002746:	e1ff      	b.n	8002b48 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002748:	23a4      	movs	r3, #164	@ 0xa4
 800274a:	18fb      	adds	r3, r7, r3
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2220      	movs	r2, #32
 8002750:	4013      	ands	r3, r2
 8002752:	d00e      	beq.n	8002772 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002754:	23a0      	movs	r3, #160	@ 0xa0
 8002756:	18fb      	adds	r3, r7, r3
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2220      	movs	r2, #32
 800275c:	4013      	ands	r3, r2
 800275e:	d008      	beq.n	8002772 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002764:	2b00      	cmp	r3, #0
 8002766:	d004      	beq.n	8002772 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	0010      	movs	r0, r2
 8002770:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2284      	movs	r2, #132	@ 0x84
 8002776:	589b      	ldr	r3, [r3, r2]
 8002778:	2194      	movs	r1, #148	@ 0x94
 800277a:	187a      	adds	r2, r7, r1
 800277c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	2240      	movs	r2, #64	@ 0x40
 8002786:	4013      	ands	r3, r2
 8002788:	2b40      	cmp	r3, #64	@ 0x40
 800278a:	d004      	beq.n	8002796 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800278c:	187b      	adds	r3, r7, r1
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2228      	movs	r2, #40	@ 0x28
 8002792:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002794:	d047      	beq.n	8002826 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	0018      	movs	r0, r3
 800279a:	f000 fdc1 	bl	8003320 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	2240      	movs	r2, #64	@ 0x40
 80027a6:	4013      	ands	r3, r2
 80027a8:	2b40      	cmp	r3, #64	@ 0x40
 80027aa:	d137      	bne.n	800281c <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027ac:	f3ef 8310 	mrs	r3, PRIMASK
 80027b0:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80027b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027b4:	2090      	movs	r0, #144	@ 0x90
 80027b6:	183a      	adds	r2, r7, r0
 80027b8:	6013      	str	r3, [r2, #0]
 80027ba:	2301      	movs	r3, #1
 80027bc:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80027c0:	f383 8810 	msr	PRIMASK, r3
}
 80027c4:	46c0      	nop			@ (mov r8, r8)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2140      	movs	r1, #64	@ 0x40
 80027d2:	438a      	bics	r2, r1
 80027d4:	609a      	str	r2, [r3, #8]
 80027d6:	183b      	adds	r3, r7, r0
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80027de:	f383 8810 	msr	PRIMASK, r3
}
 80027e2:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d012      	beq.n	8002812 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027f0:	4a14      	ldr	r2, [pc, #80]	@ (8002844 <HAL_UART_IRQHandler+0x2a0>)
 80027f2:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027f8:	0018      	movs	r0, r3
 80027fa:	f7fe ff57 	bl	80016ac <HAL_DMA_Abort_IT>
 80027fe:	1e03      	subs	r3, r0, #0
 8002800:	d01a      	beq.n	8002838 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002806:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800280c:	0018      	movs	r0, r3
 800280e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002810:	e012      	b.n	8002838 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	0018      	movs	r0, r3
 8002816:	f000 f9ad 	bl	8002b74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800281a:	e00d      	b.n	8002838 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	0018      	movs	r0, r3
 8002820:	f000 f9a8 	bl	8002b74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002824:	e008      	b.n	8002838 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	0018      	movs	r0, r3
 800282a:	f000 f9a3 	bl	8002b74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2284      	movs	r2, #132	@ 0x84
 8002832:	2100      	movs	r1, #0
 8002834:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002836:	e187      	b.n	8002b48 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002838:	46c0      	nop			@ (mov r8, r8)
    return;
 800283a:	e185      	b.n	8002b48 <HAL_UART_IRQHandler+0x5a4>
 800283c:	0000080f 	.word	0x0000080f
 8002840:	04000120 	.word	0x04000120
 8002844:	080033e9 	.word	0x080033e9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800284c:	2b01      	cmp	r3, #1
 800284e:	d000      	beq.n	8002852 <HAL_UART_IRQHandler+0x2ae>
 8002850:	e139      	b.n	8002ac6 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002852:	23a4      	movs	r3, #164	@ 0xa4
 8002854:	18fb      	adds	r3, r7, r3
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2210      	movs	r2, #16
 800285a:	4013      	ands	r3, r2
 800285c:	d100      	bne.n	8002860 <HAL_UART_IRQHandler+0x2bc>
 800285e:	e132      	b.n	8002ac6 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002860:	23a0      	movs	r3, #160	@ 0xa0
 8002862:	18fb      	adds	r3, r7, r3
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2210      	movs	r2, #16
 8002868:	4013      	ands	r3, r2
 800286a:	d100      	bne.n	800286e <HAL_UART_IRQHandler+0x2ca>
 800286c:	e12b      	b.n	8002ac6 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2210      	movs	r2, #16
 8002874:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2240      	movs	r2, #64	@ 0x40
 800287e:	4013      	ands	r3, r2
 8002880:	2b40      	cmp	r3, #64	@ 0x40
 8002882:	d000      	beq.n	8002886 <HAL_UART_IRQHandler+0x2e2>
 8002884:	e09f      	b.n	80029c6 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	217e      	movs	r1, #126	@ 0x7e
 8002890:	187b      	adds	r3, r7, r1
 8002892:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002894:	187b      	adds	r3, r7, r1
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d100      	bne.n	800289e <HAL_UART_IRQHandler+0x2fa>
 800289c:	e156      	b.n	8002b4c <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2258      	movs	r2, #88	@ 0x58
 80028a2:	5a9b      	ldrh	r3, [r3, r2]
 80028a4:	187a      	adds	r2, r7, r1
 80028a6:	8812      	ldrh	r2, [r2, #0]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d300      	bcc.n	80028ae <HAL_UART_IRQHandler+0x30a>
 80028ac:	e14e      	b.n	8002b4c <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	187a      	adds	r2, r7, r1
 80028b2:	215a      	movs	r1, #90	@ 0x5a
 80028b4:	8812      	ldrh	r2, [r2, #0]
 80028b6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	2b20      	cmp	r3, #32
 80028c0:	d06f      	beq.n	80029a2 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028c2:	f3ef 8310 	mrs	r3, PRIMASK
 80028c6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80028c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80028cc:	2301      	movs	r3, #1
 80028ce:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028d2:	f383 8810 	msr	PRIMASK, r3
}
 80028d6:	46c0      	nop			@ (mov r8, r8)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	499e      	ldr	r1, [pc, #632]	@ (8002b5c <HAL_UART_IRQHandler+0x5b8>)
 80028e4:	400a      	ands	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ee:	f383 8810 	msr	PRIMASK, r3
}
 80028f2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028f4:	f3ef 8310 	mrs	r3, PRIMASK
 80028f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80028fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028fc:	677b      	str	r3, [r7, #116]	@ 0x74
 80028fe:	2301      	movs	r3, #1
 8002900:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002904:	f383 8810 	msr	PRIMASK, r3
}
 8002908:	46c0      	nop			@ (mov r8, r8)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2101      	movs	r1, #1
 8002916:	438a      	bics	r2, r1
 8002918:	609a      	str	r2, [r3, #8]
 800291a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800291c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800291e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002920:	f383 8810 	msr	PRIMASK, r3
}
 8002924:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002926:	f3ef 8310 	mrs	r3, PRIMASK
 800292a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800292c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800292e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002930:	2301      	movs	r3, #1
 8002932:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002936:	f383 8810 	msr	PRIMASK, r3
}
 800293a:	46c0      	nop			@ (mov r8, r8)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2140      	movs	r1, #64	@ 0x40
 8002948:	438a      	bics	r2, r1
 800294a:	609a      	str	r2, [r3, #8]
 800294c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800294e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002950:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002952:	f383 8810 	msr	PRIMASK, r3
}
 8002956:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2280      	movs	r2, #128	@ 0x80
 800295c:	2120      	movs	r1, #32
 800295e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002966:	f3ef 8310 	mrs	r3, PRIMASK
 800296a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800296c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800296e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002970:	2301      	movs	r3, #1
 8002972:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002974:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002976:	f383 8810 	msr	PRIMASK, r3
}
 800297a:	46c0      	nop			@ (mov r8, r8)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2110      	movs	r1, #16
 8002988:	438a      	bics	r2, r1
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800298e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002990:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002992:	f383 8810 	msr	PRIMASK, r3
}
 8002996:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800299c:	0018      	movs	r0, r3
 800299e:	f7fe fe4d 	bl	800163c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2202      	movs	r2, #2
 80029a6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2258      	movs	r2, #88	@ 0x58
 80029ac:	5a9a      	ldrh	r2, [r3, r2]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	215a      	movs	r1, #90	@ 0x5a
 80029b2:	5a5b      	ldrh	r3, [r3, r1]
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	0011      	movs	r1, r2
 80029be:	0018      	movs	r0, r3
 80029c0:	f000 f8e0 	bl	8002b84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80029c4:	e0c2      	b.n	8002b4c <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2258      	movs	r2, #88	@ 0x58
 80029ca:	5a99      	ldrh	r1, [r3, r2]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	225a      	movs	r2, #90	@ 0x5a
 80029d0:	5a9b      	ldrh	r3, [r3, r2]
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	208e      	movs	r0, #142	@ 0x8e
 80029d6:	183b      	adds	r3, r7, r0
 80029d8:	1a8a      	subs	r2, r1, r2
 80029da:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	225a      	movs	r2, #90	@ 0x5a
 80029e0:	5a9b      	ldrh	r3, [r3, r2]
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d100      	bne.n	80029ea <HAL_UART_IRQHandler+0x446>
 80029e8:	e0b2      	b.n	8002b50 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 80029ea:	183b      	adds	r3, r7, r0
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d100      	bne.n	80029f4 <HAL_UART_IRQHandler+0x450>
 80029f2:	e0ad      	b.n	8002b50 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029f4:	f3ef 8310 	mrs	r3, PRIMASK
 80029f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80029fa:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029fc:	2488      	movs	r4, #136	@ 0x88
 80029fe:	193a      	adds	r2, r7, r4
 8002a00:	6013      	str	r3, [r2, #0]
 8002a02:	2301      	movs	r3, #1
 8002a04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	f383 8810 	msr	PRIMASK, r3
}
 8002a0c:	46c0      	nop			@ (mov r8, r8)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4951      	ldr	r1, [pc, #324]	@ (8002b60 <HAL_UART_IRQHandler+0x5bc>)
 8002a1a:	400a      	ands	r2, r1
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	193b      	adds	r3, r7, r4
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	f383 8810 	msr	PRIMASK, r3
}
 8002a2a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a2c:	f3ef 8310 	mrs	r3, PRIMASK
 8002a30:	61bb      	str	r3, [r7, #24]
  return(result);
 8002a32:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a34:	2484      	movs	r4, #132	@ 0x84
 8002a36:	193a      	adds	r2, r7, r4
 8002a38:	6013      	str	r3, [r2, #0]
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	f383 8810 	msr	PRIMASK, r3
}
 8002a44:	46c0      	nop			@ (mov r8, r8)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2101      	movs	r1, #1
 8002a52:	438a      	bics	r2, r1
 8002a54:	609a      	str	r2, [r3, #8]
 8002a56:	193b      	adds	r3, r7, r4
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a5c:	6a3b      	ldr	r3, [r7, #32]
 8002a5e:	f383 8810 	msr	PRIMASK, r3
}
 8002a62:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2280      	movs	r2, #128	@ 0x80
 8002a68:	2120      	movs	r1, #32
 8002a6a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a78:	f3ef 8310 	mrs	r3, PRIMASK
 8002a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a80:	2480      	movs	r4, #128	@ 0x80
 8002a82:	193a      	adds	r2, r7, r4
 8002a84:	6013      	str	r3, [r2, #0]
 8002a86:	2301      	movs	r3, #1
 8002a88:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a8c:	f383 8810 	msr	PRIMASK, r3
}
 8002a90:	46c0      	nop			@ (mov r8, r8)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2110      	movs	r1, #16
 8002a9e:	438a      	bics	r2, r1
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	193b      	adds	r3, r7, r4
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aaa:	f383 8810 	msr	PRIMASK, r3
}
 8002aae:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002ab6:	183b      	adds	r3, r7, r0
 8002ab8:	881a      	ldrh	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	0011      	movs	r1, r2
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f000 f860 	bl	8002b84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002ac4:	e044      	b.n	8002b50 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002ac6:	23a4      	movs	r3, #164	@ 0xa4
 8002ac8:	18fb      	adds	r3, r7, r3
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	2380      	movs	r3, #128	@ 0x80
 8002ace:	035b      	lsls	r3, r3, #13
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d010      	beq.n	8002af6 <HAL_UART_IRQHandler+0x552>
 8002ad4:	239c      	movs	r3, #156	@ 0x9c
 8002ad6:	18fb      	adds	r3, r7, r3
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	2380      	movs	r3, #128	@ 0x80
 8002adc:	03db      	lsls	r3, r3, #15
 8002ade:	4013      	ands	r3, r2
 8002ae0:	d009      	beq.n	8002af6 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2280      	movs	r2, #128	@ 0x80
 8002ae8:	0352      	lsls	r2, r2, #13
 8002aea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	0018      	movs	r0, r3
 8002af0:	f000 fe74 	bl	80037dc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002af4:	e02f      	b.n	8002b56 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002af6:	23a4      	movs	r3, #164	@ 0xa4
 8002af8:	18fb      	adds	r3, r7, r3
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2280      	movs	r2, #128	@ 0x80
 8002afe:	4013      	ands	r3, r2
 8002b00:	d00f      	beq.n	8002b22 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002b02:	23a0      	movs	r3, #160	@ 0xa0
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2280      	movs	r2, #128	@ 0x80
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	d009      	beq.n	8002b22 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d01e      	beq.n	8002b54 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	0010      	movs	r0, r2
 8002b1e:	4798      	blx	r3
    }
    return;
 8002b20:	e018      	b.n	8002b54 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002b22:	23a4      	movs	r3, #164	@ 0xa4
 8002b24:	18fb      	adds	r3, r7, r3
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2240      	movs	r2, #64	@ 0x40
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	d013      	beq.n	8002b56 <HAL_UART_IRQHandler+0x5b2>
 8002b2e:	23a0      	movs	r3, #160	@ 0xa0
 8002b30:	18fb      	adds	r3, r7, r3
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2240      	movs	r2, #64	@ 0x40
 8002b36:	4013      	ands	r3, r2
 8002b38:	d00d      	beq.n	8002b56 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	f000 fc6a 	bl	8003416 <UART_EndTransmit_IT>
    return;
 8002b42:	e008      	b.n	8002b56 <HAL_UART_IRQHandler+0x5b2>
      return;
 8002b44:	46c0      	nop			@ (mov r8, r8)
 8002b46:	e006      	b.n	8002b56 <HAL_UART_IRQHandler+0x5b2>
    return;
 8002b48:	46c0      	nop			@ (mov r8, r8)
 8002b4a:	e004      	b.n	8002b56 <HAL_UART_IRQHandler+0x5b2>
      return;
 8002b4c:	46c0      	nop			@ (mov r8, r8)
 8002b4e:	e002      	b.n	8002b56 <HAL_UART_IRQHandler+0x5b2>
      return;
 8002b50:	46c0      	nop			@ (mov r8, r8)
 8002b52:	e000      	b.n	8002b56 <HAL_UART_IRQHandler+0x5b2>
    return;
 8002b54:	46c0      	nop			@ (mov r8, r8)
  }

}
 8002b56:	46bd      	mov	sp, r7
 8002b58:	b02b      	add	sp, #172	@ 0xac
 8002b5a:	bd90      	pop	{r4, r7, pc}
 8002b5c:	fffffeff 	.word	0xfffffeff
 8002b60:	fffffedf 	.word	0xfffffedf

08002b64 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002b6c:	46c0      	nop			@ (mov r8, r8)
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	b002      	add	sp, #8
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002b7c:	46c0      	nop			@ (mov r8, r8)
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	b002      	add	sp, #8
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	000a      	movs	r2, r1
 8002b8e:	1cbb      	adds	r3, r7, #2
 8002b90:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002b92:	46c0      	nop			@ (mov r8, r8)
 8002b94:	46bd      	mov	sp, r7
 8002b96:	b002      	add	sp, #8
 8002b98:	bd80      	pop	{r7, pc}
	...

08002b9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b088      	sub	sp, #32
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ba4:	231e      	movs	r3, #30
 8002ba6:	18fb      	adds	r3, r7, r3
 8002ba8:	2200      	movs	r2, #0
 8002baa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	69db      	ldr	r3, [r3, #28]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a8d      	ldr	r2, [pc, #564]	@ (8002e00 <UART_SetConfig+0x264>)
 8002bcc:	4013      	ands	r3, r2
 8002bce:	0019      	movs	r1, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	697a      	ldr	r2, [r7, #20]
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	4a88      	ldr	r2, [pc, #544]	@ (8002e04 <UART_SetConfig+0x268>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	0019      	movs	r1, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68da      	ldr	r2, [r3, #12]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a1b      	ldr	r3, [r3, #32]
 8002bfc:	697a      	ldr	r2, [r7, #20]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	4a7f      	ldr	r2, [pc, #508]	@ (8002e08 <UART_SetConfig+0x26c>)
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	0019      	movs	r1, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a7b      	ldr	r2, [pc, #492]	@ (8002e0c <UART_SetConfig+0x270>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d127      	bne.n	8002c72 <UART_SetConfig+0xd6>
 8002c22:	4b7b      	ldr	r3, [pc, #492]	@ (8002e10 <UART_SetConfig+0x274>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c26:	2203      	movs	r2, #3
 8002c28:	4013      	ands	r3, r2
 8002c2a:	2b03      	cmp	r3, #3
 8002c2c:	d00d      	beq.n	8002c4a <UART_SetConfig+0xae>
 8002c2e:	d81b      	bhi.n	8002c68 <UART_SetConfig+0xcc>
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d014      	beq.n	8002c5e <UART_SetConfig+0xc2>
 8002c34:	d818      	bhi.n	8002c68 <UART_SetConfig+0xcc>
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d002      	beq.n	8002c40 <UART_SetConfig+0xa4>
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d00a      	beq.n	8002c54 <UART_SetConfig+0xb8>
 8002c3e:	e013      	b.n	8002c68 <UART_SetConfig+0xcc>
 8002c40:	231f      	movs	r3, #31
 8002c42:	18fb      	adds	r3, r7, r3
 8002c44:	2200      	movs	r2, #0
 8002c46:	701a      	strb	r2, [r3, #0]
 8002c48:	e021      	b.n	8002c8e <UART_SetConfig+0xf2>
 8002c4a:	231f      	movs	r3, #31
 8002c4c:	18fb      	adds	r3, r7, r3
 8002c4e:	2202      	movs	r2, #2
 8002c50:	701a      	strb	r2, [r3, #0]
 8002c52:	e01c      	b.n	8002c8e <UART_SetConfig+0xf2>
 8002c54:	231f      	movs	r3, #31
 8002c56:	18fb      	adds	r3, r7, r3
 8002c58:	2204      	movs	r2, #4
 8002c5a:	701a      	strb	r2, [r3, #0]
 8002c5c:	e017      	b.n	8002c8e <UART_SetConfig+0xf2>
 8002c5e:	231f      	movs	r3, #31
 8002c60:	18fb      	adds	r3, r7, r3
 8002c62:	2208      	movs	r2, #8
 8002c64:	701a      	strb	r2, [r3, #0]
 8002c66:	e012      	b.n	8002c8e <UART_SetConfig+0xf2>
 8002c68:	231f      	movs	r3, #31
 8002c6a:	18fb      	adds	r3, r7, r3
 8002c6c:	2210      	movs	r2, #16
 8002c6e:	701a      	strb	r2, [r3, #0]
 8002c70:	e00d      	b.n	8002c8e <UART_SetConfig+0xf2>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a67      	ldr	r2, [pc, #412]	@ (8002e14 <UART_SetConfig+0x278>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d104      	bne.n	8002c86 <UART_SetConfig+0xea>
 8002c7c:	231f      	movs	r3, #31
 8002c7e:	18fb      	adds	r3, r7, r3
 8002c80:	2200      	movs	r2, #0
 8002c82:	701a      	strb	r2, [r3, #0]
 8002c84:	e003      	b.n	8002c8e <UART_SetConfig+0xf2>
 8002c86:	231f      	movs	r3, #31
 8002c88:	18fb      	adds	r3, r7, r3
 8002c8a:	2210      	movs	r2, #16
 8002c8c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69da      	ldr	r2, [r3, #28]
 8002c92:	2380      	movs	r3, #128	@ 0x80
 8002c94:	021b      	lsls	r3, r3, #8
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d15c      	bne.n	8002d54 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8002c9a:	231f      	movs	r3, #31
 8002c9c:	18fb      	adds	r3, r7, r3
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b08      	cmp	r3, #8
 8002ca2:	d015      	beq.n	8002cd0 <UART_SetConfig+0x134>
 8002ca4:	dc18      	bgt.n	8002cd8 <UART_SetConfig+0x13c>
 8002ca6:	2b04      	cmp	r3, #4
 8002ca8:	d00d      	beq.n	8002cc6 <UART_SetConfig+0x12a>
 8002caa:	dc15      	bgt.n	8002cd8 <UART_SetConfig+0x13c>
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d002      	beq.n	8002cb6 <UART_SetConfig+0x11a>
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d005      	beq.n	8002cc0 <UART_SetConfig+0x124>
 8002cb4:	e010      	b.n	8002cd8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cb6:	f7ff fb15 	bl	80022e4 <HAL_RCC_GetPCLK1Freq>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	61bb      	str	r3, [r7, #24]
        break;
 8002cbe:	e012      	b.n	8002ce6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cc0:	4b55      	ldr	r3, [pc, #340]	@ (8002e18 <UART_SetConfig+0x27c>)
 8002cc2:	61bb      	str	r3, [r7, #24]
        break;
 8002cc4:	e00f      	b.n	8002ce6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cc6:	f7ff faad 	bl	8002224 <HAL_RCC_GetSysClockFreq>
 8002cca:	0003      	movs	r3, r0
 8002ccc:	61bb      	str	r3, [r7, #24]
        break;
 8002cce:	e00a      	b.n	8002ce6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002cd0:	2380      	movs	r3, #128	@ 0x80
 8002cd2:	021b      	lsls	r3, r3, #8
 8002cd4:	61bb      	str	r3, [r7, #24]
        break;
 8002cd6:	e006      	b.n	8002ce6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002cdc:	231e      	movs	r3, #30
 8002cde:	18fb      	adds	r3, r7, r3
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	701a      	strb	r2, [r3, #0]
        break;
 8002ce4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d100      	bne.n	8002cee <UART_SetConfig+0x152>
 8002cec:	e07a      	b.n	8002de4 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	005a      	lsls	r2, r3, #1
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	085b      	lsrs	r3, r3, #1
 8002cf8:	18d2      	adds	r2, r2, r3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	0019      	movs	r1, r3
 8002d00:	0010      	movs	r0, r2
 8002d02:	f7fd fa0b 	bl	800011c <__udivsi3>
 8002d06:	0003      	movs	r3, r0
 8002d08:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	2b0f      	cmp	r3, #15
 8002d0e:	d91c      	bls.n	8002d4a <UART_SetConfig+0x1ae>
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	2380      	movs	r3, #128	@ 0x80
 8002d14:	025b      	lsls	r3, r3, #9
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d217      	bcs.n	8002d4a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	200e      	movs	r0, #14
 8002d20:	183b      	adds	r3, r7, r0
 8002d22:	210f      	movs	r1, #15
 8002d24:	438a      	bics	r2, r1
 8002d26:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	085b      	lsrs	r3, r3, #1
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	2207      	movs	r2, #7
 8002d30:	4013      	ands	r3, r2
 8002d32:	b299      	uxth	r1, r3
 8002d34:	183b      	adds	r3, r7, r0
 8002d36:	183a      	adds	r2, r7, r0
 8002d38:	8812      	ldrh	r2, [r2, #0]
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	183a      	adds	r2, r7, r0
 8002d44:	8812      	ldrh	r2, [r2, #0]
 8002d46:	60da      	str	r2, [r3, #12]
 8002d48:	e04c      	b.n	8002de4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002d4a:	231e      	movs	r3, #30
 8002d4c:	18fb      	adds	r3, r7, r3
 8002d4e:	2201      	movs	r2, #1
 8002d50:	701a      	strb	r2, [r3, #0]
 8002d52:	e047      	b.n	8002de4 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d54:	231f      	movs	r3, #31
 8002d56:	18fb      	adds	r3, r7, r3
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	2b08      	cmp	r3, #8
 8002d5c:	d015      	beq.n	8002d8a <UART_SetConfig+0x1ee>
 8002d5e:	dc18      	bgt.n	8002d92 <UART_SetConfig+0x1f6>
 8002d60:	2b04      	cmp	r3, #4
 8002d62:	d00d      	beq.n	8002d80 <UART_SetConfig+0x1e4>
 8002d64:	dc15      	bgt.n	8002d92 <UART_SetConfig+0x1f6>
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d002      	beq.n	8002d70 <UART_SetConfig+0x1d4>
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d005      	beq.n	8002d7a <UART_SetConfig+0x1de>
 8002d6e:	e010      	b.n	8002d92 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d70:	f7ff fab8 	bl	80022e4 <HAL_RCC_GetPCLK1Freq>
 8002d74:	0003      	movs	r3, r0
 8002d76:	61bb      	str	r3, [r7, #24]
        break;
 8002d78:	e012      	b.n	8002da0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d7a:	4b27      	ldr	r3, [pc, #156]	@ (8002e18 <UART_SetConfig+0x27c>)
 8002d7c:	61bb      	str	r3, [r7, #24]
        break;
 8002d7e:	e00f      	b.n	8002da0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d80:	f7ff fa50 	bl	8002224 <HAL_RCC_GetSysClockFreq>
 8002d84:	0003      	movs	r3, r0
 8002d86:	61bb      	str	r3, [r7, #24]
        break;
 8002d88:	e00a      	b.n	8002da0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d8a:	2380      	movs	r3, #128	@ 0x80
 8002d8c:	021b      	lsls	r3, r3, #8
 8002d8e:	61bb      	str	r3, [r7, #24]
        break;
 8002d90:	e006      	b.n	8002da0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002d92:	2300      	movs	r3, #0
 8002d94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d96:	231e      	movs	r3, #30
 8002d98:	18fb      	adds	r3, r7, r3
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	701a      	strb	r2, [r3, #0]
        break;
 8002d9e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d01e      	beq.n	8002de4 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	085a      	lsrs	r2, r3, #1
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	18d2      	adds	r2, r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	0019      	movs	r1, r3
 8002db6:	0010      	movs	r0, r2
 8002db8:	f7fd f9b0 	bl	800011c <__udivsi3>
 8002dbc:	0003      	movs	r3, r0
 8002dbe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	2b0f      	cmp	r3, #15
 8002dc4:	d90a      	bls.n	8002ddc <UART_SetConfig+0x240>
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	2380      	movs	r3, #128	@ 0x80
 8002dca:	025b      	lsls	r3, r3, #9
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d205      	bcs.n	8002ddc <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	60da      	str	r2, [r3, #12]
 8002dda:	e003      	b.n	8002de4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002ddc:	231e      	movs	r3, #30
 8002dde:	18fb      	adds	r3, r7, r3
 8002de0:	2201      	movs	r2, #1
 8002de2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002df0:	231e      	movs	r3, #30
 8002df2:	18fb      	adds	r3, r7, r3
 8002df4:	781b      	ldrb	r3, [r3, #0]
}
 8002df6:	0018      	movs	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	b008      	add	sp, #32
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	46c0      	nop			@ (mov r8, r8)
 8002e00:	ffff69f3 	.word	0xffff69f3
 8002e04:	ffffcfff 	.word	0xffffcfff
 8002e08:	fffff4ff 	.word	0xfffff4ff
 8002e0c:	40013800 	.word	0x40013800
 8002e10:	40021000 	.word	0x40021000
 8002e14:	40004400 	.word	0x40004400
 8002e18:	007a1200 	.word	0x007a1200

08002e1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e28:	2208      	movs	r2, #8
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d00b      	beq.n	8002e46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	4a4a      	ldr	r2, [pc, #296]	@ (8002f60 <UART_AdvFeatureConfig+0x144>)
 8002e36:	4013      	ands	r3, r2
 8002e38:	0019      	movs	r1, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	430a      	orrs	r2, r1
 8002e44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d00b      	beq.n	8002e68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	4a43      	ldr	r2, [pc, #268]	@ (8002f64 <UART_AdvFeatureConfig+0x148>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	0019      	movs	r1, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6c:	2202      	movs	r2, #2
 8002e6e:	4013      	ands	r3, r2
 8002e70:	d00b      	beq.n	8002e8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	4a3b      	ldr	r2, [pc, #236]	@ (8002f68 <UART_AdvFeatureConfig+0x14c>)
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	0019      	movs	r1, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8e:	2204      	movs	r2, #4
 8002e90:	4013      	ands	r3, r2
 8002e92:	d00b      	beq.n	8002eac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4a34      	ldr	r2, [pc, #208]	@ (8002f6c <UART_AdvFeatureConfig+0x150>)
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	0019      	movs	r1, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb0:	2210      	movs	r2, #16
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d00b      	beq.n	8002ece <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	4a2c      	ldr	r2, [pc, #176]	@ (8002f70 <UART_AdvFeatureConfig+0x154>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	0019      	movs	r1, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	d00b      	beq.n	8002ef0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	4a25      	ldr	r2, [pc, #148]	@ (8002f74 <UART_AdvFeatureConfig+0x158>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	0019      	movs	r1, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	430a      	orrs	r2, r1
 8002eee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef4:	2240      	movs	r2, #64	@ 0x40
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	d01d      	beq.n	8002f36 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	4a1d      	ldr	r2, [pc, #116]	@ (8002f78 <UART_AdvFeatureConfig+0x15c>)
 8002f02:	4013      	ands	r3, r2
 8002f04:	0019      	movs	r1, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f16:	2380      	movs	r3, #128	@ 0x80
 8002f18:	035b      	lsls	r3, r3, #13
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d10b      	bne.n	8002f36 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	4a15      	ldr	r2, [pc, #84]	@ (8002f7c <UART_AdvFeatureConfig+0x160>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	0019      	movs	r1, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3a:	2280      	movs	r2, #128	@ 0x80
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	d00b      	beq.n	8002f58 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	4a0e      	ldr	r2, [pc, #56]	@ (8002f80 <UART_AdvFeatureConfig+0x164>)
 8002f48:	4013      	ands	r3, r2
 8002f4a:	0019      	movs	r1, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	605a      	str	r2, [r3, #4]
  }
}
 8002f58:	46c0      	nop			@ (mov r8, r8)
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	b002      	add	sp, #8
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	ffff7fff 	.word	0xffff7fff
 8002f64:	fffdffff 	.word	0xfffdffff
 8002f68:	fffeffff 	.word	0xfffeffff
 8002f6c:	fffbffff 	.word	0xfffbffff
 8002f70:	ffffefff 	.word	0xffffefff
 8002f74:	ffffdfff 	.word	0xffffdfff
 8002f78:	ffefffff 	.word	0xffefffff
 8002f7c:	ff9fffff 	.word	0xff9fffff
 8002f80:	fff7ffff 	.word	0xfff7ffff

08002f84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b092      	sub	sp, #72	@ 0x48
 8002f88:	af02      	add	r7, sp, #8
 8002f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2284      	movs	r2, #132	@ 0x84
 8002f90:	2100      	movs	r1, #0
 8002f92:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f94:	f7fe fa6a 	bl	800146c <HAL_GetTick>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2208      	movs	r2, #8
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	2b08      	cmp	r3, #8
 8002fa8:	d12c      	bne.n	8003004 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fac:	2280      	movs	r2, #128	@ 0x80
 8002fae:	0391      	lsls	r1, r2, #14
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	4a46      	ldr	r2, [pc, #280]	@ (80030cc <UART_CheckIdleState+0x148>)
 8002fb4:	9200      	str	r2, [sp, #0]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f000 f88c 	bl	80030d4 <UART_WaitOnFlagUntilTimeout>
 8002fbc:	1e03      	subs	r3, r0, #0
 8002fbe:	d021      	beq.n	8003004 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fc0:	f3ef 8310 	mrs	r3, PRIMASK
 8002fc4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002fca:	2301      	movs	r3, #1
 8002fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd0:	f383 8810 	msr	PRIMASK, r3
}
 8002fd4:	46c0      	nop			@ (mov r8, r8)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2180      	movs	r1, #128	@ 0x80
 8002fe2:	438a      	bics	r2, r1
 8002fe4:	601a      	str	r2, [r3, #0]
 8002fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fec:	f383 8810 	msr	PRIMASK, r3
}
 8002ff0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2278      	movs	r2, #120	@ 0x78
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e05f      	b.n	80030c4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2204      	movs	r2, #4
 800300c:	4013      	ands	r3, r2
 800300e:	2b04      	cmp	r3, #4
 8003010:	d146      	bne.n	80030a0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003014:	2280      	movs	r2, #128	@ 0x80
 8003016:	03d1      	lsls	r1, r2, #15
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	4a2c      	ldr	r2, [pc, #176]	@ (80030cc <UART_CheckIdleState+0x148>)
 800301c:	9200      	str	r2, [sp, #0]
 800301e:	2200      	movs	r2, #0
 8003020:	f000 f858 	bl	80030d4 <UART_WaitOnFlagUntilTimeout>
 8003024:	1e03      	subs	r3, r0, #0
 8003026:	d03b      	beq.n	80030a0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003028:	f3ef 8310 	mrs	r3, PRIMASK
 800302c:	60fb      	str	r3, [r7, #12]
  return(result);
 800302e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003030:	637b      	str	r3, [r7, #52]	@ 0x34
 8003032:	2301      	movs	r3, #1
 8003034:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	f383 8810 	msr	PRIMASK, r3
}
 800303c:	46c0      	nop			@ (mov r8, r8)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4921      	ldr	r1, [pc, #132]	@ (80030d0 <UART_CheckIdleState+0x14c>)
 800304a:	400a      	ands	r2, r1
 800304c:	601a      	str	r2, [r3, #0]
 800304e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003050:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	f383 8810 	msr	PRIMASK, r3
}
 8003058:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800305a:	f3ef 8310 	mrs	r3, PRIMASK
 800305e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003060:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003062:	633b      	str	r3, [r7, #48]	@ 0x30
 8003064:	2301      	movs	r3, #1
 8003066:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	f383 8810 	msr	PRIMASK, r3
}
 800306e:	46c0      	nop			@ (mov r8, r8)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2101      	movs	r1, #1
 800307c:	438a      	bics	r2, r1
 800307e:	609a      	str	r2, [r3, #8]
 8003080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003082:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003084:	6a3b      	ldr	r3, [r7, #32]
 8003086:	f383 8810 	msr	PRIMASK, r3
}
 800308a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2280      	movs	r2, #128	@ 0x80
 8003090:	2120      	movs	r1, #32
 8003092:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2278      	movs	r2, #120	@ 0x78
 8003098:	2100      	movs	r1, #0
 800309a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e011      	b.n	80030c4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2220      	movs	r2, #32
 80030a4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2280      	movs	r2, #128	@ 0x80
 80030aa:	2120      	movs	r1, #32
 80030ac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2278      	movs	r2, #120	@ 0x78
 80030be:	2100      	movs	r1, #0
 80030c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	0018      	movs	r0, r3
 80030c6:	46bd      	mov	sp, r7
 80030c8:	b010      	add	sp, #64	@ 0x40
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	01ffffff 	.word	0x01ffffff
 80030d0:	fffffedf 	.word	0xfffffedf

080030d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	603b      	str	r3, [r7, #0]
 80030e0:	1dfb      	adds	r3, r7, #7
 80030e2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030e4:	e051      	b.n	800318a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	3301      	adds	r3, #1
 80030ea:	d04e      	beq.n	800318a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ec:	f7fe f9be 	bl	800146c <HAL_GetTick>
 80030f0:	0002      	movs	r2, r0
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d302      	bcc.n	8003102 <UART_WaitOnFlagUntilTimeout+0x2e>
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e051      	b.n	80031aa <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2204      	movs	r2, #4
 800310e:	4013      	ands	r3, r2
 8003110:	d03b      	beq.n	800318a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	2b80      	cmp	r3, #128	@ 0x80
 8003116:	d038      	beq.n	800318a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	2b40      	cmp	r3, #64	@ 0x40
 800311c:	d035      	beq.n	800318a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	2208      	movs	r2, #8
 8003126:	4013      	ands	r3, r2
 8003128:	2b08      	cmp	r3, #8
 800312a:	d111      	bne.n	8003150 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2208      	movs	r2, #8
 8003132:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	0018      	movs	r0, r3
 8003138:	f000 f8f2 	bl	8003320 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2284      	movs	r2, #132	@ 0x84
 8003140:	2108      	movs	r1, #8
 8003142:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2278      	movs	r2, #120	@ 0x78
 8003148:	2100      	movs	r1, #0
 800314a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e02c      	b.n	80031aa <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	69da      	ldr	r2, [r3, #28]
 8003156:	2380      	movs	r3, #128	@ 0x80
 8003158:	011b      	lsls	r3, r3, #4
 800315a:	401a      	ands	r2, r3
 800315c:	2380      	movs	r3, #128	@ 0x80
 800315e:	011b      	lsls	r3, r3, #4
 8003160:	429a      	cmp	r2, r3
 8003162:	d112      	bne.n	800318a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2280      	movs	r2, #128	@ 0x80
 800316a:	0112      	lsls	r2, r2, #4
 800316c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	0018      	movs	r0, r3
 8003172:	f000 f8d5 	bl	8003320 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2284      	movs	r2, #132	@ 0x84
 800317a:	2120      	movs	r1, #32
 800317c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2278      	movs	r2, #120	@ 0x78
 8003182:	2100      	movs	r1, #0
 8003184:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e00f      	b.n	80031aa <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	69db      	ldr	r3, [r3, #28]
 8003190:	68ba      	ldr	r2, [r7, #8]
 8003192:	4013      	ands	r3, r2
 8003194:	68ba      	ldr	r2, [r7, #8]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	425a      	negs	r2, r3
 800319a:	4153      	adcs	r3, r2
 800319c:	b2db      	uxtb	r3, r3
 800319e:	001a      	movs	r2, r3
 80031a0:	1dfb      	adds	r3, r7, #7
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d09e      	beq.n	80030e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	0018      	movs	r0, r3
 80031ac:	46bd      	mov	sp, r7
 80031ae:	b004      	add	sp, #16
 80031b0:	bd80      	pop	{r7, pc}
	...

080031b4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b090      	sub	sp, #64	@ 0x40
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	1dbb      	adds	r3, r7, #6
 80031c0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	1dba      	adds	r2, r7, #6
 80031cc:	2158      	movs	r1, #88	@ 0x58
 80031ce:	8812      	ldrh	r2, [r2, #0]
 80031d0:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	1dba      	adds	r2, r7, #6
 80031d6:	215a      	movs	r1, #90	@ 0x5a
 80031d8:	8812      	ldrh	r2, [r2, #0]
 80031da:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	2380      	movs	r3, #128	@ 0x80
 80031e8:	015b      	lsls	r3, r3, #5
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d10d      	bne.n	800320a <UART_Start_Receive_IT+0x56>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	691b      	ldr	r3, [r3, #16]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d104      	bne.n	8003200 <UART_Start_Receive_IT+0x4c>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	225c      	movs	r2, #92	@ 0x5c
 80031fa:	4946      	ldr	r1, [pc, #280]	@ (8003314 <UART_Start_Receive_IT+0x160>)
 80031fc:	5299      	strh	r1, [r3, r2]
 80031fe:	e01a      	b.n	8003236 <UART_Start_Receive_IT+0x82>
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	225c      	movs	r2, #92	@ 0x5c
 8003204:	21ff      	movs	r1, #255	@ 0xff
 8003206:	5299      	strh	r1, [r3, r2]
 8003208:	e015      	b.n	8003236 <UART_Start_Receive_IT+0x82>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10d      	bne.n	800322e <UART_Start_Receive_IT+0x7a>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d104      	bne.n	8003224 <UART_Start_Receive_IT+0x70>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	225c      	movs	r2, #92	@ 0x5c
 800321e:	21ff      	movs	r1, #255	@ 0xff
 8003220:	5299      	strh	r1, [r3, r2]
 8003222:	e008      	b.n	8003236 <UART_Start_Receive_IT+0x82>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	225c      	movs	r2, #92	@ 0x5c
 8003228:	217f      	movs	r1, #127	@ 0x7f
 800322a:	5299      	strh	r1, [r3, r2]
 800322c:	e003      	b.n	8003236 <UART_Start_Receive_IT+0x82>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	225c      	movs	r2, #92	@ 0x5c
 8003232:	2100      	movs	r1, #0
 8003234:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2284      	movs	r2, #132	@ 0x84
 800323a:	2100      	movs	r1, #0
 800323c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2280      	movs	r2, #128	@ 0x80
 8003242:	2122      	movs	r1, #34	@ 0x22
 8003244:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003246:	f3ef 8310 	mrs	r3, PRIMASK
 800324a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800324c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800324e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003250:	2301      	movs	r3, #1
 8003252:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003256:	f383 8810 	msr	PRIMASK, r3
}
 800325a:	46c0      	nop			@ (mov r8, r8)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2101      	movs	r1, #1
 8003268:	430a      	orrs	r2, r1
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800326e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003272:	f383 8810 	msr	PRIMASK, r3
}
 8003276:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	2380      	movs	r3, #128	@ 0x80
 800327e:	015b      	lsls	r3, r3, #5
 8003280:	429a      	cmp	r2, r3
 8003282:	d107      	bne.n	8003294 <UART_Start_Receive_IT+0xe0>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d103      	bne.n	8003294 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	4a22      	ldr	r2, [pc, #136]	@ (8003318 <UART_Start_Receive_IT+0x164>)
 8003290:	669a      	str	r2, [r3, #104]	@ 0x68
 8003292:	e002      	b.n	800329a <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4a21      	ldr	r2, [pc, #132]	@ (800331c <UART_Start_Receive_IT+0x168>)
 8003298:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	691b      	ldr	r3, [r3, #16]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d019      	beq.n	80032d6 <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032a2:	f3ef 8310 	mrs	r3, PRIMASK
 80032a6:	61fb      	str	r3, [r7, #28]
  return(result);
 80032a8:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80032aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80032ac:	2301      	movs	r3, #1
 80032ae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032b0:	6a3b      	ldr	r3, [r7, #32]
 80032b2:	f383 8810 	msr	PRIMASK, r3
}
 80032b6:	46c0      	nop			@ (mov r8, r8)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2190      	movs	r1, #144	@ 0x90
 80032c4:	0049      	lsls	r1, r1, #1
 80032c6:	430a      	orrs	r2, r1
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032cc:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d0:	f383 8810 	msr	PRIMASK, r3
}
 80032d4:	e018      	b.n	8003308 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032d6:	f3ef 8310 	mrs	r3, PRIMASK
 80032da:	613b      	str	r3, [r7, #16]
  return(result);
 80032dc:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80032de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80032e0:	2301      	movs	r3, #1
 80032e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	f383 8810 	msr	PRIMASK, r3
}
 80032ea:	46c0      	nop			@ (mov r8, r8)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2120      	movs	r1, #32
 80032f8:	430a      	orrs	r2, r1
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	f383 8810 	msr	PRIMASK, r3
}
 8003306:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	0018      	movs	r0, r3
 800330c:	46bd      	mov	sp, r7
 800330e:	b010      	add	sp, #64	@ 0x40
 8003310:	bd80      	pop	{r7, pc}
 8003312:	46c0      	nop			@ (mov r8, r8)
 8003314:	000001ff 	.word	0x000001ff
 8003318:	08003625 	.word	0x08003625
 800331c:	0800346d 	.word	0x0800346d

08003320 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b08e      	sub	sp, #56	@ 0x38
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003328:	f3ef 8310 	mrs	r3, PRIMASK
 800332c:	617b      	str	r3, [r7, #20]
  return(result);
 800332e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003330:	637b      	str	r3, [r7, #52]	@ 0x34
 8003332:	2301      	movs	r3, #1
 8003334:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	f383 8810 	msr	PRIMASK, r3
}
 800333c:	46c0      	nop			@ (mov r8, r8)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4926      	ldr	r1, [pc, #152]	@ (80033e4 <UART_EndRxTransfer+0xc4>)
 800334a:	400a      	ands	r2, r1
 800334c:	601a      	str	r2, [r3, #0]
 800334e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003350:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	f383 8810 	msr	PRIMASK, r3
}
 8003358:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800335a:	f3ef 8310 	mrs	r3, PRIMASK
 800335e:	623b      	str	r3, [r7, #32]
  return(result);
 8003360:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003362:	633b      	str	r3, [r7, #48]	@ 0x30
 8003364:	2301      	movs	r3, #1
 8003366:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336a:	f383 8810 	msr	PRIMASK, r3
}
 800336e:	46c0      	nop			@ (mov r8, r8)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2101      	movs	r1, #1
 800337c:	438a      	bics	r2, r1
 800337e:	609a      	str	r2, [r3, #8]
 8003380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003382:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003386:	f383 8810 	msr	PRIMASK, r3
}
 800338a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003390:	2b01      	cmp	r3, #1
 8003392:	d118      	bne.n	80033c6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003394:	f3ef 8310 	mrs	r3, PRIMASK
 8003398:	60bb      	str	r3, [r7, #8]
  return(result);
 800339a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800339c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800339e:	2301      	movs	r3, #1
 80033a0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	f383 8810 	msr	PRIMASK, r3
}
 80033a8:	46c0      	nop			@ (mov r8, r8)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2110      	movs	r1, #16
 80033b6:	438a      	bics	r2, r1
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	f383 8810 	msr	PRIMASK, r3
}
 80033c4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2280      	movs	r2, #128	@ 0x80
 80033ca:	2120      	movs	r1, #32
 80033cc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80033da:	46c0      	nop			@ (mov r8, r8)
 80033dc:	46bd      	mov	sp, r7
 80033de:	b00e      	add	sp, #56	@ 0x38
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	46c0      	nop			@ (mov r8, r8)
 80033e4:	fffffedf 	.word	0xfffffedf

080033e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	225a      	movs	r2, #90	@ 0x5a
 80033fa:	2100      	movs	r1, #0
 80033fc:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2252      	movs	r2, #82	@ 0x52
 8003402:	2100      	movs	r1, #0
 8003404:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	0018      	movs	r0, r3
 800340a:	f7ff fbb3 	bl	8002b74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800340e:	46c0      	nop			@ (mov r8, r8)
 8003410:	46bd      	mov	sp, r7
 8003412:	b004      	add	sp, #16
 8003414:	bd80      	pop	{r7, pc}

08003416 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b086      	sub	sp, #24
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800341e:	f3ef 8310 	mrs	r3, PRIMASK
 8003422:	60bb      	str	r3, [r7, #8]
  return(result);
 8003424:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003426:	617b      	str	r3, [r7, #20]
 8003428:	2301      	movs	r3, #1
 800342a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f383 8810 	msr	PRIMASK, r3
}
 8003432:	46c0      	nop			@ (mov r8, r8)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2140      	movs	r1, #64	@ 0x40
 8003440:	438a      	bics	r2, r1
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	f383 8810 	msr	PRIMASK, r3
}
 800344e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2220      	movs	r2, #32
 8003454:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	0018      	movs	r0, r3
 8003460:	f7ff fb80 	bl	8002b64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003464:	46c0      	nop			@ (mov r8, r8)
 8003466:	46bd      	mov	sp, r7
 8003468:	b006      	add	sp, #24
 800346a:	bd80      	pop	{r7, pc}

0800346c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b094      	sub	sp, #80	@ 0x50
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003474:	204e      	movs	r0, #78	@ 0x4e
 8003476:	183b      	adds	r3, r7, r0
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	215c      	movs	r1, #92	@ 0x5c
 800347c:	5a52      	ldrh	r2, [r2, r1]
 800347e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2280      	movs	r2, #128	@ 0x80
 8003484:	589b      	ldr	r3, [r3, r2]
 8003486:	2b22      	cmp	r3, #34	@ 0x22
 8003488:	d000      	beq.n	800348c <UART_RxISR_8BIT+0x20>
 800348a:	e0ba      	b.n	8003602 <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	214c      	movs	r1, #76	@ 0x4c
 8003492:	187b      	adds	r3, r7, r1
 8003494:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8003496:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003498:	187b      	adds	r3, r7, r1
 800349a:	881b      	ldrh	r3, [r3, #0]
 800349c:	b2da      	uxtb	r2, r3
 800349e:	183b      	adds	r3, r7, r0
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	b2d9      	uxtb	r1, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a8:	400a      	ands	r2, r1
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b2:	1c5a      	adds	r2, r3, #1
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	225a      	movs	r2, #90	@ 0x5a
 80034bc:	5a9b      	ldrh	r3, [r3, r2]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b299      	uxth	r1, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	225a      	movs	r2, #90	@ 0x5a
 80034c8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	225a      	movs	r2, #90	@ 0x5a
 80034ce:	5a9b      	ldrh	r3, [r3, r2]
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d000      	beq.n	80034d8 <UART_RxISR_8BIT+0x6c>
 80034d6:	e09c      	b.n	8003612 <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034d8:	f3ef 8310 	mrs	r3, PRIMASK
 80034dc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80034de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034e2:	2301      	movs	r3, #1
 80034e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e8:	f383 8810 	msr	PRIMASK, r3
}
 80034ec:	46c0      	nop			@ (mov r8, r8)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4948      	ldr	r1, [pc, #288]	@ (800361c <UART_RxISR_8BIT+0x1b0>)
 80034fa:	400a      	ands	r2, r1
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003500:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003504:	f383 8810 	msr	PRIMASK, r3
}
 8003508:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800350a:	f3ef 8310 	mrs	r3, PRIMASK
 800350e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003512:	647b      	str	r3, [r7, #68]	@ 0x44
 8003514:	2301      	movs	r3, #1
 8003516:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800351a:	f383 8810 	msr	PRIMASK, r3
}
 800351e:	46c0      	nop			@ (mov r8, r8)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689a      	ldr	r2, [r3, #8]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2101      	movs	r1, #1
 800352c:	438a      	bics	r2, r1
 800352e:	609a      	str	r2, [r3, #8]
 8003530:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003532:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003536:	f383 8810 	msr	PRIMASK, r3
}
 800353a:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2280      	movs	r2, #128	@ 0x80
 8003540:	2120      	movs	r1, #32
 8003542:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	2380      	movs	r3, #128	@ 0x80
 8003558:	041b      	lsls	r3, r3, #16
 800355a:	4013      	ands	r3, r2
 800355c:	d018      	beq.n	8003590 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800355e:	f3ef 8310 	mrs	r3, PRIMASK
 8003562:	61bb      	str	r3, [r7, #24]
  return(result);
 8003564:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003566:	643b      	str	r3, [r7, #64]	@ 0x40
 8003568:	2301      	movs	r3, #1
 800356a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	f383 8810 	msr	PRIMASK, r3
}
 8003572:	46c0      	nop			@ (mov r8, r8)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4928      	ldr	r1, [pc, #160]	@ (8003620 <UART_RxISR_8BIT+0x1b4>)
 8003580:	400a      	ands	r2, r1
 8003582:	601a      	str	r2, [r3, #0]
 8003584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003586:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	f383 8810 	msr	PRIMASK, r3
}
 800358e:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003594:	2b01      	cmp	r3, #1
 8003596:	d12f      	bne.n	80035f8 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800359e:	f3ef 8310 	mrs	r3, PRIMASK
 80035a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80035a4:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035a8:	2301      	movs	r3, #1
 80035aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	f383 8810 	msr	PRIMASK, r3
}
 80035b2:	46c0      	nop			@ (mov r8, r8)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2110      	movs	r1, #16
 80035c0:	438a      	bics	r2, r1
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f383 8810 	msr	PRIMASK, r3
}
 80035ce:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	2210      	movs	r2, #16
 80035d8:	4013      	ands	r3, r2
 80035da:	2b10      	cmp	r3, #16
 80035dc:	d103      	bne.n	80035e6 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2210      	movs	r2, #16
 80035e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2258      	movs	r2, #88	@ 0x58
 80035ea:	5a9a      	ldrh	r2, [r3, r2]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	0011      	movs	r1, r2
 80035f0:	0018      	movs	r0, r3
 80035f2:	f7ff fac7 	bl	8002b84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80035f6:	e00c      	b.n	8003612 <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	0018      	movs	r0, r3
 80035fc:	f7fc ffa4 	bl	8000548 <HAL_UART_RxCpltCallback>
}
 8003600:	e007      	b.n	8003612 <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	699a      	ldr	r2, [r3, #24]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2108      	movs	r1, #8
 800360e:	430a      	orrs	r2, r1
 8003610:	619a      	str	r2, [r3, #24]
}
 8003612:	46c0      	nop			@ (mov r8, r8)
 8003614:	46bd      	mov	sp, r7
 8003616:	b014      	add	sp, #80	@ 0x50
 8003618:	bd80      	pop	{r7, pc}
 800361a:	46c0      	nop			@ (mov r8, r8)
 800361c:	fffffedf 	.word	0xfffffedf
 8003620:	fbffffff 	.word	0xfbffffff

08003624 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b094      	sub	sp, #80	@ 0x50
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800362c:	204e      	movs	r0, #78	@ 0x4e
 800362e:	183b      	adds	r3, r7, r0
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	215c      	movs	r1, #92	@ 0x5c
 8003634:	5a52      	ldrh	r2, [r2, r1]
 8003636:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2280      	movs	r2, #128	@ 0x80
 800363c:	589b      	ldr	r3, [r3, r2]
 800363e:	2b22      	cmp	r3, #34	@ 0x22
 8003640:	d000      	beq.n	8003644 <UART_RxISR_16BIT+0x20>
 8003642:	e0ba      	b.n	80037ba <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	214c      	movs	r1, #76	@ 0x4c
 800364a:	187b      	adds	r3, r7, r1
 800364c:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 800364e:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003654:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8003656:	187b      	adds	r3, r7, r1
 8003658:	183a      	adds	r2, r7, r0
 800365a:	881b      	ldrh	r3, [r3, #0]
 800365c:	8812      	ldrh	r2, [r2, #0]
 800365e:	4013      	ands	r3, r2
 8003660:	b29a      	uxth	r2, r3
 8003662:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003664:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800366a:	1c9a      	adds	r2, r3, #2
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	225a      	movs	r2, #90	@ 0x5a
 8003674:	5a9b      	ldrh	r3, [r3, r2]
 8003676:	b29b      	uxth	r3, r3
 8003678:	3b01      	subs	r3, #1
 800367a:	b299      	uxth	r1, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	225a      	movs	r2, #90	@ 0x5a
 8003680:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	225a      	movs	r2, #90	@ 0x5a
 8003686:	5a9b      	ldrh	r3, [r3, r2]
 8003688:	b29b      	uxth	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d000      	beq.n	8003690 <UART_RxISR_16BIT+0x6c>
 800368e:	e09c      	b.n	80037ca <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003690:	f3ef 8310 	mrs	r3, PRIMASK
 8003694:	623b      	str	r3, [r7, #32]
  return(result);
 8003696:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003698:	647b      	str	r3, [r7, #68]	@ 0x44
 800369a:	2301      	movs	r3, #1
 800369c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800369e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a0:	f383 8810 	msr	PRIMASK, r3
}
 80036a4:	46c0      	nop			@ (mov r8, r8)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4948      	ldr	r1, [pc, #288]	@ (80037d4 <UART_RxISR_16BIT+0x1b0>)
 80036b2:	400a      	ands	r2, r1
 80036b4:	601a      	str	r2, [r3, #0]
 80036b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036bc:	f383 8810 	msr	PRIMASK, r3
}
 80036c0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036c2:	f3ef 8310 	mrs	r3, PRIMASK
 80036c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80036c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80036cc:	2301      	movs	r3, #1
 80036ce:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d2:	f383 8810 	msr	PRIMASK, r3
}
 80036d6:	46c0      	nop			@ (mov r8, r8)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2101      	movs	r1, #1
 80036e4:	438a      	bics	r2, r1
 80036e6:	609a      	str	r2, [r3, #8]
 80036e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ea:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ee:	f383 8810 	msr	PRIMASK, r3
}
 80036f2:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2280      	movs	r2, #128	@ 0x80
 80036f8:	2120      	movs	r1, #32
 80036fa:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	2380      	movs	r3, #128	@ 0x80
 8003710:	041b      	lsls	r3, r3, #16
 8003712:	4013      	ands	r3, r2
 8003714:	d018      	beq.n	8003748 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003716:	f3ef 8310 	mrs	r3, PRIMASK
 800371a:	617b      	str	r3, [r7, #20]
  return(result);
 800371c:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800371e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003720:	2301      	movs	r3, #1
 8003722:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	f383 8810 	msr	PRIMASK, r3
}
 800372a:	46c0      	nop			@ (mov r8, r8)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4928      	ldr	r1, [pc, #160]	@ (80037d8 <UART_RxISR_16BIT+0x1b4>)
 8003738:	400a      	ands	r2, r1
 800373a:	601a      	str	r2, [r3, #0]
 800373c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800373e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	f383 8810 	msr	PRIMASK, r3
}
 8003746:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800374c:	2b01      	cmp	r3, #1
 800374e:	d12f      	bne.n	80037b0 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003756:	f3ef 8310 	mrs	r3, PRIMASK
 800375a:	60bb      	str	r3, [r7, #8]
  return(result);
 800375c:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800375e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003760:	2301      	movs	r3, #1
 8003762:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f383 8810 	msr	PRIMASK, r3
}
 800376a:	46c0      	nop			@ (mov r8, r8)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2110      	movs	r1, #16
 8003778:	438a      	bics	r2, r1
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800377e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	f383 8810 	msr	PRIMASK, r3
}
 8003786:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	69db      	ldr	r3, [r3, #28]
 800378e:	2210      	movs	r2, #16
 8003790:	4013      	ands	r3, r2
 8003792:	2b10      	cmp	r3, #16
 8003794:	d103      	bne.n	800379e <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2210      	movs	r2, #16
 800379c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2258      	movs	r2, #88	@ 0x58
 80037a2:	5a9a      	ldrh	r2, [r3, r2]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	0011      	movs	r1, r2
 80037a8:	0018      	movs	r0, r3
 80037aa:	f7ff f9eb 	bl	8002b84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80037ae:	e00c      	b.n	80037ca <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	0018      	movs	r0, r3
 80037b4:	f7fc fec8 	bl	8000548 <HAL_UART_RxCpltCallback>
}
 80037b8:	e007      	b.n	80037ca <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	699a      	ldr	r2, [r3, #24]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2108      	movs	r1, #8
 80037c6:	430a      	orrs	r2, r1
 80037c8:	619a      	str	r2, [r3, #24]
}
 80037ca:	46c0      	nop			@ (mov r8, r8)
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b014      	add	sp, #80	@ 0x50
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	46c0      	nop			@ (mov r8, r8)
 80037d4:	fffffedf 	.word	0xfffffedf
 80037d8:	fbffffff 	.word	0xfbffffff

080037dc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80037e4:	46c0      	nop			@ (mov r8, r8)
 80037e6:	46bd      	mov	sp, r7
 80037e8:	b002      	add	sp, #8
 80037ea:	bd80      	pop	{r7, pc}

080037ec <srand>:
 80037ec:	4b11      	ldr	r3, [pc, #68]	@ (8003834 <srand+0x48>)
 80037ee:	b570      	push	{r4, r5, r6, lr}
 80037f0:	681d      	ldr	r5, [r3, #0]
 80037f2:	0004      	movs	r4, r0
 80037f4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d116      	bne.n	8003828 <srand+0x3c>
 80037fa:	2018      	movs	r0, #24
 80037fc:	f000 fa68 	bl	8003cd0 <malloc>
 8003800:	1e02      	subs	r2, r0, #0
 8003802:	6328      	str	r0, [r5, #48]	@ 0x30
 8003804:	d104      	bne.n	8003810 <srand+0x24>
 8003806:	2146      	movs	r1, #70	@ 0x46
 8003808:	4b0b      	ldr	r3, [pc, #44]	@ (8003838 <srand+0x4c>)
 800380a:	480c      	ldr	r0, [pc, #48]	@ (800383c <srand+0x50>)
 800380c:	f000 f9f8 	bl	8003c00 <__assert_func>
 8003810:	4b0b      	ldr	r3, [pc, #44]	@ (8003840 <srand+0x54>)
 8003812:	2100      	movs	r1, #0
 8003814:	6003      	str	r3, [r0, #0]
 8003816:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <srand+0x58>)
 8003818:	6043      	str	r3, [r0, #4]
 800381a:	4b0b      	ldr	r3, [pc, #44]	@ (8003848 <srand+0x5c>)
 800381c:	6083      	str	r3, [r0, #8]
 800381e:	230b      	movs	r3, #11
 8003820:	8183      	strh	r3, [r0, #12]
 8003822:	2001      	movs	r0, #1
 8003824:	6110      	str	r0, [r2, #16]
 8003826:	6151      	str	r1, [r2, #20]
 8003828:	2200      	movs	r2, #0
 800382a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800382c:	611c      	str	r4, [r3, #16]
 800382e:	615a      	str	r2, [r3, #20]
 8003830:	bd70      	pop	{r4, r5, r6, pc}
 8003832:	46c0      	nop			@ (mov r8, r8)
 8003834:	20000018 	.word	0x20000018
 8003838:	08004950 	.word	0x08004950
 800383c:	08004967 	.word	0x08004967
 8003840:	abcd330e 	.word	0xabcd330e
 8003844:	e66d1234 	.word	0xe66d1234
 8003848:	0005deec 	.word	0x0005deec

0800384c <rand>:
 800384c:	4b16      	ldr	r3, [pc, #88]	@ (80038a8 <rand+0x5c>)
 800384e:	b510      	push	{r4, lr}
 8003850:	681c      	ldr	r4, [r3, #0]
 8003852:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003854:	2b00      	cmp	r3, #0
 8003856:	d116      	bne.n	8003886 <rand+0x3a>
 8003858:	2018      	movs	r0, #24
 800385a:	f000 fa39 	bl	8003cd0 <malloc>
 800385e:	1e02      	subs	r2, r0, #0
 8003860:	6320      	str	r0, [r4, #48]	@ 0x30
 8003862:	d104      	bne.n	800386e <rand+0x22>
 8003864:	2152      	movs	r1, #82	@ 0x52
 8003866:	4b11      	ldr	r3, [pc, #68]	@ (80038ac <rand+0x60>)
 8003868:	4811      	ldr	r0, [pc, #68]	@ (80038b0 <rand+0x64>)
 800386a:	f000 f9c9 	bl	8003c00 <__assert_func>
 800386e:	4b11      	ldr	r3, [pc, #68]	@ (80038b4 <rand+0x68>)
 8003870:	2100      	movs	r1, #0
 8003872:	6003      	str	r3, [r0, #0]
 8003874:	4b10      	ldr	r3, [pc, #64]	@ (80038b8 <rand+0x6c>)
 8003876:	6043      	str	r3, [r0, #4]
 8003878:	4b10      	ldr	r3, [pc, #64]	@ (80038bc <rand+0x70>)
 800387a:	6083      	str	r3, [r0, #8]
 800387c:	230b      	movs	r3, #11
 800387e:	8183      	strh	r3, [r0, #12]
 8003880:	2001      	movs	r0, #1
 8003882:	6110      	str	r0, [r2, #16]
 8003884:	6151      	str	r1, [r2, #20]
 8003886:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8003888:	4a0d      	ldr	r2, [pc, #52]	@ (80038c0 <rand+0x74>)
 800388a:	6920      	ldr	r0, [r4, #16]
 800388c:	6961      	ldr	r1, [r4, #20]
 800388e:	4b0d      	ldr	r3, [pc, #52]	@ (80038c4 <rand+0x78>)
 8003890:	f7fc fdba 	bl	8000408 <__aeabi_lmul>
 8003894:	2201      	movs	r2, #1
 8003896:	2300      	movs	r3, #0
 8003898:	1880      	adds	r0, r0, r2
 800389a:	4159      	adcs	r1, r3
 800389c:	6120      	str	r0, [r4, #16]
 800389e:	6161      	str	r1, [r4, #20]
 80038a0:	0048      	lsls	r0, r1, #1
 80038a2:	0840      	lsrs	r0, r0, #1
 80038a4:	bd10      	pop	{r4, pc}
 80038a6:	46c0      	nop			@ (mov r8, r8)
 80038a8:	20000018 	.word	0x20000018
 80038ac:	08004950 	.word	0x08004950
 80038b0:	08004967 	.word	0x08004967
 80038b4:	abcd330e 	.word	0xabcd330e
 80038b8:	e66d1234 	.word	0xe66d1234
 80038bc:	0005deec 	.word	0x0005deec
 80038c0:	4c957f2d 	.word	0x4c957f2d
 80038c4:	5851f42d 	.word	0x5851f42d

080038c8 <std>:
 80038c8:	2300      	movs	r3, #0
 80038ca:	b510      	push	{r4, lr}
 80038cc:	0004      	movs	r4, r0
 80038ce:	6003      	str	r3, [r0, #0]
 80038d0:	6043      	str	r3, [r0, #4]
 80038d2:	6083      	str	r3, [r0, #8]
 80038d4:	8181      	strh	r1, [r0, #12]
 80038d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80038d8:	81c2      	strh	r2, [r0, #14]
 80038da:	6103      	str	r3, [r0, #16]
 80038dc:	6143      	str	r3, [r0, #20]
 80038de:	6183      	str	r3, [r0, #24]
 80038e0:	0019      	movs	r1, r3
 80038e2:	2208      	movs	r2, #8
 80038e4:	305c      	adds	r0, #92	@ 0x5c
 80038e6:	f000 f8ff 	bl	8003ae8 <memset>
 80038ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003918 <std+0x50>)
 80038ec:	6224      	str	r4, [r4, #32]
 80038ee:	6263      	str	r3, [r4, #36]	@ 0x24
 80038f0:	4b0a      	ldr	r3, [pc, #40]	@ (800391c <std+0x54>)
 80038f2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80038f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003920 <std+0x58>)
 80038f6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80038f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003924 <std+0x5c>)
 80038fa:	6323      	str	r3, [r4, #48]	@ 0x30
 80038fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003928 <std+0x60>)
 80038fe:	429c      	cmp	r4, r3
 8003900:	d005      	beq.n	800390e <std+0x46>
 8003902:	4b0a      	ldr	r3, [pc, #40]	@ (800392c <std+0x64>)
 8003904:	429c      	cmp	r4, r3
 8003906:	d002      	beq.n	800390e <std+0x46>
 8003908:	4b09      	ldr	r3, [pc, #36]	@ (8003930 <std+0x68>)
 800390a:	429c      	cmp	r4, r3
 800390c:	d103      	bne.n	8003916 <std+0x4e>
 800390e:	0020      	movs	r0, r4
 8003910:	3058      	adds	r0, #88	@ 0x58
 8003912:	f000 f969 	bl	8003be8 <__retarget_lock_init_recursive>
 8003916:	bd10      	pop	{r4, pc}
 8003918:	08003a51 	.word	0x08003a51
 800391c:	08003a79 	.word	0x08003a79
 8003920:	08003ab1 	.word	0x08003ab1
 8003924:	08003add 	.word	0x08003add
 8003928:	20000274 	.word	0x20000274
 800392c:	200002dc 	.word	0x200002dc
 8003930:	20000344 	.word	0x20000344

08003934 <stdio_exit_handler>:
 8003934:	b510      	push	{r4, lr}
 8003936:	4a03      	ldr	r2, [pc, #12]	@ (8003944 <stdio_exit_handler+0x10>)
 8003938:	4903      	ldr	r1, [pc, #12]	@ (8003948 <stdio_exit_handler+0x14>)
 800393a:	4804      	ldr	r0, [pc, #16]	@ (800394c <stdio_exit_handler+0x18>)
 800393c:	f000 f86c 	bl	8003a18 <_fwalk_sglue>
 8003940:	bd10      	pop	{r4, pc}
 8003942:	46c0      	nop			@ (mov r8, r8)
 8003944:	2000000c 	.word	0x2000000c
 8003948:	08003f55 	.word	0x08003f55
 800394c:	2000001c 	.word	0x2000001c

08003950 <cleanup_stdio>:
 8003950:	6841      	ldr	r1, [r0, #4]
 8003952:	4b0b      	ldr	r3, [pc, #44]	@ (8003980 <cleanup_stdio+0x30>)
 8003954:	b510      	push	{r4, lr}
 8003956:	0004      	movs	r4, r0
 8003958:	4299      	cmp	r1, r3
 800395a:	d001      	beq.n	8003960 <cleanup_stdio+0x10>
 800395c:	f000 fafa 	bl	8003f54 <_fflush_r>
 8003960:	68a1      	ldr	r1, [r4, #8]
 8003962:	4b08      	ldr	r3, [pc, #32]	@ (8003984 <cleanup_stdio+0x34>)
 8003964:	4299      	cmp	r1, r3
 8003966:	d002      	beq.n	800396e <cleanup_stdio+0x1e>
 8003968:	0020      	movs	r0, r4
 800396a:	f000 faf3 	bl	8003f54 <_fflush_r>
 800396e:	68e1      	ldr	r1, [r4, #12]
 8003970:	4b05      	ldr	r3, [pc, #20]	@ (8003988 <cleanup_stdio+0x38>)
 8003972:	4299      	cmp	r1, r3
 8003974:	d002      	beq.n	800397c <cleanup_stdio+0x2c>
 8003976:	0020      	movs	r0, r4
 8003978:	f000 faec 	bl	8003f54 <_fflush_r>
 800397c:	bd10      	pop	{r4, pc}
 800397e:	46c0      	nop			@ (mov r8, r8)
 8003980:	20000274 	.word	0x20000274
 8003984:	200002dc 	.word	0x200002dc
 8003988:	20000344 	.word	0x20000344

0800398c <global_stdio_init.part.0>:
 800398c:	b510      	push	{r4, lr}
 800398e:	4b09      	ldr	r3, [pc, #36]	@ (80039b4 <global_stdio_init.part.0+0x28>)
 8003990:	4a09      	ldr	r2, [pc, #36]	@ (80039b8 <global_stdio_init.part.0+0x2c>)
 8003992:	2104      	movs	r1, #4
 8003994:	601a      	str	r2, [r3, #0]
 8003996:	4809      	ldr	r0, [pc, #36]	@ (80039bc <global_stdio_init.part.0+0x30>)
 8003998:	2200      	movs	r2, #0
 800399a:	f7ff ff95 	bl	80038c8 <std>
 800399e:	2201      	movs	r2, #1
 80039a0:	2109      	movs	r1, #9
 80039a2:	4807      	ldr	r0, [pc, #28]	@ (80039c0 <global_stdio_init.part.0+0x34>)
 80039a4:	f7ff ff90 	bl	80038c8 <std>
 80039a8:	2202      	movs	r2, #2
 80039aa:	2112      	movs	r1, #18
 80039ac:	4805      	ldr	r0, [pc, #20]	@ (80039c4 <global_stdio_init.part.0+0x38>)
 80039ae:	f7ff ff8b 	bl	80038c8 <std>
 80039b2:	bd10      	pop	{r4, pc}
 80039b4:	200003ac 	.word	0x200003ac
 80039b8:	08003935 	.word	0x08003935
 80039bc:	20000274 	.word	0x20000274
 80039c0:	200002dc 	.word	0x200002dc
 80039c4:	20000344 	.word	0x20000344

080039c8 <__sfp_lock_acquire>:
 80039c8:	b510      	push	{r4, lr}
 80039ca:	4802      	ldr	r0, [pc, #8]	@ (80039d4 <__sfp_lock_acquire+0xc>)
 80039cc:	f000 f90d 	bl	8003bea <__retarget_lock_acquire_recursive>
 80039d0:	bd10      	pop	{r4, pc}
 80039d2:	46c0      	nop			@ (mov r8, r8)
 80039d4:	200003b5 	.word	0x200003b5

080039d8 <__sfp_lock_release>:
 80039d8:	b510      	push	{r4, lr}
 80039da:	4802      	ldr	r0, [pc, #8]	@ (80039e4 <__sfp_lock_release+0xc>)
 80039dc:	f000 f906 	bl	8003bec <__retarget_lock_release_recursive>
 80039e0:	bd10      	pop	{r4, pc}
 80039e2:	46c0      	nop			@ (mov r8, r8)
 80039e4:	200003b5 	.word	0x200003b5

080039e8 <__sinit>:
 80039e8:	b510      	push	{r4, lr}
 80039ea:	0004      	movs	r4, r0
 80039ec:	f7ff ffec 	bl	80039c8 <__sfp_lock_acquire>
 80039f0:	6a23      	ldr	r3, [r4, #32]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d002      	beq.n	80039fc <__sinit+0x14>
 80039f6:	f7ff ffef 	bl	80039d8 <__sfp_lock_release>
 80039fa:	bd10      	pop	{r4, pc}
 80039fc:	4b04      	ldr	r3, [pc, #16]	@ (8003a10 <__sinit+0x28>)
 80039fe:	6223      	str	r3, [r4, #32]
 8003a00:	4b04      	ldr	r3, [pc, #16]	@ (8003a14 <__sinit+0x2c>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1f6      	bne.n	80039f6 <__sinit+0xe>
 8003a08:	f7ff ffc0 	bl	800398c <global_stdio_init.part.0>
 8003a0c:	e7f3      	b.n	80039f6 <__sinit+0xe>
 8003a0e:	46c0      	nop			@ (mov r8, r8)
 8003a10:	08003951 	.word	0x08003951
 8003a14:	200003ac 	.word	0x200003ac

08003a18 <_fwalk_sglue>:
 8003a18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a1a:	0014      	movs	r4, r2
 8003a1c:	2600      	movs	r6, #0
 8003a1e:	9000      	str	r0, [sp, #0]
 8003a20:	9101      	str	r1, [sp, #4]
 8003a22:	68a5      	ldr	r5, [r4, #8]
 8003a24:	6867      	ldr	r7, [r4, #4]
 8003a26:	3f01      	subs	r7, #1
 8003a28:	d504      	bpl.n	8003a34 <_fwalk_sglue+0x1c>
 8003a2a:	6824      	ldr	r4, [r4, #0]
 8003a2c:	2c00      	cmp	r4, #0
 8003a2e:	d1f8      	bne.n	8003a22 <_fwalk_sglue+0xa>
 8003a30:	0030      	movs	r0, r6
 8003a32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a34:	89ab      	ldrh	r3, [r5, #12]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d908      	bls.n	8003a4c <_fwalk_sglue+0x34>
 8003a3a:	220e      	movs	r2, #14
 8003a3c:	5eab      	ldrsh	r3, [r5, r2]
 8003a3e:	3301      	adds	r3, #1
 8003a40:	d004      	beq.n	8003a4c <_fwalk_sglue+0x34>
 8003a42:	0029      	movs	r1, r5
 8003a44:	9800      	ldr	r0, [sp, #0]
 8003a46:	9b01      	ldr	r3, [sp, #4]
 8003a48:	4798      	blx	r3
 8003a4a:	4306      	orrs	r6, r0
 8003a4c:	3568      	adds	r5, #104	@ 0x68
 8003a4e:	e7ea      	b.n	8003a26 <_fwalk_sglue+0xe>

08003a50 <__sread>:
 8003a50:	b570      	push	{r4, r5, r6, lr}
 8003a52:	000c      	movs	r4, r1
 8003a54:	250e      	movs	r5, #14
 8003a56:	5f49      	ldrsh	r1, [r1, r5]
 8003a58:	f000 f874 	bl	8003b44 <_read_r>
 8003a5c:	2800      	cmp	r0, #0
 8003a5e:	db03      	blt.n	8003a68 <__sread+0x18>
 8003a60:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003a62:	181b      	adds	r3, r3, r0
 8003a64:	6563      	str	r3, [r4, #84]	@ 0x54
 8003a66:	bd70      	pop	{r4, r5, r6, pc}
 8003a68:	89a3      	ldrh	r3, [r4, #12]
 8003a6a:	4a02      	ldr	r2, [pc, #8]	@ (8003a74 <__sread+0x24>)
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	81a3      	strh	r3, [r4, #12]
 8003a70:	e7f9      	b.n	8003a66 <__sread+0x16>
 8003a72:	46c0      	nop			@ (mov r8, r8)
 8003a74:	ffffefff 	.word	0xffffefff

08003a78 <__swrite>:
 8003a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a7a:	001f      	movs	r7, r3
 8003a7c:	898b      	ldrh	r3, [r1, #12]
 8003a7e:	0005      	movs	r5, r0
 8003a80:	000c      	movs	r4, r1
 8003a82:	0016      	movs	r6, r2
 8003a84:	05db      	lsls	r3, r3, #23
 8003a86:	d505      	bpl.n	8003a94 <__swrite+0x1c>
 8003a88:	230e      	movs	r3, #14
 8003a8a:	5ec9      	ldrsh	r1, [r1, r3]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	2302      	movs	r3, #2
 8003a90:	f000 f844 	bl	8003b1c <_lseek_r>
 8003a94:	89a3      	ldrh	r3, [r4, #12]
 8003a96:	4a05      	ldr	r2, [pc, #20]	@ (8003aac <__swrite+0x34>)
 8003a98:	0028      	movs	r0, r5
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	81a3      	strh	r3, [r4, #12]
 8003a9e:	0032      	movs	r2, r6
 8003aa0:	230e      	movs	r3, #14
 8003aa2:	5ee1      	ldrsh	r1, [r4, r3]
 8003aa4:	003b      	movs	r3, r7
 8003aa6:	f000 f861 	bl	8003b6c <_write_r>
 8003aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003aac:	ffffefff 	.word	0xffffefff

08003ab0 <__sseek>:
 8003ab0:	b570      	push	{r4, r5, r6, lr}
 8003ab2:	000c      	movs	r4, r1
 8003ab4:	250e      	movs	r5, #14
 8003ab6:	5f49      	ldrsh	r1, [r1, r5]
 8003ab8:	f000 f830 	bl	8003b1c <_lseek_r>
 8003abc:	89a3      	ldrh	r3, [r4, #12]
 8003abe:	1c42      	adds	r2, r0, #1
 8003ac0:	d103      	bne.n	8003aca <__sseek+0x1a>
 8003ac2:	4a05      	ldr	r2, [pc, #20]	@ (8003ad8 <__sseek+0x28>)
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	81a3      	strh	r3, [r4, #12]
 8003ac8:	bd70      	pop	{r4, r5, r6, pc}
 8003aca:	2280      	movs	r2, #128	@ 0x80
 8003acc:	0152      	lsls	r2, r2, #5
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	81a3      	strh	r3, [r4, #12]
 8003ad2:	6560      	str	r0, [r4, #84]	@ 0x54
 8003ad4:	e7f8      	b.n	8003ac8 <__sseek+0x18>
 8003ad6:	46c0      	nop			@ (mov r8, r8)
 8003ad8:	ffffefff 	.word	0xffffefff

08003adc <__sclose>:
 8003adc:	b510      	push	{r4, lr}
 8003ade:	230e      	movs	r3, #14
 8003ae0:	5ec9      	ldrsh	r1, [r1, r3]
 8003ae2:	f000 f809 	bl	8003af8 <_close_r>
 8003ae6:	bd10      	pop	{r4, pc}

08003ae8 <memset>:
 8003ae8:	0003      	movs	r3, r0
 8003aea:	1882      	adds	r2, r0, r2
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d100      	bne.n	8003af2 <memset+0xa>
 8003af0:	4770      	bx	lr
 8003af2:	7019      	strb	r1, [r3, #0]
 8003af4:	3301      	adds	r3, #1
 8003af6:	e7f9      	b.n	8003aec <memset+0x4>

08003af8 <_close_r>:
 8003af8:	2300      	movs	r3, #0
 8003afa:	b570      	push	{r4, r5, r6, lr}
 8003afc:	4d06      	ldr	r5, [pc, #24]	@ (8003b18 <_close_r+0x20>)
 8003afe:	0004      	movs	r4, r0
 8003b00:	0008      	movs	r0, r1
 8003b02:	602b      	str	r3, [r5, #0]
 8003b04:	f7fd fb42 	bl	800118c <_close>
 8003b08:	1c43      	adds	r3, r0, #1
 8003b0a:	d103      	bne.n	8003b14 <_close_r+0x1c>
 8003b0c:	682b      	ldr	r3, [r5, #0]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d000      	beq.n	8003b14 <_close_r+0x1c>
 8003b12:	6023      	str	r3, [r4, #0]
 8003b14:	bd70      	pop	{r4, r5, r6, pc}
 8003b16:	46c0      	nop			@ (mov r8, r8)
 8003b18:	200003b0 	.word	0x200003b0

08003b1c <_lseek_r>:
 8003b1c:	b570      	push	{r4, r5, r6, lr}
 8003b1e:	0004      	movs	r4, r0
 8003b20:	0008      	movs	r0, r1
 8003b22:	0011      	movs	r1, r2
 8003b24:	001a      	movs	r2, r3
 8003b26:	2300      	movs	r3, #0
 8003b28:	4d05      	ldr	r5, [pc, #20]	@ (8003b40 <_lseek_r+0x24>)
 8003b2a:	602b      	str	r3, [r5, #0]
 8003b2c:	f7fd fb4f 	bl	80011ce <_lseek>
 8003b30:	1c43      	adds	r3, r0, #1
 8003b32:	d103      	bne.n	8003b3c <_lseek_r+0x20>
 8003b34:	682b      	ldr	r3, [r5, #0]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d000      	beq.n	8003b3c <_lseek_r+0x20>
 8003b3a:	6023      	str	r3, [r4, #0]
 8003b3c:	bd70      	pop	{r4, r5, r6, pc}
 8003b3e:	46c0      	nop			@ (mov r8, r8)
 8003b40:	200003b0 	.word	0x200003b0

08003b44 <_read_r>:
 8003b44:	b570      	push	{r4, r5, r6, lr}
 8003b46:	0004      	movs	r4, r0
 8003b48:	0008      	movs	r0, r1
 8003b4a:	0011      	movs	r1, r2
 8003b4c:	001a      	movs	r2, r3
 8003b4e:	2300      	movs	r3, #0
 8003b50:	4d05      	ldr	r5, [pc, #20]	@ (8003b68 <_read_r+0x24>)
 8003b52:	602b      	str	r3, [r5, #0]
 8003b54:	f7fd fae1 	bl	800111a <_read>
 8003b58:	1c43      	adds	r3, r0, #1
 8003b5a:	d103      	bne.n	8003b64 <_read_r+0x20>
 8003b5c:	682b      	ldr	r3, [r5, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d000      	beq.n	8003b64 <_read_r+0x20>
 8003b62:	6023      	str	r3, [r4, #0]
 8003b64:	bd70      	pop	{r4, r5, r6, pc}
 8003b66:	46c0      	nop			@ (mov r8, r8)
 8003b68:	200003b0 	.word	0x200003b0

08003b6c <_write_r>:
 8003b6c:	b570      	push	{r4, r5, r6, lr}
 8003b6e:	0004      	movs	r4, r0
 8003b70:	0008      	movs	r0, r1
 8003b72:	0011      	movs	r1, r2
 8003b74:	001a      	movs	r2, r3
 8003b76:	2300      	movs	r3, #0
 8003b78:	4d05      	ldr	r5, [pc, #20]	@ (8003b90 <_write_r+0x24>)
 8003b7a:	602b      	str	r3, [r5, #0]
 8003b7c:	f7fd faea 	bl	8001154 <_write>
 8003b80:	1c43      	adds	r3, r0, #1
 8003b82:	d103      	bne.n	8003b8c <_write_r+0x20>
 8003b84:	682b      	ldr	r3, [r5, #0]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d000      	beq.n	8003b8c <_write_r+0x20>
 8003b8a:	6023      	str	r3, [r4, #0]
 8003b8c:	bd70      	pop	{r4, r5, r6, pc}
 8003b8e:	46c0      	nop			@ (mov r8, r8)
 8003b90:	200003b0 	.word	0x200003b0

08003b94 <__errno>:
 8003b94:	4b01      	ldr	r3, [pc, #4]	@ (8003b9c <__errno+0x8>)
 8003b96:	6818      	ldr	r0, [r3, #0]
 8003b98:	4770      	bx	lr
 8003b9a:	46c0      	nop			@ (mov r8, r8)
 8003b9c:	20000018 	.word	0x20000018

08003ba0 <__libc_init_array>:
 8003ba0:	b570      	push	{r4, r5, r6, lr}
 8003ba2:	2600      	movs	r6, #0
 8003ba4:	4c0c      	ldr	r4, [pc, #48]	@ (8003bd8 <__libc_init_array+0x38>)
 8003ba6:	4d0d      	ldr	r5, [pc, #52]	@ (8003bdc <__libc_init_array+0x3c>)
 8003ba8:	1b64      	subs	r4, r4, r5
 8003baa:	10a4      	asrs	r4, r4, #2
 8003bac:	42a6      	cmp	r6, r4
 8003bae:	d109      	bne.n	8003bc4 <__libc_init_array+0x24>
 8003bb0:	2600      	movs	r6, #0
 8003bb2:	f000 fe69 	bl	8004888 <_init>
 8003bb6:	4c0a      	ldr	r4, [pc, #40]	@ (8003be0 <__libc_init_array+0x40>)
 8003bb8:	4d0a      	ldr	r5, [pc, #40]	@ (8003be4 <__libc_init_array+0x44>)
 8003bba:	1b64      	subs	r4, r4, r5
 8003bbc:	10a4      	asrs	r4, r4, #2
 8003bbe:	42a6      	cmp	r6, r4
 8003bc0:	d105      	bne.n	8003bce <__libc_init_array+0x2e>
 8003bc2:	bd70      	pop	{r4, r5, r6, pc}
 8003bc4:	00b3      	lsls	r3, r6, #2
 8003bc6:	58eb      	ldr	r3, [r5, r3]
 8003bc8:	4798      	blx	r3
 8003bca:	3601      	adds	r6, #1
 8003bcc:	e7ee      	b.n	8003bac <__libc_init_array+0xc>
 8003bce:	00b3      	lsls	r3, r6, #2
 8003bd0:	58eb      	ldr	r3, [r5, r3]
 8003bd2:	4798      	blx	r3
 8003bd4:	3601      	adds	r6, #1
 8003bd6:	e7f2      	b.n	8003bbe <__libc_init_array+0x1e>
 8003bd8:	08004a30 	.word	0x08004a30
 8003bdc:	08004a30 	.word	0x08004a30
 8003be0:	08004a34 	.word	0x08004a34
 8003be4:	08004a30 	.word	0x08004a30

08003be8 <__retarget_lock_init_recursive>:
 8003be8:	4770      	bx	lr

08003bea <__retarget_lock_acquire_recursive>:
 8003bea:	4770      	bx	lr

08003bec <__retarget_lock_release_recursive>:
 8003bec:	4770      	bx	lr

08003bee <memcpy>:
 8003bee:	2300      	movs	r3, #0
 8003bf0:	b510      	push	{r4, lr}
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d100      	bne.n	8003bf8 <memcpy+0xa>
 8003bf6:	bd10      	pop	{r4, pc}
 8003bf8:	5ccc      	ldrb	r4, [r1, r3]
 8003bfa:	54c4      	strb	r4, [r0, r3]
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	e7f8      	b.n	8003bf2 <memcpy+0x4>

08003c00 <__assert_func>:
 8003c00:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003c02:	0014      	movs	r4, r2
 8003c04:	001a      	movs	r2, r3
 8003c06:	4b09      	ldr	r3, [pc, #36]	@ (8003c2c <__assert_func+0x2c>)
 8003c08:	0005      	movs	r5, r0
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	000e      	movs	r6, r1
 8003c0e:	68d8      	ldr	r0, [r3, #12]
 8003c10:	4b07      	ldr	r3, [pc, #28]	@ (8003c30 <__assert_func+0x30>)
 8003c12:	2c00      	cmp	r4, #0
 8003c14:	d101      	bne.n	8003c1a <__assert_func+0x1a>
 8003c16:	4b07      	ldr	r3, [pc, #28]	@ (8003c34 <__assert_func+0x34>)
 8003c18:	001c      	movs	r4, r3
 8003c1a:	4907      	ldr	r1, [pc, #28]	@ (8003c38 <__assert_func+0x38>)
 8003c1c:	9301      	str	r3, [sp, #4]
 8003c1e:	9402      	str	r4, [sp, #8]
 8003c20:	002b      	movs	r3, r5
 8003c22:	9600      	str	r6, [sp, #0]
 8003c24:	f000 f9c2 	bl	8003fac <fiprintf>
 8003c28:	f000 f9e2 	bl	8003ff0 <abort>
 8003c2c:	20000018 	.word	0x20000018
 8003c30:	080049bf 	.word	0x080049bf
 8003c34:	080049fa 	.word	0x080049fa
 8003c38:	080049cc 	.word	0x080049cc

08003c3c <_free_r>:
 8003c3c:	b570      	push	{r4, r5, r6, lr}
 8003c3e:	0005      	movs	r5, r0
 8003c40:	1e0c      	subs	r4, r1, #0
 8003c42:	d010      	beq.n	8003c66 <_free_r+0x2a>
 8003c44:	3c04      	subs	r4, #4
 8003c46:	6823      	ldr	r3, [r4, #0]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	da00      	bge.n	8003c4e <_free_r+0x12>
 8003c4c:	18e4      	adds	r4, r4, r3
 8003c4e:	0028      	movs	r0, r5
 8003c50:	f000 f8ea 	bl	8003e28 <__malloc_lock>
 8003c54:	4a1d      	ldr	r2, [pc, #116]	@ (8003ccc <_free_r+0x90>)
 8003c56:	6813      	ldr	r3, [r2, #0]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d105      	bne.n	8003c68 <_free_r+0x2c>
 8003c5c:	6063      	str	r3, [r4, #4]
 8003c5e:	6014      	str	r4, [r2, #0]
 8003c60:	0028      	movs	r0, r5
 8003c62:	f000 f8e9 	bl	8003e38 <__malloc_unlock>
 8003c66:	bd70      	pop	{r4, r5, r6, pc}
 8003c68:	42a3      	cmp	r3, r4
 8003c6a:	d908      	bls.n	8003c7e <_free_r+0x42>
 8003c6c:	6820      	ldr	r0, [r4, #0]
 8003c6e:	1821      	adds	r1, r4, r0
 8003c70:	428b      	cmp	r3, r1
 8003c72:	d1f3      	bne.n	8003c5c <_free_r+0x20>
 8003c74:	6819      	ldr	r1, [r3, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	1809      	adds	r1, r1, r0
 8003c7a:	6021      	str	r1, [r4, #0]
 8003c7c:	e7ee      	b.n	8003c5c <_free_r+0x20>
 8003c7e:	001a      	movs	r2, r3
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <_free_r+0x4e>
 8003c86:	42a3      	cmp	r3, r4
 8003c88:	d9f9      	bls.n	8003c7e <_free_r+0x42>
 8003c8a:	6811      	ldr	r1, [r2, #0]
 8003c8c:	1850      	adds	r0, r2, r1
 8003c8e:	42a0      	cmp	r0, r4
 8003c90:	d10b      	bne.n	8003caa <_free_r+0x6e>
 8003c92:	6820      	ldr	r0, [r4, #0]
 8003c94:	1809      	adds	r1, r1, r0
 8003c96:	1850      	adds	r0, r2, r1
 8003c98:	6011      	str	r1, [r2, #0]
 8003c9a:	4283      	cmp	r3, r0
 8003c9c:	d1e0      	bne.n	8003c60 <_free_r+0x24>
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	1841      	adds	r1, r0, r1
 8003ca4:	6011      	str	r1, [r2, #0]
 8003ca6:	6053      	str	r3, [r2, #4]
 8003ca8:	e7da      	b.n	8003c60 <_free_r+0x24>
 8003caa:	42a0      	cmp	r0, r4
 8003cac:	d902      	bls.n	8003cb4 <_free_r+0x78>
 8003cae:	230c      	movs	r3, #12
 8003cb0:	602b      	str	r3, [r5, #0]
 8003cb2:	e7d5      	b.n	8003c60 <_free_r+0x24>
 8003cb4:	6820      	ldr	r0, [r4, #0]
 8003cb6:	1821      	adds	r1, r4, r0
 8003cb8:	428b      	cmp	r3, r1
 8003cba:	d103      	bne.n	8003cc4 <_free_r+0x88>
 8003cbc:	6819      	ldr	r1, [r3, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	1809      	adds	r1, r1, r0
 8003cc2:	6021      	str	r1, [r4, #0]
 8003cc4:	6063      	str	r3, [r4, #4]
 8003cc6:	6054      	str	r4, [r2, #4]
 8003cc8:	e7ca      	b.n	8003c60 <_free_r+0x24>
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	200003bc 	.word	0x200003bc

08003cd0 <malloc>:
 8003cd0:	b510      	push	{r4, lr}
 8003cd2:	4b03      	ldr	r3, [pc, #12]	@ (8003ce0 <malloc+0x10>)
 8003cd4:	0001      	movs	r1, r0
 8003cd6:	6818      	ldr	r0, [r3, #0]
 8003cd8:	f000 f826 	bl	8003d28 <_malloc_r>
 8003cdc:	bd10      	pop	{r4, pc}
 8003cde:	46c0      	nop			@ (mov r8, r8)
 8003ce0:	20000018 	.word	0x20000018

08003ce4 <sbrk_aligned>:
 8003ce4:	b570      	push	{r4, r5, r6, lr}
 8003ce6:	4e0f      	ldr	r6, [pc, #60]	@ (8003d24 <sbrk_aligned+0x40>)
 8003ce8:	000d      	movs	r5, r1
 8003cea:	6831      	ldr	r1, [r6, #0]
 8003cec:	0004      	movs	r4, r0
 8003cee:	2900      	cmp	r1, #0
 8003cf0:	d102      	bne.n	8003cf8 <sbrk_aligned+0x14>
 8003cf2:	f000 f96b 	bl	8003fcc <_sbrk_r>
 8003cf6:	6030      	str	r0, [r6, #0]
 8003cf8:	0029      	movs	r1, r5
 8003cfa:	0020      	movs	r0, r4
 8003cfc:	f000 f966 	bl	8003fcc <_sbrk_r>
 8003d00:	1c43      	adds	r3, r0, #1
 8003d02:	d103      	bne.n	8003d0c <sbrk_aligned+0x28>
 8003d04:	2501      	movs	r5, #1
 8003d06:	426d      	negs	r5, r5
 8003d08:	0028      	movs	r0, r5
 8003d0a:	bd70      	pop	{r4, r5, r6, pc}
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	1cc5      	adds	r5, r0, #3
 8003d10:	439d      	bics	r5, r3
 8003d12:	42a8      	cmp	r0, r5
 8003d14:	d0f8      	beq.n	8003d08 <sbrk_aligned+0x24>
 8003d16:	1a29      	subs	r1, r5, r0
 8003d18:	0020      	movs	r0, r4
 8003d1a:	f000 f957 	bl	8003fcc <_sbrk_r>
 8003d1e:	3001      	adds	r0, #1
 8003d20:	d1f2      	bne.n	8003d08 <sbrk_aligned+0x24>
 8003d22:	e7ef      	b.n	8003d04 <sbrk_aligned+0x20>
 8003d24:	200003b8 	.word	0x200003b8

08003d28 <_malloc_r>:
 8003d28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d2a:	2203      	movs	r2, #3
 8003d2c:	1ccb      	adds	r3, r1, #3
 8003d2e:	4393      	bics	r3, r2
 8003d30:	3308      	adds	r3, #8
 8003d32:	0005      	movs	r5, r0
 8003d34:	001f      	movs	r7, r3
 8003d36:	2b0c      	cmp	r3, #12
 8003d38:	d234      	bcs.n	8003da4 <_malloc_r+0x7c>
 8003d3a:	270c      	movs	r7, #12
 8003d3c:	42b9      	cmp	r1, r7
 8003d3e:	d833      	bhi.n	8003da8 <_malloc_r+0x80>
 8003d40:	0028      	movs	r0, r5
 8003d42:	f000 f871 	bl	8003e28 <__malloc_lock>
 8003d46:	4e37      	ldr	r6, [pc, #220]	@ (8003e24 <_malloc_r+0xfc>)
 8003d48:	6833      	ldr	r3, [r6, #0]
 8003d4a:	001c      	movs	r4, r3
 8003d4c:	2c00      	cmp	r4, #0
 8003d4e:	d12f      	bne.n	8003db0 <_malloc_r+0x88>
 8003d50:	0039      	movs	r1, r7
 8003d52:	0028      	movs	r0, r5
 8003d54:	f7ff ffc6 	bl	8003ce4 <sbrk_aligned>
 8003d58:	0004      	movs	r4, r0
 8003d5a:	1c43      	adds	r3, r0, #1
 8003d5c:	d15f      	bne.n	8003e1e <_malloc_r+0xf6>
 8003d5e:	6834      	ldr	r4, [r6, #0]
 8003d60:	9400      	str	r4, [sp, #0]
 8003d62:	9b00      	ldr	r3, [sp, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d14a      	bne.n	8003dfe <_malloc_r+0xd6>
 8003d68:	2c00      	cmp	r4, #0
 8003d6a:	d052      	beq.n	8003e12 <_malloc_r+0xea>
 8003d6c:	6823      	ldr	r3, [r4, #0]
 8003d6e:	0028      	movs	r0, r5
 8003d70:	18e3      	adds	r3, r4, r3
 8003d72:	9900      	ldr	r1, [sp, #0]
 8003d74:	9301      	str	r3, [sp, #4]
 8003d76:	f000 f929 	bl	8003fcc <_sbrk_r>
 8003d7a:	9b01      	ldr	r3, [sp, #4]
 8003d7c:	4283      	cmp	r3, r0
 8003d7e:	d148      	bne.n	8003e12 <_malloc_r+0xea>
 8003d80:	6823      	ldr	r3, [r4, #0]
 8003d82:	0028      	movs	r0, r5
 8003d84:	1aff      	subs	r7, r7, r3
 8003d86:	0039      	movs	r1, r7
 8003d88:	f7ff ffac 	bl	8003ce4 <sbrk_aligned>
 8003d8c:	3001      	adds	r0, #1
 8003d8e:	d040      	beq.n	8003e12 <_malloc_r+0xea>
 8003d90:	6823      	ldr	r3, [r4, #0]
 8003d92:	19db      	adds	r3, r3, r7
 8003d94:	6023      	str	r3, [r4, #0]
 8003d96:	6833      	ldr	r3, [r6, #0]
 8003d98:	685a      	ldr	r2, [r3, #4]
 8003d9a:	2a00      	cmp	r2, #0
 8003d9c:	d133      	bne.n	8003e06 <_malloc_r+0xde>
 8003d9e:	9b00      	ldr	r3, [sp, #0]
 8003da0:	6033      	str	r3, [r6, #0]
 8003da2:	e019      	b.n	8003dd8 <_malloc_r+0xb0>
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	dac9      	bge.n	8003d3c <_malloc_r+0x14>
 8003da8:	230c      	movs	r3, #12
 8003daa:	602b      	str	r3, [r5, #0]
 8003dac:	2000      	movs	r0, #0
 8003dae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003db0:	6821      	ldr	r1, [r4, #0]
 8003db2:	1bc9      	subs	r1, r1, r7
 8003db4:	d420      	bmi.n	8003df8 <_malloc_r+0xd0>
 8003db6:	290b      	cmp	r1, #11
 8003db8:	d90a      	bls.n	8003dd0 <_malloc_r+0xa8>
 8003dba:	19e2      	adds	r2, r4, r7
 8003dbc:	6027      	str	r7, [r4, #0]
 8003dbe:	42a3      	cmp	r3, r4
 8003dc0:	d104      	bne.n	8003dcc <_malloc_r+0xa4>
 8003dc2:	6032      	str	r2, [r6, #0]
 8003dc4:	6863      	ldr	r3, [r4, #4]
 8003dc6:	6011      	str	r1, [r2, #0]
 8003dc8:	6053      	str	r3, [r2, #4]
 8003dca:	e005      	b.n	8003dd8 <_malloc_r+0xb0>
 8003dcc:	605a      	str	r2, [r3, #4]
 8003dce:	e7f9      	b.n	8003dc4 <_malloc_r+0x9c>
 8003dd0:	6862      	ldr	r2, [r4, #4]
 8003dd2:	42a3      	cmp	r3, r4
 8003dd4:	d10e      	bne.n	8003df4 <_malloc_r+0xcc>
 8003dd6:	6032      	str	r2, [r6, #0]
 8003dd8:	0028      	movs	r0, r5
 8003dda:	f000 f82d 	bl	8003e38 <__malloc_unlock>
 8003dde:	0020      	movs	r0, r4
 8003de0:	2207      	movs	r2, #7
 8003de2:	300b      	adds	r0, #11
 8003de4:	1d23      	adds	r3, r4, #4
 8003de6:	4390      	bics	r0, r2
 8003de8:	1ac2      	subs	r2, r0, r3
 8003dea:	4298      	cmp	r0, r3
 8003dec:	d0df      	beq.n	8003dae <_malloc_r+0x86>
 8003dee:	1a1b      	subs	r3, r3, r0
 8003df0:	50a3      	str	r3, [r4, r2]
 8003df2:	e7dc      	b.n	8003dae <_malloc_r+0x86>
 8003df4:	605a      	str	r2, [r3, #4]
 8003df6:	e7ef      	b.n	8003dd8 <_malloc_r+0xb0>
 8003df8:	0023      	movs	r3, r4
 8003dfa:	6864      	ldr	r4, [r4, #4]
 8003dfc:	e7a6      	b.n	8003d4c <_malloc_r+0x24>
 8003dfe:	9c00      	ldr	r4, [sp, #0]
 8003e00:	6863      	ldr	r3, [r4, #4]
 8003e02:	9300      	str	r3, [sp, #0]
 8003e04:	e7ad      	b.n	8003d62 <_malloc_r+0x3a>
 8003e06:	001a      	movs	r2, r3
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	42a3      	cmp	r3, r4
 8003e0c:	d1fb      	bne.n	8003e06 <_malloc_r+0xde>
 8003e0e:	2300      	movs	r3, #0
 8003e10:	e7da      	b.n	8003dc8 <_malloc_r+0xa0>
 8003e12:	230c      	movs	r3, #12
 8003e14:	0028      	movs	r0, r5
 8003e16:	602b      	str	r3, [r5, #0]
 8003e18:	f000 f80e 	bl	8003e38 <__malloc_unlock>
 8003e1c:	e7c6      	b.n	8003dac <_malloc_r+0x84>
 8003e1e:	6007      	str	r7, [r0, #0]
 8003e20:	e7da      	b.n	8003dd8 <_malloc_r+0xb0>
 8003e22:	46c0      	nop			@ (mov r8, r8)
 8003e24:	200003bc 	.word	0x200003bc

08003e28 <__malloc_lock>:
 8003e28:	b510      	push	{r4, lr}
 8003e2a:	4802      	ldr	r0, [pc, #8]	@ (8003e34 <__malloc_lock+0xc>)
 8003e2c:	f7ff fedd 	bl	8003bea <__retarget_lock_acquire_recursive>
 8003e30:	bd10      	pop	{r4, pc}
 8003e32:	46c0      	nop			@ (mov r8, r8)
 8003e34:	200003b4 	.word	0x200003b4

08003e38 <__malloc_unlock>:
 8003e38:	b510      	push	{r4, lr}
 8003e3a:	4802      	ldr	r0, [pc, #8]	@ (8003e44 <__malloc_unlock+0xc>)
 8003e3c:	f7ff fed6 	bl	8003bec <__retarget_lock_release_recursive>
 8003e40:	bd10      	pop	{r4, pc}
 8003e42:	46c0      	nop			@ (mov r8, r8)
 8003e44:	200003b4 	.word	0x200003b4

08003e48 <__sflush_r>:
 8003e48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e4a:	220c      	movs	r2, #12
 8003e4c:	5e8b      	ldrsh	r3, [r1, r2]
 8003e4e:	0005      	movs	r5, r0
 8003e50:	000c      	movs	r4, r1
 8003e52:	071a      	lsls	r2, r3, #28
 8003e54:	d456      	bmi.n	8003f04 <__sflush_r+0xbc>
 8003e56:	684a      	ldr	r2, [r1, #4]
 8003e58:	2a00      	cmp	r2, #0
 8003e5a:	dc02      	bgt.n	8003e62 <__sflush_r+0x1a>
 8003e5c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8003e5e:	2a00      	cmp	r2, #0
 8003e60:	dd4e      	ble.n	8003f00 <__sflush_r+0xb8>
 8003e62:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003e64:	2f00      	cmp	r7, #0
 8003e66:	d04b      	beq.n	8003f00 <__sflush_r+0xb8>
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2080      	movs	r0, #128	@ 0x80
 8003e6c:	682e      	ldr	r6, [r5, #0]
 8003e6e:	602a      	str	r2, [r5, #0]
 8003e70:	001a      	movs	r2, r3
 8003e72:	0140      	lsls	r0, r0, #5
 8003e74:	6a21      	ldr	r1, [r4, #32]
 8003e76:	4002      	ands	r2, r0
 8003e78:	4203      	tst	r3, r0
 8003e7a:	d033      	beq.n	8003ee4 <__sflush_r+0x9c>
 8003e7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003e7e:	89a3      	ldrh	r3, [r4, #12]
 8003e80:	075b      	lsls	r3, r3, #29
 8003e82:	d506      	bpl.n	8003e92 <__sflush_r+0x4a>
 8003e84:	6863      	ldr	r3, [r4, #4]
 8003e86:	1ad2      	subs	r2, r2, r3
 8003e88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <__sflush_r+0x4a>
 8003e8e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003e90:	1ad2      	subs	r2, r2, r3
 8003e92:	2300      	movs	r3, #0
 8003e94:	0028      	movs	r0, r5
 8003e96:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003e98:	6a21      	ldr	r1, [r4, #32]
 8003e9a:	47b8      	blx	r7
 8003e9c:	89a2      	ldrh	r2, [r4, #12]
 8003e9e:	1c43      	adds	r3, r0, #1
 8003ea0:	d106      	bne.n	8003eb0 <__sflush_r+0x68>
 8003ea2:	6829      	ldr	r1, [r5, #0]
 8003ea4:	291d      	cmp	r1, #29
 8003ea6:	d846      	bhi.n	8003f36 <__sflush_r+0xee>
 8003ea8:	4b29      	ldr	r3, [pc, #164]	@ (8003f50 <__sflush_r+0x108>)
 8003eaa:	40cb      	lsrs	r3, r1
 8003eac:	07db      	lsls	r3, r3, #31
 8003eae:	d542      	bpl.n	8003f36 <__sflush_r+0xee>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	6063      	str	r3, [r4, #4]
 8003eb4:	6923      	ldr	r3, [r4, #16]
 8003eb6:	6023      	str	r3, [r4, #0]
 8003eb8:	04d2      	lsls	r2, r2, #19
 8003eba:	d505      	bpl.n	8003ec8 <__sflush_r+0x80>
 8003ebc:	1c43      	adds	r3, r0, #1
 8003ebe:	d102      	bne.n	8003ec6 <__sflush_r+0x7e>
 8003ec0:	682b      	ldr	r3, [r5, #0]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d100      	bne.n	8003ec8 <__sflush_r+0x80>
 8003ec6:	6560      	str	r0, [r4, #84]	@ 0x54
 8003ec8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003eca:	602e      	str	r6, [r5, #0]
 8003ecc:	2900      	cmp	r1, #0
 8003ece:	d017      	beq.n	8003f00 <__sflush_r+0xb8>
 8003ed0:	0023      	movs	r3, r4
 8003ed2:	3344      	adds	r3, #68	@ 0x44
 8003ed4:	4299      	cmp	r1, r3
 8003ed6:	d002      	beq.n	8003ede <__sflush_r+0x96>
 8003ed8:	0028      	movs	r0, r5
 8003eda:	f7ff feaf 	bl	8003c3c <_free_r>
 8003ede:	2300      	movs	r3, #0
 8003ee0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003ee2:	e00d      	b.n	8003f00 <__sflush_r+0xb8>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	0028      	movs	r0, r5
 8003ee8:	47b8      	blx	r7
 8003eea:	0002      	movs	r2, r0
 8003eec:	1c43      	adds	r3, r0, #1
 8003eee:	d1c6      	bne.n	8003e7e <__sflush_r+0x36>
 8003ef0:	682b      	ldr	r3, [r5, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0c3      	beq.n	8003e7e <__sflush_r+0x36>
 8003ef6:	2b1d      	cmp	r3, #29
 8003ef8:	d001      	beq.n	8003efe <__sflush_r+0xb6>
 8003efa:	2b16      	cmp	r3, #22
 8003efc:	d11a      	bne.n	8003f34 <__sflush_r+0xec>
 8003efe:	602e      	str	r6, [r5, #0]
 8003f00:	2000      	movs	r0, #0
 8003f02:	e01e      	b.n	8003f42 <__sflush_r+0xfa>
 8003f04:	690e      	ldr	r6, [r1, #16]
 8003f06:	2e00      	cmp	r6, #0
 8003f08:	d0fa      	beq.n	8003f00 <__sflush_r+0xb8>
 8003f0a:	680f      	ldr	r7, [r1, #0]
 8003f0c:	600e      	str	r6, [r1, #0]
 8003f0e:	1bba      	subs	r2, r7, r6
 8003f10:	9201      	str	r2, [sp, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	079b      	lsls	r3, r3, #30
 8003f16:	d100      	bne.n	8003f1a <__sflush_r+0xd2>
 8003f18:	694a      	ldr	r2, [r1, #20]
 8003f1a:	60a2      	str	r2, [r4, #8]
 8003f1c:	9b01      	ldr	r3, [sp, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	ddee      	ble.n	8003f00 <__sflush_r+0xb8>
 8003f22:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003f24:	0032      	movs	r2, r6
 8003f26:	001f      	movs	r7, r3
 8003f28:	0028      	movs	r0, r5
 8003f2a:	9b01      	ldr	r3, [sp, #4]
 8003f2c:	6a21      	ldr	r1, [r4, #32]
 8003f2e:	47b8      	blx	r7
 8003f30:	2800      	cmp	r0, #0
 8003f32:	dc07      	bgt.n	8003f44 <__sflush_r+0xfc>
 8003f34:	89a2      	ldrh	r2, [r4, #12]
 8003f36:	2340      	movs	r3, #64	@ 0x40
 8003f38:	2001      	movs	r0, #1
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	b21b      	sxth	r3, r3
 8003f3e:	81a3      	strh	r3, [r4, #12]
 8003f40:	4240      	negs	r0, r0
 8003f42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f44:	9b01      	ldr	r3, [sp, #4]
 8003f46:	1836      	adds	r6, r6, r0
 8003f48:	1a1b      	subs	r3, r3, r0
 8003f4a:	9301      	str	r3, [sp, #4]
 8003f4c:	e7e6      	b.n	8003f1c <__sflush_r+0xd4>
 8003f4e:	46c0      	nop			@ (mov r8, r8)
 8003f50:	20400001 	.word	0x20400001

08003f54 <_fflush_r>:
 8003f54:	690b      	ldr	r3, [r1, #16]
 8003f56:	b570      	push	{r4, r5, r6, lr}
 8003f58:	0005      	movs	r5, r0
 8003f5a:	000c      	movs	r4, r1
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d102      	bne.n	8003f66 <_fflush_r+0x12>
 8003f60:	2500      	movs	r5, #0
 8003f62:	0028      	movs	r0, r5
 8003f64:	bd70      	pop	{r4, r5, r6, pc}
 8003f66:	2800      	cmp	r0, #0
 8003f68:	d004      	beq.n	8003f74 <_fflush_r+0x20>
 8003f6a:	6a03      	ldr	r3, [r0, #32]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d101      	bne.n	8003f74 <_fflush_r+0x20>
 8003f70:	f7ff fd3a 	bl	80039e8 <__sinit>
 8003f74:	220c      	movs	r2, #12
 8003f76:	5ea3      	ldrsh	r3, [r4, r2]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0f1      	beq.n	8003f60 <_fflush_r+0xc>
 8003f7c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003f7e:	07d2      	lsls	r2, r2, #31
 8003f80:	d404      	bmi.n	8003f8c <_fflush_r+0x38>
 8003f82:	059b      	lsls	r3, r3, #22
 8003f84:	d402      	bmi.n	8003f8c <_fflush_r+0x38>
 8003f86:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f88:	f7ff fe2f 	bl	8003bea <__retarget_lock_acquire_recursive>
 8003f8c:	0028      	movs	r0, r5
 8003f8e:	0021      	movs	r1, r4
 8003f90:	f7ff ff5a 	bl	8003e48 <__sflush_r>
 8003f94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f96:	0005      	movs	r5, r0
 8003f98:	07db      	lsls	r3, r3, #31
 8003f9a:	d4e2      	bmi.n	8003f62 <_fflush_r+0xe>
 8003f9c:	89a3      	ldrh	r3, [r4, #12]
 8003f9e:	059b      	lsls	r3, r3, #22
 8003fa0:	d4df      	bmi.n	8003f62 <_fflush_r+0xe>
 8003fa2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003fa4:	f7ff fe22 	bl	8003bec <__retarget_lock_release_recursive>
 8003fa8:	e7db      	b.n	8003f62 <_fflush_r+0xe>
	...

08003fac <fiprintf>:
 8003fac:	b40e      	push	{r1, r2, r3}
 8003fae:	b517      	push	{r0, r1, r2, r4, lr}
 8003fb0:	4c05      	ldr	r4, [pc, #20]	@ (8003fc8 <fiprintf+0x1c>)
 8003fb2:	ab05      	add	r3, sp, #20
 8003fb4:	cb04      	ldmia	r3!, {r2}
 8003fb6:	0001      	movs	r1, r0
 8003fb8:	6820      	ldr	r0, [r4, #0]
 8003fba:	9301      	str	r3, [sp, #4]
 8003fbc:	f000 f846 	bl	800404c <_vfiprintf_r>
 8003fc0:	bc1e      	pop	{r1, r2, r3, r4}
 8003fc2:	bc08      	pop	{r3}
 8003fc4:	b003      	add	sp, #12
 8003fc6:	4718      	bx	r3
 8003fc8:	20000018 	.word	0x20000018

08003fcc <_sbrk_r>:
 8003fcc:	2300      	movs	r3, #0
 8003fce:	b570      	push	{r4, r5, r6, lr}
 8003fd0:	4d06      	ldr	r5, [pc, #24]	@ (8003fec <_sbrk_r+0x20>)
 8003fd2:	0004      	movs	r4, r0
 8003fd4:	0008      	movs	r0, r1
 8003fd6:	602b      	str	r3, [r5, #0]
 8003fd8:	f7fd f904 	bl	80011e4 <_sbrk>
 8003fdc:	1c43      	adds	r3, r0, #1
 8003fde:	d103      	bne.n	8003fe8 <_sbrk_r+0x1c>
 8003fe0:	682b      	ldr	r3, [r5, #0]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d000      	beq.n	8003fe8 <_sbrk_r+0x1c>
 8003fe6:	6023      	str	r3, [r4, #0]
 8003fe8:	bd70      	pop	{r4, r5, r6, pc}
 8003fea:	46c0      	nop			@ (mov r8, r8)
 8003fec:	200003b0 	.word	0x200003b0

08003ff0 <abort>:
 8003ff0:	2006      	movs	r0, #6
 8003ff2:	b510      	push	{r4, lr}
 8003ff4:	f000 fb8c 	bl	8004710 <raise>
 8003ff8:	2001      	movs	r0, #1
 8003ffa:	f7fd f881 	bl	8001100 <_exit>

08003ffe <__sfputc_r>:
 8003ffe:	6893      	ldr	r3, [r2, #8]
 8004000:	b510      	push	{r4, lr}
 8004002:	3b01      	subs	r3, #1
 8004004:	6093      	str	r3, [r2, #8]
 8004006:	2b00      	cmp	r3, #0
 8004008:	da04      	bge.n	8004014 <__sfputc_r+0x16>
 800400a:	6994      	ldr	r4, [r2, #24]
 800400c:	42a3      	cmp	r3, r4
 800400e:	db07      	blt.n	8004020 <__sfputc_r+0x22>
 8004010:	290a      	cmp	r1, #10
 8004012:	d005      	beq.n	8004020 <__sfputc_r+0x22>
 8004014:	6813      	ldr	r3, [r2, #0]
 8004016:	1c58      	adds	r0, r3, #1
 8004018:	6010      	str	r0, [r2, #0]
 800401a:	7019      	strb	r1, [r3, #0]
 800401c:	0008      	movs	r0, r1
 800401e:	bd10      	pop	{r4, pc}
 8004020:	f000 faac 	bl	800457c <__swbuf_r>
 8004024:	0001      	movs	r1, r0
 8004026:	e7f9      	b.n	800401c <__sfputc_r+0x1e>

08004028 <__sfputs_r>:
 8004028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800402a:	0006      	movs	r6, r0
 800402c:	000f      	movs	r7, r1
 800402e:	0014      	movs	r4, r2
 8004030:	18d5      	adds	r5, r2, r3
 8004032:	42ac      	cmp	r4, r5
 8004034:	d101      	bne.n	800403a <__sfputs_r+0x12>
 8004036:	2000      	movs	r0, #0
 8004038:	e007      	b.n	800404a <__sfputs_r+0x22>
 800403a:	7821      	ldrb	r1, [r4, #0]
 800403c:	003a      	movs	r2, r7
 800403e:	0030      	movs	r0, r6
 8004040:	f7ff ffdd 	bl	8003ffe <__sfputc_r>
 8004044:	3401      	adds	r4, #1
 8004046:	1c43      	adds	r3, r0, #1
 8004048:	d1f3      	bne.n	8004032 <__sfputs_r+0xa>
 800404a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800404c <_vfiprintf_r>:
 800404c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800404e:	b0a1      	sub	sp, #132	@ 0x84
 8004050:	000f      	movs	r7, r1
 8004052:	0015      	movs	r5, r2
 8004054:	001e      	movs	r6, r3
 8004056:	9003      	str	r0, [sp, #12]
 8004058:	2800      	cmp	r0, #0
 800405a:	d004      	beq.n	8004066 <_vfiprintf_r+0x1a>
 800405c:	6a03      	ldr	r3, [r0, #32]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <_vfiprintf_r+0x1a>
 8004062:	f7ff fcc1 	bl	80039e8 <__sinit>
 8004066:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004068:	07db      	lsls	r3, r3, #31
 800406a:	d405      	bmi.n	8004078 <_vfiprintf_r+0x2c>
 800406c:	89bb      	ldrh	r3, [r7, #12]
 800406e:	059b      	lsls	r3, r3, #22
 8004070:	d402      	bmi.n	8004078 <_vfiprintf_r+0x2c>
 8004072:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004074:	f7ff fdb9 	bl	8003bea <__retarget_lock_acquire_recursive>
 8004078:	89bb      	ldrh	r3, [r7, #12]
 800407a:	071b      	lsls	r3, r3, #28
 800407c:	d502      	bpl.n	8004084 <_vfiprintf_r+0x38>
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d113      	bne.n	80040ac <_vfiprintf_r+0x60>
 8004084:	0039      	movs	r1, r7
 8004086:	9803      	ldr	r0, [sp, #12]
 8004088:	f000 faba 	bl	8004600 <__swsetup_r>
 800408c:	2800      	cmp	r0, #0
 800408e:	d00d      	beq.n	80040ac <_vfiprintf_r+0x60>
 8004090:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004092:	07db      	lsls	r3, r3, #31
 8004094:	d503      	bpl.n	800409e <_vfiprintf_r+0x52>
 8004096:	2001      	movs	r0, #1
 8004098:	4240      	negs	r0, r0
 800409a:	b021      	add	sp, #132	@ 0x84
 800409c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800409e:	89bb      	ldrh	r3, [r7, #12]
 80040a0:	059b      	lsls	r3, r3, #22
 80040a2:	d4f8      	bmi.n	8004096 <_vfiprintf_r+0x4a>
 80040a4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80040a6:	f7ff fda1 	bl	8003bec <__retarget_lock_release_recursive>
 80040aa:	e7f4      	b.n	8004096 <_vfiprintf_r+0x4a>
 80040ac:	2300      	movs	r3, #0
 80040ae:	ac08      	add	r4, sp, #32
 80040b0:	6163      	str	r3, [r4, #20]
 80040b2:	3320      	adds	r3, #32
 80040b4:	7663      	strb	r3, [r4, #25]
 80040b6:	3310      	adds	r3, #16
 80040b8:	76a3      	strb	r3, [r4, #26]
 80040ba:	9607      	str	r6, [sp, #28]
 80040bc:	002e      	movs	r6, r5
 80040be:	7833      	ldrb	r3, [r6, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <_vfiprintf_r+0x7c>
 80040c4:	2b25      	cmp	r3, #37	@ 0x25
 80040c6:	d148      	bne.n	800415a <_vfiprintf_r+0x10e>
 80040c8:	1b73      	subs	r3, r6, r5
 80040ca:	9305      	str	r3, [sp, #20]
 80040cc:	42ae      	cmp	r6, r5
 80040ce:	d00b      	beq.n	80040e8 <_vfiprintf_r+0x9c>
 80040d0:	002a      	movs	r2, r5
 80040d2:	0039      	movs	r1, r7
 80040d4:	9803      	ldr	r0, [sp, #12]
 80040d6:	f7ff ffa7 	bl	8004028 <__sfputs_r>
 80040da:	3001      	adds	r0, #1
 80040dc:	d100      	bne.n	80040e0 <_vfiprintf_r+0x94>
 80040de:	e0ae      	b.n	800423e <_vfiprintf_r+0x1f2>
 80040e0:	6963      	ldr	r3, [r4, #20]
 80040e2:	9a05      	ldr	r2, [sp, #20]
 80040e4:	189b      	adds	r3, r3, r2
 80040e6:	6163      	str	r3, [r4, #20]
 80040e8:	7833      	ldrb	r3, [r6, #0]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d100      	bne.n	80040f0 <_vfiprintf_r+0xa4>
 80040ee:	e0a6      	b.n	800423e <_vfiprintf_r+0x1f2>
 80040f0:	2201      	movs	r2, #1
 80040f2:	2300      	movs	r3, #0
 80040f4:	4252      	negs	r2, r2
 80040f6:	6062      	str	r2, [r4, #4]
 80040f8:	a904      	add	r1, sp, #16
 80040fa:	3254      	adds	r2, #84	@ 0x54
 80040fc:	1852      	adds	r2, r2, r1
 80040fe:	1c75      	adds	r5, r6, #1
 8004100:	6023      	str	r3, [r4, #0]
 8004102:	60e3      	str	r3, [r4, #12]
 8004104:	60a3      	str	r3, [r4, #8]
 8004106:	7013      	strb	r3, [r2, #0]
 8004108:	65a3      	str	r3, [r4, #88]	@ 0x58
 800410a:	4b59      	ldr	r3, [pc, #356]	@ (8004270 <_vfiprintf_r+0x224>)
 800410c:	2205      	movs	r2, #5
 800410e:	0018      	movs	r0, r3
 8004110:	7829      	ldrb	r1, [r5, #0]
 8004112:	9305      	str	r3, [sp, #20]
 8004114:	f000 fb1c 	bl	8004750 <memchr>
 8004118:	1c6e      	adds	r6, r5, #1
 800411a:	2800      	cmp	r0, #0
 800411c:	d11f      	bne.n	800415e <_vfiprintf_r+0x112>
 800411e:	6822      	ldr	r2, [r4, #0]
 8004120:	06d3      	lsls	r3, r2, #27
 8004122:	d504      	bpl.n	800412e <_vfiprintf_r+0xe2>
 8004124:	2353      	movs	r3, #83	@ 0x53
 8004126:	a904      	add	r1, sp, #16
 8004128:	185b      	adds	r3, r3, r1
 800412a:	2120      	movs	r1, #32
 800412c:	7019      	strb	r1, [r3, #0]
 800412e:	0713      	lsls	r3, r2, #28
 8004130:	d504      	bpl.n	800413c <_vfiprintf_r+0xf0>
 8004132:	2353      	movs	r3, #83	@ 0x53
 8004134:	a904      	add	r1, sp, #16
 8004136:	185b      	adds	r3, r3, r1
 8004138:	212b      	movs	r1, #43	@ 0x2b
 800413a:	7019      	strb	r1, [r3, #0]
 800413c:	782b      	ldrb	r3, [r5, #0]
 800413e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004140:	d016      	beq.n	8004170 <_vfiprintf_r+0x124>
 8004142:	002e      	movs	r6, r5
 8004144:	2100      	movs	r1, #0
 8004146:	200a      	movs	r0, #10
 8004148:	68e3      	ldr	r3, [r4, #12]
 800414a:	7832      	ldrb	r2, [r6, #0]
 800414c:	1c75      	adds	r5, r6, #1
 800414e:	3a30      	subs	r2, #48	@ 0x30
 8004150:	2a09      	cmp	r2, #9
 8004152:	d950      	bls.n	80041f6 <_vfiprintf_r+0x1aa>
 8004154:	2900      	cmp	r1, #0
 8004156:	d111      	bne.n	800417c <_vfiprintf_r+0x130>
 8004158:	e017      	b.n	800418a <_vfiprintf_r+0x13e>
 800415a:	3601      	adds	r6, #1
 800415c:	e7af      	b.n	80040be <_vfiprintf_r+0x72>
 800415e:	9b05      	ldr	r3, [sp, #20]
 8004160:	6822      	ldr	r2, [r4, #0]
 8004162:	1ac0      	subs	r0, r0, r3
 8004164:	2301      	movs	r3, #1
 8004166:	4083      	lsls	r3, r0
 8004168:	4313      	orrs	r3, r2
 800416a:	0035      	movs	r5, r6
 800416c:	6023      	str	r3, [r4, #0]
 800416e:	e7cc      	b.n	800410a <_vfiprintf_r+0xbe>
 8004170:	9b07      	ldr	r3, [sp, #28]
 8004172:	1d19      	adds	r1, r3, #4
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	9107      	str	r1, [sp, #28]
 8004178:	2b00      	cmp	r3, #0
 800417a:	db01      	blt.n	8004180 <_vfiprintf_r+0x134>
 800417c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800417e:	e004      	b.n	800418a <_vfiprintf_r+0x13e>
 8004180:	425b      	negs	r3, r3
 8004182:	60e3      	str	r3, [r4, #12]
 8004184:	2302      	movs	r3, #2
 8004186:	4313      	orrs	r3, r2
 8004188:	6023      	str	r3, [r4, #0]
 800418a:	7833      	ldrb	r3, [r6, #0]
 800418c:	2b2e      	cmp	r3, #46	@ 0x2e
 800418e:	d10c      	bne.n	80041aa <_vfiprintf_r+0x15e>
 8004190:	7873      	ldrb	r3, [r6, #1]
 8004192:	2b2a      	cmp	r3, #42	@ 0x2a
 8004194:	d134      	bne.n	8004200 <_vfiprintf_r+0x1b4>
 8004196:	9b07      	ldr	r3, [sp, #28]
 8004198:	3602      	adds	r6, #2
 800419a:	1d1a      	adds	r2, r3, #4
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	9207      	str	r2, [sp, #28]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	da01      	bge.n	80041a8 <_vfiprintf_r+0x15c>
 80041a4:	2301      	movs	r3, #1
 80041a6:	425b      	negs	r3, r3
 80041a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80041aa:	4d32      	ldr	r5, [pc, #200]	@ (8004274 <_vfiprintf_r+0x228>)
 80041ac:	2203      	movs	r2, #3
 80041ae:	0028      	movs	r0, r5
 80041b0:	7831      	ldrb	r1, [r6, #0]
 80041b2:	f000 facd 	bl	8004750 <memchr>
 80041b6:	2800      	cmp	r0, #0
 80041b8:	d006      	beq.n	80041c8 <_vfiprintf_r+0x17c>
 80041ba:	2340      	movs	r3, #64	@ 0x40
 80041bc:	1b40      	subs	r0, r0, r5
 80041be:	4083      	lsls	r3, r0
 80041c0:	6822      	ldr	r2, [r4, #0]
 80041c2:	3601      	adds	r6, #1
 80041c4:	4313      	orrs	r3, r2
 80041c6:	6023      	str	r3, [r4, #0]
 80041c8:	7831      	ldrb	r1, [r6, #0]
 80041ca:	2206      	movs	r2, #6
 80041cc:	482a      	ldr	r0, [pc, #168]	@ (8004278 <_vfiprintf_r+0x22c>)
 80041ce:	1c75      	adds	r5, r6, #1
 80041d0:	7621      	strb	r1, [r4, #24]
 80041d2:	f000 fabd 	bl	8004750 <memchr>
 80041d6:	2800      	cmp	r0, #0
 80041d8:	d040      	beq.n	800425c <_vfiprintf_r+0x210>
 80041da:	4b28      	ldr	r3, [pc, #160]	@ (800427c <_vfiprintf_r+0x230>)
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d122      	bne.n	8004226 <_vfiprintf_r+0x1da>
 80041e0:	2207      	movs	r2, #7
 80041e2:	9b07      	ldr	r3, [sp, #28]
 80041e4:	3307      	adds	r3, #7
 80041e6:	4393      	bics	r3, r2
 80041e8:	3308      	adds	r3, #8
 80041ea:	9307      	str	r3, [sp, #28]
 80041ec:	6963      	ldr	r3, [r4, #20]
 80041ee:	9a04      	ldr	r2, [sp, #16]
 80041f0:	189b      	adds	r3, r3, r2
 80041f2:	6163      	str	r3, [r4, #20]
 80041f4:	e762      	b.n	80040bc <_vfiprintf_r+0x70>
 80041f6:	4343      	muls	r3, r0
 80041f8:	002e      	movs	r6, r5
 80041fa:	2101      	movs	r1, #1
 80041fc:	189b      	adds	r3, r3, r2
 80041fe:	e7a4      	b.n	800414a <_vfiprintf_r+0xfe>
 8004200:	2300      	movs	r3, #0
 8004202:	200a      	movs	r0, #10
 8004204:	0019      	movs	r1, r3
 8004206:	3601      	adds	r6, #1
 8004208:	6063      	str	r3, [r4, #4]
 800420a:	7832      	ldrb	r2, [r6, #0]
 800420c:	1c75      	adds	r5, r6, #1
 800420e:	3a30      	subs	r2, #48	@ 0x30
 8004210:	2a09      	cmp	r2, #9
 8004212:	d903      	bls.n	800421c <_vfiprintf_r+0x1d0>
 8004214:	2b00      	cmp	r3, #0
 8004216:	d0c8      	beq.n	80041aa <_vfiprintf_r+0x15e>
 8004218:	9109      	str	r1, [sp, #36]	@ 0x24
 800421a:	e7c6      	b.n	80041aa <_vfiprintf_r+0x15e>
 800421c:	4341      	muls	r1, r0
 800421e:	002e      	movs	r6, r5
 8004220:	2301      	movs	r3, #1
 8004222:	1889      	adds	r1, r1, r2
 8004224:	e7f1      	b.n	800420a <_vfiprintf_r+0x1be>
 8004226:	aa07      	add	r2, sp, #28
 8004228:	9200      	str	r2, [sp, #0]
 800422a:	0021      	movs	r1, r4
 800422c:	003a      	movs	r2, r7
 800422e:	4b14      	ldr	r3, [pc, #80]	@ (8004280 <_vfiprintf_r+0x234>)
 8004230:	9803      	ldr	r0, [sp, #12]
 8004232:	e000      	b.n	8004236 <_vfiprintf_r+0x1ea>
 8004234:	bf00      	nop
 8004236:	9004      	str	r0, [sp, #16]
 8004238:	9b04      	ldr	r3, [sp, #16]
 800423a:	3301      	adds	r3, #1
 800423c:	d1d6      	bne.n	80041ec <_vfiprintf_r+0x1a0>
 800423e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004240:	07db      	lsls	r3, r3, #31
 8004242:	d405      	bmi.n	8004250 <_vfiprintf_r+0x204>
 8004244:	89bb      	ldrh	r3, [r7, #12]
 8004246:	059b      	lsls	r3, r3, #22
 8004248:	d402      	bmi.n	8004250 <_vfiprintf_r+0x204>
 800424a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800424c:	f7ff fcce 	bl	8003bec <__retarget_lock_release_recursive>
 8004250:	89bb      	ldrh	r3, [r7, #12]
 8004252:	065b      	lsls	r3, r3, #25
 8004254:	d500      	bpl.n	8004258 <_vfiprintf_r+0x20c>
 8004256:	e71e      	b.n	8004096 <_vfiprintf_r+0x4a>
 8004258:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800425a:	e71e      	b.n	800409a <_vfiprintf_r+0x4e>
 800425c:	aa07      	add	r2, sp, #28
 800425e:	9200      	str	r2, [sp, #0]
 8004260:	0021      	movs	r1, r4
 8004262:	003a      	movs	r2, r7
 8004264:	4b06      	ldr	r3, [pc, #24]	@ (8004280 <_vfiprintf_r+0x234>)
 8004266:	9803      	ldr	r0, [sp, #12]
 8004268:	f000 f87c 	bl	8004364 <_printf_i>
 800426c:	e7e3      	b.n	8004236 <_vfiprintf_r+0x1ea>
 800426e:	46c0      	nop			@ (mov r8, r8)
 8004270:	080049fb 	.word	0x080049fb
 8004274:	08004a01 	.word	0x08004a01
 8004278:	08004a05 	.word	0x08004a05
 800427c:	00000000 	.word	0x00000000
 8004280:	08004029 	.word	0x08004029

08004284 <_printf_common>:
 8004284:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004286:	0016      	movs	r6, r2
 8004288:	9301      	str	r3, [sp, #4]
 800428a:	688a      	ldr	r2, [r1, #8]
 800428c:	690b      	ldr	r3, [r1, #16]
 800428e:	000c      	movs	r4, r1
 8004290:	9000      	str	r0, [sp, #0]
 8004292:	4293      	cmp	r3, r2
 8004294:	da00      	bge.n	8004298 <_printf_common+0x14>
 8004296:	0013      	movs	r3, r2
 8004298:	0022      	movs	r2, r4
 800429a:	6033      	str	r3, [r6, #0]
 800429c:	3243      	adds	r2, #67	@ 0x43
 800429e:	7812      	ldrb	r2, [r2, #0]
 80042a0:	2a00      	cmp	r2, #0
 80042a2:	d001      	beq.n	80042a8 <_printf_common+0x24>
 80042a4:	3301      	adds	r3, #1
 80042a6:	6033      	str	r3, [r6, #0]
 80042a8:	6823      	ldr	r3, [r4, #0]
 80042aa:	069b      	lsls	r3, r3, #26
 80042ac:	d502      	bpl.n	80042b4 <_printf_common+0x30>
 80042ae:	6833      	ldr	r3, [r6, #0]
 80042b0:	3302      	adds	r3, #2
 80042b2:	6033      	str	r3, [r6, #0]
 80042b4:	6822      	ldr	r2, [r4, #0]
 80042b6:	2306      	movs	r3, #6
 80042b8:	0015      	movs	r5, r2
 80042ba:	401d      	ands	r5, r3
 80042bc:	421a      	tst	r2, r3
 80042be:	d027      	beq.n	8004310 <_printf_common+0x8c>
 80042c0:	0023      	movs	r3, r4
 80042c2:	3343      	adds	r3, #67	@ 0x43
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	1e5a      	subs	r2, r3, #1
 80042c8:	4193      	sbcs	r3, r2
 80042ca:	6822      	ldr	r2, [r4, #0]
 80042cc:	0692      	lsls	r2, r2, #26
 80042ce:	d430      	bmi.n	8004332 <_printf_common+0xae>
 80042d0:	0022      	movs	r2, r4
 80042d2:	9901      	ldr	r1, [sp, #4]
 80042d4:	9800      	ldr	r0, [sp, #0]
 80042d6:	9d08      	ldr	r5, [sp, #32]
 80042d8:	3243      	adds	r2, #67	@ 0x43
 80042da:	47a8      	blx	r5
 80042dc:	3001      	adds	r0, #1
 80042de:	d025      	beq.n	800432c <_printf_common+0xa8>
 80042e0:	2206      	movs	r2, #6
 80042e2:	6823      	ldr	r3, [r4, #0]
 80042e4:	2500      	movs	r5, #0
 80042e6:	4013      	ands	r3, r2
 80042e8:	2b04      	cmp	r3, #4
 80042ea:	d105      	bne.n	80042f8 <_printf_common+0x74>
 80042ec:	6833      	ldr	r3, [r6, #0]
 80042ee:	68e5      	ldr	r5, [r4, #12]
 80042f0:	1aed      	subs	r5, r5, r3
 80042f2:	43eb      	mvns	r3, r5
 80042f4:	17db      	asrs	r3, r3, #31
 80042f6:	401d      	ands	r5, r3
 80042f8:	68a3      	ldr	r3, [r4, #8]
 80042fa:	6922      	ldr	r2, [r4, #16]
 80042fc:	4293      	cmp	r3, r2
 80042fe:	dd01      	ble.n	8004304 <_printf_common+0x80>
 8004300:	1a9b      	subs	r3, r3, r2
 8004302:	18ed      	adds	r5, r5, r3
 8004304:	2600      	movs	r6, #0
 8004306:	42b5      	cmp	r5, r6
 8004308:	d120      	bne.n	800434c <_printf_common+0xc8>
 800430a:	2000      	movs	r0, #0
 800430c:	e010      	b.n	8004330 <_printf_common+0xac>
 800430e:	3501      	adds	r5, #1
 8004310:	68e3      	ldr	r3, [r4, #12]
 8004312:	6832      	ldr	r2, [r6, #0]
 8004314:	1a9b      	subs	r3, r3, r2
 8004316:	42ab      	cmp	r3, r5
 8004318:	ddd2      	ble.n	80042c0 <_printf_common+0x3c>
 800431a:	0022      	movs	r2, r4
 800431c:	2301      	movs	r3, #1
 800431e:	9901      	ldr	r1, [sp, #4]
 8004320:	9800      	ldr	r0, [sp, #0]
 8004322:	9f08      	ldr	r7, [sp, #32]
 8004324:	3219      	adds	r2, #25
 8004326:	47b8      	blx	r7
 8004328:	3001      	adds	r0, #1
 800432a:	d1f0      	bne.n	800430e <_printf_common+0x8a>
 800432c:	2001      	movs	r0, #1
 800432e:	4240      	negs	r0, r0
 8004330:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004332:	2030      	movs	r0, #48	@ 0x30
 8004334:	18e1      	adds	r1, r4, r3
 8004336:	3143      	adds	r1, #67	@ 0x43
 8004338:	7008      	strb	r0, [r1, #0]
 800433a:	0021      	movs	r1, r4
 800433c:	1c5a      	adds	r2, r3, #1
 800433e:	3145      	adds	r1, #69	@ 0x45
 8004340:	7809      	ldrb	r1, [r1, #0]
 8004342:	18a2      	adds	r2, r4, r2
 8004344:	3243      	adds	r2, #67	@ 0x43
 8004346:	3302      	adds	r3, #2
 8004348:	7011      	strb	r1, [r2, #0]
 800434a:	e7c1      	b.n	80042d0 <_printf_common+0x4c>
 800434c:	0022      	movs	r2, r4
 800434e:	2301      	movs	r3, #1
 8004350:	9901      	ldr	r1, [sp, #4]
 8004352:	9800      	ldr	r0, [sp, #0]
 8004354:	9f08      	ldr	r7, [sp, #32]
 8004356:	321a      	adds	r2, #26
 8004358:	47b8      	blx	r7
 800435a:	3001      	adds	r0, #1
 800435c:	d0e6      	beq.n	800432c <_printf_common+0xa8>
 800435e:	3601      	adds	r6, #1
 8004360:	e7d1      	b.n	8004306 <_printf_common+0x82>
	...

08004364 <_printf_i>:
 8004364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004366:	b08b      	sub	sp, #44	@ 0x2c
 8004368:	9206      	str	r2, [sp, #24]
 800436a:	000a      	movs	r2, r1
 800436c:	3243      	adds	r2, #67	@ 0x43
 800436e:	9307      	str	r3, [sp, #28]
 8004370:	9005      	str	r0, [sp, #20]
 8004372:	9203      	str	r2, [sp, #12]
 8004374:	7e0a      	ldrb	r2, [r1, #24]
 8004376:	000c      	movs	r4, r1
 8004378:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800437a:	2a78      	cmp	r2, #120	@ 0x78
 800437c:	d809      	bhi.n	8004392 <_printf_i+0x2e>
 800437e:	2a62      	cmp	r2, #98	@ 0x62
 8004380:	d80b      	bhi.n	800439a <_printf_i+0x36>
 8004382:	2a00      	cmp	r2, #0
 8004384:	d100      	bne.n	8004388 <_printf_i+0x24>
 8004386:	e0ba      	b.n	80044fe <_printf_i+0x19a>
 8004388:	497a      	ldr	r1, [pc, #488]	@ (8004574 <_printf_i+0x210>)
 800438a:	9104      	str	r1, [sp, #16]
 800438c:	2a58      	cmp	r2, #88	@ 0x58
 800438e:	d100      	bne.n	8004392 <_printf_i+0x2e>
 8004390:	e08e      	b.n	80044b0 <_printf_i+0x14c>
 8004392:	0025      	movs	r5, r4
 8004394:	3542      	adds	r5, #66	@ 0x42
 8004396:	702a      	strb	r2, [r5, #0]
 8004398:	e022      	b.n	80043e0 <_printf_i+0x7c>
 800439a:	0010      	movs	r0, r2
 800439c:	3863      	subs	r0, #99	@ 0x63
 800439e:	2815      	cmp	r0, #21
 80043a0:	d8f7      	bhi.n	8004392 <_printf_i+0x2e>
 80043a2:	f7fb feb1 	bl	8000108 <__gnu_thumb1_case_shi>
 80043a6:	0016      	.short	0x0016
 80043a8:	fff6001f 	.word	0xfff6001f
 80043ac:	fff6fff6 	.word	0xfff6fff6
 80043b0:	001ffff6 	.word	0x001ffff6
 80043b4:	fff6fff6 	.word	0xfff6fff6
 80043b8:	fff6fff6 	.word	0xfff6fff6
 80043bc:	0036009f 	.word	0x0036009f
 80043c0:	fff6007e 	.word	0xfff6007e
 80043c4:	00b0fff6 	.word	0x00b0fff6
 80043c8:	0036fff6 	.word	0x0036fff6
 80043cc:	fff6fff6 	.word	0xfff6fff6
 80043d0:	0082      	.short	0x0082
 80043d2:	0025      	movs	r5, r4
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	3542      	adds	r5, #66	@ 0x42
 80043d8:	1d11      	adds	r1, r2, #4
 80043da:	6019      	str	r1, [r3, #0]
 80043dc:	6813      	ldr	r3, [r2, #0]
 80043de:	702b      	strb	r3, [r5, #0]
 80043e0:	2301      	movs	r3, #1
 80043e2:	e09e      	b.n	8004522 <_printf_i+0x1be>
 80043e4:	6818      	ldr	r0, [r3, #0]
 80043e6:	6809      	ldr	r1, [r1, #0]
 80043e8:	1d02      	adds	r2, r0, #4
 80043ea:	060d      	lsls	r5, r1, #24
 80043ec:	d50b      	bpl.n	8004406 <_printf_i+0xa2>
 80043ee:	6806      	ldr	r6, [r0, #0]
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	2e00      	cmp	r6, #0
 80043f4:	da03      	bge.n	80043fe <_printf_i+0x9a>
 80043f6:	232d      	movs	r3, #45	@ 0x2d
 80043f8:	9a03      	ldr	r2, [sp, #12]
 80043fa:	4276      	negs	r6, r6
 80043fc:	7013      	strb	r3, [r2, #0]
 80043fe:	4b5d      	ldr	r3, [pc, #372]	@ (8004574 <_printf_i+0x210>)
 8004400:	270a      	movs	r7, #10
 8004402:	9304      	str	r3, [sp, #16]
 8004404:	e018      	b.n	8004438 <_printf_i+0xd4>
 8004406:	6806      	ldr	r6, [r0, #0]
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	0649      	lsls	r1, r1, #25
 800440c:	d5f1      	bpl.n	80043f2 <_printf_i+0x8e>
 800440e:	b236      	sxth	r6, r6
 8004410:	e7ef      	b.n	80043f2 <_printf_i+0x8e>
 8004412:	6808      	ldr	r0, [r1, #0]
 8004414:	6819      	ldr	r1, [r3, #0]
 8004416:	c940      	ldmia	r1!, {r6}
 8004418:	0605      	lsls	r5, r0, #24
 800441a:	d402      	bmi.n	8004422 <_printf_i+0xbe>
 800441c:	0640      	lsls	r0, r0, #25
 800441e:	d500      	bpl.n	8004422 <_printf_i+0xbe>
 8004420:	b2b6      	uxth	r6, r6
 8004422:	6019      	str	r1, [r3, #0]
 8004424:	4b53      	ldr	r3, [pc, #332]	@ (8004574 <_printf_i+0x210>)
 8004426:	270a      	movs	r7, #10
 8004428:	9304      	str	r3, [sp, #16]
 800442a:	2a6f      	cmp	r2, #111	@ 0x6f
 800442c:	d100      	bne.n	8004430 <_printf_i+0xcc>
 800442e:	3f02      	subs	r7, #2
 8004430:	0023      	movs	r3, r4
 8004432:	2200      	movs	r2, #0
 8004434:	3343      	adds	r3, #67	@ 0x43
 8004436:	701a      	strb	r2, [r3, #0]
 8004438:	6863      	ldr	r3, [r4, #4]
 800443a:	60a3      	str	r3, [r4, #8]
 800443c:	2b00      	cmp	r3, #0
 800443e:	db06      	blt.n	800444e <_printf_i+0xea>
 8004440:	2104      	movs	r1, #4
 8004442:	6822      	ldr	r2, [r4, #0]
 8004444:	9d03      	ldr	r5, [sp, #12]
 8004446:	438a      	bics	r2, r1
 8004448:	6022      	str	r2, [r4, #0]
 800444a:	4333      	orrs	r3, r6
 800444c:	d00c      	beq.n	8004468 <_printf_i+0x104>
 800444e:	9d03      	ldr	r5, [sp, #12]
 8004450:	0030      	movs	r0, r6
 8004452:	0039      	movs	r1, r7
 8004454:	f7fb fee8 	bl	8000228 <__aeabi_uidivmod>
 8004458:	9b04      	ldr	r3, [sp, #16]
 800445a:	3d01      	subs	r5, #1
 800445c:	5c5b      	ldrb	r3, [r3, r1]
 800445e:	702b      	strb	r3, [r5, #0]
 8004460:	0033      	movs	r3, r6
 8004462:	0006      	movs	r6, r0
 8004464:	429f      	cmp	r7, r3
 8004466:	d9f3      	bls.n	8004450 <_printf_i+0xec>
 8004468:	2f08      	cmp	r7, #8
 800446a:	d109      	bne.n	8004480 <_printf_i+0x11c>
 800446c:	6823      	ldr	r3, [r4, #0]
 800446e:	07db      	lsls	r3, r3, #31
 8004470:	d506      	bpl.n	8004480 <_printf_i+0x11c>
 8004472:	6862      	ldr	r2, [r4, #4]
 8004474:	6923      	ldr	r3, [r4, #16]
 8004476:	429a      	cmp	r2, r3
 8004478:	dc02      	bgt.n	8004480 <_printf_i+0x11c>
 800447a:	2330      	movs	r3, #48	@ 0x30
 800447c:	3d01      	subs	r5, #1
 800447e:	702b      	strb	r3, [r5, #0]
 8004480:	9b03      	ldr	r3, [sp, #12]
 8004482:	1b5b      	subs	r3, r3, r5
 8004484:	6123      	str	r3, [r4, #16]
 8004486:	9b07      	ldr	r3, [sp, #28]
 8004488:	0021      	movs	r1, r4
 800448a:	9300      	str	r3, [sp, #0]
 800448c:	9805      	ldr	r0, [sp, #20]
 800448e:	9b06      	ldr	r3, [sp, #24]
 8004490:	aa09      	add	r2, sp, #36	@ 0x24
 8004492:	f7ff fef7 	bl	8004284 <_printf_common>
 8004496:	3001      	adds	r0, #1
 8004498:	d148      	bne.n	800452c <_printf_i+0x1c8>
 800449a:	2001      	movs	r0, #1
 800449c:	4240      	negs	r0, r0
 800449e:	b00b      	add	sp, #44	@ 0x2c
 80044a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044a2:	2220      	movs	r2, #32
 80044a4:	6809      	ldr	r1, [r1, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	6022      	str	r2, [r4, #0]
 80044aa:	2278      	movs	r2, #120	@ 0x78
 80044ac:	4932      	ldr	r1, [pc, #200]	@ (8004578 <_printf_i+0x214>)
 80044ae:	9104      	str	r1, [sp, #16]
 80044b0:	0021      	movs	r1, r4
 80044b2:	3145      	adds	r1, #69	@ 0x45
 80044b4:	700a      	strb	r2, [r1, #0]
 80044b6:	6819      	ldr	r1, [r3, #0]
 80044b8:	6822      	ldr	r2, [r4, #0]
 80044ba:	c940      	ldmia	r1!, {r6}
 80044bc:	0610      	lsls	r0, r2, #24
 80044be:	d402      	bmi.n	80044c6 <_printf_i+0x162>
 80044c0:	0650      	lsls	r0, r2, #25
 80044c2:	d500      	bpl.n	80044c6 <_printf_i+0x162>
 80044c4:	b2b6      	uxth	r6, r6
 80044c6:	6019      	str	r1, [r3, #0]
 80044c8:	07d3      	lsls	r3, r2, #31
 80044ca:	d502      	bpl.n	80044d2 <_printf_i+0x16e>
 80044cc:	2320      	movs	r3, #32
 80044ce:	4313      	orrs	r3, r2
 80044d0:	6023      	str	r3, [r4, #0]
 80044d2:	2e00      	cmp	r6, #0
 80044d4:	d001      	beq.n	80044da <_printf_i+0x176>
 80044d6:	2710      	movs	r7, #16
 80044d8:	e7aa      	b.n	8004430 <_printf_i+0xcc>
 80044da:	2220      	movs	r2, #32
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	4393      	bics	r3, r2
 80044e0:	6023      	str	r3, [r4, #0]
 80044e2:	e7f8      	b.n	80044d6 <_printf_i+0x172>
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	680d      	ldr	r5, [r1, #0]
 80044e8:	1d10      	adds	r0, r2, #4
 80044ea:	6949      	ldr	r1, [r1, #20]
 80044ec:	6018      	str	r0, [r3, #0]
 80044ee:	6813      	ldr	r3, [r2, #0]
 80044f0:	062e      	lsls	r6, r5, #24
 80044f2:	d501      	bpl.n	80044f8 <_printf_i+0x194>
 80044f4:	6019      	str	r1, [r3, #0]
 80044f6:	e002      	b.n	80044fe <_printf_i+0x19a>
 80044f8:	066d      	lsls	r5, r5, #25
 80044fa:	d5fb      	bpl.n	80044f4 <_printf_i+0x190>
 80044fc:	8019      	strh	r1, [r3, #0]
 80044fe:	2300      	movs	r3, #0
 8004500:	9d03      	ldr	r5, [sp, #12]
 8004502:	6123      	str	r3, [r4, #16]
 8004504:	e7bf      	b.n	8004486 <_printf_i+0x122>
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	1d11      	adds	r1, r2, #4
 800450a:	6019      	str	r1, [r3, #0]
 800450c:	6815      	ldr	r5, [r2, #0]
 800450e:	2100      	movs	r1, #0
 8004510:	0028      	movs	r0, r5
 8004512:	6862      	ldr	r2, [r4, #4]
 8004514:	f000 f91c 	bl	8004750 <memchr>
 8004518:	2800      	cmp	r0, #0
 800451a:	d001      	beq.n	8004520 <_printf_i+0x1bc>
 800451c:	1b40      	subs	r0, r0, r5
 800451e:	6060      	str	r0, [r4, #4]
 8004520:	6863      	ldr	r3, [r4, #4]
 8004522:	6123      	str	r3, [r4, #16]
 8004524:	2300      	movs	r3, #0
 8004526:	9a03      	ldr	r2, [sp, #12]
 8004528:	7013      	strb	r3, [r2, #0]
 800452a:	e7ac      	b.n	8004486 <_printf_i+0x122>
 800452c:	002a      	movs	r2, r5
 800452e:	6923      	ldr	r3, [r4, #16]
 8004530:	9906      	ldr	r1, [sp, #24]
 8004532:	9805      	ldr	r0, [sp, #20]
 8004534:	9d07      	ldr	r5, [sp, #28]
 8004536:	47a8      	blx	r5
 8004538:	3001      	adds	r0, #1
 800453a:	d0ae      	beq.n	800449a <_printf_i+0x136>
 800453c:	6823      	ldr	r3, [r4, #0]
 800453e:	079b      	lsls	r3, r3, #30
 8004540:	d415      	bmi.n	800456e <_printf_i+0x20a>
 8004542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004544:	68e0      	ldr	r0, [r4, #12]
 8004546:	4298      	cmp	r0, r3
 8004548:	daa9      	bge.n	800449e <_printf_i+0x13a>
 800454a:	0018      	movs	r0, r3
 800454c:	e7a7      	b.n	800449e <_printf_i+0x13a>
 800454e:	0022      	movs	r2, r4
 8004550:	2301      	movs	r3, #1
 8004552:	9906      	ldr	r1, [sp, #24]
 8004554:	9805      	ldr	r0, [sp, #20]
 8004556:	9e07      	ldr	r6, [sp, #28]
 8004558:	3219      	adds	r2, #25
 800455a:	47b0      	blx	r6
 800455c:	3001      	adds	r0, #1
 800455e:	d09c      	beq.n	800449a <_printf_i+0x136>
 8004560:	3501      	adds	r5, #1
 8004562:	68e3      	ldr	r3, [r4, #12]
 8004564:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004566:	1a9b      	subs	r3, r3, r2
 8004568:	42ab      	cmp	r3, r5
 800456a:	dcf0      	bgt.n	800454e <_printf_i+0x1ea>
 800456c:	e7e9      	b.n	8004542 <_printf_i+0x1de>
 800456e:	2500      	movs	r5, #0
 8004570:	e7f7      	b.n	8004562 <_printf_i+0x1fe>
 8004572:	46c0      	nop			@ (mov r8, r8)
 8004574:	08004a0c 	.word	0x08004a0c
 8004578:	08004a1d 	.word	0x08004a1d

0800457c <__swbuf_r>:
 800457c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800457e:	0006      	movs	r6, r0
 8004580:	000d      	movs	r5, r1
 8004582:	0014      	movs	r4, r2
 8004584:	2800      	cmp	r0, #0
 8004586:	d004      	beq.n	8004592 <__swbuf_r+0x16>
 8004588:	6a03      	ldr	r3, [r0, #32]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <__swbuf_r+0x16>
 800458e:	f7ff fa2b 	bl	80039e8 <__sinit>
 8004592:	69a3      	ldr	r3, [r4, #24]
 8004594:	60a3      	str	r3, [r4, #8]
 8004596:	89a3      	ldrh	r3, [r4, #12]
 8004598:	071b      	lsls	r3, r3, #28
 800459a:	d502      	bpl.n	80045a2 <__swbuf_r+0x26>
 800459c:	6923      	ldr	r3, [r4, #16]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d109      	bne.n	80045b6 <__swbuf_r+0x3a>
 80045a2:	0021      	movs	r1, r4
 80045a4:	0030      	movs	r0, r6
 80045a6:	f000 f82b 	bl	8004600 <__swsetup_r>
 80045aa:	2800      	cmp	r0, #0
 80045ac:	d003      	beq.n	80045b6 <__swbuf_r+0x3a>
 80045ae:	2501      	movs	r5, #1
 80045b0:	426d      	negs	r5, r5
 80045b2:	0028      	movs	r0, r5
 80045b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045b6:	6923      	ldr	r3, [r4, #16]
 80045b8:	6820      	ldr	r0, [r4, #0]
 80045ba:	b2ef      	uxtb	r7, r5
 80045bc:	1ac0      	subs	r0, r0, r3
 80045be:	6963      	ldr	r3, [r4, #20]
 80045c0:	b2ed      	uxtb	r5, r5
 80045c2:	4283      	cmp	r3, r0
 80045c4:	dc05      	bgt.n	80045d2 <__swbuf_r+0x56>
 80045c6:	0021      	movs	r1, r4
 80045c8:	0030      	movs	r0, r6
 80045ca:	f7ff fcc3 	bl	8003f54 <_fflush_r>
 80045ce:	2800      	cmp	r0, #0
 80045d0:	d1ed      	bne.n	80045ae <__swbuf_r+0x32>
 80045d2:	68a3      	ldr	r3, [r4, #8]
 80045d4:	3001      	adds	r0, #1
 80045d6:	3b01      	subs	r3, #1
 80045d8:	60a3      	str	r3, [r4, #8]
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	1c5a      	adds	r2, r3, #1
 80045de:	6022      	str	r2, [r4, #0]
 80045e0:	701f      	strb	r7, [r3, #0]
 80045e2:	6963      	ldr	r3, [r4, #20]
 80045e4:	4283      	cmp	r3, r0
 80045e6:	d004      	beq.n	80045f2 <__swbuf_r+0x76>
 80045e8:	89a3      	ldrh	r3, [r4, #12]
 80045ea:	07db      	lsls	r3, r3, #31
 80045ec:	d5e1      	bpl.n	80045b2 <__swbuf_r+0x36>
 80045ee:	2d0a      	cmp	r5, #10
 80045f0:	d1df      	bne.n	80045b2 <__swbuf_r+0x36>
 80045f2:	0021      	movs	r1, r4
 80045f4:	0030      	movs	r0, r6
 80045f6:	f7ff fcad 	bl	8003f54 <_fflush_r>
 80045fa:	2800      	cmp	r0, #0
 80045fc:	d0d9      	beq.n	80045b2 <__swbuf_r+0x36>
 80045fe:	e7d6      	b.n	80045ae <__swbuf_r+0x32>

08004600 <__swsetup_r>:
 8004600:	4b2d      	ldr	r3, [pc, #180]	@ (80046b8 <__swsetup_r+0xb8>)
 8004602:	b570      	push	{r4, r5, r6, lr}
 8004604:	0005      	movs	r5, r0
 8004606:	6818      	ldr	r0, [r3, #0]
 8004608:	000c      	movs	r4, r1
 800460a:	2800      	cmp	r0, #0
 800460c:	d004      	beq.n	8004618 <__swsetup_r+0x18>
 800460e:	6a03      	ldr	r3, [r0, #32]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <__swsetup_r+0x18>
 8004614:	f7ff f9e8 	bl	80039e8 <__sinit>
 8004618:	220c      	movs	r2, #12
 800461a:	5ea3      	ldrsh	r3, [r4, r2]
 800461c:	071a      	lsls	r2, r3, #28
 800461e:	d423      	bmi.n	8004668 <__swsetup_r+0x68>
 8004620:	06da      	lsls	r2, r3, #27
 8004622:	d407      	bmi.n	8004634 <__swsetup_r+0x34>
 8004624:	2209      	movs	r2, #9
 8004626:	602a      	str	r2, [r5, #0]
 8004628:	2240      	movs	r2, #64	@ 0x40
 800462a:	2001      	movs	r0, #1
 800462c:	4313      	orrs	r3, r2
 800462e:	81a3      	strh	r3, [r4, #12]
 8004630:	4240      	negs	r0, r0
 8004632:	e03a      	b.n	80046aa <__swsetup_r+0xaa>
 8004634:	075b      	lsls	r3, r3, #29
 8004636:	d513      	bpl.n	8004660 <__swsetup_r+0x60>
 8004638:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800463a:	2900      	cmp	r1, #0
 800463c:	d008      	beq.n	8004650 <__swsetup_r+0x50>
 800463e:	0023      	movs	r3, r4
 8004640:	3344      	adds	r3, #68	@ 0x44
 8004642:	4299      	cmp	r1, r3
 8004644:	d002      	beq.n	800464c <__swsetup_r+0x4c>
 8004646:	0028      	movs	r0, r5
 8004648:	f7ff faf8 	bl	8003c3c <_free_r>
 800464c:	2300      	movs	r3, #0
 800464e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004650:	2224      	movs	r2, #36	@ 0x24
 8004652:	89a3      	ldrh	r3, [r4, #12]
 8004654:	4393      	bics	r3, r2
 8004656:	81a3      	strh	r3, [r4, #12]
 8004658:	2300      	movs	r3, #0
 800465a:	6063      	str	r3, [r4, #4]
 800465c:	6923      	ldr	r3, [r4, #16]
 800465e:	6023      	str	r3, [r4, #0]
 8004660:	2308      	movs	r3, #8
 8004662:	89a2      	ldrh	r2, [r4, #12]
 8004664:	4313      	orrs	r3, r2
 8004666:	81a3      	strh	r3, [r4, #12]
 8004668:	6923      	ldr	r3, [r4, #16]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10b      	bne.n	8004686 <__swsetup_r+0x86>
 800466e:	21a0      	movs	r1, #160	@ 0xa0
 8004670:	2280      	movs	r2, #128	@ 0x80
 8004672:	89a3      	ldrh	r3, [r4, #12]
 8004674:	0089      	lsls	r1, r1, #2
 8004676:	0092      	lsls	r2, r2, #2
 8004678:	400b      	ands	r3, r1
 800467a:	4293      	cmp	r3, r2
 800467c:	d003      	beq.n	8004686 <__swsetup_r+0x86>
 800467e:	0021      	movs	r1, r4
 8004680:	0028      	movs	r0, r5
 8004682:	f000 f89b 	bl	80047bc <__smakebuf_r>
 8004686:	220c      	movs	r2, #12
 8004688:	5ea3      	ldrsh	r3, [r4, r2]
 800468a:	2101      	movs	r1, #1
 800468c:	001a      	movs	r2, r3
 800468e:	400a      	ands	r2, r1
 8004690:	420b      	tst	r3, r1
 8004692:	d00b      	beq.n	80046ac <__swsetup_r+0xac>
 8004694:	2200      	movs	r2, #0
 8004696:	60a2      	str	r2, [r4, #8]
 8004698:	6962      	ldr	r2, [r4, #20]
 800469a:	4252      	negs	r2, r2
 800469c:	61a2      	str	r2, [r4, #24]
 800469e:	2000      	movs	r0, #0
 80046a0:	6922      	ldr	r2, [r4, #16]
 80046a2:	4282      	cmp	r2, r0
 80046a4:	d101      	bne.n	80046aa <__swsetup_r+0xaa>
 80046a6:	061a      	lsls	r2, r3, #24
 80046a8:	d4be      	bmi.n	8004628 <__swsetup_r+0x28>
 80046aa:	bd70      	pop	{r4, r5, r6, pc}
 80046ac:	0799      	lsls	r1, r3, #30
 80046ae:	d400      	bmi.n	80046b2 <__swsetup_r+0xb2>
 80046b0:	6962      	ldr	r2, [r4, #20]
 80046b2:	60a2      	str	r2, [r4, #8]
 80046b4:	e7f3      	b.n	800469e <__swsetup_r+0x9e>
 80046b6:	46c0      	nop			@ (mov r8, r8)
 80046b8:	20000018 	.word	0x20000018

080046bc <_raise_r>:
 80046bc:	b570      	push	{r4, r5, r6, lr}
 80046be:	0004      	movs	r4, r0
 80046c0:	000d      	movs	r5, r1
 80046c2:	291f      	cmp	r1, #31
 80046c4:	d904      	bls.n	80046d0 <_raise_r+0x14>
 80046c6:	2316      	movs	r3, #22
 80046c8:	6003      	str	r3, [r0, #0]
 80046ca:	2001      	movs	r0, #1
 80046cc:	4240      	negs	r0, r0
 80046ce:	bd70      	pop	{r4, r5, r6, pc}
 80046d0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d004      	beq.n	80046e0 <_raise_r+0x24>
 80046d6:	008a      	lsls	r2, r1, #2
 80046d8:	189b      	adds	r3, r3, r2
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	2a00      	cmp	r2, #0
 80046de:	d108      	bne.n	80046f2 <_raise_r+0x36>
 80046e0:	0020      	movs	r0, r4
 80046e2:	f000 f831 	bl	8004748 <_getpid_r>
 80046e6:	002a      	movs	r2, r5
 80046e8:	0001      	movs	r1, r0
 80046ea:	0020      	movs	r0, r4
 80046ec:	f000 f81a 	bl	8004724 <_kill_r>
 80046f0:	e7ed      	b.n	80046ce <_raise_r+0x12>
 80046f2:	2a01      	cmp	r2, #1
 80046f4:	d009      	beq.n	800470a <_raise_r+0x4e>
 80046f6:	1c51      	adds	r1, r2, #1
 80046f8:	d103      	bne.n	8004702 <_raise_r+0x46>
 80046fa:	2316      	movs	r3, #22
 80046fc:	6003      	str	r3, [r0, #0]
 80046fe:	2001      	movs	r0, #1
 8004700:	e7e5      	b.n	80046ce <_raise_r+0x12>
 8004702:	2100      	movs	r1, #0
 8004704:	0028      	movs	r0, r5
 8004706:	6019      	str	r1, [r3, #0]
 8004708:	4790      	blx	r2
 800470a:	2000      	movs	r0, #0
 800470c:	e7df      	b.n	80046ce <_raise_r+0x12>
	...

08004710 <raise>:
 8004710:	b510      	push	{r4, lr}
 8004712:	4b03      	ldr	r3, [pc, #12]	@ (8004720 <raise+0x10>)
 8004714:	0001      	movs	r1, r0
 8004716:	6818      	ldr	r0, [r3, #0]
 8004718:	f7ff ffd0 	bl	80046bc <_raise_r>
 800471c:	bd10      	pop	{r4, pc}
 800471e:	46c0      	nop			@ (mov r8, r8)
 8004720:	20000018 	.word	0x20000018

08004724 <_kill_r>:
 8004724:	2300      	movs	r3, #0
 8004726:	b570      	push	{r4, r5, r6, lr}
 8004728:	4d06      	ldr	r5, [pc, #24]	@ (8004744 <_kill_r+0x20>)
 800472a:	0004      	movs	r4, r0
 800472c:	0008      	movs	r0, r1
 800472e:	0011      	movs	r1, r2
 8004730:	602b      	str	r3, [r5, #0]
 8004732:	f7fc fcd5 	bl	80010e0 <_kill>
 8004736:	1c43      	adds	r3, r0, #1
 8004738:	d103      	bne.n	8004742 <_kill_r+0x1e>
 800473a:	682b      	ldr	r3, [r5, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d000      	beq.n	8004742 <_kill_r+0x1e>
 8004740:	6023      	str	r3, [r4, #0]
 8004742:	bd70      	pop	{r4, r5, r6, pc}
 8004744:	200003b0 	.word	0x200003b0

08004748 <_getpid_r>:
 8004748:	b510      	push	{r4, lr}
 800474a:	f7fc fcc3 	bl	80010d4 <_getpid>
 800474e:	bd10      	pop	{r4, pc}

08004750 <memchr>:
 8004750:	b2c9      	uxtb	r1, r1
 8004752:	1882      	adds	r2, r0, r2
 8004754:	4290      	cmp	r0, r2
 8004756:	d101      	bne.n	800475c <memchr+0xc>
 8004758:	2000      	movs	r0, #0
 800475a:	4770      	bx	lr
 800475c:	7803      	ldrb	r3, [r0, #0]
 800475e:	428b      	cmp	r3, r1
 8004760:	d0fb      	beq.n	800475a <memchr+0xa>
 8004762:	3001      	adds	r0, #1
 8004764:	e7f6      	b.n	8004754 <memchr+0x4>
	...

08004768 <__swhatbuf_r>:
 8004768:	b570      	push	{r4, r5, r6, lr}
 800476a:	000e      	movs	r6, r1
 800476c:	001d      	movs	r5, r3
 800476e:	230e      	movs	r3, #14
 8004770:	5ec9      	ldrsh	r1, [r1, r3]
 8004772:	0014      	movs	r4, r2
 8004774:	b096      	sub	sp, #88	@ 0x58
 8004776:	2900      	cmp	r1, #0
 8004778:	da0c      	bge.n	8004794 <__swhatbuf_r+0x2c>
 800477a:	89b2      	ldrh	r2, [r6, #12]
 800477c:	2380      	movs	r3, #128	@ 0x80
 800477e:	0011      	movs	r1, r2
 8004780:	4019      	ands	r1, r3
 8004782:	421a      	tst	r2, r3
 8004784:	d114      	bne.n	80047b0 <__swhatbuf_r+0x48>
 8004786:	2380      	movs	r3, #128	@ 0x80
 8004788:	00db      	lsls	r3, r3, #3
 800478a:	2000      	movs	r0, #0
 800478c:	6029      	str	r1, [r5, #0]
 800478e:	6023      	str	r3, [r4, #0]
 8004790:	b016      	add	sp, #88	@ 0x58
 8004792:	bd70      	pop	{r4, r5, r6, pc}
 8004794:	466a      	mov	r2, sp
 8004796:	f000 f853 	bl	8004840 <_fstat_r>
 800479a:	2800      	cmp	r0, #0
 800479c:	dbed      	blt.n	800477a <__swhatbuf_r+0x12>
 800479e:	23f0      	movs	r3, #240	@ 0xf0
 80047a0:	9901      	ldr	r1, [sp, #4]
 80047a2:	021b      	lsls	r3, r3, #8
 80047a4:	4019      	ands	r1, r3
 80047a6:	4b04      	ldr	r3, [pc, #16]	@ (80047b8 <__swhatbuf_r+0x50>)
 80047a8:	18c9      	adds	r1, r1, r3
 80047aa:	424b      	negs	r3, r1
 80047ac:	4159      	adcs	r1, r3
 80047ae:	e7ea      	b.n	8004786 <__swhatbuf_r+0x1e>
 80047b0:	2100      	movs	r1, #0
 80047b2:	2340      	movs	r3, #64	@ 0x40
 80047b4:	e7e9      	b.n	800478a <__swhatbuf_r+0x22>
 80047b6:	46c0      	nop			@ (mov r8, r8)
 80047b8:	ffffe000 	.word	0xffffe000

080047bc <__smakebuf_r>:
 80047bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047be:	2602      	movs	r6, #2
 80047c0:	898b      	ldrh	r3, [r1, #12]
 80047c2:	0005      	movs	r5, r0
 80047c4:	000c      	movs	r4, r1
 80047c6:	b085      	sub	sp, #20
 80047c8:	4233      	tst	r3, r6
 80047ca:	d007      	beq.n	80047dc <__smakebuf_r+0x20>
 80047cc:	0023      	movs	r3, r4
 80047ce:	3347      	adds	r3, #71	@ 0x47
 80047d0:	6023      	str	r3, [r4, #0]
 80047d2:	6123      	str	r3, [r4, #16]
 80047d4:	2301      	movs	r3, #1
 80047d6:	6163      	str	r3, [r4, #20]
 80047d8:	b005      	add	sp, #20
 80047da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047dc:	ab03      	add	r3, sp, #12
 80047de:	aa02      	add	r2, sp, #8
 80047e0:	f7ff ffc2 	bl	8004768 <__swhatbuf_r>
 80047e4:	9f02      	ldr	r7, [sp, #8]
 80047e6:	9001      	str	r0, [sp, #4]
 80047e8:	0039      	movs	r1, r7
 80047ea:	0028      	movs	r0, r5
 80047ec:	f7ff fa9c 	bl	8003d28 <_malloc_r>
 80047f0:	2800      	cmp	r0, #0
 80047f2:	d108      	bne.n	8004806 <__smakebuf_r+0x4a>
 80047f4:	220c      	movs	r2, #12
 80047f6:	5ea3      	ldrsh	r3, [r4, r2]
 80047f8:	059a      	lsls	r2, r3, #22
 80047fa:	d4ed      	bmi.n	80047d8 <__smakebuf_r+0x1c>
 80047fc:	2203      	movs	r2, #3
 80047fe:	4393      	bics	r3, r2
 8004800:	431e      	orrs	r6, r3
 8004802:	81a6      	strh	r6, [r4, #12]
 8004804:	e7e2      	b.n	80047cc <__smakebuf_r+0x10>
 8004806:	2380      	movs	r3, #128	@ 0x80
 8004808:	89a2      	ldrh	r2, [r4, #12]
 800480a:	6020      	str	r0, [r4, #0]
 800480c:	4313      	orrs	r3, r2
 800480e:	81a3      	strh	r3, [r4, #12]
 8004810:	9b03      	ldr	r3, [sp, #12]
 8004812:	6120      	str	r0, [r4, #16]
 8004814:	6167      	str	r7, [r4, #20]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d00c      	beq.n	8004834 <__smakebuf_r+0x78>
 800481a:	0028      	movs	r0, r5
 800481c:	230e      	movs	r3, #14
 800481e:	5ee1      	ldrsh	r1, [r4, r3]
 8004820:	f000 f820 	bl	8004864 <_isatty_r>
 8004824:	2800      	cmp	r0, #0
 8004826:	d005      	beq.n	8004834 <__smakebuf_r+0x78>
 8004828:	2303      	movs	r3, #3
 800482a:	89a2      	ldrh	r2, [r4, #12]
 800482c:	439a      	bics	r2, r3
 800482e:	3b02      	subs	r3, #2
 8004830:	4313      	orrs	r3, r2
 8004832:	81a3      	strh	r3, [r4, #12]
 8004834:	89a3      	ldrh	r3, [r4, #12]
 8004836:	9a01      	ldr	r2, [sp, #4]
 8004838:	4313      	orrs	r3, r2
 800483a:	81a3      	strh	r3, [r4, #12]
 800483c:	e7cc      	b.n	80047d8 <__smakebuf_r+0x1c>
	...

08004840 <_fstat_r>:
 8004840:	2300      	movs	r3, #0
 8004842:	b570      	push	{r4, r5, r6, lr}
 8004844:	4d06      	ldr	r5, [pc, #24]	@ (8004860 <_fstat_r+0x20>)
 8004846:	0004      	movs	r4, r0
 8004848:	0008      	movs	r0, r1
 800484a:	0011      	movs	r1, r2
 800484c:	602b      	str	r3, [r5, #0]
 800484e:	f7fc fca7 	bl	80011a0 <_fstat>
 8004852:	1c43      	adds	r3, r0, #1
 8004854:	d103      	bne.n	800485e <_fstat_r+0x1e>
 8004856:	682b      	ldr	r3, [r5, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d000      	beq.n	800485e <_fstat_r+0x1e>
 800485c:	6023      	str	r3, [r4, #0]
 800485e:	bd70      	pop	{r4, r5, r6, pc}
 8004860:	200003b0 	.word	0x200003b0

08004864 <_isatty_r>:
 8004864:	2300      	movs	r3, #0
 8004866:	b570      	push	{r4, r5, r6, lr}
 8004868:	4d06      	ldr	r5, [pc, #24]	@ (8004884 <_isatty_r+0x20>)
 800486a:	0004      	movs	r4, r0
 800486c:	0008      	movs	r0, r1
 800486e:	602b      	str	r3, [r5, #0]
 8004870:	f7fc fca4 	bl	80011bc <_isatty>
 8004874:	1c43      	adds	r3, r0, #1
 8004876:	d103      	bne.n	8004880 <_isatty_r+0x1c>
 8004878:	682b      	ldr	r3, [r5, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d000      	beq.n	8004880 <_isatty_r+0x1c>
 800487e:	6023      	str	r3, [r4, #0]
 8004880:	bd70      	pop	{r4, r5, r6, pc}
 8004882:	46c0      	nop			@ (mov r8, r8)
 8004884:	200003b0 	.word	0x200003b0

08004888 <_init>:
 8004888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800488a:	46c0      	nop			@ (mov r8, r8)
 800488c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800488e:	bc08      	pop	{r3}
 8004890:	469e      	mov	lr, r3
 8004892:	4770      	bx	lr

08004894 <_fini>:
 8004894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004896:	46c0      	nop			@ (mov r8, r8)
 8004898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800489a:	bc08      	pop	{r3}
 800489c:	469e      	mov	lr, r3
 800489e:	4770      	bx	lr
