# digital-echo-processor
Design of a digital echo processor for 8 bit inout signal.
<br>
Programmable delay, decay and mix.
<br>
Communication is performed via UART interface.
<br>
<br>
<pre>
Developed by:<br>
- Pietro Fagnani    Politecnico di Torino, Italy <br>
- Marco Massetti    Politecnico di Torino, Italy <br>
</pre>
