Sections:
00: "org0001:1fff7" (1FFF7-2002C)


Source: "base.s"
                            	     1: ;-----------------------------------------------------------------------
                            	     2: ;
                            	     3: ;
                            	     4: ;-----------------------------------------------------------------------
                            	     5: 
                            	     6: 		include	"../../../rom/mc68000/definitions.i"

Source: "../../../rom/mc68000/definitions.i"
                            	     1: ; ----------------------------------------------------------------------
                            	     2: ; definitions.i
                            	     3: ; lime
                            	     4: ;
                            	     5: ; Copyright Â© 2025 elmerucr. All rights reserved.
                            	     6: ; ----------------------------------------------------------------------
                            	     7: 
                            	     8: ; vectors
                            	     9: VEC_ADDR_ERROR			equ	$000c
                            	    10: VEC_LVL1_IRQ_AUTO		equ	$0064
                            	    11: VEC_LVL2_IRQ_AUTO		equ	$0068	; entry point for core
                            	    12: VEC_LVL4_IRQ_AUTO		equ	$0070	; entry point for timer
                            	    13: VEC_LVL6_IRQ_AUTO		equ	$0078	; entry point for vdc
                            	    14: VEC_TIMER0			equ	$0100
                            	    15: VEC_TIMER1			equ	$0104
                            	    16: VEC_TIMER2			equ	$0108
                            	    17: VEC_TIMER3			equ	$010c
                            	    18: VEC_TIMER4			equ	$0110
                            	    19: VEC_TIMER5			equ	$0114
                            	    20: VEC_TIMER6			equ	$0118
                            	    21: VEC_TIMER7			equ	$011c
                            	    22: 
                            	    23: ; vdc (video display controller)
                            	    24: VDC_SR				equ	$0400
                            	    25: VDC_CR				equ	$0401
                            	    26: VDC_BG_COLOR			equ	$0404
                            	    27: VDC_CURRENT_LAYER		equ	$0406
                            	    28: VDC_CURRENT_SPRITE		equ	$0407
                            	    29: VDC_CURRENT_SCANLINE_MSB	equ	$040c
                            	    30: VDC_CURRENT_SCANLINE_LSB	equ	$040d
                            	    31: VDC_IRQ_SCANLINE_MSB		equ	$040e
                            	    32: VDC_IRQ_SCANLINE_LSB		equ	$040f
                            	    33: 
                            	    34: VDC_LAYER_X_MSB			equ	$0410
                            	    35: VDC_LAYER_X_LSB			equ	$0411
                            	    36: VDC_LAYER_Y_MSB			equ	$0412
                            	    37: VDC_LAYER_Y_LSB			equ	$0413
                            	    38: VDC_LAYER_FLAGS0		equ	$0414
                            	    39: VDC_LAYER_FLAGS1		equ	$0415
                            	    40: VDC_LAYER_COLOR0		equ	$0418
                            	    41: VDC_LAYER_COLOR1		equ	$0419
                            	    42: VDC_LAYER_COLOR2		equ	$041a
                            	    43: VDC_LAYER_COLOR3		equ	$041b
                            	    44: VDC_LAYER_TILES_MSB		equ	$041c
                            	    45: VDC_LAYER_TILES_LSB		equ	$041d
                            	    46: VDC_LAYER_TILESET_MSB		equ	$041e
                            	    47: VDC_LAYER_TILESET_LSB		equ	$041f
                            	    48: 
                            	    49: VDC_SPRITE_X_MSB		equ	$0420
                            	    50: VDC_SPRITE_X_LSB		equ	$0421
                            	    51: VDC_SPRITE_Y_MSB		equ	$0422
                            	    52: VDC_SPRITE_Y_LSB		equ	$0423
                            	    53: VDC_SPRITE_FLAGS0		equ	$0424
                            	    54: VDC_SPRITE_FLAGS1		equ	$0425
                            	    55: VDC_SPRITE_COLOR0		equ	$0428
                            	    56: VDC_SPRITE_COLOR1		equ	$0429
                            	    57: VDC_SPRITE_COLOR2		equ	$042a
                            	    58: VDC_SPRITE_COLOR3		equ	$042b
                            	    59: 
                            	    60: VDC_TILESET_ADDRESS		equ	$1000
                            	    61: 
                            	    62: VDC_LAYER0_COLORS		equ	$2000
                            	    63: VDC_LAYER1_COLORS		equ	$2800
                            	    64: VDC_LAYER2_COLORS		equ	$3000
                            	    65: VDC_LAYER3_COLORS		equ	$3800
                            	    66: 
                            	    67: VDC_LAYER0_TILES		equ	$4000
                            	    68: VDC_LAYER1_TILES		equ	$4800
                            	    69: VDC_LAYER2_TILES		equ	$5000
                            	    70: VDC_LAYER3_TILES		equ	$5800
                            	    71: 
                            	    72: ; sound devices
                            	    73: SID0_F				equ	$0500
                            	    74: SID0_PW				equ	$0502
                            	    75: SID0_V				equ	$051b
                            	    76: SID1_V				equ	$053b
                            	    77: MIX_SID0_LEFT			equ	$0580
                            	    78: MIX_SID0_RIGHT			equ	$0581
                            	    79: MIX_SID1_LEFT			equ	$0582
                            	    80: MIX_SID1_RIGHT			equ	$0583
                            	    81: MIX_ANA0_LEFT			equ	$0584
                            	    82: MIX_ANA0_RIGHT			equ	$0585
                            	    83: MIX_ANA1_LEFT			equ	$0586
                            	    84: MIX_ANA1_RIGHT			equ	$0587
                            	    85: 
                            	    86: ; timer
                            	    87: TIMER_SR			equ	$0440
                            	    88: TIMER_CR			equ	$0441
                            	    89: TIMER0_BPM			equ	$0450
                            	    90: TIMER1_BPM			equ	$0452
                            	    91: TIMER2_BPM			equ	$0454
                            	    92: TIMER3_BPM			equ	$0456
                            	    93: TIMER4_BPM			equ	$0458
                            	    94: TIMER5_BPM			equ	$045a
                            	    95: TIMER6_BPM			equ	$045c
                            	    96: TIMER7_BPM			equ	$045e
                            	    97: 
                            	    98: ; core
                            	    99: CORE_SR				equ	$0480
                            	   100: CORE_CR				equ	$0481
                            	   101: CORE_ROMS			equ	$0482
                            	   102: CORE_FILE_DATA			equ	$0484
                            	   103: CORE_INPUT0			equ	$0488
                            	   104: 
                            	   105: RAM_START			equ	$20000
                            	   106: 

Source: "base.s"
                            	     7: 
                            	     8: 		org	RAM_START-9			; allocate 9 bytes for preamble
                            	     9: 
00:0001FFF7 01              	    10: 		dc.b	$01				; first byte
00:0001FFF8 0000000A        	    11: 		dc.l	graph_preamble-RAM_START	; size (16 bit unsigned)
00:0001FFFC 00020000        	    12: 		dc.l	RAM_START			; where (16 bit unsigned)
                            	    13: 
                            	    14: 		include	"main.s"

Source: "main.s"
00:00020000 4EB900000000    	     1: main	jsr	terminal_clear
00:00020006 6000FFF8        	     2: 	bra	main
                            	     3: 

Source: "base.s"
                            	    15: 
00:0002000A 01              	    16: graph_preamble	dc.b	$01				; first byte
00:0002000B 00000010        	    17: 		dc.l	postamble-tiles			; size (16 bit unsigned)
00:0002000F 00000800        	    18: 		dc.l	$0800				; where (16 bit unsigned)
                            	    19: 
                            	    20: tiles		include	"tiles.s"

Source: "tiles.s"
00:00020013 0150            	     1: 		dc.w	%0000000101010000
00:00020015 06A4            	     2: 		dc.w	%0000011010100100
00:00020017 1999            	     3: 		dc.w	%0001100110011001
00:00020019 1AA9            	     4: 		dc.w	%0001101010101001
00:0002001B 1999            	     5: 		dc.w	%0001100110011001
00:0002001D 1959            	     6: 		dc.w	%0001100101011001
00:0002001F 06A4            	     7: 		dc.w	%0000011010100100
00:00020021 0150            	     8: 		dc.w	%0000000101010000
                            	     9: 

Source: "base.s"
                            	    21: 
00:00020023 FE              	    22: postamble	dc.b	$fe,$00,$00,$00,$00
00:00020024 00
00:00020025 00
00:00020026 00
00:00020027 00
00:00020028 00020000        	    23: 		dc.l	main				; execution address
                            	    24: 


Symbols by name:
RAM_START                        E:00020000
graph_preamble                   A:0002000A
main                             A:00020000
postamble                        A:00020023
terminal_clear                  external
tiles                            A:00020013

Symbols by value:
00020000 RAM_START
00020000 main
0002000A graph_preamble
00020013 tiles
00020023 postamble
