-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

-- DATE "04/11/2021 20:45:56"

-- 
-- Device: Altera EP2AGZ225FF35C3 Package FBGA1152
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ARRIAIIGZ;
LIBRARY IEEE;
USE ARRIAIIGZ.ARRIAIIGZ_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_DATA0~	=>  Location: PIN_T29,	 I/O Standard: 1.8 V,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY ARRIAIIGZ;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ARRIAIIGZ.ARRIAIIGZ_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	caprj4 IS
    PORT (
	RD1 : OUT std_logic_vector(31 DOWNTO 0);
	RR1 : IN std_logic_vector(4 DOWNTO 0);
	GR : IN std_logic_vector(31 DOWNTO 0);
	CLR : IN std_logic;
	WR : IN std_logic_vector(4 DOWNTO 0);
	clk : IN std_logic;
	REGWR : IN std_logic;
	D : IN std_logic_vector(31 DOWNTO 0);
	RD2 : OUT std_logic_vector(31 DOWNTO 0);
	RR2 : IN std_logic_vector(4 DOWNTO 0)
	);
END caprj4;

-- Design Ports Information
-- RD1[31]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[30]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[29]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[28]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[27]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[26]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[25]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[24]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[23]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[22]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[21]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[20]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[19]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[18]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[17]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[16]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[15]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[14]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[13]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[12]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[11]	=>  Location: PIN_AL15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[10]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[9]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[7]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[5]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[4]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[3]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[1]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD1[0]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[31]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[30]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[29]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[28]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[27]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[26]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[25]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[24]	=>  Location: PIN_M32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[23]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[22]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[21]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[20]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[18]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[17]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[16]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[15]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[14]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[13]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[10]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[9]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[8]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[7]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[5]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[4]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[3]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[2]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[1]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD2[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RR1[4]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RR1[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RR1[2]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RR1[1]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RR1[3]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[31]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[30]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[29]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[28]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[27]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[26]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[25]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[24]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[23]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[22]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[21]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[20]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[19]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[18]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[17]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[16]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[15]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[14]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[13]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[12]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[11]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[10]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[9]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[8]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[5]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[3]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[2]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GR[1]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RR2[4]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RR2[0]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RR2[2]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RR2[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RR2[3]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[31]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLR	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[30]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[29]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[28]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[27]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[26]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[25]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[24]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[23]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[22]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[21]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[20]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[19]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[18]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[17]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[16]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[15]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[14]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[13]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[12]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[11]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[10]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[9]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[8]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[7]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[6]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[5]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[4]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[3]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[2]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[1]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D[0]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WR[4]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WR[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WR[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WR[0]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WR[1]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- REGWR	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF caprj4 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_RD1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RR1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_GR : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_CLR : std_logic;
SIGNAL ww_WR : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_REGWR : std_logic;
SIGNAL ww_D : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RD2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RR2 : std_logic_vector(4 DOWNTO 0);
SIGNAL \RD1[31]~output_o\ : std_logic;
SIGNAL \RD1[30]~output_o\ : std_logic;
SIGNAL \RD1[29]~output_o\ : std_logic;
SIGNAL \RD1[28]~output_o\ : std_logic;
SIGNAL \RD1[27]~output_o\ : std_logic;
SIGNAL \RD1[26]~output_o\ : std_logic;
SIGNAL \RD1[25]~output_o\ : std_logic;
SIGNAL \RD1[24]~output_o\ : std_logic;
SIGNAL \RD1[23]~output_o\ : std_logic;
SIGNAL \RD1[22]~output_o\ : std_logic;
SIGNAL \RD1[21]~output_o\ : std_logic;
SIGNAL \RD1[20]~output_o\ : std_logic;
SIGNAL \RD1[19]~output_o\ : std_logic;
SIGNAL \RD1[18]~output_o\ : std_logic;
SIGNAL \RD1[17]~output_o\ : std_logic;
SIGNAL \RD1[16]~output_o\ : std_logic;
SIGNAL \RD1[15]~output_o\ : std_logic;
SIGNAL \RD1[14]~output_o\ : std_logic;
SIGNAL \RD1[13]~output_o\ : std_logic;
SIGNAL \RD1[12]~output_o\ : std_logic;
SIGNAL \RD1[11]~output_o\ : std_logic;
SIGNAL \RD1[10]~output_o\ : std_logic;
SIGNAL \RD1[9]~output_o\ : std_logic;
SIGNAL \RD1[8]~output_o\ : std_logic;
SIGNAL \RD1[7]~output_o\ : std_logic;
SIGNAL \RD1[6]~output_o\ : std_logic;
SIGNAL \RD1[5]~output_o\ : std_logic;
SIGNAL \RD1[4]~output_o\ : std_logic;
SIGNAL \RD1[3]~output_o\ : std_logic;
SIGNAL \RD1[2]~output_o\ : std_logic;
SIGNAL \RD1[1]~output_o\ : std_logic;
SIGNAL \RD1[0]~output_o\ : std_logic;
SIGNAL \RD2[31]~output_o\ : std_logic;
SIGNAL \RD2[30]~output_o\ : std_logic;
SIGNAL \RD2[29]~output_o\ : std_logic;
SIGNAL \RD2[28]~output_o\ : std_logic;
SIGNAL \RD2[27]~output_o\ : std_logic;
SIGNAL \RD2[26]~output_o\ : std_logic;
SIGNAL \RD2[25]~output_o\ : std_logic;
SIGNAL \RD2[24]~output_o\ : std_logic;
SIGNAL \RD2[23]~output_o\ : std_logic;
SIGNAL \RD2[22]~output_o\ : std_logic;
SIGNAL \RD2[21]~output_o\ : std_logic;
SIGNAL \RD2[20]~output_o\ : std_logic;
SIGNAL \RD2[19]~output_o\ : std_logic;
SIGNAL \RD2[18]~output_o\ : std_logic;
SIGNAL \RD2[17]~output_o\ : std_logic;
SIGNAL \RD2[16]~output_o\ : std_logic;
SIGNAL \RD2[15]~output_o\ : std_logic;
SIGNAL \RD2[14]~output_o\ : std_logic;
SIGNAL \RD2[13]~output_o\ : std_logic;
SIGNAL \RD2[12]~output_o\ : std_logic;
SIGNAL \RD2[11]~output_o\ : std_logic;
SIGNAL \RD2[10]~output_o\ : std_logic;
SIGNAL \RD2[9]~output_o\ : std_logic;
SIGNAL \RD2[8]~output_o\ : std_logic;
SIGNAL \RD2[7]~output_o\ : std_logic;
SIGNAL \RD2[6]~output_o\ : std_logic;
SIGNAL \RD2[5]~output_o\ : std_logic;
SIGNAL \RD2[4]~output_o\ : std_logic;
SIGNAL \RD2[3]~output_o\ : std_logic;
SIGNAL \RD2[2]~output_o\ : std_logic;
SIGNAL \RD2[1]~output_o\ : std_logic;
SIGNAL \RD2[0]~output_o\ : std_logic;
SIGNAL \GR[31]~input_o\ : std_logic;
SIGNAL \GR[0]~input_o\ : std_logic;
SIGNAL \RR1[3]~input_o\ : std_logic;
SIGNAL \RR1[2]~input_o\ : std_logic;
SIGNAL \RR1[4]~input_o\ : std_logic;
SIGNAL \WR[3]~input_o\ : std_logic;
SIGNAL \WR[2]~input_o\ : std_logic;
SIGNAL \WR[4]~input_o\ : std_logic;
SIGNAL \WR[1]~input_o\ : std_logic;
SIGNAL \WR[0]~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \REGWR~input_o\ : std_logic;
SIGNAL \inst2|17~combout\ : std_logic;
SIGNAL \inst5|19~combout\ : std_logic;
SIGNAL \D[31]~input_o\ : std_logic;
SIGNAL \CLR~input_o\ : std_logic;
SIGNAL \inst2|18~combout\ : std_logic;
SIGNAL \inst6|19~combout\ : std_logic;
SIGNAL \inst68[31]~feeder_combout\ : std_logic;
SIGNAL \RR1[0]~input_o\ : std_logic;
SIGNAL \inst5|20~combout\ : std_logic;
SIGNAL \inst6|20~combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst6|22~combout\ : std_logic;
SIGNAL \inst5|21~combout\ : std_logic;
SIGNAL \inst62[31]~feeder_combout\ : std_logic;
SIGNAL \inst5|22~combout\ : std_logic;
SIGNAL \inst6|21~combout\ : std_logic;
SIGNAL \inst70[31]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \RR1[1]~input_o\ : std_logic;
SIGNAL \inst6|17~combout\ : std_logic;
SIGNAL \inst614[31]~feeder_combout\ : std_logic;
SIGNAL \inst5|17~combout\ : std_logic;
SIGNAL \inst56[31]~feeder_combout\ : std_logic;
SIGNAL \inst5|18~combout\ : std_logic;
SIGNAL \inst6|18~combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst6|15~combout\ : std_logic;
SIGNAL \inst5|15~combout\ : std_logic;
SIGNAL \inst5|16~combout\ : std_logic;
SIGNAL \inst6|16~combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|16~combout\ : std_logic;
SIGNAL \inst4|22~combout\ : std_logic;
SIGNAL \inst4|22~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|21~combout\ : std_logic;
SIGNAL \inst4|21~clkctrl_outclk\ : std_logic;
SIGNAL \inst54[31]~feeder_combout\ : std_logic;
SIGNAL \inst2|15~combout\ : std_logic;
SIGNAL \inst3|21~combout\ : std_logic;
SIGNAL \inst3|21~clkctrl_outclk\ : std_logic;
SIGNAL \inst46[31]~feeder_combout\ : std_logic;
SIGNAL \inst3|22~combout\ : std_logic;
SIGNAL \inst3|22~clkctrl_outclk\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst4|16~combout\ : std_logic;
SIGNAL \inst4|16~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|15~combout\ : std_logic;
SIGNAL \inst4|15~clkctrl_outclk\ : std_logic;
SIGNAL \inst3|16~combout\ : std_logic;
SIGNAL \inst3|16~clkctrl_outclk\ : std_logic;
SIGNAL \inst3|15~combout\ : std_logic;
SIGNAL \inst3|15~clkctrl_outclk\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst3|19~combout\ : std_logic;
SIGNAL \inst3|19~clkctrl_outclk\ : std_logic;
SIGNAL \inst419[31]~feeder_combout\ : std_logic;
SIGNAL \inst4|19~combout\ : std_logic;
SIGNAL \inst4|19~clkctrl_outclk\ : std_logic;
SIGNAL \inst52[31]~feeder_combout\ : std_logic;
SIGNAL \inst3|20~combout\ : std_logic;
SIGNAL \inst3|20~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|20~combout\ : std_logic;
SIGNAL \inst4|20~clkctrl_outclk\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst3|17~combout\ : std_logic;
SIGNAL \inst3|17~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|18~combout\ : std_logic;
SIGNAL \inst4|18~clkctrl_outclk\ : std_logic;
SIGNAL \inst3|18~combout\ : std_logic;
SIGNAL \inst3|18~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|17~combout\ : std_logic;
SIGNAL \inst4|17~clkctrl_outclk\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[30]~input_o\ : std_logic;
SIGNAL \D[30]~input_o\ : std_logic;
SIGNAL \inst62[30]~feeder_combout\ : std_logic;
SIGNAL \inst60[30]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst63[30]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst56[30]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst49[30]~feeder_combout\ : std_logic;
SIGNAL \inst417[30]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst48[30]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[29]~input_o\ : std_logic;
SIGNAL \D[29]~input_o\ : std_logic;
SIGNAL \inst63[29]~feeder_combout\ : std_logic;
SIGNAL \inst614[29]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst60[29]~feeder_combout\ : std_logic;
SIGNAL \inst62[29]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst56[29]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst70[29]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst416[29]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst48[29]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst111[29]~feeder_combout\ : std_logic;
SIGNAL \inst47[29]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \D[28]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst614[28]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst60[28]~feeder_combout\ : std_logic;
SIGNAL \inst62[28]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst47[28]~feeder_combout\ : std_logic;
SIGNAL \inst111[28]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \GR[28]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \D[27]~input_o\ : std_logic;
SIGNAL \inst111[27]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst48[27]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst49[27]~feeder_combout\ : std_logic;
SIGNAL \inst417[27]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst50[27]~feeder_combout\ : std_logic;
SIGNAL \inst416[27]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst62[27]~feeder_combout\ : std_logic;
SIGNAL \inst60[27]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst63[27]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \GR[27]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[26]~input_o\ : std_logic;
SIGNAL \D[26]~input_o\ : std_logic;
SIGNAL \inst63[26]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst55[26]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst417[26]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst48[26]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst47[26]~feeder_combout\ : std_logic;
SIGNAL \inst111[26]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[25]~input_o\ : std_logic;
SIGNAL \D[25]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst55[25]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst63[25]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst50[25]~feeder_combout\ : std_logic;
SIGNAL \inst416[25]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst111[25]~feeder_combout\ : std_logic;
SIGNAL \inst47[25]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst49[25]~feeder_combout\ : std_logic;
SIGNAL \inst417[25]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[24]~input_o\ : std_logic;
SIGNAL \D[24]~input_o\ : std_logic;
SIGNAL \inst47[24]~feeder_combout\ : std_logic;
SIGNAL \inst111[24]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst48[24]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst416[24]~feeder_combout\ : std_logic;
SIGNAL \inst50[24]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst417[24]~feeder_combout\ : std_logic;
SIGNAL \inst49[24]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst56[24]~feeder_combout\ : std_logic;
SIGNAL \inst55[24]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst62[24]~feeder_combout\ : std_logic;
SIGNAL \inst60[24]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst614[24]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[23]~input_o\ : std_logic;
SIGNAL \D[23]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst56[23]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst63[23]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst68[23]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst50[23]~feeder_combout\ : std_logic;
SIGNAL \inst416[23]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst415[23]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst111[23]~feeder_combout\ : std_logic;
SIGNAL \inst47[23]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[22]~input_o\ : std_logic;
SIGNAL \D[22]~input_o\ : std_logic;
SIGNAL \inst70[22]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst62[22]~feeder_combout\ : std_logic;
SIGNAL \inst60[22]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst56[22]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst49[22]~feeder_combout\ : std_logic;
SIGNAL \inst417[22]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst416[22]~feeder_combout\ : std_logic;
SIGNAL \inst50[22]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[21]~input_o\ : std_logic;
SIGNAL \D[21]~input_o\ : std_logic;
SIGNAL \inst70[21]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst56[21]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst60[21]~feeder_combout\ : std_logic;
SIGNAL \inst62[21]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst63[21]~feeder_combout\ : std_logic;
SIGNAL \inst614[21]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst417[21]~feeder_combout\ : std_logic;
SIGNAL \inst49[21]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst415[21]~feeder_combout\ : std_logic;
SIGNAL \inst48[21]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[20]~input_o\ : std_logic;
SIGNAL \D[20]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst50[20]~feeder_combout\ : std_logic;
SIGNAL \inst416[20]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst417[20]~feeder_combout\ : std_logic;
SIGNAL \inst49[20]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst55[20]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst62[20]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst70[20]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[19]~input_o\ : std_logic;
SIGNAL \D[19]~input_o\ : std_logic;
SIGNAL \inst48[19]~feeder_combout\ : std_logic;
SIGNAL \inst415[19]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst416[19]~feeder_combout\ : std_logic;
SIGNAL \inst50[19]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst111[19]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst49[19]~feeder_combout\ : std_logic;
SIGNAL \inst417[19]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst62[19]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst70[19]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst63[19]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[18]~input_o\ : std_logic;
SIGNAL \D[18]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst417[18]~feeder_combout\ : std_logic;
SIGNAL \inst49[18]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst56[18]~feeder_combout\ : std_logic;
SIGNAL \inst55[18]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst62[18]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[17]~input_o\ : std_logic;
SIGNAL \D[17]~input_o\ : std_logic;
SIGNAL \inst55[17]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst60[17]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst63[17]~feeder_combout\ : std_logic;
SIGNAL \inst614[17]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst70[17]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst416[17]~feeder_combout\ : std_logic;
SIGNAL \inst50[17]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst49[17]~feeder_combout\ : std_logic;
SIGNAL \inst417[17]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[16]~input_o\ : std_logic;
SIGNAL \D[16]~input_o\ : std_logic;
SIGNAL \inst56[16]~feeder_combout\ : std_logic;
SIGNAL \inst55[16]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst62[16]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst614[16]~feeder_combout\ : std_logic;
SIGNAL \inst63[16]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst70[16]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst48[16]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst47[16]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[15]~input_o\ : std_logic;
SIGNAL \D[15]~input_o\ : std_logic;
SIGNAL \inst62[15]~feeder_combout\ : std_logic;
SIGNAL \inst60[15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst70[15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst55[15]~feeder_combout\ : std_logic;
SIGNAL \inst56[15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst47[15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst49[15]~feeder_combout\ : std_logic;
SIGNAL \inst417[15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst415[15]~feeder_combout\ : std_logic;
SIGNAL \inst48[15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst50[15]~feeder_combout\ : std_logic;
SIGNAL \inst416[15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[14]~input_o\ : std_logic;
SIGNAL \D[14]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst48[14]~feeder_combout\ : std_logic;
SIGNAL \inst415[14]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst62[14]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[13]~input_o\ : std_logic;
SIGNAL \D[13]~input_o\ : std_logic;
SIGNAL \inst63[13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst62[13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst55[13]~feeder_combout\ : std_logic;
SIGNAL \inst56[13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst47[13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst415[13]~feeder_combout\ : std_logic;
SIGNAL \inst48[13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst49[13]~feeder_combout\ : std_logic;
SIGNAL \inst417[13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \D[12]~input_o\ : std_logic;
SIGNAL \inst68[12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst56[12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst63[12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst62[12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst417[12]~feeder_combout\ : std_logic;
SIGNAL \inst49[12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst48[12]~feeder_combout\ : std_logic;
SIGNAL \inst415[12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst50[12]~feeder_combout\ : std_logic;
SIGNAL \inst416[12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \GR[12]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[11]~input_o\ : std_logic;
SIGNAL \D[11]~input_o\ : std_logic;
SIGNAL \inst62[11]~feeder_combout\ : std_logic;
SIGNAL \inst60[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst68[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst63[11]~feeder_combout\ : std_logic;
SIGNAL \inst614[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst55[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst49[11]~feeder_combout\ : std_logic;
SIGNAL \inst417[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst50[11]~feeder_combout\ : std_logic;
SIGNAL \inst416[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst47[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[10]~input_o\ : std_logic;
SIGNAL \D[10]~input_o\ : std_logic;
SIGNAL \inst55[10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst614[10]~feeder_combout\ : std_logic;
SIGNAL \inst63[10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst68[10]~feeder_combout\ : std_logic;
SIGNAL \inst70[10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst62[10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst47[10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst49[10]~feeder_combout\ : std_logic;
SIGNAL \inst417[10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst48[10]~feeder_combout\ : std_logic;
SIGNAL \inst415[10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst50[10]~feeder_combout\ : std_logic;
SIGNAL \inst416[10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \D[9]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst416[9]~feeder_combout\ : std_logic;
SIGNAL \inst50[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst49[9]~feeder_combout\ : std_logic;
SIGNAL \inst417[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst48[9]~feeder_combout\ : std_logic;
SIGNAL \inst415[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst60[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst70[9]~feeder_combout\ : std_logic;
SIGNAL \inst68[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst63[9]~feeder_combout\ : std_logic;
SIGNAL \inst614[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst55[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \GR[9]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[8]~input_o\ : std_logic;
SIGNAL \D[8]~input_o\ : std_logic;
SIGNAL \inst417[8]~feeder_combout\ : std_logic;
SIGNAL \inst49[8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst48[8]~feeder_combout\ : std_logic;
SIGNAL \inst415[8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst47[8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst416[8]~feeder_combout\ : std_logic;
SIGNAL \inst50[8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst70[8]~feeder_combout\ : std_logic;
SIGNAL \inst68[8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst60[8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[7]~input_o\ : std_logic;
SIGNAL \D[7]~input_o\ : std_logic;
SIGNAL \inst49[7]~feeder_combout\ : std_logic;
SIGNAL \inst417[7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst415[7]~feeder_combout\ : std_logic;
SIGNAL \inst48[7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst68[7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst63[7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst60[7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst55[7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[6]~input_o\ : std_logic;
SIGNAL \D[6]~input_o\ : std_logic;
SIGNAL \inst63[6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst60[6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst55[6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst50[6]~feeder_combout\ : std_logic;
SIGNAL \inst416[6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst111[6]~feeder_combout\ : std_logic;
SIGNAL \inst47[6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst49[6]~feeder_combout\ : std_logic;
SIGNAL \inst417[6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst48[6]~feeder_combout\ : std_logic;
SIGNAL \inst415[6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \D[5]~input_o\ : std_logic;
SIGNAL \inst62[5]~feeder_combout\ : std_logic;
SIGNAL \inst60[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst70[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst63[5]~feeder_combout\ : std_logic;
SIGNAL \inst614[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst56[5]~feeder_combout\ : std_logic;
SIGNAL \inst55[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst47[5]~feeder_combout\ : std_logic;
SIGNAL \inst111[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \GR[5]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[4]~input_o\ : std_logic;
SIGNAL \D[4]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst56[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst68[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst60[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst47[4]~feeder_combout\ : std_logic;
SIGNAL \inst111[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst415[4]~feeder_combout\ : std_logic;
SIGNAL \inst48[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst50[4]~feeder_combout\ : std_logic;
SIGNAL \inst416[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst49[4]~feeder_combout\ : std_logic;
SIGNAL \inst417[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[3]~input_o\ : std_logic;
SIGNAL \D[3]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst48[3]~feeder_combout\ : std_logic;
SIGNAL \inst415[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst50[3]~feeder_combout\ : std_logic;
SIGNAL \inst416[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst63[3]~feeder_combout\ : std_logic;
SIGNAL \inst614[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst55[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst62[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \GR[2]~input_o\ : std_logic;
SIGNAL \D[2]~input_o\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst55[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst62[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst48[2]~feeder_combout\ : std_logic;
SIGNAL \inst415[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst47[2]~feeder_combout\ : std_logic;
SIGNAL \inst111[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst49[2]~feeder_combout\ : std_logic;
SIGNAL \inst417[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \D[1]~input_o\ : std_logic;
SIGNAL \inst62[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst55[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst614[1]~feeder_combout\ : std_logic;
SIGNAL \inst63[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \GR[1]~input_o\ : std_logic;
SIGNAL \inst47[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst49[1]~feeder_combout\ : std_logic;
SIGNAL \inst417[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst416[1]~feeder_combout\ : std_logic;
SIGNAL \inst50[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \D[0]~input_o\ : std_logic;
SIGNAL \inst66[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28_combout\ : std_logic;
SIGNAL \inst50[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ : std_logic;
SIGNAL \inst51[0]~feeder_combout\ : std_logic;
SIGNAL \inst53[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20_combout\ : std_logic;
SIGNAL \inst57[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12_combout\ : std_logic;
SIGNAL \inst4115[0]~feeder_combout\ : std_logic;
SIGNAL \inst416[0]~feeder_combout\ : std_logic;
SIGNAL \inst417[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst418[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \RR2[3]~input_o\ : std_logic;
SIGNAL \RR2[2]~input_o\ : std_logic;
SIGNAL \RR2[0]~input_o\ : std_logic;
SIGNAL \RR2[4]~input_o\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \RR2[1]~input_o\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL inst55 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst56 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst63 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst65 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst57 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst68 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst60 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst67 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst59 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst614 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst58 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst66 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst62 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst70 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst61 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst69 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst111 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst47 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst417 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst49 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst419 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst52 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst418 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst51 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst415 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst48 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst416 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst50 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst46 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst54 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst4115 : std_logic_vector(31 DOWNTO 0);
SIGNAL inst53 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst419 : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL ALT_INV_inst49 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst417 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst47 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst111 : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL ALT_INV_inst69 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst61 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst70 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst62 : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL ALT_INV_inst66 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst58 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst614 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst56 : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL ALT_INV_inst67 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst59 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst68 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst60 : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL ALT_INV_inst65 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst57 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst63 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst55 : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~28_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~24_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~20_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~16_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~12_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~28_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~24_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~20_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~16_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~12_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL ALT_INV_inst53 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst4115 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst50 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst416 : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL ALT_INV_inst51 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst418 : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL ALT_INV_inst54 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst46 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst48 : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_inst415 : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL ALT_INV_inst52 : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_REGWR~input_o\ : std_logic;
SIGNAL \ALT_INV_clk~input_o\ : std_logic;
SIGNAL \ALT_INV_WR[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_WR[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_WR[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_WR[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_WR[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_D[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_RR2[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_RR2[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_RR2[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_RR2[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_RR2[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_GR[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_RR1[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_RR1[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_RR1[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_RR1[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_RR1[4]~input_o\ : std_logic;
SIGNAL \inst2|ALT_INV_16~combout\ : std_logic;
SIGNAL \inst2|ALT_INV_15~combout\ : std_logic;
SIGNAL \inst2|ALT_INV_18~combout\ : std_logic;
SIGNAL \inst2|ALT_INV_17~combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~8_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

RD1 <= ww_RD1;
ww_RR1 <= RR1;
ww_GR <= GR;
ww_CLR <= CLR;
ww_WR <= WR;
ww_clk <= clk;
ww_REGWR <= REGWR;
ww_D <= D;
RD2 <= ww_RD2;
ww_RR2 <= RR2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
ALT_INV_inst419(31) <= NOT inst419(31);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\;
ALT_INV_inst49(31) <= NOT inst49(31);
ALT_INV_inst417(31) <= NOT inst417(31);
ALT_INV_inst47(31) <= NOT inst47(31);
ALT_INV_inst111(31) <= NOT inst111(31);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\;
ALT_INV_inst69(31) <= NOT inst69(31);
ALT_INV_inst61(31) <= NOT inst61(31);
ALT_INV_inst70(31) <= NOT inst70(31);
ALT_INV_inst62(31) <= NOT inst62(31);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\;
ALT_INV_inst66(31) <= NOT inst66(31);
ALT_INV_inst58(31) <= NOT inst58(31);
ALT_INV_inst614(31) <= NOT inst614(31);
ALT_INV_inst56(31) <= NOT inst56(31);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\;
ALT_INV_inst67(31) <= NOT inst67(31);
ALT_INV_inst59(31) <= NOT inst59(31);
ALT_INV_inst68(31) <= NOT inst68(31);
ALT_INV_inst60(31) <= NOT inst60(31);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\;
ALT_INV_inst65(31) <= NOT inst65(31);
ALT_INV_inst57(31) <= NOT inst57(31);
ALT_INV_inst63(31) <= NOT inst63(31);
ALT_INV_inst55(31) <= NOT inst55(31);
\inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~28_combout\ <= NOT \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28_combout\;
\inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~24_combout\ <= NOT \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\;
\inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~20_combout\ <= NOT \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20_combout\;
\inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~16_combout\ <= NOT \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\;
\inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~12_combout\ <= NOT \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12_combout\;
\inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~8_combout\ <= NOT \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\;
\inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~4_combout\ <= NOT \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4_combout\;
\inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~28_combout\ <= NOT \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28_combout\;
\inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~24_combout\ <= NOT \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\;
\inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~20_combout\ <= NOT \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20_combout\;
\inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~16_combout\ <= NOT \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\;
\inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~12_combout\ <= NOT \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12_combout\;
\inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~8_combout\ <= NOT \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\;
\inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~4_combout\ <= NOT \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4_combout\;
\inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
ALT_INV_inst59(28) <= NOT inst59(28);
ALT_INV_inst62(28) <= NOT inst62(28);
ALT_INV_inst60(28) <= NOT inst60(28);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\;
ALT_INV_inst66(28) <= NOT inst66(28);
ALT_INV_inst65(28) <= NOT inst65(28);
ALT_INV_inst614(28) <= NOT inst614(28);
ALT_INV_inst63(28) <= NOT inst63(28);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\;
ALT_INV_inst58(28) <= NOT inst58(28);
ALT_INV_inst57(28) <= NOT inst57(28);
ALT_INV_inst56(28) <= NOT inst56(28);
ALT_INV_inst55(28) <= NOT inst55(28);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\;
ALT_INV_inst53(29) <= NOT inst53(29);
ALT_INV_inst4115(29) <= NOT inst4115(29);
ALT_INV_inst50(29) <= NOT inst50(29);
ALT_INV_inst416(29) <= NOT inst416(29);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\;
ALT_INV_inst51(29) <= NOT inst51(29);
ALT_INV_inst418(29) <= NOT inst418(29);
ALT_INV_inst49(29) <= NOT inst49(29);
ALT_INV_inst417(29) <= NOT inst417(29);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\;
ALT_INV_inst54(29) <= NOT inst54(29);
ALT_INV_inst46(29) <= NOT inst46(29);
ALT_INV_inst48(29) <= NOT inst48(29);
ALT_INV_inst415(29) <= NOT inst415(29);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\;
ALT_INV_inst52(29) <= NOT inst52(29);
ALT_INV_inst419(29) <= NOT inst419(29);
ALT_INV_inst47(29) <= NOT inst47(29);
ALT_INV_inst111(29) <= NOT inst111(29);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\;
ALT_INV_inst69(29) <= NOT inst69(29);
ALT_INV_inst67(29) <= NOT inst67(29);
ALT_INV_inst70(29) <= NOT inst70(29);
ALT_INV_inst68(29) <= NOT inst68(29);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\;
ALT_INV_inst61(29) <= NOT inst61(29);
ALT_INV_inst59(29) <= NOT inst59(29);
ALT_INV_inst62(29) <= NOT inst62(29);
ALT_INV_inst60(29) <= NOT inst60(29);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\;
ALT_INV_inst66(29) <= NOT inst66(29);
ALT_INV_inst65(29) <= NOT inst65(29);
ALT_INV_inst614(29) <= NOT inst614(29);
ALT_INV_inst63(29) <= NOT inst63(29);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\;
ALT_INV_inst58(29) <= NOT inst58(29);
ALT_INV_inst57(29) <= NOT inst57(29);
ALT_INV_inst56(29) <= NOT inst56(29);
ALT_INV_inst55(29) <= NOT inst55(29);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\;
ALT_INV_inst53(30) <= NOT inst53(30);
ALT_INV_inst4115(30) <= NOT inst4115(30);
ALT_INV_inst50(30) <= NOT inst50(30);
ALT_INV_inst416(30) <= NOT inst416(30);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\;
ALT_INV_inst51(30) <= NOT inst51(30);
ALT_INV_inst418(30) <= NOT inst418(30);
ALT_INV_inst49(30) <= NOT inst49(30);
ALT_INV_inst417(30) <= NOT inst417(30);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\;
ALT_INV_inst54(30) <= NOT inst54(30);
ALT_INV_inst46(30) <= NOT inst46(30);
ALT_INV_inst48(30) <= NOT inst48(30);
ALT_INV_inst415(30) <= NOT inst415(30);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\;
ALT_INV_inst52(30) <= NOT inst52(30);
ALT_INV_inst419(30) <= NOT inst419(30);
ALT_INV_inst47(30) <= NOT inst47(30);
ALT_INV_inst111(30) <= NOT inst111(30);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\;
ALT_INV_inst69(30) <= NOT inst69(30);
ALT_INV_inst67(30) <= NOT inst67(30);
ALT_INV_inst70(30) <= NOT inst70(30);
ALT_INV_inst68(30) <= NOT inst68(30);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\;
ALT_INV_inst61(30) <= NOT inst61(30);
ALT_INV_inst59(30) <= NOT inst59(30);
ALT_INV_inst62(30) <= NOT inst62(30);
ALT_INV_inst60(30) <= NOT inst60(30);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\;
ALT_INV_inst66(30) <= NOT inst66(30);
ALT_INV_inst65(30) <= NOT inst65(30);
ALT_INV_inst614(30) <= NOT inst614(30);
ALT_INV_inst63(30) <= NOT inst63(30);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\;
ALT_INV_inst58(30) <= NOT inst58(30);
ALT_INV_inst57(30) <= NOT inst57(30);
ALT_INV_inst56(30) <= NOT inst56(30);
ALT_INV_inst55(30) <= NOT inst55(30);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\;
ALT_INV_inst53(31) <= NOT inst53(31);
ALT_INV_inst4115(31) <= NOT inst4115(31);
ALT_INV_inst54(31) <= NOT inst54(31);
ALT_INV_inst46(31) <= NOT inst46(31);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\;
ALT_INV_inst50(31) <= NOT inst50(31);
ALT_INV_inst416(31) <= NOT inst416(31);
ALT_INV_inst48(31) <= NOT inst48(31);
ALT_INV_inst415(31) <= NOT inst415(31);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\;
ALT_INV_inst51(31) <= NOT inst51(31);
ALT_INV_inst418(31) <= NOT inst418(31);
ALT_INV_inst52(31) <= NOT inst52(31);
ALT_INV_inst60(25) <= NOT inst60(25);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\;
ALT_INV_inst66(25) <= NOT inst66(25);
ALT_INV_inst65(25) <= NOT inst65(25);
ALT_INV_inst614(25) <= NOT inst614(25);
ALT_INV_inst63(25) <= NOT inst63(25);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\;
ALT_INV_inst58(25) <= NOT inst58(25);
ALT_INV_inst57(25) <= NOT inst57(25);
ALT_INV_inst56(25) <= NOT inst56(25);
ALT_INV_inst55(25) <= NOT inst55(25);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\;
ALT_INV_inst53(26) <= NOT inst53(26);
ALT_INV_inst4115(26) <= NOT inst4115(26);
ALT_INV_inst50(26) <= NOT inst50(26);
ALT_INV_inst416(26) <= NOT inst416(26);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\;
ALT_INV_inst51(26) <= NOT inst51(26);
ALT_INV_inst418(26) <= NOT inst418(26);
ALT_INV_inst49(26) <= NOT inst49(26);
ALT_INV_inst417(26) <= NOT inst417(26);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\;
ALT_INV_inst54(26) <= NOT inst54(26);
ALT_INV_inst46(26) <= NOT inst46(26);
ALT_INV_inst48(26) <= NOT inst48(26);
ALT_INV_inst415(26) <= NOT inst415(26);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\;
ALT_INV_inst52(26) <= NOT inst52(26);
ALT_INV_inst419(26) <= NOT inst419(26);
ALT_INV_inst47(26) <= NOT inst47(26);
ALT_INV_inst111(26) <= NOT inst111(26);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\;
ALT_INV_inst69(26) <= NOT inst69(26);
ALT_INV_inst67(26) <= NOT inst67(26);
ALT_INV_inst70(26) <= NOT inst70(26);
ALT_INV_inst68(26) <= NOT inst68(26);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\;
ALT_INV_inst61(26) <= NOT inst61(26);
ALT_INV_inst59(26) <= NOT inst59(26);
ALT_INV_inst62(26) <= NOT inst62(26);
ALT_INV_inst60(26) <= NOT inst60(26);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\;
ALT_INV_inst66(26) <= NOT inst66(26);
ALT_INV_inst65(26) <= NOT inst65(26);
ALT_INV_inst614(26) <= NOT inst614(26);
ALT_INV_inst63(26) <= NOT inst63(26);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\;
ALT_INV_inst58(26) <= NOT inst58(26);
ALT_INV_inst57(26) <= NOT inst57(26);
ALT_INV_inst56(26) <= NOT inst56(26);
ALT_INV_inst55(26) <= NOT inst55(26);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\;
ALT_INV_inst53(27) <= NOT inst53(27);
ALT_INV_inst4115(27) <= NOT inst4115(27);
ALT_INV_inst50(27) <= NOT inst50(27);
ALT_INV_inst416(27) <= NOT inst416(27);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\;
ALT_INV_inst51(27) <= NOT inst51(27);
ALT_INV_inst418(27) <= NOT inst418(27);
ALT_INV_inst49(27) <= NOT inst49(27);
ALT_INV_inst417(27) <= NOT inst417(27);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\;
ALT_INV_inst54(27) <= NOT inst54(27);
ALT_INV_inst46(27) <= NOT inst46(27);
ALT_INV_inst48(27) <= NOT inst48(27);
ALT_INV_inst415(27) <= NOT inst415(27);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\;
ALT_INV_inst52(27) <= NOT inst52(27);
ALT_INV_inst419(27) <= NOT inst419(27);
ALT_INV_inst47(27) <= NOT inst47(27);
ALT_INV_inst111(27) <= NOT inst111(27);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\;
ALT_INV_inst69(27) <= NOT inst69(27);
ALT_INV_inst67(27) <= NOT inst67(27);
ALT_INV_inst70(27) <= NOT inst70(27);
ALT_INV_inst68(27) <= NOT inst68(27);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\;
ALT_INV_inst61(27) <= NOT inst61(27);
ALT_INV_inst59(27) <= NOT inst59(27);
ALT_INV_inst62(27) <= NOT inst62(27);
ALT_INV_inst60(27) <= NOT inst60(27);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\;
ALT_INV_inst66(27) <= NOT inst66(27);
ALT_INV_inst65(27) <= NOT inst65(27);
ALT_INV_inst614(27) <= NOT inst614(27);
ALT_INV_inst63(27) <= NOT inst63(27);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\;
ALT_INV_inst58(27) <= NOT inst58(27);
ALT_INV_inst57(27) <= NOT inst57(27);
ALT_INV_inst56(27) <= NOT inst56(27);
ALT_INV_inst55(27) <= NOT inst55(27);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\;
ALT_INV_inst53(28) <= NOT inst53(28);
ALT_INV_inst4115(28) <= NOT inst4115(28);
ALT_INV_inst50(28) <= NOT inst50(28);
ALT_INV_inst416(28) <= NOT inst416(28);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\;
ALT_INV_inst51(28) <= NOT inst51(28);
ALT_INV_inst418(28) <= NOT inst418(28);
ALT_INV_inst49(28) <= NOT inst49(28);
ALT_INV_inst417(28) <= NOT inst417(28);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\;
ALT_INV_inst54(28) <= NOT inst54(28);
ALT_INV_inst46(28) <= NOT inst46(28);
ALT_INV_inst48(28) <= NOT inst48(28);
ALT_INV_inst415(28) <= NOT inst415(28);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\;
ALT_INV_inst52(28) <= NOT inst52(28);
ALT_INV_inst419(28) <= NOT inst419(28);
ALT_INV_inst47(28) <= NOT inst47(28);
ALT_INV_inst111(28) <= NOT inst111(28);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\;
ALT_INV_inst69(28) <= NOT inst69(28);
ALT_INV_inst67(28) <= NOT inst67(28);
ALT_INV_inst70(28) <= NOT inst70(28);
ALT_INV_inst68(28) <= NOT inst68(28);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\;
ALT_INV_inst61(28) <= NOT inst61(28);
ALT_INV_inst66(22) <= NOT inst66(22);
ALT_INV_inst65(22) <= NOT inst65(22);
ALT_INV_inst614(22) <= NOT inst614(22);
ALT_INV_inst63(22) <= NOT inst63(22);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\;
ALT_INV_inst58(22) <= NOT inst58(22);
ALT_INV_inst57(22) <= NOT inst57(22);
ALT_INV_inst56(22) <= NOT inst56(22);
ALT_INV_inst55(22) <= NOT inst55(22);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\;
ALT_INV_inst53(23) <= NOT inst53(23);
ALT_INV_inst4115(23) <= NOT inst4115(23);
ALT_INV_inst50(23) <= NOT inst50(23);
ALT_INV_inst416(23) <= NOT inst416(23);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\;
ALT_INV_inst51(23) <= NOT inst51(23);
ALT_INV_inst418(23) <= NOT inst418(23);
ALT_INV_inst49(23) <= NOT inst49(23);
ALT_INV_inst417(23) <= NOT inst417(23);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\;
ALT_INV_inst54(23) <= NOT inst54(23);
ALT_INV_inst46(23) <= NOT inst46(23);
ALT_INV_inst48(23) <= NOT inst48(23);
ALT_INV_inst415(23) <= NOT inst415(23);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\;
ALT_INV_inst52(23) <= NOT inst52(23);
ALT_INV_inst419(23) <= NOT inst419(23);
ALT_INV_inst47(23) <= NOT inst47(23);
ALT_INV_inst111(23) <= NOT inst111(23);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\;
ALT_INV_inst69(23) <= NOT inst69(23);
ALT_INV_inst67(23) <= NOT inst67(23);
ALT_INV_inst70(23) <= NOT inst70(23);
ALT_INV_inst68(23) <= NOT inst68(23);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\;
ALT_INV_inst61(23) <= NOT inst61(23);
ALT_INV_inst59(23) <= NOT inst59(23);
ALT_INV_inst62(23) <= NOT inst62(23);
ALT_INV_inst60(23) <= NOT inst60(23);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\;
ALT_INV_inst66(23) <= NOT inst66(23);
ALT_INV_inst65(23) <= NOT inst65(23);
ALT_INV_inst614(23) <= NOT inst614(23);
ALT_INV_inst63(23) <= NOT inst63(23);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\;
ALT_INV_inst58(23) <= NOT inst58(23);
ALT_INV_inst57(23) <= NOT inst57(23);
ALT_INV_inst56(23) <= NOT inst56(23);
ALT_INV_inst55(23) <= NOT inst55(23);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\;
ALT_INV_inst53(24) <= NOT inst53(24);
ALT_INV_inst4115(24) <= NOT inst4115(24);
ALT_INV_inst50(24) <= NOT inst50(24);
ALT_INV_inst416(24) <= NOT inst416(24);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\;
ALT_INV_inst51(24) <= NOT inst51(24);
ALT_INV_inst418(24) <= NOT inst418(24);
ALT_INV_inst49(24) <= NOT inst49(24);
ALT_INV_inst417(24) <= NOT inst417(24);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\;
ALT_INV_inst54(24) <= NOT inst54(24);
ALT_INV_inst46(24) <= NOT inst46(24);
ALT_INV_inst48(24) <= NOT inst48(24);
ALT_INV_inst415(24) <= NOT inst415(24);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\;
ALT_INV_inst52(24) <= NOT inst52(24);
ALT_INV_inst419(24) <= NOT inst419(24);
ALT_INV_inst47(24) <= NOT inst47(24);
ALT_INV_inst111(24) <= NOT inst111(24);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\;
ALT_INV_inst69(24) <= NOT inst69(24);
ALT_INV_inst67(24) <= NOT inst67(24);
ALT_INV_inst70(24) <= NOT inst70(24);
ALT_INV_inst68(24) <= NOT inst68(24);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\;
ALT_INV_inst61(24) <= NOT inst61(24);
ALT_INV_inst59(24) <= NOT inst59(24);
ALT_INV_inst62(24) <= NOT inst62(24);
ALT_INV_inst60(24) <= NOT inst60(24);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\;
ALT_INV_inst66(24) <= NOT inst66(24);
ALT_INV_inst65(24) <= NOT inst65(24);
ALT_INV_inst614(24) <= NOT inst614(24);
ALT_INV_inst63(24) <= NOT inst63(24);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\;
ALT_INV_inst58(24) <= NOT inst58(24);
ALT_INV_inst57(24) <= NOT inst57(24);
ALT_INV_inst56(24) <= NOT inst56(24);
ALT_INV_inst55(24) <= NOT inst55(24);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\;
ALT_INV_inst53(25) <= NOT inst53(25);
ALT_INV_inst4115(25) <= NOT inst4115(25);
ALT_INV_inst50(25) <= NOT inst50(25);
ALT_INV_inst416(25) <= NOT inst416(25);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\;
ALT_INV_inst51(25) <= NOT inst51(25);
ALT_INV_inst418(25) <= NOT inst418(25);
ALT_INV_inst49(25) <= NOT inst49(25);
ALT_INV_inst417(25) <= NOT inst417(25);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\;
ALT_INV_inst54(25) <= NOT inst54(25);
ALT_INV_inst46(25) <= NOT inst46(25);
ALT_INV_inst48(25) <= NOT inst48(25);
ALT_INV_inst415(25) <= NOT inst415(25);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\;
ALT_INV_inst52(25) <= NOT inst52(25);
ALT_INV_inst419(25) <= NOT inst419(25);
ALT_INV_inst47(25) <= NOT inst47(25);
ALT_INV_inst111(25) <= NOT inst111(25);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\;
ALT_INV_inst69(25) <= NOT inst69(25);
ALT_INV_inst67(25) <= NOT inst67(25);
ALT_INV_inst70(25) <= NOT inst70(25);
ALT_INV_inst68(25) <= NOT inst68(25);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\;
ALT_INV_inst61(25) <= NOT inst61(25);
ALT_INV_inst59(25) <= NOT inst59(25);
ALT_INV_inst62(25) <= NOT inst62(25);
ALT_INV_inst614(19) <= NOT inst614(19);
ALT_INV_inst63(19) <= NOT inst63(19);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\;
ALT_INV_inst58(19) <= NOT inst58(19);
ALT_INV_inst57(19) <= NOT inst57(19);
ALT_INV_inst56(19) <= NOT inst56(19);
ALT_INV_inst55(19) <= NOT inst55(19);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\;
ALT_INV_inst53(20) <= NOT inst53(20);
ALT_INV_inst4115(20) <= NOT inst4115(20);
ALT_INV_inst50(20) <= NOT inst50(20);
ALT_INV_inst416(20) <= NOT inst416(20);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\;
ALT_INV_inst51(20) <= NOT inst51(20);
ALT_INV_inst418(20) <= NOT inst418(20);
ALT_INV_inst49(20) <= NOT inst49(20);
ALT_INV_inst417(20) <= NOT inst417(20);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\;
ALT_INV_inst54(20) <= NOT inst54(20);
ALT_INV_inst46(20) <= NOT inst46(20);
ALT_INV_inst48(20) <= NOT inst48(20);
ALT_INV_inst415(20) <= NOT inst415(20);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\;
ALT_INV_inst52(20) <= NOT inst52(20);
ALT_INV_inst419(20) <= NOT inst419(20);
ALT_INV_inst47(20) <= NOT inst47(20);
ALT_INV_inst111(20) <= NOT inst111(20);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\;
ALT_INV_inst69(20) <= NOT inst69(20);
ALT_INV_inst67(20) <= NOT inst67(20);
ALT_INV_inst70(20) <= NOT inst70(20);
ALT_INV_inst68(20) <= NOT inst68(20);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\;
ALT_INV_inst61(20) <= NOT inst61(20);
ALT_INV_inst59(20) <= NOT inst59(20);
ALT_INV_inst62(20) <= NOT inst62(20);
ALT_INV_inst60(20) <= NOT inst60(20);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\;
ALT_INV_inst66(20) <= NOT inst66(20);
ALT_INV_inst65(20) <= NOT inst65(20);
ALT_INV_inst614(20) <= NOT inst614(20);
ALT_INV_inst63(20) <= NOT inst63(20);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\;
ALT_INV_inst58(20) <= NOT inst58(20);
ALT_INV_inst57(20) <= NOT inst57(20);
ALT_INV_inst56(20) <= NOT inst56(20);
ALT_INV_inst55(20) <= NOT inst55(20);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\;
ALT_INV_inst53(21) <= NOT inst53(21);
ALT_INV_inst4115(21) <= NOT inst4115(21);
ALT_INV_inst50(21) <= NOT inst50(21);
ALT_INV_inst416(21) <= NOT inst416(21);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\;
ALT_INV_inst51(21) <= NOT inst51(21);
ALT_INV_inst418(21) <= NOT inst418(21);
ALT_INV_inst49(21) <= NOT inst49(21);
ALT_INV_inst417(21) <= NOT inst417(21);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\;
ALT_INV_inst54(21) <= NOT inst54(21);
ALT_INV_inst46(21) <= NOT inst46(21);
ALT_INV_inst48(21) <= NOT inst48(21);
ALT_INV_inst415(21) <= NOT inst415(21);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\;
ALT_INV_inst52(21) <= NOT inst52(21);
ALT_INV_inst419(21) <= NOT inst419(21);
ALT_INV_inst47(21) <= NOT inst47(21);
ALT_INV_inst111(21) <= NOT inst111(21);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\;
ALT_INV_inst69(21) <= NOT inst69(21);
ALT_INV_inst67(21) <= NOT inst67(21);
ALT_INV_inst70(21) <= NOT inst70(21);
ALT_INV_inst68(21) <= NOT inst68(21);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\;
ALT_INV_inst61(21) <= NOT inst61(21);
ALT_INV_inst59(21) <= NOT inst59(21);
ALT_INV_inst62(21) <= NOT inst62(21);
ALT_INV_inst60(21) <= NOT inst60(21);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\;
ALT_INV_inst66(21) <= NOT inst66(21);
ALT_INV_inst65(21) <= NOT inst65(21);
ALT_INV_inst614(21) <= NOT inst614(21);
ALT_INV_inst63(21) <= NOT inst63(21);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\;
ALT_INV_inst58(21) <= NOT inst58(21);
ALT_INV_inst57(21) <= NOT inst57(21);
ALT_INV_inst56(21) <= NOT inst56(21);
ALT_INV_inst55(21) <= NOT inst55(21);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\;
ALT_INV_inst53(22) <= NOT inst53(22);
ALT_INV_inst4115(22) <= NOT inst4115(22);
ALT_INV_inst50(22) <= NOT inst50(22);
ALT_INV_inst416(22) <= NOT inst416(22);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\;
ALT_INV_inst51(22) <= NOT inst51(22);
ALT_INV_inst418(22) <= NOT inst418(22);
ALT_INV_inst49(22) <= NOT inst49(22);
ALT_INV_inst417(22) <= NOT inst417(22);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\;
ALT_INV_inst54(22) <= NOT inst54(22);
ALT_INV_inst46(22) <= NOT inst46(22);
ALT_INV_inst48(22) <= NOT inst48(22);
ALT_INV_inst415(22) <= NOT inst415(22);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\;
ALT_INV_inst52(22) <= NOT inst52(22);
ALT_INV_inst419(22) <= NOT inst419(22);
ALT_INV_inst47(22) <= NOT inst47(22);
ALT_INV_inst111(22) <= NOT inst111(22);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\;
ALT_INV_inst69(22) <= NOT inst69(22);
ALT_INV_inst67(22) <= NOT inst67(22);
ALT_INV_inst70(22) <= NOT inst70(22);
ALT_INV_inst68(22) <= NOT inst68(22);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\;
ALT_INV_inst61(22) <= NOT inst61(22);
ALT_INV_inst59(22) <= NOT inst59(22);
ALT_INV_inst62(22) <= NOT inst62(22);
ALT_INV_inst60(22) <= NOT inst60(22);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\;
ALT_INV_inst58(16) <= NOT inst58(16);
ALT_INV_inst57(16) <= NOT inst57(16);
ALT_INV_inst56(16) <= NOT inst56(16);
ALT_INV_inst55(16) <= NOT inst55(16);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\;
ALT_INV_inst53(17) <= NOT inst53(17);
ALT_INV_inst4115(17) <= NOT inst4115(17);
ALT_INV_inst50(17) <= NOT inst50(17);
ALT_INV_inst416(17) <= NOT inst416(17);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\;
ALT_INV_inst51(17) <= NOT inst51(17);
ALT_INV_inst418(17) <= NOT inst418(17);
ALT_INV_inst49(17) <= NOT inst49(17);
ALT_INV_inst417(17) <= NOT inst417(17);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\;
ALT_INV_inst54(17) <= NOT inst54(17);
ALT_INV_inst46(17) <= NOT inst46(17);
ALT_INV_inst48(17) <= NOT inst48(17);
ALT_INV_inst415(17) <= NOT inst415(17);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\;
ALT_INV_inst52(17) <= NOT inst52(17);
ALT_INV_inst419(17) <= NOT inst419(17);
ALT_INV_inst47(17) <= NOT inst47(17);
ALT_INV_inst111(17) <= NOT inst111(17);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\;
ALT_INV_inst69(17) <= NOT inst69(17);
ALT_INV_inst67(17) <= NOT inst67(17);
ALT_INV_inst70(17) <= NOT inst70(17);
ALT_INV_inst68(17) <= NOT inst68(17);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\;
ALT_INV_inst61(17) <= NOT inst61(17);
ALT_INV_inst59(17) <= NOT inst59(17);
ALT_INV_inst62(17) <= NOT inst62(17);
ALT_INV_inst60(17) <= NOT inst60(17);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\;
ALT_INV_inst66(17) <= NOT inst66(17);
ALT_INV_inst65(17) <= NOT inst65(17);
ALT_INV_inst614(17) <= NOT inst614(17);
ALT_INV_inst63(17) <= NOT inst63(17);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\;
ALT_INV_inst58(17) <= NOT inst58(17);
ALT_INV_inst57(17) <= NOT inst57(17);
ALT_INV_inst56(17) <= NOT inst56(17);
ALT_INV_inst55(17) <= NOT inst55(17);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\;
ALT_INV_inst53(18) <= NOT inst53(18);
ALT_INV_inst4115(18) <= NOT inst4115(18);
ALT_INV_inst50(18) <= NOT inst50(18);
ALT_INV_inst416(18) <= NOT inst416(18);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\;
ALT_INV_inst51(18) <= NOT inst51(18);
ALT_INV_inst418(18) <= NOT inst418(18);
ALT_INV_inst49(18) <= NOT inst49(18);
ALT_INV_inst417(18) <= NOT inst417(18);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\;
ALT_INV_inst54(18) <= NOT inst54(18);
ALT_INV_inst46(18) <= NOT inst46(18);
ALT_INV_inst48(18) <= NOT inst48(18);
ALT_INV_inst415(18) <= NOT inst415(18);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\;
ALT_INV_inst52(18) <= NOT inst52(18);
ALT_INV_inst419(18) <= NOT inst419(18);
ALT_INV_inst47(18) <= NOT inst47(18);
ALT_INV_inst111(18) <= NOT inst111(18);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\;
ALT_INV_inst69(18) <= NOT inst69(18);
ALT_INV_inst67(18) <= NOT inst67(18);
ALT_INV_inst70(18) <= NOT inst70(18);
ALT_INV_inst68(18) <= NOT inst68(18);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\;
ALT_INV_inst61(18) <= NOT inst61(18);
ALT_INV_inst59(18) <= NOT inst59(18);
ALT_INV_inst62(18) <= NOT inst62(18);
ALT_INV_inst60(18) <= NOT inst60(18);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\;
ALT_INV_inst66(18) <= NOT inst66(18);
ALT_INV_inst65(18) <= NOT inst65(18);
ALT_INV_inst614(18) <= NOT inst614(18);
ALT_INV_inst63(18) <= NOT inst63(18);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\;
ALT_INV_inst58(18) <= NOT inst58(18);
ALT_INV_inst57(18) <= NOT inst57(18);
ALT_INV_inst56(18) <= NOT inst56(18);
ALT_INV_inst55(18) <= NOT inst55(18);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\;
ALT_INV_inst53(19) <= NOT inst53(19);
ALT_INV_inst4115(19) <= NOT inst4115(19);
ALT_INV_inst50(19) <= NOT inst50(19);
ALT_INV_inst416(19) <= NOT inst416(19);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\;
ALT_INV_inst51(19) <= NOT inst51(19);
ALT_INV_inst418(19) <= NOT inst418(19);
ALT_INV_inst49(19) <= NOT inst49(19);
ALT_INV_inst417(19) <= NOT inst417(19);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\;
ALT_INV_inst54(19) <= NOT inst54(19);
ALT_INV_inst46(19) <= NOT inst46(19);
ALT_INV_inst48(19) <= NOT inst48(19);
ALT_INV_inst415(19) <= NOT inst415(19);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\;
ALT_INV_inst52(19) <= NOT inst52(19);
ALT_INV_inst419(19) <= NOT inst419(19);
ALT_INV_inst47(19) <= NOT inst47(19);
ALT_INV_inst111(19) <= NOT inst111(19);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\;
ALT_INV_inst69(19) <= NOT inst69(19);
ALT_INV_inst67(19) <= NOT inst67(19);
ALT_INV_inst70(19) <= NOT inst70(19);
ALT_INV_inst68(19) <= NOT inst68(19);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\;
ALT_INV_inst61(19) <= NOT inst61(19);
ALT_INV_inst59(19) <= NOT inst59(19);
ALT_INV_inst62(19) <= NOT inst62(19);
ALT_INV_inst60(19) <= NOT inst60(19);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\;
ALT_INV_inst66(19) <= NOT inst66(19);
ALT_INV_inst65(19) <= NOT inst65(19);
ALT_INV_inst57(13) <= NOT inst57(13);
ALT_INV_inst56(13) <= NOT inst56(13);
ALT_INV_inst55(13) <= NOT inst55(13);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\;
ALT_INV_inst53(14) <= NOT inst53(14);
ALT_INV_inst4115(14) <= NOT inst4115(14);
ALT_INV_inst50(14) <= NOT inst50(14);
ALT_INV_inst416(14) <= NOT inst416(14);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\;
ALT_INV_inst51(14) <= NOT inst51(14);
ALT_INV_inst418(14) <= NOT inst418(14);
ALT_INV_inst49(14) <= NOT inst49(14);
ALT_INV_inst417(14) <= NOT inst417(14);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\;
ALT_INV_inst54(14) <= NOT inst54(14);
ALT_INV_inst46(14) <= NOT inst46(14);
ALT_INV_inst48(14) <= NOT inst48(14);
ALT_INV_inst415(14) <= NOT inst415(14);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\;
ALT_INV_inst52(14) <= NOT inst52(14);
ALT_INV_inst419(14) <= NOT inst419(14);
ALT_INV_inst47(14) <= NOT inst47(14);
ALT_INV_inst111(14) <= NOT inst111(14);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\;
ALT_INV_inst69(14) <= NOT inst69(14);
ALT_INV_inst67(14) <= NOT inst67(14);
ALT_INV_inst70(14) <= NOT inst70(14);
ALT_INV_inst68(14) <= NOT inst68(14);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\;
ALT_INV_inst61(14) <= NOT inst61(14);
ALT_INV_inst59(14) <= NOT inst59(14);
ALT_INV_inst62(14) <= NOT inst62(14);
ALT_INV_inst60(14) <= NOT inst60(14);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\;
ALT_INV_inst66(14) <= NOT inst66(14);
ALT_INV_inst65(14) <= NOT inst65(14);
ALT_INV_inst614(14) <= NOT inst614(14);
ALT_INV_inst63(14) <= NOT inst63(14);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\;
ALT_INV_inst58(14) <= NOT inst58(14);
ALT_INV_inst57(14) <= NOT inst57(14);
ALT_INV_inst56(14) <= NOT inst56(14);
ALT_INV_inst55(14) <= NOT inst55(14);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\;
ALT_INV_inst53(15) <= NOT inst53(15);
ALT_INV_inst4115(15) <= NOT inst4115(15);
ALT_INV_inst50(15) <= NOT inst50(15);
ALT_INV_inst416(15) <= NOT inst416(15);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\;
ALT_INV_inst51(15) <= NOT inst51(15);
ALT_INV_inst418(15) <= NOT inst418(15);
ALT_INV_inst49(15) <= NOT inst49(15);
ALT_INV_inst417(15) <= NOT inst417(15);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\;
ALT_INV_inst54(15) <= NOT inst54(15);
ALT_INV_inst46(15) <= NOT inst46(15);
ALT_INV_inst48(15) <= NOT inst48(15);
ALT_INV_inst415(15) <= NOT inst415(15);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\;
ALT_INV_inst52(15) <= NOT inst52(15);
ALT_INV_inst419(15) <= NOT inst419(15);
ALT_INV_inst47(15) <= NOT inst47(15);
ALT_INV_inst111(15) <= NOT inst111(15);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\;
ALT_INV_inst69(15) <= NOT inst69(15);
ALT_INV_inst67(15) <= NOT inst67(15);
ALT_INV_inst70(15) <= NOT inst70(15);
ALT_INV_inst68(15) <= NOT inst68(15);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\;
ALT_INV_inst61(15) <= NOT inst61(15);
ALT_INV_inst59(15) <= NOT inst59(15);
ALT_INV_inst62(15) <= NOT inst62(15);
ALT_INV_inst60(15) <= NOT inst60(15);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\;
ALT_INV_inst66(15) <= NOT inst66(15);
ALT_INV_inst65(15) <= NOT inst65(15);
ALT_INV_inst614(15) <= NOT inst614(15);
ALT_INV_inst63(15) <= NOT inst63(15);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\;
ALT_INV_inst58(15) <= NOT inst58(15);
ALT_INV_inst57(15) <= NOT inst57(15);
ALT_INV_inst56(15) <= NOT inst56(15);
ALT_INV_inst55(15) <= NOT inst55(15);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\;
ALT_INV_inst53(16) <= NOT inst53(16);
ALT_INV_inst4115(16) <= NOT inst4115(16);
ALT_INV_inst50(16) <= NOT inst50(16);
ALT_INV_inst416(16) <= NOT inst416(16);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\;
ALT_INV_inst51(16) <= NOT inst51(16);
ALT_INV_inst418(16) <= NOT inst418(16);
ALT_INV_inst49(16) <= NOT inst49(16);
ALT_INV_inst417(16) <= NOT inst417(16);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\;
ALT_INV_inst54(16) <= NOT inst54(16);
ALT_INV_inst46(16) <= NOT inst46(16);
ALT_INV_inst48(16) <= NOT inst48(16);
ALT_INV_inst415(16) <= NOT inst415(16);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\;
ALT_INV_inst52(16) <= NOT inst52(16);
ALT_INV_inst419(16) <= NOT inst419(16);
ALT_INV_inst47(16) <= NOT inst47(16);
ALT_INV_inst111(16) <= NOT inst111(16);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\;
ALT_INV_inst69(16) <= NOT inst69(16);
ALT_INV_inst67(16) <= NOT inst67(16);
ALT_INV_inst70(16) <= NOT inst70(16);
ALT_INV_inst68(16) <= NOT inst68(16);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\;
ALT_INV_inst61(16) <= NOT inst61(16);
ALT_INV_inst59(16) <= NOT inst59(16);
ALT_INV_inst62(16) <= NOT inst62(16);
ALT_INV_inst60(16) <= NOT inst60(16);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\;
ALT_INV_inst66(16) <= NOT inst66(16);
ALT_INV_inst65(16) <= NOT inst65(16);
ALT_INV_inst614(16) <= NOT inst614(16);
ALT_INV_inst63(16) <= NOT inst63(16);
ALT_INV_inst55(10) <= NOT inst55(10);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\;
ALT_INV_inst53(11) <= NOT inst53(11);
ALT_INV_inst4115(11) <= NOT inst4115(11);
ALT_INV_inst50(11) <= NOT inst50(11);
ALT_INV_inst416(11) <= NOT inst416(11);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\;
ALT_INV_inst51(11) <= NOT inst51(11);
ALT_INV_inst418(11) <= NOT inst418(11);
ALT_INV_inst49(11) <= NOT inst49(11);
ALT_INV_inst417(11) <= NOT inst417(11);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\;
ALT_INV_inst54(11) <= NOT inst54(11);
ALT_INV_inst46(11) <= NOT inst46(11);
ALT_INV_inst48(11) <= NOT inst48(11);
ALT_INV_inst415(11) <= NOT inst415(11);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\;
ALT_INV_inst52(11) <= NOT inst52(11);
ALT_INV_inst419(11) <= NOT inst419(11);
ALT_INV_inst47(11) <= NOT inst47(11);
ALT_INV_inst111(11) <= NOT inst111(11);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\;
ALT_INV_inst69(11) <= NOT inst69(11);
ALT_INV_inst67(11) <= NOT inst67(11);
ALT_INV_inst70(11) <= NOT inst70(11);
ALT_INV_inst68(11) <= NOT inst68(11);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\;
ALT_INV_inst61(11) <= NOT inst61(11);
ALT_INV_inst59(11) <= NOT inst59(11);
ALT_INV_inst62(11) <= NOT inst62(11);
ALT_INV_inst60(11) <= NOT inst60(11);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\;
ALT_INV_inst66(11) <= NOT inst66(11);
ALT_INV_inst65(11) <= NOT inst65(11);
ALT_INV_inst614(11) <= NOT inst614(11);
ALT_INV_inst63(11) <= NOT inst63(11);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\;
ALT_INV_inst58(11) <= NOT inst58(11);
ALT_INV_inst57(11) <= NOT inst57(11);
ALT_INV_inst56(11) <= NOT inst56(11);
ALT_INV_inst55(11) <= NOT inst55(11);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\;
ALT_INV_inst53(12) <= NOT inst53(12);
ALT_INV_inst4115(12) <= NOT inst4115(12);
ALT_INV_inst50(12) <= NOT inst50(12);
ALT_INV_inst416(12) <= NOT inst416(12);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\;
ALT_INV_inst51(12) <= NOT inst51(12);
ALT_INV_inst418(12) <= NOT inst418(12);
ALT_INV_inst49(12) <= NOT inst49(12);
ALT_INV_inst417(12) <= NOT inst417(12);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\;
ALT_INV_inst54(12) <= NOT inst54(12);
ALT_INV_inst46(12) <= NOT inst46(12);
ALT_INV_inst48(12) <= NOT inst48(12);
ALT_INV_inst415(12) <= NOT inst415(12);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\;
ALT_INV_inst52(12) <= NOT inst52(12);
ALT_INV_inst419(12) <= NOT inst419(12);
ALT_INV_inst47(12) <= NOT inst47(12);
ALT_INV_inst111(12) <= NOT inst111(12);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\;
ALT_INV_inst69(12) <= NOT inst69(12);
ALT_INV_inst67(12) <= NOT inst67(12);
ALT_INV_inst70(12) <= NOT inst70(12);
ALT_INV_inst68(12) <= NOT inst68(12);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\;
ALT_INV_inst61(12) <= NOT inst61(12);
ALT_INV_inst59(12) <= NOT inst59(12);
ALT_INV_inst62(12) <= NOT inst62(12);
ALT_INV_inst60(12) <= NOT inst60(12);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\;
ALT_INV_inst66(12) <= NOT inst66(12);
ALT_INV_inst65(12) <= NOT inst65(12);
ALT_INV_inst614(12) <= NOT inst614(12);
ALT_INV_inst63(12) <= NOT inst63(12);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\;
ALT_INV_inst58(12) <= NOT inst58(12);
ALT_INV_inst57(12) <= NOT inst57(12);
ALT_INV_inst56(12) <= NOT inst56(12);
ALT_INV_inst55(12) <= NOT inst55(12);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\;
ALT_INV_inst53(13) <= NOT inst53(13);
ALT_INV_inst4115(13) <= NOT inst4115(13);
ALT_INV_inst50(13) <= NOT inst50(13);
ALT_INV_inst416(13) <= NOT inst416(13);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\;
ALT_INV_inst51(13) <= NOT inst51(13);
ALT_INV_inst418(13) <= NOT inst418(13);
ALT_INV_inst49(13) <= NOT inst49(13);
ALT_INV_inst417(13) <= NOT inst417(13);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\;
ALT_INV_inst54(13) <= NOT inst54(13);
ALT_INV_inst46(13) <= NOT inst46(13);
ALT_INV_inst48(13) <= NOT inst48(13);
ALT_INV_inst415(13) <= NOT inst415(13);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\;
ALT_INV_inst52(13) <= NOT inst52(13);
ALT_INV_inst419(13) <= NOT inst419(13);
ALT_INV_inst47(13) <= NOT inst47(13);
ALT_INV_inst111(13) <= NOT inst111(13);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\;
ALT_INV_inst69(13) <= NOT inst69(13);
ALT_INV_inst67(13) <= NOT inst67(13);
ALT_INV_inst70(13) <= NOT inst70(13);
ALT_INV_inst68(13) <= NOT inst68(13);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\;
ALT_INV_inst61(13) <= NOT inst61(13);
ALT_INV_inst59(13) <= NOT inst59(13);
ALT_INV_inst62(13) <= NOT inst62(13);
ALT_INV_inst60(13) <= NOT inst60(13);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\;
ALT_INV_inst66(13) <= NOT inst66(13);
ALT_INV_inst65(13) <= NOT inst65(13);
ALT_INV_inst614(13) <= NOT inst614(13);
ALT_INV_inst63(13) <= NOT inst63(13);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\;
ALT_INV_inst58(13) <= NOT inst58(13);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\;
ALT_INV_inst53(8) <= NOT inst53(8);
ALT_INV_inst4115(8) <= NOT inst4115(8);
ALT_INV_inst50(8) <= NOT inst50(8);
ALT_INV_inst416(8) <= NOT inst416(8);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\;
ALT_INV_inst51(8) <= NOT inst51(8);
ALT_INV_inst418(8) <= NOT inst418(8);
ALT_INV_inst49(8) <= NOT inst49(8);
ALT_INV_inst417(8) <= NOT inst417(8);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\;
ALT_INV_inst54(8) <= NOT inst54(8);
ALT_INV_inst46(8) <= NOT inst46(8);
ALT_INV_inst48(8) <= NOT inst48(8);
ALT_INV_inst415(8) <= NOT inst415(8);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\;
ALT_INV_inst52(8) <= NOT inst52(8);
ALT_INV_inst419(8) <= NOT inst419(8);
ALT_INV_inst47(8) <= NOT inst47(8);
ALT_INV_inst111(8) <= NOT inst111(8);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\;
ALT_INV_inst69(8) <= NOT inst69(8);
ALT_INV_inst67(8) <= NOT inst67(8);
ALT_INV_inst70(8) <= NOT inst70(8);
ALT_INV_inst68(8) <= NOT inst68(8);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\;
ALT_INV_inst61(8) <= NOT inst61(8);
ALT_INV_inst59(8) <= NOT inst59(8);
ALT_INV_inst62(8) <= NOT inst62(8);
ALT_INV_inst60(8) <= NOT inst60(8);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\;
ALT_INV_inst66(8) <= NOT inst66(8);
ALT_INV_inst65(8) <= NOT inst65(8);
ALT_INV_inst614(8) <= NOT inst614(8);
ALT_INV_inst63(8) <= NOT inst63(8);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\;
ALT_INV_inst58(8) <= NOT inst58(8);
ALT_INV_inst57(8) <= NOT inst57(8);
ALT_INV_inst56(8) <= NOT inst56(8);
ALT_INV_inst55(8) <= NOT inst55(8);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\;
ALT_INV_inst53(9) <= NOT inst53(9);
ALT_INV_inst4115(9) <= NOT inst4115(9);
ALT_INV_inst50(9) <= NOT inst50(9);
ALT_INV_inst416(9) <= NOT inst416(9);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\;
ALT_INV_inst51(9) <= NOT inst51(9);
ALT_INV_inst418(9) <= NOT inst418(9);
ALT_INV_inst49(9) <= NOT inst49(9);
ALT_INV_inst417(9) <= NOT inst417(9);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\;
ALT_INV_inst54(9) <= NOT inst54(9);
ALT_INV_inst46(9) <= NOT inst46(9);
ALT_INV_inst48(9) <= NOT inst48(9);
ALT_INV_inst415(9) <= NOT inst415(9);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\;
ALT_INV_inst52(9) <= NOT inst52(9);
ALT_INV_inst419(9) <= NOT inst419(9);
ALT_INV_inst47(9) <= NOT inst47(9);
ALT_INV_inst111(9) <= NOT inst111(9);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\;
ALT_INV_inst69(9) <= NOT inst69(9);
ALT_INV_inst67(9) <= NOT inst67(9);
ALT_INV_inst70(9) <= NOT inst70(9);
ALT_INV_inst68(9) <= NOT inst68(9);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\;
ALT_INV_inst61(9) <= NOT inst61(9);
ALT_INV_inst59(9) <= NOT inst59(9);
ALT_INV_inst62(9) <= NOT inst62(9);
ALT_INV_inst60(9) <= NOT inst60(9);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\;
ALT_INV_inst66(9) <= NOT inst66(9);
ALT_INV_inst65(9) <= NOT inst65(9);
ALT_INV_inst614(9) <= NOT inst614(9);
ALT_INV_inst63(9) <= NOT inst63(9);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\;
ALT_INV_inst58(9) <= NOT inst58(9);
ALT_INV_inst57(9) <= NOT inst57(9);
ALT_INV_inst56(9) <= NOT inst56(9);
ALT_INV_inst55(9) <= NOT inst55(9);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\;
ALT_INV_inst53(10) <= NOT inst53(10);
ALT_INV_inst4115(10) <= NOT inst4115(10);
ALT_INV_inst50(10) <= NOT inst50(10);
ALT_INV_inst416(10) <= NOT inst416(10);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\;
ALT_INV_inst51(10) <= NOT inst51(10);
ALT_INV_inst418(10) <= NOT inst418(10);
ALT_INV_inst49(10) <= NOT inst49(10);
ALT_INV_inst417(10) <= NOT inst417(10);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\;
ALT_INV_inst54(10) <= NOT inst54(10);
ALT_INV_inst46(10) <= NOT inst46(10);
ALT_INV_inst48(10) <= NOT inst48(10);
ALT_INV_inst415(10) <= NOT inst415(10);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\;
ALT_INV_inst52(10) <= NOT inst52(10);
ALT_INV_inst419(10) <= NOT inst419(10);
ALT_INV_inst47(10) <= NOT inst47(10);
ALT_INV_inst111(10) <= NOT inst111(10);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\;
ALT_INV_inst69(10) <= NOT inst69(10);
ALT_INV_inst67(10) <= NOT inst67(10);
ALT_INV_inst70(10) <= NOT inst70(10);
ALT_INV_inst68(10) <= NOT inst68(10);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\;
ALT_INV_inst61(10) <= NOT inst61(10);
ALT_INV_inst59(10) <= NOT inst59(10);
ALT_INV_inst62(10) <= NOT inst62(10);
ALT_INV_inst60(10) <= NOT inst60(10);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\;
ALT_INV_inst66(10) <= NOT inst66(10);
ALT_INV_inst65(10) <= NOT inst65(10);
ALT_INV_inst614(10) <= NOT inst614(10);
ALT_INV_inst63(10) <= NOT inst63(10);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\;
ALT_INV_inst58(10) <= NOT inst58(10);
ALT_INV_inst57(10) <= NOT inst57(10);
ALT_INV_inst56(10) <= NOT inst56(10);
ALT_INV_inst53(5) <= NOT inst53(5);
ALT_INV_inst4115(5) <= NOT inst4115(5);
ALT_INV_inst50(5) <= NOT inst50(5);
ALT_INV_inst416(5) <= NOT inst416(5);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\;
ALT_INV_inst51(5) <= NOT inst51(5);
ALT_INV_inst418(5) <= NOT inst418(5);
ALT_INV_inst49(5) <= NOT inst49(5);
ALT_INV_inst417(5) <= NOT inst417(5);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\;
ALT_INV_inst54(5) <= NOT inst54(5);
ALT_INV_inst46(5) <= NOT inst46(5);
ALT_INV_inst48(5) <= NOT inst48(5);
ALT_INV_inst415(5) <= NOT inst415(5);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\;
ALT_INV_inst52(5) <= NOT inst52(5);
ALT_INV_inst419(5) <= NOT inst419(5);
ALT_INV_inst47(5) <= NOT inst47(5);
ALT_INV_inst111(5) <= NOT inst111(5);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\;
ALT_INV_inst69(5) <= NOT inst69(5);
ALT_INV_inst67(5) <= NOT inst67(5);
ALT_INV_inst70(5) <= NOT inst70(5);
ALT_INV_inst68(5) <= NOT inst68(5);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\;
ALT_INV_inst61(5) <= NOT inst61(5);
ALT_INV_inst59(5) <= NOT inst59(5);
ALT_INV_inst62(5) <= NOT inst62(5);
ALT_INV_inst60(5) <= NOT inst60(5);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\;
ALT_INV_inst66(5) <= NOT inst66(5);
ALT_INV_inst65(5) <= NOT inst65(5);
ALT_INV_inst614(5) <= NOT inst614(5);
ALT_INV_inst63(5) <= NOT inst63(5);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\;
ALT_INV_inst58(5) <= NOT inst58(5);
ALT_INV_inst57(5) <= NOT inst57(5);
ALT_INV_inst56(5) <= NOT inst56(5);
ALT_INV_inst55(5) <= NOT inst55(5);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\;
ALT_INV_inst53(6) <= NOT inst53(6);
ALT_INV_inst4115(6) <= NOT inst4115(6);
ALT_INV_inst50(6) <= NOT inst50(6);
ALT_INV_inst416(6) <= NOT inst416(6);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\;
ALT_INV_inst51(6) <= NOT inst51(6);
ALT_INV_inst418(6) <= NOT inst418(6);
ALT_INV_inst49(6) <= NOT inst49(6);
ALT_INV_inst417(6) <= NOT inst417(6);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\;
ALT_INV_inst54(6) <= NOT inst54(6);
ALT_INV_inst46(6) <= NOT inst46(6);
ALT_INV_inst48(6) <= NOT inst48(6);
ALT_INV_inst415(6) <= NOT inst415(6);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\;
ALT_INV_inst52(6) <= NOT inst52(6);
ALT_INV_inst419(6) <= NOT inst419(6);
ALT_INV_inst47(6) <= NOT inst47(6);
ALT_INV_inst111(6) <= NOT inst111(6);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\;
ALT_INV_inst69(6) <= NOT inst69(6);
ALT_INV_inst67(6) <= NOT inst67(6);
ALT_INV_inst70(6) <= NOT inst70(6);
ALT_INV_inst68(6) <= NOT inst68(6);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\;
ALT_INV_inst61(6) <= NOT inst61(6);
ALT_INV_inst59(6) <= NOT inst59(6);
ALT_INV_inst62(6) <= NOT inst62(6);
ALT_INV_inst60(6) <= NOT inst60(6);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\;
ALT_INV_inst66(6) <= NOT inst66(6);
ALT_INV_inst65(6) <= NOT inst65(6);
ALT_INV_inst614(6) <= NOT inst614(6);
ALT_INV_inst63(6) <= NOT inst63(6);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\;
ALT_INV_inst58(6) <= NOT inst58(6);
ALT_INV_inst57(6) <= NOT inst57(6);
ALT_INV_inst56(6) <= NOT inst56(6);
ALT_INV_inst55(6) <= NOT inst55(6);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\;
ALT_INV_inst53(7) <= NOT inst53(7);
ALT_INV_inst4115(7) <= NOT inst4115(7);
ALT_INV_inst50(7) <= NOT inst50(7);
ALT_INV_inst416(7) <= NOT inst416(7);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\;
ALT_INV_inst51(7) <= NOT inst51(7);
ALT_INV_inst418(7) <= NOT inst418(7);
ALT_INV_inst49(7) <= NOT inst49(7);
ALT_INV_inst417(7) <= NOT inst417(7);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\;
ALT_INV_inst54(7) <= NOT inst54(7);
ALT_INV_inst46(7) <= NOT inst46(7);
ALT_INV_inst48(7) <= NOT inst48(7);
ALT_INV_inst415(7) <= NOT inst415(7);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\;
ALT_INV_inst52(7) <= NOT inst52(7);
ALT_INV_inst419(7) <= NOT inst419(7);
ALT_INV_inst47(7) <= NOT inst47(7);
ALT_INV_inst111(7) <= NOT inst111(7);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\;
ALT_INV_inst69(7) <= NOT inst69(7);
ALT_INV_inst67(7) <= NOT inst67(7);
ALT_INV_inst70(7) <= NOT inst70(7);
ALT_INV_inst68(7) <= NOT inst68(7);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\;
ALT_INV_inst61(7) <= NOT inst61(7);
ALT_INV_inst59(7) <= NOT inst59(7);
ALT_INV_inst62(7) <= NOT inst62(7);
ALT_INV_inst60(7) <= NOT inst60(7);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\;
ALT_INV_inst66(7) <= NOT inst66(7);
ALT_INV_inst65(7) <= NOT inst65(7);
ALT_INV_inst614(7) <= NOT inst614(7);
ALT_INV_inst63(7) <= NOT inst63(7);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\;
ALT_INV_inst58(7) <= NOT inst58(7);
ALT_INV_inst57(7) <= NOT inst57(7);
ALT_INV_inst56(7) <= NOT inst56(7);
ALT_INV_inst55(7) <= NOT inst55(7);
\ALT_INV_REGWR~input_o\ <= NOT \REGWR~input_o\;
\ALT_INV_clk~input_o\ <= NOT \clk~input_o\;
\ALT_INV_WR[1]~input_o\ <= NOT \WR[1]~input_o\;
\ALT_INV_WR[0]~input_o\ <= NOT \WR[0]~input_o\;
\ALT_INV_WR[2]~input_o\ <= NOT \WR[2]~input_o\;
\ALT_INV_WR[3]~input_o\ <= NOT \WR[3]~input_o\;
\ALT_INV_WR[4]~input_o\ <= NOT \WR[4]~input_o\;
\ALT_INV_D[0]~input_o\ <= NOT \D[0]~input_o\;
\ALT_INV_D[1]~input_o\ <= NOT \D[1]~input_o\;
\ALT_INV_D[2]~input_o\ <= NOT \D[2]~input_o\;
\ALT_INV_D[3]~input_o\ <= NOT \D[3]~input_o\;
\ALT_INV_D[4]~input_o\ <= NOT \D[4]~input_o\;
\ALT_INV_D[5]~input_o\ <= NOT \D[5]~input_o\;
\ALT_INV_D[6]~input_o\ <= NOT \D[6]~input_o\;
\ALT_INV_D[7]~input_o\ <= NOT \D[7]~input_o\;
\ALT_INV_D[8]~input_o\ <= NOT \D[8]~input_o\;
\ALT_INV_D[9]~input_o\ <= NOT \D[9]~input_o\;
\ALT_INV_D[10]~input_o\ <= NOT \D[10]~input_o\;
\ALT_INV_D[11]~input_o\ <= NOT \D[11]~input_o\;
\ALT_INV_D[12]~input_o\ <= NOT \D[12]~input_o\;
\ALT_INV_D[13]~input_o\ <= NOT \D[13]~input_o\;
\ALT_INV_D[14]~input_o\ <= NOT \D[14]~input_o\;
\ALT_INV_D[15]~input_o\ <= NOT \D[15]~input_o\;
\ALT_INV_D[16]~input_o\ <= NOT \D[16]~input_o\;
\ALT_INV_D[17]~input_o\ <= NOT \D[17]~input_o\;
\ALT_INV_D[18]~input_o\ <= NOT \D[18]~input_o\;
\ALT_INV_D[19]~input_o\ <= NOT \D[19]~input_o\;
\ALT_INV_D[20]~input_o\ <= NOT \D[20]~input_o\;
\ALT_INV_D[21]~input_o\ <= NOT \D[21]~input_o\;
\ALT_INV_D[22]~input_o\ <= NOT \D[22]~input_o\;
\ALT_INV_D[23]~input_o\ <= NOT \D[23]~input_o\;
\ALT_INV_D[24]~input_o\ <= NOT \D[24]~input_o\;
\ALT_INV_D[25]~input_o\ <= NOT \D[25]~input_o\;
\ALT_INV_D[26]~input_o\ <= NOT \D[26]~input_o\;
\ALT_INV_D[27]~input_o\ <= NOT \D[27]~input_o\;
\ALT_INV_D[28]~input_o\ <= NOT \D[28]~input_o\;
\ALT_INV_D[29]~input_o\ <= NOT \D[29]~input_o\;
\ALT_INV_D[30]~input_o\ <= NOT \D[30]~input_o\;
\ALT_INV_D[31]~input_o\ <= NOT \D[31]~input_o\;
\ALT_INV_RR2[3]~input_o\ <= NOT \RR2[3]~input_o\;
\ALT_INV_RR2[1]~input_o\ <= NOT \RR2[1]~input_o\;
\ALT_INV_RR2[2]~input_o\ <= NOT \RR2[2]~input_o\;
\ALT_INV_RR2[0]~input_o\ <= NOT \RR2[0]~input_o\;
\ALT_INV_RR2[4]~input_o\ <= NOT \RR2[4]~input_o\;
\ALT_INV_GR[1]~input_o\ <= NOT \GR[1]~input_o\;
\ALT_INV_GR[2]~input_o\ <= NOT \GR[2]~input_o\;
\ALT_INV_GR[3]~input_o\ <= NOT \GR[3]~input_o\;
\ALT_INV_GR[4]~input_o\ <= NOT \GR[4]~input_o\;
\ALT_INV_GR[5]~input_o\ <= NOT \GR[5]~input_o\;
\ALT_INV_GR[6]~input_o\ <= NOT \GR[6]~input_o\;
\ALT_INV_GR[7]~input_o\ <= NOT \GR[7]~input_o\;
\ALT_INV_GR[8]~input_o\ <= NOT \GR[8]~input_o\;
\ALT_INV_GR[9]~input_o\ <= NOT \GR[9]~input_o\;
\ALT_INV_GR[10]~input_o\ <= NOT \GR[10]~input_o\;
\ALT_INV_GR[11]~input_o\ <= NOT \GR[11]~input_o\;
\ALT_INV_GR[12]~input_o\ <= NOT \GR[12]~input_o\;
\ALT_INV_GR[13]~input_o\ <= NOT \GR[13]~input_o\;
\ALT_INV_GR[14]~input_o\ <= NOT \GR[14]~input_o\;
\ALT_INV_GR[15]~input_o\ <= NOT \GR[15]~input_o\;
\ALT_INV_GR[16]~input_o\ <= NOT \GR[16]~input_o\;
\ALT_INV_GR[17]~input_o\ <= NOT \GR[17]~input_o\;
\ALT_INV_GR[18]~input_o\ <= NOT \GR[18]~input_o\;
\ALT_INV_GR[19]~input_o\ <= NOT \GR[19]~input_o\;
\ALT_INV_GR[20]~input_o\ <= NOT \GR[20]~input_o\;
\ALT_INV_GR[21]~input_o\ <= NOT \GR[21]~input_o\;
\ALT_INV_GR[22]~input_o\ <= NOT \GR[22]~input_o\;
\ALT_INV_GR[23]~input_o\ <= NOT \GR[23]~input_o\;
\ALT_INV_GR[24]~input_o\ <= NOT \GR[24]~input_o\;
\ALT_INV_GR[25]~input_o\ <= NOT \GR[25]~input_o\;
\ALT_INV_GR[26]~input_o\ <= NOT \GR[26]~input_o\;
\ALT_INV_GR[27]~input_o\ <= NOT \GR[27]~input_o\;
\ALT_INV_GR[28]~input_o\ <= NOT \GR[28]~input_o\;
\ALT_INV_GR[29]~input_o\ <= NOT \GR[29]~input_o\;
\ALT_INV_GR[30]~input_o\ <= NOT \GR[30]~input_o\;
\ALT_INV_GR[31]~input_o\ <= NOT \GR[31]~input_o\;
\ALT_INV_GR[0]~input_o\ <= NOT \GR[0]~input_o\;
\ALT_INV_RR1[3]~input_o\ <= NOT \RR1[3]~input_o\;
\ALT_INV_RR1[1]~input_o\ <= NOT \RR1[1]~input_o\;
\ALT_INV_RR1[2]~input_o\ <= NOT \RR1[2]~input_o\;
\ALT_INV_RR1[0]~input_o\ <= NOT \RR1[0]~input_o\;
\ALT_INV_RR1[4]~input_o\ <= NOT \RR1[4]~input_o\;
\inst2|ALT_INV_16~combout\ <= NOT \inst2|16~combout\;
\inst2|ALT_INV_15~combout\ <= NOT \inst2|15~combout\;
\inst2|ALT_INV_18~combout\ <= NOT \inst2|18~combout\;
\inst2|ALT_INV_17~combout\ <= NOT \inst2|17~combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~9_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~8_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~7_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~6_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~5_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~4_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~3_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~2_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~1_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\;
\inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\ <= NOT \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\;
ALT_INV_inst70(0) <= NOT inst70(0);
ALT_INV_inst614(0) <= NOT inst614(0);
ALT_INV_inst63(0) <= NOT inst63(0);
ALT_INV_inst66(0) <= NOT inst66(0);
ALT_INV_inst65(0) <= NOT inst65(0);
ALT_INV_inst68(0) <= NOT inst68(0);
ALT_INV_inst69(0) <= NOT inst69(0);
ALT_INV_inst67(0) <= NOT inst67(0);
ALT_INV_inst54(0) <= NOT inst54(0);
ALT_INV_inst48(0) <= NOT inst48(0);
ALT_INV_inst47(0) <= NOT inst47(0);
ALT_INV_inst50(0) <= NOT inst50(0);
ALT_INV_inst49(0) <= NOT inst49(0);
ALT_INV_inst52(0) <= NOT inst52(0);
ALT_INV_inst53(0) <= NOT inst53(0);
ALT_INV_inst51(0) <= NOT inst51(0);
ALT_INV_inst62(0) <= NOT inst62(0);
ALT_INV_inst56(0) <= NOT inst56(0);
ALT_INV_inst55(0) <= NOT inst55(0);
ALT_INV_inst58(0) <= NOT inst58(0);
ALT_INV_inst57(0) <= NOT inst57(0);
ALT_INV_inst60(0) <= NOT inst60(0);
ALT_INV_inst61(0) <= NOT inst61(0);
ALT_INV_inst59(0) <= NOT inst59(0);
ALT_INV_inst46(0) <= NOT inst46(0);
ALT_INV_inst415(0) <= NOT inst415(0);
ALT_INV_inst111(0) <= NOT inst111(0);
ALT_INV_inst416(0) <= NOT inst416(0);
ALT_INV_inst417(0) <= NOT inst417(0);
ALT_INV_inst419(0) <= NOT inst419(0);
ALT_INV_inst4115(0) <= NOT inst4115(0);
ALT_INV_inst418(0) <= NOT inst418(0);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\;
ALT_INV_inst53(1) <= NOT inst53(1);
ALT_INV_inst4115(1) <= NOT inst4115(1);
ALT_INV_inst50(1) <= NOT inst50(1);
ALT_INV_inst416(1) <= NOT inst416(1);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\;
ALT_INV_inst51(1) <= NOT inst51(1);
ALT_INV_inst418(1) <= NOT inst418(1);
ALT_INV_inst49(1) <= NOT inst49(1);
ALT_INV_inst417(1) <= NOT inst417(1);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\;
ALT_INV_inst54(1) <= NOT inst54(1);
ALT_INV_inst46(1) <= NOT inst46(1);
ALT_INV_inst48(1) <= NOT inst48(1);
ALT_INV_inst415(1) <= NOT inst415(1);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\;
ALT_INV_inst52(1) <= NOT inst52(1);
ALT_INV_inst419(1) <= NOT inst419(1);
ALT_INV_inst47(1) <= NOT inst47(1);
ALT_INV_inst111(1) <= NOT inst111(1);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\;
ALT_INV_inst69(1) <= NOT inst69(1);
ALT_INV_inst67(1) <= NOT inst67(1);
ALT_INV_inst70(1) <= NOT inst70(1);
ALT_INV_inst68(1) <= NOT inst68(1);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\;
ALT_INV_inst61(1) <= NOT inst61(1);
ALT_INV_inst59(1) <= NOT inst59(1);
ALT_INV_inst62(1) <= NOT inst62(1);
ALT_INV_inst60(1) <= NOT inst60(1);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\;
ALT_INV_inst66(1) <= NOT inst66(1);
ALT_INV_inst65(1) <= NOT inst65(1);
ALT_INV_inst614(1) <= NOT inst614(1);
ALT_INV_inst63(1) <= NOT inst63(1);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\;
ALT_INV_inst58(1) <= NOT inst58(1);
ALT_INV_inst57(1) <= NOT inst57(1);
ALT_INV_inst56(1) <= NOT inst56(1);
ALT_INV_inst55(1) <= NOT inst55(1);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\;
ALT_INV_inst53(2) <= NOT inst53(2);
ALT_INV_inst4115(2) <= NOT inst4115(2);
ALT_INV_inst50(2) <= NOT inst50(2);
ALT_INV_inst416(2) <= NOT inst416(2);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\;
ALT_INV_inst51(2) <= NOT inst51(2);
ALT_INV_inst418(2) <= NOT inst418(2);
ALT_INV_inst49(2) <= NOT inst49(2);
ALT_INV_inst417(2) <= NOT inst417(2);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\;
ALT_INV_inst54(2) <= NOT inst54(2);
ALT_INV_inst46(2) <= NOT inst46(2);
ALT_INV_inst48(2) <= NOT inst48(2);
ALT_INV_inst415(2) <= NOT inst415(2);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\;
ALT_INV_inst52(2) <= NOT inst52(2);
ALT_INV_inst419(2) <= NOT inst419(2);
ALT_INV_inst47(2) <= NOT inst47(2);
ALT_INV_inst111(2) <= NOT inst111(2);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\;
ALT_INV_inst69(2) <= NOT inst69(2);
ALT_INV_inst67(2) <= NOT inst67(2);
ALT_INV_inst70(2) <= NOT inst70(2);
ALT_INV_inst68(2) <= NOT inst68(2);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\;
ALT_INV_inst61(2) <= NOT inst61(2);
ALT_INV_inst59(2) <= NOT inst59(2);
ALT_INV_inst62(2) <= NOT inst62(2);
ALT_INV_inst60(2) <= NOT inst60(2);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\;
ALT_INV_inst66(2) <= NOT inst66(2);
ALT_INV_inst65(2) <= NOT inst65(2);
ALT_INV_inst614(2) <= NOT inst614(2);
ALT_INV_inst63(2) <= NOT inst63(2);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\;
ALT_INV_inst58(2) <= NOT inst58(2);
ALT_INV_inst57(2) <= NOT inst57(2);
ALT_INV_inst56(2) <= NOT inst56(2);
ALT_INV_inst55(2) <= NOT inst55(2);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\;
ALT_INV_inst53(3) <= NOT inst53(3);
ALT_INV_inst4115(3) <= NOT inst4115(3);
ALT_INV_inst50(3) <= NOT inst50(3);
ALT_INV_inst416(3) <= NOT inst416(3);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\;
ALT_INV_inst51(3) <= NOT inst51(3);
ALT_INV_inst418(3) <= NOT inst418(3);
ALT_INV_inst49(3) <= NOT inst49(3);
ALT_INV_inst417(3) <= NOT inst417(3);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\;
ALT_INV_inst54(3) <= NOT inst54(3);
ALT_INV_inst46(3) <= NOT inst46(3);
ALT_INV_inst48(3) <= NOT inst48(3);
ALT_INV_inst415(3) <= NOT inst415(3);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\;
ALT_INV_inst52(3) <= NOT inst52(3);
ALT_INV_inst419(3) <= NOT inst419(3);
ALT_INV_inst47(3) <= NOT inst47(3);
ALT_INV_inst111(3) <= NOT inst111(3);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\;
ALT_INV_inst69(3) <= NOT inst69(3);
ALT_INV_inst67(3) <= NOT inst67(3);
ALT_INV_inst70(3) <= NOT inst70(3);
ALT_INV_inst68(3) <= NOT inst68(3);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\;
ALT_INV_inst61(3) <= NOT inst61(3);
ALT_INV_inst59(3) <= NOT inst59(3);
ALT_INV_inst62(3) <= NOT inst62(3);
ALT_INV_inst60(3) <= NOT inst60(3);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\;
ALT_INV_inst66(3) <= NOT inst66(3);
ALT_INV_inst65(3) <= NOT inst65(3);
ALT_INV_inst614(3) <= NOT inst614(3);
ALT_INV_inst63(3) <= NOT inst63(3);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\;
ALT_INV_inst58(3) <= NOT inst58(3);
ALT_INV_inst57(3) <= NOT inst57(3);
ALT_INV_inst56(3) <= NOT inst56(3);
ALT_INV_inst55(3) <= NOT inst55(3);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\;
ALT_INV_inst53(4) <= NOT inst53(4);
ALT_INV_inst4115(4) <= NOT inst4115(4);
ALT_INV_inst50(4) <= NOT inst50(4);
ALT_INV_inst416(4) <= NOT inst416(4);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~7_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\;
ALT_INV_inst51(4) <= NOT inst51(4);
ALT_INV_inst418(4) <= NOT inst418(4);
ALT_INV_inst49(4) <= NOT inst49(4);
ALT_INV_inst417(4) <= NOT inst417(4);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~6_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\;
ALT_INV_inst54(4) <= NOT inst54(4);
ALT_INV_inst46(4) <= NOT inst46(4);
ALT_INV_inst48(4) <= NOT inst48(4);
ALT_INV_inst415(4) <= NOT inst415(4);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~5_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\;
ALT_INV_inst52(4) <= NOT inst52(4);
ALT_INV_inst419(4) <= NOT inst419(4);
ALT_INV_inst47(4) <= NOT inst47(4);
ALT_INV_inst111(4) <= NOT inst111(4);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~4_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~3_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\;
ALT_INV_inst69(4) <= NOT inst69(4);
ALT_INV_inst67(4) <= NOT inst67(4);
ALT_INV_inst70(4) <= NOT inst70(4);
ALT_INV_inst68(4) <= NOT inst68(4);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~2_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\;
ALT_INV_inst61(4) <= NOT inst61(4);
ALT_INV_inst59(4) <= NOT inst59(4);
ALT_INV_inst62(4) <= NOT inst62(4);
ALT_INV_inst60(4) <= NOT inst60(4);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~1_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\;
ALT_INV_inst66(4) <= NOT inst66(4);
ALT_INV_inst65(4) <= NOT inst65(4);
ALT_INV_inst614(4) <= NOT inst614(4);
ALT_INV_inst63(4) <= NOT inst63(4);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\;
ALT_INV_inst58(4) <= NOT inst58(4);
ALT_INV_inst57(4) <= NOT inst57(4);
ALT_INV_inst56(4) <= NOT inst56(4);
ALT_INV_inst55(4) <= NOT inst55(4);
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~9_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\;
\inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~8_combout\ <= NOT \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X66_Y96_N2
\RD1[31]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[31]~output_o\);

-- Location: IOOBUF_X96_Y96_N20
\RD1[30]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[30]~output_o\);

-- Location: IOOBUF_X53_Y96_N64
\RD1[29]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[29]~output_o\);

-- Location: IOOBUF_X81_Y96_N82
\RD1[28]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[28]~output_o\);

-- Location: IOOBUF_X76_Y96_N82
\RD1[27]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[27]~output_o\);

-- Location: IOOBUF_X76_Y96_N113
\RD1[26]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[26]~output_o\);

-- Location: IOOBUF_X70_Y96_N33
\RD1[25]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[25]~output_o\);

-- Location: IOOBUF_X53_Y96_N33
\RD1[24]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[24]~output_o\);

-- Location: IOOBUF_X98_Y96_N33
\RD1[23]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[23]~output_o\);

-- Location: IOOBUF_X119_Y65_N113
\RD1[22]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[22]~output_o\);

-- Location: IOOBUF_X66_Y96_N95
\RD1[21]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[21]~output_o\);

-- Location: IOOBUF_X119_Y58_N20
\RD1[20]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[20]~output_o\);

-- Location: IOOBUF_X119_Y57_N20
\RD1[19]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[19]~output_o\);

-- Location: IOOBUF_X82_Y96_N51
\RD1[18]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[18]~output_o\);

-- Location: IOOBUF_X79_Y96_N51
\RD1[17]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[17]~output_o\);

-- Location: IOOBUF_X98_Y96_N2
\RD1[16]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[16]~output_o\);

-- Location: IOOBUF_X95_Y96_N20
\RD1[15]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[15]~output_o\);

-- Location: IOOBUF_X119_Y53_N33
\RD1[14]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[14]~output_o\);

-- Location: IOOBUF_X79_Y96_N82
\RD1[13]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[13]~output_o\);

-- Location: IOOBUF_X119_Y81_N20
\RD1[12]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[12]~output_o\);

-- Location: IOOBUF_X81_Y0_N51
\RD1[11]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[11]~output_o\);

-- Location: IOOBUF_X119_Y64_N82
\RD1[10]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[10]~output_o\);

-- Location: IOOBUF_X91_Y96_N82
\RD1[9]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[9]~output_o\);

-- Location: IOOBUF_X85_Y96_N113
\RD1[8]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[8]~output_o\);

-- Location: IOOBUF_X72_Y96_N33
\RD1[7]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[7]~output_o\);

-- Location: IOOBUF_X76_Y96_N20
\RD1[6]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[6]~output_o\);

-- Location: IOOBUF_X119_Y58_N51
\RD1[5]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[5]~output_o\);

-- Location: IOOBUF_X88_Y96_N82
\RD1[4]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[4]~output_o\);

-- Location: IOOBUF_X119_Y62_N113
\RD1[3]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[3]~output_o\);

-- Location: IOOBUF_X92_Y96_N20
\RD1[2]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[2]~output_o\);

-- Location: IOOBUF_X96_Y96_N51
\RD1[1]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD1[1]~output_o\);

-- Location: IOOBUF_X48_Y96_N2
\RD1[0]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	devoe => ww_devoe,
	o => \RD1[0]~output_o\);

-- Location: IOOBUF_X70_Y96_N2
\RD2[31]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[31]~output_o\);

-- Location: IOOBUF_X72_Y96_N64
\RD2[30]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[30]~output_o\);

-- Location: IOOBUF_X48_Y96_N95
\RD2[29]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[29]~output_o\);

-- Location: IOOBUF_X119_Y74_N20
\RD2[28]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[28]~output_o\);

-- Location: IOOBUF_X72_Y96_N2
\RD2[27]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[27]~output_o\);

-- Location: IOOBUF_X76_Y96_N51
\RD2[26]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[26]~output_o\);

-- Location: IOOBUF_X81_Y96_N51
\RD2[25]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[25]~output_o\);

-- Location: IOOBUF_X0_Y64_N113
\RD2[24]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[24]~output_o\);

-- Location: IOOBUF_X119_Y58_N113
\RD2[23]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[23]~output_o\);

-- Location: IOOBUF_X119_Y64_N113
\RD2[22]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[22]~output_o\);

-- Location: IOOBUF_X66_Y96_N64
\RD2[21]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[21]~output_o\);

-- Location: IOOBUF_X119_Y60_N82
\RD2[20]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[20]~output_o\);

-- Location: IOOBUF_X119_Y57_N82
\RD2[19]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[19]~output_o\);

-- Location: IOOBUF_X82_Y96_N113
\RD2[18]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[18]~output_o\);

-- Location: IOOBUF_X82_Y96_N82
\RD2[17]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[17]~output_o\);

-- Location: IOOBUF_X102_Y96_N82
\RD2[16]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[16]~output_o\);

-- Location: IOOBUF_X96_Y96_N82
\RD2[15]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[15]~output_o\);

-- Location: IOOBUF_X85_Y96_N51
\RD2[14]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[14]~output_o\);

-- Location: IOOBUF_X0_Y65_N82
\RD2[13]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[13]~output_o\);

-- Location: IOOBUF_X88_Y96_N113
\RD2[12]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[12]~output_o\);

-- Location: IOOBUF_X102_Y96_N20
\RD2[11]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[11]~output_o\);

-- Location: IOOBUF_X119_Y78_N20
\RD2[10]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[10]~output_o\);

-- Location: IOOBUF_X91_Y96_N20
\RD2[9]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[9]~output_o\);

-- Location: IOOBUF_X81_Y96_N20
\RD2[8]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[8]~output_o\);

-- Location: IOOBUF_X0_Y68_N82
\RD2[7]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[7]~output_o\);

-- Location: IOOBUF_X79_Y96_N20
\RD2[6]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[6]~output_o\);

-- Location: IOOBUF_X119_Y60_N20
\RD2[5]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[5]~output_o\);

-- Location: IOOBUF_X95_Y96_N113
\RD2[4]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[4]~output_o\);

-- Location: IOOBUF_X119_Y79_N51
\RD2[3]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[3]~output_o\);

-- Location: IOOBUF_X119_Y79_N82
\RD2[2]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[2]~output_o\);

-- Location: IOOBUF_X98_Y96_N64
\RD2[1]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => \RD2[1]~output_o\);

-- Location: IOOBUF_X70_Y96_N95
\RD2[0]~output\ : arriaiigz_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst45|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	devoe => ww_devoe,
	o => \RD2[0]~output_o\);

-- Location: IOIBUF_X70_Y96_N63
\GR[31]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(31),
	o => \GR[31]~input_o\);

-- Location: IOIBUF_X119_Y60_N32
\GR[0]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(0),
	o => \GR[0]~input_o\);

-- Location: IOIBUF_X119_Y68_N94
\RR1[3]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RR1(3),
	o => \RR1[3]~input_o\);

-- Location: IOIBUF_X119_Y73_N1
\RR1[2]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RR1(2),
	o => \RR1[2]~input_o\);

-- Location: IOIBUF_X119_Y73_N94
\RR1[4]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RR1(4),
	o => \RR1[4]~input_o\);

-- Location: IOIBUF_X119_Y52_N32
\WR[3]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_WR(3),
	o => \WR[3]~input_o\);

-- Location: IOIBUF_X119_Y52_N1
\WR[2]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_WR(2),
	o => \WR[2]~input_o\);

-- Location: IOIBUF_X119_Y55_N32
\WR[4]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_WR(4),
	o => \WR[4]~input_o\);

-- Location: IOIBUF_X119_Y53_N94
\WR[1]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_WR(1),
	o => \WR[1]~input_o\);

-- Location: IOIBUF_X119_Y55_N94
\WR[0]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_WR(0),
	o => \WR[0]~input_o\);

-- Location: IOIBUF_X119_Y53_N1
\clk~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: IOIBUF_X119_Y53_N63
\REGWR~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_REGWR,
	o => \REGWR~input_o\);

-- Location: LABCELL_X78_Y60_N8
\inst2|17\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst2|17~combout\ = ( \REGWR~input_o\ & ( !\GR[0]~input_o\ & ( (!\WR[1]~input_o\ & (\WR[0]~input_o\ & !\clk~input_o\)) ) ) ) # ( !\REGWR~input_o\ & ( !\GR[0]~input_o\ & ( (!\WR[1]~input_o\ & \WR[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[1]~input_o\,
	datab => \ALT_INV_WR[0]~input_o\,
	datac => \ALT_INV_clk~input_o\,
	datae => \ALT_INV_REGWR~input_o\,
	dataf => \ALT_INV_GR[0]~input_o\,
	combout => \inst2|17~combout\);

-- Location: MLABCELL_X77_Y62_N14
\inst5|19\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst5|19~combout\ = LCELL(( \inst2|17~combout\ ) # ( !\inst2|17~combout\ & ( ((!\WR[4]~input_o\) # (\WR[2]~input_o\)) # (\WR[3]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111110111111101111111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datab => \ALT_INV_WR[2]~input_o\,
	datac => \ALT_INV_WR[4]~input_o\,
	dataf => \inst2|ALT_INV_17~combout\,
	combout => \inst5|19~combout\);

-- Location: IOIBUF_X119_Y62_N1
\D[31]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(31),
	o => \D[31]~input_o\);

-- Location: IOIBUF_X119_Y75_N1
\CLR~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLR,
	o => \CLR~input_o\);

-- Location: FF_X73_Y63_N3
\inst60[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(31));

-- Location: LABCELL_X78_Y60_N32
\inst2|18\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst2|18~combout\ = ( \GR[0]~input_o\ & ( (!\WR[1]~input_o\ & (\WR[0]~input_o\ & ((!\REGWR~input_o\) # (!\clk~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010000000000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[1]~input_o\,
	datab => \ALT_INV_REGWR~input_o\,
	datac => \ALT_INV_clk~input_o\,
	datad => \ALT_INV_WR[0]~input_o\,
	dataf => \ALT_INV_GR[0]~input_o\,
	combout => \inst2|18~combout\);

-- Location: MLABCELL_X80_Y61_N22
\inst6|19\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst6|19~combout\ = LCELL(( \inst2|18~combout\ ) # ( !\inst2|18~combout\ & ( ((!\WR[4]~input_o\) # (\WR[2]~input_o\)) # (\WR[3]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111110111111101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_18~combout\,
	combout => \inst6|19~combout\);

-- Location: LABCELL_X74_Y61_N2
\inst68[31]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst68[31]~feeder_combout\ = ( \D[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[31]~input_o\,
	combout => \inst68[31]~feeder_combout\);

-- Location: FF_X74_Y61_N3
\inst68[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	d => \inst68[31]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(31));

-- Location: IOIBUF_X119_Y60_N94
\RR1[0]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RR1(0),
	o => \RR1[0]~input_o\);

-- Location: LABCELL_X78_Y60_N16
\inst5|20\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst5|20~combout\ = LCELL(( \inst2|17~combout\ ) # ( !\inst2|17~combout\ & ( (!\WR[2]~input_o\) # ((!\WR[4]~input_o\) # (\WR[3]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111101111111011111110111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[2]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	dataf => \inst2|ALT_INV_17~combout\,
	combout => \inst5|20~combout\);

-- Location: FF_X74_Y63_N1
\inst59[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(31));

-- Location: MLABCELL_X80_Y61_N34
\inst6|20\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst6|20~combout\ = LCELL(( \inst2|18~combout\ ) # ( !\inst2|18~combout\ & ( ((!\WR[4]~input_o\) # (!\WR[2]~input_o\)) # (\WR[3]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111101111111011111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_18~combout\,
	combout => \inst6|20~combout\);

-- Location: FF_X75_Y63_N1
\inst67[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(31));

-- Location: LABCELL_X74_Y63_N0
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\ = ( inst59(31) & ( inst67(31) & ( ((!\RR1[4]~input_o\ & (inst60(31))) # (\RR1[4]~input_o\ & ((inst68(31))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst59(31) & ( inst67(31) & ( 
-- (!\RR1[4]~input_o\ & (inst60(31) & ((!\RR1[0]~input_o\)))) # (\RR1[4]~input_o\ & (((\RR1[0]~input_o\) # (inst68(31))))) ) ) ) # ( inst59(31) & ( !inst67(31) & ( (!\RR1[4]~input_o\ & (((\RR1[0]~input_o\)) # (inst60(31)))) # (\RR1[4]~input_o\ & 
-- (((inst68(31) & !\RR1[0]~input_o\)))) ) ) ) # ( !inst59(31) & ( !inst67(31) & ( (!\RR1[0]~input_o\ & ((!\RR1[4]~input_o\ & (inst60(31))) # (\RR1[4]~input_o\ & ((inst68(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst60(31),
	datac => ALT_INV_inst68(31),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst59(31),
	dataf => ALT_INV_inst67(31),
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X80_Y61_N4
\inst6|22\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst6|22~combout\ = LCELL(( \WR[4]~input_o\ & ( \inst2|18~combout\ ) ) # ( !\WR[4]~input_o\ & ( \inst2|18~combout\ ) ) # ( \WR[4]~input_o\ & ( !\inst2|18~combout\ & ( (!\WR[2]~input_o\) # (!\WR[3]~input_o\) ) ) ) # ( !\WR[4]~input_o\ & ( 
-- !\inst2|18~combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111001111110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WR[2]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	datae => \ALT_INV_WR[4]~input_o\,
	dataf => \inst2|ALT_INV_18~combout\,
	combout => \inst6|22~combout\);

-- Location: FF_X75_Y63_N5
\inst69[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(31));

-- Location: LABCELL_X78_Y63_N18
\inst5|21\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst5|21~combout\ = LCELL(( \inst2|17~combout\ ) # ( !\inst2|17~combout\ & ( (!\WR[4]~input_o\) # ((!\WR[3]~input_o\) # (\WR[2]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111111111011101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[4]~input_o\,
	datab => \ALT_INV_WR[3]~input_o\,
	datad => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_17~combout\,
	combout => \inst5|21~combout\);

-- Location: LABCELL_X78_Y63_N2
\inst62[31]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[31]~feeder_combout\ = ( \D[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[31]~input_o\,
	combout => \inst62[31]~feeder_combout\);

-- Location: FF_X78_Y63_N3
\inst62[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[31]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(31));

-- Location: LABCELL_X78_Y60_N26
\inst5|22\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst5|22~combout\ = LCELL(( \inst2|17~combout\ ) # ( !\inst2|17~combout\ & ( (!\WR[2]~input_o\) # ((!\WR[4]~input_o\) # (!\WR[3]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111111111110111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[2]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datad => \ALT_INV_WR[3]~input_o\,
	dataf => \inst2|ALT_INV_17~combout\,
	combout => \inst5|22~combout\);

-- Location: FF_X74_Y63_N25
\inst61[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(31));

-- Location: LABCELL_X78_Y63_N10
\inst6|21\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst6|21~combout\ = LCELL(( \WR[3]~input_o\ & ( \inst2|18~combout\ ) ) # ( !\WR[3]~input_o\ & ( \inst2|18~combout\ ) ) # ( \WR[3]~input_o\ & ( !\inst2|18~combout\ & ( (!\WR[4]~input_o\) # (\WR[2]~input_o\) ) ) ) # ( !\WR[3]~input_o\ & ( 
-- !\inst2|18~combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[4]~input_o\,
	datad => \ALT_INV_WR[2]~input_o\,
	datae => \ALT_INV_WR[3]~input_o\,
	dataf => \inst2|ALT_INV_18~combout\,
	combout => \inst6|21~combout\);

-- Location: LABCELL_X78_Y63_N20
\inst70[31]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[31]~feeder_combout\ = ( \D[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[31]~input_o\,
	combout => \inst70[31]~feeder_combout\);

-- Location: FF_X78_Y63_N21
\inst70[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[31]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(31));

-- Location: LABCELL_X74_Y63_N24
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\ = ( inst61(31) & ( inst70(31) & ( (!\RR1[0]~input_o\ & (((inst62(31)) # (\RR1[4]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[4]~input_o\)) # (inst69(31)))) ) ) ) # ( !inst61(31) & ( 
-- inst70(31) & ( (!\RR1[0]~input_o\ & (((inst62(31)) # (\RR1[4]~input_o\)))) # (\RR1[0]~input_o\ & (inst69(31) & (\RR1[4]~input_o\))) ) ) ) # ( inst61(31) & ( !inst70(31) & ( (!\RR1[0]~input_o\ & (((!\RR1[4]~input_o\ & inst62(31))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst69(31)))) ) ) ) # ( !inst61(31) & ( !inst70(31) & ( (!\RR1[0]~input_o\ & (((!\RR1[4]~input_o\ & inst62(31))))) # (\RR1[0]~input_o\ & (inst69(31) & (\RR1[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(31),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst62(31),
	datae => ALT_INV_inst61(31),
	dataf => ALT_INV_inst70(31),
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\);

-- Location: IOIBUF_X119_Y67_N1
\RR1[1]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RR1(1),
	o => \RR1[1]~input_o\);

-- Location: MLABCELL_X77_Y62_N0
\inst6|17\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst6|17~combout\ = LCELL(( \inst2|18~combout\ ) # ( !\inst2|18~combout\ & ( ((!\WR[3]~input_o\) # (\WR[2]~input_o\)) # (\WR[4]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111111111111100111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	datad => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_18~combout\,
	combout => \inst6|17~combout\);

-- Location: LABCELL_X76_Y64_N28
\inst614[31]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[31]~feeder_combout\ = ( \D[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[31]~input_o\,
	combout => \inst614[31]~feeder_combout\);

-- Location: FF_X76_Y64_N29
\inst614[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[31]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(31));

-- Location: MLABCELL_X77_Y60_N36
\inst5|17\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst5|17~combout\ = LCELL(( \inst2|17~combout\ ) # ( !\inst2|17~combout\ & ( ((!\WR[3]~input_o\) # (\WR[4]~input_o\)) # (\WR[2]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111111111111100111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WR[2]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	datad => \ALT_INV_WR[4]~input_o\,
	dataf => \inst2|ALT_INV_17~combout\,
	combout => \inst5|17~combout\);

-- Location: MLABCELL_X73_Y61_N8
\inst56[31]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[31]~feeder_combout\ = ( \D[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[31]~input_o\,
	combout => \inst56[31]~feeder_combout\);

-- Location: FF_X73_Y61_N9
\inst56[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[31]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(31));

-- Location: LABCELL_X78_Y60_N12
\inst5|18\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst5|18~combout\ = LCELL(( \inst2|17~combout\ ) # ( !\inst2|17~combout\ & ( (!\WR[2]~input_o\) # ((!\WR[3]~input_o\) # (\WR[4]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110111111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[2]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	dataf => \inst2|ALT_INV_17~combout\,
	combout => \inst5|18~combout\);

-- Location: FF_X75_Y64_N5
\inst58[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(31));

-- Location: MLABCELL_X77_Y60_N24
\inst6|18\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst6|18~combout\ = LCELL(( \WR[2]~input_o\ & ( \inst2|18~combout\ ) ) # ( !\WR[2]~input_o\ & ( \inst2|18~combout\ ) ) # ( \WR[2]~input_o\ & ( !\inst2|18~combout\ & ( (!\WR[3]~input_o\) # (\WR[4]~input_o\) ) ) ) # ( !\WR[2]~input_o\ & ( 
-- !\inst2|18~combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datad => \ALT_INV_WR[4]~input_o\,
	datae => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_18~combout\,
	combout => \inst6|18~combout\);

-- Location: FF_X75_Y64_N29
\inst66[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(31));

-- Location: MLABCELL_X75_Y64_N4
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ = ( inst58(31) & ( inst66(31) & ( ((!\RR1[4]~input_o\ & ((inst56(31)))) # (\RR1[4]~input_o\ & (inst614(31)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst58(31) & ( inst66(31) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[0]~input_o\ & inst56(31))))) # (\RR1[4]~input_o\ & (((\RR1[0]~input_o\)) # (inst614(31)))) ) ) ) # ( inst58(31) & ( !inst66(31) & ( (!\RR1[4]~input_o\ & (((inst56(31)) # (\RR1[0]~input_o\)))) # (\RR1[4]~input_o\ & 
-- (inst614(31) & (!\RR1[0]~input_o\))) ) ) ) # ( !inst58(31) & ( !inst66(31) & ( (!\RR1[0]~input_o\ & ((!\RR1[4]~input_o\ & ((inst56(31)))) # (\RR1[4]~input_o\ & (inst614(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst614(31),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst56(31),
	datae => ALT_INV_inst58(31),
	dataf => ALT_INV_inst66(31),
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X77_Y62_N8
\inst6|15\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst6|15~combout\ = LCELL(( \inst2|18~combout\ ) # ( !\inst2|18~combout\ & ( ((\WR[4]~input_o\) # (\WR[3]~input_o\)) # (\WR[2]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WR[2]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	datad => \ALT_INV_WR[4]~input_o\,
	dataf => \inst2|ALT_INV_18~combout\,
	combout => \inst6|15~combout\);

-- Location: FF_X77_Y62_N9
\inst63[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(31));

-- Location: MLABCELL_X77_Y60_N8
\inst5|15\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst5|15~combout\ = LCELL(( \WR[2]~input_o\ & ( \inst2|17~combout\ ) ) # ( !\WR[2]~input_o\ & ( \inst2|17~combout\ ) ) # ( \WR[2]~input_o\ & ( !\inst2|17~combout\ ) ) # ( !\WR[2]~input_o\ & ( !\inst2|17~combout\ & ( (\WR[3]~input_o\) # (\WR[4]~input_o\) 
-- ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	datae => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_17~combout\,
	combout => \inst5|15~combout\);

-- Location: FF_X77_Y60_N9
\inst55[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(31));

-- Location: MLABCELL_X77_Y60_N12
\inst5|16\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst5|16~combout\ = LCELL(( \WR[2]~input_o\ & ( \inst2|17~combout\ ) ) # ( !\WR[2]~input_o\ & ( \inst2|17~combout\ ) ) # ( \WR[2]~input_o\ & ( !\inst2|17~combout\ & ( (\WR[3]~input_o\) # (\WR[4]~input_o\) ) ) ) # ( !\WR[2]~input_o\ & ( 
-- !\inst2|17~combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	datae => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_17~combout\,
	combout => \inst5|16~combout\);

-- Location: FF_X76_Y61_N1
\inst57[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(31));

-- Location: MLABCELL_X77_Y60_N4
\inst6|16\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst6|16~combout\ = LCELL(( \WR[2]~input_o\ & ( \inst2|18~combout\ ) ) # ( !\WR[2]~input_o\ & ( \inst2|18~combout\ ) ) # ( \WR[2]~input_o\ & ( !\inst2|18~combout\ & ( (\WR[3]~input_o\) # (\WR[4]~input_o\) ) ) ) # ( !\WR[2]~input_o\ & ( 
-- !\inst2|18~combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	datae => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_18~combout\,
	combout => \inst6|16~combout\);

-- Location: FF_X75_Y60_N1
\inst65[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(31));

-- Location: LABCELL_X76_Y61_N0
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\ = ( inst57(31) & ( inst65(31) & ( ((!\RR1[4]~input_o\ & ((inst55(31)))) # (\RR1[4]~input_o\ & (inst63(31)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst57(31) & ( inst65(31) & ( 
-- (!\RR1[4]~input_o\ & (((inst55(31) & !\RR1[0]~input_o\)))) # (\RR1[4]~input_o\ & (((\RR1[0]~input_o\)) # (inst63(31)))) ) ) ) # ( inst57(31) & ( !inst65(31) & ( (!\RR1[4]~input_o\ & (((\RR1[0]~input_o\) # (inst55(31))))) # (\RR1[4]~input_o\ & (inst63(31) 
-- & ((!\RR1[0]~input_o\)))) ) ) ) # ( !inst57(31) & ( !inst65(31) & ( (!\RR1[0]~input_o\ & ((!\RR1[4]~input_o\ & ((inst55(31)))) # (\RR1[4]~input_o\ & (inst63(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst63(31),
	datac => ALT_INV_inst55(31),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst57(31),
	dataf => ALT_INV_inst65(31),
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X75_Y64_N34
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\) # ((!\RR1[1]~input_o\ 
-- & (\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\)) # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & (((!\RR1[1]~input_o\)))) # (\RR1[2]~input_o\ & ((!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\)) # (\RR1[1]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & 
-- (((\RR1[1]~input_o\)))) # (\RR1[2]~input_o\ & ((!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\)) # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\))))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\ & ( (\RR1[2]~input_o\ & ((!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\)) 
-- # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~1_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~3_combout\,
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~2_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X61_Y48_N6
\inst2|16\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst2|16~combout\ = ( !\WR[0]~input_o\ & ( \GR[0]~input_o\ & ( (!\WR[1]~input_o\ & ((!\clk~input_o\) # (!\REGWR~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_clk~input_o\,
	datac => \ALT_INV_REGWR~input_o\,
	datad => \ALT_INV_WR[1]~input_o\,
	datae => \ALT_INV_WR[0]~input_o\,
	dataf => \ALT_INV_GR[0]~input_o\,
	combout => \inst2|16~combout\);

-- Location: MLABCELL_X60_Y48_N10
\inst4|22\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst4|22~combout\ = LCELL(( \WR[2]~input_o\ & ( \inst2|16~combout\ ) ) # ( !\WR[2]~input_o\ & ( \inst2|16~combout\ ) ) # ( \WR[2]~input_o\ & ( !\inst2|16~combout\ & ( (!\WR[4]~input_o\) # (!\WR[3]~input_o\) ) ) ) # ( !\WR[2]~input_o\ & ( 
-- !\inst2|16~combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111001111110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	datae => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_16~combout\,
	combout => \inst4|22~combout\);

-- Location: CLKCTRL_G11
\inst4|22~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|22~clkctrl_outclk\);

-- Location: FF_X88_Y68_N5
\inst53[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(31));

-- Location: LABCELL_X61_Y48_N36
\inst4|21\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst4|21~combout\ = LCELL(( \inst2|16~combout\ ) # ( !\inst2|16~combout\ & ( ((!\WR[4]~input_o\) # (!\WR[3]~input_o\)) # (\WR[2]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111101111111011111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[2]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	dataf => \inst2|ALT_INV_16~combout\,
	combout => \inst4|21~combout\);

-- Location: CLKCTRL_G2
\inst4|21~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|21~clkctrl_outclk\);

-- Location: LABCELL_X88_Y65_N24
\inst54[31]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst54[31]~feeder_combout\ = ( \D[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[31]~input_o\,
	combout => \inst54[31]~feeder_combout\);

-- Location: FF_X88_Y65_N25
\inst54[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	d => \inst54[31]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(31));

-- Location: LABCELL_X61_Y48_N24
\inst2|15\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst2|15~combout\ = ( !\WR[0]~input_o\ & ( !\GR[0]~input_o\ & ( (!\WR[1]~input_o\ & ((!\REGWR~input_o\) # (!\clk~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[1]~input_o\,
	datab => \ALT_INV_REGWR~input_o\,
	datac => \ALT_INV_clk~input_o\,
	datae => \ALT_INV_WR[0]~input_o\,
	dataf => \ALT_INV_GR[0]~input_o\,
	combout => \inst2|15~combout\);

-- Location: LABCELL_X61_Y48_N10
\inst3|21\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst3|21~combout\ = LCELL(( \inst2|15~combout\ ) # ( !\inst2|15~combout\ & ( (!\WR[3]~input_o\) # ((!\WR[4]~input_o\) # (\WR[2]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111111111011101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datad => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_15~combout\,
	combout => \inst3|21~combout\);

-- Location: CLKCTRL_G0
\inst3|21~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|21~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|21~clkctrl_outclk\);

-- Location: LABCELL_X88_Y65_N22
\inst46[31]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst46[31]~feeder_combout\ = ( \D[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[31]~input_o\,
	combout => \inst46[31]~feeder_combout\);

-- Location: FF_X88_Y65_N23
\inst46[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	d => \inst46[31]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(31));

-- Location: LABCELL_X61_Y48_N12
\inst3|22\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst3|22~combout\ = LCELL(( \inst2|15~combout\ ) # ( !\inst2|15~combout\ & ( (!\WR[3]~input_o\) # ((!\WR[4]~input_o\) # (!\WR[2]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111111101111111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_15~combout\,
	combout => \inst3|22~combout\);

-- Location: CLKCTRL_G9
\inst3|22~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|22~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|22~clkctrl_outclk\);

-- Location: FF_X88_Y68_N21
\inst4115[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(31));

-- Location: LABCELL_X88_Y68_N20
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\ = ( inst4115(31) & ( \RR1[4]~input_o\ & ( (!\RR1[0]~input_o\ & ((inst54(31)))) # (\RR1[0]~input_o\ & (inst53(31))) ) ) ) # ( !inst4115(31) & ( \RR1[4]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- ((inst54(31)))) # (\RR1[0]~input_o\ & (inst53(31))) ) ) ) # ( inst4115(31) & ( !\RR1[4]~input_o\ & ( (\RR1[0]~input_o\) # (inst46(31)) ) ) ) # ( !inst4115(31) & ( !\RR1[4]~input_o\ & ( (inst46(31) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(31),
	datab => ALT_INV_inst54(31),
	datac => ALT_INV_inst46(31),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst4115(31),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X61_Y48_N2
\inst4|16\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst4|16~combout\ = LCELL(( \inst2|16~combout\ ) # ( !\inst2|16~combout\ & ( ((!\WR[2]~input_o\) # (\WR[4]~input_o\)) # (\WR[3]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011111111111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datac => \ALT_INV_WR[4]~input_o\,
	datad => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_16~combout\,
	combout => \inst4|16~combout\);

-- Location: CLKCTRL_G15
\inst4|16~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|16~clkctrl_outclk\);

-- Location: FF_X86_Y65_N25
\inst49[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(31));

-- Location: LABCELL_X61_Y48_N0
\inst4|15\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst4|15~combout\ = LCELL(( \inst2|16~combout\ ) # ( !\inst2|16~combout\ & ( ((\WR[2]~input_o\) # (\WR[4]~input_o\)) # (\WR[3]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_16~combout\,
	combout => \inst4|15~combout\);

-- Location: CLKCTRL_G7
\inst4|15~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|15~clkctrl_outclk\);

-- Location: FF_X89_Y65_N5
\inst47[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(31));

-- Location: LABCELL_X61_Y48_N16
\inst3|16\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst3|16~combout\ = LCELL(( \inst2|15~combout\ ) # ( !\inst2|15~combout\ & ( (!\WR[2]~input_o\) # ((\WR[3]~input_o\) # (\WR[4]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111101111111011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[2]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	dataf => \inst2|ALT_INV_15~combout\,
	combout => \inst3|16~combout\);

-- Location: CLKCTRL_G10
\inst3|16~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|16~clkctrl_outclk\);

-- Location: FF_X86_Y65_N1
\inst417[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(31));

-- Location: LABCELL_X61_Y48_N14
\inst3|15\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst3|15~combout\ = LCELL(( \inst2|15~combout\ ) # ( !\inst2|15~combout\ & ( ((\WR[2]~input_o\) # (\WR[4]~input_o\)) # (\WR[3]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datac => \ALT_INV_WR[4]~input_o\,
	datad => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_15~combout\,
	combout => \inst3|15~combout\);

-- Location: CLKCTRL_G13
\inst3|15~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|15~clkctrl_outclk\);

-- Location: FF_X89_Y65_N3
\inst111[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(31));

-- Location: LABCELL_X86_Y65_N0
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\ = ( inst417(31) & ( inst111(31) & ( (!\RR1[4]~input_o\) # ((!\RR1[0]~input_o\ & ((inst47(31)))) # (\RR1[0]~input_o\ & (inst49(31)))) ) ) ) # ( !inst417(31) & ( inst111(31) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[0]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[0]~input_o\ & ((inst47(31)))) # (\RR1[0]~input_o\ & (inst49(31))))) ) ) ) # ( inst417(31) & ( !inst111(31) & ( (!\RR1[4]~input_o\ & (((\RR1[0]~input_o\)))) # (\RR1[4]~input_o\ & 
-- ((!\RR1[0]~input_o\ & ((inst47(31)))) # (\RR1[0]~input_o\ & (inst49(31))))) ) ) ) # ( !inst417(31) & ( !inst111(31) & ( (\RR1[4]~input_o\ & ((!\RR1[0]~input_o\ & ((inst47(31)))) # (\RR1[0]~input_o\ & (inst49(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(31),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst47(31),
	datae => ALT_INV_inst417(31),
	dataf => ALT_INV_inst111(31),
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X61_Y48_N18
\inst3|19\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst3|19~combout\ = LCELL(( \inst2|15~combout\ ) # ( !\inst2|15~combout\ & ( ((!\WR[4]~input_o\) # (\WR[3]~input_o\)) # (\WR[2]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111110111111101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[2]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	dataf => \inst2|ALT_INV_15~combout\,
	combout => \inst3|19~combout\);

-- Location: CLKCTRL_G6
\inst3|19~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|19~clkctrl_outclk\);

-- Location: LABCELL_X76_Y71_N20
\inst419[31]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst419[31]~feeder_combout\ = ( \D[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[31]~input_o\,
	combout => \inst419[31]~feeder_combout\);

-- Location: FF_X76_Y71_N21
\inst419[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	d => \inst419[31]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(31));

-- Location: LABCELL_X61_Y48_N28
\inst4|19\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst4|19~combout\ = LCELL(( \inst2|16~combout\ ) # ( !\inst2|16~combout\ & ( ((!\WR[4]~input_o\) # (\WR[2]~input_o\)) # (\WR[3]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111110111111101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_16~combout\,
	combout => \inst4|19~combout\);

-- Location: CLKCTRL_G1
\inst4|19~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|19~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|19~clkctrl_outclk\);

-- Location: LABCELL_X76_Y71_N26
\inst52[31]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst52[31]~feeder_combout\ = ( \D[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[31]~input_o\,
	combout => \inst52[31]~feeder_combout\);

-- Location: FF_X76_Y71_N27
\inst52[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	d => \inst52[31]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(31));

-- Location: LABCELL_X61_Y48_N22
\inst3|20\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst3|20~combout\ = LCELL(( \inst2|15~combout\ ) # ( !\inst2|15~combout\ & ( ((!\WR[4]~input_o\) # (!\WR[2]~input_o\)) # (\WR[3]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110101111111111111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datac => \ALT_INV_WR[4]~input_o\,
	datad => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_15~combout\,
	combout => \inst3|20~combout\);

-- Location: CLKCTRL_G14
\inst3|20~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|20~clkctrl_outclk\);

-- Location: FF_X77_Y72_N1
\inst418[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(31));

-- Location: LABCELL_X61_Y48_N30
\inst4|20\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst4|20~combout\ = LCELL(( \inst2|16~combout\ ) # ( !\inst2|16~combout\ & ( ((!\WR[4]~input_o\) # (!\WR[2]~input_o\)) # (\WR[3]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011101111111111101110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datad => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_16~combout\,
	combout => \inst4|20~combout\);

-- Location: CLKCTRL_G4
\inst4|20~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|20~clkctrl_outclk\);

-- Location: FF_X77_Y72_N25
\inst51[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(31));

-- Location: MLABCELL_X77_Y72_N0
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\ = ( inst418(31) & ( inst51(31) & ( ((!\RR1[4]~input_o\ & (inst419(31))) # (\RR1[4]~input_o\ & ((inst52(31))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst418(31) & ( inst51(31) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[4]~input_o\ & (inst419(31))) # (\RR1[4]~input_o\ & ((inst52(31)))))) # (\RR1[0]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst418(31) & ( !inst51(31) & ( (!\RR1[0]~input_o\ & ((!\RR1[4]~input_o\ & (inst419(31))) # 
-- (\RR1[4]~input_o\ & ((inst52(31)))))) # (\RR1[0]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst418(31) & ( !inst51(31) & ( (!\RR1[0]~input_o\ & ((!\RR1[4]~input_o\ & (inst419(31))) # (\RR1[4]~input_o\ & ((inst52(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst419(31),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst52(31),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(31),
	dataf => ALT_INV_inst51(31),
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X61_Y48_N20
\inst3|17\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst3|17~combout\ = LCELL(( \inst2|15~combout\ ) # ( !\inst2|15~combout\ & ( (!\WR[3]~input_o\) # ((\WR[2]~input_o\) # (\WR[4]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111111111101110111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datad => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_15~combout\,
	combout => \inst3|17~combout\);

-- Location: CLKCTRL_G5
\inst3|17~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|17~clkctrl_outclk\);

-- Location: FF_X75_Y72_N3
\inst415[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(31));

-- Location: LABCELL_X61_Y48_N34
\inst4|18\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst4|18~combout\ = LCELL(( \WR[2]~input_o\ & ( \inst2|16~combout\ ) ) # ( !\WR[2]~input_o\ & ( \inst2|16~combout\ ) ) # ( \WR[2]~input_o\ & ( !\inst2|16~combout\ & ( (!\WR[3]~input_o\) # (\WR[4]~input_o\) ) ) ) # ( !\WR[2]~input_o\ & ( 
-- !\inst2|16~combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	datae => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_16~combout\,
	combout => \inst4|18~combout\);

-- Location: CLKCTRL_G3
\inst4|18~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|18~clkctrl_outclk\);

-- Location: FF_X75_Y68_N25
\inst50[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(31));

-- Location: LABCELL_X61_Y48_N8
\inst3|18\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst3|18~combout\ = LCELL(( \inst2|15~combout\ ) # ( !\inst2|15~combout\ & ( (!\WR[3]~input_o\) # ((!\WR[2]~input_o\) # (\WR[4]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110111111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[3]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[2]~input_o\,
	dataf => \inst2|ALT_INV_15~combout\,
	combout => \inst3|18~combout\);

-- Location: CLKCTRL_G12
\inst3|18~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|18~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|18~clkctrl_outclk\);

-- Location: FF_X75_Y68_N21
\inst416[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(31));

-- Location: LABCELL_X61_Y48_N38
\inst4|17\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst4|17~combout\ = LCELL(( \inst2|16~combout\ ) # ( !\inst2|16~combout\ & ( ((!\WR[3]~input_o\) # (\WR[4]~input_o\)) # (\WR[2]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111110111111101111111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WR[2]~input_o\,
	datab => \ALT_INV_WR[4]~input_o\,
	datac => \ALT_INV_WR[3]~input_o\,
	dataf => \inst2|ALT_INV_16~combout\,
	combout => \inst4|17~combout\);

-- Location: CLKCTRL_G8
\inst4|17~clkctrl\ : arriaiigz_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|17~clkctrl_outclk\);

-- Location: FF_X75_Y72_N25
\inst48[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[31]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(31));

-- Location: MLABCELL_X75_Y68_N20
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\ = ( inst416(31) & ( inst48(31) & ( (!\RR1[0]~input_o\ & (((\RR1[4]~input_o\)) # (inst415(31)))) # (\RR1[0]~input_o\ & (((!\RR1[4]~input_o\) # (inst50(31))))) ) ) ) # ( !inst416(31) & ( 
-- inst48(31) & ( (!\RR1[0]~input_o\ & (((\RR1[4]~input_o\)) # (inst415(31)))) # (\RR1[0]~input_o\ & (((inst50(31) & \RR1[4]~input_o\)))) ) ) ) # ( inst416(31) & ( !inst48(31) & ( (!\RR1[0]~input_o\ & (inst415(31) & ((!\RR1[4]~input_o\)))) # 
-- (\RR1[0]~input_o\ & (((!\RR1[4]~input_o\) # (inst50(31))))) ) ) ) # ( !inst416(31) & ( !inst48(31) & ( (!\RR1[0]~input_o\ & (inst415(31) & ((!\RR1[4]~input_o\)))) # (\RR1[0]~input_o\ & (((inst50(31) & \RR1[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => ALT_INV_inst415(31),
	datac => ALT_INV_inst50(31),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst416(31),
	dataf => ALT_INV_inst48(31),
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X75_Y68_N10
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\ = ( \RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\ & ( (!\RR1[2]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\) ) 
-- ) ) # ( !\RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\)) # (\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\))) ) ) ) # ( \RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\ & 
-- \RR1[2]~input_o\) ) ) ) # ( !\RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\)) # (\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~8_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~5_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~7_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y64_N36
\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[31]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR1[3]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[31]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[31]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~4_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X66_Y96_N32
\GR[30]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(30),
	o => \GR[30]~input_o\);

-- Location: IOIBUF_X119_Y64_N32
\D[30]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(30),
	o => \D[30]~input_o\);

-- Location: FF_X74_Y63_N13
\inst61[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(30));

-- Location: MLABCELL_X73_Y63_N26
\inst62[30]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[30]~feeder_combout\ = ( \D[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[30]~input_o\,
	combout => \inst62[30]~feeder_combout\);

-- Location: FF_X73_Y63_N27
\inst62[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[30]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(30));

-- Location: FF_X74_Y63_N9
\inst59[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(30));

-- Location: MLABCELL_X73_Y63_N0
\inst60[30]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[30]~feeder_combout\ = ( \D[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[30]~input_o\,
	combout => \inst60[30]~feeder_combout\);

-- Location: FF_X73_Y63_N1
\inst60[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[30]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(30));

-- Location: LABCELL_X74_Y63_N8
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\ = ( inst59(30) & ( inst60(30) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst62(30)))) # (\RR1[0]~input_o\ & (inst61(30)))) ) ) ) # ( !inst59(30) & ( inst60(30) & ( 
-- (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst62(30))))) # (\RR1[0]~input_o\ & (inst61(30) & (\RR1[1]~input_o\))) ) ) ) # ( inst59(30) & ( !inst60(30) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst62(30))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst61(30)))) ) ) ) # ( !inst59(30) & ( !inst60(30) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(30)))) # (\RR1[0]~input_o\ & (inst61(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst61(30),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst62(30),
	datae => ALT_INV_inst59(30),
	dataf => ALT_INV_inst60(30),
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\);

-- Location: FF_X74_Y61_N1
\inst68[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(30));

-- Location: FF_X75_Y63_N33
\inst69[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(30));

-- Location: FF_X75_Y63_N9
\inst67[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(30));

-- Location: FF_X78_Y63_N11
\inst70[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(30));

-- Location: MLABCELL_X75_Y63_N8
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\ = ( inst67(30) & ( inst70(30) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (inst68(30)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst69(30))))) ) ) ) # ( !inst67(30) & ( 
-- inst70(30) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (inst68(30)))) # (\RR1[0]~input_o\ & (((inst69(30) & \RR1[1]~input_o\)))) ) ) ) # ( inst67(30) & ( !inst70(30) & ( (!\RR1[0]~input_o\ & (inst68(30) & ((!\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst69(30))))) ) ) ) # ( !inst67(30) & ( !inst70(30) & ( (!\RR1[0]~input_o\ & (inst68(30) & ((!\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((inst69(30) & \RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(30),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst69(30),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst67(30),
	dataf => ALT_INV_inst70(30),
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\);

-- Location: FF_X73_Y64_N5
\inst66[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(30));

-- Location: LABCELL_X78_Y60_N38
\inst63[30]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[30]~feeder_combout\ = ( \D[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[30]~input_o\,
	combout => \inst63[30]~feeder_combout\);

-- Location: FF_X78_Y60_N39
\inst63[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[30]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(30));

-- Location: FF_X73_Y64_N1
\inst65[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(30));

-- Location: FF_X77_Y62_N31
\inst614[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(30));

-- Location: MLABCELL_X73_Y64_N0
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\ = ( inst65(30) & ( inst614(30) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst63(30))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst66(30)))) ) ) ) # ( !inst65(30) & ( 
-- inst614(30) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst63(30))))) # (\RR1[0]~input_o\ & (inst66(30) & ((\RR1[1]~input_o\)))) ) ) ) # ( inst65(30) & ( !inst614(30) & ( (!\RR1[0]~input_o\ & (((inst63(30) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ 
-- & (((!\RR1[1]~input_o\)) # (inst66(30)))) ) ) ) # ( !inst65(30) & ( !inst614(30) & ( (!\RR1[0]~input_o\ & (((inst63(30) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst66(30) & ((\RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst66(30),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst63(30),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst65(30),
	dataf => ALT_INV_inst614(30),
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\);

-- Location: FF_X75_Y67_N25
\inst58[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(30));

-- Location: FF_X76_Y60_N23
\inst55[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(30));

-- Location: FF_X75_Y67_N21
\inst57[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(30));

-- Location: LABCELL_X76_Y60_N20
\inst56[30]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[30]~feeder_combout\ = ( \D[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[30]~input_o\,
	combout => \inst56[30]~feeder_combout\);

-- Location: FF_X76_Y60_N21
\inst56[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[30]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(30));

-- Location: MLABCELL_X75_Y67_N20
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ = ( inst57(30) & ( inst56(30) & ( (!\RR1[0]~input_o\ & (((inst55(30)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst58(30)))) ) ) ) # ( !inst57(30) & ( 
-- inst56(30) & ( (!\RR1[0]~input_o\ & (((inst55(30)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst58(30) & (\RR1[1]~input_o\))) ) ) ) # ( inst57(30) & ( !inst56(30) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst55(30))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst58(30)))) ) ) ) # ( !inst57(30) & ( !inst56(30) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst55(30))))) # (\RR1[0]~input_o\ & (inst58(30) & (\RR1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(30),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst55(30),
	datae => ALT_INV_inst57(30),
	dataf => ALT_INV_inst56(30),
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X75_Y67_N30
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\) # ((!\RR1[4]~input_o\ 
-- & (\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\)) # (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ & ( (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\))) # (\RR1[4]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\ & \RR1[2]~input_o\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ & ( 
-- (!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\ & ((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ & ( (\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\)) 
-- # (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~3_combout\,
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~1_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\);

-- Location: FF_X83_Y70_N5
\inst51[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(30));

-- Location: LABCELL_X84_Y70_N4
\inst49[30]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[30]~feeder_combout\ = ( \D[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[30]~input_o\,
	combout => \inst49[30]~feeder_combout\);

-- Location: FF_X84_Y70_N5
\inst49[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[30]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(30));

-- Location: FF_X83_Y70_N21
\inst418[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(30));

-- Location: LABCELL_X84_Y70_N22
\inst417[30]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[30]~feeder_combout\ = ( \D[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[30]~input_o\,
	combout => \inst417[30]~feeder_combout\);

-- Location: FF_X84_Y70_N23
\inst417[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[30]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(30));

-- Location: MLABCELL_X83_Y70_N20
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\ = ( inst418(30) & ( inst417(30) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst49(30)))) # (\RR1[2]~input_o\ & (inst51(30)))) ) ) ) # ( !inst418(30) & ( inst417(30) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst49(30))))) # (\RR1[2]~input_o\ & (inst51(30) & (\RR1[4]~input_o\))) ) ) ) # ( inst418(30) & ( !inst417(30) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst49(30))))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst51(30)))) ) ) ) # ( !inst418(30) & ( !inst417(30) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(30)))) # (\RR1[2]~input_o\ & (inst51(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(30),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst49(30),
	datae => ALT_INV_inst418(30),
	dataf => ALT_INV_inst417(30),
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\);

-- Location: FF_X74_Y66_N23
\inst416[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(30));

-- Location: FF_X75_Y66_N5
\inst53[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(30));

-- Location: FF_X75_Y66_N1
\inst4115[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(30));

-- Location: FF_X74_Y66_N25
\inst50[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(30));

-- Location: MLABCELL_X75_Y66_N0
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\ = ( inst4115(30) & ( inst50(30) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst416(30)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst53(30))))) ) ) ) # ( !inst4115(30) & ( 
-- inst50(30) & ( (!\RR1[4]~input_o\ & (inst416(30) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst53(30))))) ) ) ) # ( inst4115(30) & ( !inst50(30) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst416(30)))) # 
-- (\RR1[4]~input_o\ & (((inst53(30) & \RR1[2]~input_o\)))) ) ) ) # ( !inst4115(30) & ( !inst50(30) & ( (!\RR1[4]~input_o\ & (inst416(30) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((inst53(30) & \RR1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst416(30),
	datac => ALT_INV_inst53(30),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst4115(30),
	dataf => ALT_INV_inst50(30),
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\);

-- Location: FF_X74_Y69_N3
\inst415[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(30));

-- Location: FF_X76_Y70_N25
\inst54[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(30));

-- Location: LABCELL_X81_Y72_N0
\inst48[30]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[30]~feeder_combout\ = ( \D[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[30]~input_o\,
	combout => \inst48[30]~feeder_combout\);

-- Location: FF_X81_Y72_N1
\inst48[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[30]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(30));

-- Location: FF_X76_Y70_N1
\inst46[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(30));

-- Location: LABCELL_X76_Y70_N0
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ = ( inst46(30) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((inst48(30)))) # (\RR1[2]~input_o\ & (inst54(30))) ) ) ) # ( !inst46(30) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((inst48(30)))) # (\RR1[2]~input_o\ & (inst54(30))) ) ) ) # ( inst46(30) & ( !\RR1[4]~input_o\ & ( (\RR1[2]~input_o\) # (inst415(30)) ) ) ) # ( !inst46(30) & ( !\RR1[4]~input_o\ & ( (inst415(30) & !\RR1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst415(30),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst54(30),
	datad => ALT_INV_inst48(30),
	datae => ALT_INV_inst46(30),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\);

-- Location: FF_X74_Y69_N1
\inst52[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(30));

-- Location: FF_X74_Y70_N27
\inst47[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(30));

-- Location: FF_X75_Y69_N21
\inst419[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(30));

-- Location: FF_X74_Y70_N1
\inst111[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[30]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(30));

-- Location: MLABCELL_X75_Y69_N20
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\ = ( inst419(30) & ( inst111(30) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst47(30)))) # (\RR1[2]~input_o\ & (inst52(30)))) ) ) ) # ( !inst419(30) & ( inst111(30) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst47(30)))) # (\RR1[2]~input_o\ & (inst52(30))))) ) ) ) # ( inst419(30) & ( !inst111(30) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & ((inst47(30)))) # (\RR1[2]~input_o\ & (inst52(30))))) ) ) ) # ( !inst419(30) & ( !inst111(30) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst47(30)))) # (\RR1[2]~input_o\ & (inst52(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst52(30),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst47(30),
	datae => ALT_INV_inst419(30),
	dataf => ALT_INV_inst111(30),
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X75_Y67_N32
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\) # ((!\RR1[1]~input_o\ 
-- & (\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\)) # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\ & ( (!\RR1[1]~input_o\ & ((!\RR1[0]~input_o\) # ((\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\)))) # (\RR1[1]~input_o\ & (\RR1[0]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\ & ( (!\RR1[1]~input_o\ & 
-- (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\) # ((\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\ & ( (\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\)) 
-- # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~7_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~8_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~6_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~5_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y67_N18
\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[30]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\ & \RR1[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[30]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_RR1[3]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X74_Y96_N32
\GR[29]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(29),
	o => \GR[29]~input_o\);

-- Location: IOIBUF_X119_Y64_N1
\D[29]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(29),
	o => \D[29]~input_o\);

-- Location: FF_X74_Y60_N5
\inst66[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(29));

-- Location: LABCELL_X74_Y62_N22
\inst63[29]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[29]~feeder_combout\ = \D[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[29]~input_o\,
	combout => \inst63[29]~feeder_combout\);

-- Location: FF_X74_Y62_N23
\inst63[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[29]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(29));

-- Location: FF_X74_Y60_N21
\inst65[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(29));

-- Location: LABCELL_X74_Y62_N20
\inst614[29]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[29]~feeder_combout\ = \D[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[29]~input_o\,
	combout => \inst614[29]~feeder_combout\);

-- Location: FF_X74_Y62_N21
\inst614[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[29]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(29));

-- Location: LABCELL_X74_Y60_N20
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\ = ( inst65(29) & ( inst614(29) & ( (!\RR1[1]~input_o\ & (((inst63(29)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst66(29)))) ) ) ) # ( !inst65(29) & ( 
-- inst614(29) & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst63(29))))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst66(29)))) ) ) ) # ( inst65(29) & ( !inst614(29) & ( (!\RR1[1]~input_o\ & (((inst63(29)) # (\RR1[0]~input_o\)))) # 
-- (\RR1[1]~input_o\ & (inst66(29) & (\RR1[0]~input_o\))) ) ) ) # ( !inst65(29) & ( !inst614(29) & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst63(29))))) # (\RR1[1]~input_o\ & (inst66(29) & (\RR1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst66(29),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst63(29),
	datae => ALT_INV_inst65(29),
	dataf => ALT_INV_inst614(29),
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X73_Y63_N24
\inst60[29]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[29]~feeder_combout\ = ( \D[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[29]~input_o\,
	combout => \inst60[29]~feeder_combout\);

-- Location: FF_X73_Y63_N25
\inst60[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[29]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(29));

-- Location: MLABCELL_X73_Y63_N28
\inst62[29]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[29]~feeder_combout\ = ( \D[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[29]~input_o\,
	combout => \inst62[29]~feeder_combout\);

-- Location: FF_X73_Y63_N29
\inst62[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[29]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(29));

-- Location: FF_X74_Y63_N17
\inst59[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(29));

-- Location: FF_X74_Y63_N21
\inst61[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(29));

-- Location: LABCELL_X74_Y63_N16
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\ = ( inst59(29) & ( inst61(29) & ( ((!\RR1[1]~input_o\ & (inst60(29))) # (\RR1[1]~input_o\ & ((inst62(29))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst59(29) & ( inst61(29) & ( 
-- (!\RR1[1]~input_o\ & (!\RR1[0]~input_o\ & (inst60(29)))) # (\RR1[1]~input_o\ & (((inst62(29))) # (\RR1[0]~input_o\))) ) ) ) # ( inst59(29) & ( !inst61(29) & ( (!\RR1[1]~input_o\ & (((inst60(29))) # (\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & 
-- (!\RR1[0]~input_o\ & ((inst62(29))))) ) ) ) # ( !inst59(29) & ( !inst61(29) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst60(29))) # (\RR1[1]~input_o\ & ((inst62(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst60(29),
	datad => ALT_INV_inst62(29),
	datae => ALT_INV_inst59(29),
	dataf => ALT_INV_inst61(29),
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X76_Y60_N24
\inst56[29]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[29]~feeder_combout\ = ( \D[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[29]~input_o\,
	combout => \inst56[29]~feeder_combout\);

-- Location: FF_X76_Y60_N25
\inst56[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[29]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(29));

-- Location: FF_X73_Y60_N25
\inst58[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(29));

-- Location: FF_X73_Y60_N1
\inst57[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(29));

-- Location: FF_X76_Y60_N27
\inst55[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(29));

-- Location: MLABCELL_X73_Y60_N0
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\ = ( inst57(29) & ( inst55(29) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & (inst56(29))) # (\RR1[0]~input_o\ & ((inst58(29))))) ) ) ) # ( !inst57(29) & ( inst55(29) & ( 
-- (!\RR1[1]~input_o\ & (!\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst56(29))) # (\RR1[0]~input_o\ & ((inst58(29)))))) ) ) ) # ( inst57(29) & ( !inst55(29) & ( (!\RR1[1]~input_o\ & (\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & 
-- ((!\RR1[0]~input_o\ & (inst56(29))) # (\RR1[0]~input_o\ & ((inst58(29)))))) ) ) ) # ( !inst57(29) & ( !inst55(29) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst56(29))) # (\RR1[0]~input_o\ & ((inst58(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst56(29),
	datad => ALT_INV_inst58(29),
	datae => ALT_INV_inst57(29),
	dataf => ALT_INV_inst55(29),
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X78_Y63_N22
\inst70[29]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[29]~feeder_combout\ = ( \D[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[29]~input_o\,
	combout => \inst70[29]~feeder_combout\);

-- Location: FF_X78_Y63_N23
\inst70[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[29]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(29));

-- Location: FF_X75_Y63_N21
\inst69[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(29));

-- Location: FF_X81_Y64_N1
\inst68[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(29));

-- Location: FF_X75_Y63_N37
\inst67[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(29));

-- Location: MLABCELL_X75_Y63_N36
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\ = ( inst67(29) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst70(29))) # (\RR1[0]~input_o\ & ((inst69(29)))) ) ) ) # ( !inst67(29) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (inst70(29))) # (\RR1[0]~input_o\ & ((inst69(29)))) ) ) ) # ( inst67(29) & ( !\RR1[1]~input_o\ & ( (inst68(29)) # (\RR1[0]~input_o\) ) ) ) # ( !inst67(29) & ( !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & inst68(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst70(29),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst69(29),
	datad => ALT_INV_inst68(29),
	datae => ALT_INV_inst67(29),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X74_Y60_N30
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\ = ( \RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\ & ( (\RR1[2]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\) ) 
-- ) ) # ( !\RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\))) # (\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\)) ) ) ) # ( \RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\ & 
-- !\RR1[2]~input_o\) ) ) ) # ( !\RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\))) # (\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~1_combout\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~2_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\,
	datae => \ALT_INV_RR1[4]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X86_Y66_N26
\inst416[29]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[29]~feeder_combout\ = ( \D[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[29]~input_o\,
	combout => \inst416[29]~feeder_combout\);

-- Location: FF_X86_Y66_N27
\inst416[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[29]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(29));

-- Location: FF_X75_Y66_N13
\inst53[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(29));

-- Location: FF_X75_Y66_N29
\inst4115[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(29));

-- Location: FF_X74_Y66_N29
\inst50[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(29));

-- Location: MLABCELL_X75_Y66_N28
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\ = ( inst4115(29) & ( inst50(29) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (inst416(29)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst53(29))))) ) ) ) # ( !inst4115(29) & ( 
-- inst50(29) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (inst416(29)))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst53(29))))) ) ) ) # ( inst4115(29) & ( !inst50(29) & ( (!\RR1[2]~input_o\ & (inst416(29) & (!\RR1[4]~input_o\))) # (\RR1[2]~input_o\ 
-- & (((!\RR1[4]~input_o\) # (inst53(29))))) ) ) ) # ( !inst4115(29) & ( !inst50(29) & ( (!\RR1[2]~input_o\ & (inst416(29) & (!\RR1[4]~input_o\))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst53(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst416(29),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst53(29),
	datae => ALT_INV_inst4115(29),
	dataf => ALT_INV_inst50(29),
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\);

-- Location: FF_X84_Y73_N23
\inst417[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(29));

-- Location: FF_X83_Y70_N13
\inst51[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(29));

-- Location: FF_X84_Y73_N25
\inst49[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(29));

-- Location: FF_X83_Y70_N29
\inst418[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(29));

-- Location: MLABCELL_X83_Y70_N28
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\ = ( inst418(29) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((inst49(29)))) # (\RR1[2]~input_o\ & (inst51(29))) ) ) ) # ( !inst418(29) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((inst49(29)))) # (\RR1[2]~input_o\ & (inst51(29))) ) ) ) # ( inst418(29) & ( !\RR1[4]~input_o\ & ( (\RR1[2]~input_o\) # (inst417(29)) ) ) ) # ( !inst418(29) & ( !\RR1[4]~input_o\ & ( (inst417(29) & !\RR1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst417(29),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst51(29),
	datad => ALT_INV_inst49(29),
	datae => ALT_INV_inst418(29),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X86_Y66_N20
\inst48[29]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[29]~feeder_combout\ = ( \D[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[29]~input_o\,
	combout => \inst48[29]~feeder_combout\);

-- Location: FF_X86_Y66_N21
\inst48[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[29]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(29));

-- Location: FF_X74_Y69_N25
\inst415[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(29));

-- Location: FF_X76_Y70_N13
\inst54[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(29));

-- Location: FF_X76_Y70_N29
\inst46[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(29));

-- Location: LABCELL_X76_Y70_N28
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\ = ( inst46(29) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst48(29))) # (\RR1[2]~input_o\ & ((inst54(29)))) ) ) ) # ( !inst46(29) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- (inst48(29))) # (\RR1[2]~input_o\ & ((inst54(29)))) ) ) ) # ( inst46(29) & ( !\RR1[4]~input_o\ & ( (\RR1[2]~input_o\) # (inst415(29)) ) ) ) # ( !inst46(29) & ( !\RR1[4]~input_o\ & ( (inst415(29) & !\RR1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(29),
	datab => ALT_INV_inst415(29),
	datac => ALT_INV_inst54(29),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst46(29),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X74_Y70_N28
\inst111[29]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[29]~feeder_combout\ = ( \D[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[29]~input_o\,
	combout => \inst111[29]~feeder_combout\);

-- Location: FF_X74_Y70_N29
\inst111[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[29]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(29));

-- Location: FF_X74_Y69_N27
\inst52[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(29));

-- Location: FF_X75_Y69_N25
\inst419[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[29]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(29));

-- Location: LABCELL_X74_Y70_N14
\inst47[29]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[29]~feeder_combout\ = ( \D[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[29]~input_o\,
	combout => \inst47[29]~feeder_combout\);

-- Location: FF_X74_Y70_N15
\inst47[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[29]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(29));

-- Location: MLABCELL_X75_Y69_N24
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ = ( inst419(29) & ( inst47(29) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (inst111(29)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst52(29))))) ) ) ) # ( !inst419(29) & ( 
-- inst47(29) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (inst111(29)))) # (\RR1[2]~input_o\ & (((inst52(29) & \RR1[4]~input_o\)))) ) ) ) # ( inst419(29) & ( !inst47(29) & ( (!\RR1[2]~input_o\ & (inst111(29) & ((!\RR1[4]~input_o\)))) # 
-- (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst52(29))))) ) ) ) # ( !inst419(29) & ( !inst47(29) & ( (!\RR1[2]~input_o\ & (inst111(29) & ((!\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((inst52(29) & \RR1[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst111(29),
	datac => ALT_INV_inst52(29),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst419(29),
	dataf => ALT_INV_inst47(29),
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X75_Y67_N2
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\) # ((!\RR1[1]~input_o\ 
-- & ((\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\ & 
-- (((\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ & ( (\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~8_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~7_combout\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~6_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~5_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y67_N4
\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[29]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\ & \RR1[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[29]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[29]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_RR1[3]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X119_Y62_N63
\D[28]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(28),
	o => \D[28]~input_o\);

-- Location: FF_X77_Y60_N7
\inst56[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(28));

-- Location: FF_X77_Y60_N27
\inst55[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(28));

-- Location: FF_X73_Y60_N29
\inst57[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(28));

-- Location: FF_X73_Y60_N33
\inst58[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(28));

-- Location: MLABCELL_X73_Y60_N28
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\ = ( inst57(28) & ( inst58(28) & ( ((!\RR1[1]~input_o\ & ((inst55(28)))) # (\RR1[1]~input_o\ & (inst56(28)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst57(28) & ( inst58(28) & ( 
-- (!\RR1[1]~input_o\ & (((inst55(28) & !\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst56(28)))) ) ) ) # ( inst57(28) & ( !inst58(28) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst55(28))))) # (\RR1[1]~input_o\ & (inst56(28) 
-- & ((!\RR1[0]~input_o\)))) ) ) ) # ( !inst57(28) & ( !inst58(28) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst55(28)))) # (\RR1[1]~input_o\ & (inst56(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst56(28),
	datac => ALT_INV_inst55(28),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst57(28),
	dataf => ALT_INV_inst58(28),
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X77_Y62_N38
\inst614[28]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[28]~feeder_combout\ = ( \D[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[28]~input_o\,
	combout => \inst614[28]~feeder_combout\);

-- Location: FF_X77_Y62_N39
\inst614[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[28]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(28));

-- Location: FF_X77_Y62_N13
\inst63[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(28));

-- Location: FF_X74_Y60_N13
\inst65[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(28));

-- Location: FF_X74_Y60_N17
\inst66[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(28));

-- Location: LABCELL_X74_Y60_N12
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\ = ( inst65(28) & ( inst66(28) & ( ((!\RR1[1]~input_o\ & ((inst63(28)))) # (\RR1[1]~input_o\ & (inst614(28)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst65(28) & ( inst66(28) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(28)))) # (\RR1[1]~input_o\ & (inst614(28))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\)) ) ) ) # ( inst65(28) & ( !inst66(28) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(28)))) # 
-- (\RR1[1]~input_o\ & (inst614(28))))) # (\RR1[0]~input_o\ & (!\RR1[1]~input_o\)) ) ) ) # ( !inst65(28) & ( !inst66(28) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(28)))) # (\RR1[1]~input_o\ & (inst614(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst614(28),
	datad => ALT_INV_inst63(28),
	datae => ALT_INV_inst65(28),
	dataf => ALT_INV_inst66(28),
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\);

-- Location: FF_X74_Y63_N31
\inst61[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(28));

-- Location: MLABCELL_X73_Y63_N30
\inst60[28]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[28]~feeder_combout\ = ( \D[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[28]~input_o\,
	combout => \inst60[28]~feeder_combout\);

-- Location: FF_X73_Y63_N31
\inst60[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[28]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(28));

-- Location: FF_X74_Y63_N5
\inst59[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(28));

-- Location: MLABCELL_X73_Y63_N34
\inst62[28]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[28]~feeder_combout\ = ( \D[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[28]~input_o\,
	combout => \inst62[28]~feeder_combout\);

-- Location: FF_X73_Y63_N35
\inst62[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[28]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(28));

-- Location: LABCELL_X74_Y63_N4
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ = ( inst59(28) & ( inst62(28) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst60(28))))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst61(28)))) ) ) ) # ( !inst59(28) & ( 
-- inst62(28) & ( (!\RR1[1]~input_o\ & (((inst60(28) & !\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst61(28)))) ) ) ) # ( inst59(28) & ( !inst62(28) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst60(28))))) # 
-- (\RR1[1]~input_o\ & (inst61(28) & ((\RR1[0]~input_o\)))) ) ) ) # ( !inst59(28) & ( !inst62(28) & ( (!\RR1[1]~input_o\ & (((inst60(28) & !\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (inst61(28) & ((\RR1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst61(28),
	datac => ALT_INV_inst60(28),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst59(28),
	dataf => ALT_INV_inst62(28),
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\);

-- Location: FF_X78_Y63_N19
\inst70[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(28));

-- Location: FF_X80_Y61_N35
\inst68[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(28));

-- Location: FF_X75_Y63_N29
\inst69[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(28));

-- Location: FF_X75_Y63_N25
\inst67[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(28));

-- Location: MLABCELL_X75_Y63_N24
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\ = ( inst67(28) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst70(28))) # (\RR1[0]~input_o\ & ((inst69(28)))) ) ) ) # ( !inst67(28) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (inst70(28))) # (\RR1[0]~input_o\ & ((inst69(28)))) ) ) ) # ( inst67(28) & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\) # (inst68(28)) ) ) ) # ( !inst67(28) & ( !\RR1[1]~input_o\ & ( (inst68(28) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst70(28),
	datab => ALT_INV_inst68(28),
	datac => ALT_INV_inst69(28),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst67(28),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X74_Y60_N0
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\ & ( ((!\RR1[4]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\)) # (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\)))) # (\RR1[2]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\)) 
-- # (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\)) # (\RR1[4]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\)) # (\RR1[4]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~1_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~2_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\);

-- Location: FF_X81_Y72_N27
\inst48[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(28));

-- Location: FF_X74_Y69_N11
\inst415[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(28));

-- Location: FF_X76_Y70_N21
\inst54[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(28));

-- Location: FF_X76_Y70_N37
\inst46[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(28));

-- Location: LABCELL_X76_Y70_N36
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\ = ( inst46(28) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst48(28))) # (\RR1[2]~input_o\ & ((inst54(28)))) ) ) ) # ( !inst46(28) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- (inst48(28))) # (\RR1[2]~input_o\ & ((inst54(28)))) ) ) ) # ( inst46(28) & ( !\RR1[4]~input_o\ & ( (\RR1[2]~input_o\) # (inst415(28)) ) ) ) # ( !inst46(28) & ( !\RR1[4]~input_o\ & ( (inst415(28) & !\RR1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(28),
	datab => ALT_INV_inst415(28),
	datac => ALT_INV_inst54(28),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst46(28),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\);

-- Location: FF_X83_Y70_N1
\inst51[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(28));

-- Location: FF_X84_Y70_N9
\inst417[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(28));

-- Location: FF_X83_Y70_N17
\inst418[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(28));

-- Location: FF_X84_Y70_N35
\inst49[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(28));

-- Location: MLABCELL_X83_Y70_N16
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\ = ( inst418(28) & ( inst49(28) & ( (!\RR1[2]~input_o\ & (((inst417(28)) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst51(28)))) ) ) ) # ( !inst418(28) & ( 
-- inst49(28) & ( (!\RR1[2]~input_o\ & (((inst417(28)) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (inst51(28) & (\RR1[4]~input_o\))) ) ) ) # ( inst418(28) & ( !inst49(28) & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & inst417(28))))) # (\RR1[2]~input_o\ 
-- & (((!\RR1[4]~input_o\)) # (inst51(28)))) ) ) ) # ( !inst418(28) & ( !inst49(28) & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & inst417(28))))) # (\RR1[2]~input_o\ & (inst51(28) & (\RR1[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(28),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst417(28),
	datae => ALT_INV_inst418(28),
	dataf => ALT_INV_inst49(28),
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X74_Y70_N22
\inst47[28]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[28]~feeder_combout\ = ( \D[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[28]~input_o\,
	combout => \inst47[28]~feeder_combout\);

-- Location: FF_X74_Y70_N23
\inst47[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[28]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(28));

-- Location: LABCELL_X74_Y70_N36
\inst111[28]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[28]~feeder_combout\ = ( \D[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[28]~input_o\,
	combout => \inst111[28]~feeder_combout\);

-- Location: FF_X74_Y70_N37
\inst111[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[28]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(28));

-- Location: FF_X75_Y69_N9
\inst419[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(28));

-- Location: FF_X74_Y69_N9
\inst52[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(28));

-- Location: MLABCELL_X75_Y69_N8
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\ = ( inst419(28) & ( inst52(28) & ( ((!\RR1[4]~input_o\ & ((inst111(28)))) # (\RR1[4]~input_o\ & (inst47(28)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst419(28) & ( inst52(28) & ( 
-- (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst111(28)))) # (\RR1[4]~input_o\ & (inst47(28))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst419(28) & ( !inst52(28) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst111(28)))) # 
-- (\RR1[4]~input_o\ & (inst47(28))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst419(28) & ( !inst52(28) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst111(28)))) # (\RR1[4]~input_o\ & (inst47(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst47(28),
	datac => ALT_INV_inst111(28),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst419(28),
	dataf => ALT_INV_inst52(28),
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\);

-- Location: FF_X74_Y66_N15
\inst416[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(28));

-- Location: FF_X74_Y66_N17
\inst50[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(28));

-- Location: FF_X75_Y66_N37
\inst4115[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(28));

-- Location: FF_X75_Y66_N21
\inst53[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[28]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(28));

-- Location: MLABCELL_X75_Y66_N36
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\ = ( inst4115(28) & ( inst53(28) & ( ((!\RR1[4]~input_o\ & (inst416(28))) # (\RR1[4]~input_o\ & ((inst50(28))))) # (\RR1[2]~input_o\) ) ) ) # ( !inst4115(28) & ( inst53(28) & ( 
-- (!\RR1[4]~input_o\ & (inst416(28) & (!\RR1[2]~input_o\))) # (\RR1[4]~input_o\ & (((inst50(28)) # (\RR1[2]~input_o\)))) ) ) ) # ( inst4115(28) & ( !inst53(28) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst416(28)))) # (\RR1[4]~input_o\ & 
-- (((!\RR1[2]~input_o\ & inst50(28))))) ) ) ) # ( !inst4115(28) & ( !inst53(28) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst416(28))) # (\RR1[4]~input_o\ & ((inst50(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst416(28),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst50(28),
	datae => ALT_INV_inst4115(28),
	dataf => ALT_INV_inst53(28),
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X77_Y66_N20
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\ & ( \RR1[1]~input_o\ & ( (\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\) # (\RR1[0]~input_o\) ) 
-- ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\ & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\) ) ) ) # ( 
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\ & ( !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\)) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\ & ( !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~6_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~7_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~5_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~8_combout\,
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\);

-- Location: IOIBUF_X119_Y79_N94
\GR[28]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(28),
	o => \GR[28]~input_o\);

-- Location: MLABCELL_X80_Y66_N22
\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\ & ( \GR[28]~input_o\ & ( ((!\RR1[3]~input_o\) # (\GR[0]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\ & ( \GR[28]~input_o\ & ( ((\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\ & 
-- \RR1[3]~input_o\)) # (\GR[0]~input_o\) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\ & ( !\GR[28]~input_o\ & ( (!\GR[0]~input_o\ & ((!\RR1[3]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\))) 
-- ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\ & ( !\GR[28]~input_o\ & ( (\inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\ & (\RR1[3]~input_o\ & !\GR[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000110111010000000000010001111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~4_combout\,
	datab => \ALT_INV_RR1[3]~input_o\,
	datad => \ALT_INV_GR[0]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~9_combout\,
	dataf => \ALT_INV_GR[28]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X82_Y96_N1
\D[27]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(27),
	o => \D[27]~input_o\);

-- Location: FF_X74_Y70_N5
\inst47[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(27));

-- Location: LABCELL_X74_Y70_N6
\inst111[27]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[27]~feeder_combout\ = ( \D[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[27]~input_o\,
	combout => \inst111[27]~feeder_combout\);

-- Location: FF_X74_Y70_N7
\inst111[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[27]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(27));

-- Location: FF_X75_Y69_N13
\inst419[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(27));

-- Location: FF_X74_Y69_N35
\inst52[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(27));

-- Location: MLABCELL_X75_Y69_N12
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\ = ( inst419(27) & ( inst52(27) & ( ((!\RR1[4]~input_o\ & ((inst111(27)))) # (\RR1[4]~input_o\ & (inst47(27)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst419(27) & ( inst52(27) & ( 
-- (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst111(27)))) # (\RR1[4]~input_o\ & (inst47(27))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst419(27) & ( !inst52(27) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst111(27)))) # 
-- (\RR1[4]~input_o\ & (inst47(27))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst419(27) & ( !inst52(27) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst111(27)))) # (\RR1[4]~input_o\ & (inst47(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst47(27),
	datac => ALT_INV_inst111(27),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst419(27),
	dataf => ALT_INV_inst52(27),
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\);

-- Location: FF_X76_Y70_N9
\inst54[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(27));

-- Location: LABCELL_X81_Y72_N8
\inst48[27]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[27]~feeder_combout\ = ( \D[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[27]~input_o\,
	combout => \inst48[27]~feeder_combout\);

-- Location: FF_X81_Y72_N9
\inst48[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[27]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(27));

-- Location: FF_X74_Y69_N33
\inst415[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(27));

-- Location: FF_X76_Y70_N5
\inst46[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(27));

-- Location: LABCELL_X76_Y70_N4
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\ = ( inst46(27) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((inst48(27)))) # (\RR1[2]~input_o\ & (inst54(27))) ) ) ) # ( !inst46(27) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((inst48(27)))) # (\RR1[2]~input_o\ & (inst54(27))) ) ) ) # ( inst46(27) & ( !\RR1[4]~input_o\ & ( (\RR1[2]~input_o\) # (inst415(27)) ) ) ) # ( !inst46(27) & ( !\RR1[4]~input_o\ & ( (inst415(27) & !\RR1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst54(27),
	datab => ALT_INV_inst48(27),
	datac => ALT_INV_inst415(27),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst46(27),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\);

-- Location: FF_X83_Y70_N9
\inst51[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(27));

-- Location: LABCELL_X84_Y70_N2
\inst49[27]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[27]~feeder_combout\ = ( \D[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[27]~input_o\,
	combout => \inst49[27]~feeder_combout\);

-- Location: FF_X84_Y70_N3
\inst49[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[27]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(27));

-- Location: FF_X83_Y70_N25
\inst418[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(27));

-- Location: LABCELL_X84_Y70_N36
\inst417[27]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[27]~feeder_combout\ = ( \D[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[27]~input_o\,
	combout => \inst417[27]~feeder_combout\);

-- Location: FF_X84_Y70_N37
\inst417[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[27]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(27));

-- Location: MLABCELL_X83_Y70_N24
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\ = ( inst418(27) & ( inst417(27) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst49(27)))) # (\RR1[2]~input_o\ & (inst51(27)))) ) ) ) # ( !inst418(27) & ( inst417(27) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst49(27))))) # (\RR1[2]~input_o\ & (inst51(27) & (\RR1[4]~input_o\))) ) ) ) # ( inst418(27) & ( !inst417(27) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst49(27))))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst51(27)))) ) ) ) # ( !inst418(27) & ( !inst417(27) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(27)))) # (\RR1[2]~input_o\ & (inst51(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(27),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst49(27),
	datae => ALT_INV_inst418(27),
	dataf => ALT_INV_inst417(27),
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\);

-- Location: FF_X75_Y66_N9
\inst53[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(27));

-- Location: LABCELL_X74_Y66_N4
\inst50[27]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[27]~feeder_combout\ = ( \D[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[27]~input_o\,
	combout => \inst50[27]~feeder_combout\);

-- Location: FF_X74_Y66_N5
\inst50[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[27]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(27));

-- Location: FF_X75_Y66_N25
\inst4115[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(27));

-- Location: LABCELL_X74_Y66_N2
\inst416[27]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[27]~feeder_combout\ = ( \D[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[27]~input_o\,
	combout => \inst416[27]~feeder_combout\);

-- Location: FF_X74_Y66_N3
\inst416[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[27]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(27));

-- Location: MLABCELL_X75_Y66_N24
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ = ( inst4115(27) & ( inst416(27) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst50(27)))) # (\RR1[2]~input_o\ & (inst53(27)))) ) ) ) # ( !inst4115(27) & ( inst416(27) & ( 
-- (!\RR1[4]~input_o\ & (!\RR1[2]~input_o\)) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(27)))) # (\RR1[2]~input_o\ & (inst53(27))))) ) ) ) # ( inst4115(27) & ( !inst416(27) & ( (!\RR1[4]~input_o\ & (\RR1[2]~input_o\)) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & ((inst50(27)))) # (\RR1[2]~input_o\ & (inst53(27))))) ) ) ) # ( !inst4115(27) & ( !inst416(27) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(27)))) # (\RR1[2]~input_o\ & (inst53(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst53(27),
	datad => ALT_INV_inst50(27),
	datae => ALT_INV_inst4115(27),
	dataf => ALT_INV_inst416(27),
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X76_Y68_N20
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\ = ( \RR1[0]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\) # (\RR1[1]~input_o\) ) 
-- ) ) # ( !\RR1[0]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\)) # (\RR1[1]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\))) ) ) ) # ( \RR1[0]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\) ) ) ) # ( !\RR1[0]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\)) # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~5_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~6_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~7_combout\,
	datae => \ALT_INV_RR1[0]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~8_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\);

-- Location: FF_X77_Y60_N37
\inst55[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(27));

-- Location: FF_X75_Y61_N21
\inst58[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(27));

-- Location: FF_X76_Y61_N25
\inst57[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(27));

-- Location: FF_X77_Y60_N39
\inst56[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(27));

-- Location: LABCELL_X76_Y61_N24
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\ = ( inst57(27) & ( inst56(27) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (inst55(27)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst58(27))))) ) ) ) # ( !inst57(27) & ( 
-- inst56(27) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (inst55(27)))) # (\RR1[0]~input_o\ & (((inst58(27) & \RR1[1]~input_o\)))) ) ) ) # ( inst57(27) & ( !inst56(27) & ( (!\RR1[0]~input_o\ & (inst55(27) & ((!\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst58(27))))) ) ) ) # ( !inst57(27) & ( !inst56(27) & ( (!\RR1[0]~input_o\ & (inst55(27) & ((!\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((inst58(27) & \RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(27),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst58(27),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst57(27),
	dataf => ALT_INV_inst56(27),
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y61_N25
\inst69[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(27));

-- Location: FF_X78_Y63_N17
\inst70[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(27));

-- Location: FF_X74_Y61_N25
\inst67[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(27));

-- Location: FF_X74_Y61_N27
\inst68[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(27));

-- Location: LABCELL_X74_Y61_N24
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\ = ( inst67(27) & ( inst68(27) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst70(27)))) # (\RR1[0]~input_o\ & (inst69(27)))) ) ) ) # ( !inst67(27) & ( inst68(27) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\) # ((inst70(27))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\ & (inst69(27)))) ) ) ) # ( inst67(27) & ( !inst68(27) & ( (!\RR1[0]~input_o\ & (\RR1[1]~input_o\ & ((inst70(27))))) # (\RR1[0]~input_o\ & 
-- ((!\RR1[1]~input_o\) # ((inst69(27))))) ) ) ) # ( !inst67(27) & ( !inst68(27) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst70(27)))) # (\RR1[0]~input_o\ & (inst69(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst69(27),
	datad => ALT_INV_inst70(27),
	datae => ALT_INV_inst67(27),
	dataf => ALT_INV_inst68(27),
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\);

-- Location: FF_X76_Y63_N5
\inst61[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(27));

-- Location: MLABCELL_X73_Y63_N36
\inst62[27]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[27]~feeder_combout\ = ( \D[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[27]~input_o\,
	combout => \inst62[27]~feeder_combout\);

-- Location: FF_X73_Y63_N37
\inst62[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[27]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(27));

-- Location: MLABCELL_X73_Y63_N32
\inst60[27]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[27]~feeder_combout\ = ( \D[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[27]~input_o\,
	combout => \inst60[27]~feeder_combout\);

-- Location: FF_X73_Y63_N33
\inst60[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[27]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(27));

-- Location: FF_X76_Y63_N21
\inst59[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(27));

-- Location: LABCELL_X76_Y63_N20
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\ = ( inst59(27) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & ((inst62(27)))) # (\RR1[0]~input_o\ & (inst61(27))) ) ) ) # ( !inst59(27) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- ((inst62(27)))) # (\RR1[0]~input_o\ & (inst61(27))) ) ) ) # ( inst59(27) & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\) # (inst60(27)) ) ) ) # ( !inst59(27) & ( !\RR1[1]~input_o\ & ( (inst60(27) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst61(27),
	datab => ALT_INV_inst62(27),
	datac => ALT_INV_inst60(27),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst59(27),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\);

-- Location: FF_X74_Y62_N7
\inst614[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(27));

-- Location: FF_X73_Y62_N25
\inst66[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(27));

-- Location: FF_X73_Y62_N21
\inst65[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[27]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(27));

-- Location: LABCELL_X74_Y62_N4
\inst63[27]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[27]~feeder_combout\ = ( \D[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[27]~input_o\,
	combout => \inst63[27]~feeder_combout\);

-- Location: FF_X74_Y62_N5
\inst63[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[27]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(27));

-- Location: MLABCELL_X73_Y62_N20
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ = ( inst65(27) & ( inst63(27) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & (inst614(27))) # (\RR1[0]~input_o\ & ((inst66(27))))) ) ) ) # ( !inst65(27) & ( inst63(27) & ( 
-- (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst614(27))) # (\RR1[0]~input_o\ & ((inst66(27)))))) ) ) ) # ( inst65(27) & ( !inst63(27) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & 
-- ((!\RR1[0]~input_o\ & (inst614(27))) # (\RR1[0]~input_o\ & ((inst66(27)))))) ) ) ) # ( !inst65(27) & ( !inst63(27) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst614(27))) # (\RR1[0]~input_o\ & ((inst66(27)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst614(27),
	datac => ALT_INV_inst66(27),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst65(27),
	dataf => ALT_INV_inst63(27),
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X76_Y61_N30
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\ = ( \RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ & ( (!\RR1[2]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\) ) 
-- ) ) # ( !\RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\)) # (\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\))) ) ) ) # ( \RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\ & 
-- \RR1[2]~input_o\) ) ) ) # ( !\RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\)) # (\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~3_combout\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~2_combout\,
	datae => \ALT_INV_RR1[4]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~1_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\);

-- Location: IOIBUF_X100_Y96_N32
\GR[27]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(27),
	o => \GR[27]~input_o\);

-- Location: LABCELL_X76_Y68_N26
\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~10_combout\ = ( \GR[27]~input_o\ & ( ((!\RR1[3]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\)) # (\RR1[3]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\) ) ) # ( !\GR[27]~input_o\ & ( (!\GR[0]~input_o\ & ((!\RR1[3]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\)) # (\RR1[3]~input_o\ 
-- & ((\inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000000100110001110011011111110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~9_combout\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_GR[27]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X50_Y96_N94
\GR[26]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(26),
	o => \GR[26]~input_o\);

-- Location: IOIBUF_X119_Y74_N63
\D[26]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(26),
	o => \D[26]~input_o\);

-- Location: LABCELL_X74_Y62_N8
\inst63[26]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[26]~feeder_combout\ = ( \D[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[26]~input_o\,
	combout => \inst63[26]~feeder_combout\);

-- Location: FF_X74_Y62_N9
\inst63[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[26]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(26));

-- Location: FF_X75_Y62_N5
\inst66[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(26));

-- Location: FF_X75_Y62_N21
\inst65[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(26));

-- Location: FF_X74_Y62_N11
\inst614[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(26));

-- Location: MLABCELL_X75_Y62_N20
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\ = ( inst65(26) & ( inst614(26) & ( (!\RR1[0]~input_o\ & (((inst63(26))) # (\RR1[1]~input_o\))) # (\RR1[0]~input_o\ & ((!\RR1[1]~input_o\) # ((inst66(26))))) ) ) ) # ( !inst65(26) & ( 
-- inst614(26) & ( (!\RR1[0]~input_o\ & (((inst63(26))) # (\RR1[1]~input_o\))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\ & ((inst66(26))))) ) ) ) # ( inst65(26) & ( !inst614(26) & ( (!\RR1[0]~input_o\ & (!\RR1[1]~input_o\ & (inst63(26)))) # (\RR1[0]~input_o\ & 
-- ((!\RR1[1]~input_o\) # ((inst66(26))))) ) ) ) # ( !inst65(26) & ( !inst614(26) & ( (!\RR1[0]~input_o\ & (!\RR1[1]~input_o\ & (inst63(26)))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\ & ((inst66(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst63(26),
	datad => ALT_INV_inst66(26),
	datae => ALT_INV_inst65(26),
	dataf => ALT_INV_inst614(26),
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\);

-- Location: FF_X73_Y63_N21
\inst62[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(26));

-- Location: FF_X76_Y63_N33
\inst61[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(26));

-- Location: FF_X73_Y63_N39
\inst60[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(26));

-- Location: FF_X76_Y63_N29
\inst59[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(26));

-- Location: LABCELL_X76_Y63_N28
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\ = ( inst59(26) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst62(26))) # (\RR1[0]~input_o\ & ((inst61(26)))) ) ) ) # ( !inst59(26) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (inst62(26))) # (\RR1[0]~input_o\ & ((inst61(26)))) ) ) ) # ( inst59(26) & ( !\RR1[1]~input_o\ & ( (inst60(26)) # (\RR1[0]~input_o\) ) ) ) # ( !inst59(26) & ( !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & inst60(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(26),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst61(26),
	datad => ALT_INV_inst60(26),
	datae => ALT_INV_inst59(26),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X76_Y60_N10
\inst55[26]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[26]~feeder_combout\ = ( \D[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[26]~input_o\,
	combout => \inst55[26]~feeder_combout\);

-- Location: FF_X76_Y60_N11
\inst55[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[26]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(26));

-- Location: FF_X76_Y60_N9
\inst56[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(26));

-- Location: FF_X76_Y61_N13
\inst57[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(26));

-- Location: FF_X75_Y61_N29
\inst58[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(26));

-- Location: LABCELL_X76_Y61_N12
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\ = ( inst57(26) & ( inst58(26) & ( ((!\RR1[1]~input_o\ & (inst55(26))) # (\RR1[1]~input_o\ & ((inst56(26))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst57(26) & ( inst58(26) & ( 
-- (!\RR1[1]~input_o\ & (inst55(26) & ((!\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst56(26))))) ) ) ) # ( inst57(26) & ( !inst58(26) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst55(26)))) # (\RR1[1]~input_o\ & 
-- (((inst56(26) & !\RR1[0]~input_o\)))) ) ) ) # ( !inst57(26) & ( !inst58(26) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst55(26))) # (\RR1[1]~input_o\ & ((inst56(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(26),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst56(26),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst57(26),
	dataf => ALT_INV_inst58(26),
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\);

-- Location: FF_X78_Y63_N33
\inst70[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(26));

-- Location: FF_X74_Y61_N29
\inst68[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(26));

-- Location: FF_X74_Y61_N31
\inst67[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(26));

-- Location: FF_X75_Y61_N13
\inst69[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(26));

-- Location: LABCELL_X74_Y61_N30
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\ = ( inst67(26) & ( inst69(26) & ( ((!\RR1[1]~input_o\ & ((inst68(26)))) # (\RR1[1]~input_o\ & (inst70(26)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst67(26) & ( inst69(26) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst68(26)))) # (\RR1[1]~input_o\ & (inst70(26))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\)) ) ) ) # ( inst67(26) & ( !inst69(26) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst68(26)))) # 
-- (\RR1[1]~input_o\ & (inst70(26))))) # (\RR1[0]~input_o\ & (!\RR1[1]~input_o\)) ) ) ) # ( !inst67(26) & ( !inst69(26) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst68(26)))) # (\RR1[1]~input_o\ & (inst70(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst70(26),
	datad => ALT_INV_inst68(26),
	datae => ALT_INV_inst67(26),
	dataf => ALT_INV_inst69(26),
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X76_Y61_N38
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\ & 
-- ((\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\))) # (\RR1[2]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\ & !\RR1[4]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\ & ( 
-- (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\ & ((\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\ & !\RR1[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~1_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~2_combout\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4_combout\);

-- Location: FF_X76_Y67_N5
\inst51[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(26));

-- Location: FF_X84_Y74_N21
\inst49[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(26));

-- Location: FF_X76_Y67_N21
\inst418[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(26));

-- Location: LABCELL_X74_Y67_N2
\inst417[26]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[26]~feeder_combout\ = ( \D[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[26]~input_o\,
	combout => \inst417[26]~feeder_combout\);

-- Location: FF_X74_Y67_N3
\inst417[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[26]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(26));

-- Location: LABCELL_X76_Y67_N20
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\ = ( inst418(26) & ( inst417(26) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst49(26)))) # (\RR1[2]~input_o\ & (inst51(26)))) ) ) ) # ( !inst418(26) & ( inst417(26) & ( 
-- (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\) # ((inst49(26))))) # (\RR1[2]~input_o\ & (\RR1[4]~input_o\ & (inst51(26)))) ) ) ) # ( inst418(26) & ( !inst417(26) & ( (!\RR1[2]~input_o\ & (\RR1[4]~input_o\ & ((inst49(26))))) # (\RR1[2]~input_o\ & 
-- ((!\RR1[4]~input_o\) # ((inst51(26))))) ) ) ) # ( !inst418(26) & ( !inst417(26) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(26)))) # (\RR1[2]~input_o\ & (inst51(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => ALT_INV_inst51(26),
	datad => ALT_INV_inst49(26),
	datae => ALT_INV_inst418(26),
	dataf => ALT_INV_inst417(26),
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X78_Y66_N0
\inst48[26]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[26]~feeder_combout\ = ( \D[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[26]~input_o\,
	combout => \inst48[26]~feeder_combout\);

-- Location: FF_X78_Y66_N1
\inst48[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[26]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(26));

-- Location: FF_X74_Y69_N17
\inst415[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(26));

-- Location: FF_X76_Y65_N25
\inst54[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(26));

-- Location: FF_X76_Y65_N21
\inst46[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(26));

-- Location: LABCELL_X76_Y65_N20
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\ = ( inst46(26) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst54(26)) ) ) ) # ( !inst46(26) & ( \RR1[2]~input_o\ & ( (inst54(26) & \RR1[4]~input_o\) ) ) ) # ( inst46(26) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst415(26)))) # (\RR1[4]~input_o\ & (inst48(26))) ) ) ) # ( !inst46(26) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst415(26)))) # (\RR1[4]~input_o\ & (inst48(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(26),
	datab => ALT_INV_inst415(26),
	datac => ALT_INV_inst54(26),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst46(26),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\);

-- Location: FF_X84_Y63_N25
\inst53[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(26));

-- Location: FF_X84_Y74_N7
\inst416[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(26));

-- Location: FF_X84_Y63_N21
\inst4115[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(26));

-- Location: FF_X85_Y63_N1
\inst50[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(26));

-- Location: LABCELL_X84_Y63_N20
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\ = ( inst4115(26) & ( inst50(26) & ( (!\RR1[2]~input_o\ & (((inst416(26)) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst53(26)))) ) ) ) # ( !inst4115(26) & ( 
-- inst50(26) & ( (!\RR1[2]~input_o\ & (((inst416(26)) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (inst53(26) & (\RR1[4]~input_o\))) ) ) ) # ( inst4115(26) & ( !inst50(26) & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & inst416(26))))) # (\RR1[2]~input_o\ 
-- & (((!\RR1[4]~input_o\)) # (inst53(26)))) ) ) ) # ( !inst4115(26) & ( !inst50(26) & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & inst416(26))))) # (\RR1[2]~input_o\ & (inst53(26) & (\RR1[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(26),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst416(26),
	datae => ALT_INV_inst4115(26),
	dataf => ALT_INV_inst50(26),
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X74_Y70_N10
\inst47[26]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[26]~feeder_combout\ = \D[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[26]~input_o\,
	combout => \inst47[26]~feeder_combout\);

-- Location: FF_X74_Y70_N11
\inst47[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[26]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(26));

-- Location: LABCELL_X74_Y70_N8
\inst111[26]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[26]~feeder_combout\ = \D[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[26]~input_o\,
	combout => \inst111[26]~feeder_combout\);

-- Location: FF_X74_Y70_N9
\inst111[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[26]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(26));

-- Location: FF_X74_Y69_N19
\inst52[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(26));

-- Location: FF_X75_Y69_N37
\inst419[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[26]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(26));

-- Location: MLABCELL_X75_Y69_N36
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ = ( inst419(26) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst52(26)) ) ) ) # ( !inst419(26) & ( \RR1[2]~input_o\ & ( (\RR1[4]~input_o\ & inst52(26)) ) ) ) # ( inst419(26) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst111(26)))) # (\RR1[4]~input_o\ & (inst47(26))) ) ) ) # ( !inst419(26) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst111(26)))) # (\RR1[4]~input_o\ & (inst47(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(26),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => ALT_INV_inst111(26),
	datad => ALT_INV_inst52(26),
	datae => ALT_INV_inst419(26),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X76_Y63_N36
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\)) # 
-- (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\)) # (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ & ( 
-- !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ & ( !\RR1[1]~input_o\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\ & \RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~7_combout\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~6_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~8_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~5_combout\,
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X76_Y63_N0
\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~10_combout\ = ( \RR1[3]~input_o\ & ( (!\GR[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4_combout\))) # (\GR[0]~input_o\ & (\GR[26]~input_o\)) ) ) # ( !\RR1[3]~input_o\ & ( 
-- (!\GR[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9_combout\))) # (\GR[0]~input_o\ & (\GR[26]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[26]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~4_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~9_combout\,
	dataf => \ALT_INV_RR1[3]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X72_Y96_N94
\GR[25]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(25),
	o => \GR[25]~input_o\);

-- Location: IOIBUF_X119_Y67_N94
\D[25]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(25),
	o => \D[25]~input_o\);

-- Location: FF_X78_Y63_N35
\inst70[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(25));

-- Location: FF_X74_Y61_N35
\inst68[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(25));

-- Location: FF_X74_Y61_N33
\inst67[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(25));

-- Location: FF_X75_Y61_N1
\inst69[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(25));

-- Location: LABCELL_X74_Y61_N32
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\ = ( inst67(25) & ( inst69(25) & ( ((!\RR1[1]~input_o\ & ((inst68(25)))) # (\RR1[1]~input_o\ & (inst70(25)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst67(25) & ( inst69(25) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst68(25)))) # (\RR1[1]~input_o\ & (inst70(25))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\)) ) ) ) # ( inst67(25) & ( !inst69(25) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst68(25)))) # 
-- (\RR1[1]~input_o\ & (inst70(25))))) # (\RR1[0]~input_o\ & (!\RR1[1]~input_o\)) ) ) ) # ( !inst67(25) & ( !inst69(25) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst68(25)))) # (\RR1[1]~input_o\ & (inst70(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst70(25),
	datad => ALT_INV_inst68(25),
	datae => ALT_INV_inst67(25),
	dataf => ALT_INV_inst69(25),
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\);

-- Location: FF_X75_Y61_N17
\inst58[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(25));

-- Location: LABCELL_X76_Y60_N12
\inst55[25]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[25]~feeder_combout\ = ( \D[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[25]~input_o\,
	combout => \inst55[25]~feeder_combout\);

-- Location: FF_X76_Y60_N13
\inst55[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[25]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(25));

-- Location: FF_X76_Y60_N15
\inst56[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(25));

-- Location: FF_X76_Y61_N21
\inst57[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(25));

-- Location: LABCELL_X76_Y61_N20
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\ = ( inst57(25) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & ((inst56(25)))) # (\RR1[0]~input_o\ & (inst58(25))) ) ) ) # ( !inst57(25) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- ((inst56(25)))) # (\RR1[0]~input_o\ & (inst58(25))) ) ) ) # ( inst57(25) & ( !\RR1[1]~input_o\ & ( (inst55(25)) # (\RR1[0]~input_o\) ) ) ) # ( !inst57(25) & ( !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & inst55(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(25),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst55(25),
	datad => ALT_INV_inst56(25),
	datae => ALT_INV_inst57(25),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\);

-- Location: FF_X74_Y62_N35
\inst614[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(25));

-- Location: FF_X73_Y64_N33
\inst66[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(25));

-- Location: FF_X73_Y64_N29
\inst65[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(25));

-- Location: LABCELL_X74_Y62_N32
\inst63[25]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[25]~feeder_combout\ = ( \D[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[25]~input_o\,
	combout => \inst63[25]~feeder_combout\);

-- Location: FF_X74_Y62_N33
\inst63[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[25]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(25));

-- Location: MLABCELL_X73_Y64_N28
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\ = ( inst65(25) & ( inst63(25) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & (inst614(25))) # (\RR1[0]~input_o\ & ((inst66(25))))) ) ) ) # ( !inst65(25) & ( inst63(25) & ( 
-- (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst614(25)))) # (\RR1[0]~input_o\ & (((inst66(25) & \RR1[1]~input_o\)))) ) ) ) # ( inst65(25) & ( !inst63(25) & ( (!\RR1[0]~input_o\ & (inst614(25) & ((\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst66(25))))) ) ) ) # ( !inst65(25) & ( !inst63(25) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst614(25))) # (\RR1[0]~input_o\ & ((inst66(25)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(25),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst66(25),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst65(25),
	dataf => ALT_INV_inst63(25),
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\);

-- Location: FF_X74_Y64_N35
\inst62[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(25));

-- Location: FF_X73_Y63_N23
\inst60[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(25));

-- Location: FF_X77_Y64_N21
\inst59[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(25));

-- Location: FF_X77_Y64_N25
\inst61[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(25));

-- Location: MLABCELL_X77_Y64_N20
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ = ( inst59(25) & ( inst61(25) & ( ((!\RR1[1]~input_o\ & ((inst60(25)))) # (\RR1[1]~input_o\ & (inst62(25)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst59(25) & ( inst61(25) & ( 
-- (!\RR1[1]~input_o\ & (((inst60(25) & !\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst62(25)))) ) ) ) # ( inst59(25) & ( !inst61(25) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst60(25))))) # (\RR1[1]~input_o\ & (inst62(25) 
-- & ((!\RR1[0]~input_o\)))) ) ) ) # ( !inst59(25) & ( !inst61(25) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst60(25)))) # (\RR1[1]~input_o\ & (inst62(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst62(25),
	datac => ALT_INV_inst60(25),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst59(25),
	dataf => ALT_INV_inst61(25),
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X74_Y61_N36
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ & ( (!\RR1[4]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\) # (\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ & ( (!\RR1[4]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\) # 
-- (\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\ & (\RR1[2]~input_o\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ & ( (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ & ( (!\RR1[4]~input_o\ & 
-- (((!\RR1[2]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\)))) # (\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\ & (\RR1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~3_combout\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~1_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~2_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\);

-- Location: FF_X84_Y63_N13
\inst53[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(25));

-- Location: MLABCELL_X85_Y63_N8
\inst50[25]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[25]~feeder_combout\ = ( \D[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[25]~input_o\,
	combout => \inst50[25]~feeder_combout\);

-- Location: FF_X85_Y63_N9
\inst50[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[25]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(25));

-- Location: FF_X84_Y63_N29
\inst4115[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(25));

-- Location: MLABCELL_X85_Y63_N6
\inst416[25]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[25]~feeder_combout\ = ( \D[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[25]~input_o\,
	combout => \inst416[25]~feeder_combout\);

-- Location: FF_X85_Y63_N7
\inst416[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[25]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(25));

-- Location: LABCELL_X84_Y63_N28
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\ = ( inst4115(25) & ( inst416(25) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst50(25)))) # (\RR1[2]~input_o\ & (inst53(25)))) ) ) ) # ( !inst4115(25) & ( inst416(25) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst50(25))))) # (\RR1[2]~input_o\ & (inst53(25) & (\RR1[4]~input_o\))) ) ) ) # ( inst4115(25) & ( !inst416(25) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst50(25))))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst53(25)))) ) ) ) # ( !inst4115(25) & ( !inst416(25) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(25)))) # (\RR1[2]~input_o\ & (inst53(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(25),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst50(25),
	datae => ALT_INV_inst4115(25),
	dataf => ALT_INV_inst416(25),
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\);

-- Location: FF_X76_Y61_N5
\inst48[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(25));

-- Location: FF_X76_Y65_N13
\inst54[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(25));

-- Location: FF_X74_Y69_N23
\inst415[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(25));

-- Location: FF_X76_Y65_N9
\inst46[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(25));

-- Location: LABCELL_X76_Y65_N8
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\ = ( inst46(25) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst54(25)) ) ) ) # ( !inst46(25) & ( \RR1[2]~input_o\ & ( (\RR1[4]~input_o\ & inst54(25)) ) ) ) # ( inst46(25) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst415(25)))) # (\RR1[4]~input_o\ & (inst48(25))) ) ) ) # ( !inst46(25) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst415(25)))) # (\RR1[4]~input_o\ & (inst48(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(25),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => ALT_INV_inst54(25),
	datad => ALT_INV_inst415(25),
	datae => ALT_INV_inst46(25),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\);

-- Location: FF_X74_Y69_N21
\inst52[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(25));

-- Location: LABCELL_X74_Y70_N34
\inst111[25]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[25]~feeder_combout\ = \D[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[25]~input_o\,
	combout => \inst111[25]~feeder_combout\);

-- Location: FF_X74_Y70_N35
\inst111[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[25]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(25));

-- Location: FF_X75_Y69_N1
\inst419[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(25));

-- Location: LABCELL_X74_Y70_N32
\inst47[25]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[25]~feeder_combout\ = \D[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[25]~input_o\,
	combout => \inst47[25]~feeder_combout\);

-- Location: FF_X74_Y70_N33
\inst47[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[25]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(25));

-- Location: MLABCELL_X75_Y69_N0
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\ = ( inst419(25) & ( inst47(25) & ( (!\RR1[4]~input_o\ & (((inst111(25)) # (\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # (inst52(25)))) ) ) ) # ( !inst419(25) & ( 
-- inst47(25) & ( (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\ & inst111(25))))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # (inst52(25)))) ) ) ) # ( inst419(25) & ( !inst47(25) & ( (!\RR1[4]~input_o\ & (((inst111(25)) # (\RR1[2]~input_o\)))) # 
-- (\RR1[4]~input_o\ & (inst52(25) & (\RR1[2]~input_o\))) ) ) ) # ( !inst419(25) & ( !inst47(25) & ( (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\ & inst111(25))))) # (\RR1[4]~input_o\ & (inst52(25) & (\RR1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst52(25),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst111(25),
	datae => ALT_INV_inst419(25),
	dataf => ALT_INV_inst47(25),
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\);

-- Location: FF_X76_Y67_N33
\inst51[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(25));

-- Location: MLABCELL_X75_Y70_N26
\inst49[25]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[25]~feeder_combout\ = ( \D[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[25]~input_o\,
	combout => \inst49[25]~feeder_combout\);

-- Location: FF_X75_Y70_N27
\inst49[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[25]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(25));

-- Location: FF_X76_Y67_N29
\inst418[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[25]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(25));

-- Location: MLABCELL_X75_Y70_N20
\inst417[25]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[25]~feeder_combout\ = ( \D[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[25]~input_o\,
	combout => \inst417[25]~feeder_combout\);

-- Location: FF_X75_Y70_N21
\inst417[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[25]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(25));

-- Location: LABCELL_X76_Y67_N28
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\ = ( inst418(25) & ( inst417(25) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst49(25)))) # (\RR1[2]~input_o\ & (inst51(25)))) ) ) ) # ( !inst418(25) & ( inst417(25) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst49(25))))) # (\RR1[2]~input_o\ & (inst51(25) & ((\RR1[4]~input_o\)))) ) ) ) # ( inst418(25) & ( !inst417(25) & ( (!\RR1[2]~input_o\ & (((inst49(25) & \RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst51(25)))) ) ) ) # ( !inst418(25) & ( !inst417(25) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(25)))) # (\RR1[2]~input_o\ & (inst51(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(25),
	datab => ALT_INV_inst49(25),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(25),
	dataf => ALT_INV_inst417(25),
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X77_Y68_N2
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ = ( \RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\))) 
-- # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\)) ) ) ) # ( !\RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\) # (\RR1[0]~input_o\) ) ) ) # ( \RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\))) # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\)) ) ) ) # ( !\RR1[1]~input_o\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~8_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~5_combout\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~7_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X77_Y68_N24
\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\) # (\GR[25]~input_o\) ) 
-- ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (!\RR1[3]~input_o\)) # (\GR[0]~input_o\ & ((\GR[25]~input_o\))) ) ) ) # ( 
-- \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (\RR1[3]~input_o\)) # (\GR[0]~input_o\ & ((\GR[25]~input_o\))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ & ( (\GR[0]~input_o\ & \GR[25]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011110001011100010111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[3]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_GR[25]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~4_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X53_Y96_N1
\GR[24]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(24),
	o => \GR[24]~input_o\);

-- Location: IOIBUF_X119_Y65_N32
\D[24]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(24),
	o => \D[24]~input_o\);

-- Location: LABCELL_X74_Y70_N18
\inst47[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[24]~feeder_combout\ = \D[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[24]~input_o\,
	combout => \inst47[24]~feeder_combout\);

-- Location: FF_X74_Y70_N19
\inst47[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(24));

-- Location: FF_X74_Y69_N5
\inst52[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(24));

-- Location: LABCELL_X74_Y70_N16
\inst111[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[24]~feeder_combout\ = \D[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[24]~input_o\,
	combout => \inst111[24]~feeder_combout\);

-- Location: FF_X74_Y70_N17
\inst111[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(24));

-- Location: FF_X75_Y69_N5
\inst419[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(24));

-- Location: MLABCELL_X75_Y69_N4
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\ = ( inst419(24) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst52(24)) ) ) ) # ( !inst419(24) & ( \RR1[2]~input_o\ & ( (\RR1[4]~input_o\ & inst52(24)) ) ) ) # ( inst419(24) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst111(24)))) # (\RR1[4]~input_o\ & (inst47(24))) ) ) ) # ( !inst419(24) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst111(24)))) # (\RR1[4]~input_o\ & (inst47(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(24),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => ALT_INV_inst52(24),
	datad => ALT_INV_inst111(24),
	datae => ALT_INV_inst419(24),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\);

-- Location: FF_X74_Y69_N7
\inst415[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(24));

-- Location: FF_X76_Y65_N1
\inst54[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(24));

-- Location: LABCELL_X76_Y61_N34
\inst48[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[24]~feeder_combout\ = ( \D[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[24]~input_o\,
	combout => \inst48[24]~feeder_combout\);

-- Location: FF_X76_Y61_N35
\inst48[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(24));

-- Location: FF_X76_Y65_N17
\inst46[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(24));

-- Location: LABCELL_X76_Y65_N16
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\ = ( inst46(24) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((inst48(24)))) # (\RR1[2]~input_o\ & (inst54(24))) ) ) ) # ( !inst46(24) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((inst48(24)))) # (\RR1[2]~input_o\ & (inst54(24))) ) ) ) # ( inst46(24) & ( !\RR1[4]~input_o\ & ( (inst415(24)) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(24) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst415(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst415(24),
	datac => ALT_INV_inst54(24),
	datad => ALT_INV_inst48(24),
	datae => ALT_INV_inst46(24),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\);

-- Location: FF_X84_Y63_N1
\inst53[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(24));

-- Location: MLABCELL_X85_Y63_N14
\inst416[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[24]~feeder_combout\ = ( \D[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[24]~input_o\,
	combout => \inst416[24]~feeder_combout\);

-- Location: FF_X85_Y63_N15
\inst416[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(24));

-- Location: FF_X84_Y63_N17
\inst4115[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(24));

-- Location: MLABCELL_X85_Y63_N36
\inst50[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[24]~feeder_combout\ = ( \D[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[24]~input_o\,
	combout => \inst50[24]~feeder_combout\);

-- Location: FF_X85_Y63_N37
\inst50[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(24));

-- Location: LABCELL_X84_Y63_N16
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\ = ( inst4115(24) & ( inst50(24) & ( (!\RR1[2]~input_o\ & (((inst416(24)) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst53(24)))) ) ) ) # ( !inst4115(24) & ( 
-- inst50(24) & ( (!\RR1[2]~input_o\ & (((inst416(24)) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (inst53(24) & (\RR1[4]~input_o\))) ) ) ) # ( inst4115(24) & ( !inst50(24) & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & inst416(24))))) # (\RR1[2]~input_o\ 
-- & (((!\RR1[4]~input_o\)) # (inst53(24)))) ) ) ) # ( !inst4115(24) & ( !inst50(24) & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & inst416(24))))) # (\RR1[2]~input_o\ & (inst53(24) & (\RR1[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(24),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst416(24),
	datae => ALT_INV_inst4115(24),
	dataf => ALT_INV_inst50(24),
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\);

-- Location: FF_X76_Y67_N1
\inst51[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(24));

-- Location: MLABCELL_X75_Y70_N28
\inst417[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[24]~feeder_combout\ = ( \D[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[24]~input_o\,
	combout => \inst417[24]~feeder_combout\);

-- Location: FF_X75_Y70_N29
\inst417[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(24));

-- Location: FF_X76_Y67_N37
\inst418[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(24));

-- Location: MLABCELL_X75_Y70_N14
\inst49[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[24]~feeder_combout\ = ( \D[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[24]~input_o\,
	combout => \inst49[24]~feeder_combout\);

-- Location: FF_X75_Y70_N15
\inst49[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(24));

-- Location: LABCELL_X76_Y67_N36
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\ = ( inst418(24) & ( inst49(24) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\) # (inst417(24))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst51(24)))) ) ) ) # ( !inst418(24) & ( 
-- inst49(24) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\) # (inst417(24))))) # (\RR1[2]~input_o\ & (inst51(24) & ((\RR1[4]~input_o\)))) ) ) ) # ( inst418(24) & ( !inst49(24) & ( (!\RR1[2]~input_o\ & (((inst417(24) & !\RR1[4]~input_o\)))) # 
-- (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst51(24)))) ) ) ) # ( !inst418(24) & ( !inst49(24) & ( (!\RR1[2]~input_o\ & (((inst417(24) & !\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (inst51(24) & ((\RR1[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(24),
	datab => ALT_INV_inst417(24),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(24),
	dataf => ALT_INV_inst49(24),
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X83_Y65_N22
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\ & ( ((!\RR1[1]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\)) # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\)))) # (\RR1[0]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\ & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\)))) ) ) ) # ( 
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\ & ( (!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\ & (!\RR1[0]~input_o\))) 
-- # (\RR1[1]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\) # (\RR1[0]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\)) # (\RR1[1]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~5_combout\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~6_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~8_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~7_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X76_Y60_N36
\inst56[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[24]~feeder_combout\ = \D[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[24]~input_o\,
	combout => \inst56[24]~feeder_combout\);

-- Location: FF_X76_Y60_N37
\inst56[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(24));

-- Location: FF_X75_Y61_N5
\inst58[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(24));

-- Location: LABCELL_X76_Y60_N38
\inst55[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[24]~feeder_combout\ = \D[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[24]~input_o\,
	combout => \inst55[24]~feeder_combout\);

-- Location: FF_X76_Y60_N39
\inst55[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(24));

-- Location: FF_X76_Y61_N9
\inst57[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(24));

-- Location: LABCELL_X76_Y61_N8
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\ = ( inst57(24) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst56(24))) # (\RR1[0]~input_o\ & ((inst58(24)))) ) ) ) # ( !inst57(24) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (inst56(24))) # (\RR1[0]~input_o\ & ((inst58(24)))) ) ) ) # ( inst57(24) & ( !\RR1[1]~input_o\ & ( (inst55(24)) # (\RR1[0]~input_o\) ) ) ) # ( !inst57(24) & ( !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & inst55(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(24),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst58(24),
	datad => ALT_INV_inst55(24),
	datae => ALT_INV_inst57(24),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X73_Y63_N8
\inst62[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[24]~feeder_combout\ = ( \D[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[24]~input_o\,
	combout => \inst62[24]~feeder_combout\);

-- Location: FF_X73_Y63_N9
\inst62[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(24));

-- Location: MLABCELL_X73_Y63_N6
\inst60[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[24]~feeder_combout\ = ( \D[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[24]~input_o\,
	combout => \inst60[24]~feeder_combout\);

-- Location: FF_X73_Y63_N7
\inst60[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(24));

-- Location: FF_X77_Y64_N9
\inst59[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(24));

-- Location: FF_X77_Y64_N33
\inst61[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(24));

-- Location: MLABCELL_X77_Y64_N8
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\ = ( inst59(24) & ( inst61(24) & ( ((!\RR1[1]~input_o\ & ((inst60(24)))) # (\RR1[1]~input_o\ & (inst62(24)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst59(24) & ( inst61(24) & ( 
-- (!\RR1[1]~input_o\ & (((inst60(24) & !\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst62(24)))) ) ) ) # ( inst59(24) & ( !inst61(24) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst60(24))))) # (\RR1[1]~input_o\ & (inst62(24) 
-- & ((!\RR1[0]~input_o\)))) ) ) ) # ( !inst59(24) & ( !inst61(24) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst60(24)))) # (\RR1[1]~input_o\ & (inst62(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst62(24),
	datac => ALT_INV_inst60(24),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst59(24),
	dataf => ALT_INV_inst61(24),
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X76_Y62_N2
\inst614[24]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[24]~feeder_combout\ = ( \D[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[24]~input_o\,
	combout => \inst614[24]~feeder_combout\);

-- Location: FF_X76_Y62_N3
\inst614[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[24]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(24));

-- Location: FF_X74_Y62_N17
\inst63[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(24));

-- Location: FF_X75_Y62_N29
\inst65[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(24));

-- Location: FF_X75_Y62_N33
\inst66[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(24));

-- Location: MLABCELL_X75_Y62_N28
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\ = ( inst65(24) & ( inst66(24) & ( ((!\RR1[1]~input_o\ & ((inst63(24)))) # (\RR1[1]~input_o\ & (inst614(24)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst65(24) & ( inst66(24) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(24)))) # (\RR1[1]~input_o\ & (inst614(24))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\)) ) ) ) # ( inst65(24) & ( !inst66(24) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(24)))) # 
-- (\RR1[1]~input_o\ & (inst614(24))))) # (\RR1[0]~input_o\ & (!\RR1[1]~input_o\)) ) ) ) # ( !inst65(24) & ( !inst66(24) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(24)))) # (\RR1[1]~input_o\ & (inst614(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst614(24),
	datad => ALT_INV_inst63(24),
	datae => ALT_INV_inst65(24),
	dataf => ALT_INV_inst66(24),
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\);

-- Location: FF_X74_Y61_N39
\inst68[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(24));

-- Location: FF_X78_Y63_N13
\inst70[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(24));

-- Location: FF_X74_Y61_N21
\inst67[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(24));

-- Location: FF_X75_Y61_N9
\inst69[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[24]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(24));

-- Location: LABCELL_X74_Y61_N20
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\ = ( inst67(24) & ( inst69(24) & ( ((!\RR1[1]~input_o\ & (inst68(24))) # (\RR1[1]~input_o\ & ((inst70(24))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst67(24) & ( inst69(24) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst68(24))) # (\RR1[1]~input_o\ & ((inst70(24)))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\)) ) ) ) # ( inst67(24) & ( !inst69(24) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst68(24))) # 
-- (\RR1[1]~input_o\ & ((inst70(24)))))) # (\RR1[0]~input_o\ & (!\RR1[1]~input_o\)) ) ) ) # ( !inst67(24) & ( !inst69(24) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst68(24))) # (\RR1[1]~input_o\ & ((inst70(24)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst68(24),
	datad => ALT_INV_inst70(24),
	datae => ALT_INV_inst67(24),
	dataf => ALT_INV_inst69(24),
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X74_Y61_N4
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ = ( \RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\) # (\RR1[2]~input_o\) ) 
-- ) ) # ( !\RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\)) # (\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\))) ) ) ) # ( \RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\) ) ) ) # ( !\RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\)) # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~2_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_RR1[4]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X74_Y61_N10
\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ & ( \GR[0]~input_o\ & ( \GR[24]~input_o\ ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ & ( \GR[0]~input_o\ & ( \GR[24]~input_o\ ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ & ( !\GR[0]~input_o\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\) # (\RR1[3]~input_o\) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ & ( !\GR[0]~input_o\ & ( (!\RR1[3]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[3]~input_o\,
	datab => \ALT_INV_GR[24]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~9_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_GR[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X119_Y55_N63
\GR[23]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(23),
	o => \GR[23]~input_o\);

-- Location: IOIBUF_X119_Y68_N1
\D[23]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(23),
	o => \D[23]~input_o\);

-- Location: FF_X73_Y63_N15
\inst62[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(23));

-- Location: FF_X78_Y61_N5
\inst61[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(23));

-- Location: FF_X73_Y63_N11
\inst60[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(23));

-- Location: FF_X78_Y61_N1
\inst59[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(23));

-- Location: LABCELL_X78_Y61_N0
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\ = ( inst59(23) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst62(23))) # (\RR1[0]~input_o\ & ((inst61(23)))) ) ) ) # ( !inst59(23) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (inst62(23))) # (\RR1[0]~input_o\ & ((inst61(23)))) ) ) ) # ( inst59(23) & ( !\RR1[1]~input_o\ & ( (inst60(23)) # (\RR1[0]~input_o\) ) ) ) # ( !inst59(23) & ( !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & inst60(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => ALT_INV_inst62(23),
	datac => ALT_INV_inst61(23),
	datad => ALT_INV_inst60(23),
	datae => ALT_INV_inst59(23),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\);

-- Location: FF_X81_Y65_N1
\inst58[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(23));

-- Location: FF_X76_Y60_N3
\inst55[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(23));

-- Location: FF_X76_Y61_N17
\inst57[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(23));

-- Location: LABCELL_X76_Y60_N0
\inst56[23]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[23]~feeder_combout\ = ( \D[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[23]~input_o\,
	combout => \inst56[23]~feeder_combout\);

-- Location: FF_X76_Y60_N1
\inst56[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[23]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(23));

-- Location: LABCELL_X76_Y61_N16
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\ = ( inst57(23) & ( inst56(23) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst55(23))))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst58(23)))) ) ) ) # ( !inst57(23) & ( 
-- inst56(23) & ( (!\RR1[1]~input_o\ & (((inst55(23) & !\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst58(23)))) ) ) ) # ( inst57(23) & ( !inst56(23) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst55(23))))) # 
-- (\RR1[1]~input_o\ & (inst58(23) & ((\RR1[0]~input_o\)))) ) ) ) # ( !inst57(23) & ( !inst56(23) & ( (!\RR1[1]~input_o\ & (((inst55(23) & !\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (inst58(23) & ((\RR1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(23),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst55(23),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst57(23),
	dataf => ALT_INV_inst56(23),
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y62_N0
\inst63[23]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[23]~feeder_combout\ = ( \D[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[23]~input_o\,
	combout => \inst63[23]~feeder_combout\);

-- Location: FF_X74_Y62_N1
\inst63[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[23]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(23));

-- Location: FF_X74_Y62_N3
\inst614[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(23));

-- Location: FF_X78_Y62_N21
\inst65[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(23));

-- Location: FF_X78_Y62_N25
\inst66[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(23));

-- Location: LABCELL_X78_Y62_N20
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ = ( inst65(23) & ( inst66(23) & ( ((!\RR1[1]~input_o\ & (inst63(23))) # (\RR1[1]~input_o\ & ((inst614(23))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst65(23) & ( inst66(23) & ( 
-- (!\RR1[1]~input_o\ & (inst63(23) & (!\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & (((inst614(23)) # (\RR1[0]~input_o\)))) ) ) ) # ( inst65(23) & ( !inst66(23) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst63(23)))) # (\RR1[1]~input_o\ & 
-- (((!\RR1[0]~input_o\ & inst614(23))))) ) ) ) # ( !inst65(23) & ( !inst66(23) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst63(23))) # (\RR1[1]~input_o\ & ((inst614(23)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst63(23),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst614(23),
	datae => ALT_INV_inst65(23),
	dataf => ALT_INV_inst66(23),
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\);

-- Location: FF_X83_Y61_N5
\inst69[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(23));

-- Location: MLABCELL_X80_Y61_N24
\inst68[23]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst68[23]~feeder_combout\ = ( \D[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[23]~input_o\,
	combout => \inst68[23]~feeder_combout\);

-- Location: FF_X80_Y61_N25
\inst68[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	d => \inst68[23]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(23));

-- Location: FF_X83_Y61_N1
\inst67[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(23));

-- Location: FF_X78_Y63_N15
\inst70[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(23));

-- Location: MLABCELL_X83_Y61_N0
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\ = ( inst67(23) & ( inst70(23) & ( (!\RR1[0]~input_o\ & (((inst68(23)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst69(23)))) ) ) ) # ( !inst67(23) & ( 
-- inst70(23) & ( (!\RR1[0]~input_o\ & (((inst68(23)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst69(23) & (\RR1[1]~input_o\))) ) ) ) # ( inst67(23) & ( !inst70(23) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst68(23))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst69(23)))) ) ) ) # ( !inst67(23) & ( !inst70(23) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst68(23))))) # (\RR1[0]~input_o\ & (inst69(23) & (\RR1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(23),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst68(23),
	datae => ALT_INV_inst67(23),
	dataf => ALT_INV_inst70(23),
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X78_Y61_N30
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\ & ( ((!\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\))) # (\RR1[4]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\ & 
-- !\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\)))) # (\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\ & ((!\RR1[4]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\ & ( 
-- (!\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~2_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~1_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\);

-- Location: FF_X76_Y67_N9
\inst51[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(23));

-- Location: FF_X75_Y70_N37
\inst417[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(23));

-- Location: FF_X76_Y67_N25
\inst418[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(23));

-- Location: FF_X75_Y70_N3
\inst49[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(23));

-- Location: LABCELL_X76_Y67_N24
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\ = ( inst418(23) & ( inst49(23) & ( (!\RR1[2]~input_o\ & (((inst417(23))) # (\RR1[4]~input_o\))) # (\RR1[2]~input_o\ & ((!\RR1[4]~input_o\) # ((inst51(23))))) ) ) ) # ( !inst418(23) & ( 
-- inst49(23) & ( (!\RR1[2]~input_o\ & (((inst417(23))) # (\RR1[4]~input_o\))) # (\RR1[2]~input_o\ & (\RR1[4]~input_o\ & (inst51(23)))) ) ) ) # ( inst418(23) & ( !inst49(23) & ( (!\RR1[2]~input_o\ & (!\RR1[4]~input_o\ & ((inst417(23))))) # (\RR1[2]~input_o\ 
-- & ((!\RR1[4]~input_o\) # ((inst51(23))))) ) ) ) # ( !inst418(23) & ( !inst49(23) & ( (!\RR1[2]~input_o\ & (!\RR1[4]~input_o\ & ((inst417(23))))) # (\RR1[2]~input_o\ & (\RR1[4]~input_o\ & (inst51(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => ALT_INV_inst51(23),
	datad => ALT_INV_inst417(23),
	datae => ALT_INV_inst418(23),
	dataf => ALT_INV_inst49(23),
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\);

-- Location: FF_X84_Y63_N9
\inst53[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(23));

-- Location: MLABCELL_X85_Y63_N24
\inst50[23]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[23]~feeder_combout\ = ( \D[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[23]~input_o\,
	combout => \inst50[23]~feeder_combout\);

-- Location: FF_X85_Y63_N25
\inst50[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[23]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(23));

-- Location: FF_X84_Y63_N5
\inst4115[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(23));

-- Location: MLABCELL_X85_Y63_N22
\inst416[23]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[23]~feeder_combout\ = ( \D[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[23]~input_o\,
	combout => \inst416[23]~feeder_combout\);

-- Location: FF_X85_Y63_N23
\inst416[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[23]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(23));

-- Location: LABCELL_X84_Y63_N4
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\ = ( inst4115(23) & ( inst416(23) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst50(23)))) # (\RR1[2]~input_o\ & (inst53(23)))) ) ) ) # ( !inst4115(23) & ( inst416(23) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst50(23))))) # (\RR1[2]~input_o\ & (inst53(23) & (\RR1[4]~input_o\))) ) ) ) # ( inst4115(23) & ( !inst416(23) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst50(23))))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst53(23)))) ) ) ) # ( !inst4115(23) & ( !inst416(23) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(23)))) # (\RR1[2]~input_o\ & (inst53(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(23),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst50(23),
	datae => ALT_INV_inst4115(23),
	dataf => ALT_INV_inst416(23),
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\);

-- Location: FF_X76_Y61_N27
\inst48[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(23));

-- Location: FF_X76_Y65_N29
\inst54[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(23));

-- Location: MLABCELL_X80_Y67_N0
\inst415[23]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[23]~feeder_combout\ = ( \D[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[23]~input_o\,
	combout => \inst415[23]~feeder_combout\);

-- Location: FF_X80_Y67_N1
\inst415[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[23]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(23));

-- Location: FF_X76_Y65_N5
\inst46[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(23));

-- Location: LABCELL_X76_Y65_N4
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\ = ( inst46(23) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst48(23))) # (\RR1[2]~input_o\ & ((inst54(23)))) ) ) ) # ( !inst46(23) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- (inst48(23))) # (\RR1[2]~input_o\ & ((inst54(23)))) ) ) ) # ( inst46(23) & ( !\RR1[4]~input_o\ & ( (inst415(23)) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(23) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst415(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst48(23),
	datac => ALT_INV_inst54(23),
	datad => ALT_INV_inst415(23),
	datae => ALT_INV_inst46(23),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X81_Y65_N6
\inst111[23]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[23]~feeder_combout\ = ( \D[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[23]~input_o\,
	combout => \inst111[23]~feeder_combout\);

-- Location: FF_X81_Y65_N7
\inst111[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[23]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(23));

-- Location: FF_X87_Y69_N5
\inst52[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(23));

-- Location: LABCELL_X88_Y69_N0
\inst47[23]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[23]~feeder_combout\ = ( \D[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[23]~input_o\,
	combout => \inst47[23]~feeder_combout\);

-- Location: FF_X88_Y69_N1
\inst47[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[23]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(23));

-- Location: FF_X87_Y69_N21
\inst419[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[23]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(23));

-- Location: MLABCELL_X87_Y69_N20
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ = ( inst419(23) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((inst47(23)))) # (\RR1[2]~input_o\ & (inst52(23))) ) ) ) # ( !inst419(23) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((inst47(23)))) # (\RR1[2]~input_o\ & (inst52(23))) ) ) ) # ( inst419(23) & ( !\RR1[4]~input_o\ & ( (\RR1[2]~input_o\) # (inst111(23)) ) ) ) # ( !inst419(23) & ( !\RR1[4]~input_o\ & ( (inst111(23) & !\RR1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst111(23),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst52(23),
	datad => ALT_INV_inst47(23),
	datae => ALT_INV_inst419(23),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X83_Y65_N6
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\ = ( \RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\))) 
-- # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\)) ) ) ) # ( !\RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\) ) ) ) # ( \RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\))) # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\)) ) ) ) # ( !\RR1[1]~input_o\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\ & \RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~7_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~8_combout\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~5_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X83_Y61_N28
\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[23]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\ & \RR1[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[23]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[23]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_RR1[3]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X119_Y57_N32
\GR[22]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(22),
	o => \GR[22]~input_o\);

-- Location: IOIBUF_X119_Y73_N32
\D[22]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(22),
	o => \D[22]~input_o\);

-- Location: FF_X74_Y61_N7
\inst68[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(22));

-- Location: LABCELL_X78_Y63_N36
\inst70[22]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[22]~feeder_combout\ = ( \D[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[22]~input_o\,
	combout => \inst70[22]~feeder_combout\);

-- Location: FF_X78_Y63_N37
\inst70[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[22]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(22));

-- Location: FF_X83_Y61_N33
\inst67[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(22));

-- Location: FF_X83_Y61_N17
\inst69[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(22));

-- Location: MLABCELL_X83_Y61_N32
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\ = ( inst67(22) & ( inst69(22) & ( ((!\RR1[1]~input_o\ & (inst68(22))) # (\RR1[1]~input_o\ & ((inst70(22))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst67(22) & ( inst69(22) & ( 
-- (!\RR1[1]~input_o\ & (!\RR1[0]~input_o\ & (inst68(22)))) # (\RR1[1]~input_o\ & (((inst70(22))) # (\RR1[0]~input_o\))) ) ) ) # ( inst67(22) & ( !inst69(22) & ( (!\RR1[1]~input_o\ & (((inst68(22))) # (\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & 
-- (!\RR1[0]~input_o\ & ((inst70(22))))) ) ) ) # ( !inst67(22) & ( !inst69(22) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst68(22))) # (\RR1[1]~input_o\ & ((inst70(22)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst68(22),
	datad => ALT_INV_inst70(22),
	datae => ALT_INV_inst67(22),
	dataf => ALT_INV_inst69(22),
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X74_Y64_N36
\inst62[22]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[22]~feeder_combout\ = ( \D[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[22]~input_o\,
	combout => \inst62[22]~feeder_combout\);

-- Location: FF_X74_Y64_N37
\inst62[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[22]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(22));

-- Location: FF_X83_Y60_N5
\inst61[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(22));

-- Location: MLABCELL_X73_Y63_N12
\inst60[22]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[22]~feeder_combout\ = ( \D[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[22]~input_o\,
	combout => \inst60[22]~feeder_combout\);

-- Location: FF_X73_Y63_N13
\inst60[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[22]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(22));

-- Location: FF_X83_Y60_N21
\inst59[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(22));

-- Location: MLABCELL_X83_Y60_N20
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\ = ( inst59(22) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst61(22)) ) ) ) # ( !inst59(22) & ( \RR1[0]~input_o\ & ( (\RR1[1]~input_o\ & inst61(22)) ) ) ) # ( inst59(22) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & ((inst60(22)))) # (\RR1[1]~input_o\ & (inst62(22))) ) ) ) # ( !inst59(22) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & ((inst60(22)))) # (\RR1[1]~input_o\ & (inst62(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(22),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst61(22),
	datad => ALT_INV_inst60(22),
	datae => ALT_INV_inst59(22),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\);

-- Location: FF_X80_Y60_N25
\inst58[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(22));

-- Location: MLABCELL_X80_Y63_N20
\inst56[22]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[22]~feeder_combout\ = ( \D[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[22]~input_o\,
	combout => \inst56[22]~feeder_combout\);

-- Location: FF_X80_Y63_N21
\inst56[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[22]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(22));

-- Location: FF_X80_Y60_N1
\inst57[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(22));

-- Location: FF_X80_Y63_N23
\inst55[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(22));

-- Location: MLABCELL_X80_Y60_N0
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\ = ( inst57(22) & ( inst55(22) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst56(22)))) # (\RR1[0]~input_o\ & (inst58(22)))) ) ) ) # ( !inst57(22) & ( inst55(22) & ( 
-- (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst56(22))))) # (\RR1[0]~input_o\ & (inst58(22) & ((\RR1[1]~input_o\)))) ) ) ) # ( inst57(22) & ( !inst55(22) & ( (!\RR1[0]~input_o\ & (((inst56(22) & \RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst58(22)))) ) ) ) # ( !inst57(22) & ( !inst55(22) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst56(22)))) # (\RR1[0]~input_o\ & (inst58(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(22),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst56(22),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst57(22),
	dataf => ALT_INV_inst55(22),
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y60_N5
\inst66[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(22));

-- Location: FF_X76_Y62_N25
\inst63[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(22));

-- Location: FF_X75_Y60_N3
\inst65[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(22));

-- Location: FF_X76_Y62_N9
\inst614[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(22));

-- Location: MLABCELL_X75_Y60_N2
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\ = ( inst65(22) & ( inst614(22) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst63(22))))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst66(22)))) ) ) ) # ( !inst65(22) & ( 
-- inst614(22) & ( (!\RR1[1]~input_o\ & (((inst63(22) & !\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst66(22)))) ) ) ) # ( inst65(22) & ( !inst614(22) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst63(22))))) # 
-- (\RR1[1]~input_o\ & (inst66(22) & ((\RR1[0]~input_o\)))) ) ) ) # ( !inst65(22) & ( !inst614(22) & ( (!\RR1[1]~input_o\ & (((inst63(22) & !\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (inst66(22) & ((\RR1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst66(22),
	datab => ALT_INV_inst63(22),
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst65(22),
	dataf => ALT_INV_inst614(22),
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X75_Y60_N8
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\ = ( \RR1[2]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\ & ( (!\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\))) 
-- # (\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR1[2]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\) # (\RR1[4]~input_o\) ) ) ) # ( \RR1[2]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\ & ( (!\RR1[4]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\))) # (\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR1[2]~input_o\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\ & ( (!\RR1[4]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~2_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\,
	datae => \ALT_INV_RR1[2]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~1_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\);

-- Location: FF_X81_Y72_N19
\inst48[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(22));

-- Location: FF_X76_Y70_N17
\inst54[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(22));

-- Location: FF_X81_Y72_N33
\inst415[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(22));

-- Location: FF_X76_Y70_N33
\inst46[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(22));

-- Location: LABCELL_X76_Y70_N32
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\ = ( inst46(22) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst48(22))) # (\RR1[2]~input_o\ & ((inst54(22)))) ) ) ) # ( !inst46(22) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- (inst48(22))) # (\RR1[2]~input_o\ & ((inst54(22)))) ) ) ) # ( inst46(22) & ( !\RR1[4]~input_o\ & ( (\RR1[2]~input_o\) # (inst415(22)) ) ) ) # ( !inst46(22) & ( !\RR1[4]~input_o\ & ( (inst415(22) & !\RR1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(22),
	datab => ALT_INV_inst54(22),
	datac => ALT_INV_inst415(22),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst46(22),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\);

-- Location: FF_X89_Y70_N5
\inst51[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(22));

-- Location: LABCELL_X90_Y70_N6
\inst49[22]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[22]~feeder_combout\ = ( \D[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[22]~input_o\,
	combout => \inst49[22]~feeder_combout\);

-- Location: FF_X90_Y70_N7
\inst49[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[22]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(22));

-- Location: FF_X89_Y70_N21
\inst418[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(22));

-- Location: LABCELL_X90_Y70_N0
\inst417[22]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[22]~feeder_combout\ = ( \D[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[22]~input_o\,
	combout => \inst417[22]~feeder_combout\);

-- Location: FF_X90_Y70_N1
\inst417[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[22]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(22));

-- Location: MLABCELL_X89_Y70_N20
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\ = ( inst418(22) & ( inst417(22) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst49(22)))) # (\RR1[2]~input_o\ & (inst51(22)))) ) ) ) # ( !inst418(22) & ( inst417(22) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst49(22))))) # (\RR1[2]~input_o\ & (inst51(22) & (\RR1[4]~input_o\))) ) ) ) # ( inst418(22) & ( !inst417(22) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst49(22))))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst51(22)))) ) ) ) # ( !inst418(22) & ( !inst417(22) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(22)))) # (\RR1[2]~input_o\ & (inst51(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(22),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst49(22),
	datae => ALT_INV_inst418(22),
	dataf => ALT_INV_inst417(22),
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\);

-- Location: FF_X75_Y66_N17
\inst53[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(22));

-- Location: LABCELL_X74_Y66_N10
\inst416[22]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[22]~feeder_combout\ = ( \D[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[22]~input_o\,
	combout => \inst416[22]~feeder_combout\);

-- Location: FF_X74_Y66_N11
\inst416[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[22]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(22));

-- Location: FF_X75_Y66_N33
\inst4115[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(22));

-- Location: LABCELL_X74_Y66_N32
\inst50[22]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[22]~feeder_combout\ = ( \D[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[22]~input_o\,
	combout => \inst50[22]~feeder_combout\);

-- Location: FF_X74_Y66_N33
\inst50[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[22]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(22));

-- Location: MLABCELL_X75_Y66_N32
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\ = ( inst4115(22) & ( inst50(22) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\) # (inst416(22))))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # (inst53(22)))) ) ) ) # ( !inst4115(22) & ( 
-- inst50(22) & ( (!\RR1[4]~input_o\ & (((inst416(22) & !\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # (inst53(22)))) ) ) ) # ( inst4115(22) & ( !inst50(22) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\) # (inst416(22))))) # 
-- (\RR1[4]~input_o\ & (inst53(22) & ((\RR1[2]~input_o\)))) ) ) ) # ( !inst4115(22) & ( !inst50(22) & ( (!\RR1[4]~input_o\ & (((inst416(22) & !\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (inst53(22) & ((\RR1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst53(22),
	datac => ALT_INV_inst416(22),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst4115(22),
	dataf => ALT_INV_inst50(22),
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\);

-- Location: FF_X87_Y69_N13
\inst52[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(22));

-- Location: FF_X88_Y69_N9
\inst47[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(22));

-- Location: FF_X87_Y69_N29
\inst419[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(22));

-- Location: FF_X88_Y69_N7
\inst111[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[22]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(22));

-- Location: MLABCELL_X87_Y69_N28
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\ = ( inst419(22) & ( inst111(22) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst47(22)))) # (\RR1[2]~input_o\ & (inst52(22)))) ) ) ) # ( !inst419(22) & ( inst111(22) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst47(22))))) # (\RR1[2]~input_o\ & (inst52(22) & (\RR1[4]~input_o\))) ) ) ) # ( inst419(22) & ( !inst111(22) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst47(22))))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst52(22)))) ) ) ) # ( !inst419(22) & ( !inst111(22) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst47(22)))) # (\RR1[2]~input_o\ & (inst52(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst52(22),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst47(22),
	datae => ALT_INV_inst419(22),
	dataf => ALT_INV_inst111(22),
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X77_Y66_N24
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\ & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\)) # 
-- (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\ & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\)) # (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\ & ( 
-- !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\ & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~6_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~7_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~8_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~5_combout\,
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X83_Y61_N22
\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[22]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR1[3]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[22]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[22]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~4_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X48_Y96_N32
\GR[21]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(21),
	o => \GR[21]~input_o\);

-- Location: IOIBUF_X119_Y58_N63
\D[21]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(21),
	o => \D[21]~input_o\);

-- Location: LABCELL_X78_Y63_N38
\inst70[21]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[21]~feeder_combout\ = ( \D[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[21]~input_o\,
	combout => \inst70[21]~feeder_combout\);

-- Location: FF_X78_Y63_N39
\inst70[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[21]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(21));

-- Location: FF_X81_Y60_N25
\inst69[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(21));

-- Location: FF_X81_Y60_N1
\inst67[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(21));

-- Location: FF_X81_Y64_N25
\inst68[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(21));

-- Location: LABCELL_X81_Y60_N0
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\ = ( inst67(21) & ( inst68(21) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & (inst70(21))) # (\RR1[0]~input_o\ & ((inst69(21))))) ) ) ) # ( !inst67(21) & ( inst68(21) & ( 
-- (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst70(21))) # (\RR1[0]~input_o\ & ((inst69(21)))))) ) ) ) # ( inst67(21) & ( !inst68(21) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & 
-- ((!\RR1[0]~input_o\ & (inst70(21))) # (\RR1[0]~input_o\ & ((inst69(21)))))) ) ) ) # ( !inst67(21) & ( !inst68(21) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst70(21))) # (\RR1[0]~input_o\ & ((inst69(21)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst70(21),
	datac => ALT_INV_inst69(21),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst67(21),
	dataf => ALT_INV_inst68(21),
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X80_Y63_N4
\inst56[21]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[21]~feeder_combout\ = ( \D[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[21]~input_o\,
	combout => \inst56[21]~feeder_combout\);

-- Location: FF_X80_Y63_N5
\inst56[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[21]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(21));

-- Location: FF_X80_Y63_N7
\inst55[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(21));

-- Location: FF_X80_Y60_N13
\inst58[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(21));

-- Location: FF_X80_Y60_N29
\inst57[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(21));

-- Location: MLABCELL_X80_Y60_N28
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\ = ( inst57(21) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst58(21)) ) ) ) # ( !inst57(21) & ( \RR1[0]~input_o\ & ( (inst58(21) & \RR1[1]~input_o\) ) ) ) # ( inst57(21) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & ((inst55(21)))) # (\RR1[1]~input_o\ & (inst56(21))) ) ) ) # ( !inst57(21) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & ((inst55(21)))) # (\RR1[1]~input_o\ & (inst56(21))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(21),
	datab => ALT_INV_inst55(21),
	datac => ALT_INV_inst58(21),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst57(21),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X78_Y64_N20
\inst60[21]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[21]~feeder_combout\ = \D[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[21]~input_o\,
	combout => \inst60[21]~feeder_combout\);

-- Location: FF_X78_Y64_N21
\inst60[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[21]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(21));

-- Location: LABCELL_X78_Y64_N22
\inst62[21]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[21]~feeder_combout\ = \D[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[21]~input_o\,
	combout => \inst62[21]~feeder_combout\);

-- Location: FF_X78_Y64_N23
\inst62[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[21]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(21));

-- Location: FF_X83_Y60_N9
\inst59[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(21));

-- Location: FF_X83_Y60_N33
\inst61[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(21));

-- Location: MLABCELL_X83_Y60_N8
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\ = ( inst59(21) & ( inst61(21) & ( ((!\RR1[1]~input_o\ & (inst60(21))) # (\RR1[1]~input_o\ & ((inst62(21))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst59(21) & ( inst61(21) & ( 
-- (!\RR1[1]~input_o\ & (inst60(21) & (!\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & (((inst62(21)) # (\RR1[0]~input_o\)))) ) ) ) # ( inst59(21) & ( !inst61(21) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst60(21)))) # (\RR1[1]~input_o\ & 
-- (((!\RR1[0]~input_o\ & inst62(21))))) ) ) ) # ( !inst59(21) & ( !inst61(21) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst60(21))) # (\RR1[1]~input_o\ & ((inst62(21)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(21),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst62(21),
	datae => ALT_INV_inst59(21),
	dataf => ALT_INV_inst61(21),
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X74_Y62_N24
\inst63[21]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[21]~feeder_combout\ = ( \D[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[21]~input_o\,
	combout => \inst63[21]~feeder_combout\);

-- Location: FF_X74_Y62_N25
\inst63[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[21]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(21));

-- Location: LABCELL_X74_Y62_N18
\inst614[21]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[21]~feeder_combout\ = ( \D[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[21]~input_o\,
	combout => \inst614[21]~feeder_combout\);

-- Location: FF_X74_Y62_N19
\inst614[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[21]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(21));

-- Location: FF_X75_Y60_N17
\inst66[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(21));

-- Location: FF_X75_Y60_N13
\inst65[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(21));

-- Location: MLABCELL_X75_Y60_N12
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\ = ( inst65(21) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst614(21))) # (\RR1[0]~input_o\ & ((inst66(21)))) ) ) ) # ( !inst65(21) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (inst614(21))) # (\RR1[0]~input_o\ & ((inst66(21)))) ) ) ) # ( inst65(21) & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\) # (inst63(21)) ) ) ) # ( !inst65(21) & ( !\RR1[1]~input_o\ & ( (inst63(21) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst63(21),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst614(21),
	datad => ALT_INV_inst66(21),
	datae => ALT_INV_inst65(21),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X75_Y60_N22
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\ & ( (!\RR1[2]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\ & ( (!\RR1[2]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\) # 
-- (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\ & (\RR1[4]~input_o\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\ & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\ & ( (!\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\)))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\ & (\RR1[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~3_combout\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~2_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~1_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X75_Y70_N6
\inst417[21]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[21]~feeder_combout\ = ( \D[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[21]~input_o\,
	combout => \inst417[21]~feeder_combout\);

-- Location: FF_X75_Y70_N7
\inst417[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[21]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(21));

-- Location: FF_X76_Y67_N17
\inst51[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(21));

-- Location: FF_X76_Y67_N13
\inst418[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(21));

-- Location: MLABCELL_X75_Y70_N8
\inst49[21]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[21]~feeder_combout\ = ( \D[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[21]~input_o\,
	combout => \inst49[21]~feeder_combout\);

-- Location: FF_X75_Y70_N9
\inst49[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[21]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(21));

-- Location: LABCELL_X76_Y67_N12
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\ = ( inst418(21) & ( inst49(21) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (inst417(21)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst51(21))))) ) ) ) # ( !inst418(21) & ( 
-- inst49(21) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (inst417(21)))) # (\RR1[2]~input_o\ & (((inst51(21) & \RR1[4]~input_o\)))) ) ) ) # ( inst418(21) & ( !inst49(21) & ( (!\RR1[2]~input_o\ & (inst417(21) & ((!\RR1[4]~input_o\)))) # 
-- (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst51(21))))) ) ) ) # ( !inst418(21) & ( !inst49(21) & ( (!\RR1[2]~input_o\ & (inst417(21) & ((!\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((inst51(21) & \RR1[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst417(21),
	datab => ALT_INV_inst51(21),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(21),
	dataf => ALT_INV_inst49(21),
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\);

-- Location: FF_X85_Y63_N33
\inst50[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(21));

-- Location: FF_X85_Y63_N31
\inst416[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(21));

-- Location: FF_X84_Y63_N37
\inst53[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(21));

-- Location: FF_X84_Y63_N33
\inst4115[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(21));

-- Location: LABCELL_X84_Y63_N32
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\ = ( inst4115(21) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst53(21)) ) ) ) # ( !inst4115(21) & ( \RR1[2]~input_o\ & ( (\RR1[4]~input_o\ & inst53(21)) ) ) ) # ( inst4115(21) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst416(21)))) # (\RR1[4]~input_o\ & (inst50(21))) ) ) ) # ( !inst4115(21) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst416(21)))) # (\RR1[4]~input_o\ & (inst50(21))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst50(21),
	datab => ALT_INV_inst416(21),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst53(21),
	datae => ALT_INV_inst4115(21),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\);

-- Location: FF_X87_Y69_N1
\inst52[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(21));

-- Location: FF_X88_Y69_N37
\inst47[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(21));

-- Location: FF_X87_Y69_N17
\inst419[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(21));

-- Location: FF_X88_Y69_N35
\inst111[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(21));

-- Location: MLABCELL_X87_Y69_N16
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\ = ( inst419(21) & ( inst111(21) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst47(21)))) # (\RR1[2]~input_o\ & (inst52(21)))) ) ) ) # ( !inst419(21) & ( inst111(21) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst47(21))))) # (\RR1[2]~input_o\ & (inst52(21) & ((\RR1[4]~input_o\)))) ) ) ) # ( inst419(21) & ( !inst111(21) & ( (!\RR1[2]~input_o\ & (((inst47(21) & \RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst52(21)))) ) ) ) # ( !inst419(21) & ( !inst111(21) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst47(21)))) # (\RR1[2]~input_o\ & (inst52(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst52(21),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst47(21),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst419(21),
	dataf => ALT_INV_inst111(21),
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\);

-- Location: FF_X76_Y65_N37
\inst54[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(21));

-- Location: MLABCELL_X80_Y67_N4
\inst415[21]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[21]~feeder_combout\ = ( \D[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[21]~input_o\,
	combout => \inst415[21]~feeder_combout\);

-- Location: FF_X80_Y67_N5
\inst415[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[21]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(21));

-- Location: MLABCELL_X80_Y67_N30
\inst48[21]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[21]~feeder_combout\ = ( \D[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[21]~input_o\,
	combout => \inst48[21]~feeder_combout\);

-- Location: FF_X80_Y67_N31
\inst48[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[21]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(21));

-- Location: FF_X76_Y65_N33
\inst46[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[21]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(21));

-- Location: LABCELL_X76_Y65_N32
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ = ( inst46(21) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((inst48(21)))) # (\RR1[2]~input_o\ & (inst54(21))) ) ) ) # ( !inst46(21) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((inst48(21)))) # (\RR1[2]~input_o\ & (inst54(21))) ) ) ) # ( inst46(21) & ( !\RR1[4]~input_o\ & ( (inst415(21)) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(21) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst415(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst54(21),
	datac => ALT_INV_inst415(21),
	datad => ALT_INV_inst48(21),
	datae => ALT_INV_inst46(21),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X84_Y60_N0
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ & ( (!\RR1[0]~input_o\) # ((!\RR1[1]~input_o\ 
-- & (\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\)) # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ & ( (!\RR1[0]~input_o\ & (\RR1[1]~input_o\)) # (\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\)) # (\RR1[1]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\))))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ & ( (!\RR1[0]~input_o\ & 
-- (!\RR1[1]~input_o\)) # (\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\)) # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\))))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ & ( (\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\)) 
-- # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~7_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~8_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~5_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~6_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y60_N26
\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[21]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR1[3]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[21]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[21]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~4_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X92_Y96_N32
\GR[20]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(20),
	o => \GR[20]~input_o\);

-- Location: IOIBUF_X119_Y75_N94
\D[20]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(20),
	o => \D[20]~input_o\);

-- Location: FF_X81_Y67_N1
\inst415[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(20));

-- Location: FF_X80_Y71_N29
\inst54[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(20));

-- Location: FF_X81_Y71_N9
\inst46[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(20));

-- Location: FF_X81_Y67_N27
\inst48[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(20));

-- Location: LABCELL_X81_Y71_N8
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\ = ( inst46(20) & ( inst48(20) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst415(20)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst54(20))))) ) ) ) # ( !inst46(20) & ( 
-- inst48(20) & ( (!\RR1[4]~input_o\ & (inst415(20) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst54(20))))) ) ) ) # ( inst46(20) & ( !inst48(20) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst415(20)))) # 
-- (\RR1[4]~input_o\ & (((inst54(20) & \RR1[2]~input_o\)))) ) ) ) # ( !inst46(20) & ( !inst48(20) & ( (!\RR1[4]~input_o\ & (inst415(20) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((inst54(20) & \RR1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst415(20),
	datac => ALT_INV_inst54(20),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst46(20),
	dataf => ALT_INV_inst48(20),
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X89_Y68_N6
\inst50[20]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[20]~feeder_combout\ = ( \D[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[20]~input_o\,
	combout => \inst50[20]~feeder_combout\);

-- Location: FF_X89_Y68_N7
\inst50[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[20]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(20));

-- Location: FF_X88_Y68_N33
\inst53[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(20));

-- Location: MLABCELL_X89_Y68_N0
\inst416[20]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[20]~feeder_combout\ = ( \D[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[20]~input_o\,
	combout => \inst416[20]~feeder_combout\);

-- Location: FF_X89_Y68_N1
\inst416[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[20]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(20));

-- Location: FF_X88_Y68_N29
\inst4115[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(20));

-- Location: LABCELL_X88_Y68_N28
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\ = ( inst4115(20) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst50(20))) # (\RR1[2]~input_o\ & ((inst53(20)))) ) ) ) # ( !inst4115(20) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- (inst50(20))) # (\RR1[2]~input_o\ & ((inst53(20)))) ) ) ) # ( inst4115(20) & ( !\RR1[4]~input_o\ & ( (inst416(20)) # (\RR1[2]~input_o\) ) ) ) # ( !inst4115(20) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst416(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst50(20),
	datac => ALT_INV_inst53(20),
	datad => ALT_INV_inst416(20),
	datae => ALT_INV_inst4115(20),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\);

-- Location: FF_X87_Y69_N9
\inst52[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(20));

-- Location: FF_X88_Y69_N21
\inst111[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(20));

-- Location: FF_X88_Y69_N27
\inst47[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(20));

-- Location: FF_X87_Y69_N25
\inst419[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(20));

-- Location: MLABCELL_X87_Y69_N24
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ = ( inst419(20) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst52(20)) ) ) ) # ( !inst419(20) & ( \RR1[2]~input_o\ & ( (inst52(20) & \RR1[4]~input_o\) ) ) ) # ( inst419(20) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst111(20))) # (\RR1[4]~input_o\ & ((inst47(20)))) ) ) ) # ( !inst419(20) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst111(20))) # (\RR1[4]~input_o\ & ((inst47(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst52(20),
	datab => ALT_INV_inst111(20),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst47(20),
	datae => ALT_INV_inst419(20),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\);

-- Location: FF_X89_Y70_N13
\inst51[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(20));

-- Location: LABCELL_X90_Y70_N8
\inst417[20]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[20]~feeder_combout\ = ( \D[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[20]~input_o\,
	combout => \inst417[20]~feeder_combout\);

-- Location: FF_X90_Y70_N9
\inst417[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[20]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(20));

-- Location: FF_X89_Y70_N29
\inst418[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(20));

-- Location: LABCELL_X90_Y70_N34
\inst49[20]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[20]~feeder_combout\ = ( \D[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[20]~input_o\,
	combout => \inst49[20]~feeder_combout\);

-- Location: FF_X90_Y70_N35
\inst49[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[20]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(20));

-- Location: MLABCELL_X89_Y70_N28
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ = ( inst418(20) & ( inst49(20) & ( (!\RR1[2]~input_o\ & (((inst417(20)) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst51(20)))) ) ) ) # ( !inst418(20) & ( 
-- inst49(20) & ( (!\RR1[2]~input_o\ & (((inst417(20)) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (inst51(20) & (\RR1[4]~input_o\))) ) ) ) # ( inst418(20) & ( !inst49(20) & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & inst417(20))))) # (\RR1[2]~input_o\ 
-- & (((!\RR1[4]~input_o\)) # (inst51(20)))) ) ) ) # ( !inst418(20) & ( !inst49(20) & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & inst417(20))))) # (\RR1[2]~input_o\ & (inst51(20) & (\RR1[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(20),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst417(20),
	datae => ALT_INV_inst418(20),
	dataf => ALT_INV_inst49(20),
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X81_Y60_N22
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ 
-- & (\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\)) # (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\ & ((\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\))) # (\RR1[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\ & \RR1[1]~input_o\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\)) 
-- # (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~6_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~8_combout\,
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~5_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~7_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\);

-- Location: FF_X77_Y62_N5
\inst63[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(20));

-- Location: FF_X77_Y62_N17
\inst614[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(20));

-- Location: FF_X78_Y62_N29
\inst65[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(20));

-- Location: FF_X78_Y62_N33
\inst66[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(20));

-- Location: LABCELL_X78_Y62_N28
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\ = ( inst65(20) & ( inst66(20) & ( ((!\RR1[1]~input_o\ & (inst63(20))) # (\RR1[1]~input_o\ & ((inst614(20))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst65(20) & ( inst66(20) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst63(20))) # (\RR1[1]~input_o\ & ((inst614(20)))))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\)))) ) ) ) # ( inst65(20) & ( !inst66(20) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst63(20))) # 
-- (\RR1[1]~input_o\ & ((inst614(20)))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)))) ) ) ) # ( !inst65(20) & ( !inst66(20) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst63(20))) # (\RR1[1]~input_o\ & ((inst614(20)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst63(20),
	datab => ALT_INV_inst614(20),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst65(20),
	dataf => ALT_INV_inst66(20),
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\);

-- Location: FF_X80_Y60_N21
\inst58[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(20));

-- Location: MLABCELL_X80_Y63_N8
\inst55[20]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[20]~feeder_combout\ = ( \D[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[20]~input_o\,
	combout => \inst55[20]~feeder_combout\);

-- Location: FF_X80_Y63_N9
\inst55[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[20]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(20));

-- Location: FF_X78_Y60_N31
\inst56[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(20));

-- Location: FF_X80_Y60_N17
\inst57[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(20));

-- Location: MLABCELL_X80_Y60_N16
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\ = ( inst57(20) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst58(20)) ) ) ) # ( !inst57(20) & ( \RR1[0]~input_o\ & ( (inst58(20) & \RR1[1]~input_o\) ) ) ) # ( inst57(20) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst55(20))) # (\RR1[1]~input_o\ & ((inst56(20)))) ) ) ) # ( !inst57(20) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst55(20))) # (\RR1[1]~input_o\ & ((inst56(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(20),
	datab => ALT_INV_inst55(20),
	datac => ALT_INV_inst56(20),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst57(20),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\);

-- Location: FF_X83_Y60_N1
\inst61[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(20));

-- Location: FF_X78_Y64_N25
\inst60[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(20));

-- Location: FF_X83_Y60_N17
\inst59[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(20));

-- Location: LABCELL_X78_Y64_N26
\inst62[20]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[20]~feeder_combout\ = ( \D[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[20]~input_o\,
	combout => \inst62[20]~feeder_combout\);

-- Location: FF_X78_Y64_N27
\inst62[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[20]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(20));

-- Location: MLABCELL_X83_Y60_N16
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\ = ( inst59(20) & ( inst62(20) & ( (!\RR1[1]~input_o\ & (((inst60(20)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst61(20)))) ) ) ) # ( !inst59(20) & ( 
-- inst62(20) & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst60(20))))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst61(20)))) ) ) ) # ( inst59(20) & ( !inst62(20) & ( (!\RR1[1]~input_o\ & (((inst60(20)) # (\RR1[0]~input_o\)))) # 
-- (\RR1[1]~input_o\ & (inst61(20) & (\RR1[0]~input_o\))) ) ) ) # ( !inst59(20) & ( !inst62(20) & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst60(20))))) # (\RR1[1]~input_o\ & (inst61(20) & (\RR1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst61(20),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst60(20),
	datae => ALT_INV_inst59(20),
	dataf => ALT_INV_inst62(20),
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\);

-- Location: FF_X80_Y61_N21
\inst68[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(20));

-- Location: LABCELL_X78_Y63_N4
\inst70[20]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[20]~feeder_combout\ = ( \D[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[20]~input_o\,
	combout => \inst70[20]~feeder_combout\);

-- Location: FF_X78_Y63_N5
\inst70[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[20]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(20));

-- Location: FF_X80_Y61_N37
\inst67[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(20));

-- Location: FF_X81_Y60_N29
\inst69[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[20]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(20));

-- Location: LABCELL_X81_Y60_N32
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ = ( \RR1[0]~input_o\ & ( inst69(20) & ( (inst67(20)) # (\RR1[1]~input_o\) ) ) ) # ( !\RR1[0]~input_o\ & ( inst69(20) & ( (!\RR1[1]~input_o\ & (inst68(20))) # (\RR1[1]~input_o\ & 
-- ((inst70(20)))) ) ) ) # ( \RR1[0]~input_o\ & ( !inst69(20) & ( (!\RR1[1]~input_o\ & inst67(20)) ) ) ) # ( !\RR1[0]~input_o\ & ( !inst69(20) & ( (!\RR1[1]~input_o\ & (inst68(20))) # (\RR1[1]~input_o\ & ((inst70(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(20),
	datab => ALT_INV_inst70(20),
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst67(20),
	datae => \ALT_INV_RR1[0]~input_o\,
	dataf => ALT_INV_inst69(20),
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y60_N16
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ & ( ((!\RR1[4]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\))) # (\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\))) # (\RR1[2]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ & ( (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\)))) # (\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\))) ) ) ) # ( 
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ & ( (!\RR1[4]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\) # 
-- (\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\ & (!\RR1[2]~input_o\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\))) # (\RR1[4]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~1_combout\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~2_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X81_Y60_N6
\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\) # 
-- (\RR1[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[20]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[20]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110110001000100011011000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[20]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~9_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~4_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X72_Y0_N1
\GR[19]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(19),
	o => \GR[19]~input_o\);

-- Location: IOIBUF_X119_Y67_N32
\D[19]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(19),
	o => \D[19]~input_o\);

-- Location: LABCELL_X84_Y67_N4
\inst48[19]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[19]~feeder_combout\ = ( \D[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[19]~input_o\,
	combout => \inst48[19]~feeder_combout\);

-- Location: FF_X84_Y67_N5
\inst48[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[19]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(19));

-- Location: LABCELL_X84_Y67_N2
\inst415[19]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[19]~feeder_combout\ = ( \D[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[19]~input_o\,
	combout => \inst415[19]~feeder_combout\);

-- Location: FF_X84_Y67_N3
\inst415[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[19]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(19));

-- Location: FF_X81_Y71_N13
\inst46[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(19));

-- Location: FF_X80_Y71_N33
\inst54[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(19));

-- Location: LABCELL_X81_Y71_N12
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\ = ( inst46(19) & ( inst54(19) & ( ((!\RR1[4]~input_o\ & ((inst415(19)))) # (\RR1[4]~input_o\ & (inst48(19)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(19) & ( inst54(19) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\ & inst415(19))))) # (\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst48(19)))) ) ) ) # ( inst46(19) & ( !inst54(19) & ( (!\RR1[4]~input_o\ & (((inst415(19)) # (\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & 
-- (inst48(19) & (!\RR1[2]~input_o\))) ) ) ) # ( !inst46(19) & ( !inst54(19) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst415(19)))) # (\RR1[4]~input_o\ & (inst48(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst48(19),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst415(19),
	datae => ALT_INV_inst46(19),
	dataf => ALT_INV_inst54(19),
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X89_Y68_N8
\inst416[19]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[19]~feeder_combout\ = ( \D[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[19]~input_o\,
	combout => \inst416[19]~feeder_combout\);

-- Location: FF_X89_Y68_N9
\inst416[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[19]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(19));

-- Location: FF_X88_Y68_N1
\inst53[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(19));

-- Location: FF_X88_Y68_N17
\inst4115[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(19));

-- Location: MLABCELL_X89_Y68_N34
\inst50[19]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[19]~feeder_combout\ = ( \D[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[19]~input_o\,
	combout => \inst50[19]~feeder_combout\);

-- Location: FF_X89_Y68_N35
\inst50[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[19]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(19));

-- Location: LABCELL_X88_Y68_N16
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\ = ( inst4115(19) & ( inst50(19) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst416(19)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst53(19))))) ) ) ) # ( !inst4115(19) & ( 
-- inst50(19) & ( (!\RR1[4]~input_o\ & (inst416(19) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst53(19))))) ) ) ) # ( inst4115(19) & ( !inst50(19) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst416(19)))) # 
-- (\RR1[4]~input_o\ & (((inst53(19) & \RR1[2]~input_o\)))) ) ) ) # ( !inst4115(19) & ( !inst50(19) & ( (!\RR1[4]~input_o\ & (inst416(19) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((inst53(19) & \RR1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst416(19),
	datac => ALT_INV_inst53(19),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst4115(19),
	dataf => ALT_INV_inst50(19),
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\);

-- Location: FF_X88_Y69_N13
\inst47[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(19));

-- Location: LABCELL_X88_Y69_N30
\inst111[19]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[19]~feeder_combout\ = ( \D[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[19]~input_o\,
	combout => \inst111[19]~feeder_combout\);

-- Location: FF_X88_Y69_N31
\inst111[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[19]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(19));

-- Location: FF_X87_Y69_N37
\inst52[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(19));

-- Location: FF_X87_Y69_N33
\inst419[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(19));

-- Location: MLABCELL_X87_Y69_N32
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\ = ( inst419(19) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst52(19)) ) ) ) # ( !inst419(19) & ( \RR1[2]~input_o\ & ( (\RR1[4]~input_o\ & inst52(19)) ) ) ) # ( inst419(19) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst111(19)))) # (\RR1[4]~input_o\ & (inst47(19))) ) ) ) # ( !inst419(19) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst111(19)))) # (\RR1[4]~input_o\ & (inst47(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(19),
	datab => ALT_INV_inst111(19),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst52(19),
	datae => ALT_INV_inst419(19),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X90_Y70_N22
\inst49[19]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[19]~feeder_combout\ = ( \D[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[19]~input_o\,
	combout => \inst49[19]~feeder_combout\);

-- Location: FF_X90_Y70_N23
\inst49[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[19]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(19));

-- Location: FF_X89_Y70_N1
\inst51[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(19));

-- Location: FF_X89_Y70_N17
\inst418[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(19));

-- Location: LABCELL_X90_Y70_N36
\inst417[19]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[19]~feeder_combout\ = ( \D[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[19]~input_o\,
	combout => \inst417[19]~feeder_combout\);

-- Location: FF_X90_Y70_N37
\inst417[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[19]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(19));

-- Location: MLABCELL_X89_Y70_N16
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ = ( inst418(19) & ( inst417(19) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst49(19))) # (\RR1[2]~input_o\ & ((inst51(19))))) ) ) ) # ( !inst418(19) & ( inst417(19) & ( 
-- (!\RR1[4]~input_o\ & (!\RR1[2]~input_o\)) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst49(19))) # (\RR1[2]~input_o\ & ((inst51(19)))))) ) ) ) # ( inst418(19) & ( !inst417(19) & ( (!\RR1[4]~input_o\ & (\RR1[2]~input_o\)) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & (inst49(19))) # (\RR1[2]~input_o\ & ((inst51(19)))))) ) ) ) # ( !inst418(19) & ( !inst417(19) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst49(19))) # (\RR1[2]~input_o\ & ((inst51(19)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst49(19),
	datad => ALT_INV_inst51(19),
	datae => ALT_INV_inst418(19),
	dataf => ALT_INV_inst417(19),
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X76_Y69_N20
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\ = ( \RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\)) # 
-- (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\))) ) ) ) # ( !\RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\) # (\RR1[0]~input_o\) ) ) ) # ( \RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\)) # (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\))) ) ) ) # ( !\RR1[1]~input_o\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011101010101111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~6_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~8_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~5_combout\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~7_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\);

-- Location: FF_X78_Y64_N9
\inst60[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(19));

-- Location: LABCELL_X78_Y64_N10
\inst62[19]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[19]~feeder_combout\ = ( \D[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[19]~input_o\,
	combout => \inst62[19]~feeder_combout\);

-- Location: FF_X78_Y64_N11
\inst62[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[19]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(19));

-- Location: FF_X76_Y63_N9
\inst61[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(19));

-- Location: FF_X76_Y63_N25
\inst59[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(19));

-- Location: LABCELL_X76_Y63_N24
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\ = ( inst59(19) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst62(19))) # (\RR1[0]~input_o\ & ((inst61(19)))) ) ) ) # ( !inst59(19) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (inst62(19))) # (\RR1[0]~input_o\ & ((inst61(19)))) ) ) ) # ( inst59(19) & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\) # (inst60(19)) ) ) ) # ( !inst59(19) & ( !\RR1[1]~input_o\ & ( (inst60(19) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(19),
	datab => ALT_INV_inst62(19),
	datac => ALT_INV_inst61(19),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst59(19),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\);

-- Location: FF_X77_Y60_N5
\inst55[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(19));

-- Location: FF_X73_Y60_N21
\inst58[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(19));

-- Location: FF_X77_Y60_N25
\inst56[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(19));

-- Location: FF_X73_Y60_N37
\inst57[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(19));

-- Location: MLABCELL_X73_Y60_N36
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\ = ( inst57(19) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst58(19)) ) ) ) # ( !inst57(19) & ( \RR1[0]~input_o\ & ( (inst58(19) & \RR1[1]~input_o\) ) ) ) # ( inst57(19) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst55(19))) # (\RR1[1]~input_o\ & ((inst56(19)))) ) ) ) # ( !inst57(19) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst55(19))) # (\RR1[1]~input_o\ & ((inst56(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(19),
	datab => ALT_INV_inst58(19),
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst56(19),
	datae => ALT_INV_inst57(19),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X78_Y63_N6
\inst70[19]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[19]~feeder_combout\ = ( \D[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[19]~input_o\,
	combout => \inst70[19]~feeder_combout\);

-- Location: FF_X78_Y63_N7
\inst70[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[19]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(19));

-- Location: FF_X74_Y61_N15
\inst68[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(19));

-- Location: FF_X74_Y61_N13
\inst67[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(19));

-- Location: FF_X75_Y61_N33
\inst69[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(19));

-- Location: LABCELL_X74_Y61_N12
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ = ( inst67(19) & ( inst69(19) & ( ((!\RR1[1]~input_o\ & ((inst68(19)))) # (\RR1[1]~input_o\ & (inst70(19)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst67(19) & ( inst69(19) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst68(19)))) # (\RR1[1]~input_o\ & (inst70(19))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\)) ) ) ) # ( inst67(19) & ( !inst69(19) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst68(19)))) # 
-- (\RR1[1]~input_o\ & (inst70(19))))) # (\RR1[0]~input_o\ & (!\RR1[1]~input_o\)) ) ) ) # ( !inst67(19) & ( !inst69(19) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst68(19)))) # (\RR1[1]~input_o\ & (inst70(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst70(19),
	datad => ALT_INV_inst68(19),
	datae => ALT_INV_inst67(19),
	dataf => ALT_INV_inst69(19),
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\);

-- Location: FF_X77_Y62_N1
\inst614[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(19));

-- Location: FF_X73_Y62_N13
\inst66[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(19));

-- Location: LABCELL_X74_Y62_N30
\inst63[19]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[19]~feeder_combout\ = ( \D[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[19]~input_o\,
	combout => \inst63[19]~feeder_combout\);

-- Location: FF_X74_Y62_N31
\inst63[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[19]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(19));

-- Location: FF_X73_Y62_N9
\inst65[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[19]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(19));

-- Location: MLABCELL_X73_Y62_N8
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\ = ( inst65(19) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst66(19)) ) ) ) # ( !inst65(19) & ( \RR1[0]~input_o\ & ( (\RR1[1]~input_o\ & inst66(19)) ) ) ) # ( inst65(19) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & ((inst63(19)))) # (\RR1[1]~input_o\ & (inst614(19))) ) ) ) # ( !inst65(19) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & ((inst63(19)))) # (\RR1[1]~input_o\ & (inst614(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst614(19),
	datac => ALT_INV_inst66(19),
	datad => ALT_INV_inst63(19),
	datae => ALT_INV_inst65(19),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X73_Y60_N4
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\ & ( ((!\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\))) # (\RR1[4]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\ & ( (!\RR1[2]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\)) # 
-- (\RR1[4]~input_o\))) # (\RR1[2]~input_o\ & (!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\ & ( (!\RR1[2]~input_o\ & (!\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\)))) # (\RR1[2]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\)) # (\RR1[4]~input_o\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\ & ( 
-- (!\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~2_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~3_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~1_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X73_Y60_N8
\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~10_combout\ = ( \RR1[3]~input_o\ & ( (!\GR[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\))) # (\GR[0]~input_o\ & (\GR[19]~input_o\)) ) ) # ( !\RR1[3]~input_o\ & ( 
-- (!\GR[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\))) # (\GR[0]~input_o\ & (\GR[19]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[19]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~9_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_RR1[3]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X85_Y96_N63
\GR[18]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(18),
	o => \GR[18]~input_o\);

-- Location: IOIBUF_X119_Y72_N32
\D[18]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(18),
	o => \D[18]~input_o\);

-- Location: FF_X89_Y68_N23
\inst50[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(18));

-- Location: FF_X88_Y68_N9
\inst53[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(18));

-- Location: FF_X88_Y68_N25
\inst4115[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(18));

-- Location: FF_X89_Y68_N37
\inst416[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(18));

-- Location: LABCELL_X88_Y68_N24
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\ = ( inst4115(18) & ( inst416(18) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst50(18))) # (\RR1[2]~input_o\ & ((inst53(18))))) ) ) ) # ( !inst4115(18) & ( inst416(18) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst50(18))) # (\RR1[2]~input_o\ & ((inst53(18)))))) ) ) ) # ( inst4115(18) & ( !inst416(18) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & (inst50(18))) # (\RR1[2]~input_o\ & ((inst53(18)))))) ) ) ) # ( !inst4115(18) & ( !inst416(18) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst50(18))) # (\RR1[2]~input_o\ & ((inst53(18)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst50(18),
	datac => ALT_INV_inst53(18),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst4115(18),
	dataf => ALT_INV_inst416(18),
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\);

-- Location: FF_X89_Y70_N9
\inst51[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(18));

-- Location: LABCELL_X90_Y70_N24
\inst417[18]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[18]~feeder_combout\ = ( \D[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[18]~input_o\,
	combout => \inst417[18]~feeder_combout\);

-- Location: FF_X90_Y70_N25
\inst417[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[18]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(18));

-- Location: LABCELL_X90_Y70_N30
\inst49[18]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[18]~feeder_combout\ = ( \D[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[18]~input_o\,
	combout => \inst49[18]~feeder_combout\);

-- Location: FF_X90_Y70_N31
\inst49[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[18]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(18));

-- Location: FF_X89_Y70_N25
\inst418[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(18));

-- Location: MLABCELL_X89_Y70_N24
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\ = ( inst418(18) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst51(18)) ) ) ) # ( !inst418(18) & ( \RR1[2]~input_o\ & ( (inst51(18) & \RR1[4]~input_o\) ) ) ) # ( inst418(18) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst417(18))) # (\RR1[4]~input_o\ & ((inst49(18)))) ) ) ) # ( !inst418(18) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst417(18))) # (\RR1[4]~input_o\ & ((inst49(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(18),
	datab => ALT_INV_inst417(18),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst49(18),
	datae => ALT_INV_inst418(18),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\);

-- Location: FF_X77_Y69_N23
\inst111[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(18));

-- Location: FF_X74_Y69_N31
\inst52[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(18));

-- Location: FF_X84_Y69_N23
\inst47[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(18));

-- Location: FF_X77_Y69_N21
\inst419[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(18));

-- Location: MLABCELL_X77_Y69_N20
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ = ( inst419(18) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst52(18)) ) ) ) # ( !inst419(18) & ( \RR1[2]~input_o\ & ( (\RR1[4]~input_o\ & inst52(18)) ) ) ) # ( inst419(18) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst111(18))) # (\RR1[4]~input_o\ & ((inst47(18)))) ) ) ) # ( !inst419(18) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst111(18))) # (\RR1[4]~input_o\ & ((inst47(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst111(18),
	datac => ALT_INV_inst52(18),
	datad => ALT_INV_inst47(18),
	datae => ALT_INV_inst419(18),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\);

-- Location: FF_X84_Y69_N25
\inst48[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(18));

-- Location: FF_X74_Y69_N15
\inst415[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(18));

-- Location: FF_X81_Y71_N37
\inst46[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(18));

-- Location: FF_X80_Y71_N37
\inst54[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(18));

-- Location: LABCELL_X81_Y71_N36
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\ = ( inst46(18) & ( inst54(18) & ( ((!\RR1[4]~input_o\ & ((inst415(18)))) # (\RR1[4]~input_o\ & (inst48(18)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(18) & ( inst54(18) & ( 
-- (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst415(18)))) # (\RR1[4]~input_o\ & (inst48(18))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst46(18) & ( !inst54(18) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst415(18)))) # 
-- (\RR1[4]~input_o\ & (inst48(18))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst46(18) & ( !inst54(18) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst415(18)))) # (\RR1[4]~input_o\ & (inst48(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst48(18),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst415(18),
	datae => ALT_INV_inst46(18),
	dataf => ALT_INV_inst54(18),
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X81_Y68_N14
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\ & ( (!\RR1[0]~input_o\) # ((!\RR1[1]~input_o\ 
-- & ((\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\ & ( (!\RR1[1]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\ & \RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\ & ( (!\RR1[1]~input_o\ & 
-- (((!\RR1[0]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\)))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\ & ((\RR1[0]~input_o\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\ & ( (\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~8_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~5_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~6_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X80_Y63_N12
\inst56[18]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[18]~feeder_combout\ = \D[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[18]~input_o\,
	combout => \inst56[18]~feeder_combout\);

-- Location: FF_X80_Y63_N13
\inst56[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[18]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(18));

-- Location: MLABCELL_X80_Y63_N14
\inst55[18]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[18]~feeder_combout\ = \D[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[18]~input_o\,
	combout => \inst55[18]~feeder_combout\);

-- Location: FF_X80_Y63_N15
\inst55[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[18]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(18));

-- Location: FF_X81_Y68_N21
\inst57[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(18));

-- Location: FF_X81_Y68_N25
\inst58[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(18));

-- Location: LABCELL_X81_Y68_N20
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\ = ( inst57(18) & ( inst58(18) & ( ((!\RR1[1]~input_o\ & ((inst55(18)))) # (\RR1[1]~input_o\ & (inst56(18)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst57(18) & ( inst58(18) & ( 
-- (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst55(18))))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst56(18)))) ) ) ) # ( inst57(18) & ( !inst58(18) & ( (!\RR1[1]~input_o\ & (((inst55(18)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (inst56(18) 
-- & (!\RR1[0]~input_o\))) ) ) ) # ( !inst57(18) & ( !inst58(18) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst55(18)))) # (\RR1[1]~input_o\ & (inst56(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst56(18),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst55(18),
	datae => ALT_INV_inst57(18),
	dataf => ALT_INV_inst58(18),
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\);

-- Location: FF_X78_Y62_N1
\inst66[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(18));

-- Location: FF_X77_Y62_N21
\inst63[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(18));

-- Location: FF_X78_Y62_N37
\inst65[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(18));

-- Location: FF_X77_Y62_N29
\inst614[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(18));

-- Location: LABCELL_X78_Y62_N36
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\ = ( inst65(18) & ( inst614(18) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst63(18))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst66(18)))) ) ) ) # ( !inst65(18) & ( 
-- inst614(18) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst63(18))))) # (\RR1[0]~input_o\ & (inst66(18) & ((\RR1[1]~input_o\)))) ) ) ) # ( inst65(18) & ( !inst614(18) & ( (!\RR1[0]~input_o\ & (((inst63(18) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ 
-- & (((!\RR1[1]~input_o\)) # (inst66(18)))) ) ) ) # ( !inst65(18) & ( !inst614(18) & ( (!\RR1[0]~input_o\ & (((inst63(18) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst66(18) & ((\RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst66(18),
	datab => ALT_INV_inst63(18),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst65(18),
	dataf => ALT_INV_inst614(18),
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\);

-- Location: FF_X78_Y64_N15
\inst60[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(18));

-- Location: FF_X78_Y68_N5
\inst61[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(18));

-- Location: LABCELL_X78_Y64_N12
\inst62[18]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[18]~feeder_combout\ = ( \D[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[18]~input_o\,
	combout => \inst62[18]~feeder_combout\);

-- Location: FF_X78_Y64_N13
\inst62[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[18]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(18));

-- Location: FF_X78_Y68_N21
\inst59[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(18));

-- Location: LABCELL_X78_Y68_N20
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\ = ( inst59(18) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & ((inst62(18)))) # (\RR1[0]~input_o\ & (inst61(18))) ) ) ) # ( !inst59(18) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- ((inst62(18)))) # (\RR1[0]~input_o\ & (inst61(18))) ) ) ) # ( inst59(18) & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\) # (inst60(18)) ) ) ) # ( !inst59(18) & ( !\RR1[1]~input_o\ & ( (inst60(18) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(18),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst61(18),
	datad => ALT_INV_inst62(18),
	datae => ALT_INV_inst59(18),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\);

-- Location: FF_X81_Y64_N31
\inst68[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(18));

-- Location: FF_X78_Y63_N31
\inst70[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(18));

-- Location: FF_X81_Y61_N21
\inst69[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(18));

-- Location: FF_X81_Y64_N29
\inst67[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[18]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(18));

-- Location: LABCELL_X81_Y64_N28
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\ = ( inst67(18) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst70(18))) # (\RR1[0]~input_o\ & ((inst69(18)))) ) ) ) # ( !inst67(18) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (inst70(18))) # (\RR1[0]~input_o\ & ((inst69(18)))) ) ) ) # ( inst67(18) & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\) # (inst68(18)) ) ) ) # ( !inst67(18) & ( !\RR1[1]~input_o\ & ( (inst68(18) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(18),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst70(18),
	datad => ALT_INV_inst69(18),
	datae => ALT_INV_inst67(18),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y68_N10
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ = ( \RR1[2]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\ & ( (\RR1[4]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\) ) 
-- ) ) # ( !\RR1[2]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\ & ( (!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\)) # (\RR1[4]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\))) ) ) ) # ( \RR1[2]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\ & 
-- !\RR1[4]~input_o\) ) ) ) # ( !\RR1[2]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\ & ( (!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\)) # (\RR1[4]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~1_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~2_combout\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => \ALT_INV_RR1[2]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X81_Y68_N16
\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~10_combout\ = ( \RR1[3]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\) # (\GR[18]~input_o\) ) ) ) # ( !\RR1[3]~input_o\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\))) # (\GR[0]~input_o\ & (\GR[18]~input_o\)) ) ) ) # ( \RR1[3]~input_o\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ & ( (\GR[18]~input_o\ & \GR[0]~input_o\) ) ) ) # ( !\RR1[3]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\))) # (\GR[0]~input_o\ & (\GR[18]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000001010000010100110101001101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[18]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~9_combout\,
	datac => \ALT_INV_GR[0]~input_o\,
	datae => \ALT_INV_RR1[3]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~4_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X100_Y96_N63
\GR[17]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(17),
	o => \GR[17]~input_o\);

-- Location: IOIBUF_X119_Y68_N63
\D[17]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(17),
	o => \D[17]~input_o\);

-- Location: FF_X81_Y61_N25
\inst58[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(17));

-- Location: MLABCELL_X77_Y60_N32
\inst55[17]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[17]~feeder_combout\ = ( \D[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[17]~input_o\,
	combout => \inst55[17]~feeder_combout\);

-- Location: FF_X77_Y60_N33
\inst55[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[17]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(17));

-- Location: FF_X80_Y60_N5
\inst57[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(17));

-- Location: FF_X77_Y60_N11
\inst56[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(17));

-- Location: MLABCELL_X80_Y60_N4
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\ = ( inst57(17) & ( inst56(17) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst55(17))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst58(17)))) ) ) ) # ( !inst57(17) & ( 
-- inst56(17) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst55(17))))) # (\RR1[0]~input_o\ & (inst58(17) & ((\RR1[1]~input_o\)))) ) ) ) # ( inst57(17) & ( !inst56(17) & ( (!\RR1[0]~input_o\ & (((inst55(17) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst58(17)))) ) ) ) # ( !inst57(17) & ( !inst56(17) & ( (!\RR1[0]~input_o\ & (((inst55(17) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst58(17) & ((\RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => ALT_INV_inst58(17),
	datac => ALT_INV_inst55(17),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst57(17),
	dataf => ALT_INV_inst56(17),
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X83_Y62_N22
\inst60[17]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[17]~feeder_combout\ = ( \D[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[17]~input_o\,
	combout => \inst60[17]~feeder_combout\);

-- Location: FF_X83_Y62_N23
\inst60[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[17]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(17));

-- Location: FF_X83_Y62_N21
\inst62[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(17));

-- Location: FF_X78_Y68_N13
\inst61[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(17));

-- Location: FF_X78_Y68_N29
\inst59[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(17));

-- Location: LABCELL_X78_Y68_N28
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\ = ( inst59(17) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst62(17))) # (\RR1[0]~input_o\ & ((inst61(17)))) ) ) ) # ( !inst59(17) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (inst62(17))) # (\RR1[0]~input_o\ & ((inst61(17)))) ) ) ) # ( inst59(17) & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\) # (inst60(17)) ) ) ) # ( !inst59(17) & ( !\RR1[1]~input_o\ & ( (inst60(17) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(17),
	datab => ALT_INV_inst62(17),
	datac => ALT_INV_inst61(17),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst59(17),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X76_Y62_N32
\inst63[17]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[17]~feeder_combout\ = ( \D[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[17]~input_o\,
	combout => \inst63[17]~feeder_combout\);

-- Location: FF_X76_Y62_N33
\inst63[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[17]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(17));

-- Location: LABCELL_X76_Y62_N0
\inst614[17]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[17]~feeder_combout\ = ( \D[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[17]~input_o\,
	combout => \inst614[17]~feeder_combout\);

-- Location: FF_X76_Y62_N1
\inst614[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[17]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(17));

-- Location: FF_X75_Y60_N29
\inst65[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(17));

-- Location: FF_X75_Y60_N33
\inst66[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(17));

-- Location: MLABCELL_X75_Y60_N28
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\ = ( inst65(17) & ( inst66(17) & ( ((!\RR1[1]~input_o\ & (inst63(17))) # (\RR1[1]~input_o\ & ((inst614(17))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst65(17) & ( inst66(17) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst63(17))) # (\RR1[1]~input_o\ & ((inst614(17)))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\)) ) ) ) # ( inst65(17) & ( !inst66(17) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst63(17))) # 
-- (\RR1[1]~input_o\ & ((inst614(17)))))) # (\RR1[0]~input_o\ & (!\RR1[1]~input_o\)) ) ) ) # ( !inst65(17) & ( !inst66(17) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst63(17))) # (\RR1[1]~input_o\ & ((inst614(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst63(17),
	datad => ALT_INV_inst614(17),
	datae => ALT_INV_inst65(17),
	dataf => ALT_INV_inst66(17),
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\);

-- Location: FF_X80_Y61_N9
\inst68[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(17));

-- Location: LABCELL_X78_Y63_N28
\inst70[17]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[17]~feeder_combout\ = ( \D[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[17]~input_o\,
	combout => \inst70[17]~feeder_combout\);

-- Location: FF_X78_Y63_N29
\inst70[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[17]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(17));

-- Location: FF_X80_Y61_N15
\inst67[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(17));

-- Location: FF_X81_Y61_N9
\inst69[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(17));

-- Location: MLABCELL_X80_Y61_N14
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ = ( inst67(17) & ( inst69(17) & ( ((!\RR1[1]~input_o\ & (inst68(17))) # (\RR1[1]~input_o\ & ((inst70(17))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst67(17) & ( inst69(17) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst68(17))) # (\RR1[1]~input_o\ & ((inst70(17)))))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\)))) ) ) ) # ( inst67(17) & ( !inst69(17) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst68(17))) # 
-- (\RR1[1]~input_o\ & ((inst70(17)))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)))) ) ) ) # ( !inst67(17) & ( !inst69(17) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst68(17))) # (\RR1[1]~input_o\ & ((inst70(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(17),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst70(17),
	datae => ALT_INV_inst67(17),
	dataf => ALT_INV_inst69(17),
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X75_Y60_N38
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ & ( ((!\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\)) # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\)))) # (\RR1[4]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\ & (!\RR1[4]~input_o\))) 
-- # (\RR1[2]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\) # (\RR1[4]~input_o\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ & ( (!\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\)) # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~2_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~1_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X89_Y68_N24
\inst416[17]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[17]~feeder_combout\ = ( \D[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[17]~input_o\,
	combout => \inst416[17]~feeder_combout\);

-- Location: FF_X89_Y68_N25
\inst416[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[17]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(17));

-- Location: MLABCELL_X89_Y68_N30
\inst50[17]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[17]~feeder_combout\ = ( \D[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[17]~input_o\,
	combout => \inst50[17]~feeder_combout\);

-- Location: FF_X89_Y68_N31
\inst50[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[17]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(17));

-- Location: FF_X88_Y68_N13
\inst4115[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(17));

-- Location: FF_X88_Y68_N37
\inst53[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(17));

-- Location: LABCELL_X88_Y68_N12
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\ = ( inst4115(17) & ( inst53(17) & ( ((!\RR1[4]~input_o\ & (inst416(17))) # (\RR1[4]~input_o\ & ((inst50(17))))) # (\RR1[2]~input_o\) ) ) ) # ( !inst4115(17) & ( inst53(17) & ( 
-- (!\RR1[4]~input_o\ & (inst416(17) & (!\RR1[2]~input_o\))) # (\RR1[4]~input_o\ & (((inst50(17)) # (\RR1[2]~input_o\)))) ) ) ) # ( inst4115(17) & ( !inst53(17) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst416(17)))) # (\RR1[4]~input_o\ & 
-- (((!\RR1[2]~input_o\ & inst50(17))))) ) ) ) # ( !inst4115(17) & ( !inst53(17) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst416(17))) # (\RR1[4]~input_o\ & ((inst50(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst416(17),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst50(17),
	datae => ALT_INV_inst4115(17),
	dataf => ALT_INV_inst53(17),
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X90_Y70_N18
\inst49[17]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[17]~feeder_combout\ = ( \D[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[17]~input_o\,
	combout => \inst49[17]~feeder_combout\);

-- Location: FF_X90_Y70_N19
\inst49[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[17]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(17));

-- Location: LABCELL_X90_Y70_N12
\inst417[17]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[17]~feeder_combout\ = ( \D[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[17]~input_o\,
	combout => \inst417[17]~feeder_combout\);

-- Location: FF_X90_Y70_N13
\inst417[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[17]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(17));

-- Location: FF_X89_Y70_N37
\inst51[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(17));

-- Location: FF_X89_Y70_N33
\inst418[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(17));

-- Location: MLABCELL_X89_Y70_N32
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\ = ( inst418(17) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst49(17))) # (\RR1[2]~input_o\ & ((inst51(17)))) ) ) ) # ( !inst418(17) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- (inst49(17))) # (\RR1[2]~input_o\ & ((inst51(17)))) ) ) ) # ( inst418(17) & ( !\RR1[4]~input_o\ & ( (inst417(17)) # (\RR1[2]~input_o\) ) ) ) # ( !inst418(17) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst417(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(17),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst417(17),
	datad => ALT_INV_inst51(17),
	datae => ALT_INV_inst418(17),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\);

-- Location: FF_X77_Y69_N5
\inst111[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(17));

-- Location: FF_X74_Y69_N39
\inst52[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(17));

-- Location: FF_X77_Y69_N7
\inst419[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(17));

-- Location: FF_X83_Y69_N1
\inst47[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(17));

-- Location: MLABCELL_X77_Y69_N6
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ = ( inst419(17) & ( inst47(17) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (inst111(17)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst52(17))))) ) ) ) # ( !inst419(17) & ( 
-- inst47(17) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (inst111(17)))) # (\RR1[2]~input_o\ & (((inst52(17) & \RR1[4]~input_o\)))) ) ) ) # ( inst419(17) & ( !inst47(17) & ( (!\RR1[2]~input_o\ & (inst111(17) & ((!\RR1[4]~input_o\)))) # 
-- (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst52(17))))) ) ) ) # ( !inst419(17) & ( !inst47(17) & ( (!\RR1[2]~input_o\ & (inst111(17) & ((!\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((inst52(17) & \RR1[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst111(17),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst52(17),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst419(17),
	dataf => ALT_INV_inst47(17),
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\);

-- Location: FF_X80_Y71_N21
\inst54[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(17));

-- Location: FF_X74_Y69_N29
\inst415[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(17));

-- Location: FF_X81_Y71_N21
\inst46[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(17));

-- Location: FF_X83_Y69_N27
\inst48[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[17]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(17));

-- Location: LABCELL_X81_Y71_N20
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\ = ( inst46(17) & ( inst48(17) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\) # (inst415(17))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst54(17)))) ) ) ) # ( !inst46(17) & ( 
-- inst48(17) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\) # (inst415(17))))) # (\RR1[2]~input_o\ & (inst54(17) & ((\RR1[4]~input_o\)))) ) ) ) # ( inst46(17) & ( !inst48(17) & ( (!\RR1[2]~input_o\ & (((inst415(17) & !\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ 
-- & (((!\RR1[4]~input_o\)) # (inst54(17)))) ) ) ) # ( !inst46(17) & ( !inst48(17) & ( (!\RR1[2]~input_o\ & (((inst415(17) & !\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (inst54(17) & ((\RR1[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst54(17),
	datab => ALT_INV_inst415(17),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst46(17),
	dataf => ALT_INV_inst48(17),
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X81_Y68_N2
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\ & ( (!\RR1[0]~input_o\) # ((!\RR1[1]~input_o\ 
-- & ((\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\ & ( (!\RR1[1]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\ & \RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\ & ( (!\RR1[1]~input_o\ & 
-- (((!\RR1[0]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\)))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\ & ((\RR1[0]~input_o\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\ & ( (\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~8_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~5_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~6_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X81_Y68_N4
\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[17]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR1[3]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[17]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110110001101110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[17]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~4_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X53_Y96_N94
\GR[16]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(16),
	o => \GR[16]~input_o\);

-- Location: IOIBUF_X119_Y74_N32
\D[16]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(16),
	o => \D[16]~input_o\);

-- Location: MLABCELL_X77_Y60_N30
\inst56[16]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[16]~feeder_combout\ = \D[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[16]~input_o\,
	combout => \inst56[16]~feeder_combout\);

-- Location: FF_X77_Y60_N31
\inst56[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[16]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(16));

-- Location: FF_X81_Y61_N33
\inst58[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(16));

-- Location: MLABCELL_X77_Y60_N28
\inst55[16]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[16]~feeder_combout\ = \D[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[16]~input_o\,
	combout => \inst55[16]~feeder_combout\);

-- Location: FF_X77_Y60_N29
\inst55[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[16]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(16));

-- Location: FF_X80_Y60_N9
\inst57[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(16));

-- Location: MLABCELL_X80_Y60_N8
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\ = ( inst57(16) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst58(16)) ) ) ) # ( !inst57(16) & ( \RR1[0]~input_o\ & ( (inst58(16) & \RR1[1]~input_o\) ) ) ) # ( inst57(16) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & ((inst55(16)))) # (\RR1[1]~input_o\ & (inst56(16))) ) ) ) # ( !inst57(16) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & ((inst55(16)))) # (\RR1[1]~input_o\ & (inst56(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(16),
	datab => ALT_INV_inst58(16),
	datac => ALT_INV_inst55(16),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst57(16),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\);

-- Location: FF_X78_Y68_N1
\inst61[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(16));

-- Location: FF_X78_Y64_N39
\inst60[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(16));

-- Location: LABCELL_X78_Y64_N36
\inst62[16]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[16]~feeder_combout\ = ( \D[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[16]~input_o\,
	combout => \inst62[16]~feeder_combout\);

-- Location: FF_X78_Y64_N37
\inst62[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[16]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(16));

-- Location: FF_X78_Y68_N17
\inst59[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(16));

-- Location: LABCELL_X78_Y68_N16
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\ = ( inst59(16) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & ((inst62(16)))) # (\RR1[0]~input_o\ & (inst61(16))) ) ) ) # ( !inst59(16) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- ((inst62(16)))) # (\RR1[0]~input_o\ & (inst61(16))) ) ) ) # ( inst59(16) & ( !\RR1[1]~input_o\ & ( (inst60(16)) # (\RR1[0]~input_o\) ) ) ) # ( !inst59(16) & ( !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & inst60(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst61(16),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst60(16),
	datad => ALT_INV_inst62(16),
	datae => ALT_INV_inst59(16),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X76_Y62_N16
\inst614[16]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[16]~feeder_combout\ = ( \D[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[16]~input_o\,
	combout => \inst614[16]~feeder_combout\);

-- Location: FF_X76_Y62_N17
\inst614[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[16]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(16));

-- Location: FF_X75_Y62_N1
\inst66[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(16));

-- Location: FF_X75_Y62_N17
\inst65[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(16));

-- Location: LABCELL_X76_Y62_N10
\inst63[16]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[16]~feeder_combout\ = ( \D[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[16]~input_o\,
	combout => \inst63[16]~feeder_combout\);

-- Location: FF_X76_Y62_N11
\inst63[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[16]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(16));

-- Location: MLABCELL_X75_Y62_N16
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\ = ( inst65(16) & ( inst63(16) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & (inst614(16))) # (\RR1[0]~input_o\ & ((inst66(16))))) ) ) ) # ( !inst65(16) & ( inst63(16) & ( 
-- (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst614(16)))) # (\RR1[0]~input_o\ & (((inst66(16) & \RR1[1]~input_o\)))) ) ) ) # ( inst65(16) & ( !inst63(16) & ( (!\RR1[0]~input_o\ & (inst614(16) & ((\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst66(16))))) ) ) ) # ( !inst65(16) & ( !inst63(16) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst614(16))) # (\RR1[0]~input_o\ & ((inst66(16)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(16),
	datab => ALT_INV_inst66(16),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst65(16),
	dataf => ALT_INV_inst63(16),
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\);

-- Location: FF_X81_Y61_N37
\inst69[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(16));

-- Location: LABCELL_X78_Y63_N24
\inst70[16]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[16]~feeder_combout\ = ( \D[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[16]~input_o\,
	combout => \inst70[16]~feeder_combout\);

-- Location: FF_X78_Y63_N25
\inst70[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[16]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(16));

-- Location: FF_X81_Y64_N35
\inst68[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(16));

-- Location: FF_X81_Y64_N33
\inst67[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(16));

-- Location: LABCELL_X81_Y64_N32
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ = ( inst67(16) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & ((inst70(16)))) # (\RR1[0]~input_o\ & (inst69(16))) ) ) ) # ( !inst67(16) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- ((inst70(16)))) # (\RR1[0]~input_o\ & (inst69(16))) ) ) ) # ( inst67(16) & ( !\RR1[1]~input_o\ & ( (inst68(16)) # (\RR1[0]~input_o\) ) ) ) # ( !inst67(16) & ( !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & inst68(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(16),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst70(16),
	datad => ALT_INV_inst68(16),
	datae => ALT_INV_inst67(16),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X78_Y68_N26
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\ = ( \RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\) # (\RR1[2]~input_o\) ) 
-- ) ) # ( !\RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\)) # (\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\))) ) ) ) # ( \RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\) ) ) ) # ( !\RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\)) # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~2_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_RR1[4]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\);

-- Location: FF_X74_Y69_N37
\inst415[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(16));

-- Location: MLABCELL_X80_Y72_N24
\inst48[16]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[16]~feeder_combout\ = ( \D[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[16]~input_o\,
	combout => \inst48[16]~feeder_combout\);

-- Location: FF_X80_Y72_N25
\inst48[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[16]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(16));

-- Location: FF_X81_Y71_N5
\inst46[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(16));

-- Location: FF_X80_Y71_N25
\inst54[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(16));

-- Location: LABCELL_X81_Y71_N4
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\ = ( inst46(16) & ( inst54(16) & ( ((!\RR1[4]~input_o\ & (inst415(16))) # (\RR1[4]~input_o\ & ((inst48(16))))) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(16) & ( inst54(16) & ( 
-- (!\RR1[4]~input_o\ & (inst415(16) & (!\RR1[2]~input_o\))) # (\RR1[4]~input_o\ & (((inst48(16)) # (\RR1[2]~input_o\)))) ) ) ) # ( inst46(16) & ( !inst54(16) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst415(16)))) # (\RR1[4]~input_o\ & 
-- (((!\RR1[2]~input_o\ & inst48(16))))) ) ) ) # ( !inst46(16) & ( !inst54(16) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst415(16))) # (\RR1[4]~input_o\ & ((inst48(16)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst415(16),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst48(16),
	datae => ALT_INV_inst46(16),
	dataf => ALT_INV_inst54(16),
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\);

-- Location: FF_X80_Y73_N21
\inst416[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(16));

-- Location: FF_X80_Y73_N27
\inst50[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(16));

-- Location: FF_X81_Y73_N21
\inst4115[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(16));

-- Location: FF_X81_Y73_N25
\inst53[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(16));

-- Location: LABCELL_X81_Y73_N20
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\ = ( inst4115(16) & ( inst53(16) & ( ((!\RR1[4]~input_o\ & (inst416(16))) # (\RR1[4]~input_o\ & ((inst50(16))))) # (\RR1[2]~input_o\) ) ) ) # ( !inst4115(16) & ( inst53(16) & ( 
-- (!\RR1[4]~input_o\ & (inst416(16) & (!\RR1[2]~input_o\))) # (\RR1[4]~input_o\ & (((inst50(16)) # (\RR1[2]~input_o\)))) ) ) ) # ( inst4115(16) & ( !inst53(16) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst416(16)))) # (\RR1[4]~input_o\ & 
-- (((!\RR1[2]~input_o\ & inst50(16))))) ) ) ) # ( !inst4115(16) & ( !inst53(16) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst416(16))) # (\RR1[4]~input_o\ & ((inst50(16)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst416(16),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst50(16),
	datae => ALT_INV_inst4115(16),
	dataf => ALT_INV_inst53(16),
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\);

-- Location: FF_X77_Y69_N9
\inst111[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(16));

-- Location: MLABCELL_X80_Y72_N2
\inst47[16]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[16]~feeder_combout\ = ( \D[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[16]~input_o\,
	combout => \inst47[16]~feeder_combout\);

-- Location: FF_X80_Y72_N3
\inst47[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[16]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(16));

-- Location: FF_X74_Y69_N13
\inst52[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(16));

-- Location: FF_X77_Y69_N11
\inst419[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(16));

-- Location: MLABCELL_X77_Y69_N10
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\ = ( inst419(16) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst52(16)) ) ) ) # ( !inst419(16) & ( \RR1[2]~input_o\ & ( (\RR1[4]~input_o\ & inst52(16)) ) ) ) # ( inst419(16) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst111(16))) # (\RR1[4]~input_o\ & ((inst47(16)))) ) ) ) # ( !inst419(16) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst111(16))) # (\RR1[4]~input_o\ & ((inst47(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst111(16),
	datac => ALT_INV_inst47(16),
	datad => ALT_INV_inst52(16),
	datae => ALT_INV_inst419(16),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\);

-- Location: FF_X77_Y72_N13
\inst51[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(16));

-- Location: FF_X77_Y73_N27
\inst49[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(16));

-- Location: FF_X77_Y72_N9
\inst418[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(16));

-- Location: FF_X77_Y73_N1
\inst417[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	asdata => \D[16]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(16));

-- Location: MLABCELL_X77_Y72_N8
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\ = ( inst418(16) & ( inst417(16) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst49(16)))) # (\RR1[2]~input_o\ & (inst51(16)))) ) ) ) # ( !inst418(16) & ( inst417(16) & ( 
-- (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\) # ((inst49(16))))) # (\RR1[2]~input_o\ & (\RR1[4]~input_o\ & (inst51(16)))) ) ) ) # ( inst418(16) & ( !inst417(16) & ( (!\RR1[2]~input_o\ & (\RR1[4]~input_o\ & ((inst49(16))))) # (\RR1[2]~input_o\ & 
-- ((!\RR1[4]~input_o\) # ((inst51(16))))) ) ) ) # ( !inst418(16) & ( !inst417(16) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(16)))) # (\RR1[2]~input_o\ & (inst51(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => ALT_INV_inst51(16),
	datad => ALT_INV_inst49(16),
	datae => ALT_INV_inst418(16),
	dataf => ALT_INV_inst417(16),
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X77_Y68_N28
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\ = ( \RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\)) # 
-- (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\))) ) ) ) # ( !\RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\) # (\RR1[0]~input_o\) ) ) ) # ( \RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\)) # (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\))) ) ) ) # ( !\RR1[1]~input_o\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~8_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~5_combout\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~7_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X78_Y68_N8
\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[16]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR1[3]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[16]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[16]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~4_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X98_Y96_N94
\GR[15]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(15),
	o => \GR[15]~input_o\);

-- Location: IOIBUF_X119_Y72_N63
\D[15]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(15),
	o => \D[15]~input_o\);

-- Location: FF_X77_Y64_N1
\inst61[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(15));

-- Location: LABCELL_X78_Y64_N2
\inst62[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[15]~feeder_combout\ = \D[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[15]~input_o\,
	combout => \inst62[15]~feeder_combout\);

-- Location: FF_X78_Y64_N3
\inst62[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(15));

-- Location: FF_X77_Y64_N17
\inst59[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(15));

-- Location: LABCELL_X78_Y64_N0
\inst60[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[15]~feeder_combout\ = \D[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[15]~input_o\,
	combout => \inst60[15]~feeder_combout\);

-- Location: FF_X78_Y64_N1
\inst60[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(15));

-- Location: MLABCELL_X77_Y64_N16
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\ = ( inst59(15) & ( inst60(15) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst62(15)))) # (\RR1[0]~input_o\ & (inst61(15)))) ) ) ) # ( !inst59(15) & ( inst60(15) & ( 
-- (!\RR1[1]~input_o\ & (!\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(15)))) # (\RR1[0]~input_o\ & (inst61(15))))) ) ) ) # ( inst59(15) & ( !inst60(15) & ( (!\RR1[1]~input_o\ & (\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & 
-- ((!\RR1[0]~input_o\ & ((inst62(15)))) # (\RR1[0]~input_o\ & (inst61(15))))) ) ) ) # ( !inst59(15) & ( !inst60(15) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(15)))) # (\RR1[0]~input_o\ & (inst61(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst61(15),
	datad => ALT_INV_inst62(15),
	datae => ALT_INV_inst59(15),
	dataf => ALT_INV_inst60(15),
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\);

-- Location: FF_X76_Y62_N5
\inst614[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(15));

-- Location: FF_X77_Y61_N5
\inst66[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(15));

-- Location: FF_X77_Y61_N21
\inst65[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(15));

-- Location: FF_X76_Y62_N23
\inst63[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(15));

-- Location: MLABCELL_X77_Y61_N20
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\ = ( inst65(15) & ( inst63(15) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & (inst614(15))) # (\RR1[0]~input_o\ & ((inst66(15))))) ) ) ) # ( !inst65(15) & ( inst63(15) & ( 
-- (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst614(15)))) # (\RR1[0]~input_o\ & (((inst66(15) & \RR1[1]~input_o\)))) ) ) ) # ( inst65(15) & ( !inst63(15) & ( (!\RR1[0]~input_o\ & (inst614(15) & ((\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst66(15))))) ) ) ) # ( !inst65(15) & ( !inst63(15) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst614(15))) # (\RR1[0]~input_o\ & ((inst66(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => ALT_INV_inst614(15),
	datac => ALT_INV_inst66(15),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst65(15),
	dataf => ALT_INV_inst63(15),
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X78_Y63_N26
\inst70[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[15]~feeder_combout\ = ( \D[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[15]~input_o\,
	combout => \inst70[15]~feeder_combout\);

-- Location: FF_X78_Y63_N27
\inst70[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(15));

-- Location: FF_X81_Y61_N5
\inst69[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(15));

-- Location: FF_X81_Y64_N39
\inst68[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(15));

-- Location: FF_X81_Y64_N37
\inst67[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(15));

-- Location: LABCELL_X81_Y64_N36
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\ = ( inst67(15) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst70(15))) # (\RR1[0]~input_o\ & ((inst69(15)))) ) ) ) # ( !inst67(15) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- (inst70(15))) # (\RR1[0]~input_o\ & ((inst69(15)))) ) ) ) # ( inst67(15) & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\) # (inst68(15)) ) ) ) # ( !inst67(15) & ( !\RR1[1]~input_o\ & ( (inst68(15) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst70(15),
	datab => ALT_INV_inst69(15),
	datac => ALT_INV_inst68(15),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst67(15),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X77_Y60_N20
\inst55[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[15]~feeder_combout\ = \D[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[15]~input_o\,
	combout => \inst55[15]~feeder_combout\);

-- Location: FF_X77_Y60_N21
\inst55[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(15));

-- Location: FF_X81_Y61_N1
\inst58[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(15));

-- Location: FF_X77_Y63_N21
\inst57[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(15));

-- Location: MLABCELL_X77_Y60_N22
\inst56[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[15]~feeder_combout\ = \D[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[15]~input_o\,
	combout => \inst56[15]~feeder_combout\);

-- Location: FF_X77_Y60_N23
\inst56[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(15));

-- Location: MLABCELL_X77_Y63_N20
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ = ( inst57(15) & ( inst56(15) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (inst55(15)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst58(15))))) ) ) ) # ( !inst57(15) & ( 
-- inst56(15) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (inst55(15)))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst58(15))))) ) ) ) # ( inst57(15) & ( !inst56(15) & ( (!\RR1[0]~input_o\ & (inst55(15) & (!\RR1[1]~input_o\))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst58(15))))) ) ) ) # ( !inst57(15) & ( !inst56(15) & ( (!\RR1[0]~input_o\ & (inst55(15) & (!\RR1[1]~input_o\))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst58(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(15),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst58(15),
	datae => ALT_INV_inst57(15),
	dataf => ALT_INV_inst56(15),
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y64_N22
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) 
-- # (\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\)))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\)))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\ & ((!\RR1[4]~input_o\)))) ) ) ) # ( 
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\ & 
-- \RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\ & \RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\ & ((!\RR1[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~1_combout\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~3_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\);

-- Location: FF_X77_Y69_N15
\inst111[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(15));

-- Location: MLABCELL_X89_Y72_N20
\inst47[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[15]~feeder_combout\ = ( \D[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[15]~input_o\,
	combout => \inst47[15]~feeder_combout\);

-- Location: FF_X89_Y72_N21
\inst47[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(15));

-- Location: FF_X77_Y69_N13
\inst419[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(15));

-- Location: FF_X80_Y71_N9
\inst52[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(15));

-- Location: MLABCELL_X77_Y69_N12
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\ = ( inst419(15) & ( inst52(15) & ( ((!\RR1[4]~input_o\ & (inst111(15))) # (\RR1[4]~input_o\ & ((inst47(15))))) # (\RR1[2]~input_o\) ) ) ) # ( !inst419(15) & ( inst52(15) & ( 
-- (!\RR1[4]~input_o\ & (inst111(15) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((\RR1[2]~input_o\) # (inst47(15))))) ) ) ) # ( inst419(15) & ( !inst52(15) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst111(15)))) # (\RR1[4]~input_o\ & 
-- (((inst47(15) & !\RR1[2]~input_o\)))) ) ) ) # ( !inst419(15) & ( !inst52(15) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst111(15))) # (\RR1[4]~input_o\ & ((inst47(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst111(15),
	datab => ALT_INV_inst47(15),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst419(15),
	dataf => ALT_INV_inst52(15),
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X77_Y73_N34
\inst49[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[15]~feeder_combout\ = ( \D[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[15]~input_o\,
	combout => \inst49[15]~feeder_combout\);

-- Location: FF_X77_Y73_N35
\inst49[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(15));

-- Location: MLABCELL_X77_Y73_N8
\inst417[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[15]~feeder_combout\ = ( \D[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[15]~input_o\,
	combout => \inst417[15]~feeder_combout\);

-- Location: FF_X77_Y73_N9
\inst417[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(15));

-- Location: FF_X77_Y72_N37
\inst418[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(15));

-- Location: FF_X77_Y72_N21
\inst51[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(15));

-- Location: MLABCELL_X77_Y72_N36
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\ = ( inst418(15) & ( inst51(15) & ( ((!\RR1[4]~input_o\ & ((inst417(15)))) # (\RR1[4]~input_o\ & (inst49(15)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst418(15) & ( inst51(15) & ( 
-- (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst417(15)))) # (\RR1[4]~input_o\ & (inst49(15))))) # (\RR1[2]~input_o\ & (\RR1[4]~input_o\)) ) ) ) # ( inst418(15) & ( !inst51(15) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst417(15)))) # 
-- (\RR1[4]~input_o\ & (inst49(15))))) # (\RR1[2]~input_o\ & (!\RR1[4]~input_o\)) ) ) ) # ( !inst418(15) & ( !inst51(15) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst417(15)))) # (\RR1[4]~input_o\ & (inst49(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => ALT_INV_inst49(15),
	datad => ALT_INV_inst417(15),
	datae => ALT_INV_inst418(15),
	dataf => ALT_INV_inst51(15),
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X84_Y72_N2
\inst415[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[15]~feeder_combout\ = ( \D[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[15]~input_o\,
	combout => \inst415[15]~feeder_combout\);

-- Location: FF_X84_Y72_N3
\inst415[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(15));

-- Location: LABCELL_X84_Y72_N24
\inst48[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[15]~feeder_combout\ = ( \D[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[15]~input_o\,
	combout => \inst48[15]~feeder_combout\);

-- Location: FF_X84_Y72_N25
\inst48[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(15));

-- Location: FF_X81_Y71_N29
\inst46[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(15));

-- Location: FF_X80_Y71_N13
\inst54[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(15));

-- Location: LABCELL_X81_Y71_N28
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\ = ( inst46(15) & ( inst54(15) & ( ((!\RR1[4]~input_o\ & (inst415(15))) # (\RR1[4]~input_o\ & ((inst48(15))))) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(15) & ( inst54(15) & ( 
-- (!\RR1[4]~input_o\ & (inst415(15) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((\RR1[2]~input_o\) # (inst48(15))))) ) ) ) # ( inst46(15) & ( !inst54(15) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst415(15)))) # (\RR1[4]~input_o\ & 
-- (((inst48(15) & !\RR1[2]~input_o\)))) ) ) ) # ( !inst46(15) & ( !inst54(15) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst415(15))) # (\RR1[4]~input_o\ & ((inst48(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst415(15),
	datac => ALT_INV_inst48(15),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst46(15),
	dataf => ALT_INV_inst54(15),
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X80_Y73_N14
\inst50[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[15]~feeder_combout\ = ( \D[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[15]~input_o\,
	combout => \inst50[15]~feeder_combout\);

-- Location: FF_X80_Y73_N15
\inst50[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(15));

-- Location: FF_X81_Y73_N13
\inst53[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(15));

-- Location: FF_X81_Y73_N29
\inst4115[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[15]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(15));

-- Location: MLABCELL_X80_Y73_N28
\inst416[15]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[15]~feeder_combout\ = ( \D[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[15]~input_o\,
	combout => \inst416[15]~feeder_combout\);

-- Location: FF_X80_Y73_N29
\inst416[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[15]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(15));

-- Location: LABCELL_X81_Y73_N28
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ = ( inst4115(15) & ( inst416(15) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst50(15))) # (\RR1[2]~input_o\ & ((inst53(15))))) ) ) ) # ( !inst4115(15) & ( inst416(15) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst50(15)))) # (\RR1[2]~input_o\ & (((inst53(15) & \RR1[4]~input_o\)))) ) ) ) # ( inst4115(15) & ( !inst416(15) & ( (!\RR1[2]~input_o\ & (inst50(15) & ((\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\) # (inst53(15))))) ) ) ) # ( !inst4115(15) & ( !inst416(15) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst50(15))) # (\RR1[2]~input_o\ & ((inst53(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst50(15),
	datac => ALT_INV_inst53(15),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst4115(15),
	dataf => ALT_INV_inst416(15),
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X85_Y68_N20
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\ = ( \RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\) # (\RR1[0]~input_o\) ) 
-- ) ) # ( !\RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ & ( (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\)) # (\RR1[0]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\))) ) ) ) # ( \RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ & ( (!\RR1[0]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\) ) ) ) # ( !\RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ & ( (!\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\)) # (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~5_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~7_combout\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~8_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X85_Y68_N4
\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\) # (\GR[15]~input_o\) ) 
-- ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & ((!\RR1[3]~input_o\))) # (\GR[0]~input_o\ & (\GR[15]~input_o\)) ) ) ) # ( 
-- \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & ((\RR1[3]~input_o\))) # (\GR[0]~input_o\ & (\GR[15]~input_o\)) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\ & ( (\GR[0]~input_o\ & \GR[15]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100011011101110111011000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[15]~input_o\,
	datad => \ALT_INV_RR1[3]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~4_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X119_Y55_N1
\GR[14]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(14),
	o => \GR[14]~input_o\);

-- Location: IOIBUF_X119_Y78_N94
\D[14]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(14),
	o => \D[14]~input_o\);

-- Location: FF_X77_Y72_N29
\inst51[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(14));

-- Location: FF_X77_Y73_N37
\inst417[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(14));

-- Location: FF_X77_Y72_N5
\inst418[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(14));

-- Location: FF_X77_Y73_N23
\inst49[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(14));

-- Location: MLABCELL_X77_Y72_N4
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\ = ( inst418(14) & ( inst49(14) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\) # (inst417(14))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst51(14)))) ) ) ) # ( !inst418(14) & ( 
-- inst49(14) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\) # (inst417(14))))) # (\RR1[2]~input_o\ & (inst51(14) & ((\RR1[4]~input_o\)))) ) ) ) # ( inst418(14) & ( !inst49(14) & ( (!\RR1[2]~input_o\ & (((inst417(14) & !\RR1[4]~input_o\)))) # 
-- (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst51(14)))) ) ) ) # ( !inst418(14) & ( !inst49(14) & ( (!\RR1[2]~input_o\ & (((inst417(14) & !\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (inst51(14) & ((\RR1[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(14),
	datab => ALT_INV_inst417(14),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(14),
	dataf => ALT_INV_inst49(14),
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\);

-- Location: FF_X87_Y72_N21
\inst47[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(14));

-- Location: FF_X80_Y71_N17
\inst52[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(14));

-- Location: FF_X77_Y69_N37
\inst419[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(14));

-- Location: FF_X77_Y69_N39
\inst111[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(14));

-- Location: MLABCELL_X77_Y69_N36
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\ = ( inst419(14) & ( inst111(14) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst47(14))) # (\RR1[2]~input_o\ & ((inst52(14))))) ) ) ) # ( !inst419(14) & ( inst111(14) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst47(14)))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst52(14))))) ) ) ) # ( inst419(14) & ( !inst111(14) & ( (!\RR1[2]~input_o\ & (inst47(14) & (\RR1[4]~input_o\))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\) # (inst52(14))))) ) ) ) # ( !inst419(14) & ( !inst111(14) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst47(14))) # (\RR1[2]~input_o\ & ((inst52(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(14),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst52(14),
	datae => ALT_INV_inst419(14),
	dataf => ALT_INV_inst111(14),
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\);

-- Location: FF_X80_Y73_N37
\inst416[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(14));

-- Location: FF_X81_Y73_N1
\inst53[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(14));

-- Location: FF_X80_Y73_N3
\inst50[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(14));

-- Location: FF_X81_Y73_N37
\inst4115[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(14));

-- Location: LABCELL_X81_Y73_N36
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\ = ( inst4115(14) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((inst50(14)))) # (\RR1[2]~input_o\ & (inst53(14))) ) ) ) # ( !inst4115(14) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((inst50(14)))) # (\RR1[2]~input_o\ & (inst53(14))) ) ) ) # ( inst4115(14) & ( !\RR1[4]~input_o\ & ( (inst416(14)) # (\RR1[2]~input_o\) ) ) ) # ( !inst4115(14) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst416(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst416(14),
	datac => ALT_INV_inst53(14),
	datad => ALT_INV_inst50(14),
	datae => ALT_INV_inst4115(14),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X78_Y72_N6
\inst48[14]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[14]~feeder_combout\ = ( \D[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[14]~input_o\,
	combout => \inst48[14]~feeder_combout\);

-- Location: FF_X78_Y72_N7
\inst48[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[14]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(14));

-- Location: FF_X78_Y71_N21
\inst54[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(14));

-- Location: FF_X81_Y71_N33
\inst46[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(14));

-- Location: LABCELL_X78_Y72_N20
\inst415[14]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[14]~feeder_combout\ = ( \D[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[14]~input_o\,
	combout => \inst415[14]~feeder_combout\);

-- Location: FF_X78_Y72_N21
\inst415[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[14]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(14));

-- Location: LABCELL_X81_Y71_N32
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ = ( inst46(14) & ( inst415(14) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst48(14))) # (\RR1[2]~input_o\ & ((inst54(14))))) ) ) ) # ( !inst46(14) & ( inst415(14) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst48(14))) # (\RR1[2]~input_o\ & ((inst54(14)))))) ) ) ) # ( inst46(14) & ( !inst415(14) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & (inst48(14))) # (\RR1[2]~input_o\ & ((inst54(14)))))) ) ) ) # ( !inst46(14) & ( !inst415(14) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst48(14))) # (\RR1[2]~input_o\ & ((inst54(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst48(14),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst54(14),
	datae => ALT_INV_inst46(14),
	dataf => ALT_INV_inst415(14),
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X77_Y61_N18
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ & ( ((!\RR1[0]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ & ( (!\RR1[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\) # 
-- (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\ & (!\RR1[1]~input_o\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\)))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ & ( (!\RR1[1]~input_o\ & 
-- ((!\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~7_combout\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~5_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~8_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~6_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\);

-- Location: FF_X78_Y60_N33
\inst56[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(14));

-- Location: FF_X80_Y63_N37
\inst55[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(14));

-- Location: FF_X77_Y63_N5
\inst57[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(14));

-- Location: FF_X81_Y61_N29
\inst58[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(14));

-- Location: MLABCELL_X77_Y63_N4
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\ = ( inst57(14) & ( inst58(14) & ( ((!\RR1[1]~input_o\ & ((inst55(14)))) # (\RR1[1]~input_o\ & (inst56(14)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst57(14) & ( inst58(14) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst55(14)))) # (\RR1[1]~input_o\ & (inst56(14))))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\)))) ) ) ) # ( inst57(14) & ( !inst58(14) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst55(14)))) # 
-- (\RR1[1]~input_o\ & (inst56(14))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)))) ) ) ) # ( !inst57(14) & ( !inst58(14) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst55(14)))) # (\RR1[1]~input_o\ & (inst56(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(14),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst55(14),
	datae => ALT_INV_inst57(14),
	dataf => ALT_INV_inst58(14),
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\);

-- Location: FF_X83_Y62_N27
\inst60[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(14));

-- Location: FF_X78_Y61_N17
\inst61[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(14));

-- Location: FF_X78_Y61_N33
\inst59[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(14));

-- Location: MLABCELL_X83_Y62_N24
\inst62[14]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[14]~feeder_combout\ = ( \D[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[14]~input_o\,
	combout => \inst62[14]~feeder_combout\);

-- Location: FF_X83_Y62_N25
\inst62[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[14]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(14));

-- Location: LABCELL_X78_Y61_N32
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\ = ( inst59(14) & ( inst62(14) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst60(14)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\) # (inst61(14))))) ) ) ) # ( !inst59(14) & ( 
-- inst62(14) & ( (!\RR1[1]~input_o\ & (inst60(14) & (!\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\) # (inst61(14))))) ) ) ) # ( inst59(14) & ( !inst62(14) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst60(14)))) # (\RR1[1]~input_o\ 
-- & (((\RR1[0]~input_o\ & inst61(14))))) ) ) ) # ( !inst59(14) & ( !inst62(14) & ( (!\RR1[1]~input_o\ & (inst60(14) & (!\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\ & inst61(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst60(14),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst61(14),
	datae => ALT_INV_inst59(14),
	dataf => ALT_INV_inst62(14),
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\);

-- Location: FF_X77_Y61_N33
\inst66[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(14));

-- Location: FF_X77_Y62_N7
\inst614[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(14));

-- Location: FF_X77_Y61_N29
\inst65[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(14));

-- Location: FF_X77_Y62_N11
\inst63[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(14));

-- Location: MLABCELL_X77_Y61_N28
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\ = ( inst65(14) & ( inst63(14) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst614(14)))) # (\RR1[0]~input_o\ & (inst66(14)))) ) ) ) # ( !inst65(14) & ( inst63(14) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\) # ((inst614(14))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\ & (inst66(14)))) ) ) ) # ( inst65(14) & ( !inst63(14) & ( (!\RR1[0]~input_o\ & (\RR1[1]~input_o\ & ((inst614(14))))) # (\RR1[0]~input_o\ & 
-- ((!\RR1[1]~input_o\) # ((inst66(14))))) ) ) ) # ( !inst65(14) & ( !inst63(14) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst614(14)))) # (\RR1[0]~input_o\ & (inst66(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst66(14),
	datad => ALT_INV_inst614(14),
	datae => ALT_INV_inst65(14),
	dataf => ALT_INV_inst63(14),
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\);

-- Location: FF_X78_Y63_N9
\inst70[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(14));

-- Location: FF_X81_Y61_N13
\inst69[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(14));

-- Location: FF_X80_Y61_N39
\inst67[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(14));

-- Location: FF_X80_Y61_N23
\inst68[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[14]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(14));

-- Location: MLABCELL_X80_Y61_N38
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\ = ( inst67(14) & ( inst68(14) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & (inst70(14))) # (\RR1[0]~input_o\ & ((inst69(14))))) ) ) ) # ( !inst67(14) & ( inst68(14) & ( 
-- (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst70(14))) # (\RR1[0]~input_o\ & ((inst69(14)))))) ) ) ) # ( inst67(14) & ( !inst68(14) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & 
-- ((!\RR1[0]~input_o\ & (inst70(14))) # (\RR1[0]~input_o\ & ((inst69(14)))))) ) ) ) # ( !inst67(14) & ( !inst68(14) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst70(14))) # (\RR1[0]~input_o\ & ((inst69(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst70(14),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst69(14),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst67(14),
	dataf => ALT_INV_inst68(14),
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X78_Y61_N22
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\ = ( \RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\) # (\RR1[2]~input_o\) ) 
-- ) ) # ( !\RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\)) # (\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\))) ) ) ) # ( \RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\) ) ) ) # ( !\RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\ & ( (!\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\)) # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~2_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_RR1[4]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X77_Y61_N2
\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\) # 
-- (\RR1[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[14]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110110001000100011011000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[14]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~9_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~4_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X74_Y96_N63
\GR[13]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(13),
	o => \GR[13]~input_o\);

-- Location: IOIBUF_X95_Y96_N32
\D[13]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(13),
	o => \D[13]~input_o\);

-- Location: FF_X78_Y65_N5
\inst66[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(13));

-- Location: FF_X77_Y62_N37
\inst614[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(13));

-- Location: FF_X78_Y65_N21
\inst65[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(13));

-- Location: LABCELL_X76_Y62_N28
\inst63[13]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[13]~feeder_combout\ = ( \D[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[13]~input_o\,
	combout => \inst63[13]~feeder_combout\);

-- Location: FF_X76_Y62_N29
\inst63[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[13]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(13));

-- Location: LABCELL_X78_Y65_N20
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\ = ( inst65(13) & ( inst63(13) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst614(13)))) # (\RR1[0]~input_o\ & (inst66(13)))) ) ) ) # ( !inst65(13) & ( inst63(13) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\) # ((inst614(13))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\ & (inst66(13)))) ) ) ) # ( inst65(13) & ( !inst63(13) & ( (!\RR1[0]~input_o\ & (\RR1[1]~input_o\ & ((inst614(13))))) # (\RR1[0]~input_o\ & 
-- ((!\RR1[1]~input_o\) # ((inst66(13))))) ) ) ) # ( !inst65(13) & ( !inst63(13) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst614(13)))) # (\RR1[0]~input_o\ & (inst66(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst66(13),
	datad => ALT_INV_inst614(13),
	datae => ALT_INV_inst65(13),
	dataf => ALT_INV_inst63(13),
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\);

-- Location: FF_X80_Y65_N5
\inst69[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(13));

-- Location: FF_X81_Y63_N25
\inst70[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(13));

-- Location: FF_X80_Y65_N1
\inst67[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(13));

-- Location: FF_X81_Y63_N3
\inst68[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(13));

-- Location: MLABCELL_X80_Y65_N0
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\ = ( inst67(13) & ( inst68(13) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst70(13)))) # (\RR1[0]~input_o\ & (inst69(13)))) ) ) ) # ( !inst67(13) & ( inst68(13) & ( 
-- (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst70(13))))) # (\RR1[0]~input_o\ & (inst69(13) & (\RR1[1]~input_o\))) ) ) ) # ( inst67(13) & ( !inst68(13) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst70(13))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst69(13)))) ) ) ) # ( !inst67(13) & ( !inst68(13) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst70(13)))) # (\RR1[0]~input_o\ & (inst69(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(13),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst70(13),
	datae => ALT_INV_inst67(13),
	dataf => ALT_INV_inst68(13),
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\);

-- Location: FF_X77_Y64_N29
\inst61[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(13));

-- Location: LABCELL_X78_Y64_N6
\inst62[13]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[13]~feeder_combout\ = ( \D[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[13]~input_o\,
	combout => \inst62[13]~feeder_combout\);

-- Location: FF_X78_Y64_N7
\inst62[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[13]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(13));

-- Location: FF_X77_Y64_N5
\inst59[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(13));

-- Location: FF_X78_Y64_N5
\inst60[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(13));

-- Location: MLABCELL_X77_Y64_N4
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\ = ( inst59(13) & ( inst60(13) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst62(13)))) # (\RR1[0]~input_o\ & (inst61(13)))) ) ) ) # ( !inst59(13) & ( inst60(13) & ( 
-- (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst62(13))))) # (\RR1[0]~input_o\ & (inst61(13) & (\RR1[1]~input_o\))) ) ) ) # ( inst59(13) & ( !inst60(13) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst62(13))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst61(13)))) ) ) ) # ( !inst59(13) & ( !inst60(13) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(13)))) # (\RR1[0]~input_o\ & (inst61(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst61(13),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst62(13),
	datae => ALT_INV_inst59(13),
	dataf => ALT_INV_inst60(13),
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\);

-- Location: FF_X77_Y63_N13
\inst58[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(13));

-- Location: MLABCELL_X80_Y63_N0
\inst55[13]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[13]~feeder_combout\ = \D[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[13]~input_o\,
	combout => \inst55[13]~feeder_combout\);

-- Location: FF_X80_Y63_N1
\inst55[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[13]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(13));

-- Location: FF_X77_Y63_N29
\inst57[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(13));

-- Location: MLABCELL_X80_Y63_N2
\inst56[13]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[13]~feeder_combout\ = \D[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[13]~input_o\,
	combout => \inst56[13]~feeder_combout\);

-- Location: FF_X80_Y63_N3
\inst56[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[13]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(13));

-- Location: MLABCELL_X77_Y63_N28
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\ = ( inst57(13) & ( inst56(13) & ( (!\RR1[0]~input_o\ & (((inst55(13)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst58(13)))) ) ) ) # ( !inst57(13) & ( 
-- inst56(13) & ( (!\RR1[0]~input_o\ & (((inst55(13)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst58(13) & (\RR1[1]~input_o\))) ) ) ) # ( inst57(13) & ( !inst56(13) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst55(13))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst58(13)))) ) ) ) # ( !inst57(13) & ( !inst56(13) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst55(13))))) # (\RR1[0]~input_o\ & (inst58(13) & (\RR1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(13),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst55(13),
	datae => ALT_INV_inst57(13),
	dataf => ALT_INV_inst56(13),
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X78_Y65_N8
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\ & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ 
-- & (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\)) # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\ & ( (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\)) # (\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\ & ( (!\RR1[4]~input_o\ & 
-- (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\)) # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\))))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\ & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\)) 
-- # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~1_combout\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~3_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~2_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\);

-- Location: FF_X80_Y69_N21
\inst52[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(13));

-- Location: LABCELL_X78_Y69_N22
\inst47[13]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[13]~feeder_combout\ = ( \D[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[13]~input_o\,
	combout => \inst47[13]~feeder_combout\);

-- Location: FF_X78_Y69_N23
\inst47[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[13]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(13));

-- Location: FF_X77_Y69_N3
\inst419[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(13));

-- Location: FF_X77_Y69_N1
\inst111[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(13));

-- Location: MLABCELL_X77_Y69_N2
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\ = ( inst419(13) & ( inst111(13) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst47(13)))) # (\RR1[2]~input_o\ & (inst52(13)))) ) ) ) # ( !inst419(13) & ( inst111(13) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst47(13))))) # (\RR1[2]~input_o\ & (inst52(13) & ((\RR1[4]~input_o\)))) ) ) ) # ( inst419(13) & ( !inst111(13) & ( (!\RR1[2]~input_o\ & (((inst47(13) & \RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst52(13)))) ) ) ) # ( !inst419(13) & ( !inst111(13) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst47(13)))) # (\RR1[2]~input_o\ & (inst52(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst52(13),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst47(13),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst419(13),
	dataf => ALT_INV_inst111(13),
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\);

-- Location: FF_X80_Y73_N5
\inst416[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(13));

-- Location: FF_X81_Y73_N9
\inst53[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(13));

-- Location: FF_X81_Y73_N5
\inst4115[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(13));

-- Location: FF_X80_Y73_N11
\inst50[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(13));

-- Location: LABCELL_X81_Y73_N4
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\ = ( inst4115(13) & ( inst50(13) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst416(13)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst53(13))))) ) ) ) # ( !inst4115(13) & ( 
-- inst50(13) & ( (!\RR1[4]~input_o\ & (inst416(13) & (!\RR1[2]~input_o\))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst53(13))))) ) ) ) # ( inst4115(13) & ( !inst50(13) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst416(13)))) # 
-- (\RR1[4]~input_o\ & (((\RR1[2]~input_o\ & inst53(13))))) ) ) ) # ( !inst4115(13) & ( !inst50(13) & ( (!\RR1[4]~input_o\ & (inst416(13) & (!\RR1[2]~input_o\))) # (\RR1[4]~input_o\ & (((\RR1[2]~input_o\ & inst53(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst416(13),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst53(13),
	datae => ALT_INV_inst4115(13),
	dataf => ALT_INV_inst50(13),
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\);

-- Location: FF_X78_Y71_N29
\inst54[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(13));

-- Location: LABCELL_X78_Y72_N8
\inst415[13]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[13]~feeder_combout\ = ( \D[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[13]~input_o\,
	combout => \inst415[13]~feeder_combout\);

-- Location: FF_X78_Y72_N9
\inst415[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[13]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(13));

-- Location: FF_X78_Y71_N5
\inst46[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(13));

-- Location: LABCELL_X78_Y72_N34
\inst48[13]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[13]~feeder_combout\ = ( \D[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[13]~input_o\,
	combout => \inst48[13]~feeder_combout\);

-- Location: FF_X78_Y72_N35
\inst48[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[13]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(13));

-- Location: LABCELL_X78_Y71_N4
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ = ( inst46(13) & ( inst48(13) & ( (!\RR1[2]~input_o\ & (((inst415(13)) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst54(13)))) ) ) ) # ( !inst46(13) & ( 
-- inst48(13) & ( (!\RR1[2]~input_o\ & (((inst415(13)) # (\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (inst54(13) & (\RR1[4]~input_o\))) ) ) ) # ( inst46(13) & ( !inst48(13) & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & inst415(13))))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst54(13)))) ) ) ) # ( !inst46(13) & ( !inst48(13) & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\ & inst415(13))))) # (\RR1[2]~input_o\ & (inst54(13) & (\RR1[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst54(13),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst415(13),
	datae => ALT_INV_inst46(13),
	dataf => ALT_INV_inst48(13),
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X77_Y73_N28
\inst49[13]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[13]~feeder_combout\ = ( \D[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[13]~input_o\,
	combout => \inst49[13]~feeder_combout\);

-- Location: FF_X77_Y73_N29
\inst49[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[13]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(13));

-- Location: FF_X77_Y72_N17
\inst51[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(13));

-- Location: FF_X77_Y72_N33
\inst418[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[13]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(13));

-- Location: MLABCELL_X77_Y73_N6
\inst417[13]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[13]~feeder_combout\ = ( \D[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[13]~input_o\,
	combout => \inst417[13]~feeder_combout\);

-- Location: FF_X77_Y73_N7
\inst417[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[13]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(13));

-- Location: MLABCELL_X77_Y72_N32
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ = ( inst418(13) & ( inst417(13) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst49(13))) # (\RR1[2]~input_o\ & ((inst51(13))))) ) ) ) # ( !inst418(13) & ( inst417(13) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst49(13))) # (\RR1[2]~input_o\ & ((inst51(13)))))) ) ) ) # ( inst418(13) & ( !inst417(13) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & (inst49(13))) # (\RR1[2]~input_o\ & ((inst51(13)))))) ) ) ) # ( !inst418(13) & ( !inst417(13) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst49(13))) # (\RR1[2]~input_o\ & ((inst51(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(13),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst51(13),
	datae => ALT_INV_inst418(13),
	dataf => ALT_INV_inst417(13),
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X78_Y65_N32
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) 
-- # (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\ & 
-- ((!\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\ & \RR1[1]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ & ( 
-- (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\ & ((!\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\ & \RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~5_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~8_combout\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~6_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~7_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X78_Y65_N38
\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[13]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR1[3]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[13]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[13]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~4_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X119_Y70_N32
\D[12]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(12),
	o => \D[12]~input_o\);

-- Location: FF_X80_Y65_N33
\inst69[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(12));

-- Location: LABCELL_X81_Y63_N28
\inst68[12]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst68[12]~feeder_combout\ = ( \D[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[12]~input_o\,
	combout => \inst68[12]~feeder_combout\);

-- Location: FF_X81_Y63_N29
\inst68[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	d => \inst68[12]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(12));

-- Location: FF_X80_Y65_N29
\inst67[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(12));

-- Location: FF_X81_Y63_N31
\inst70[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(12));

-- Location: MLABCELL_X80_Y65_N28
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\ = ( inst67(12) & ( inst70(12) & ( (!\RR1[0]~input_o\ & (((inst68(12)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst69(12)))) ) ) ) # ( !inst67(12) & ( 
-- inst70(12) & ( (!\RR1[0]~input_o\ & (((inst68(12)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst69(12) & (\RR1[1]~input_o\))) ) ) ) # ( inst67(12) & ( !inst70(12) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst68(12))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst69(12)))) ) ) ) # ( !inst67(12) & ( !inst70(12) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst68(12))))) # (\RR1[0]~input_o\ & (inst69(12) & (\RR1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(12),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst68(12),
	datae => ALT_INV_inst67(12),
	dataf => ALT_INV_inst70(12),
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\);

-- Location: FF_X77_Y63_N1
\inst58[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(12));

-- Location: MLABCELL_X80_Y63_N26
\inst56[12]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[12]~feeder_combout\ = ( \D[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[12]~input_o\,
	combout => \inst56[12]~feeder_combout\);

-- Location: FF_X80_Y63_N27
\inst56[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[12]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(12));

-- Location: FF_X77_Y63_N37
\inst57[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(12));

-- Location: FF_X80_Y63_N25
\inst55[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(12));

-- Location: MLABCELL_X77_Y63_N36
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\ = ( inst57(12) & ( inst55(12) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst56(12)))) # (\RR1[0]~input_o\ & (inst58(12)))) ) ) ) # ( !inst57(12) & ( inst55(12) & ( 
-- (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst56(12))))) # (\RR1[0]~input_o\ & (inst58(12) & (\RR1[1]~input_o\))) ) ) ) # ( inst57(12) & ( !inst55(12) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst56(12))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst58(12)))) ) ) ) # ( !inst57(12) & ( !inst55(12) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst56(12)))) # (\RR1[0]~input_o\ & (inst58(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(12),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst56(12),
	datae => ALT_INV_inst57(12),
	dataf => ALT_INV_inst55(12),
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y62_N27
\inst614[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(12));

-- Location: LABCELL_X76_Y62_N20
\inst63[12]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[12]~feeder_combout\ = ( \D[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[12]~input_o\,
	combout => \inst63[12]~feeder_combout\);

-- Location: FF_X76_Y62_N21
\inst63[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[12]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(12));

-- Location: FF_X78_Y65_N1
\inst65[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(12));

-- Location: FF_X78_Y65_N25
\inst66[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(12));

-- Location: LABCELL_X78_Y65_N0
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\ = ( inst65(12) & ( inst66(12) & ( ((!\RR1[1]~input_o\ & ((inst63(12)))) # (\RR1[1]~input_o\ & (inst614(12)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst65(12) & ( inst66(12) & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(12)))) # (\RR1[1]~input_o\ & (inst614(12))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\)) ) ) ) # ( inst65(12) & ( !inst66(12) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(12)))) # 
-- (\RR1[1]~input_o\ & (inst614(12))))) # (\RR1[0]~input_o\ & (!\RR1[1]~input_o\)) ) ) ) # ( !inst65(12) & ( !inst66(12) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(12)))) # (\RR1[1]~input_o\ & (inst614(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst614(12),
	datad => ALT_INV_inst63(12),
	datae => ALT_INV_inst65(12),
	dataf => ALT_INV_inst66(12),
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\);

-- Location: FF_X78_Y64_N29
\inst60[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(12));

-- Location: FF_X83_Y68_N25
\inst61[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(12));

-- Location: FF_X83_Y68_N21
\inst59[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(12));

-- Location: LABCELL_X78_Y64_N30
\inst62[12]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[12]~feeder_combout\ = ( \D[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[12]~input_o\,
	combout => \inst62[12]~feeder_combout\);

-- Location: FF_X78_Y64_N31
\inst62[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[12]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(12));

-- Location: MLABCELL_X83_Y68_N20
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ = ( inst59(12) & ( inst62(12) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (inst60(12)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst61(12))))) ) ) ) # ( !inst59(12) & ( 
-- inst62(12) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (inst60(12)))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst61(12))))) ) ) ) # ( inst59(12) & ( !inst62(12) & ( (!\RR1[0]~input_o\ & (inst60(12) & (!\RR1[1]~input_o\))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst61(12))))) ) ) ) # ( !inst59(12) & ( !inst62(12) & ( (!\RR1[0]~input_o\ & (inst60(12) & (!\RR1[1]~input_o\))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst61(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(12),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst61(12),
	datae => ALT_INV_inst59(12),
	dataf => ALT_INV_inst62(12),
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X83_Y68_N28
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ & ( (!\RR1[4]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\) # (\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ & ( (!\RR1[4]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\) # 
-- (\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\ & (\RR1[2]~input_o\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ & ( (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ & ( (!\RR1[4]~input_o\ & 
-- (((!\RR1[2]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\)))) # (\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\ & (\RR1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~1_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~2_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\);

-- Location: FF_X83_Y70_N37
\inst51[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(12));

-- Location: LABCELL_X84_Y70_N24
\inst417[12]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[12]~feeder_combout\ = ( \D[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[12]~input_o\,
	combout => \inst417[12]~feeder_combout\);

-- Location: FF_X84_Y70_N25
\inst417[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[12]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(12));

-- Location: LABCELL_X84_Y70_N30
\inst49[12]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[12]~feeder_combout\ = ( \D[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[12]~input_o\,
	combout => \inst49[12]~feeder_combout\);

-- Location: FF_X84_Y70_N31
\inst49[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[12]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(12));

-- Location: FF_X83_Y70_N33
\inst418[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(12));

-- Location: MLABCELL_X83_Y70_N32
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\ = ( inst418(12) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst51(12)) ) ) ) # ( !inst418(12) & ( \RR1[2]~input_o\ & ( (inst51(12) & \RR1[4]~input_o\) ) ) ) # ( inst418(12) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst417(12))) # (\RR1[4]~input_o\ & ((inst49(12)))) ) ) ) # ( !inst418(12) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst417(12))) # (\RR1[4]~input_o\ & ((inst49(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(12),
	datab => ALT_INV_inst417(12),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst49(12),
	datae => ALT_INV_inst418(12),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X87_Y68_N6
\inst48[12]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[12]~feeder_combout\ = ( \D[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[12]~input_o\,
	combout => \inst48[12]~feeder_combout\);

-- Location: FF_X87_Y68_N7
\inst48[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[12]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(12));

-- Location: FF_X86_Y70_N5
\inst54[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(12));

-- Location: MLABCELL_X87_Y68_N0
\inst415[12]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[12]~feeder_combout\ = ( \D[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[12]~input_o\,
	combout => \inst415[12]~feeder_combout\);

-- Location: FF_X87_Y68_N1
\inst415[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[12]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(12));

-- Location: FF_X86_Y70_N21
\inst46[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(12));

-- Location: LABCELL_X86_Y70_N20
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\ = ( inst46(12) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst48(12))) # (\RR1[2]~input_o\ & ((inst54(12)))) ) ) ) # ( !inst46(12) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- (inst48(12))) # (\RR1[2]~input_o\ & ((inst54(12)))) ) ) ) # ( inst46(12) & ( !\RR1[4]~input_o\ & ( (inst415(12)) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(12) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst415(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst48(12),
	datac => ALT_INV_inst54(12),
	datad => ALT_INV_inst415(12),
	datae => ALT_INV_inst46(12),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\);

-- Location: FF_X78_Y69_N5
\inst47[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(12));

-- Location: FF_X75_Y69_N29
\inst52[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(12));

-- Location: FF_X77_Y69_N27
\inst419[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(12));

-- Location: FF_X77_Y69_N25
\inst111[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(12));

-- Location: MLABCELL_X77_Y69_N26
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\ = ( inst419(12) & ( inst111(12) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst47(12))) # (\RR1[2]~input_o\ & ((inst52(12))))) ) ) ) # ( !inst419(12) & ( inst111(12) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst47(12))) # (\RR1[2]~input_o\ & ((inst52(12)))))) ) ) ) # ( inst419(12) & ( !inst111(12) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & (inst47(12))) # (\RR1[2]~input_o\ & ((inst52(12)))))) ) ) ) # ( !inst419(12) & ( !inst111(12) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst47(12))) # (\RR1[2]~input_o\ & ((inst52(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst47(12),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst52(12),
	datae => ALT_INV_inst419(12),
	dataf => ALT_INV_inst111(12),
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\);

-- Location: FF_X85_Y66_N5
\inst53[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(12));

-- Location: LABCELL_X90_Y68_N26
\inst50[12]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[12]~feeder_combout\ = ( \D[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[12]~input_o\,
	combout => \inst50[12]~feeder_combout\);

-- Location: FF_X90_Y68_N27
\inst50[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[12]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(12));

-- Location: FF_X85_Y66_N21
\inst4115[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[12]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(12));

-- Location: LABCELL_X90_Y68_N0
\inst416[12]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[12]~feeder_combout\ = ( \D[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[12]~input_o\,
	combout => \inst416[12]~feeder_combout\);

-- Location: FF_X90_Y68_N1
\inst416[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[12]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(12));

-- Location: MLABCELL_X85_Y66_N20
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\ = ( inst4115(12) & ( inst416(12) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst50(12)))) # (\RR1[2]~input_o\ & (inst53(12)))) ) ) ) # ( !inst4115(12) & ( inst416(12) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(12)))) # (\RR1[2]~input_o\ & (inst53(12))))) ) ) ) # ( inst4115(12) & ( !inst416(12) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & ((inst50(12)))) # (\RR1[2]~input_o\ & (inst53(12))))) ) ) ) # ( !inst4115(12) & ( !inst416(12) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(12)))) # (\RR1[2]~input_o\ & (inst53(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(12),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst50(12),
	datae => ALT_INV_inst4115(12),
	dataf => ALT_INV_inst416(12),
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X83_Y68_N34
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\ = ( \RR1[0]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\) # (\RR1[1]~input_o\) ) 
-- ) ) # ( !\RR1[0]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\))) # (\RR1[1]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\)) ) ) ) # ( \RR1[0]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\) ) ) ) # ( !\RR1[0]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~7_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~6_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~5_combout\,
	datae => \ALT_INV_RR1[0]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~8_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\);

-- Location: IOIBUF_X91_Y96_N94
\GR[12]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(12),
	o => \GR[12]~input_o\);

-- Location: MLABCELL_X83_Y68_N38
\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~10_combout\ = ( \RR1[3]~input_o\ & ( \GR[12]~input_o\ & ( (\GR[0]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\) ) ) ) # ( !\RR1[3]~input_o\ & ( \GR[12]~input_o\ & ( 
-- (\GR[0]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\) ) ) ) # ( \RR1[3]~input_o\ & ( !\GR[12]~input_o\ & ( (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\ & !\GR[0]~input_o\) ) ) ) # ( 
-- !\RR1[3]~input_o\ & ( !\GR[12]~input_o\ & ( (\inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\ & !\GR[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101000000111111001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~4_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~9_combout\,
	datac => \ALT_INV_GR[0]~input_o\,
	datae => \ALT_INV_RR1[3]~input_o\,
	dataf => \ALT_INV_GR[12]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X92_Y96_N94
\GR[11]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(11),
	o => \GR[11]~input_o\);

-- Location: IOIBUF_X119_Y68_N32
\D[11]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(11),
	o => \D[11]~input_o\);

-- Location: FF_X81_Y62_N5
\inst61[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(11));

-- Location: MLABCELL_X83_Y62_N8
\inst62[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[11]~feeder_combout\ = \D[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[11]~input_o\,
	combout => \inst62[11]~feeder_combout\);

-- Location: FF_X83_Y62_N9
\inst62[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(11));

-- Location: FF_X81_Y62_N1
\inst59[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(11));

-- Location: MLABCELL_X83_Y62_N10
\inst60[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[11]~feeder_combout\ = \D[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[11]~input_o\,
	combout => \inst60[11]~feeder_combout\);

-- Location: FF_X83_Y62_N11
\inst60[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(11));

-- Location: LABCELL_X81_Y62_N0
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\ = ( inst59(11) & ( inst60(11) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst62(11)))) # (\RR1[0]~input_o\ & (inst61(11)))) ) ) ) # ( !inst59(11) & ( inst60(11) & ( 
-- (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst62(11))))) # (\RR1[0]~input_o\ & (inst61(11) & (\RR1[1]~input_o\))) ) ) ) # ( inst59(11) & ( !inst60(11) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst62(11))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst61(11)))) ) ) ) # ( !inst59(11) & ( !inst60(11) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(11)))) # (\RR1[0]~input_o\ & (inst61(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst61(11),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst62(11),
	datae => ALT_INV_inst59(11),
	dataf => ALT_INV_inst60(11),
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\);

-- Location: FF_X80_Y65_N21
\inst69[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(11));

-- Location: LABCELL_X81_Y63_N34
\inst68[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst68[11]~feeder_combout\ = ( \D[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[11]~input_o\,
	combout => \inst68[11]~feeder_combout\);

-- Location: FF_X81_Y63_N35
\inst68[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	d => \inst68[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(11));

-- Location: FF_X80_Y65_N17
\inst67[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(11));

-- Location: FF_X81_Y63_N33
\inst70[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(11));

-- Location: MLABCELL_X80_Y65_N16
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\ = ( inst67(11) & ( inst70(11) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst68(11))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst69(11)))) ) ) ) # ( !inst67(11) & ( 
-- inst70(11) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst68(11))))) # (\RR1[0]~input_o\ & (inst69(11) & ((\RR1[1]~input_o\)))) ) ) ) # ( inst67(11) & ( !inst70(11) & ( (!\RR1[0]~input_o\ & (((inst68(11) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst69(11)))) ) ) ) # ( !inst67(11) & ( !inst70(11) & ( (!\RR1[0]~input_o\ & (((inst68(11) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst69(11) & ((\RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(11),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst68(11),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst67(11),
	dataf => ALT_INV_inst70(11),
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X76_Y62_N26
\inst63[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[11]~feeder_combout\ = ( \D[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[11]~input_o\,
	combout => \inst63[11]~feeder_combout\);

-- Location: FF_X76_Y62_N27
\inst63[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(11));

-- Location: LABCELL_X76_Y62_N12
\inst614[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[11]~feeder_combout\ = ( \D[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[11]~input_o\,
	combout => \inst614[11]~feeder_combout\);

-- Location: FF_X76_Y62_N13
\inst614[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(11));

-- Location: FF_X80_Y62_N21
\inst65[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(11));

-- Location: FF_X80_Y62_N25
\inst66[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(11));

-- Location: MLABCELL_X80_Y62_N20
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\ = ( inst65(11) & ( inst66(11) & ( ((!\RR1[1]~input_o\ & (inst63(11))) # (\RR1[1]~input_o\ & ((inst614(11))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst65(11) & ( inst66(11) & ( 
-- (!\RR1[1]~input_o\ & (inst63(11) & ((!\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (inst614(11))))) ) ) ) # ( inst65(11) & ( !inst66(11) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst63(11)))) # (\RR1[1]~input_o\ & 
-- (((inst614(11) & !\RR1[0]~input_o\)))) ) ) ) # ( !inst65(11) & ( !inst66(11) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst63(11))) # (\RR1[1]~input_o\ & ((inst614(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst63(11),
	datac => ALT_INV_inst614(11),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst65(11),
	dataf => ALT_INV_inst66(11),
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\);

-- Location: FF_X77_Y63_N9
\inst58[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(11));

-- Location: FF_X76_Y60_N5
\inst56[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(11));

-- Location: FF_X77_Y63_N25
\inst57[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(11));

-- Location: LABCELL_X76_Y60_N6
\inst55[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[11]~feeder_combout\ = ( \D[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[11]~input_o\,
	combout => \inst55[11]~feeder_combout\);

-- Location: FF_X76_Y60_N7
\inst55[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(11));

-- Location: MLABCELL_X77_Y63_N24
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\ = ( inst57(11) & ( inst55(11) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst56(11)))) # (\RR1[0]~input_o\ & (inst58(11)))) ) ) ) # ( !inst57(11) & ( inst55(11) & ( 
-- (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst56(11))))) # (\RR1[0]~input_o\ & (inst58(11) & (\RR1[1]~input_o\))) ) ) ) # ( inst57(11) & ( !inst55(11) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst56(11))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst58(11)))) ) ) ) # ( !inst57(11) & ( !inst55(11) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst56(11)))) # (\RR1[0]~input_o\ & (inst58(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(11),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst56(11),
	datae => ALT_INV_inst57(11),
	dataf => ALT_INV_inst55(11),
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X80_Y62_N28
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\ & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\)) # 
-- (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\ & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\)) # (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\ & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\ & ( !\RR1[2]~input_o\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\ & \RR1[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~2_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~3_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~1_combout\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X88_Y70_N6
\inst49[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[11]~feeder_combout\ = ( \D[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[11]~input_o\,
	combout => \inst49[11]~feeder_combout\);

-- Location: FF_X88_Y70_N7
\inst49[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(11));

-- Location: FF_X87_Y70_N5
\inst51[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(11));

-- Location: FF_X87_Y70_N1
\inst418[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(11));

-- Location: LABCELL_X88_Y70_N0
\inst417[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[11]~feeder_combout\ = ( \D[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[11]~input_o\,
	combout => \inst417[11]~feeder_combout\);

-- Location: FF_X88_Y70_N1
\inst417[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(11));

-- Location: MLABCELL_X87_Y70_N0
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\ = ( inst418(11) & ( inst417(11) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst49(11))) # (\RR1[2]~input_o\ & ((inst51(11))))) ) ) ) # ( !inst418(11) & ( inst417(11) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst49(11)))) # (\RR1[2]~input_o\ & (((inst51(11) & \RR1[4]~input_o\)))) ) ) ) # ( inst418(11) & ( !inst417(11) & ( (!\RR1[2]~input_o\ & (inst49(11) & ((\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\) # (inst51(11))))) ) ) ) # ( !inst418(11) & ( !inst417(11) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst49(11))) # (\RR1[2]~input_o\ & ((inst51(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst49(11),
	datac => ALT_INV_inst51(11),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(11),
	dataf => ALT_INV_inst417(11),
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\);

-- Location: FF_X87_Y68_N15
\inst48[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(11));

-- Location: FF_X87_Y68_N29
\inst415[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(11));

-- Location: FF_X86_Y70_N29
\inst46[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(11));

-- Location: FF_X86_Y70_N33
\inst54[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(11));

-- Location: LABCELL_X86_Y70_N28
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\ = ( inst46(11) & ( inst54(11) & ( ((!\RR1[4]~input_o\ & ((inst415(11)))) # (\RR1[4]~input_o\ & (inst48(11)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(11) & ( inst54(11) & ( 
-- (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst415(11)))) # (\RR1[4]~input_o\ & (inst48(11))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst46(11) & ( !inst54(11) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst415(11)))) # 
-- (\RR1[4]~input_o\ & (inst48(11))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst46(11) & ( !inst54(11) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst415(11)))) # (\RR1[4]~input_o\ & (inst48(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(11),
	datab => ALT_INV_inst415(11),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst46(11),
	dataf => ALT_INV_inst54(11),
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\);

-- Location: FF_X85_Y66_N33
\inst53[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(11));

-- Location: LABCELL_X90_Y68_N34
\inst50[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[11]~feeder_combout\ = ( \D[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[11]~input_o\,
	combout => \inst50[11]~feeder_combout\);

-- Location: FF_X90_Y68_N35
\inst50[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(11));

-- Location: FF_X85_Y66_N29
\inst4115[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(11));

-- Location: LABCELL_X90_Y68_N8
\inst416[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[11]~feeder_combout\ = ( \D[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[11]~input_o\,
	combout => \inst416[11]~feeder_combout\);

-- Location: FF_X90_Y68_N9
\inst416[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(11));

-- Location: MLABCELL_X85_Y66_N28
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ = ( inst4115(11) & ( inst416(11) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst50(11)))) # (\RR1[2]~input_o\ & (inst53(11)))) ) ) ) # ( !inst4115(11) & ( inst416(11) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(11)))) # (\RR1[2]~input_o\ & (inst53(11))))) ) ) ) # ( inst4115(11) & ( !inst416(11) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & ((inst50(11)))) # (\RR1[2]~input_o\ & (inst53(11))))) ) ) ) # ( !inst4115(11) & ( !inst416(11) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(11)))) # (\RR1[2]~input_o\ & (inst53(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(11),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst50(11),
	datae => ALT_INV_inst4115(11),
	dataf => ALT_INV_inst416(11),
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\);

-- Location: FF_X77_Y69_N29
\inst111[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(11));

-- Location: LABCELL_X78_Y69_N30
\inst47[11]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[11]~feeder_combout\ = ( \D[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[11]~input_o\,
	combout => \inst47[11]~feeder_combout\);

-- Location: FF_X78_Y69_N31
\inst47[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[11]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(11));

-- Location: FF_X77_Y69_N31
\inst419[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(11));

-- Location: FF_X80_Y69_N5
\inst52[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[11]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(11));

-- Location: MLABCELL_X77_Y69_N30
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\ = ( inst419(11) & ( inst52(11) & ( ((!\RR1[4]~input_o\ & (inst111(11))) # (\RR1[4]~input_o\ & ((inst47(11))))) # (\RR1[2]~input_o\) ) ) ) # ( !inst419(11) & ( inst52(11) & ( 
-- (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst111(11))) # (\RR1[4]~input_o\ & ((inst47(11)))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst419(11) & ( !inst52(11) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst111(11))) # 
-- (\RR1[4]~input_o\ & ((inst47(11)))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst419(11) & ( !inst52(11) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst111(11))) # (\RR1[4]~input_o\ & ((inst47(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst111(11),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst47(11),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst419(11),
	dataf => ALT_INV_inst52(11),
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X81_Y69_N2
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) 
-- # (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\)))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\)))) # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\ & ((!\RR1[1]~input_o\)))) ) ) ) # ( 
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\ & 
-- \RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\ & ( (!\RR1[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\ & \RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\ & ((!\RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~7_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~8_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~5_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X80_Y62_N12
\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[11]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\ & \RR1[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[11]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110111011000110111011101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[11]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_RR1[3]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X92_Y96_N63
\GR[10]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(10),
	o => \GR[10]~input_o\);

-- Location: IOIBUF_X119_Y62_N32
\D[10]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(10),
	o => \D[10]~input_o\);

-- Location: FF_X81_Y65_N31
\inst58[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(10));

-- Location: FF_X78_Y60_N25
\inst56[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(10));

-- Location: FF_X83_Y65_N29
\inst57[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(10));

-- Location: MLABCELL_X77_Y60_N34
\inst55[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst55[10]~feeder_combout\);

-- Location: FF_X77_Y60_N35
\inst55[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(10));

-- Location: MLABCELL_X83_Y65_N28
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\ = ( inst57(10) & ( inst55(10) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst56(10)))) # (\RR1[0]~input_o\ & (inst58(10)))) ) ) ) # ( !inst57(10) & ( inst55(10) & ( 
-- (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst56(10)))) # (\RR1[0]~input_o\ & (inst58(10))))) ) ) ) # ( inst57(10) & ( !inst55(10) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & 
-- ((!\RR1[0]~input_o\ & ((inst56(10)))) # (\RR1[0]~input_o\ & (inst58(10))))) ) ) ) # ( !inst57(10) & ( !inst55(10) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst56(10)))) # (\RR1[0]~input_o\ & (inst58(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(10),
	datab => ALT_INV_inst56(10),
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst57(10),
	dataf => ALT_INV_inst55(10),
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y62_N1
\inst66[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(10));

-- Location: MLABCELL_X77_Y62_N18
\inst614[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst614[10]~feeder_combout\);

-- Location: FF_X77_Y62_N19
\inst614[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(10));

-- Location: FF_X80_Y62_N17
\inst65[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(10));

-- Location: MLABCELL_X77_Y62_N34
\inst63[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst63[10]~feeder_combout\);

-- Location: FF_X77_Y62_N35
\inst63[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(10));

-- Location: MLABCELL_X80_Y62_N16
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\ = ( inst65(10) & ( inst63(10) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst614(10)))) # (\RR1[0]~input_o\ & (inst66(10)))) ) ) ) # ( !inst65(10) & ( inst63(10) & ( 
-- (!\RR1[1]~input_o\ & (!\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst614(10)))) # (\RR1[0]~input_o\ & (inst66(10))))) ) ) ) # ( inst65(10) & ( !inst63(10) & ( (!\RR1[1]~input_o\ & (\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & 
-- ((!\RR1[0]~input_o\ & ((inst614(10)))) # (\RR1[0]~input_o\ & (inst66(10))))) ) ) ) # ( !inst65(10) & ( !inst63(10) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst614(10)))) # (\RR1[0]~input_o\ & (inst66(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst66(10),
	datad => ALT_INV_inst614(10),
	datae => ALT_INV_inst65(10),
	dataf => ALT_INV_inst63(10),
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\);

-- Location: FF_X80_Y65_N9
\inst69[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(10));

-- Location: LABCELL_X81_Y63_N38
\inst68[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst68[10]~feeder_combout\ = \D[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[10]~input_o\,
	combout => \inst68[10]~feeder_combout\);

-- Location: FF_X81_Y63_N39
\inst68[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	d => \inst68[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(10));

-- Location: FF_X80_Y65_N25
\inst67[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(10));

-- Location: LABCELL_X81_Y63_N36
\inst70[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[10]~feeder_combout\ = \D[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[10]~input_o\,
	combout => \inst70[10]~feeder_combout\);

-- Location: FF_X81_Y63_N37
\inst70[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(10));

-- Location: MLABCELL_X80_Y65_N24
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\ = ( inst67(10) & ( inst70(10) & ( (!\RR1[0]~input_o\ & (((inst68(10)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst69(10)))) ) ) ) # ( !inst67(10) & ( 
-- inst70(10) & ( (!\RR1[0]~input_o\ & (((inst68(10)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst69(10) & (\RR1[1]~input_o\))) ) ) ) # ( inst67(10) & ( !inst70(10) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst68(10))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst69(10)))) ) ) ) # ( !inst67(10) & ( !inst70(10) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst68(10))))) # (\RR1[0]~input_o\ & (inst69(10) & (\RR1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(10),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst68(10),
	datae => ALT_INV_inst67(10),
	dataf => ALT_INV_inst70(10),
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X83_Y62_N34
\inst62[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst62[10]~feeder_combout\);

-- Location: FF_X83_Y62_N35
\inst62[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(10));

-- Location: FF_X83_Y62_N33
\inst60[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(10));

-- Location: FF_X83_Y64_N21
\inst59[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(10));

-- Location: FF_X83_Y64_N25
\inst61[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(10));

-- Location: MLABCELL_X83_Y64_N20
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ = ( inst59(10) & ( inst61(10) & ( ((!\RR1[1]~input_o\ & ((inst60(10)))) # (\RR1[1]~input_o\ & (inst62(10)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst59(10) & ( inst61(10) & ( 
-- (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst60(10))))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst62(10)))) ) ) ) # ( inst59(10) & ( !inst61(10) & ( (!\RR1[1]~input_o\ & (((inst60(10)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (inst62(10) 
-- & (!\RR1[0]~input_o\))) ) ) ) # ( !inst59(10) & ( !inst61(10) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst60(10)))) # (\RR1[1]~input_o\ & (inst62(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(10),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst60(10),
	datae => ALT_INV_inst59(10),
	dataf => ALT_INV_inst61(10),
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X83_Y64_N10
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\)) # 
-- (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\)) # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ & ( 
-- !\RR1[4]~input_o\ & ( (\RR1[2]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ & ( !\RR1[4]~input_o\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\ & !\RR1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~1_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~3_combout\,
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~2_combout\,
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X83_Y69_N10
\inst47[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst47[10]~feeder_combout\);

-- Location: FF_X83_Y69_N11
\inst47[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(10));

-- Location: FF_X80_Y69_N13
\inst52[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(10));

-- Location: FF_X81_Y65_N29
\inst111[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(10));

-- Location: FF_X80_Y69_N29
\inst419[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(10));

-- Location: MLABCELL_X80_Y69_N28
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\ = ( inst419(10) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst47(10))) # (\RR1[2]~input_o\ & ((inst52(10)))) ) ) ) # ( !inst419(10) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- (inst47(10))) # (\RR1[2]~input_o\ & ((inst52(10)))) ) ) ) # ( inst419(10) & ( !\RR1[4]~input_o\ & ( (inst111(10)) # (\RR1[2]~input_o\) ) ) ) # ( !inst419(10) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst111(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(10),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst52(10),
	datad => ALT_INV_inst111(10),
	datae => ALT_INV_inst419(10),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X88_Y70_N34
\inst49[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst49[10]~feeder_combout\);

-- Location: FF_X88_Y70_N35
\inst49[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(10));

-- Location: FF_X87_Y70_N13
\inst51[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(10));

-- Location: FF_X87_Y70_N29
\inst418[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(10));

-- Location: LABCELL_X88_Y70_N8
\inst417[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst417[10]~feeder_combout\);

-- Location: FF_X88_Y70_N9
\inst417[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(10));

-- Location: MLABCELL_X87_Y70_N28
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\ = ( inst418(10) & ( inst417(10) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst49(10))) # (\RR1[2]~input_o\ & ((inst51(10))))) ) ) ) # ( !inst418(10) & ( inst417(10) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst49(10)))) # (\RR1[2]~input_o\ & (((inst51(10) & \RR1[4]~input_o\)))) ) ) ) # ( inst418(10) & ( !inst417(10) & ( (!\RR1[2]~input_o\ & (inst49(10) & ((\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\) # (inst51(10))))) ) ) ) # ( !inst418(10) & ( !inst417(10) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst49(10))) # (\RR1[2]~input_o\ & ((inst51(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(10),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst51(10),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(10),
	dataf => ALT_INV_inst417(10),
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\);

-- Location: FF_X86_Y70_N1
\inst54[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(10));

-- Location: MLABCELL_X87_Y68_N22
\inst48[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst48[10]~feeder_combout\);

-- Location: FF_X87_Y68_N23
\inst48[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(10));

-- Location: FF_X86_Y70_N17
\inst46[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(10));

-- Location: MLABCELL_X87_Y68_N36
\inst415[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst415[10]~feeder_combout\);

-- Location: FF_X87_Y68_N37
\inst415[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(10));

-- Location: LABCELL_X86_Y70_N16
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ = ( inst46(10) & ( inst415(10) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst48(10)))) # (\RR1[2]~input_o\ & (inst54(10)))) ) ) ) # ( !inst46(10) & ( inst415(10) & ( 
-- (!\RR1[4]~input_o\ & (!\RR1[2]~input_o\)) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst48(10)))) # (\RR1[2]~input_o\ & (inst54(10))))) ) ) ) # ( inst46(10) & ( !inst415(10) & ( (!\RR1[4]~input_o\ & (\RR1[2]~input_o\)) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & ((inst48(10)))) # (\RR1[2]~input_o\ & (inst54(10))))) ) ) ) # ( !inst46(10) & ( !inst415(10) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst48(10)))) # (\RR1[2]~input_o\ & (inst54(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst54(10),
	datad => ALT_INV_inst48(10),
	datae => ALT_INV_inst46(10),
	dataf => ALT_INV_inst415(10),
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\);

-- Location: FF_X85_Y66_N1
\inst53[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(10));

-- Location: LABCELL_X90_Y68_N22
\inst50[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst50[10]~feeder_combout\);

-- Location: FF_X90_Y68_N23
\inst50[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(10));

-- Location: FF_X85_Y66_N17
\inst4115[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[10]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(10));

-- Location: LABCELL_X90_Y68_N16
\inst416[10]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[10]~feeder_combout\ = ( \D[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[10]~input_o\,
	combout => \inst416[10]~feeder_combout\);

-- Location: FF_X90_Y68_N17
\inst416[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[10]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(10));

-- Location: MLABCELL_X85_Y66_N16
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ = ( inst4115(10) & ( inst416(10) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst50(10)))) # (\RR1[2]~input_o\ & (inst53(10)))) ) ) ) # ( !inst4115(10) & ( inst416(10) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(10)))) # (\RR1[2]~input_o\ & (inst53(10))))) ) ) ) # ( inst4115(10) & ( !inst416(10) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & ((inst50(10)))) # (\RR1[2]~input_o\ & (inst53(10))))) ) ) ) # ( !inst4115(10) & ( !inst416(10) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(10)))) # (\RR1[2]~input_o\ & (inst53(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(10),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst50(10),
	datae => ALT_INV_inst4115(10),
	dataf => ALT_INV_inst416(10),
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X84_Y65_N6
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ & ( ((!\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\)) # (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\)))) # (\RR1[1]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\)) 
-- # (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\))))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\)) # (\RR1[0]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\))))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\)) # (\RR1[0]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~5_combout\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~7_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~6_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~8_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X83_Y64_N34
\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[10]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\ & \RR1[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110111011000110111011101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[10]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_RR1[3]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X119_Y67_N63
\D[9]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(9),
	o => \D[9]~input_o\);

-- Location: FF_X81_Y65_N39
\inst111[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(9));

-- Location: FF_X83_Y65_N3
\inst47[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(9));

-- Location: FF_X75_Y69_N33
\inst419[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(9));

-- Location: FF_X75_Y69_N17
\inst52[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(9));

-- Location: MLABCELL_X75_Y69_N32
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\ = ( inst419(9) & ( inst52(9) & ( ((!\RR1[4]~input_o\ & (inst111(9))) # (\RR1[4]~input_o\ & ((inst47(9))))) # (\RR1[2]~input_o\) ) ) ) # ( !inst419(9) & ( inst52(9) & ( (!\RR1[2]~input_o\ & 
-- ((!\RR1[4]~input_o\ & (inst111(9))) # (\RR1[4]~input_o\ & ((inst47(9)))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst419(9) & ( !inst52(9) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst111(9))) # (\RR1[4]~input_o\ & 
-- ((inst47(9)))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst419(9) & ( !inst52(9) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst111(9))) # (\RR1[4]~input_o\ & ((inst47(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst111(9),
	datac => ALT_INV_inst47(9),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst419(9),
	dataf => ALT_INV_inst52(9),
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\);

-- Location: FF_X85_Y66_N9
\inst53[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(9));

-- Location: LABCELL_X90_Y68_N4
\inst416[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[9]~feeder_combout\ = ( \D[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[9]~input_o\,
	combout => \inst416[9]~feeder_combout\);

-- Location: FF_X90_Y68_N5
\inst416[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(9));

-- Location: FF_X85_Y66_N25
\inst4115[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(9));

-- Location: LABCELL_X90_Y68_N30
\inst50[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[9]~feeder_combout\ = ( \D[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[9]~input_o\,
	combout => \inst50[9]~feeder_combout\);

-- Location: FF_X90_Y68_N31
\inst50[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(9));

-- Location: MLABCELL_X85_Y66_N24
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\ = ( inst4115(9) & ( inst50(9) & ( (!\RR1[4]~input_o\ & (((inst416(9)) # (\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # (inst53(9)))) ) ) ) # ( !inst4115(9) & ( 
-- inst50(9) & ( (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\ & inst416(9))))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # (inst53(9)))) ) ) ) # ( inst4115(9) & ( !inst50(9) & ( (!\RR1[4]~input_o\ & (((inst416(9)) # (\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ 
-- & (inst53(9) & (\RR1[2]~input_o\))) ) ) ) # ( !inst4115(9) & ( !inst50(9) & ( (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\ & inst416(9))))) # (\RR1[4]~input_o\ & (inst53(9) & (\RR1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(9),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst416(9),
	datae => ALT_INV_inst4115(9),
	dataf => ALT_INV_inst50(9),
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X88_Y70_N22
\inst49[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[9]~feeder_combout\ = ( \D[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[9]~input_o\,
	combout => \inst49[9]~feeder_combout\);

-- Location: FF_X88_Y70_N23
\inst49[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(9));

-- Location: FF_X87_Y70_N21
\inst51[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(9));

-- Location: FF_X87_Y70_N17
\inst418[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(9));

-- Location: LABCELL_X88_Y70_N36
\inst417[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[9]~feeder_combout\ = ( \D[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[9]~input_o\,
	combout => \inst417[9]~feeder_combout\);

-- Location: FF_X88_Y70_N37
\inst417[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(9));

-- Location: MLABCELL_X87_Y70_N16
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ = ( inst418(9) & ( inst417(9) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst49(9))) # (\RR1[2]~input_o\ & ((inst51(9))))) ) ) ) # ( !inst418(9) & ( inst417(9) & ( (!\RR1[2]~input_o\ 
-- & (((!\RR1[4]~input_o\)) # (inst49(9)))) # (\RR1[2]~input_o\ & (((inst51(9) & \RR1[4]~input_o\)))) ) ) ) # ( inst418(9) & ( !inst417(9) & ( (!\RR1[2]~input_o\ & (inst49(9) & ((\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # 
-- (inst51(9))))) ) ) ) # ( !inst418(9) & ( !inst417(9) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst49(9))) # (\RR1[2]~input_o\ & ((inst51(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(9),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst51(9),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(9),
	dataf => ALT_INV_inst417(9),
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X87_Y68_N10
\inst48[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[9]~feeder_combout\ = ( \D[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[9]~input_o\,
	combout => \inst48[9]~feeder_combout\);

-- Location: FF_X87_Y68_N11
\inst48[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(9));

-- Location: FF_X86_Y70_N9
\inst54[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(9));

-- Location: MLABCELL_X87_Y68_N24
\inst415[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[9]~feeder_combout\ = ( \D[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[9]~input_o\,
	combout => \inst415[9]~feeder_combout\);

-- Location: FF_X87_Y68_N25
\inst415[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(9));

-- Location: FF_X86_Y70_N25
\inst46[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(9));

-- Location: LABCELL_X86_Y70_N24
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\ = ( inst46(9) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst48(9))) # (\RR1[2]~input_o\ & ((inst54(9)))) ) ) ) # ( !inst46(9) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst48(9))) 
-- # (\RR1[2]~input_o\ & ((inst54(9)))) ) ) ) # ( inst46(9) & ( !\RR1[4]~input_o\ & ( (inst415(9)) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(9) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst415(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst48(9),
	datac => ALT_INV_inst54(9),
	datad => ALT_INV_inst415(9),
	datae => ALT_INV_inst46(9),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X86_Y68_N20
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\ & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\ & ( (!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\ & ((!\RR1[0]~input_o\)))) 
-- # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\ & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\))) # (\RR1[1]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\ & \RR1[0]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\ & ( 
-- (!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\ & ((!\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\ & \RR1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~5_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~8_combout\,
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~7_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~6_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\);

-- Location: FF_X83_Y68_N5
\inst61[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(9));

-- Location: FF_X83_Y62_N37
\inst62[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(9));

-- Location: FF_X83_Y68_N1
\inst59[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(9));

-- Location: MLABCELL_X83_Y62_N38
\inst60[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[9]~feeder_combout\ = ( \D[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[9]~input_o\,
	combout => \inst60[9]~feeder_combout\);

-- Location: FF_X83_Y62_N39
\inst60[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(9));

-- Location: MLABCELL_X83_Y68_N0
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\ = ( inst59(9) & ( inst60(9) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst62(9)))) # (\RR1[0]~input_o\ & (inst61(9)))) ) ) ) # ( !inst59(9) & ( inst60(9) & ( (!\RR1[1]~input_o\ & 
-- (!\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(9)))) # (\RR1[0]~input_o\ & (inst61(9))))) ) ) ) # ( inst59(9) & ( !inst60(9) & ( (!\RR1[1]~input_o\ & (\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(9)))) 
-- # (\RR1[0]~input_o\ & (inst61(9))))) ) ) ) # ( !inst59(9) & ( !inst60(9) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(9)))) # (\RR1[0]~input_o\ & (inst61(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst61(9),
	datad => ALT_INV_inst62(9),
	datae => ALT_INV_inst59(9),
	dataf => ALT_INV_inst60(9),
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y63_N20
\inst70[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[9]~feeder_combout\ = \D[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[9]~input_o\,
	combout => \inst70[9]~feeder_combout\);

-- Location: FF_X81_Y63_N21
\inst70[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(9));

-- Location: FF_X80_Y65_N37
\inst69[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(9));

-- Location: FF_X80_Y65_N13
\inst67[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(9));

-- Location: LABCELL_X81_Y63_N22
\inst68[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst68[9]~feeder_combout\ = \D[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[9]~input_o\,
	combout => \inst68[9]~feeder_combout\);

-- Location: FF_X81_Y63_N23
\inst68[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	d => \inst68[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(9));

-- Location: MLABCELL_X80_Y65_N12
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\ = ( inst67(9) & ( inst68(9) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & (inst70(9))) # (\RR1[0]~input_o\ & ((inst69(9))))) ) ) ) # ( !inst67(9) & ( inst68(9) & ( (!\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst70(9)))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst69(9))))) ) ) ) # ( inst67(9) & ( !inst68(9) & ( (!\RR1[0]~input_o\ & (inst70(9) & (\RR1[1]~input_o\))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst69(9))))) ) ) 
-- ) # ( !inst67(9) & ( !inst68(9) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst70(9))) # (\RR1[0]~input_o\ & ((inst69(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => ALT_INV_inst70(9),
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst69(9),
	datae => ALT_INV_inst67(9),
	dataf => ALT_INV_inst68(9),
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\);

-- Location: FF_X73_Y62_N1
\inst66[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(9));

-- Location: LABCELL_X74_Y62_N12
\inst63[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[9]~feeder_combout\ = \D[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[9]~input_o\,
	combout => \inst63[9]~feeder_combout\);

-- Location: FF_X74_Y62_N13
\inst63[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(9));

-- Location: FF_X73_Y62_N37
\inst65[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(9));

-- Location: LABCELL_X74_Y62_N14
\inst614[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[9]~feeder_combout\ = \D[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[9]~input_o\,
	combout => \inst614[9]~feeder_combout\);

-- Location: FF_X74_Y62_N15
\inst614[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(9));

-- Location: MLABCELL_X73_Y62_N36
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\ = ( inst65(9) & ( inst614(9) & ( (!\RR1[0]~input_o\ & (((inst63(9)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst66(9)))) ) ) ) # ( !inst65(9) & ( inst614(9) 
-- & ( (!\RR1[0]~input_o\ & (((inst63(9)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst66(9) & (\RR1[1]~input_o\))) ) ) ) # ( inst65(9) & ( !inst614(9) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst63(9))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst66(9)))) ) ) ) # ( !inst65(9) & ( !inst614(9) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst63(9))))) # (\RR1[0]~input_o\ & (inst66(9) & (\RR1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst66(9),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst63(9),
	datae => ALT_INV_inst65(9),
	dataf => ALT_INV_inst614(9),
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X76_Y60_N28
\inst55[9]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[9]~feeder_combout\ = ( \D[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[9]~input_o\,
	combout => \inst55[9]~feeder_combout\);

-- Location: FF_X76_Y60_N29
\inst55[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[9]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(9));

-- Location: FF_X81_Y65_N35
\inst58[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(9));

-- Location: FF_X83_Y65_N33
\inst57[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(9));

-- Location: FF_X76_Y60_N31
\inst56[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[9]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(9));

-- Location: MLABCELL_X83_Y65_N32
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\ = ( inst57(9) & ( inst56(9) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (inst55(9)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst58(9))))) ) ) ) # ( !inst57(9) & ( inst56(9) & 
-- ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\)) # (inst55(9)))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst58(9))))) ) ) ) # ( inst57(9) & ( !inst56(9) & ( (!\RR1[0]~input_o\ & (inst55(9) & (!\RR1[1]~input_o\))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst58(9))))) ) ) ) # ( !inst57(9) & ( !inst56(9) & ( (!\RR1[0]~input_o\ & (inst55(9) & (!\RR1[1]~input_o\))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst58(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(9),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst58(9),
	datae => ALT_INV_inst57(9),
	dataf => ALT_INV_inst56(9),
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X83_Y65_N18
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\) # ((!\RR1[4]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\)) # (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\)) # (\RR1[4]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & 
-- (((\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\)) # (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\))))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\ & ( (\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\)) # 
-- (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~3_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~1_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\);

-- Location: IOIBUF_X91_Y96_N32
\GR[9]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(9),
	o => \GR[9]~input_o\);

-- Location: LABCELL_X86_Y68_N4
\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~10_combout\ = ( \GR[9]~input_o\ & ( ((!\RR1[3]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\)) # (\RR1[3]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\) ) ) # ( !\GR[9]~input_o\ & ( (!\GR[0]~input_o\ & ((!\RR1[3]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\)) # (\RR1[3]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001111011111110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~9_combout\,
	datab => \ALT_INV_RR1[3]~input_o\,
	datac => \ALT_INV_GR[0]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_GR[9]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X85_Y96_N1
\GR[8]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(8),
	o => \GR[8]~input_o\);

-- Location: IOIBUF_X119_Y78_N32
\D[8]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(8),
	o => \D[8]~input_o\);

-- Location: LABCELL_X88_Y70_N24
\inst417[8]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[8]~feeder_combout\ = ( \D[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[8]~input_o\,
	combout => \inst417[8]~feeder_combout\);

-- Location: FF_X88_Y70_N25
\inst417[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[8]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(8));

-- Location: FF_X87_Y70_N9
\inst51[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(8));

-- Location: FF_X87_Y70_N25
\inst418[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(8));

-- Location: LABCELL_X88_Y70_N30
\inst49[8]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[8]~feeder_combout\ = ( \D[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[8]~input_o\,
	combout => \inst49[8]~feeder_combout\);

-- Location: FF_X88_Y70_N31
\inst49[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[8]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(8));

-- Location: MLABCELL_X87_Y70_N24
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\ = ( inst418(8) & ( inst49(8) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (inst417(8)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst51(8))))) ) ) ) # ( !inst418(8) & ( inst49(8) 
-- & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\)) # (inst417(8)))) # (\RR1[2]~input_o\ & (((inst51(8) & \RR1[4]~input_o\)))) ) ) ) # ( inst418(8) & ( !inst49(8) & ( (!\RR1[2]~input_o\ & (inst417(8) & ((!\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\) # (inst51(8))))) ) ) ) # ( !inst418(8) & ( !inst49(8) & ( (!\RR1[2]~input_o\ & (inst417(8) & ((!\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((inst51(8) & \RR1[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst417(8),
	datac => ALT_INV_inst51(8),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(8),
	dataf => ALT_INV_inst49(8),
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X90_Y72_N24
\inst48[8]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[8]~feeder_combout\ = ( \D[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[8]~input_o\,
	combout => \inst48[8]~feeder_combout\);

-- Location: FF_X90_Y72_N25
\inst48[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[8]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(8));

-- Location: LABCELL_X90_Y72_N2
\inst415[8]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[8]~feeder_combout\ = ( \D[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[8]~input_o\,
	combout => \inst415[8]~feeder_combout\);

-- Location: FF_X90_Y72_N3
\inst415[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[8]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(8));

-- Location: FF_X78_Y71_N33
\inst46[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(8));

-- Location: FF_X78_Y71_N17
\inst54[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(8));

-- Location: LABCELL_X78_Y71_N32
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\ = ( inst46(8) & ( inst54(8) & ( ((!\RR1[4]~input_o\ & ((inst415(8)))) # (\RR1[4]~input_o\ & (inst48(8)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(8) & ( inst54(8) & ( (!\RR1[2]~input_o\ & 
-- ((!\RR1[4]~input_o\ & ((inst415(8)))) # (\RR1[4]~input_o\ & (inst48(8))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst46(8) & ( !inst54(8) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst415(8)))) # (\RR1[4]~input_o\ & (inst48(8))))) 
-- # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst46(8) & ( !inst54(8) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst415(8)))) # (\RR1[4]~input_o\ & (inst48(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(8),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst415(8),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst46(8),
	dataf => ALT_INV_inst54(8),
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\);

-- Location: FF_X80_Y69_N1
\inst52[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(8));

-- Location: LABCELL_X81_Y69_N6
\inst47[8]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[8]~feeder_combout\ = ( \D[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[8]~input_o\,
	combout => \inst47[8]~feeder_combout\);

-- Location: FF_X81_Y69_N7
\inst47[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[8]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(8));

-- Location: FF_X80_Y69_N37
\inst419[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(8));

-- Location: FF_X81_Y65_N33
\inst111[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(8));

-- Location: MLABCELL_X80_Y69_N36
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\ = ( inst419(8) & ( inst111(8) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst47(8)))) # (\RR1[2]~input_o\ & (inst52(8)))) ) ) ) # ( !inst419(8) & ( inst111(8) & ( (!\RR1[2]~input_o\ 
-- & (((!\RR1[4]~input_o\) # (inst47(8))))) # (\RR1[2]~input_o\ & (inst52(8) & (\RR1[4]~input_o\))) ) ) ) # ( inst419(8) & ( !inst111(8) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst47(8))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst52(8)))) 
-- ) ) ) # ( !inst419(8) & ( !inst111(8) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst47(8)))) # (\RR1[2]~input_o\ & (inst52(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst52(8),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst47(8),
	datae => ALT_INV_inst419(8),
	dataf => ALT_INV_inst111(8),
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\);

-- Location: FF_X88_Y71_N5
\inst53[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(8));

-- Location: LABCELL_X88_Y75_N20
\inst416[8]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[8]~feeder_combout\ = ( \D[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[8]~input_o\,
	combout => \inst416[8]~feeder_combout\);

-- Location: FF_X88_Y75_N21
\inst416[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[8]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(8));

-- Location: LABCELL_X88_Y75_N6
\inst50[8]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[8]~feeder_combout\ = ( \D[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[8]~input_o\,
	combout => \inst50[8]~feeder_combout\);

-- Location: FF_X88_Y75_N7
\inst50[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[8]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(8));

-- Location: FF_X88_Y71_N21
\inst4115[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(8));

-- Location: LABCELL_X88_Y71_N20
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ = ( inst4115(8) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst53(8)) ) ) ) # ( !inst4115(8) & ( \RR1[2]~input_o\ & ( (inst53(8) & \RR1[4]~input_o\) ) ) ) # ( inst4115(8) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst416(8))) # (\RR1[4]~input_o\ & ((inst50(8)))) ) ) ) # ( !inst4115(8) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst416(8))) # (\RR1[4]~input_o\ & ((inst50(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(8),
	datab => ALT_INV_inst416(8),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst50(8),
	datae => ALT_INV_inst4115(8),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X75_Y67_N10
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\ = ( \RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ & ( (\RR1[0]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\) ) ) ) 
-- # ( !\RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ & ( (!\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\)) ) ) ) # ( \RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\ & 
-- !\RR1[0]~input_o\) ) ) ) # ( !\RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ & ( (!\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~7_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~5_combout\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~8_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\);

-- Location: FF_X80_Y66_N29
\inst69[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(8));

-- Location: LABCELL_X81_Y63_N6
\inst70[8]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[8]~feeder_combout\ = \D[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[8]~input_o\,
	combout => \inst70[8]~feeder_combout\);

-- Location: FF_X81_Y63_N7
\inst70[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[8]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(8));

-- Location: FF_X80_Y66_N5
\inst67[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(8));

-- Location: LABCELL_X81_Y63_N4
\inst68[8]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst68[8]~feeder_combout\ = \D[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_D[8]~input_o\,
	combout => \inst68[8]~feeder_combout\);

-- Location: FF_X81_Y63_N5
\inst68[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	d => \inst68[8]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(8));

-- Location: MLABCELL_X80_Y66_N4
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\ = ( inst67(8) & ( inst68(8) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst70(8)))) # (\RR1[0]~input_o\ & (inst69(8)))) ) ) ) # ( !inst67(8) & ( inst68(8) & ( (!\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst70(8))))) # (\RR1[0]~input_o\ & (inst69(8) & (\RR1[1]~input_o\))) ) ) ) # ( inst67(8) & ( !inst68(8) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst70(8))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst69(8)))) ) ) 
-- ) # ( !inst67(8) & ( !inst68(8) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst70(8)))) # (\RR1[0]~input_o\ & (inst69(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(8),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst70(8),
	datae => ALT_INV_inst67(8),
	dataf => ALT_INV_inst68(8),
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\);

-- Location: FF_X75_Y62_N9
\inst66[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(8));

-- Location: FF_X76_Y62_N39
\inst63[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(8));

-- Location: FF_X75_Y62_N25
\inst65[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(8));

-- Location: FF_X76_Y62_N35
\inst614[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(8));

-- Location: MLABCELL_X75_Y62_N24
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\ = ( inst65(8) & ( inst614(8) & ( (!\RR1[1]~input_o\ & (((inst63(8)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst66(8)))) ) ) ) # ( !inst65(8) & ( inst614(8) 
-- & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst63(8))))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst66(8)))) ) ) ) # ( inst65(8) & ( !inst614(8) & ( (!\RR1[1]~input_o\ & (((inst63(8)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (inst66(8) 
-- & (\RR1[0]~input_o\))) ) ) ) # ( !inst65(8) & ( !inst614(8) & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst63(8))))) # (\RR1[1]~input_o\ & (inst66(8) & (\RR1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst66(8),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst63(8),
	datae => ALT_INV_inst65(8),
	dataf => ALT_INV_inst614(8),
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\);

-- Location: FF_X77_Y60_N15
\inst56[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(8));

-- Location: FF_X77_Y60_N13
\inst55[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(8));

-- Location: FF_X83_Y65_N25
\inst57[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(8));

-- Location: FF_X81_Y65_N37
\inst58[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(8));

-- Location: MLABCELL_X83_Y65_N24
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\ = ( inst57(8) & ( inst58(8) & ( ((!\RR1[1]~input_o\ & ((inst55(8)))) # (\RR1[1]~input_o\ & (inst56(8)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst57(8) & ( inst58(8) & ( (!\RR1[0]~input_o\ & 
-- ((!\RR1[1]~input_o\ & ((inst55(8)))) # (\RR1[1]~input_o\ & (inst56(8))))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\)))) ) ) ) # ( inst57(8) & ( !inst58(8) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst55(8)))) # (\RR1[1]~input_o\ & (inst56(8))))) # 
-- (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)))) ) ) ) # ( !inst57(8) & ( !inst58(8) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst55(8)))) # (\RR1[1]~input_o\ & (inst56(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(8),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst55(8),
	datae => ALT_INV_inst57(8),
	dataf => ALT_INV_inst58(8),
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\);

-- Location: FF_X81_Y62_N33
\inst61[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(8));

-- Location: FF_X83_Y62_N3
\inst62[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(8));

-- Location: FF_X81_Y62_N29
\inst59[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[8]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(8));

-- Location: MLABCELL_X83_Y62_N0
\inst60[8]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[8]~feeder_combout\ = ( \D[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[8]~input_o\,
	combout => \inst60[8]~feeder_combout\);

-- Location: FF_X83_Y62_N1
\inst60[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[8]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(8));

-- Location: LABCELL_X81_Y62_N28
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\ = ( inst59(8) & ( inst60(8) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst62(8)))) # (\RR1[0]~input_o\ & (inst61(8)))) ) ) ) # ( !inst59(8) & ( inst60(8) & ( (!\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst62(8))))) # (\RR1[0]~input_o\ & (inst61(8) & (\RR1[1]~input_o\))) ) ) ) # ( inst59(8) & ( !inst60(8) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\ & inst62(8))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst61(8)))) ) ) 
-- ) # ( !inst59(8) & ( !inst60(8) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(8)))) # (\RR1[0]~input_o\ & (inst61(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst61(8),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst62(8),
	datae => ALT_INV_inst59(8),
	dataf => ALT_INV_inst60(8),
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X80_Y66_N32
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\ & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\))) # 
-- (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\)) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\ & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\)) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\ & ( 
-- !\RR1[4]~input_o\ & ( (\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\) # (\RR1[2]~input_o\) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\ & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~1_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~2_combout\,
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X80_Y66_N18
\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\) # (\RR1[3]~input_o\)))) 
-- # (\GR[0]~input_o\ & (\GR[8]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & 
-- (\GR[8]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[8]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~9_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~4_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X100_Y96_N1
\GR[7]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(7),
	o => \GR[7]~input_o\);

-- Location: IOIBUF_X88_Y96_N32
\D[7]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(7),
	o => \D[7]~input_o\);

-- Location: FF_X86_Y72_N25
\inst51[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(7));

-- Location: LABCELL_X86_Y73_N6
\inst49[7]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[7]~feeder_combout\ = ( \D[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[7]~input_o\,
	combout => \inst49[7]~feeder_combout\);

-- Location: FF_X86_Y73_N7
\inst49[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[7]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(7));

-- Location: FF_X86_Y72_N21
\inst418[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(7));

-- Location: LABCELL_X86_Y73_N0
\inst417[7]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[7]~feeder_combout\ = ( \D[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[7]~input_o\,
	combout => \inst417[7]~feeder_combout\);

-- Location: FF_X86_Y73_N1
\inst417[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[7]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(7));

-- Location: LABCELL_X86_Y72_N20
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\ = ( inst418(7) & ( inst417(7) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst49(7)))) # (\RR1[2]~input_o\ & (inst51(7)))) ) ) ) # ( !inst418(7) & ( inst417(7) & ( (!\RR1[4]~input_o\ 
-- & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(7)))) # (\RR1[2]~input_o\ & (inst51(7))))) ) ) ) # ( inst418(7) & ( !inst417(7) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & 
-- ((inst49(7)))) # (\RR1[2]~input_o\ & (inst51(7))))) ) ) ) # ( !inst418(7) & ( !inst417(7) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(7)))) # (\RR1[2]~input_o\ & (inst51(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(7),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst49(7),
	datae => ALT_INV_inst418(7),
	dataf => ALT_INV_inst417(7),
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\);

-- Location: FF_X78_Y69_N37
\inst47[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(7));

-- Location: FF_X80_Y69_N9
\inst52[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(7));

-- Location: FF_X78_Y69_N15
\inst111[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(7));

-- Location: FF_X80_Y69_N25
\inst419[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(7));

-- Location: MLABCELL_X80_Y69_N24
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\ = ( inst419(7) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & (inst47(7))) # (\RR1[2]~input_o\ & ((inst52(7)))) ) ) ) # ( !inst419(7) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- (inst47(7))) # (\RR1[2]~input_o\ & ((inst52(7)))) ) ) ) # ( inst419(7) & ( !\RR1[4]~input_o\ & ( (inst111(7)) # (\RR1[2]~input_o\) ) ) ) # ( !inst419(7) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst111(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(7),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst52(7),
	datad => ALT_INV_inst111(7),
	datae => ALT_INV_inst419(7),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\);

-- Location: FF_X78_Y71_N25
\inst54[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(7));

-- Location: LABCELL_X78_Y72_N36
\inst415[7]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[7]~feeder_combout\ = ( \D[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[7]~input_o\,
	combout => \inst415[7]~feeder_combout\);

-- Location: FF_X78_Y72_N37
\inst415[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[7]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(7));

-- Location: LABCELL_X78_Y72_N2
\inst48[7]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[7]~feeder_combout\ = ( \D[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[7]~input_o\,
	combout => \inst48[7]~feeder_combout\);

-- Location: FF_X78_Y72_N3
\inst48[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[7]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(7));

-- Location: FF_X78_Y71_N1
\inst46[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(7));

-- Location: LABCELL_X78_Y71_N0
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\ = ( inst46(7) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst54(7)) ) ) ) # ( !inst46(7) & ( \RR1[2]~input_o\ & ( (inst54(7) & \RR1[4]~input_o\) ) ) ) # ( inst46(7) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst415(7))) # (\RR1[4]~input_o\ & ((inst48(7)))) ) ) ) # ( !inst46(7) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & (inst415(7))) # (\RR1[4]~input_o\ & ((inst48(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst54(7),
	datab => ALT_INV_inst415(7),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst48(7),
	datae => ALT_INV_inst46(7),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\);

-- Location: FF_X88_Y71_N33
\inst53[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(7));

-- Location: FF_X88_Y75_N15
\inst50[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(7));

-- Location: FF_X88_Y71_N29
\inst4115[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(7));

-- Location: FF_X88_Y75_N29
\inst416[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(7));

-- Location: LABCELL_X88_Y71_N28
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\ = ( inst4115(7) & ( inst416(7) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst50(7)))) # (\RR1[2]~input_o\ & (inst53(7)))) ) ) ) # ( !inst4115(7) & ( inst416(7) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst50(7))))) # (\RR1[2]~input_o\ & (inst53(7) & (\RR1[4]~input_o\))) ) ) ) # ( inst4115(7) & ( !inst416(7) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst50(7))))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst53(7)))) ) ) ) # ( !inst4115(7) & ( !inst416(7) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(7)))) # (\RR1[2]~input_o\ & (inst53(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(7),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst50(7),
	datae => ALT_INV_inst4115(7),
	dataf => ALT_INV_inst416(7),
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X76_Y68_N0
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\ = ( \RR1[0]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\) # (\RR1[1]~input_o\) ) ) ) 
-- # ( !\RR1[0]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\)) # (\RR1[1]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\))) ) ) ) # ( \RR1[0]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\) ) ) ) # ( !\RR1[0]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\)) # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~7_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~5_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_RR1[0]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~8_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X81_Y63_N8
\inst68[7]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst68[7]~feeder_combout\ = ( \D[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[7]~input_o\,
	combout => \inst68[7]~feeder_combout\);

-- Location: FF_X81_Y63_N9
\inst68[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	d => \inst68[7]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(7));

-- Location: FF_X75_Y63_N17
\inst69[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(7));

-- Location: FF_X81_Y63_N11
\inst70[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(7));

-- Location: FF_X75_Y63_N13
\inst67[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(7));

-- Location: MLABCELL_X75_Y63_N12
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\ = ( inst67(7) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & ((inst70(7)))) # (\RR1[0]~input_o\ & (inst69(7))) ) ) ) # ( !inst67(7) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- ((inst70(7)))) # (\RR1[0]~input_o\ & (inst69(7))) ) ) ) # ( inst67(7) & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\) # (inst68(7)) ) ) ) # ( !inst67(7) & ( !\RR1[1]~input_o\ & ( (inst68(7) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(7),
	datab => ALT_INV_inst69(7),
	datac => ALT_INV_inst70(7),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst67(7),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X78_Y60_N28
\inst63[7]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[7]~feeder_combout\ = ( \D[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[7]~input_o\,
	combout => \inst63[7]~feeder_combout\);

-- Location: FF_X78_Y60_N29
\inst63[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[7]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(7));

-- Location: FF_X73_Y62_N29
\inst66[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(7));

-- Location: FF_X73_Y62_N5
\inst65[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(7));

-- Location: FF_X76_Y62_N15
\inst614[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(7));

-- Location: MLABCELL_X73_Y62_N4
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\ = ( inst65(7) & ( inst614(7) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst63(7)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\) # (inst66(7))))) ) ) ) # ( !inst65(7) & ( inst614(7) 
-- & ( (!\RR1[1]~input_o\ & (inst63(7) & ((!\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\) # (inst66(7))))) ) ) ) # ( inst65(7) & ( !inst614(7) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst63(7)))) # (\RR1[1]~input_o\ & 
-- (((inst66(7) & \RR1[0]~input_o\)))) ) ) ) # ( !inst65(7) & ( !inst614(7) & ( (!\RR1[1]~input_o\ & (inst63(7) & ((!\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((inst66(7) & \RR1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst63(7),
	datac => ALT_INV_inst66(7),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => ALT_INV_inst65(7),
	dataf => ALT_INV_inst614(7),
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\);

-- Location: FF_X74_Y63_N37
\inst61[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(7));

-- Location: FF_X73_Y63_N19
\inst62[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(7));

-- Location: FF_X74_Y63_N35
\inst59[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(7));

-- Location: MLABCELL_X73_Y63_N16
\inst60[7]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[7]~feeder_combout\ = ( \D[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[7]~input_o\,
	combout => \inst60[7]~feeder_combout\);

-- Location: FF_X73_Y63_N17
\inst60[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[7]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(7));

-- Location: LABCELL_X74_Y63_N34
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\ = ( inst59(7) & ( inst60(7) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst62(7)))) # (\RR1[0]~input_o\ & (inst61(7)))) ) ) ) # ( !inst59(7) & ( inst60(7) & ( (!\RR1[1]~input_o\ & 
-- (((!\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(7)))) # (\RR1[0]~input_o\ & (inst61(7))))) ) ) ) # ( inst59(7) & ( !inst60(7) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & 
-- ((inst62(7)))) # (\RR1[0]~input_o\ & (inst61(7))))) ) ) ) # ( !inst59(7) & ( !inst60(7) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst62(7)))) # (\RR1[0]~input_o\ & (inst61(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst61(7),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst62(7),
	datae => ALT_INV_inst59(7),
	dataf => ALT_INV_inst60(7),
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\);

-- Location: FF_X76_Y68_N33
\inst58[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(7));

-- Location: FF_X80_Y63_N29
\inst56[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(7));

-- Location: FF_X76_Y68_N29
\inst57[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[7]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(7));

-- Location: MLABCELL_X80_Y63_N30
\inst55[7]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[7]~feeder_combout\ = ( \D[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[7]~input_o\,
	combout => \inst55[7]~feeder_combout\);

-- Location: FF_X80_Y63_N31
\inst55[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[7]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(7));

-- Location: LABCELL_X76_Y68_N28
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\ = ( inst57(7) & ( inst55(7) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst56(7)))) # (\RR1[0]~input_o\ & (inst58(7)))) ) ) ) # ( !inst57(7) & ( inst55(7) & ( (!\RR1[1]~input_o\ & 
-- (!\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst56(7)))) # (\RR1[0]~input_o\ & (inst58(7))))) ) ) ) # ( inst57(7) & ( !inst55(7) & ( (!\RR1[1]~input_o\ & (\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst56(7)))) 
-- # (\RR1[0]~input_o\ & (inst58(7))))) ) ) ) # ( !inst57(7) & ( !inst55(7) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst56(7)))) # (\RR1[0]~input_o\ & (inst58(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst58(7),
	datad => ALT_INV_inst56(7),
	datae => ALT_INV_inst57(7),
	dataf => ALT_INV_inst55(7),
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X76_Y68_N18
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\ = ( \RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\))) # 
-- (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\) ) ) ) # ( \RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR1[4]~input_o\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\ & ( (\RR1[2]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~3_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~1_combout\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~2_combout\,
	datae => \ALT_INV_RR1[4]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X76_Y68_N6
\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~10_combout\ = ( \RR1[3]~input_o\ & ( (!\GR[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\))) # (\GR[0]~input_o\ & (\GR[7]~input_o\)) ) ) # ( !\RR1[3]~input_o\ & ( 
-- (!\GR[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\))) # (\GR[0]~input_o\ & (\GR[7]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[7]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~9_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_RR1[3]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X81_Y96_N94
\GR[6]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(6),
	o => \GR[6]~input_o\);

-- Location: IOIBUF_X119_Y75_N63
\D[6]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(6),
	o => \D[6]~input_o\);

-- Location: FF_X77_Y62_N33
\inst614[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(6));

-- Location: LABCELL_X76_Y62_N6
\inst63[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst63[6]~feeder_combout\);

-- Location: FF_X76_Y62_N7
\inst63[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(6));

-- Location: FF_X73_Y64_N17
\inst65[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(6));

-- Location: FF_X73_Y64_N21
\inst66[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(6));

-- Location: MLABCELL_X73_Y64_N16
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\ = ( inst65(6) & ( inst66(6) & ( ((!\RR1[1]~input_o\ & ((inst63(6)))) # (\RR1[1]~input_o\ & (inst614(6)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst65(6) & ( inst66(6) & ( (!\RR1[0]~input_o\ & 
-- ((!\RR1[1]~input_o\ & ((inst63(6)))) # (\RR1[1]~input_o\ & (inst614(6))))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\)))) ) ) ) # ( inst65(6) & ( !inst66(6) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(6)))) # (\RR1[1]~input_o\ & (inst614(6))))) 
-- # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)))) ) ) ) # ( !inst65(6) & ( !inst66(6) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst63(6)))) # (\RR1[1]~input_o\ & (inst614(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(6),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst63(6),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst65(6),
	dataf => ALT_INV_inst66(6),
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\);

-- Location: FF_X83_Y61_N9
\inst69[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(6));

-- Location: FF_X80_Y61_N31
\inst68[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(6));

-- Location: FF_X83_Y61_N25
\inst67[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(6));

-- Location: FF_X81_Y63_N13
\inst70[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(6));

-- Location: MLABCELL_X83_Y61_N24
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\ = ( inst67(6) & ( inst70(6) & ( (!\RR1[1]~input_o\ & (((inst68(6))) # (\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\) # ((inst69(6))))) ) ) ) # ( !inst67(6) & ( inst70(6) & 
-- ( (!\RR1[1]~input_o\ & (!\RR1[0]~input_o\ & ((inst68(6))))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\) # ((inst69(6))))) ) ) ) # ( inst67(6) & ( !inst70(6) & ( (!\RR1[1]~input_o\ & (((inst68(6))) # (\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & 
-- (\RR1[0]~input_o\ & (inst69(6)))) ) ) ) # ( !inst67(6) & ( !inst70(6) & ( (!\RR1[1]~input_o\ & (!\RR1[0]~input_o\ & ((inst68(6))))) # (\RR1[1]~input_o\ & (\RR1[0]~input_o\ & (inst69(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst69(6),
	datad => ALT_INV_inst68(6),
	datae => ALT_INV_inst67(6),
	dataf => ALT_INV_inst70(6),
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X78_Y64_N34
\inst60[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst60[6]~feeder_combout\);

-- Location: FF_X78_Y64_N35
\inst60[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(6));

-- Location: FF_X78_Y64_N33
\inst62[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(6));

-- Location: FF_X77_Y64_N37
\inst61[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(6));

-- Location: FF_X77_Y64_N13
\inst59[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(6));

-- Location: MLABCELL_X77_Y64_N12
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\ = ( inst59(6) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst61(6)) ) ) ) # ( !inst59(6) & ( \RR1[0]~input_o\ & ( (\RR1[1]~input_o\ & inst61(6)) ) ) ) # ( inst59(6) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst60(6))) # (\RR1[1]~input_o\ & ((inst62(6)))) ) ) ) # ( !inst59(6) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst60(6))) # (\RR1[1]~input_o\ & ((inst62(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(6),
	datab => ALT_INV_inst62(6),
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst61(6),
	datae => ALT_INV_inst59(6),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X80_Y63_N32
\inst55[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst55[6]~feeder_combout\);

-- Location: FF_X80_Y63_N33
\inst55[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(6));

-- Location: FF_X78_Y60_N21
\inst56[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(6));

-- Location: FF_X77_Y68_N17
\inst58[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(6));

-- Location: FF_X77_Y68_N33
\inst57[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(6));

-- Location: MLABCELL_X77_Y68_N32
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ = ( inst57(6) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst58(6)) ) ) ) # ( !inst57(6) & ( \RR1[0]~input_o\ & ( (\RR1[1]~input_o\ & inst58(6)) ) ) ) # ( inst57(6) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst55(6))) # (\RR1[1]~input_o\ & ((inst56(6)))) ) ) ) # ( !inst57(6) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst55(6))) # (\RR1[1]~input_o\ & ((inst56(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(6),
	datab => ALT_INV_inst56(6),
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst58(6),
	datae => ALT_INV_inst57(6),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X77_Y68_N22
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\)) # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & 
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\ & (\RR1[4]~input_o\))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\)) # 
-- (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~1_combout\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~3_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~2_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\);

-- Location: FF_X88_Y71_N1
\inst53[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(6));

-- Location: LABCELL_X88_Y75_N2
\inst50[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst50[6]~feeder_combout\);

-- Location: FF_X88_Y75_N3
\inst50[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(6));

-- Location: FF_X88_Y71_N17
\inst4115[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(6));

-- Location: LABCELL_X88_Y75_N36
\inst416[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst416[6]~feeder_combout\);

-- Location: FF_X88_Y75_N37
\inst416[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(6));

-- Location: LABCELL_X88_Y71_N16
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\ = ( inst4115(6) & ( inst416(6) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst50(6)))) # (\RR1[2]~input_o\ & (inst53(6)))) ) ) ) # ( !inst4115(6) & ( inst416(6) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst50(6))))) # (\RR1[2]~input_o\ & (inst53(6) & (\RR1[4]~input_o\))) ) ) ) # ( inst4115(6) & ( !inst416(6) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst50(6))))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst53(6)))) ) ) ) # ( !inst4115(6) & ( !inst416(6) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(6)))) # (\RR1[2]~input_o\ & (inst53(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(6),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst50(6),
	datae => ALT_INV_inst4115(6),
	dataf => ALT_INV_inst416(6),
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X83_Y72_N0
\inst111[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst111[6]~feeder_combout\);

-- Location: FF_X83_Y72_N1
\inst111[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(6));

-- Location: FF_X83_Y71_N25
\inst52[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(6));

-- Location: FF_X83_Y71_N1
\inst419[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(6));

-- Location: MLABCELL_X83_Y72_N6
\inst47[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst47[6]~feeder_combout\);

-- Location: FF_X83_Y72_N7
\inst47[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(6));

-- Location: MLABCELL_X83_Y71_N0
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\ = ( inst419(6) & ( inst47(6) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst111(6)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst52(6))))) ) ) ) # ( !inst419(6) & ( inst47(6) 
-- & ( (!\RR1[4]~input_o\ & (inst111(6) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst52(6))))) ) ) ) # ( inst419(6) & ( !inst47(6) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst111(6)))) # (\RR1[4]~input_o\ & 
-- (((inst52(6) & \RR1[2]~input_o\)))) ) ) ) # ( !inst419(6) & ( !inst47(6) & ( (!\RR1[4]~input_o\ & (inst111(6) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((inst52(6) & \RR1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst111(6),
	datac => ALT_INV_inst52(6),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst419(6),
	dataf => ALT_INV_inst47(6),
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\);

-- Location: FF_X86_Y72_N13
\inst51[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(6));

-- Location: LABCELL_X86_Y73_N14
\inst49[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst49[6]~feeder_combout\);

-- Location: FF_X86_Y73_N15
\inst49[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(6));

-- Location: FF_X86_Y72_N9
\inst418[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(6));

-- Location: LABCELL_X86_Y73_N8
\inst417[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst417[6]~feeder_combout\);

-- Location: FF_X86_Y73_N9
\inst417[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(6));

-- Location: LABCELL_X86_Y72_N8
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\ = ( inst418(6) & ( inst417(6) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst49(6)))) # (\RR1[2]~input_o\ & (inst51(6)))) ) ) ) # ( !inst418(6) & ( inst417(6) & ( (!\RR1[4]~input_o\ 
-- & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(6)))) # (\RR1[2]~input_o\ & (inst51(6))))) ) ) ) # ( inst418(6) & ( !inst417(6) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & 
-- ((inst49(6)))) # (\RR1[2]~input_o\ & (inst51(6))))) ) ) ) # ( !inst418(6) & ( !inst417(6) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(6)))) # (\RR1[2]~input_o\ & (inst51(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(6),
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst49(6),
	datae => ALT_INV_inst418(6),
	dataf => ALT_INV_inst417(6),
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\);

-- Location: FF_X78_Y71_N13
\inst54[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(6));

-- Location: LABCELL_X78_Y72_N30
\inst48[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst48[6]~feeder_combout\);

-- Location: FF_X78_Y72_N31
\inst48[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(6));

-- Location: LABCELL_X78_Y72_N24
\inst415[6]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[6]~feeder_combout\ = ( \D[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[6]~input_o\,
	combout => \inst415[6]~feeder_combout\);

-- Location: FF_X78_Y72_N25
\inst415[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[6]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(6));

-- Location: FF_X78_Y71_N9
\inst46[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[6]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(6));

-- Location: LABCELL_X78_Y71_N8
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\ = ( inst46(6) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst54(6)) ) ) ) # ( !inst46(6) & ( \RR1[2]~input_o\ & ( (inst54(6) & \RR1[4]~input_o\) ) ) ) # ( inst46(6) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst415(6)))) # (\RR1[4]~input_o\ & (inst48(6))) ) ) ) # ( !inst46(6) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst415(6)))) # (\RR1[4]~input_o\ & (inst48(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst54(6),
	datab => ALT_INV_inst48(6),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst415(6),
	datae => ALT_INV_inst46(6),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X78_Y68_N34
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\ = ( \RR1[0]~input_o\ & ( \RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\ ) ) ) # ( !\RR1[0]~input_o\ & ( \RR1[1]~input_o\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\ ) ) ) # ( \RR1[0]~input_o\ & ( !\RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\ ) ) ) # ( !\RR1[0]~input_o\ & ( !\RR1[1]~input_o\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~8_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~5_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~7_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_RR1[0]~input_o\,
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X77_Y68_N4
\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\)))) 
-- # (\GR[0]~input_o\ & (\GR[6]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR1[3]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & 
-- (\GR[6]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[6]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~4_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X88_Y96_N1
\D[5]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(5),
	o => \D[5]~input_o\);

-- Location: MLABCELL_X83_Y62_N6
\inst62[5]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[5]~feeder_combout\ = \D[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[5]~input_o\,
	combout => \inst62[5]~feeder_combout\);

-- Location: FF_X83_Y62_N7
\inst62[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[5]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(5));

-- Location: MLABCELL_X83_Y62_N4
\inst60[5]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[5]~feeder_combout\ = \D[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[5]~input_o\,
	combout => \inst60[5]~feeder_combout\);

-- Location: FF_X83_Y62_N5
\inst60[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[5]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(5));

-- Location: FF_X83_Y60_N25
\inst59[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(5));

-- Location: FF_X83_Y60_N29
\inst61[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(5));

-- Location: MLABCELL_X83_Y60_N24
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\ = ( inst59(5) & ( inst61(5) & ( ((!\RR1[1]~input_o\ & ((inst60(5)))) # (\RR1[1]~input_o\ & (inst62(5)))) # (\RR1[0]~input_o\) ) ) ) # ( !inst59(5) & ( inst61(5) & ( (!\RR1[0]~input_o\ & 
-- ((!\RR1[1]~input_o\ & ((inst60(5)))) # (\RR1[1]~input_o\ & (inst62(5))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\)) ) ) ) # ( inst59(5) & ( !inst61(5) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst60(5)))) # (\RR1[1]~input_o\ & (inst62(5))))) # 
-- (\RR1[0]~input_o\ & (!\RR1[1]~input_o\)) ) ) ) # ( !inst59(5) & ( !inst61(5) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & ((inst60(5)))) # (\RR1[1]~input_o\ & (inst62(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst62(5),
	datad => ALT_INV_inst60(5),
	datae => ALT_INV_inst59(5),
	dataf => ALT_INV_inst61(5),
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\);

-- Location: FF_X81_Y60_N9
\inst69[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(5));

-- Location: FF_X80_Y61_N27
\inst67[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(5));

-- Location: LABCELL_X81_Y63_N18
\inst70[5]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst70[5]~feeder_combout\ = ( \D[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[5]~input_o\,
	combout => \inst70[5]~feeder_combout\);

-- Location: FF_X81_Y63_N19
\inst70[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	d => \inst70[5]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(5));

-- Location: FF_X81_Y63_N17
\inst68[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(5));

-- Location: LABCELL_X81_Y60_N12
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\ = ( \RR1[0]~input_o\ & ( inst68(5) & ( (!\RR1[1]~input_o\ & ((inst67(5)))) # (\RR1[1]~input_o\ & (inst69(5))) ) ) ) # ( !\RR1[0]~input_o\ & ( inst68(5) & ( (!\RR1[1]~input_o\) # (inst70(5)) 
-- ) ) ) # ( \RR1[0]~input_o\ & ( !inst68(5) & ( (!\RR1[1]~input_o\ & ((inst67(5)))) # (\RR1[1]~input_o\ & (inst69(5))) ) ) ) # ( !\RR1[0]~input_o\ & ( !inst68(5) & ( (\RR1[1]~input_o\ & inst70(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(5),
	datab => ALT_INV_inst67(5),
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst70(5),
	datae => \ALT_INV_RR1[0]~input_o\,
	dataf => ALT_INV_inst68(5),
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X74_Y62_N36
\inst63[5]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[5]~feeder_combout\ = \D[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[5]~input_o\,
	combout => \inst63[5]~feeder_combout\);

-- Location: FF_X74_Y62_N37
\inst63[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[5]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(5));

-- Location: FF_X78_Y62_N9
\inst66[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(5));

-- Location: FF_X78_Y62_N5
\inst65[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(5));

-- Location: LABCELL_X74_Y62_N38
\inst614[5]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[5]~feeder_combout\ = \D[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[5]~input_o\,
	combout => \inst614[5]~feeder_combout\);

-- Location: FF_X74_Y62_N39
\inst614[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[5]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(5));

-- Location: LABCELL_X78_Y62_N4
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ = ( inst65(5) & ( inst614(5) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst63(5)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\) # (inst66(5))))) ) ) ) # ( !inst65(5) & ( inst614(5) 
-- & ( (!\RR1[1]~input_o\ & (inst63(5) & (!\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\) # (inst66(5))))) ) ) ) # ( inst65(5) & ( !inst614(5) & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (inst63(5)))) # (\RR1[1]~input_o\ & 
-- (((\RR1[0]~input_o\ & inst66(5))))) ) ) ) # ( !inst65(5) & ( !inst614(5) & ( (!\RR1[1]~input_o\ & (inst63(5) & (!\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\ & inst66(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => ALT_INV_inst63(5),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst66(5),
	datae => ALT_INV_inst65(5),
	dataf => ALT_INV_inst614(5),
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X77_Y60_N16
\inst56[5]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[5]~feeder_combout\ = \D[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[5]~input_o\,
	combout => \inst56[5]~feeder_combout\);

-- Location: FF_X77_Y60_N17
\inst56[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[5]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(5));

-- Location: MLABCELL_X77_Y60_N18
\inst55[5]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[5]~feeder_combout\ = \D[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_D[5]~input_o\,
	combout => \inst55[5]~feeder_combout\);

-- Location: FF_X77_Y60_N19
\inst55[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[5]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(5));

-- Location: FF_X84_Y60_N29
\inst58[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(5));

-- Location: FF_X84_Y60_N25
\inst57[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(5));

-- Location: LABCELL_X84_Y60_N24
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ = ( inst57(5) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst58(5)) ) ) ) # ( !inst57(5) & ( \RR1[0]~input_o\ & ( (\RR1[1]~input_o\ & inst58(5)) ) ) ) # ( inst57(5) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & ((inst55(5)))) # (\RR1[1]~input_o\ & (inst56(5))) ) ) ) # ( !inst57(5) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & ((inst55(5)))) # (\RR1[1]~input_o\ & (inst56(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(5),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst55(5),
	datad => ALT_INV_inst58(5),
	datae => ALT_INV_inst57(5),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X84_Y60_N34
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ & ( (!\RR1[2]~input_o\) # ((!\RR1[4]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\)) # (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ & ( (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\))) # (\RR1[4]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\ & \RR1[2]~input_o\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ & ( 
-- (!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\ & ((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ & ( (\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\)) # 
-- (\RR1[4]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_RR1[4]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~3_combout\,
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~1_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\);

-- Location: FF_X86_Y62_N7
\inst48[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(5));

-- Location: FF_X85_Y62_N5
\inst54[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(5));

-- Location: FF_X85_Y62_N21
\inst46[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(5));

-- Location: FF_X86_Y62_N1
\inst415[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(5));

-- Location: MLABCELL_X85_Y62_N20
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\ = ( inst46(5) & ( inst415(5) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst48(5))) # (\RR1[2]~input_o\ & ((inst54(5))))) ) ) ) # ( !inst46(5) & ( inst415(5) & ( (!\RR1[4]~input_o\ & 
-- (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst48(5))) # (\RR1[2]~input_o\ & ((inst54(5)))))) ) ) ) # ( inst46(5) & ( !inst415(5) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & 
-- (inst48(5))) # (\RR1[2]~input_o\ & ((inst54(5)))))) ) ) ) # ( !inst46(5) & ( !inst415(5) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst48(5))) # (\RR1[2]~input_o\ & ((inst54(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst48(5),
	datac => ALT_INV_inst54(5),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst46(5),
	dataf => ALT_INV_inst415(5),
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\);

-- Location: FF_X86_Y72_N1
\inst51[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(5));

-- Location: FF_X86_Y73_N17
\inst417[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(5));

-- Location: FF_X86_Y73_N23
\inst49[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(5));

-- Location: FF_X86_Y72_N17
\inst418[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(5));

-- Location: LABCELL_X86_Y72_N16
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\ = ( inst418(5) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((inst49(5)))) # (\RR1[2]~input_o\ & (inst51(5))) ) ) ) # ( !inst418(5) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((inst49(5)))) # (\RR1[2]~input_o\ & (inst51(5))) ) ) ) # ( inst418(5) & ( !\RR1[4]~input_o\ & ( (\RR1[2]~input_o\) # (inst417(5)) ) ) ) # ( !inst418(5) & ( !\RR1[4]~input_o\ & ( (inst417(5) & !\RR1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst51(5),
	datab => ALT_INV_inst417(5),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst49(5),
	datae => ALT_INV_inst418(5),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\);

-- Location: FF_X83_Y71_N13
\inst52[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(5));

-- Location: MLABCELL_X83_Y72_N14
\inst47[5]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[5]~feeder_combout\ = ( \D[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[5]~input_o\,
	combout => \inst47[5]~feeder_combout\);

-- Location: FF_X83_Y72_N15
\inst47[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[5]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(5));

-- Location: MLABCELL_X83_Y72_N8
\inst111[5]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[5]~feeder_combout\ = ( \D[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[5]~input_o\,
	combout => \inst111[5]~feeder_combout\);

-- Location: FF_X83_Y72_N9
\inst111[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[5]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(5));

-- Location: FF_X83_Y71_N29
\inst419[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(5));

-- Location: MLABCELL_X83_Y71_N28
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\ = ( inst419(5) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((inst47(5)))) # (\RR1[2]~input_o\ & (inst52(5))) ) ) ) # ( !inst419(5) & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((inst47(5)))) # (\RR1[2]~input_o\ & (inst52(5))) ) ) ) # ( inst419(5) & ( !\RR1[4]~input_o\ & ( (inst111(5)) # (\RR1[2]~input_o\) ) ) ) # ( !inst419(5) & ( !\RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & inst111(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst52(5),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst47(5),
	datad => ALT_INV_inst111(5),
	datae => ALT_INV_inst419(5),
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\);

-- Location: FF_X88_Y71_N9
\inst53[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(5));

-- Location: FF_X88_Y75_N11
\inst50[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(5));

-- Location: FF_X88_Y71_N25
\inst4115[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(5));

-- Location: FF_X88_Y75_N25
\inst416[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[5]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(5));

-- Location: LABCELL_X88_Y71_N24
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ = ( inst4115(5) & ( inst416(5) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst50(5)))) # (\RR1[2]~input_o\ & (inst53(5)))) ) ) ) # ( !inst4115(5) & ( inst416(5) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst50(5))))) # (\RR1[2]~input_o\ & (inst53(5) & (\RR1[4]~input_o\))) ) ) ) # ( inst4115(5) & ( !inst416(5) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst50(5))))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst53(5)))) ) ) ) # ( !inst4115(5) & ( !inst416(5) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst50(5)))) # (\RR1[2]~input_o\ & (inst53(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst53(5),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst50(5),
	datae => ALT_INV_inst4115(5),
	dataf => ALT_INV_inst416(5),
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X83_Y69_N14
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\))) # (\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ & ( (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\ & ((\RR1[1]~input_o\)))) # 
-- (\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\))) # (\RR1[0]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\ & !\RR1[1]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ & ( 
-- (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\ & ((\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\ & !\RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~5_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~8_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\);

-- Location: IOIBUF_X102_Y96_N32
\GR[5]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(5),
	o => \GR[5]~input_o\);

-- Location: LABCELL_X84_Y60_N16
\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~10_combout\ = ( \RR1[3]~input_o\ & ( \GR[5]~input_o\ & ( (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\) # (\GR[0]~input_o\) ) ) ) # ( !\RR1[3]~input_o\ & ( \GR[5]~input_o\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\) # (\GR[0]~input_o\) ) ) ) # ( \RR1[3]~input_o\ & ( !\GR[5]~input_o\ & ( (!\GR[0]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\) ) ) ) # ( !\RR1[3]~input_o\ 
-- & ( !\GR[5]~input_o\ & ( (!\GR[0]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001000100010001001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~4_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~9_combout\,
	datae => \ALT_INV_RR1[3]~input_o\,
	dataf => \ALT_INV_GR[5]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X100_Y96_N94
\GR[4]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(4),
	o => \GR[4]~input_o\);

-- Location: IOIBUF_X119_Y75_N32
\D[4]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(4),
	o => \D[4]~input_o\);

-- Location: FF_X76_Y62_N19
\inst614[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(4));

-- Location: FF_X77_Y61_N9
\inst66[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(4));

-- Location: FF_X77_Y61_N25
\inst65[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(4));

-- Location: FF_X76_Y62_N37
\inst63[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(4));

-- Location: MLABCELL_X77_Y61_N24
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\ = ( inst65(4) & ( inst63(4) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & (inst614(4))) # (\RR1[0]~input_o\ & ((inst66(4))))) ) ) ) # ( !inst65(4) & ( inst63(4) & ( (!\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst614(4)))) # (\RR1[0]~input_o\ & (((inst66(4) & \RR1[1]~input_o\)))) ) ) ) # ( inst65(4) & ( !inst63(4) & ( (!\RR1[0]~input_o\ & (inst614(4) & ((\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\) # (inst66(4))))) 
-- ) ) ) # ( !inst65(4) & ( !inst63(4) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst614(4))) # (\RR1[0]~input_o\ & ((inst66(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => ALT_INV_inst614(4),
	datac => ALT_INV_inst66(4),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst65(4),
	dataf => ALT_INV_inst63(4),
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\);

-- Location: FF_X80_Y63_N17
\inst55[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(4));

-- Location: LABCELL_X78_Y60_N0
\inst56[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst56[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst56[4]~feeder_combout\);

-- Location: FF_X78_Y60_N1
\inst56[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	d => \inst56[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(4));

-- Location: FF_X85_Y68_N29
\inst57[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(4));

-- Location: FF_X85_Y68_N33
\inst58[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(4));

-- Location: MLABCELL_X85_Y68_N28
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\ = ( inst57(4) & ( inst58(4) & ( ((!\RR1[1]~input_o\ & (inst55(4))) # (\RR1[1]~input_o\ & ((inst56(4))))) # (\RR1[0]~input_o\) ) ) ) # ( !inst57(4) & ( inst58(4) & ( (!\RR1[0]~input_o\ & 
-- ((!\RR1[1]~input_o\ & (inst55(4))) # (\RR1[1]~input_o\ & ((inst56(4)))))) # (\RR1[0]~input_o\ & (\RR1[1]~input_o\)) ) ) ) # ( inst57(4) & ( !inst58(4) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst55(4))) # (\RR1[1]~input_o\ & ((inst56(4)))))) # 
-- (\RR1[0]~input_o\ & (!\RR1[1]~input_o\)) ) ) ) # ( !inst57(4) & ( !inst58(4) & ( (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (inst55(4))) # (\RR1[1]~input_o\ & ((inst56(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => ALT_INV_inst55(4),
	datad => ALT_INV_inst56(4),
	datae => ALT_INV_inst57(4),
	dataf => ALT_INV_inst58(4),
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y64_N23
\inst69[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(4));

-- Location: MLABCELL_X80_Y61_N10
\inst68[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst68[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst68[4]~feeder_combout\);

-- Location: FF_X80_Y61_N11
\inst68[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	d => \inst68[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(4));

-- Location: FF_X80_Y61_N17
\inst67[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(4));

-- Location: FF_X80_Y64_N21
\inst70[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(4));

-- Location: MLABCELL_X80_Y61_N16
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\ = ( inst67(4) & ( inst70(4) & ( (!\RR1[1]~input_o\ & (((inst68(4)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst69(4)))) ) ) ) # ( !inst67(4) & ( inst70(4) & 
-- ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst68(4))))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst69(4)))) ) ) ) # ( inst67(4) & ( !inst70(4) & ( (!\RR1[1]~input_o\ & (((inst68(4)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (inst69(4) & 
-- (\RR1[0]~input_o\))) ) ) ) # ( !inst67(4) & ( !inst70(4) & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst68(4))))) # (\RR1[1]~input_o\ & (inst69(4) & (\RR1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(4),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst68(4),
	datae => ALT_INV_inst67(4),
	dataf => ALT_INV_inst70(4),
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\);

-- Location: FF_X78_Y61_N9
\inst61[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(4));

-- Location: MLABCELL_X83_Y62_N30
\inst60[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst60[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst60[4]~feeder_combout\);

-- Location: FF_X83_Y62_N31
\inst60[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	d => \inst60[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(4));

-- Location: FF_X83_Y62_N29
\inst62[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(4));

-- Location: FF_X78_Y61_N25
\inst59[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(4));

-- Location: LABCELL_X78_Y61_N24
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\ = ( inst59(4) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & ((inst62(4)))) # (\RR1[0]~input_o\ & (inst61(4))) ) ) ) # ( !inst59(4) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & 
-- ((inst62(4)))) # (\RR1[0]~input_o\ & (inst61(4))) ) ) ) # ( inst59(4) & ( !\RR1[1]~input_o\ & ( (\RR1[0]~input_o\) # (inst60(4)) ) ) ) # ( !inst59(4) & ( !\RR1[1]~input_o\ & ( (inst60(4) & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst61(4),
	datab => ALT_INV_inst60(4),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst62(4),
	datae => ALT_INV_inst59(4),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X78_Y61_N12
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\ = ( \RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\ & ( (!\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\)) # 
-- (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\))) ) ) ) # ( !\RR1[4]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\) # (\RR1[2]~input_o\) ) ) ) # ( \RR1[4]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\ & ( (!\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\)) # (\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\))) ) ) ) # ( !\RR1[4]~input_o\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\ & ( (!\RR1[2]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~1_combout\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~3_combout\,
	datae => \ALT_INV_RR1[4]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~2_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X83_Y72_N22
\inst47[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst47[4]~feeder_combout\);

-- Location: FF_X83_Y72_N23
\inst47[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(4));

-- Location: MLABCELL_X83_Y72_N16
\inst111[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst111[4]~feeder_combout\);

-- Location: FF_X83_Y72_N17
\inst111[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(4));

-- Location: FF_X83_Y71_N17
\inst419[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(4));

-- Location: FF_X83_Y71_N21
\inst52[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(4));

-- Location: MLABCELL_X83_Y71_N16
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\ = ( inst419(4) & ( inst52(4) & ( ((!\RR1[4]~input_o\ & ((inst111(4)))) # (\RR1[4]~input_o\ & (inst47(4)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst419(4) & ( inst52(4) & ( (!\RR1[4]~input_o\ & 
-- (((inst111(4) & !\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst47(4)))) ) ) ) # ( inst419(4) & ( !inst52(4) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\) # (inst111(4))))) # (\RR1[4]~input_o\ & (inst47(4) & 
-- ((!\RR1[2]~input_o\)))) ) ) ) # ( !inst419(4) & ( !inst52(4) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst111(4)))) # (\RR1[4]~input_o\ & (inst47(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst47(4),
	datac => ALT_INV_inst111(4),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst419(4),
	dataf => ALT_INV_inst52(4),
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X86_Y62_N8
\inst415[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst415[4]~feeder_combout\);

-- Location: FF_X86_Y62_N9
\inst415[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(4));

-- Location: FF_X85_Y62_N33
\inst54[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(4));

-- Location: FF_X85_Y62_N9
\inst46[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(4));

-- Location: LABCELL_X86_Y62_N34
\inst48[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst48[4]~feeder_combout\);

-- Location: FF_X86_Y62_N35
\inst48[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(4));

-- Location: MLABCELL_X85_Y62_N8
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\ = ( inst46(4) & ( inst48(4) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst415(4)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst54(4))))) ) ) ) # ( !inst46(4) & ( inst48(4) & 
-- ( (!\RR1[4]~input_o\ & (inst415(4) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\) # (inst54(4))))) ) ) ) # ( inst46(4) & ( !inst48(4) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst415(4)))) # (\RR1[4]~input_o\ & (((inst54(4) 
-- & \RR1[2]~input_o\)))) ) ) ) # ( !inst46(4) & ( !inst48(4) & ( (!\RR1[4]~input_o\ & (inst415(4) & ((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (((inst54(4) & \RR1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst415(4),
	datac => ALT_INV_inst54(4),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst46(4),
	dataf => ALT_INV_inst48(4),
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X85_Y75_N24
\inst50[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst50[4]~feeder_combout\);

-- Location: FF_X85_Y75_N25
\inst50[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(4));

-- Location: FF_X85_Y71_N25
\inst53[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(4));

-- Location: FF_X85_Y71_N21
\inst4115[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(4));

-- Location: MLABCELL_X85_Y75_N2
\inst416[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst416[4]~feeder_combout\);

-- Location: FF_X85_Y75_N3
\inst416[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(4));

-- Location: MLABCELL_X85_Y71_N20
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\ = ( inst4115(4) & ( inst416(4) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst50(4))) # (\RR1[2]~input_o\ & ((inst53(4))))) ) ) ) # ( !inst4115(4) & ( inst416(4) & ( 
-- (!\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst50(4)))) # (\RR1[2]~input_o\ & (((inst53(4) & \RR1[4]~input_o\)))) ) ) ) # ( inst4115(4) & ( !inst416(4) & ( (!\RR1[2]~input_o\ & (inst50(4) & ((\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\) # (inst53(4))))) ) ) ) # ( !inst4115(4) & ( !inst416(4) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst50(4))) # (\RR1[2]~input_o\ & ((inst53(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst50(4),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst53(4),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst4115(4),
	dataf => ALT_INV_inst416(4),
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\);

-- Location: FF_X86_Y72_N29
\inst51[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(4));

-- Location: LABCELL_X86_Y73_N30
\inst49[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst49[4]~feeder_combout\);

-- Location: FF_X86_Y73_N31
\inst49[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(4));

-- Location: FF_X86_Y72_N5
\inst418[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[4]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(4));

-- Location: LABCELL_X86_Y73_N24
\inst417[4]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[4]~feeder_combout\ = ( \D[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[4]~input_o\,
	combout => \inst417[4]~feeder_combout\);

-- Location: FF_X86_Y73_N25
\inst417[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[4]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(4));

-- Location: LABCELL_X86_Y72_N4
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ = ( inst418(4) & ( inst417(4) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst49(4)))) # (\RR1[2]~input_o\ & (inst51(4)))) ) ) ) # ( !inst418(4) & ( inst417(4) & ( (!\RR1[2]~input_o\ 
-- & (((!\RR1[4]~input_o\) # (inst49(4))))) # (\RR1[2]~input_o\ & (inst51(4) & (\RR1[4]~input_o\))) ) ) ) # ( inst418(4) & ( !inst417(4) & ( (!\RR1[2]~input_o\ & (((\RR1[4]~input_o\ & inst49(4))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # (inst51(4)))) 
-- ) ) ) # ( !inst418(4) & ( !inst417(4) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst49(4)))) # (\RR1[2]~input_o\ & (inst51(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst51(4),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst49(4),
	datae => ALT_INV_inst418(4),
	dataf => ALT_INV_inst417(4),
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X85_Y68_N38
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\ = ( \RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\)) # 
-- (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\))) ) ) ) # ( !\RR1[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ & ( (\RR1[0]~input_o\) # 
-- (\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\) ) ) ) # ( \RR1[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\)) # (\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\))) ) ) ) # ( !\RR1[1]~input_o\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ & ( (\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\ & !\RR1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~5_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~6_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~8_combout\,
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~7_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X85_Y68_N2
\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\)))) 
-- # (\GR[0]~input_o\ & (\GR[4]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR1[3]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & 
-- (\GR[4]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110110001101110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[4]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~4_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X119_Y57_N94
\GR[3]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(3),
	o => \GR[3]~input_o\);

-- Location: IOIBUF_X119_Y81_N32
\D[3]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(3),
	o => \D[3]~input_o\);

-- Location: FF_X85_Y65_N25
\inst49[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(3));

-- Location: FF_X85_Y65_N3
\inst417[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(3));

-- Location: FF_X87_Y64_N21
\inst418[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(3));

-- Location: FF_X87_Y64_N25
\inst51[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(3));

-- Location: MLABCELL_X87_Y64_N20
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\ = ( inst418(3) & ( inst51(3) & ( ((!\RR1[4]~input_o\ & ((inst417(3)))) # (\RR1[4]~input_o\ & (inst49(3)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst418(3) & ( inst51(3) & ( (!\RR1[2]~input_o\ & 
-- ((!\RR1[4]~input_o\ & ((inst417(3)))) # (\RR1[4]~input_o\ & (inst49(3))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst418(3) & ( !inst51(3) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst417(3)))) # (\RR1[4]~input_o\ & 
-- (inst49(3))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst418(3) & ( !inst51(3) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst417(3)))) # (\RR1[4]~input_o\ & (inst49(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(3),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst417(3),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(3),
	dataf => ALT_INV_inst51(3),
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\);

-- Location: FF_X83_Y72_N31
\inst47[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(3));

-- Location: FF_X83_Y71_N9
\inst52[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(3));

-- Location: FF_X83_Y71_N5
\inst419[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(3));

-- Location: FF_X83_Y72_N25
\inst111[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(3));

-- Location: MLABCELL_X83_Y71_N4
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\ = ( inst419(3) & ( inst111(3) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst47(3))) # (\RR1[2]~input_o\ & ((inst52(3))))) ) ) ) # ( !inst419(3) & ( inst111(3) & ( (!\RR1[4]~input_o\ 
-- & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst47(3))) # (\RR1[2]~input_o\ & ((inst52(3)))))) ) ) ) # ( inst419(3) & ( !inst111(3) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & 
-- (inst47(3))) # (\RR1[2]~input_o\ & ((inst52(3)))))) ) ) ) # ( !inst419(3) & ( !inst111(3) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst47(3))) # (\RR1[2]~input_o\ & ((inst52(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst47(3),
	datac => ALT_INV_inst52(3),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => ALT_INV_inst419(3),
	dataf => ALT_INV_inst111(3),
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X86_Y62_N20
\inst48[3]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[3]~feeder_combout\ = ( \D[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[3]~input_o\,
	combout => \inst48[3]~feeder_combout\);

-- Location: FF_X86_Y62_N21
\inst48[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[3]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(3));

-- Location: FF_X85_Y62_N1
\inst54[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(3));

-- Location: FF_X85_Y62_N17
\inst46[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(3));

-- Location: LABCELL_X86_Y62_N38
\inst415[3]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[3]~feeder_combout\ = ( \D[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[3]~input_o\,
	combout => \inst415[3]~feeder_combout\);

-- Location: FF_X86_Y62_N39
\inst415[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[3]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(3));

-- Location: MLABCELL_X85_Y62_N16
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\ = ( inst46(3) & ( inst415(3) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst48(3))) # (\RR1[2]~input_o\ & ((inst54(3))))) ) ) ) # ( !inst46(3) & ( inst415(3) & ( (!\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\)) # (inst48(3)))) # (\RR1[2]~input_o\ & (((inst54(3) & \RR1[4]~input_o\)))) ) ) ) # ( inst46(3) & ( !inst415(3) & ( (!\RR1[2]~input_o\ & (inst48(3) & ((\RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\) # (inst54(3))))) 
-- ) ) ) # ( !inst46(3) & ( !inst415(3) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst48(3))) # (\RR1[2]~input_o\ & ((inst54(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(3),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst54(3),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst46(3),
	dataf => ALT_INV_inst415(3),
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X88_Y75_N18
\inst50[3]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[3]~feeder_combout\ = ( \D[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[3]~input_o\,
	combout => \inst50[3]~feeder_combout\);

-- Location: FF_X88_Y75_N19
\inst50[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[3]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(3));

-- Location: LABCELL_X88_Y75_N32
\inst416[3]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[3]~feeder_combout\ = ( \D[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[3]~input_o\,
	combout => \inst416[3]~feeder_combout\);

-- Location: FF_X88_Y75_N33
\inst416[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[3]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(3));

-- Location: FF_X88_Y71_N37
\inst53[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(3));

-- Location: FF_X88_Y71_N13
\inst4115[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(3));

-- Location: LABCELL_X88_Y71_N12
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ = ( inst4115(3) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst53(3)) ) ) ) # ( !inst4115(3) & ( \RR1[2]~input_o\ & ( (\RR1[4]~input_o\ & inst53(3)) ) ) ) # ( inst4115(3) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst416(3)))) # (\RR1[4]~input_o\ & (inst50(3))) ) ) ) # ( !inst4115(3) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst416(3)))) # (\RR1[4]~input_o\ & (inst50(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst50(3),
	datab => ALT_INV_inst416(3),
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst53(3),
	datae => ALT_INV_inst4115(3),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X87_Y64_N28
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ & ( ((!\RR1[0]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\))) # (\RR1[1]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\))) 
-- # (\RR1[0]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\)))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\))) # (\RR1[0]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~7_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~5_combout\,
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~6_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~8_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\);

-- Location: FF_X80_Y64_N7
\inst69[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(3));

-- Location: FF_X81_Y64_N5
\inst68[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(3));

-- Location: FF_X81_Y64_N9
\inst67[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(3));

-- Location: FF_X80_Y64_N5
\inst70[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(3));

-- Location: LABCELL_X81_Y64_N8
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\ = ( inst67(3) & ( inst70(3) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst68(3))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst69(3)))) ) ) ) # ( !inst67(3) & ( inst70(3) & 
-- ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst68(3))))) # (\RR1[0]~input_o\ & (inst69(3) & ((\RR1[1]~input_o\)))) ) ) ) # ( inst67(3) & ( !inst70(3) & ( (!\RR1[0]~input_o\ & (((inst68(3) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst69(3)))) ) ) ) # ( !inst67(3) & ( !inst70(3) & ( (!\RR1[0]~input_o\ & (((inst68(3) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst69(3) & ((\RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst69(3),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst68(3),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst67(3),
	dataf => ALT_INV_inst70(3),
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\);

-- Location: FF_X78_Y65_N13
\inst66[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(3));

-- Location: MLABCELL_X77_Y62_N24
\inst63[3]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[3]~feeder_combout\ = ( \D[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[3]~input_o\,
	combout => \inst63[3]~feeder_combout\);

-- Location: FF_X77_Y62_N25
\inst63[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[3]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(3));

-- Location: FF_X78_Y65_N29
\inst65[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(3));

-- Location: MLABCELL_X77_Y62_N22
\inst614[3]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[3]~feeder_combout\ = ( \D[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[3]~input_o\,
	combout => \inst614[3]~feeder_combout\);

-- Location: FF_X77_Y62_N23
\inst614[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[3]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(3));

-- Location: LABCELL_X78_Y65_N28
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\ = ( inst65(3) & ( inst614(3) & ( (!\RR1[1]~input_o\ & (((inst63(3)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst66(3)))) ) ) ) # ( !inst65(3) & ( inst614(3) 
-- & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst63(3))))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst66(3)))) ) ) ) # ( inst65(3) & ( !inst614(3) & ( (!\RR1[1]~input_o\ & (((inst63(3)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (inst66(3) 
-- & (\RR1[0]~input_o\))) ) ) ) # ( !inst65(3) & ( !inst614(3) & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst63(3))))) # (\RR1[1]~input_o\ & (inst66(3) & (\RR1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst66(3),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst63(3),
	datae => ALT_INV_inst65(3),
	dataf => ALT_INV_inst614(3),
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\);

-- Location: FF_X80_Y60_N37
\inst58[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(3));

-- Location: LABCELL_X76_Y60_N34
\inst55[3]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[3]~feeder_combout\ = ( \D[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[3]~input_o\,
	combout => \inst55[3]~feeder_combout\);

-- Location: FF_X76_Y60_N35
\inst55[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[3]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(3));

-- Location: FF_X80_Y60_N33
\inst57[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(3));

-- Location: FF_X76_Y60_N33
\inst56[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(3));

-- Location: MLABCELL_X80_Y60_N32
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\ = ( inst57(3) & ( inst56(3) & ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst55(3))))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst58(3)))) ) ) ) # ( !inst57(3) & ( inst56(3) & 
-- ( (!\RR1[0]~input_o\ & (((\RR1[1]~input_o\) # (inst55(3))))) # (\RR1[0]~input_o\ & (inst58(3) & ((\RR1[1]~input_o\)))) ) ) ) # ( inst57(3) & ( !inst56(3) & ( (!\RR1[0]~input_o\ & (((inst55(3) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst58(3)))) ) ) ) # ( !inst57(3) & ( !inst56(3) & ( (!\RR1[0]~input_o\ & (((inst55(3) & !\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst58(3) & ((\RR1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[0]~input_o\,
	datab => ALT_INV_inst58(3),
	datac => ALT_INV_inst55(3),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst57(3),
	dataf => ALT_INV_inst56(3),
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X78_Y64_N18
\inst62[3]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[3]~feeder_combout\ = ( \D[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[3]~input_o\,
	combout => \inst62[3]~feeder_combout\);

-- Location: FF_X78_Y64_N19
\inst62[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[3]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(3));

-- Location: FF_X81_Y62_N21
\inst61[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(3));

-- Location: FF_X81_Y62_N17
\inst59[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(3));

-- Location: FF_X78_Y64_N17
\inst60[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[3]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(3));

-- Location: LABCELL_X81_Y62_N16
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ = ( inst59(3) & ( inst60(3) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & (inst62(3))) # (\RR1[0]~input_o\ & ((inst61(3))))) ) ) ) # ( !inst59(3) & ( inst60(3) & ( (!\RR1[1]~input_o\ & 
-- (!\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst62(3))) # (\RR1[0]~input_o\ & ((inst61(3)))))) ) ) ) # ( inst59(3) & ( !inst60(3) & ( (!\RR1[1]~input_o\ & (\RR1[0]~input_o\)) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst62(3))) # 
-- (\RR1[0]~input_o\ & ((inst61(3)))))) ) ) ) # ( !inst59(3) & ( !inst60(3) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & (inst62(3))) # (\RR1[0]~input_o\ & ((inst61(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst62(3),
	datad => ALT_INV_inst61(3),
	datae => ALT_INV_inst59(3),
	dataf => ALT_INV_inst60(3),
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y64_N14
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\ & ( 
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ & ( (!\RR1[2]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\ & \RR1[4]~input_o\)))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ & ( (!\RR1[2]~input_o\ & 
-- (((!\RR1[4]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\)))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\ & ((\RR1[4]~input_o\)))) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\))) 
-- # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~1_combout\,
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~2_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X81_Y64_N18
\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\) # (\RR1[3]~input_o\)))) 
-- # (\GR[0]~input_o\ & (\GR[3]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & 
-- (\GR[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110110001000100011011000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[3]~input_o\,
	datac => \ALT_INV_RR1[3]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~9_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~4_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X119_Y82_N1
\GR[2]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(2),
	o => \GR[2]~input_o\);

-- Location: IOIBUF_X119_Y73_N63
\D[2]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(2),
	o => \D[2]~input_o\);

-- Location: FF_X80_Y64_N31
\inst70[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(2));

-- Location: FF_X80_Y64_N33
\inst69[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(2));

-- Location: FF_X81_Y64_N11
\inst68[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(2));

-- Location: FF_X81_Y64_N7
\inst67[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(2));

-- Location: LABCELL_X81_Y64_N6
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\ = ( inst67(2) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst70(2))) # (\RR1[0]~input_o\ & ((inst69(2)))) ) ) ) # ( !inst67(2) & ( \RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & (inst70(2))) 
-- # (\RR1[0]~input_o\ & ((inst69(2)))) ) ) ) # ( inst67(2) & ( !\RR1[1]~input_o\ & ( (inst68(2)) # (\RR1[0]~input_o\) ) ) ) # ( !inst67(2) & ( !\RR1[1]~input_o\ & ( (!\RR1[0]~input_o\ & inst68(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst70(2),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst69(2),
	datad => ALT_INV_inst68(2),
	datae => ALT_INV_inst67(2),
	dataf => \ALT_INV_RR1[1]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X76_Y60_N16
\inst55[2]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[2]~feeder_combout\ = ( \D[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[2]~input_o\,
	combout => \inst55[2]~feeder_combout\);

-- Location: FF_X76_Y60_N17
\inst55[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[2]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(2));

-- Location: FF_X77_Y63_N17
\inst58[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(2));

-- Location: FF_X76_Y60_N19
\inst56[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(2));

-- Location: FF_X77_Y63_N33
\inst57[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(2));

-- Location: MLABCELL_X77_Y63_N32
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\ = ( inst57(2) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst58(2)) ) ) ) # ( !inst57(2) & ( \RR1[0]~input_o\ & ( (inst58(2) & \RR1[1]~input_o\) ) ) ) # ( inst57(2) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst55(2))) # (\RR1[1]~input_o\ & ((inst56(2)))) ) ) ) # ( !inst57(2) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst55(2))) # (\RR1[1]~input_o\ & ((inst56(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(2),
	datab => ALT_INV_inst58(2),
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst56(2),
	datae => ALT_INV_inst57(2),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y62_N9
\inst66[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(2));

-- Location: FF_X77_Y62_N15
\inst63[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(2));

-- Location: FF_X80_Y62_N5
\inst65[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(2));

-- Location: FF_X77_Y62_N3
\inst614[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(2));

-- Location: MLABCELL_X80_Y62_N4
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\ = ( inst65(2) & ( inst614(2) & ( (!\RR1[1]~input_o\ & (((inst63(2))) # (\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\) # ((inst66(2))))) ) ) ) # ( !inst65(2) & ( inst614(2) 
-- & ( (!\RR1[1]~input_o\ & (!\RR1[0]~input_o\ & ((inst63(2))))) # (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\) # ((inst66(2))))) ) ) ) # ( inst65(2) & ( !inst614(2) & ( (!\RR1[1]~input_o\ & (((inst63(2))) # (\RR1[0]~input_o\))) # (\RR1[1]~input_o\ & 
-- (\RR1[0]~input_o\ & (inst66(2)))) ) ) ) # ( !inst65(2) & ( !inst614(2) & ( (!\RR1[1]~input_o\ & (!\RR1[0]~input_o\ & ((inst63(2))))) # (\RR1[1]~input_o\ & (\RR1[0]~input_o\ & (inst66(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst66(2),
	datad => ALT_INV_inst63(2),
	datae => ALT_INV_inst65(2),
	dataf => ALT_INV_inst614(2),
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\);

-- Location: FF_X83_Y64_N1
\inst61[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(2));

-- Location: FF_X83_Y62_N13
\inst60[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(2));

-- Location: FF_X83_Y64_N37
\inst59[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(2));

-- Location: MLABCELL_X83_Y62_N14
\inst62[2]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[2]~feeder_combout\ = ( \D[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[2]~input_o\,
	combout => \inst62[2]~feeder_combout\);

-- Location: FF_X83_Y62_N15
\inst62[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[2]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(2));

-- Location: MLABCELL_X83_Y64_N36
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\ = ( inst59(2) & ( inst62(2) & ( (!\RR1[1]~input_o\ & (((inst60(2)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst61(2)))) ) ) ) # ( !inst59(2) & ( inst62(2) & 
-- ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst60(2))))) # (\RR1[1]~input_o\ & (((!\RR1[0]~input_o\)) # (inst61(2)))) ) ) ) # ( inst59(2) & ( !inst62(2) & ( (!\RR1[1]~input_o\ & (((inst60(2)) # (\RR1[0]~input_o\)))) # (\RR1[1]~input_o\ & (inst61(2) & 
-- (\RR1[0]~input_o\))) ) ) ) # ( !inst59(2) & ( !inst62(2) & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & inst60(2))))) # (\RR1[1]~input_o\ & (inst61(2) & (\RR1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst61(2),
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => ALT_INV_inst60(2),
	datae => ALT_INV_inst59(2),
	dataf => ALT_INV_inst62(2),
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X83_Y64_N6
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\ & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\))) # 
-- (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\)) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\ & ( \RR1[4]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\)) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\ & ( 
-- !\RR1[4]~input_o\ & ( (\RR1[2]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\ & ( !\RR1[4]~input_o\ & ( 
-- (\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\ & !\RR1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~3_combout\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~1_combout\,
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~2_combout\,
	dataf => \ALT_INV_RR1[4]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X78_Y72_N16
\inst48[2]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst48[2]~feeder_combout\ = ( \D[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[2]~input_o\,
	combout => \inst48[2]~feeder_combout\);

-- Location: FF_X78_Y72_N17
\inst48[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	d => \inst48[2]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(2));

-- Location: LABCELL_X78_Y72_N14
\inst415[2]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst415[2]~feeder_combout\ = ( \D[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[2]~input_o\,
	combout => \inst415[2]~feeder_combout\);

-- Location: FF_X78_Y72_N15
\inst415[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	d => \inst415[2]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(2));

-- Location: FF_X81_Y71_N17
\inst46[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(2));

-- Location: FF_X78_Y71_N37
\inst54[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(2));

-- Location: LABCELL_X81_Y71_N16
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\ = ( inst46(2) & ( inst54(2) & ( ((!\RR1[4]~input_o\ & ((inst415(2)))) # (\RR1[4]~input_o\ & (inst48(2)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst46(2) & ( inst54(2) & ( (!\RR1[4]~input_o\ & 
-- (((!\RR1[2]~input_o\ & inst415(2))))) # (\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst48(2)))) ) ) ) # ( inst46(2) & ( !inst54(2) & ( (!\RR1[4]~input_o\ & (((inst415(2)) # (\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & (inst48(2) & (!\RR1[2]~input_o\))) ) 
-- ) ) # ( !inst46(2) & ( !inst54(2) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst415(2)))) # (\RR1[4]~input_o\ & (inst48(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst48(2),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst415(2),
	datae => ALT_INV_inst46(2),
	dataf => ALT_INV_inst54(2),
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X83_Y72_N38
\inst47[2]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[2]~feeder_combout\ = ( \D[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[2]~input_o\,
	combout => \inst47[2]~feeder_combout\);

-- Location: FF_X83_Y72_N39
\inst47[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[2]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(2));

-- Location: MLABCELL_X83_Y72_N32
\inst111[2]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst111[2]~feeder_combout\ = ( \D[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[2]~input_o\,
	combout => \inst111[2]~feeder_combout\);

-- Location: FF_X83_Y72_N33
\inst111[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	d => \inst111[2]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(2));

-- Location: FF_X83_Y71_N37
\inst52[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(2));

-- Location: FF_X83_Y71_N33
\inst419[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(2));

-- Location: MLABCELL_X83_Y71_N32
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\ = ( inst419(2) & ( \RR1[2]~input_o\ & ( (!\RR1[4]~input_o\) # (inst52(2)) ) ) ) # ( !inst419(2) & ( \RR1[2]~input_o\ & ( (\RR1[4]~input_o\ & inst52(2)) ) ) ) # ( inst419(2) & ( 
-- !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst111(2)))) # (\RR1[4]~input_o\ & (inst47(2))) ) ) ) # ( !inst419(2) & ( !\RR1[2]~input_o\ & ( (!\RR1[4]~input_o\ & ((inst111(2)))) # (\RR1[4]~input_o\ & (inst47(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst47(2),
	datac => ALT_INV_inst111(2),
	datad => ALT_INV_inst52(2),
	datae => ALT_INV_inst419(2),
	dataf => \ALT_INV_RR1[2]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\);

-- Location: FF_X90_Y68_N37
\inst50[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(2));

-- Location: FF_X85_Y66_N37
\inst53[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(2));

-- Location: FF_X85_Y66_N13
\inst4115[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(2));

-- Location: FF_X90_Y68_N15
\inst416[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(2));

-- Location: MLABCELL_X85_Y66_N12
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ = ( inst4115(2) & ( inst416(2) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst50(2))) # (\RR1[2]~input_o\ & ((inst53(2))))) ) ) ) # ( !inst4115(2) & ( inst416(2) & ( 
-- (!\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst50(2))) # (\RR1[2]~input_o\ & ((inst53(2)))))) ) ) ) # ( inst4115(2) & ( !inst416(2) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & 
-- ((!\RR1[2]~input_o\ & (inst50(2))) # (\RR1[2]~input_o\ & ((inst53(2)))))) ) ) ) # ( !inst4115(2) & ( !inst416(2) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst50(2))) # (\RR1[2]~input_o\ & ((inst53(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst50(2),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst53(2),
	datae => ALT_INV_inst4115(2),
	dataf => ALT_INV_inst416(2),
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X86_Y73_N36
\inst49[2]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[2]~feeder_combout\ = ( \D[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[2]~input_o\,
	combout => \inst49[2]~feeder_combout\);

-- Location: FF_X86_Y73_N37
\inst49[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[2]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(2));

-- Location: FF_X86_Y72_N37
\inst51[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(2));

-- Location: FF_X86_Y72_N33
\inst418[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[2]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(2));

-- Location: LABCELL_X86_Y73_N34
\inst417[2]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[2]~feeder_combout\ = ( \D[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[2]~input_o\,
	combout => \inst417[2]~feeder_combout\);

-- Location: FF_X86_Y73_N35
\inst417[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[2]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(2));

-- Location: LABCELL_X86_Y72_N32
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ = ( inst418(2) & ( inst417(2) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & (inst49(2))) # (\RR1[2]~input_o\ & ((inst51(2))))) ) ) ) # ( !inst418(2) & ( inst417(2) & ( (!\RR1[4]~input_o\ 
-- & (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst49(2))) # (\RR1[2]~input_o\ & ((inst51(2)))))) ) ) ) # ( inst418(2) & ( !inst417(2) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & 
-- (inst49(2))) # (\RR1[2]~input_o\ & ((inst51(2)))))) ) ) ) # ( !inst418(2) & ( !inst417(2) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & (inst49(2))) # (\RR1[2]~input_o\ & ((inst51(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst49(2),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst51(2),
	datae => ALT_INV_inst418(2),
	dataf => ALT_INV_inst417(2),
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X84_Y65_N10
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ & ( ((!\RR1[1]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\))) # (\RR1[0]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ & ( (!\RR1[1]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\) # (\RR1[0]~input_o\)))) 
-- # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\ & (!\RR1[0]~input_o\))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ & ( (!\RR1[1]~input_o\ & (((!\RR1[0]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\)))) # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # 
-- (\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ & ( (!\RR1[0]~input_o\ & 
-- ((!\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\))) # (\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_RR1[1]~input_o\,
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~5_combout\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~8_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~7_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X83_Y64_N28
\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~10_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR1[3]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\)))) 
-- # (\GR[0]~input_o\ & (\GR[2]~input_o\)) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\ & \RR1[3]~input_o\)))) # (\GR[0]~input_o\ & 
-- (\GR[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110111011000110111011101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[2]~input_o\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_RR1[3]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X119_Y72_N1
\D[1]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(1),
	o => \D[1]~input_o\);

-- Location: FF_X81_Y62_N9
\inst61[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(1));

-- Location: FF_X83_Y62_N19
\inst60[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(1));

-- Location: FF_X81_Y62_N25
\inst59[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(1));

-- Location: MLABCELL_X83_Y62_N16
\inst62[1]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst62[1]~feeder_combout\ = ( \D[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[1]~input_o\,
	combout => \inst62[1]~feeder_combout\);

-- Location: FF_X83_Y62_N17
\inst62[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	d => \inst62[1]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(1));

-- Location: LABCELL_X81_Y62_N24
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\ = ( inst59(1) & ( inst62(1) & ( (!\RR1[0]~input_o\ & (((inst60(1)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst61(1)))) ) ) ) # ( !inst59(1) & ( inst62(1) & 
-- ( (!\RR1[0]~input_o\ & (((inst60(1)) # (\RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (inst61(1) & (\RR1[1]~input_o\))) ) ) ) # ( inst59(1) & ( !inst62(1) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst60(1))))) # (\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\)) # (inst61(1)))) ) ) ) # ( !inst59(1) & ( !inst62(1) & ( (!\RR1[0]~input_o\ & (((!\RR1[1]~input_o\ & inst60(1))))) # (\RR1[0]~input_o\ & (inst61(1) & (\RR1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst61(1),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst60(1),
	datae => ALT_INV_inst59(1),
	dataf => ALT_INV_inst62(1),
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X77_Y60_N0
\inst55[1]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst55[1]~feeder_combout\ = ( \D[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[1]~input_o\,
	combout => \inst55[1]~feeder_combout\);

-- Location: FF_X77_Y60_N1
\inst55[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	d => \inst55[1]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(1));

-- Location: FF_X77_Y60_N3
\inst56[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(1));

-- Location: FF_X86_Y68_N13
\inst58[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(1));

-- Location: FF_X86_Y68_N29
\inst57[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(1));

-- Location: LABCELL_X86_Y68_N28
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\ = ( inst57(1) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst58(1)) ) ) ) # ( !inst57(1) & ( \RR1[0]~input_o\ & ( (\RR1[1]~input_o\ & inst58(1)) ) ) ) # ( inst57(1) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst55(1))) # (\RR1[1]~input_o\ & ((inst56(1)))) ) ) ) # ( !inst57(1) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst55(1))) # (\RR1[1]~input_o\ & ((inst56(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(1),
	datab => ALT_INV_inst56(1),
	datac => \ALT_INV_RR1[1]~input_o\,
	datad => ALT_INV_inst58(1),
	datae => ALT_INV_inst57(1),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y62_N37
\inst66[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(1));

-- Location: LABCELL_X76_Y62_N30
\inst614[1]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst614[1]~feeder_combout\ = ( \D[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[1]~input_o\,
	combout => \inst614[1]~feeder_combout\);

-- Location: FF_X76_Y62_N31
\inst614[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	d => \inst614[1]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(1));

-- Location: FF_X75_Y62_N13
\inst65[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(1));

-- Location: LABCELL_X74_Y62_N28
\inst63[1]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst63[1]~feeder_combout\ = ( \D[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[1]~input_o\,
	combout => \inst63[1]~feeder_combout\);

-- Location: FF_X74_Y62_N29
\inst63[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	d => \inst63[1]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(1));

-- Location: MLABCELL_X75_Y62_N12
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\ = ( inst65(1) & ( inst63(1) & ( (!\RR1[1]~input_o\) # ((!\RR1[0]~input_o\ & ((inst614(1)))) # (\RR1[0]~input_o\ & (inst66(1)))) ) ) ) # ( !inst65(1) & ( inst63(1) & ( (!\RR1[0]~input_o\ & 
-- (((!\RR1[1]~input_o\) # (inst614(1))))) # (\RR1[0]~input_o\ & (inst66(1) & ((\RR1[1]~input_o\)))) ) ) ) # ( inst65(1) & ( !inst63(1) & ( (!\RR1[0]~input_o\ & (((inst614(1) & \RR1[1]~input_o\)))) # (\RR1[0]~input_o\ & (((!\RR1[1]~input_o\)) # (inst66(1)))) 
-- ) ) ) # ( !inst65(1) & ( !inst63(1) & ( (\RR1[1]~input_o\ & ((!\RR1[0]~input_o\ & ((inst614(1)))) # (\RR1[0]~input_o\ & (inst66(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst66(1),
	datab => ALT_INV_inst614(1),
	datac => \ALT_INV_RR1[0]~input_o\,
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst65(1),
	dataf => ALT_INV_inst63(1),
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\);

-- Location: FF_X81_Y64_N13
\inst68[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(1));

-- Location: FF_X80_Y64_N19
\inst70[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(1));

-- Location: FF_X80_Y64_N1
\inst69[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(1));

-- Location: FF_X84_Y65_N33
\inst67[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(1));

-- Location: LABCELL_X84_Y65_N32
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ = ( inst67(1) & ( \RR1[0]~input_o\ & ( (!\RR1[1]~input_o\) # (inst69(1)) ) ) ) # ( !inst67(1) & ( \RR1[0]~input_o\ & ( (inst69(1) & \RR1[1]~input_o\) ) ) ) # ( inst67(1) & ( 
-- !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst68(1))) # (\RR1[1]~input_o\ & ((inst70(1)))) ) ) ) # ( !inst67(1) & ( !\RR1[0]~input_o\ & ( (!\RR1[1]~input_o\ & (inst68(1))) # (\RR1[1]~input_o\ & ((inst70(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(1),
	datab => ALT_INV_inst70(1),
	datac => ALT_INV_inst69(1),
	datad => \ALT_INV_RR1[1]~input_o\,
	datae => ALT_INV_inst67(1),
	dataf => \ALT_INV_RR1[0]~input_o\,
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X84_Y65_N18
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ & ( ((!\RR1[2]~input_o\ & 
-- ((\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\))) # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\))) # (\RR1[4]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ & ( (!\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\))) 
-- # (\RR1[2]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\)))) # (\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ & ( (!\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\))) # (\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ & ( (!\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\))) # (\RR1[2]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~2_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\,
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~1_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~3_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\);

-- Location: IOIBUF_X95_Y96_N63
\GR[1]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GR(1),
	o => \GR[1]~input_o\);

-- Location: LABCELL_X78_Y69_N0
\inst47[1]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst47[1]~feeder_combout\ = ( \D[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[1]~input_o\,
	combout => \inst47[1]~feeder_combout\);

-- Location: FF_X78_Y69_N1
\inst47[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	d => \inst47[1]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(1));

-- Location: FF_X84_Y65_N3
\inst111[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(1));

-- Location: FF_X80_Y69_N33
\inst419[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(1));

-- Location: FF_X80_Y69_N17
\inst52[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(1));

-- Location: MLABCELL_X80_Y69_N32
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\ = ( inst419(1) & ( inst52(1) & ( ((!\RR1[4]~input_o\ & ((inst111(1)))) # (\RR1[4]~input_o\ & (inst47(1)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst419(1) & ( inst52(1) & ( (!\RR1[2]~input_o\ & 
-- ((!\RR1[4]~input_o\ & ((inst111(1)))) # (\RR1[4]~input_o\ & (inst47(1))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst419(1) & ( !inst52(1) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst111(1)))) # (\RR1[4]~input_o\ & 
-- (inst47(1))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst419(1) & ( !inst52(1) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst111(1)))) # (\RR1[4]~input_o\ & (inst47(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(1),
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => \ALT_INV_RR1[4]~input_o\,
	datad => ALT_INV_inst111(1),
	datae => ALT_INV_inst419(1),
	dataf => ALT_INV_inst52(1),
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\);

-- Location: FF_X86_Y70_N37
\inst54[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(1));

-- Location: FF_X87_Y68_N19
\inst48[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(1));

-- Location: FF_X86_Y70_N13
\inst46[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(1));

-- Location: FF_X87_Y68_N33
\inst415[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(1));

-- Location: LABCELL_X86_Y70_N12
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\ = ( inst46(1) & ( inst415(1) & ( (!\RR1[4]~input_o\) # ((!\RR1[2]~input_o\ & ((inst48(1)))) # (\RR1[2]~input_o\ & (inst54(1)))) ) ) ) # ( !inst46(1) & ( inst415(1) & ( (!\RR1[4]~input_o\ & 
-- (((!\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst48(1)))) # (\RR1[2]~input_o\ & (inst54(1))))) ) ) ) # ( inst46(1) & ( !inst415(1) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)))) # (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & 
-- ((inst48(1)))) # (\RR1[2]~input_o\ & (inst54(1))))) ) ) ) # ( !inst46(1) & ( !inst415(1) & ( (\RR1[4]~input_o\ & ((!\RR1[2]~input_o\ & ((inst48(1)))) # (\RR1[2]~input_o\ & (inst54(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst54(1),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst48(1),
	datae => ALT_INV_inst46(1),
	dataf => ALT_INV_inst415(1),
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X88_Y70_N16
\inst49[1]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst49[1]~feeder_combout\ = ( \D[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[1]~input_o\,
	combout => \inst49[1]~feeder_combout\);

-- Location: FF_X88_Y70_N17
\inst49[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	d => \inst49[1]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(1));

-- Location: LABCELL_X88_Y70_N14
\inst417[1]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[1]~feeder_combout\ = ( \D[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[1]~input_o\,
	combout => \inst417[1]~feeder_combout\);

-- Location: FF_X88_Y70_N15
\inst417[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[1]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(1));

-- Location: FF_X87_Y70_N33
\inst418[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(1));

-- Location: FF_X87_Y70_N37
\inst51[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(1));

-- Location: MLABCELL_X87_Y70_N32
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\ = ( inst418(1) & ( inst51(1) & ( ((!\RR1[4]~input_o\ & ((inst417(1)))) # (\RR1[4]~input_o\ & (inst49(1)))) # (\RR1[2]~input_o\) ) ) ) # ( !inst418(1) & ( inst51(1) & ( (!\RR1[2]~input_o\ & 
-- ((!\RR1[4]~input_o\ & ((inst417(1)))) # (\RR1[4]~input_o\ & (inst49(1))))) # (\RR1[2]~input_o\ & (((\RR1[4]~input_o\)))) ) ) ) # ( inst418(1) & ( !inst51(1) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst417(1)))) # (\RR1[4]~input_o\ & 
-- (inst49(1))))) # (\RR1[2]~input_o\ & (((!\RR1[4]~input_o\)))) ) ) ) # ( !inst418(1) & ( !inst51(1) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & ((inst417(1)))) # (\RR1[4]~input_o\ & (inst49(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst49(1),
	datac => ALT_INV_inst417(1),
	datad => \ALT_INV_RR1[4]~input_o\,
	datae => ALT_INV_inst418(1),
	dataf => ALT_INV_inst51(1),
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X80_Y73_N34
\inst416[1]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[1]~feeder_combout\ = ( \D[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[1]~input_o\,
	combout => \inst416[1]~feeder_combout\);

-- Location: FF_X80_Y73_N35
\inst416[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[1]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(1));

-- Location: MLABCELL_X80_Y73_N16
\inst50[1]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[1]~feeder_combout\ = ( \D[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[1]~input_o\,
	combout => \inst50[1]~feeder_combout\);

-- Location: FF_X80_Y73_N17
\inst50[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[1]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(1));

-- Location: FF_X81_Y73_N33
\inst4115[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(1));

-- Location: FF_X81_Y73_N17
\inst53[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	asdata => \D[1]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(1));

-- Location: LABCELL_X81_Y73_N32
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ = ( inst4115(1) & ( inst53(1) & ( ((!\RR1[4]~input_o\ & (inst416(1))) # (\RR1[4]~input_o\ & ((inst50(1))))) # (\RR1[2]~input_o\) ) ) ) # ( !inst4115(1) & ( inst53(1) & ( (!\RR1[4]~input_o\ 
-- & (inst416(1) & (!\RR1[2]~input_o\))) # (\RR1[4]~input_o\ & (((inst50(1)) # (\RR1[2]~input_o\)))) ) ) ) # ( inst4115(1) & ( !inst53(1) & ( (!\RR1[4]~input_o\ & (((\RR1[2]~input_o\)) # (inst416(1)))) # (\RR1[4]~input_o\ & (((!\RR1[2]~input_o\ & 
-- inst50(1))))) ) ) ) # ( !inst4115(1) & ( !inst53(1) & ( (!\RR1[2]~input_o\ & ((!\RR1[4]~input_o\ & (inst416(1))) # (\RR1[4]~input_o\ & ((inst50(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[4]~input_o\,
	datab => ALT_INV_inst416(1),
	datac => \ALT_INV_RR1[2]~input_o\,
	datad => ALT_INV_inst50(1),
	datae => ALT_INV_inst4115(1),
	dataf => ALT_INV_inst53(1),
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X86_Y69_N2
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\ = ( \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ & ( ((!\RR1[1]~input_o\ & 
-- (\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\)) # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\)))) # (\RR1[0]~input_o\) ) ) ) # ( 
-- !\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\ & ( \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\ & ((!\RR1[0]~input_o\)))) 
-- # (\RR1[1]~input_o\ & (((\RR1[0]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\)))) ) ) ) # ( \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ & ( (!\RR1[1]~input_o\ & (((\RR1[0]~input_o\)) # (\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\))) # (\RR1[1]~input_o\ & 
-- (((\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\ & !\RR1[0]~input_o\)))) ) ) ) # ( !\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\ & ( !\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ & ( 
-- (!\RR1[0]~input_o\ & ((!\RR1[1]~input_o\ & (\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\)) # (\RR1[1]~input_o\ & ((\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[1]~input_o\,
	datab => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~5_combout\,
	datac => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~7_combout\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~8_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X86_Y68_N16
\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~10_combout\ = ( \GR[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\ & ( (!\RR1[3]~input_o\) # ((\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\) # 
-- (\GR[0]~input_o\)) ) ) ) # ( !\GR[1]~input_o\ & ( \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & ((!\RR1[3]~input_o\) # (\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\))) ) ) ) # ( 
-- \GR[1]~input_o\ & ( !\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\ & ( ((\RR1[3]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\)) # (\GR[0]~input_o\) ) ) ) # ( !\GR[1]~input_o\ & ( 
-- !\inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\ & ( (\RR1[3]~input_o\ & (!\GR[0]~input_o\ & \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000011110011111111000000111100001100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_RR1[3]~input_o\,
	datac => \ALT_INV_GR[0]~input_o\,
	datad => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~4_combout\,
	datae => \ALT_INV_GR[1]~input_o\,
	dataf => \inst|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~9_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X119_Y74_N94
\D[0]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_D(0),
	o => \D[0]~input_o\);

-- Location: FF_X73_Y62_N35
\inst65[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|16~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst65(0));

-- Location: MLABCELL_X75_Y64_N2
\inst66[0]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst66[0]~feeder_combout\ = ( \D[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[0]~input_o\,
	combout => \inst66[0]~feeder_combout\);

-- Location: FF_X75_Y64_N3
\inst66[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|18~combout\,
	d => \inst66[0]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst66(0));

-- Location: FF_X76_Y64_N25
\inst614[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|17~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst614(0));

-- Location: FF_X76_Y64_N1
\inst63[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|15~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst63(0));

-- Location: LABCELL_X76_Y64_N0
\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ = ( !\RR1[1]~input_o\ & ( ((!\RR1[0]~input_o\ & (((inst63(0) & !\RR1[2]~input_o\)))) # (\RR1[0]~input_o\ & (((\RR1[2]~input_o\)) # (inst65(0))))) ) ) # ( \RR1[1]~input_o\ & ( 
-- ((!\RR1[0]~input_o\ & (((inst614(0) & !\RR1[2]~input_o\)))) # (\RR1[0]~input_o\ & (((\RR1[2]~input_o\)) # (inst66(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst65(0),
	datab => ALT_INV_inst66(0),
	datac => ALT_INV_inst614(0),
	datad => \ALT_INV_RR1[0]~input_o\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => \ALT_INV_RR1[2]~input_o\,
	datag => ALT_INV_inst63(0),
	combout => \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\);

-- Location: FF_X77_Y65_N25
\inst70[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|21~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst70(0));

-- Location: FF_X80_Y65_N3
\inst69[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|22~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst69(0));

-- Location: FF_X80_Y66_N7
\inst67[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|20~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst67(0));

-- Location: FF_X77_Y65_N1
\inst68[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|19~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst68(0));

-- Location: MLABCELL_X77_Y65_N0
\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28_combout\ = ( !\RR1[1]~input_o\ & ( (!\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ & (\RR1[2]~input_o\ & (inst68(0)))) # 
-- (\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ & ((!\RR1[2]~input_o\) # (((inst67(0)))))) ) ) # ( \RR1[1]~input_o\ & ( (!\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ & (\RR1[2]~input_o\ & (inst70(0)))) # 
-- (\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ & ((!\RR1[2]~input_o\) # (((inst69(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001000110010001100101011101010111010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~24_combout\,
	datab => \ALT_INV_RR1[2]~input_o\,
	datac => ALT_INV_inst70(0),
	datad => ALT_INV_inst69(0),
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => ALT_INV_inst67(0),
	datag => ALT_INV_inst68(0),
	combout => \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28_combout\);

-- Location: FF_X90_Y69_N21
\inst48[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|17~clkctrl_outclk\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst48(0));

-- Location: LABCELL_X88_Y63_N24
\inst50[0]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst50[0]~feeder_combout\ = ( \D[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[0]~input_o\,
	combout => \inst50[0]~feeder_combout\);

-- Location: FF_X88_Y63_N25
\inst50[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|18~clkctrl_outclk\,
	d => \inst50[0]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst50(0));

-- Location: FF_X90_Y69_N25
\inst49[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|16~clkctrl_outclk\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst49(0));

-- Location: FF_X85_Y69_N23
\inst47[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|15~clkctrl_outclk\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst47(0));

-- Location: MLABCELL_X85_Y69_N22
\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ = ( !\RR1[1]~input_o\ & ( (!\RR1[2]~input_o\ & ((!\RR1[0]~input_o\ & (inst47(0))) # (\RR1[0]~input_o\ & (((inst49(0))))))) # (\RR1[2]~input_o\ & (\RR1[0]~input_o\)) ) ) # ( \RR1[1]~input_o\ 
-- & ( (!\RR1[2]~input_o\ & ((!\RR1[0]~input_o\ & (inst48(0))) # (\RR1[0]~input_o\ & (((inst50(0))))))) # (\RR1[2]~input_o\ & (\RR1[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst48(0),
	datad => ALT_INV_inst50(0),
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => ALT_INV_inst49(0),
	datag => ALT_INV_inst47(0),
	combout => \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\);

-- Location: LABCELL_X88_Y63_N22
\inst51[0]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst51[0]~feeder_combout\ = ( \D[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[0]~input_o\,
	combout => \inst51[0]~feeder_combout\);

-- Location: FF_X88_Y63_N23
\inst51[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|20~clkctrl_outclk\,
	d => \inst51[0]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst51(0));

-- Location: FF_X80_Y71_N5
\inst54[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|21~clkctrl_outclk\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst54(0));

-- Location: LABCELL_X84_Y71_N24
\inst53[0]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst53[0]~feeder_combout\ = ( \D[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[0]~input_o\,
	combout => \inst53[0]~feeder_combout\);

-- Location: FF_X84_Y71_N25
\inst53[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|22~clkctrl_outclk\,
	d => \inst53[0]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst53(0));

-- Location: FF_X80_Y71_N1
\inst52[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|19~clkctrl_outclk\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst52(0));

-- Location: MLABCELL_X80_Y71_N0
\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20_combout\ = ( !\RR1[1]~input_o\ & ( (!\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ & (((inst52(0) & ((\RR1[2]~input_o\)))))) # 
-- (\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ & ((((!\RR1[2]~input_o\))) # (inst51(0)))) ) ) # ( \RR1[1]~input_o\ & ( (!\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ & (((inst54(0) & ((\RR1[2]~input_o\)))))) # 
-- (\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ & ((((!\RR1[2]~input_o\) # (inst53(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100011011000110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~16_combout\,
	datab => ALT_INV_inst51(0),
	datac => ALT_INV_inst54(0),
	datad => ALT_INV_inst53(0),
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => \ALT_INV_RR1[2]~input_o\,
	datag => ALT_INV_inst52(0),
	combout => \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20_combout\);

-- Location: FF_X77_Y63_N39
\inst58[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|18~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst58(0));

-- Location: FF_X73_Y61_N5
\inst56[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|17~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst56(0));

-- Location: MLABCELL_X75_Y67_N14
\inst57[0]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst57[0]~feeder_combout\ = ( \D[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[0]~input_o\,
	combout => \inst57[0]~feeder_combout\);

-- Location: FF_X75_Y67_N15
\inst57[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|16~combout\,
	d => \inst57[0]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst57(0));

-- Location: FF_X73_Y61_N1
\inst55[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|15~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst55(0));

-- Location: MLABCELL_X73_Y61_N0
\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ = ( !\RR1[1]~input_o\ & ( ((!\RR1[0]~input_o\ & (inst55(0) & (!\RR1[2]~input_o\))) # (\RR1[0]~input_o\ & (((inst57(0)) # (\RR1[2]~input_o\))))) ) ) # ( \RR1[1]~input_o\ & ( 
-- (!\RR1[0]~input_o\ & (((inst56(0) & (!\RR1[2]~input_o\))))) # (\RR1[0]~input_o\ & ((((\RR1[2]~input_o\))) # (inst58(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(0),
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst56(0),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => ALT_INV_inst57(0),
	datag => ALT_INV_inst55(0),
	combout => \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\);

-- Location: FF_X74_Y63_N33
\inst59[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|20~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst59(0));

-- Location: FF_X74_Y64_N5
\inst62[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|21~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst62(0));

-- Location: FF_X74_Y63_N29
\inst61[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|22~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst61(0));

-- Location: FF_X74_Y64_N21
\inst60[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|19~combout\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst60(0));

-- Location: LABCELL_X74_Y64_N20
\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12_combout\ = ( !\RR1[1]~input_o\ & ( (!\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ & (((inst60(0) & (\RR1[2]~input_o\))))) # 
-- (\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ & ((((!\RR1[2]~input_o\))) # (inst59(0)))) ) ) # ( \RR1[1]~input_o\ & ( (!\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ & (((inst62(0) & (\RR1[2]~input_o\))))) # 
-- (\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ & ((((!\RR1[2]~input_o\) # (inst61(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~8_combout\,
	datab => ALT_INV_inst59(0),
	datac => ALT_INV_inst62(0),
	datad => \ALT_INV_RR1[2]~input_o\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => ALT_INV_inst61(0),
	datag => ALT_INV_inst60(0),
	combout => \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12_combout\);

-- Location: LABCELL_X84_Y71_N22
\inst4115[0]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst4115[0]~feeder_combout\ = ( \D[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[0]~input_o\,
	combout => \inst4115[0]~feeder_combout\);

-- Location: FF_X84_Y71_N23
\inst4115[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|22~clkctrl_outclk\,
	d => \inst4115[0]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst4115(0));

-- Location: FF_X81_Y71_N25
\inst46[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|21~clkctrl_outclk\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst46(0));

-- Location: FF_X86_Y67_N21
\inst415[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|17~clkctrl_outclk\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst415(0));

-- Location: LABCELL_X88_Y64_N24
\inst416[0]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst416[0]~feeder_combout\ = ( \D[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[0]~input_o\,
	combout => \inst416[0]~feeder_combout\);

-- Location: FF_X88_Y64_N25
\inst416[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|18~clkctrl_outclk\,
	d => \inst416[0]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst416(0));

-- Location: LABCELL_X86_Y67_N24
\inst417[0]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst417[0]~feeder_combout\ = ( \D[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[0]~input_o\,
	combout => \inst417[0]~feeder_combout\);

-- Location: FF_X86_Y67_N25
\inst417[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|16~clkctrl_outclk\,
	d => \inst417[0]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst417(0));

-- Location: FF_X84_Y65_N21
\inst111[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|15~clkctrl_outclk\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst111(0));

-- Location: LABCELL_X84_Y65_N20
\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( !\RR1[1]~input_o\ & ( (!\RR1[2]~input_o\ & ((!\RR1[0]~input_o\ & (inst111(0))) # (\RR1[0]~input_o\ & (((inst417(0))))))) # (\RR1[2]~input_o\ & (\RR1[0]~input_o\)) ) ) # ( 
-- \RR1[1]~input_o\ & ( (!\RR1[2]~input_o\ & ((!\RR1[0]~input_o\ & (inst415(0))) # (\RR1[0]~input_o\ & (((inst416(0))))))) # (\RR1[2]~input_o\ & (\RR1[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => \ALT_INV_RR1[0]~input_o\,
	datac => ALT_INV_inst415(0),
	datad => ALT_INV_inst416(0),
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => ALT_INV_inst417(0),
	datag => ALT_INV_inst111(0),
	combout => \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X88_Y64_N2
\inst418[0]~feeder\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst418[0]~feeder_combout\ = ( \D[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_D[0]~input_o\,
	combout => \inst418[0]~feeder_combout\);

-- Location: FF_X88_Y64_N3
\inst418[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|20~clkctrl_outclk\,
	d => \inst418[0]~feeder_combout\,
	clrn => \CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst418(0));

-- Location: FF_X81_Y71_N1
\inst419[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|19~clkctrl_outclk\,
	asdata => \D[0]~input_o\,
	clrn => \CLR~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => inst419(0));

-- Location: LABCELL_X81_Y71_N0
\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4_combout\ = ( !\RR1[1]~input_o\ & ( (!\RR1[2]~input_o\ & ((((\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # (\RR1[2]~input_o\ & 
-- (((!\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (inst419(0))) # (\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((inst418(0))))))) ) ) # ( \RR1[1]~input_o\ & ( (!\RR1[2]~input_o\ & 
-- ((((\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # (\RR1[2]~input_o\ & ((!\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((inst46(0))))) # (\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (inst4115(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[2]~input_o\,
	datab => ALT_INV_inst4115(0),
	datac => ALT_INV_inst46(0),
	datad => \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \ALT_INV_RR1[1]~input_o\,
	dataf => ALT_INV_inst418(0),
	datag => ALT_INV_inst419(0),
	combout => \inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X75_Y64_N20
\inst|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( !\RR1[4]~input_o\ & ( (((!\RR1[3]~input_o\ & (\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4_combout\)) # (\RR1[3]~input_o\ & 
-- ((\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12_combout\)))) # (\GR[0]~input_o\)) ) ) # ( \RR1[4]~input_o\ & ( ((!\RR1[3]~input_o\ & (((\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20_combout\)))) # (\RR1[3]~input_o\ & 
-- (\inst|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28_combout\))) # (\GR[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101011111111000110111111111101011111111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR1[3]~input_o\,
	datab => \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~28_combout\,
	datac => \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~20_combout\,
	datad => \ALT_INV_GR[0]~input_o\,
	datae => \ALT_INV_RR1[4]~input_o\,
	dataf => \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~12_combout\,
	datag => \inst|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~4_combout\,
	combout => \inst|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X79_Y96_N94
\RR2[3]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RR2(3),
	o => \RR2[3]~input_o\);

-- Location: IOIBUF_X119_Y70_N63
\RR2[2]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RR2(2),
	o => \RR2[2]~input_o\);

-- Location: IOIBUF_X119_Y65_N1
\RR2[0]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RR2(0),
	o => \RR2[0]~input_o\);

-- Location: IOIBUF_X119_Y72_N94
\RR2[4]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RR2(4),
	o => \RR2[4]~input_o\);

-- Location: MLABCELL_X75_Y63_N0
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\ = ( inst67(31) & ( \RR2[4]~input_o\ & ( (\RR2[0]~input_o\) # (inst68(31)) ) ) ) # ( !inst67(31) & ( \RR2[4]~input_o\ & ( (inst68(31) & !\RR2[0]~input_o\) ) ) ) # ( inst67(31) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[0]~input_o\ & (inst60(31))) # (\RR2[0]~input_o\ & ((inst59(31)))) ) ) ) # ( !inst67(31) & ( !\RR2[4]~input_o\ & ( (!\RR2[0]~input_o\ & (inst60(31))) # (\RR2[0]~input_o\ & ((inst59(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(31),
	datab => ALT_INV_inst60(31),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst59(31),
	datae => ALT_INV_inst67(31),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X75_Y63_N4
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\ = ( inst69(31) & ( \RR2[4]~input_o\ & ( (inst70(31)) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(31) & ( \RR2[4]~input_o\ & ( (!\RR2[0]~input_o\ & inst70(31)) ) ) ) # ( inst69(31) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst62(31)))) # (\RR2[0]~input_o\ & (inst61(31))) ) ) ) # ( !inst69(31) & ( !\RR2[4]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst62(31)))) # (\RR2[0]~input_o\ & (inst61(31))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst61(31),
	datac => ALT_INV_inst62(31),
	datad => ALT_INV_inst70(31),
	datae => ALT_INV_inst69(31),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X74_Y60_N26
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\ = ( \RR2[4]~input_o\ & ( inst55(31) & ( (!\RR2[0]~input_o\ & (inst63(31))) # (\RR2[0]~input_o\ & ((inst65(31)))) ) ) ) # ( !\RR2[4]~input_o\ & ( inst55(31) & ( (!\RR2[0]~input_o\) # 
-- (inst57(31)) ) ) ) # ( \RR2[4]~input_o\ & ( !inst55(31) & ( (!\RR2[0]~input_o\ & (inst63(31))) # (\RR2[0]~input_o\ & ((inst65(31)))) ) ) ) # ( !\RR2[4]~input_o\ & ( !inst55(31) & ( (\RR2[0]~input_o\ & inst57(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst63(31),
	datab => ALT_INV_inst65(31),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst57(31),
	datae => \ALT_INV_RR2[4]~input_o\,
	dataf => ALT_INV_inst55(31),
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X75_Y64_N28
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ = ( inst66(31) & ( inst56(31) & ( (!\RR2[0]~input_o\ & (((!\RR2[4]~input_o\)) # (inst614(31)))) # (\RR2[0]~input_o\ & (((\RR2[4]~input_o\) # (inst58(31))))) ) ) ) # ( !inst66(31) & ( 
-- inst56(31) & ( (!\RR2[0]~input_o\ & (((!\RR2[4]~input_o\)) # (inst614(31)))) # (\RR2[0]~input_o\ & (((inst58(31) & !\RR2[4]~input_o\)))) ) ) ) # ( inst66(31) & ( !inst56(31) & ( (!\RR2[0]~input_o\ & (inst614(31) & ((\RR2[4]~input_o\)))) # 
-- (\RR2[0]~input_o\ & (((\RR2[4]~input_o\) # (inst58(31))))) ) ) ) # ( !inst66(31) & ( !inst56(31) & ( (!\RR2[0]~input_o\ & (inst614(31) & ((\RR2[4]~input_o\)))) # (\RR2[0]~input_o\ & (((inst58(31) & !\RR2[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(31),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst58(31),
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst66(31),
	dataf => ALT_INV_inst56(31),
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X119_Y65_N63
\RR2[1]~input\ : arriaiigz_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RR2(1),
	o => \RR2[1]~input_o\);

-- Location: MLABCELL_X75_Y64_N26
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ & ( \RR2[1]~input_o\ & ( (!\RR2[2]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ & ( \RR2[1]~input_o\ & ( (\RR2[2]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~3_combout\) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ & ( !\RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\))) # (\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\)) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~2_combout\ & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~0_combout\))) # (\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~1_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~3_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~0_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~2_combout\,
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X77_Y72_N24
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\ = ( inst51(31) & ( inst419(31) & ( (!\RR2[4]~input_o\ & (((!\RR2[0]~input_o\)) # (inst418(31)))) # (\RR2[4]~input_o\ & (((\RR2[0]~input_o\) # (inst52(31))))) ) ) ) # ( !inst51(31) & ( 
-- inst419(31) & ( (!\RR2[4]~input_o\ & (((!\RR2[0]~input_o\)) # (inst418(31)))) # (\RR2[4]~input_o\ & (((inst52(31) & !\RR2[0]~input_o\)))) ) ) ) # ( inst51(31) & ( !inst419(31) & ( (!\RR2[4]~input_o\ & (inst418(31) & ((\RR2[0]~input_o\)))) # 
-- (\RR2[4]~input_o\ & (((\RR2[0]~input_o\) # (inst52(31))))) ) ) ) # ( !inst51(31) & ( !inst419(31) & ( (!\RR2[4]~input_o\ & (inst418(31) & ((\RR2[0]~input_o\)))) # (\RR2[4]~input_o\ & (((inst52(31) & !\RR2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(31),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => ALT_INV_inst52(31),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst51(31),
	dataf => ALT_INV_inst419(31),
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X88_Y68_N4
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\ = ( inst53(31) & ( inst4115(31) & ( ((!\RR2[4]~input_o\ & (inst46(31))) # (\RR2[4]~input_o\ & ((inst54(31))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst53(31) & ( inst4115(31) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[0]~input_o\)) # (inst46(31)))) # (\RR2[4]~input_o\ & (((!\RR2[0]~input_o\ & inst54(31))))) ) ) ) # ( inst53(31) & ( !inst4115(31) & ( (!\RR2[4]~input_o\ & (inst46(31) & (!\RR2[0]~input_o\))) # (\RR2[4]~input_o\ & 
-- (((inst54(31)) # (\RR2[0]~input_o\)))) ) ) ) # ( !inst53(31) & ( !inst4115(31) & ( (!\RR2[0]~input_o\ & ((!\RR2[4]~input_o\ & (inst46(31))) # (\RR2[4]~input_o\ & ((inst54(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst46(31),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst54(31),
	datae => ALT_INV_inst53(31),
	dataf => ALT_INV_inst4115(31),
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X75_Y68_N24
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\ = ( inst50(31) & ( inst48(31) & ( ((!\RR2[0]~input_o\ & ((inst415(31)))) # (\RR2[0]~input_o\ & (inst416(31)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst50(31) & ( inst48(31) & ( 
-- (!\RR2[0]~input_o\ & (((inst415(31)) # (\RR2[4]~input_o\)))) # (\RR2[0]~input_o\ & (inst416(31) & (!\RR2[4]~input_o\))) ) ) ) # ( inst50(31) & ( !inst48(31) & ( (!\RR2[0]~input_o\ & (((!\RR2[4]~input_o\ & inst415(31))))) # (\RR2[0]~input_o\ & 
-- (((\RR2[4]~input_o\)) # (inst416(31)))) ) ) ) # ( !inst50(31) & ( !inst48(31) & ( (!\RR2[4]~input_o\ & ((!\RR2[0]~input_o\ & ((inst415(31)))) # (\RR2[0]~input_o\ & (inst416(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst416(31),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst415(31),
	datae => ALT_INV_inst50(31),
	dataf => ALT_INV_inst48(31),
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X86_Y65_N24
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\ = ( inst49(31) & ( inst111(31) & ( (!\RR2[0]~input_o\ & (((!\RR2[4]~input_o\) # (inst47(31))))) # (\RR2[0]~input_o\ & (((\RR2[4]~input_o\)) # (inst417(31)))) ) ) ) # ( !inst49(31) & ( 
-- inst111(31) & ( (!\RR2[0]~input_o\ & (((!\RR2[4]~input_o\) # (inst47(31))))) # (\RR2[0]~input_o\ & (inst417(31) & (!\RR2[4]~input_o\))) ) ) ) # ( inst49(31) & ( !inst111(31) & ( (!\RR2[0]~input_o\ & (((\RR2[4]~input_o\ & inst47(31))))) # (\RR2[0]~input_o\ 
-- & (((\RR2[4]~input_o\)) # (inst417(31)))) ) ) ) # ( !inst49(31) & ( !inst111(31) & ( (!\RR2[0]~input_o\ & (((\RR2[4]~input_o\ & inst47(31))))) # (\RR2[0]~input_o\ & (inst417(31) & (!\RR2[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst417(31),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst47(31),
	datae => ALT_INV_inst49(31),
	dataf => ALT_INV_inst111(31),
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X75_Y64_N10
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\ = ( \RR2[2]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\ & ( (!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\))) ) ) ) # ( !\RR2[2]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\ & ( (!\RR2[1]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\) ) ) ) # ( \RR2[2]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\ & ( (!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~6_combout\)) # (\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~8_combout\))) ) ) ) # ( !\RR2[2]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~5_combout\ & ( (\RR2[1]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~6_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~8_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~7_combout\,
	datae => \ALT_INV_RR2[2]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~5_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y64_N38
\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[31]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[31]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[31]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~4_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w31_n0_mux_dataout~9_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w31_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X75_Y63_N32
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\ = ( inst69(30) & ( \RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # (inst70(30)) ) ) ) # ( !inst69(30) & ( \RR2[1]~input_o\ & ( (inst70(30) & !\RR2[0]~input_o\) ) ) ) # ( inst69(30) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst68(30))) # (\RR2[0]~input_o\ & ((inst67(30)))) ) ) ) # ( !inst69(30) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst68(30))) # (\RR2[0]~input_o\ & ((inst67(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(30),
	datab => ALT_INV_inst70(30),
	datac => ALT_INV_inst67(30),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst69(30),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X74_Y63_N12
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\ = ( inst61(30) & ( inst60(30) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\) # ((inst62(30))))) # (\RR2[0]~input_o\ & (((inst59(30))) # (\RR2[1]~input_o\))) ) ) ) # ( !inst61(30) & ( 
-- inst60(30) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\) # ((inst62(30))))) # (\RR2[0]~input_o\ & (!\RR2[1]~input_o\ & (inst59(30)))) ) ) ) # ( inst61(30) & ( !inst60(30) & ( (!\RR2[0]~input_o\ & (\RR2[1]~input_o\ & ((inst62(30))))) # (\RR2[0]~input_o\ & 
-- (((inst59(30))) # (\RR2[1]~input_o\))) ) ) ) # ( !inst61(30) & ( !inst60(30) & ( (!\RR2[0]~input_o\ & (\RR2[1]~input_o\ & ((inst62(30))))) # (\RR2[0]~input_o\ & (!\RR2[1]~input_o\ & (inst59(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst59(30),
	datad => ALT_INV_inst62(30),
	datae => ALT_INV_inst61(30),
	dataf => ALT_INV_inst60(30),
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X73_Y64_N4
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\ = ( inst66(30) & ( inst614(30) & ( ((!\RR2[0]~input_o\ & ((inst63(30)))) # (\RR2[0]~input_o\ & (inst65(30)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst66(30) & ( inst614(30) & ( 
-- (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst63(30)))) # (\RR2[0]~input_o\ & (inst65(30))))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)))) ) ) ) # ( inst66(30) & ( !inst614(30) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst63(30)))) # 
-- (\RR2[0]~input_o\ & (inst65(30))))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)))) ) ) ) # ( !inst66(30) & ( !inst614(30) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst63(30)))) # (\RR2[0]~input_o\ & (inst65(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst65(30),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst63(30),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst66(30),
	dataf => ALT_INV_inst614(30),
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X75_Y67_N24
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ = ( inst58(30) & ( inst56(30) & ( ((!\RR2[0]~input_o\ & ((inst55(30)))) # (\RR2[0]~input_o\ & (inst57(30)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst58(30) & ( inst56(30) & ( 
-- (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst55(30)))) # (\RR2[0]~input_o\ & (inst57(30))))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)))) ) ) ) # ( inst58(30) & ( !inst56(30) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst55(30)))) # 
-- (\RR2[0]~input_o\ & (inst57(30))))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)))) ) ) ) # ( !inst58(30) & ( !inst56(30) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst55(30)))) # (\RR2[0]~input_o\ & (inst57(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst57(30),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst55(30),
	datae => ALT_INV_inst58(30),
	dataf => ALT_INV_inst56(30),
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X73_Y64_N26
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\ = ( \RR2[2]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR2[2]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\) ) ) ) # ( \RR2[2]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR2[2]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~0_combout\ & ( (\RR2[4]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~2_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_RR2[2]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~0_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X83_Y70_N4
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\ = ( inst51(30) & ( inst417(30) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst418(30)))) # (\RR2[4]~input_o\ & (((inst49(30)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst51(30) & ( 
-- inst417(30) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst418(30)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst49(30))))) ) ) ) # ( inst51(30) & ( !inst417(30) & ( (!\RR2[4]~input_o\ & (inst418(30) & (\RR2[2]~input_o\))) # 
-- (\RR2[4]~input_o\ & (((inst49(30)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst51(30) & ( !inst417(30) & ( (!\RR2[4]~input_o\ & (inst418(30) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst49(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(30),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst49(30),
	datae => ALT_INV_inst51(30),
	dataf => ALT_INV_inst417(30),
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X74_Y69_N0
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\ = ( inst52(30) & ( inst111(30) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst419(30))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst47(30)))) ) ) ) # ( !inst52(30) & ( 
-- inst111(30) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst419(30))))) # (\RR2[4]~input_o\ & (inst47(30) & ((!\RR2[2]~input_o\)))) ) ) ) # ( inst52(30) & ( !inst111(30) & ( (!\RR2[4]~input_o\ & (((inst419(30) & \RR2[2]~input_o\)))) # 
-- (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst47(30)))) ) ) ) # ( !inst52(30) & ( !inst111(30) & ( (!\RR2[4]~input_o\ & (((inst419(30) & \RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & (inst47(30) & ((!\RR2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst47(30),
	datac => ALT_INV_inst419(30),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst52(30),
	dataf => ALT_INV_inst111(30),
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X76_Y70_N24
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ = ( inst54(30) & ( \RR2[4]~input_o\ & ( (inst48(30)) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(30) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst48(30)) ) ) ) # ( inst54(30) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst415(30))) # (\RR2[2]~input_o\ & ((inst46(30)))) ) ) ) # ( !inst54(30) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst415(30))) # (\RR2[2]~input_o\ & ((inst46(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst415(30),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst46(30),
	datad => ALT_INV_inst48(30),
	datae => ALT_INV_inst54(30),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X75_Y66_N4
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\ = ( inst53(30) & ( inst50(30) & ( ((!\RR2[2]~input_o\ & (inst416(30))) # (\RR2[2]~input_o\ & ((inst4115(30))))) # (\RR2[4]~input_o\) ) ) ) # ( !inst53(30) & ( inst50(30) & ( 
-- (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst416(30))) # (\RR2[2]~input_o\ & ((inst4115(30)))))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)))) ) ) ) # ( inst53(30) & ( !inst50(30) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst416(30))) # 
-- (\RR2[2]~input_o\ & ((inst4115(30)))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)))) ) ) ) # ( !inst53(30) & ( !inst50(30) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst416(30))) # (\RR2[2]~input_o\ & ((inst4115(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst416(30),
	datac => ALT_INV_inst4115(30),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst53(30),
	dataf => ALT_INV_inst50(30),
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X75_Y67_N36
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\ & ( ((!\RR2[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\))) # (\RR2[1]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & (!\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\)))) # (\RR2[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\)) # (\RR2[1]~input_o\))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\)) # 
-- (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~6_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~8_combout\ & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~5_combout\))) # (\RR2[0]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~7_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~5_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~6_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~8_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y67_N16
\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~10_combout\ = ( \RR2[3]~input_o\ & ( (!\GR[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~4_combout\))) # (\GR[0]~input_o\ & (\GR[30]~input_o\)) ) ) # ( !\RR2[3]~input_o\ 
-- & ( (!\GR[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~9_combout\))) # (\GR[0]~input_o\ & (\GR[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[30]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~4_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w30_n0_mux_dataout~9_combout\,
	dataf => \ALT_INV_RR2[3]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w30_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X75_Y66_N12
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\ = ( inst53(29) & ( inst4115(29) & ( ((!\RR2[4]~input_o\ & ((inst416(29)))) # (\RR2[4]~input_o\ & (inst50(29)))) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(29) & ( inst4115(29) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\) # (inst416(29))))) # (\RR2[4]~input_o\ & (inst50(29) & ((!\RR2[2]~input_o\)))) ) ) ) # ( inst53(29) & ( !inst4115(29) & ( (!\RR2[4]~input_o\ & (((inst416(29) & !\RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & 
-- (((\RR2[2]~input_o\)) # (inst50(29)))) ) ) ) # ( !inst53(29) & ( !inst4115(29) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst416(29)))) # (\RR2[4]~input_o\ & (inst50(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst50(29),
	datab => ALT_INV_inst416(29),
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst53(29),
	dataf => ALT_INV_inst4115(29),
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X83_Y70_N12
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\ = ( inst51(29) & ( inst418(29) & ( ((!\RR2[4]~input_o\ & (inst417(29))) # (\RR2[4]~input_o\ & ((inst49(29))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst51(29) & ( inst418(29) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst417(29)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst49(29))))) ) ) ) # ( inst51(29) & ( !inst418(29) & ( (!\RR2[4]~input_o\ & (inst417(29) & (!\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & 
-- (((inst49(29)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst51(29) & ( !inst418(29) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst417(29))) # (\RR2[4]~input_o\ & ((inst49(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst417(29),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst49(29),
	datae => ALT_INV_inst51(29),
	dataf => ALT_INV_inst418(29),
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X76_Y70_N12
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\ = ( inst54(29) & ( \RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (inst48(29)) ) ) ) # ( !inst54(29) & ( \RR2[4]~input_o\ & ( (inst48(29) & !\RR2[2]~input_o\) ) ) ) # ( inst54(29) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst415(29))) # (\RR2[2]~input_o\ & ((inst46(29)))) ) ) ) # ( !inst54(29) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst415(29))) # (\RR2[2]~input_o\ & ((inst46(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(29),
	datab => ALT_INV_inst415(29),
	datac => ALT_INV_inst46(29),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst54(29),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X74_Y69_N26
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ = ( inst52(29) & ( inst419(29) & ( ((!\RR2[4]~input_o\ & (inst111(29))) # (\RR2[4]~input_o\ & ((inst47(29))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(29) & ( inst419(29) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst111(29)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst47(29))))) ) ) ) # ( inst52(29) & ( !inst419(29) & ( (!\RR2[4]~input_o\ & (inst111(29) & (!\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & 
-- (((inst47(29)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst52(29) & ( !inst419(29) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(29))) # (\RR2[4]~input_o\ & ((inst47(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst111(29),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst47(29),
	datae => ALT_INV_inst52(29),
	dataf => ALT_INV_inst419(29),
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X76_Y66_N0
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ & ( \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\)) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ & ( 
-- \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~8_combout\)) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~5_combout\ & ( !\RR2[1]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~7_combout\ & \RR2[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~8_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~7_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~5_combout\,
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X74_Y60_N4
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\ = ( inst66(29) & ( inst614(29) & ( ((!\RR2[0]~input_o\ & (inst63(29))) # (\RR2[0]~input_o\ & ((inst65(29))))) # (\RR2[1]~input_o\) ) ) ) # ( !inst66(29) & ( inst614(29) & ( 
-- (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst63(29)))) # (\RR2[0]~input_o\ & (((inst65(29) & !\RR2[1]~input_o\)))) ) ) ) # ( inst66(29) & ( !inst614(29) & ( (!\RR2[0]~input_o\ & (inst63(29) & ((!\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\) # (inst65(29))))) ) ) ) # ( !inst66(29) & ( !inst614(29) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst63(29))) # (\RR2[0]~input_o\ & ((inst65(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst63(29),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst65(29),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(29),
	dataf => ALT_INV_inst614(29),
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X73_Y60_N24
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\ = ( inst58(29) & ( \RR2[0]~input_o\ & ( (inst57(29)) # (\RR2[1]~input_o\) ) ) ) # ( !inst58(29) & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & inst57(29)) ) ) ) # ( inst58(29) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst55(29))) # (\RR2[1]~input_o\ & ((inst56(29)))) ) ) ) # ( !inst58(29) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst55(29))) # (\RR2[1]~input_o\ & ((inst56(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(29),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst57(29),
	datad => ALT_INV_inst56(29),
	datae => ALT_INV_inst58(29),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X75_Y63_N20
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\ = ( inst69(29) & ( inst70(29) & ( ((!\RR2[0]~input_o\ & ((inst68(29)))) # (\RR2[0]~input_o\ & (inst67(29)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst69(29) & ( inst70(29) & ( 
-- (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst68(29)))) # (\RR2[0]~input_o\ & (inst67(29))))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)))) ) ) ) # ( inst69(29) & ( !inst70(29) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst68(29)))) # 
-- (\RR2[0]~input_o\ & (inst67(29))))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)))) ) ) ) # ( !inst69(29) & ( !inst70(29) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst68(29)))) # (\RR2[0]~input_o\ & (inst67(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst67(29),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst68(29),
	datae => ALT_INV_inst69(29),
	dataf => ALT_INV_inst70(29),
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X74_Y63_N20
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\ = ( inst61(29) & ( inst62(29) & ( ((!\RR2[0]~input_o\ & (inst60(29))) # (\RR2[0]~input_o\ & ((inst59(29))))) # (\RR2[1]~input_o\) ) ) ) # ( !inst61(29) & ( inst62(29) & ( 
-- (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst60(29))) # (\RR2[0]~input_o\ & ((inst59(29)))))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)))) ) ) ) # ( inst61(29) & ( !inst62(29) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst60(29))) # 
-- (\RR2[0]~input_o\ & ((inst59(29)))))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)))) ) ) ) # ( !inst61(29) & ( !inst62(29) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst60(29))) # (\RR2[0]~input_o\ & ((inst59(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(29),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst59(29),
	datae => ALT_INV_inst61(29),
	dataf => ALT_INV_inst62(29),
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X74_Y60_N8
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\ = ( \RR2[2]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\ & ( (!\RR2[4]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\) ) ) ) # ( !\RR2[2]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\ & ( (!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\)) ) ) ) # ( \RR2[2]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\ & ( (\RR2[4]~input_o\ & \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~3_combout\) ) ) ) # ( !\RR2[2]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~2_combout\ & ( (!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~1_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~3_combout\,
	datae => \ALT_INV_RR2[2]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~2_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X75_Y67_N6
\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~10_combout\ = ( \RR2[3]~input_o\ & ( (!\GR[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~4_combout\))) # (\GR[0]~input_o\ & (\GR[29]~input_o\)) ) ) # ( !\RR2[3]~input_o\ 
-- & ( (!\GR[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~9_combout\))) # (\GR[0]~input_o\ & (\GR[29]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[29]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~9_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w29_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_RR2[3]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w29_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X76_Y70_N20
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\ = ( inst54(28) & ( \RR2[4]~input_o\ & ( (inst48(28)) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(28) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst48(28)) ) ) ) # ( inst54(28) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst415(28))) # (\RR2[2]~input_o\ & ((inst46(28)))) ) ) ) # ( !inst54(28) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst415(28))) # (\RR2[2]~input_o\ & ((inst46(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst415(28),
	datac => ALT_INV_inst48(28),
	datad => ALT_INV_inst46(28),
	datae => ALT_INV_inst54(28),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X75_Y66_N20
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\ = ( inst53(28) & ( inst416(28) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst4115(28)))) # (\RR2[4]~input_o\ & (((inst50(28)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(28) & ( 
-- inst416(28) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst4115(28)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(28))))) ) ) ) # ( inst53(28) & ( !inst416(28) & ( (!\RR2[4]~input_o\ & (inst4115(28) & (\RR2[2]~input_o\))) # 
-- (\RR2[4]~input_o\ & (((inst50(28)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(28) & ( !inst416(28) & ( (!\RR2[4]~input_o\ & (inst4115(28) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst4115(28),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst50(28),
	datae => ALT_INV_inst53(28),
	dataf => ALT_INV_inst416(28),
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X74_Y69_N8
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\ = ( inst52(28) & ( inst419(28) & ( ((!\RR2[4]~input_o\ & (inst111(28))) # (\RR2[4]~input_o\ & ((inst47(28))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(28) & ( inst419(28) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst111(28)))) # (\RR2[4]~input_o\ & (((inst47(28) & !\RR2[2]~input_o\)))) ) ) ) # ( inst52(28) & ( !inst419(28) & ( (!\RR2[4]~input_o\ & (inst111(28) & ((!\RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & 
-- (((\RR2[2]~input_o\) # (inst47(28))))) ) ) ) # ( !inst52(28) & ( !inst419(28) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(28))) # (\RR2[4]~input_o\ & ((inst47(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst111(28),
	datac => ALT_INV_inst47(28),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst52(28),
	dataf => ALT_INV_inst419(28),
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X83_Y70_N0
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\ = ( inst51(28) & ( inst417(28) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst418(28))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst49(28)))) ) ) ) # ( !inst51(28) & ( 
-- inst417(28) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst418(28))))) # (\RR2[4]~input_o\ & (inst49(28) & (!\RR2[2]~input_o\))) ) ) ) # ( inst51(28) & ( !inst417(28) & ( (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\ & inst418(28))))) # 
-- (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst49(28)))) ) ) ) # ( !inst51(28) & ( !inst417(28) & ( (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\ & inst418(28))))) # (\RR2[4]~input_o\ & (inst49(28) & (!\RR2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(28),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst418(28),
	datae => ALT_INV_inst51(28),
	dataf => ALT_INV_inst417(28),
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X80_Y66_N0
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\ = ( \RR2[0]~input_o\ & ( \RR2[1]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~8_combout\ ) ) ) # ( !\RR2[0]~input_o\ & ( \RR2[1]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~6_combout\ ) ) ) # ( \RR2[0]~input_o\ & ( !\RR2[1]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~7_combout\ ) ) ) # ( !\RR2[0]~input_o\ & ( !\RR2[1]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~6_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~8_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~5_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~7_combout\,
	datae => \ALT_INV_RR2[0]~input_o\,
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y63_N28
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\ = ( inst69(28) & ( inst67(28) & ( ((!\RR2[1]~input_o\ & (inst68(28))) # (\RR2[1]~input_o\ & ((inst70(28))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(28) & ( inst67(28) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(28))) # (\RR2[1]~input_o\ & ((inst70(28)))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst69(28) & ( !inst67(28) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(28))) # 
-- (\RR2[1]~input_o\ & ((inst70(28)))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst69(28) & ( !inst67(28) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(28))) # (\RR2[1]~input_o\ & ((inst70(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst68(28),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst70(28),
	datae => ALT_INV_inst69(28),
	dataf => ALT_INV_inst67(28),
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X73_Y60_N32
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\ = ( inst58(28) & ( inst57(28) & ( ((!\RR2[1]~input_o\ & ((inst55(28)))) # (\RR2[1]~input_o\ & (inst56(28)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(28) & ( inst57(28) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst55(28)))) # (\RR2[1]~input_o\ & (inst56(28))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst58(28) & ( !inst57(28) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst55(28)))) # 
-- (\RR2[1]~input_o\ & (inst56(28))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst58(28) & ( !inst57(28) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst55(28)))) # (\RR2[1]~input_o\ & (inst56(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst56(28),
	datac => ALT_INV_inst55(28),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst58(28),
	dataf => ALT_INV_inst57(28),
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y60_N16
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\ = ( inst66(28) & ( inst63(28) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst614(28))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst65(28)))) ) ) ) # ( !inst66(28) & ( 
-- inst63(28) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst614(28))))) # (\RR2[0]~input_o\ & (inst65(28) & ((!\RR2[1]~input_o\)))) ) ) ) # ( inst66(28) & ( !inst63(28) & ( (!\RR2[0]~input_o\ & (((inst614(28) & \RR2[1]~input_o\)))) # 
-- (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst65(28)))) ) ) ) # ( !inst66(28) & ( !inst63(28) & ( (!\RR2[0]~input_o\ & (((inst614(28) & \RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (inst65(28) & ((!\RR2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst65(28),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst614(28),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(28),
	dataf => ALT_INV_inst63(28),
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X74_Y63_N30
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ = ( inst61(28) & ( inst59(28) & ( ((!\RR2[1]~input_o\ & (inst60(28))) # (\RR2[1]~input_o\ & ((inst62(28))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(28) & ( inst59(28) & ( 
-- (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (inst60(28)))) # (\RR2[1]~input_o\ & (((inst62(28) & !\RR2[0]~input_o\)))) ) ) ) # ( inst61(28) & ( !inst59(28) & ( (!\RR2[1]~input_o\ & (inst60(28) & ((!\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\) # (inst62(28))))) ) ) ) # ( !inst61(28) & ( !inst59(28) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst60(28))) # (\RR2[1]~input_o\ & ((inst62(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(28),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst62(28),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst61(28),
	dataf => ALT_INV_inst59(28),
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X74_Y60_N34
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ & ( (!\RR2[4]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\) # (\RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ & ( (!\RR2[4]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\) # 
-- (\RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\ & (\RR2[2]~input_o\))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~1_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~2_combout\ & ( (!\RR2[4]~input_o\ & 
-- (((!\RR2[2]~input_o\ & \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~0_combout\)))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~3_combout\ & (\RR2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~3_combout\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~0_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~1_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~2_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X80_Y66_N26
\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\) # 
-- (\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[28]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[28]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110110001000100011011000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[28]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~9_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w28_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w28_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X74_Y69_N34
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\ = ( inst52(27) & ( inst419(27) & ( ((!\RR2[4]~input_o\ & (inst111(27))) # (\RR2[4]~input_o\ & ((inst47(27))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(27) & ( inst419(27) & ( 
-- (!\RR2[4]~input_o\ & (((inst111(27))) # (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (!\RR2[2]~input_o\ & ((inst47(27))))) ) ) ) # ( inst52(27) & ( !inst419(27) & ( (!\RR2[4]~input_o\ & (!\RR2[2]~input_o\ & (inst111(27)))) # (\RR2[4]~input_o\ & 
-- (((inst47(27))) # (\RR2[2]~input_o\))) ) ) ) # ( !inst52(27) & ( !inst419(27) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(27))) # (\RR2[4]~input_o\ & ((inst47(27)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst111(27),
	datad => ALT_INV_inst47(27),
	datae => ALT_INV_inst52(27),
	dataf => ALT_INV_inst419(27),
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X76_Y70_N8
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\ = ( inst54(27) & ( \RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (inst48(27)) ) ) ) # ( !inst54(27) & ( \RR2[4]~input_o\ & ( (inst48(27) & !\RR2[2]~input_o\) ) ) ) # ( inst54(27) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(27)))) # (\RR2[2]~input_o\ & (inst46(27))) ) ) ) # ( !inst54(27) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(27)))) # (\RR2[2]~input_o\ & (inst46(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst46(27),
	datab => ALT_INV_inst48(27),
	datac => ALT_INV_inst415(27),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst54(27),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X83_Y70_N8
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\ = ( inst51(27) & ( inst417(27) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst418(27)))) # (\RR2[4]~input_o\ & (((inst49(27)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst51(27) & ( 
-- inst417(27) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst418(27)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst49(27))))) ) ) ) # ( inst51(27) & ( !inst417(27) & ( (!\RR2[4]~input_o\ & (inst418(27) & (\RR2[2]~input_o\))) # 
-- (\RR2[4]~input_o\ & (((inst49(27)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst51(27) & ( !inst417(27) & ( (!\RR2[4]~input_o\ & (inst418(27) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst49(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(27),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst49(27),
	datae => ALT_INV_inst51(27),
	dataf => ALT_INV_inst417(27),
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X75_Y66_N8
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ = ( inst53(27) & ( inst4115(27) & ( ((!\RR2[4]~input_o\ & (inst416(27))) # (\RR2[4]~input_o\ & ((inst50(27))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(27) & ( inst4115(27) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst416(27)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(27))))) ) ) ) # ( inst53(27) & ( !inst4115(27) & ( (!\RR2[4]~input_o\ & (inst416(27) & (!\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & 
-- (((inst50(27)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(27) & ( !inst4115(27) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst416(27))) # (\RR2[4]~input_o\ & ((inst50(27)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst416(27),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst50(27),
	datae => ALT_INV_inst53(27),
	dataf => ALT_INV_inst4115(27),
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X74_Y64_N32
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\ = ( \RR2[1]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ & ( (\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\) # 
-- (\RR2[0]~input_o\) ) ) ) # ( !\RR2[1]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\)) # (\RR2[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\))) ) ) ) # ( \RR2[1]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~6_combout\) ) ) ) # ( !\RR2[1]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~5_combout\)) # (\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~5_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~6_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~7_combout\,
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~8_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X76_Y63_N4
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\ = ( inst61(27) & ( inst60(27) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)) # (inst59(27)))) # (\RR2[1]~input_o\ & (((inst62(27)) # (\RR2[0]~input_o\)))) ) ) ) # ( !inst61(27) & ( 
-- inst60(27) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)) # (inst59(27)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst62(27))))) ) ) ) # ( inst61(27) & ( !inst60(27) & ( (!\RR2[1]~input_o\ & (inst59(27) & (\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & 
-- (((inst62(27)) # (\RR2[0]~input_o\)))) ) ) ) # ( !inst61(27) & ( !inst60(27) & ( (!\RR2[1]~input_o\ & (inst59(27) & (\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst62(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst59(27),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst62(27),
	datae => ALT_INV_inst61(27),
	dataf => ALT_INV_inst60(27),
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X75_Y61_N24
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\ = ( inst69(27) & ( inst67(27) & ( ((!\RR2[1]~input_o\ & (inst68(27))) # (\RR2[1]~input_o\ & ((inst70(27))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(27) & ( inst67(27) & ( 
-- (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (inst68(27)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst70(27))))) ) ) ) # ( inst69(27) & ( !inst67(27) & ( (!\RR2[1]~input_o\ & (inst68(27) & (!\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((inst70(27)) 
-- # (\RR2[0]~input_o\)))) ) ) ) # ( !inst69(27) & ( !inst67(27) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(27))) # (\RR2[1]~input_o\ & ((inst70(27)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(27),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst70(27),
	datae => ALT_INV_inst69(27),
	dataf => ALT_INV_inst67(27),
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X75_Y61_N20
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\ = ( inst58(27) & ( \RR2[1]~input_o\ & ( (inst56(27)) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(27) & ( \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & inst56(27)) ) ) ) # ( inst58(27) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst55(27)))) # (\RR2[0]~input_o\ & (inst57(27))) ) ) ) # ( !inst58(27) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst55(27)))) # (\RR2[0]~input_o\ & (inst57(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst57(27),
	datac => ALT_INV_inst55(27),
	datad => ALT_INV_inst56(27),
	datae => ALT_INV_inst58(27),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X73_Y62_N24
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ = ( inst66(27) & ( inst63(27) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)) # (inst65(27)))) # (\RR2[1]~input_o\ & (((inst614(27)) # (\RR2[0]~input_o\)))) ) ) ) # ( !inst66(27) & ( 
-- inst63(27) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)) # (inst65(27)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst614(27))))) ) ) ) # ( inst66(27) & ( !inst63(27) & ( (!\RR2[1]~input_o\ & (inst65(27) & (\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & 
-- (((inst614(27)) # (\RR2[0]~input_o\)))) ) ) ) # ( !inst66(27) & ( !inst63(27) & ( (!\RR2[1]~input_o\ & (inst65(27) & (\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst614(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst65(27),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst614(27),
	datae => ALT_INV_inst66(27),
	dataf => ALT_INV_inst63(27),
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X74_Y60_N36
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\) # 
-- ((!\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\)) # (\RR2[4]~input_o\ 
-- & ((\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\))))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~0_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~1_combout\ & ( (\RR2[2]~input_o\ & 
-- ((!\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~2_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~3_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~0_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~1_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X76_Y68_N8
\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~10_combout\ = ( \GR[0]~input_o\ & ( \GR[27]~input_o\ ) ) # ( !\GR[0]~input_o\ & ( \GR[27]~input_o\ & ( (!\RR2[3]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\)) # 
-- (\RR2[3]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\))) ) ) ) # ( !\GR[0]~input_o\ & ( !\GR[27]~input_o\ & ( (!\RR2[3]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~9_combout\)) # 
-- (\RR2[3]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000000000000000000001010010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[3]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~9_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w27_n0_mux_dataout~4_combout\,
	datae => \ALT_INV_GR[0]~input_o\,
	dataf => \ALT_INV_GR[27]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w27_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X75_Y62_N4
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\ = ( inst66(26) & ( inst65(26) & ( ((!\RR2[1]~input_o\ & ((inst63(26)))) # (\RR2[1]~input_o\ & (inst614(26)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(26) & ( inst65(26) & ( 
-- (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\) # (inst63(26))))) # (\RR2[1]~input_o\ & (inst614(26) & ((!\RR2[0]~input_o\)))) ) ) ) # ( inst66(26) & ( !inst65(26) & ( (!\RR2[1]~input_o\ & (((inst63(26) & !\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\)) # (inst614(26)))) ) ) ) # ( !inst66(26) & ( !inst65(26) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(26)))) # (\RR2[1]~input_o\ & (inst614(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(26),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst63(26),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst66(26),
	dataf => ALT_INV_inst65(26),
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X75_Y61_N28
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\ = ( inst58(26) & ( \RR2[0]~input_o\ & ( (\RR2[1]~input_o\) # (inst57(26)) ) ) ) # ( !inst58(26) & ( \RR2[0]~input_o\ & ( (inst57(26) & !\RR2[1]~input_o\) ) ) ) # ( inst58(26) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst55(26)))) # (\RR2[1]~input_o\ & (inst56(26))) ) ) ) # ( !inst58(26) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst55(26)))) # (\RR2[1]~input_o\ & (inst56(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst57(26),
	datab => ALT_INV_inst56(26),
	datac => ALT_INV_inst55(26),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst58(26),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X75_Y61_N12
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\ = ( inst69(26) & ( inst67(26) & ( ((!\RR2[1]~input_o\ & (inst68(26))) # (\RR2[1]~input_o\ & ((inst70(26))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(26) & ( inst67(26) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(26))) # (\RR2[1]~input_o\ & ((inst70(26)))))) # (\RR2[0]~input_o\ & (!\RR2[1]~input_o\)) ) ) ) # ( inst69(26) & ( !inst67(26) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(26))) # 
-- (\RR2[1]~input_o\ & ((inst70(26)))))) # (\RR2[0]~input_o\ & (\RR2[1]~input_o\)) ) ) ) # ( !inst69(26) & ( !inst67(26) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(26))) # (\RR2[1]~input_o\ & ((inst70(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst68(26),
	datad => ALT_INV_inst70(26),
	datae => ALT_INV_inst69(26),
	dataf => ALT_INV_inst67(26),
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X76_Y63_N32
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\ = ( inst61(26) & ( \RR2[0]~input_o\ & ( (inst59(26)) # (\RR2[1]~input_o\) ) ) ) # ( !inst61(26) & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & inst59(26)) ) ) ) # ( inst61(26) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst60(26)))) # (\RR2[1]~input_o\ & (inst62(26))) ) ) ) # ( !inst61(26) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst60(26)))) # (\RR2[1]~input_o\ & (inst62(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(26),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst59(26),
	datad => ALT_INV_inst60(26),
	datae => ALT_INV_inst61(26),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X76_Y63_N14
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4_combout\ = ( \RR2[4]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\)) # (\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\))) ) ) ) # ( !\RR2[4]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\ & ( (\RR2[2]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\) ) ) ) # ( \RR2[4]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~1_combout\)) # (\RR2[2]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~3_combout\))) ) ) ) # ( !\RR2[4]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~2_combout\ & ( (\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~0_combout\ & 
-- !\RR2[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~1_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~3_combout\,
	datae => \ALT_INV_RR2[4]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~2_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X84_Y63_N24
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\ = ( inst53(26) & ( \RR2[4]~input_o\ & ( (inst50(26)) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(26) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst50(26)) ) ) ) # ( inst53(26) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst416(26))) # (\RR2[2]~input_o\ & ((inst4115(26)))) ) ) ) # ( !inst53(26) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst416(26))) # (\RR2[2]~input_o\ & ((inst4115(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst416(26),
	datac => ALT_INV_inst4115(26),
	datad => ALT_INV_inst50(26),
	datae => ALT_INV_inst53(26),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X76_Y67_N4
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\ = ( inst51(26) & ( \RR2[4]~input_o\ & ( (inst49(26)) # (\RR2[2]~input_o\) ) ) ) # ( !inst51(26) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst49(26)) ) ) ) # ( inst51(26) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst417(26))) # (\RR2[2]~input_o\ & ((inst418(26)))) ) ) ) # ( !inst51(26) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst417(26))) # (\RR2[2]~input_o\ & ((inst418(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst417(26),
	datac => ALT_INV_inst418(26),
	datad => ALT_INV_inst49(26),
	datae => ALT_INV_inst51(26),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X74_Y69_N18
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ = ( inst52(26) & ( inst419(26) & ( ((!\RR2[4]~input_o\ & ((inst111(26)))) # (\RR2[4]~input_o\ & (inst47(26)))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(26) & ( inst419(26) & ( 
-- (!\RR2[4]~input_o\ & (((inst111(26)) # (\RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & (inst47(26) & (!\RR2[2]~input_o\))) ) ) ) # ( inst52(26) & ( !inst419(26) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst111(26))))) # (\RR2[4]~input_o\ & 
-- (((\RR2[2]~input_o\)) # (inst47(26)))) ) ) ) # ( !inst52(26) & ( !inst419(26) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst111(26)))) # (\RR2[4]~input_o\ & (inst47(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst47(26),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst111(26),
	datae => ALT_INV_inst52(26),
	dataf => ALT_INV_inst419(26),
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X76_Y65_N24
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\ = ( inst54(26) & ( \RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (inst48(26)) ) ) ) # ( !inst54(26) & ( \RR2[4]~input_o\ & ( (inst48(26) & !\RR2[2]~input_o\) ) ) ) # ( inst54(26) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst415(26))) # (\RR2[2]~input_o\ & ((inst46(26)))) ) ) ) # ( !inst54(26) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst415(26))) # (\RR2[2]~input_o\ & ((inst46(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(26),
	datab => ALT_INV_inst415(26),
	datac => ALT_INV_inst46(26),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst54(26),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X76_Y63_N18
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\ & ( (!\RR2[0]~input_o\) # 
-- ((!\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\ & ( (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\ & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\)))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\ & (\RR2[0]~input_o\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~6_combout\ & ( (\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~7_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~8_combout\,
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~7_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~5_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~6_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X76_Y63_N2
\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~10_combout\ = ( \RR2[3]~input_o\ & ( (!\GR[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~4_combout\))) # (\GR[0]~input_o\ & (\GR[26]~input_o\)) ) ) # ( !\RR2[3]~input_o\ 
-- & ( (!\GR[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~9_combout\))) # (\GR[0]~input_o\ & (\GR[26]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[26]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~4_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w26_n0_mux_dataout~9_combout\,
	dataf => \ALT_INV_RR2[3]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w26_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X73_Y64_N32
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\ = ( inst66(25) & ( inst63(25) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst614(25)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (inst65(25))))) ) ) ) # ( !inst66(25) & ( 
-- inst63(25) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst614(25)))) # (\RR2[0]~input_o\ & (((inst65(25) & !\RR2[1]~input_o\)))) ) ) ) # ( inst66(25) & ( !inst63(25) & ( (!\RR2[0]~input_o\ & (inst614(25) & ((\RR2[1]~input_o\)))) # 
-- (\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (inst65(25))))) ) ) ) # ( !inst66(25) & ( !inst63(25) & ( (!\RR2[0]~input_o\ & (inst614(25) & ((\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (((inst65(25) & !\RR2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(25),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst65(25),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(25),
	dataf => ALT_INV_inst63(25),
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X75_Y61_N0
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\ = ( inst69(25) & ( inst68(25) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(25))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst67(25)))) ) ) ) # ( !inst69(25) & ( 
-- inst68(25) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(25))))) # (\RR2[0]~input_o\ & (inst67(25) & ((!\RR2[1]~input_o\)))) ) ) ) # ( inst69(25) & ( !inst68(25) & ( (!\RR2[0]~input_o\ & (((inst70(25) & \RR2[1]~input_o\)))) # (\RR2[0]~input_o\ 
-- & (((\RR2[1]~input_o\)) # (inst67(25)))) ) ) ) # ( !inst69(25) & ( !inst68(25) & ( (!\RR2[0]~input_o\ & (((inst70(25) & \RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (inst67(25) & ((!\RR2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst67(25),
	datab => ALT_INV_inst70(25),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst69(25),
	dataf => ALT_INV_inst68(25),
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X77_Y64_N24
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ = ( inst61(25) & ( inst59(25) & ( ((!\RR2[1]~input_o\ & ((inst60(25)))) # (\RR2[1]~input_o\ & (inst62(25)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(25) & ( inst59(25) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(25)))) # (\RR2[1]~input_o\ & (inst62(25))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst61(25) & ( !inst59(25) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(25)))) # 
-- (\RR2[1]~input_o\ & (inst62(25))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst61(25) & ( !inst59(25) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(25)))) # (\RR2[1]~input_o\ & (inst62(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst62(25),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst60(25),
	datae => ALT_INV_inst61(25),
	dataf => ALT_INV_inst59(25),
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X75_Y61_N16
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\ = ( inst58(25) & ( \RR2[1]~input_o\ & ( (inst56(25)) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(25) & ( \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & inst56(25)) ) ) ) # ( inst58(25) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst55(25))) # (\RR2[0]~input_o\ & ((inst57(25)))) ) ) ) # ( !inst58(25) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst55(25))) # (\RR2[0]~input_o\ & ((inst57(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst55(25),
	datac => ALT_INV_inst56(25),
	datad => ALT_INV_inst57(25),
	datae => ALT_INV_inst58(25),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X73_Y64_N8
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\) # 
-- ((!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\)) # (\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\)) # (\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\)) # (\RR2[2]~input_o\ 
-- & ((\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\))))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~2_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~0_combout\ & ( (\RR2[4]~input_o\ & 
-- ((!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~1_combout\)) # (\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~1_combout\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~3_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~2_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~0_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X76_Y65_N12
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\ = ( inst54(25) & ( \RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (inst48(25)) ) ) ) # ( !inst54(25) & ( \RR2[4]~input_o\ & ( (inst48(25) & !\RR2[2]~input_o\) ) ) ) # ( inst54(25) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(25)))) # (\RR2[2]~input_o\ & (inst46(25))) ) ) ) # ( !inst54(25) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(25)))) # (\RR2[2]~input_o\ & (inst46(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(25),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst46(25),
	datad => ALT_INV_inst415(25),
	datae => ALT_INV_inst54(25),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X76_Y67_N32
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\ = ( inst51(25) & ( \RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (inst49(25)) ) ) ) # ( !inst51(25) & ( \RR2[4]~input_o\ & ( (inst49(25) & !\RR2[2]~input_o\) ) ) ) # ( inst51(25) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst417(25)))) # (\RR2[2]~input_o\ & (inst418(25))) ) ) ) # ( !inst51(25) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst417(25)))) # (\RR2[2]~input_o\ & (inst418(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(25),
	datab => ALT_INV_inst49(25),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst417(25),
	datae => ALT_INV_inst51(25),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X74_Y69_N20
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\ = ( inst52(25) & ( inst419(25) & ( ((!\RR2[4]~input_o\ & (inst111(25))) # (\RR2[4]~input_o\ & ((inst47(25))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(25) & ( inst419(25) & ( 
-- (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(25))) # (\RR2[4]~input_o\ & ((inst47(25)))))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( inst52(25) & ( !inst419(25) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(25))) # 
-- (\RR2[4]~input_o\ & ((inst47(25)))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( !inst52(25) & ( !inst419(25) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(25))) # (\RR2[4]~input_o\ & ((inst47(25)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst111(25),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst47(25),
	datae => ALT_INV_inst52(25),
	dataf => ALT_INV_inst419(25),
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X84_Y63_N12
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\ = ( inst53(25) & ( \RR2[4]~input_o\ & ( (inst50(25)) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(25) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst50(25)) ) ) ) # ( inst53(25) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(25)))) # (\RR2[2]~input_o\ & (inst4115(25))) ) ) ) # ( !inst53(25) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(25)))) # (\RR2[2]~input_o\ & (inst4115(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst50(25),
	datac => ALT_INV_inst4115(25),
	datad => ALT_INV_inst416(25),
	datae => ALT_INV_inst53(25),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X77_Y68_N10
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\ & ( \RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\ & ( \RR2[1]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~6_combout\ & 
-- !\RR2[0]~input_o\) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\ & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\))) # (\RR2[0]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\)) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~8_combout\ & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~5_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~6_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~7_combout\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~5_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~8_combout\,
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X77_Y68_N14
\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~10_combout\ = ( \GR[0]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ & ( \GR[25]~input_o\ ) ) ) # ( !\GR[0]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ & ( (!\RR2[3]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\) ) ) ) # ( \GR[0]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ & ( \GR[25]~input_o\ ) ) ) # ( !\GR[0]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~9_combout\ & ( 
-- (\inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~4_combout\ & \RR2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010101010111111111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[25]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	datae => \ALT_INV_GR[0]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w25_n0_mux_dataout~9_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w25_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X84_Y63_N0
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\ = ( inst53(24) & ( inst50(24) & ( ((!\RR2[2]~input_o\ & ((inst416(24)))) # (\RR2[2]~input_o\ & (inst4115(24)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst53(24) & ( inst50(24) & ( 
-- (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\) # (inst416(24))))) # (\RR2[2]~input_o\ & (inst4115(24) & ((!\RR2[4]~input_o\)))) ) ) ) # ( inst53(24) & ( !inst50(24) & ( (!\RR2[2]~input_o\ & (((inst416(24) & !\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\)) # (inst4115(24)))) ) ) ) # ( !inst53(24) & ( !inst50(24) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst416(24)))) # (\RR2[2]~input_o\ & (inst4115(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst4115(24),
	datac => ALT_INV_inst416(24),
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst53(24),
	dataf => ALT_INV_inst50(24),
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X76_Y65_N0
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\ = ( inst54(24) & ( \RR2[2]~input_o\ & ( (\RR2[4]~input_o\) # (inst46(24)) ) ) ) # ( !inst54(24) & ( \RR2[2]~input_o\ & ( (inst46(24) & !\RR2[4]~input_o\) ) ) ) # ( inst54(24) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst415(24))) # (\RR2[4]~input_o\ & ((inst48(24)))) ) ) ) # ( !inst54(24) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst415(24))) # (\RR2[4]~input_o\ & ((inst48(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst415(24),
	datab => ALT_INV_inst46(24),
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst48(24),
	datae => ALT_INV_inst54(24),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X76_Y67_N0
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\ = ( inst51(24) & ( \RR2[4]~input_o\ & ( (inst49(24)) # (\RR2[2]~input_o\) ) ) ) # ( !inst51(24) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst49(24)) ) ) ) # ( inst51(24) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst417(24))) # (\RR2[2]~input_o\ & ((inst418(24)))) ) ) ) # ( !inst51(24) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst417(24))) # (\RR2[2]~input_o\ & ((inst418(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst417(24),
	datac => ALT_INV_inst49(24),
	datad => ALT_INV_inst418(24),
	datae => ALT_INV_inst51(24),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X74_Y69_N4
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\ = ( inst52(24) & ( inst419(24) & ( ((!\RR2[4]~input_o\ & (inst111(24))) # (\RR2[4]~input_o\ & ((inst47(24))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(24) & ( inst419(24) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst111(24)))) # (\RR2[4]~input_o\ & (((inst47(24) & !\RR2[2]~input_o\)))) ) ) ) # ( inst52(24) & ( !inst419(24) & ( (!\RR2[4]~input_o\ & (inst111(24) & ((!\RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & 
-- (((\RR2[2]~input_o\) # (inst47(24))))) ) ) ) # ( !inst52(24) & ( !inst419(24) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(24))) # (\RR2[4]~input_o\ & ((inst47(24)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst111(24),
	datac => ALT_INV_inst47(24),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst52(24),
	dataf => ALT_INV_inst419(24),
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X74_Y64_N2
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\ = ( \RR2[1]~input_o\ & ( \RR2[0]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~8_combout\ ) ) ) # ( !\RR2[1]~input_o\ & ( \RR2[0]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~7_combout\ ) ) ) # ( \RR2[1]~input_o\ & ( !\RR2[0]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~6_combout\ ) ) ) # ( !\RR2[1]~input_o\ & ( !\RR2[0]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~8_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~6_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~7_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~5_combout\,
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X77_Y64_N32
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\ = ( inst61(24) & ( \RR2[1]~input_o\ & ( (inst62(24)) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(24) & ( \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & inst62(24)) ) ) ) # ( inst61(24) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst60(24)))) # (\RR2[0]~input_o\ & (inst59(24))) ) ) ) # ( !inst61(24) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst60(24)))) # (\RR2[0]~input_o\ & (inst59(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst62(24),
	datac => ALT_INV_inst59(24),
	datad => ALT_INV_inst60(24),
	datae => ALT_INV_inst61(24),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X75_Y62_N32
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\ = ( inst66(24) & ( inst65(24) & ( ((!\RR2[1]~input_o\ & ((inst63(24)))) # (\RR2[1]~input_o\ & (inst614(24)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(24) & ( inst65(24) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(24)))) # (\RR2[1]~input_o\ & (inst614(24))))) # (\RR2[0]~input_o\ & (!\RR2[1]~input_o\)) ) ) ) # ( inst66(24) & ( !inst65(24) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(24)))) # 
-- (\RR2[1]~input_o\ & (inst614(24))))) # (\RR2[0]~input_o\ & (\RR2[1]~input_o\)) ) ) ) # ( !inst66(24) & ( !inst65(24) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(24)))) # (\RR2[1]~input_o\ & (inst614(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst614(24),
	datad => ALT_INV_inst63(24),
	datae => ALT_INV_inst66(24),
	dataf => ALT_INV_inst65(24),
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X75_Y61_N8
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\ = ( inst69(24) & ( inst67(24) & ( ((!\RR2[1]~input_o\ & (inst68(24))) # (\RR2[1]~input_o\ & ((inst70(24))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(24) & ( inst67(24) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(24))) # (\RR2[1]~input_o\ & ((inst70(24)))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst69(24) & ( !inst67(24) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(24))) # 
-- (\RR2[1]~input_o\ & ((inst70(24)))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst69(24) & ( !inst67(24) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(24))) # (\RR2[1]~input_o\ & ((inst70(24)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(24),
	datab => ALT_INV_inst70(24),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst69(24),
	dataf => ALT_INV_inst67(24),
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X75_Y61_N4
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\ = ( inst58(24) & ( inst55(24) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst56(24)))) # (\RR2[0]~input_o\ & (((inst57(24)) # (\RR2[1]~input_o\)))) ) ) ) # ( !inst58(24) & ( 
-- inst55(24) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst56(24)))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst57(24))))) ) ) ) # ( inst58(24) & ( !inst55(24) & ( (!\RR2[0]~input_o\ & (inst56(24) & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & 
-- (((inst57(24)) # (\RR2[1]~input_o\)))) ) ) ) # ( !inst58(24) & ( !inst55(24) & ( (!\RR2[0]~input_o\ & (inst56(24) & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst57(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst56(24),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst57(24),
	datae => ALT_INV_inst58(24),
	dataf => ALT_INV_inst55(24),
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X75_Y61_N38
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\ & ( \RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\ & ( 
-- \RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~2_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\ & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~0_combout\ & ( !\RR2[2]~input_o\ & ( (\RR2[4]~input_o\ & \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~2_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~1_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~3_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~0_combout\,
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X74_Y64_N26
\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~10_combout\ = ( \GR[24]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ & ( ((\GR[0]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\)) # (\RR2[3]~input_o\) ) ) ) # ( !\GR[24]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\) # (\RR2[3]~input_o\))) ) ) ) # ( \GR[24]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ & ( ((!\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\)) # (\GR[0]~input_o\) ) ) ) # ( !\GR[24]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~4_combout\ & ( (!\RR2[3]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~9_combout\ & !\GR[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011001111111100111111000000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_RR2[3]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_GR[0]~input_o\,
	datae => \ALT_INV_GR[24]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w24_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w24_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X76_Y65_N28
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\ = ( inst54(23) & ( \RR2[2]~input_o\ & ( (inst46(23)) # (\RR2[4]~input_o\) ) ) ) # ( !inst54(23) & ( \RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & inst46(23)) ) ) ) # ( inst54(23) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst415(23)))) # (\RR2[4]~input_o\ & (inst48(23))) ) ) ) # ( !inst54(23) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst415(23)))) # (\RR2[4]~input_o\ & (inst48(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst48(23),
	datac => ALT_INV_inst46(23),
	datad => ALT_INV_inst415(23),
	datae => ALT_INV_inst54(23),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X76_Y67_N8
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\ = ( inst51(23) & ( \RR2[4]~input_o\ & ( (inst49(23)) # (\RR2[2]~input_o\) ) ) ) # ( !inst51(23) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst49(23)) ) ) ) # ( inst51(23) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst417(23))) # (\RR2[2]~input_o\ & ((inst418(23)))) ) ) ) # ( !inst51(23) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst417(23))) # (\RR2[2]~input_o\ & ((inst418(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst417(23),
	datac => ALT_INV_inst418(23),
	datad => ALT_INV_inst49(23),
	datae => ALT_INV_inst51(23),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X87_Y69_N4
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ = ( inst52(23) & ( inst419(23) & ( ((!\RR2[4]~input_o\ & (inst111(23))) # (\RR2[4]~input_o\ & ((inst47(23))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(23) & ( inst419(23) & ( 
-- (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(23))) # (\RR2[4]~input_o\ & ((inst47(23)))))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( inst52(23) & ( !inst419(23) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(23))) # 
-- (\RR2[4]~input_o\ & ((inst47(23)))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( !inst52(23) & ( !inst419(23) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(23))) # (\RR2[4]~input_o\ & ((inst47(23)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst111(23),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst47(23),
	datae => ALT_INV_inst52(23),
	dataf => ALT_INV_inst419(23),
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X84_Y63_N8
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\ = ( inst53(23) & ( inst416(23) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst4115(23)))) # (\RR2[4]~input_o\ & (((inst50(23)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(23) & ( 
-- inst416(23) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst4115(23)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(23))))) ) ) ) # ( inst53(23) & ( !inst416(23) & ( (!\RR2[4]~input_o\ & (inst4115(23) & (\RR2[2]~input_o\))) # 
-- (\RR2[4]~input_o\ & (((inst50(23)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(23) & ( !inst416(23) & ( (!\RR2[4]~input_o\ & (inst4115(23) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst4115(23),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst50(23),
	datae => ALT_INV_inst53(23),
	dataf => ALT_INV_inst416(23),
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X78_Y61_N38
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & 
-- (((!\RR2[1]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\) # (\RR2[1]~input_o\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\ & 
-- (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\) # (\RR2[1]~input_o\)))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~6_combout\ & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~7_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~5_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~8_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X83_Y61_N4
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\ = ( inst69(23) & ( inst70(23) & ( ((!\RR2[0]~input_o\ & (inst68(23))) # (\RR2[0]~input_o\ & ((inst67(23))))) # (\RR2[1]~input_o\) ) ) ) # ( !inst69(23) & ( inst70(23) & ( 
-- (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst68(23)))) # (\RR2[0]~input_o\ & (((inst67(23) & !\RR2[1]~input_o\)))) ) ) ) # ( inst69(23) & ( !inst70(23) & ( (!\RR2[0]~input_o\ & (inst68(23) & ((!\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\) # (inst67(23))))) ) ) ) # ( !inst69(23) & ( !inst70(23) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst68(23))) # (\RR2[0]~input_o\ & ((inst67(23)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst68(23),
	datac => ALT_INV_inst67(23),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst69(23),
	dataf => ALT_INV_inst70(23),
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y65_N0
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\ = ( inst58(23) & ( \RR2[0]~input_o\ & ( (\RR2[1]~input_o\) # (inst57(23)) ) ) ) # ( !inst58(23) & ( \RR2[0]~input_o\ & ( (inst57(23) & !\RR2[1]~input_o\) ) ) ) # ( inst58(23) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst55(23)))) # (\RR2[1]~input_o\ & (inst56(23))) ) ) ) # ( !inst58(23) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst55(23)))) # (\RR2[1]~input_o\ & (inst56(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(23),
	datab => ALT_INV_inst57(23),
	datac => ALT_INV_inst55(23),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst58(23),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X78_Y61_N4
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\ = ( inst61(23) & ( inst59(23) & ( ((!\RR2[1]~input_o\ & ((inst60(23)))) # (\RR2[1]~input_o\ & (inst62(23)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(23) & ( inst59(23) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(23)))) # (\RR2[1]~input_o\ & (inst62(23))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst61(23) & ( !inst59(23) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(23)))) # 
-- (\RR2[1]~input_o\ & (inst62(23))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst61(23) & ( !inst59(23) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(23)))) # (\RR2[1]~input_o\ & (inst62(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst62(23),
	datac => ALT_INV_inst60(23),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst61(23),
	dataf => ALT_INV_inst59(23),
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X78_Y62_N24
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ = ( inst66(23) & ( inst65(23) & ( ((!\RR2[1]~input_o\ & (inst63(23))) # (\RR2[1]~input_o\ & ((inst614(23))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(23) & ( inst65(23) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst63(23))) # (\RR2[1]~input_o\ & ((inst614(23)))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst66(23) & ( !inst65(23) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst63(23))) # 
-- (\RR2[1]~input_o\ & ((inst614(23)))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst66(23) & ( !inst65(23) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst63(23))) # (\RR2[1]~input_o\ & ((inst614(23)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst63(23),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst614(23),
	datae => ALT_INV_inst66(23),
	dataf => ALT_INV_inst65(23),
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X83_Y61_N14
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\)))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\)))) # (\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\ & ((\RR2[4]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\ & 
-- !\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~2_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~0_combout\ & !\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~3_combout\ & ((\RR2[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~0_combout\,
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~2_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~1_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X83_Y61_N30
\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\) # 
-- (\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[23]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[23]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[23]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~9_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w23_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w23_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X87_Y69_N12
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\ = ( inst52(22) & ( inst111(22) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst47(22))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst419(22)))) ) ) ) # ( !inst52(22) & ( 
-- inst111(22) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst47(22))))) # (\RR2[2]~input_o\ & (inst419(22) & (!\RR2[4]~input_o\))) ) ) ) # ( inst52(22) & ( !inst111(22) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst47(22))))) # (\RR2[2]~input_o\ 
-- & (((\RR2[4]~input_o\)) # (inst419(22)))) ) ) ) # ( !inst52(22) & ( !inst111(22) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst47(22))))) # (\RR2[2]~input_o\ & (inst419(22) & (!\RR2[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst419(22),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst47(22),
	datae => ALT_INV_inst52(22),
	dataf => ALT_INV_inst111(22),
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X89_Y70_N4
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\ = ( inst51(22) & ( inst417(22) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst418(22)))) # (\RR2[4]~input_o\ & (((inst49(22)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst51(22) & ( 
-- inst417(22) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst418(22)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst49(22))))) ) ) ) # ( inst51(22) & ( !inst417(22) & ( (!\RR2[4]~input_o\ & (inst418(22) & (\RR2[2]~input_o\))) # 
-- (\RR2[4]~input_o\ & (((inst49(22)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst51(22) & ( !inst417(22) & ( (!\RR2[4]~input_o\ & (inst418(22) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst49(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(22),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst49(22),
	datae => ALT_INV_inst51(22),
	dataf => ALT_INV_inst417(22),
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X75_Y66_N16
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\ = ( inst53(22) & ( inst4115(22) & ( ((!\RR2[4]~input_o\ & ((inst416(22)))) # (\RR2[4]~input_o\ & (inst50(22)))) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(22) & ( inst4115(22) & ( 
-- (!\RR2[4]~input_o\ & (((inst416(22))) # (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (!\RR2[2]~input_o\ & (inst50(22)))) ) ) ) # ( inst53(22) & ( !inst4115(22) & ( (!\RR2[4]~input_o\ & (!\RR2[2]~input_o\ & ((inst416(22))))) # (\RR2[4]~input_o\ & 
-- (((inst50(22))) # (\RR2[2]~input_o\))) ) ) ) # ( !inst53(22) & ( !inst4115(22) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst416(22)))) # (\RR2[4]~input_o\ & (inst50(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst50(22),
	datad => ALT_INV_inst416(22),
	datae => ALT_INV_inst53(22),
	dataf => ALT_INV_inst4115(22),
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X76_Y70_N16
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\ = ( inst54(22) & ( \RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (inst48(22)) ) ) ) # ( !inst54(22) & ( \RR2[4]~input_o\ & ( (inst48(22) & !\RR2[2]~input_o\) ) ) ) # ( inst54(22) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(22)))) # (\RR2[2]~input_o\ & (inst46(22))) ) ) ) # ( !inst54(22) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(22)))) # (\RR2[2]~input_o\ & (inst46(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(22),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst46(22),
	datad => ALT_INV_inst415(22),
	datae => ALT_INV_inst54(22),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X74_Y64_N28
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\ & ( ((!\RR2[0]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\)) # (\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\)))) # (\RR2[1]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\ & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\))) # (\RR2[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\ & !\RR2[1]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\ & ( (!\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\ & 
-- ((!\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~8_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~6_combout\ & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~5_combout\)) # (\RR2[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~5_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~7_combout\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~8_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~6_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y60_N4
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\ = ( inst66(22) & ( inst614(22) & ( ((!\RR2[0]~input_o\ & ((inst63(22)))) # (\RR2[0]~input_o\ & (inst65(22)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst66(22) & ( inst614(22) & ( 
-- (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst63(22)))) # (\RR2[0]~input_o\ & (inst65(22))))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)))) ) ) ) # ( inst66(22) & ( !inst614(22) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst63(22)))) # 
-- (\RR2[0]~input_o\ & (inst65(22))))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)))) ) ) ) # ( !inst66(22) & ( !inst614(22) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst63(22)))) # (\RR2[0]~input_o\ & (inst65(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst65(22),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst63(22),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst66(22),
	dataf => ALT_INV_inst614(22),
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X83_Y60_N4
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\ = ( inst61(22) & ( inst60(22) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst62(22)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (inst59(22))))) ) ) ) # ( !inst61(22) & ( 
-- inst60(22) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst62(22)))) # (\RR2[0]~input_o\ & (((inst59(22) & !\RR2[1]~input_o\)))) ) ) ) # ( inst61(22) & ( !inst60(22) & ( (!\RR2[0]~input_o\ & (inst62(22) & ((\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ 
-- & (((\RR2[1]~input_o\) # (inst59(22))))) ) ) ) # ( !inst61(22) & ( !inst60(22) & ( (!\RR2[0]~input_o\ & (inst62(22) & ((\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (((inst59(22) & !\RR2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(22),
	datab => ALT_INV_inst59(22),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst61(22),
	dataf => ALT_INV_inst60(22),
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X80_Y60_N24
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\ = ( inst58(22) & ( inst56(22) & ( ((!\RR2[0]~input_o\ & (inst55(22))) # (\RR2[0]~input_o\ & ((inst57(22))))) # (\RR2[1]~input_o\) ) ) ) # ( !inst58(22) & ( inst56(22) & ( 
-- (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst55(22)))) # (\RR2[0]~input_o\ & (((inst57(22) & !\RR2[1]~input_o\)))) ) ) ) # ( inst58(22) & ( !inst56(22) & ( (!\RR2[0]~input_o\ & (inst55(22) & ((!\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\) # (inst57(22))))) ) ) ) # ( !inst58(22) & ( !inst56(22) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst55(22))) # (\RR2[0]~input_o\ & ((inst57(22)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(22),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst57(22),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst58(22),
	dataf => ALT_INV_inst56(22),
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X83_Y61_N16
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\ = ( inst69(22) & ( inst67(22) & ( ((!\RR2[1]~input_o\ & ((inst68(22)))) # (\RR2[1]~input_o\ & (inst70(22)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(22) & ( inst67(22) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst68(22)))) # (\RR2[1]~input_o\ & (inst70(22))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst69(22) & ( !inst67(22) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst68(22)))) # 
-- (\RR2[1]~input_o\ & (inst70(22))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst69(22) & ( !inst67(22) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst68(22)))) # (\RR2[1]~input_o\ & (inst70(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst70(22),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst68(22),
	datae => ALT_INV_inst69(22),
	dataf => ALT_INV_inst67(22),
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X83_Y61_N38
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\ & ( \RR2[2]~input_o\ & ( (\RR2[4]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\ & ( \RR2[2]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~2_combout\ & 
-- !\RR2[4]~input_o\) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\ & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\)) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~3_combout\ & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~1_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~2_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~0_combout\,
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~3_combout\,
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X83_Y61_N20
\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[22]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~9_combout\ & !\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[22]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[22]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w22_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w22_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X75_Y60_N16
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\ = ( inst66(21) & ( inst63(21) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst614(21)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (inst65(21))))) ) ) ) # ( !inst66(21) & ( 
-- inst63(21) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst614(21)))) # (\RR2[0]~input_o\ & (((inst65(21) & !\RR2[1]~input_o\)))) ) ) ) # ( inst66(21) & ( !inst63(21) & ( (!\RR2[0]~input_o\ & (inst614(21) & ((\RR2[1]~input_o\)))) # 
-- (\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (inst65(21))))) ) ) ) # ( !inst66(21) & ( !inst63(21) & ( (!\RR2[0]~input_o\ & (inst614(21) & ((\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (((inst65(21) & !\RR2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(21),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst65(21),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(21),
	dataf => ALT_INV_inst63(21),
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X83_Y60_N32
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\ = ( inst61(21) & ( inst60(21) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst62(21)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (inst59(21))))) ) ) ) # ( !inst61(21) & ( 
-- inst60(21) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst62(21)))) # (\RR2[0]~input_o\ & (((inst59(21) & !\RR2[1]~input_o\)))) ) ) ) # ( inst61(21) & ( !inst60(21) & ( (!\RR2[0]~input_o\ & (inst62(21) & ((\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ 
-- & (((\RR2[1]~input_o\) # (inst59(21))))) ) ) ) # ( !inst61(21) & ( !inst60(21) & ( (!\RR2[0]~input_o\ & (inst62(21) & ((\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (((inst59(21) & !\RR2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst62(21),
	datac => ALT_INV_inst59(21),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst61(21),
	dataf => ALT_INV_inst60(21),
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y60_N24
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\ = ( inst69(21) & ( inst68(21) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(21))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst67(21)))) ) ) ) # ( !inst69(21) & ( 
-- inst68(21) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(21))))) # (\RR2[0]~input_o\ & (inst67(21) & (!\RR2[1]~input_o\))) ) ) ) # ( inst69(21) & ( !inst68(21) & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & inst70(21))))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\)) # (inst67(21)))) ) ) ) # ( !inst69(21) & ( !inst68(21) & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & inst70(21))))) # (\RR2[0]~input_o\ & (inst67(21) & (!\RR2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst67(21),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst70(21),
	datae => ALT_INV_inst69(21),
	dataf => ALT_INV_inst68(21),
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X80_Y60_N12
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\ = ( inst58(21) & ( inst55(21) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst56(21)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (inst57(21))))) ) ) ) # ( !inst58(21) & ( 
-- inst55(21) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst56(21)))) # (\RR2[0]~input_o\ & (((inst57(21) & !\RR2[1]~input_o\)))) ) ) ) # ( inst58(21) & ( !inst55(21) & ( (!\RR2[0]~input_o\ & (inst56(21) & ((\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ 
-- & (((\RR2[1]~input_o\) # (inst57(21))))) ) ) ) # ( !inst58(21) & ( !inst55(21) & ( (!\RR2[0]~input_o\ & (inst56(21) & ((\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (((inst57(21) & !\RR2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(21),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst57(21),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst58(21),
	dataf => ALT_INV_inst55(21),
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X80_Y64_N26
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\ & 
-- (((!\RR2[2]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\)))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\)))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\ & ((!\RR2[2]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\ & 
-- \RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~3_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~2_combout\ & \RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~1_combout\ & ((!\RR2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~1_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~2_combout\,
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~3_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~0_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X87_Y69_N0
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\ = ( inst52(21) & ( inst111(21) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst47(21)))) # (\RR2[2]~input_o\ & (((inst419(21)) # (\RR2[4]~input_o\)))) ) ) ) # ( !inst52(21) & ( 
-- inst111(21) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst47(21)))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst419(21))))) ) ) ) # ( inst52(21) & ( !inst111(21) & ( (!\RR2[2]~input_o\ & (inst47(21) & (\RR2[4]~input_o\))) # (\RR2[2]~input_o\ 
-- & (((inst419(21)) # (\RR2[4]~input_o\)))) ) ) ) # ( !inst52(21) & ( !inst111(21) & ( (!\RR2[2]~input_o\ & (inst47(21) & (\RR2[4]~input_o\))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst419(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(21),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst419(21),
	datae => ALT_INV_inst52(21),
	dataf => ALT_INV_inst111(21),
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X84_Y63_N36
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\ = ( inst53(21) & ( inst50(21) & ( ((!\RR2[2]~input_o\ & (inst416(21))) # (\RR2[2]~input_o\ & ((inst4115(21))))) # (\RR2[4]~input_o\) ) ) ) # ( !inst53(21) & ( inst50(21) & ( 
-- (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst416(21)))) # (\RR2[2]~input_o\ & (((inst4115(21) & !\RR2[4]~input_o\)))) ) ) ) # ( inst53(21) & ( !inst50(21) & ( (!\RR2[2]~input_o\ & (inst416(21) & ((!\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\) # (inst4115(21))))) ) ) ) # ( !inst53(21) & ( !inst50(21) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst416(21))) # (\RR2[2]~input_o\ & ((inst4115(21)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst416(21),
	datac => ALT_INV_inst4115(21),
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst53(21),
	dataf => ALT_INV_inst50(21),
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X76_Y67_N16
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\ = ( inst51(21) & ( \RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (inst49(21)) ) ) ) # ( !inst51(21) & ( \RR2[4]~input_o\ & ( (inst49(21) & !\RR2[2]~input_o\) ) ) ) # ( inst51(21) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst417(21))) # (\RR2[2]~input_o\ & ((inst418(21)))) ) ) ) # ( !inst51(21) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst417(21))) # (\RR2[2]~input_o\ & ((inst418(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst417(21),
	datab => ALT_INV_inst49(21),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst418(21),
	datae => ALT_INV_inst51(21),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X76_Y65_N36
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ = ( inst54(21) & ( \RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (inst48(21)) ) ) ) # ( !inst54(21) & ( \RR2[4]~input_o\ & ( (inst48(21) & !\RR2[2]~input_o\) ) ) ) # ( inst54(21) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst415(21))) # (\RR2[2]~input_o\ & ((inst46(21)))) ) ) ) # ( !inst54(21) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst415(21))) # (\RR2[2]~input_o\ & ((inst46(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst415(21),
	datab => ALT_INV_inst48(21),
	datac => ALT_INV_inst46(21),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst54(21),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X84_Y60_N20
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\ = ( \RR2[0]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ & ( (!\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\)) ) ) ) # ( !\RR2[0]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ & ( (\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\) # (\RR2[1]~input_o\) ) ) ) # ( \RR2[0]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ & ( (!\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~7_combout\))) # (\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~8_combout\)) ) ) ) # ( !\RR2[0]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~6_combout\ & ( (!\RR2[1]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~5_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~8_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~7_combout\,
	datae => \ALT_INV_RR2[0]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~6_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y60_N24
\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[21]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[21]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[21]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~4_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w21_n0_mux_dataout~9_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w21_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X80_Y60_N20
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\ = ( inst58(20) & ( inst55(20) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst56(20))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst57(20)))) ) ) ) # ( !inst58(20) & ( 
-- inst55(20) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst56(20))))) # (\RR2[0]~input_o\ & (inst57(20) & ((!\RR2[1]~input_o\)))) ) ) ) # ( inst58(20) & ( !inst55(20) & ( (!\RR2[0]~input_o\ & (((inst56(20) & \RR2[1]~input_o\)))) # (\RR2[0]~input_o\ 
-- & (((\RR2[1]~input_o\)) # (inst57(20)))) ) ) ) # ( !inst58(20) & ( !inst55(20) & ( (!\RR2[0]~input_o\ & (((inst56(20) & \RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (inst57(20) & ((!\RR2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst57(20),
	datac => ALT_INV_inst56(20),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst58(20),
	dataf => ALT_INV_inst55(20),
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X83_Y60_N0
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\ = ( inst61(20) & ( inst59(20) & ( ((!\RR2[1]~input_o\ & (inst60(20))) # (\RR2[1]~input_o\ & ((inst62(20))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(20) & ( inst59(20) & ( 
-- (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (inst60(20)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst62(20))))) ) ) ) # ( inst61(20) & ( !inst59(20) & ( (!\RR2[1]~input_o\ & (inst60(20) & (!\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((inst62(20)) 
-- # (\RR2[0]~input_o\)))) ) ) ) # ( !inst61(20) & ( !inst59(20) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst60(20))) # (\RR2[1]~input_o\ & ((inst62(20)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst60(20),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst62(20),
	datae => ALT_INV_inst61(20),
	dataf => ALT_INV_inst59(20),
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X78_Y62_N32
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\ = ( inst66(20) & ( inst65(20) & ( ((!\RR2[1]~input_o\ & ((inst63(20)))) # (\RR2[1]~input_o\ & (inst614(20)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(20) & ( inst65(20) & ( 
-- (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\) # (inst63(20))))) # (\RR2[1]~input_o\ & (inst614(20) & ((!\RR2[0]~input_o\)))) ) ) ) # ( inst66(20) & ( !inst65(20) & ( (!\RR2[1]~input_o\ & (((inst63(20) & !\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\)) # (inst614(20)))) ) ) ) # ( !inst66(20) & ( !inst65(20) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(20)))) # (\RR2[1]~input_o\ & (inst614(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst614(20),
	datac => ALT_INV_inst63(20),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst66(20),
	dataf => ALT_INV_inst65(20),
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X81_Y60_N28
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ = ( inst69(20) & ( \RR2[0]~input_o\ & ( (\RR2[1]~input_o\) # (inst67(20)) ) ) ) # ( !inst69(20) & ( \RR2[0]~input_o\ & ( (inst67(20) & !\RR2[1]~input_o\) ) ) ) # ( inst69(20) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst68(20))) # (\RR2[1]~input_o\ & ((inst70(20)))) ) ) ) # ( !inst69(20) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst68(20))) # (\RR2[1]~input_o\ & ((inst70(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(20),
	datab => ALT_INV_inst67(20),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst70(20),
	datae => ALT_INV_inst69(20),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y60_N36
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ & ( ((!\RR2[2]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\)) # (\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\)))) # (\RR2[4]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ & ( (!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\ & 
-- ((!\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\)))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\))) # (\RR2[2]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\ & !\RR2[4]~input_o\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~1_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~3_combout\ & ( 
-- (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~0_combout\)) # (\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~0_combout\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~2_combout\,
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~1_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~3_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X88_Y68_N32
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\ = ( inst53(20) & ( inst416(20) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst4115(20)))) # (\RR2[4]~input_o\ & (((inst50(20)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(20) & ( 
-- inst416(20) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst4115(20)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(20))))) ) ) ) # ( inst53(20) & ( !inst416(20) & ( (!\RR2[4]~input_o\ & (inst4115(20) & (\RR2[2]~input_o\))) # 
-- (\RR2[4]~input_o\ & (((inst50(20)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(20) & ( !inst416(20) & ( (!\RR2[4]~input_o\ & (inst4115(20) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst4115(20),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst50(20),
	datae => ALT_INV_inst53(20),
	dataf => ALT_INV_inst416(20),
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X80_Y71_N28
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\ = ( inst54(20) & ( inst46(20) & ( ((!\RR2[4]~input_o\ & (inst415(20))) # (\RR2[4]~input_o\ & ((inst48(20))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(20) & ( inst46(20) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst415(20)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst48(20))))) ) ) ) # ( inst54(20) & ( !inst46(20) & ( (!\RR2[4]~input_o\ & (inst415(20) & (!\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & 
-- (((inst48(20)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst54(20) & ( !inst46(20) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst415(20))) # (\RR2[4]~input_o\ & ((inst48(20)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst415(20),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst48(20),
	datae => ALT_INV_inst54(20),
	dataf => ALT_INV_inst46(20),
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X87_Y69_N8
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ = ( inst52(20) & ( \RR2[2]~input_o\ & ( (\RR2[4]~input_o\) # (inst419(20)) ) ) ) # ( !inst52(20) & ( \RR2[2]~input_o\ & ( (inst419(20) & !\RR2[4]~input_o\) ) ) ) # ( inst52(20) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst111(20))) # (\RR2[4]~input_o\ & ((inst47(20)))) ) ) ) # ( !inst52(20) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst111(20))) # (\RR2[4]~input_o\ & ((inst47(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst419(20),
	datab => ALT_INV_inst111(20),
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst47(20),
	datae => ALT_INV_inst52(20),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X89_Y70_N12
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ = ( inst51(20) & ( inst49(20) & ( ((!\RR2[2]~input_o\ & ((inst417(20)))) # (\RR2[2]~input_o\ & (inst418(20)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst51(20) & ( inst49(20) & ( 
-- (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst417(20)))) # (\RR2[2]~input_o\ & (inst418(20))))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)))) ) ) ) # ( inst51(20) & ( !inst49(20) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst417(20)))) # 
-- (\RR2[2]~input_o\ & (inst418(20))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)))) ) ) ) # ( !inst51(20) & ( !inst49(20) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst417(20)))) # (\RR2[2]~input_o\ & (inst418(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(20),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst417(20),
	datae => ALT_INV_inst51(20),
	dataf => ALT_INV_inst49(20),
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X85_Y67_N0
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ & ( (!\RR2[1]~input_o\) # 
-- ((!\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\ & (\RR2[1]~input_o\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~7_combout\ & ( (\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~8_combout\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~6_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~5_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~7_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X81_Y60_N4
\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[20]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[20]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110110001101110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[20]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~4_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w20_n0_mux_dataout~9_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w20_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X80_Y71_N32
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\ = ( inst54(19) & ( inst46(19) & ( ((!\RR2[4]~input_o\ & (inst415(19))) # (\RR2[4]~input_o\ & ((inst48(19))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(19) & ( inst46(19) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst415(19)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst48(19))))) ) ) ) # ( inst54(19) & ( !inst46(19) & ( (!\RR2[4]~input_o\ & (inst415(19) & (!\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & 
-- (((inst48(19)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst54(19) & ( !inst46(19) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst415(19))) # (\RR2[4]~input_o\ & ((inst48(19)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst415(19),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst48(19),
	datae => ALT_INV_inst54(19),
	dataf => ALT_INV_inst46(19),
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X87_Y69_N36
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\ = ( inst52(19) & ( inst47(19) & ( ((!\RR2[2]~input_o\ & ((inst111(19)))) # (\RR2[2]~input_o\ & (inst419(19)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst52(19) & ( inst47(19) & ( 
-- (!\RR2[2]~input_o\ & (((inst111(19)) # (\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (inst419(19) & (!\RR2[4]~input_o\))) ) ) ) # ( inst52(19) & ( !inst47(19) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst111(19))))) # (\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\)) # (inst419(19)))) ) ) ) # ( !inst52(19) & ( !inst47(19) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst111(19)))) # (\RR2[2]~input_o\ & (inst419(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst419(19),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst111(19),
	datae => ALT_INV_inst52(19),
	dataf => ALT_INV_inst47(19),
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X89_Y70_N0
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ = ( inst51(19) & ( inst417(19) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst418(19))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst49(19)))) ) ) ) # ( !inst51(19) & ( 
-- inst417(19) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst418(19))))) # (\RR2[4]~input_o\ & (inst49(19) & (!\RR2[2]~input_o\))) ) ) ) # ( inst51(19) & ( !inst417(19) & ( (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\ & inst418(19))))) # 
-- (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst49(19)))) ) ) ) # ( !inst51(19) & ( !inst417(19) & ( (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\ & inst418(19))))) # (\RR2[4]~input_o\ & (inst49(19) & (!\RR2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(19),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst418(19),
	datae => ALT_INV_inst51(19),
	dataf => ALT_INV_inst417(19),
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X88_Y68_N0
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\ = ( inst53(19) & ( inst416(19) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst4115(19))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst50(19)))) ) ) ) # ( !inst53(19) & ( 
-- inst416(19) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst4115(19))))) # (\RR2[4]~input_o\ & (inst50(19) & (!\RR2[2]~input_o\))) ) ) ) # ( inst53(19) & ( !inst416(19) & ( (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\ & inst4115(19))))) # 
-- (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst50(19)))) ) ) ) # ( !inst53(19) & ( !inst416(19) & ( (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\ & inst4115(19))))) # (\RR2[4]~input_o\ & (inst50(19) & (!\RR2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst50(19),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst4115(19),
	datae => ALT_INV_inst53(19),
	dataf => ALT_INV_inst416(19),
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X88_Y69_N12
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\ & ( ((!\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\ & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\)))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\ & ( (!\RR2[1]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\) # 
-- (\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\ & (!\RR2[0]~input_o\))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~7_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~5_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~7_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~8_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X73_Y62_N12
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\ = ( inst66(19) & ( inst63(19) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst614(19))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst65(19)))) ) ) ) # ( !inst66(19) & ( 
-- inst63(19) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst614(19))))) # (\RR2[0]~input_o\ & (inst65(19) & ((!\RR2[1]~input_o\)))) ) ) ) # ( inst66(19) & ( !inst63(19) & ( (!\RR2[0]~input_o\ & (((inst614(19) & \RR2[1]~input_o\)))) # 
-- (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst65(19)))) ) ) ) # ( !inst66(19) & ( !inst63(19) & ( (!\RR2[0]~input_o\ & (((inst614(19) & \RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (inst65(19) & ((!\RR2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst65(19),
	datab => ALT_INV_inst614(19),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(19),
	dataf => ALT_INV_inst63(19),
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X76_Y63_N8
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\ = ( inst61(19) & ( inst62(19) & ( ((!\RR2[0]~input_o\ & (inst60(19))) # (\RR2[0]~input_o\ & ((inst59(19))))) # (\RR2[1]~input_o\) ) ) ) # ( !inst61(19) & ( inst62(19) & ( 
-- (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst60(19))) # (\RR2[0]~input_o\ & ((inst59(19)))))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)))) ) ) ) # ( inst61(19) & ( !inst62(19) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst60(19))) # 
-- (\RR2[0]~input_o\ & ((inst59(19)))))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)))) ) ) ) # ( !inst61(19) & ( !inst62(19) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst60(19))) # (\RR2[0]~input_o\ & ((inst59(19)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(19),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst59(19),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst61(19),
	dataf => ALT_INV_inst62(19),
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X73_Y60_N20
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\ = ( inst58(19) & ( inst57(19) & ( ((!\RR2[1]~input_o\ & (inst55(19))) # (\RR2[1]~input_o\ & ((inst56(19))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(19) & ( inst57(19) & ( 
-- (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (inst55(19)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst56(19))))) ) ) ) # ( inst58(19) & ( !inst57(19) & ( (!\RR2[1]~input_o\ & (inst55(19) & (!\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((inst56(19)) 
-- # (\RR2[0]~input_o\)))) ) ) ) # ( !inst58(19) & ( !inst57(19) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst55(19))) # (\RR2[1]~input_o\ & ((inst56(19)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(19),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst56(19),
	datae => ALT_INV_inst58(19),
	dataf => ALT_INV_inst57(19),
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X75_Y61_N32
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ = ( inst69(19) & ( inst70(19) & ( ((!\RR2[0]~input_o\ & ((inst68(19)))) # (\RR2[0]~input_o\ & (inst67(19)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst69(19) & ( inst70(19) & ( 
-- (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (inst68(19))))) # (\RR2[0]~input_o\ & (inst67(19) & ((!\RR2[1]~input_o\)))) ) ) ) # ( inst69(19) & ( !inst70(19) & ( (!\RR2[0]~input_o\ & (((inst68(19) & !\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\)) # (inst67(19)))) ) ) ) # ( !inst69(19) & ( !inst70(19) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst68(19)))) # (\RR2[0]~input_o\ & (inst67(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst67(19),
	datab => ALT_INV_inst68(19),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst69(19),
	dataf => ALT_INV_inst70(19),
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X73_Y60_N14
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ & ( \RR2[2]~input_o\ & ( (\RR2[4]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ & ( \RR2[2]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~2_combout\ & 
-- !\RR2[4]~input_o\) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\)) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~3_combout\ & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~1_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~2_combout\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~0_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~3_combout\,
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X73_Y60_N10
\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[19]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~9_combout\ & !\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[19]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[19]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w19_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w19_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X80_Y71_N36
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\ = ( inst54(18) & ( inst415(18) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst48(18))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst46(18)))) ) ) ) # ( !inst54(18) & ( 
-- inst415(18) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst48(18))))) # (\RR2[2]~input_o\ & (inst46(18) & ((!\RR2[4]~input_o\)))) ) ) ) # ( inst54(18) & ( !inst415(18) & ( (!\RR2[2]~input_o\ & (((inst48(18) & \RR2[4]~input_o\)))) # 
-- (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst46(18)))) ) ) ) # ( !inst54(18) & ( !inst415(18) & ( (!\RR2[2]~input_o\ & (((inst48(18) & \RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (inst46(18) & ((!\RR2[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst46(18),
	datab => ALT_INV_inst48(18),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst54(18),
	dataf => ALT_INV_inst415(18),
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X88_Y68_N8
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\ = ( inst53(18) & ( inst416(18) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst4115(18)))) # (\RR2[4]~input_o\ & (((inst50(18)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(18) & ( 
-- inst416(18) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst4115(18)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(18))))) ) ) ) # ( inst53(18) & ( !inst416(18) & ( (!\RR2[4]~input_o\ & (inst4115(18) & (\RR2[2]~input_o\))) # 
-- (\RR2[4]~input_o\ & (((inst50(18)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(18) & ( !inst416(18) & ( (!\RR2[4]~input_o\ & (inst4115(18) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst4115(18),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst50(18),
	datae => ALT_INV_inst53(18),
	dataf => ALT_INV_inst416(18),
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X89_Y70_N8
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\ = ( inst51(18) & ( \RR2[4]~input_o\ & ( (inst49(18)) # (\RR2[2]~input_o\) ) ) ) # ( !inst51(18) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst49(18)) ) ) ) # ( inst51(18) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst417(18)))) # (\RR2[2]~input_o\ & (inst418(18))) ) ) ) # ( !inst51(18) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst417(18)))) # (\RR2[2]~input_o\ & (inst418(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(18),
	datab => ALT_INV_inst417(18),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst49(18),
	datae => ALT_INV_inst51(18),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X74_Y69_N30
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ = ( inst52(18) & ( inst419(18) & ( ((!\RR2[4]~input_o\ & (inst111(18))) # (\RR2[4]~input_o\ & ((inst47(18))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(18) & ( inst419(18) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst111(18)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst47(18))))) ) ) ) # ( inst52(18) & ( !inst419(18) & ( (!\RR2[4]~input_o\ & (inst111(18) & (!\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & 
-- (((inst47(18)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst52(18) & ( !inst419(18) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(18))) # (\RR2[4]~input_o\ & ((inst47(18)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst111(18),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst47(18),
	datae => ALT_INV_inst52(18),
	dataf => ALT_INV_inst419(18),
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X81_Y68_N34
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ & ( (!\RR2[1]~input_o\) # 
-- ((!\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\)) # (\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ & ( (!\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\ & 
-- (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~7_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~5_combout\ & ( (\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~6_combout\)) # (\RR2[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~8_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~7_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~5_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X81_Y61_N20
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\ = ( inst69(18) & ( inst68(18) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst70(18)))) # (\RR2[0]~input_o\ & (((inst67(18)) # (\RR2[1]~input_o\)))) ) ) ) # ( !inst69(18) & ( 
-- inst68(18) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst70(18)))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst67(18))))) ) ) ) # ( inst69(18) & ( !inst68(18) & ( (!\RR2[0]~input_o\ & (inst70(18) & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & 
-- (((inst67(18)) # (\RR2[1]~input_o\)))) ) ) ) # ( !inst69(18) & ( !inst68(18) & ( (!\RR2[0]~input_o\ & (inst70(18) & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst67(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst70(18),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst67(18),
	datae => ALT_INV_inst69(18),
	dataf => ALT_INV_inst68(18),
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y68_N24
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\ = ( inst58(18) & ( \RR2[0]~input_o\ & ( (inst57(18)) # (\RR2[1]~input_o\) ) ) ) # ( !inst58(18) & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & inst57(18)) ) ) ) # ( inst58(18) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst55(18))) # (\RR2[1]~input_o\ & ((inst56(18)))) ) ) ) # ( !inst58(18) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst55(18))) # (\RR2[1]~input_o\ & ((inst56(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst55(18),
	datac => ALT_INV_inst57(18),
	datad => ALT_INV_inst56(18),
	datae => ALT_INV_inst58(18),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X78_Y62_N0
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\ = ( inst66(18) & ( \RR2[0]~input_o\ & ( (inst65(18)) # (\RR2[1]~input_o\) ) ) ) # ( !inst66(18) & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & inst65(18)) ) ) ) # ( inst66(18) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst63(18)))) # (\RR2[1]~input_o\ & (inst614(18))) ) ) ) # ( !inst66(18) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst63(18)))) # (\RR2[1]~input_o\ & (inst614(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst65(18),
	datac => ALT_INV_inst614(18),
	datad => ALT_INV_inst63(18),
	datae => ALT_INV_inst66(18),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X78_Y68_N4
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\ = ( inst61(18) & ( \RR2[1]~input_o\ & ( (inst62(18)) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(18) & ( \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & inst62(18)) ) ) ) # ( inst61(18) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst60(18))) # (\RR2[0]~input_o\ & ((inst59(18)))) ) ) ) # ( !inst61(18) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst60(18))) # (\RR2[0]~input_o\ & ((inst59(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(18),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst59(18),
	datad => ALT_INV_inst62(18),
	datae => ALT_INV_inst61(18),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y68_N28
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ = ( \RR2[4]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\))) # (\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR2[4]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\ & ( (\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\) # (\RR2[2]~input_o\) ) ) ) # ( \RR2[4]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~1_combout\))) # (\RR2[2]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR2[4]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~3_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~0_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_RR2[4]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~2_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X81_Y68_N38
\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\) # 
-- (\GR[18]~input_o\) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (\RR2[3]~input_o\)) # (\GR[0]~input_o\ & 
-- ((\GR[18]~input_o\))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (!\RR2[3]~input_o\)) # (\GR[0]~input_o\ & 
-- ((\GR[18]~input_o\))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~9_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~4_combout\ & ( (\GR[0]~input_o\ & \GR[18]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101000001111010100001010010111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \ALT_INV_GR[18]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~9_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w18_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w18_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X80_Y71_N20
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\ = ( inst54(17) & ( inst46(17) & ( ((!\RR2[4]~input_o\ & (inst415(17))) # (\RR2[4]~input_o\ & ((inst48(17))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(17) & ( inst46(17) & ( 
-- (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst415(17))) # (\RR2[4]~input_o\ & ((inst48(17)))))) # (\RR2[2]~input_o\ & (!\RR2[4]~input_o\)) ) ) ) # ( inst54(17) & ( !inst46(17) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst415(17))) # 
-- (\RR2[4]~input_o\ & ((inst48(17)))))) # (\RR2[2]~input_o\ & (\RR2[4]~input_o\)) ) ) ) # ( !inst54(17) & ( !inst46(17) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst415(17))) # (\RR2[4]~input_o\ & ((inst48(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => ALT_INV_inst415(17),
	datad => ALT_INV_inst48(17),
	datae => ALT_INV_inst54(17),
	dataf => ALT_INV_inst46(17),
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X89_Y70_N36
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\ = ( inst51(17) & ( inst418(17) & ( ((!\RR2[4]~input_o\ & ((inst417(17)))) # (\RR2[4]~input_o\ & (inst49(17)))) # (\RR2[2]~input_o\) ) ) ) # ( !inst51(17) & ( inst418(17) & ( 
-- (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst417(17)))) # (\RR2[4]~input_o\ & (inst49(17))))) # (\RR2[2]~input_o\ & (!\RR2[4]~input_o\)) ) ) ) # ( inst51(17) & ( !inst418(17) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst417(17)))) # 
-- (\RR2[4]~input_o\ & (inst49(17))))) # (\RR2[2]~input_o\ & (\RR2[4]~input_o\)) ) ) ) # ( !inst51(17) & ( !inst418(17) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst417(17)))) # (\RR2[4]~input_o\ & (inst49(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => ALT_INV_inst49(17),
	datad => ALT_INV_inst417(17),
	datae => ALT_INV_inst51(17),
	dataf => ALT_INV_inst418(17),
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X74_Y69_N38
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ = ( inst52(17) & ( inst47(17) & ( ((!\RR2[2]~input_o\ & (inst111(17))) # (\RR2[2]~input_o\ & ((inst419(17))))) # (\RR2[4]~input_o\) ) ) ) # ( !inst52(17) & ( inst47(17) & ( 
-- (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst111(17))) # (\RR2[2]~input_o\ & ((inst419(17)))))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)))) ) ) ) # ( inst52(17) & ( !inst47(17) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst111(17))) # 
-- (\RR2[2]~input_o\ & ((inst419(17)))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)))) ) ) ) # ( !inst52(17) & ( !inst47(17) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst111(17))) # (\RR2[2]~input_o\ & ((inst419(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst111(17),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst419(17),
	datae => ALT_INV_inst52(17),
	dataf => ALT_INV_inst47(17),
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X88_Y68_N36
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\ = ( inst53(17) & ( \RR2[4]~input_o\ & ( (inst50(17)) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(17) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst50(17)) ) ) ) # ( inst53(17) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(17)))) # (\RR2[2]~input_o\ & (inst4115(17))) ) ) ) # ( !inst53(17) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(17)))) # (\RR2[2]~input_o\ & (inst4115(17))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst4115(17),
	datab => ALT_INV_inst416(17),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst50(17),
	datae => ALT_INV_inst53(17),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X78_Y62_N12
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\ & ( (!\RR2[1]~input_o\ & 
-- (((!\RR2[0]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\)))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\ & ( (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\)))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\ & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\)))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\ & (!\RR2[0]~input_o\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~8_combout\ & ( (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~7_combout\)))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~6_combout\ & (!\RR2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~7_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~5_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~8_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y60_N32
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\ = ( inst66(17) & ( inst65(17) & ( ((!\RR2[1]~input_o\ & ((inst63(17)))) # (\RR2[1]~input_o\ & (inst614(17)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(17) & ( inst65(17) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(17)))) # (\RR2[1]~input_o\ & (inst614(17))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst66(17) & ( !inst65(17) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(17)))) # 
-- (\RR2[1]~input_o\ & (inst614(17))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst66(17) & ( !inst65(17) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(17)))) # (\RR2[1]~input_o\ & (inst614(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(17),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst63(17),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(17),
	dataf => ALT_INV_inst65(17),
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X78_Y68_N12
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\ = ( inst61(17) & ( inst59(17) & ( ((!\RR2[1]~input_o\ & ((inst60(17)))) # (\RR2[1]~input_o\ & (inst62(17)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(17) & ( inst59(17) & ( 
-- (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\) # (inst60(17))))) # (\RR2[1]~input_o\ & (inst62(17) & ((!\RR2[0]~input_o\)))) ) ) ) # ( inst61(17) & ( !inst59(17) & ( (!\RR2[1]~input_o\ & (((inst60(17) & !\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\)) # (inst62(17)))) ) ) ) # ( !inst61(17) & ( !inst59(17) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(17)))) # (\RR2[1]~input_o\ & (inst62(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst62(17),
	datac => ALT_INV_inst60(17),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst61(17),
	dataf => ALT_INV_inst59(17),
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y61_N8
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ = ( inst69(17) & ( \RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # (inst70(17)) ) ) ) # ( !inst69(17) & ( \RR2[1]~input_o\ & ( (inst70(17) & !\RR2[0]~input_o\) ) ) ) # ( inst69(17) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst68(17))) # (\RR2[0]~input_o\ & ((inst67(17)))) ) ) ) # ( !inst69(17) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst68(17))) # (\RR2[0]~input_o\ & ((inst67(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(17),
	datab => ALT_INV_inst70(17),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst67(17),
	datae => ALT_INV_inst69(17),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y61_N24
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\ = ( inst58(17) & ( \RR2[1]~input_o\ & ( (inst56(17)) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(17) & ( \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & inst56(17)) ) ) ) # ( inst58(17) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst55(17))) # (\RR2[0]~input_o\ & ((inst57(17)))) ) ) ) # ( !inst58(17) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst55(17))) # (\RR2[0]~input_o\ & ((inst57(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(17),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst56(17),
	datad => ALT_INV_inst57(17),
	datae => ALT_INV_inst58(17),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y61_N18
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & 
-- (((!\RR2[4]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\))) # (\RR2[2]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\ & !\RR2[4]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\ & 
-- ((\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~3_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~1_combout\ & ((\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~2_combout\ & !\RR2[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~1_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~2_combout\,
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~3_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~0_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X81_Y68_N6
\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\) # 
-- (\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[17]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[17]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110110001000100011011000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[17]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~9_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w17_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w17_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X81_Y73_N24
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\ = ( inst53(16) & ( inst4115(16) & ( ((!\RR2[4]~input_o\ & (inst416(16))) # (\RR2[4]~input_o\ & ((inst50(16))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(16) & ( inst4115(16) & ( 
-- (!\RR2[4]~input_o\ & (((inst416(16))) # (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (!\RR2[2]~input_o\ & ((inst50(16))))) ) ) ) # ( inst53(16) & ( !inst4115(16) & ( (!\RR2[4]~input_o\ & (!\RR2[2]~input_o\ & (inst416(16)))) # (\RR2[4]~input_o\ & 
-- (((inst50(16))) # (\RR2[2]~input_o\))) ) ) ) # ( !inst53(16) & ( !inst4115(16) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst416(16))) # (\RR2[4]~input_o\ & ((inst50(16)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst416(16),
	datad => ALT_INV_inst50(16),
	datae => ALT_INV_inst53(16),
	dataf => ALT_INV_inst4115(16),
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X74_Y69_N12
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\ = ( inst52(16) & ( inst47(16) & ( ((!\RR2[2]~input_o\ & (inst111(16))) # (\RR2[2]~input_o\ & ((inst419(16))))) # (\RR2[4]~input_o\) ) ) ) # ( !inst52(16) & ( inst47(16) & ( 
-- (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst111(16))) # (\RR2[2]~input_o\ & ((inst419(16)))))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)))) ) ) ) # ( inst52(16) & ( !inst47(16) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst111(16))) # 
-- (\RR2[2]~input_o\ & ((inst419(16)))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)))) ) ) ) # ( !inst52(16) & ( !inst47(16) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst111(16))) # (\RR2[2]~input_o\ & ((inst419(16)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst111(16),
	datac => ALT_INV_inst419(16),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst52(16),
	dataf => ALT_INV_inst47(16),
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X77_Y72_N12
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\ = ( inst51(16) & ( inst417(16) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst49(16)))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\) # (inst418(16))))) ) ) ) # ( !inst51(16) & ( 
-- inst417(16) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst49(16)))) # (\RR2[2]~input_o\ & (((inst418(16) & !\RR2[4]~input_o\)))) ) ) ) # ( inst51(16) & ( !inst417(16) & ( (!\RR2[2]~input_o\ & (inst49(16) & ((\RR2[4]~input_o\)))) # 
-- (\RR2[2]~input_o\ & (((\RR2[4]~input_o\) # (inst418(16))))) ) ) ) # ( !inst51(16) & ( !inst417(16) & ( (!\RR2[2]~input_o\ & (inst49(16) & ((\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (((inst418(16) & !\RR2[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst49(16),
	datac => ALT_INV_inst418(16),
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst51(16),
	dataf => ALT_INV_inst417(16),
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X80_Y71_N24
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\ = ( inst54(16) & ( inst46(16) & ( ((!\RR2[4]~input_o\ & ((inst415(16)))) # (\RR2[4]~input_o\ & (inst48(16)))) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(16) & ( inst46(16) & ( 
-- (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst415(16)))) # (\RR2[4]~input_o\ & (inst48(16))))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( inst54(16) & ( !inst46(16) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst415(16)))) # 
-- (\RR2[4]~input_o\ & (inst48(16))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( !inst54(16) & ( !inst46(16) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst415(16)))) # (\RR2[4]~input_o\ & (inst48(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(16),
	datab => ALT_INV_inst415(16),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst54(16),
	dataf => ALT_INV_inst46(16),
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X74_Y64_N12
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\ = ( \RR2[1]~input_o\ & ( \RR2[0]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~8_combout\ ) ) ) # ( !\RR2[1]~input_o\ & ( \RR2[0]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~7_combout\ ) ) ) # ( \RR2[1]~input_o\ & ( !\RR2[0]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~6_combout\ ) ) ) # ( !\RR2[1]~input_o\ & ( !\RR2[0]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~8_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~5_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~7_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X78_Y68_N0
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\ = ( inst61(16) & ( \RR2[0]~input_o\ & ( (\RR2[1]~input_o\) # (inst59(16)) ) ) ) # ( !inst61(16) & ( \RR2[0]~input_o\ & ( (inst59(16) & !\RR2[1]~input_o\) ) ) ) # ( inst61(16) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst60(16))) # (\RR2[1]~input_o\ & ((inst62(16)))) ) ) ) # ( !inst61(16) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst60(16))) # (\RR2[1]~input_o\ & ((inst62(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst60(16),
	datab => ALT_INV_inst59(16),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst62(16),
	datae => ALT_INV_inst61(16),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X75_Y62_N0
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\ = ( inst66(16) & ( inst65(16) & ( ((!\RR2[1]~input_o\ & (inst63(16))) # (\RR2[1]~input_o\ & ((inst614(16))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(16) & ( inst65(16) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst63(16))) # (\RR2[1]~input_o\ & ((inst614(16)))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst66(16) & ( !inst65(16) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst63(16))) # 
-- (\RR2[1]~input_o\ & ((inst614(16)))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst66(16) & ( !inst65(16) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst63(16))) # (\RR2[1]~input_o\ & ((inst614(16)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst63(16),
	datac => ALT_INV_inst614(16),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(16),
	dataf => ALT_INV_inst65(16),
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X81_Y61_N32
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\ = ( inst58(16) & ( inst57(16) & ( ((!\RR2[1]~input_o\ & (inst55(16))) # (\RR2[1]~input_o\ & ((inst56(16))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(16) & ( inst57(16) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst55(16))) # (\RR2[1]~input_o\ & ((inst56(16)))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst58(16) & ( !inst57(16) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst55(16))) # 
-- (\RR2[1]~input_o\ & ((inst56(16)))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst58(16) & ( !inst57(16) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst55(16))) # (\RR2[1]~input_o\ & ((inst56(16)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(16),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst56(16),
	datae => ALT_INV_inst58(16),
	dataf => ALT_INV_inst57(16),
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y61_N36
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ = ( inst69(16) & ( inst67(16) & ( ((!\RR2[1]~input_o\ & ((inst68(16)))) # (\RR2[1]~input_o\ & (inst70(16)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(16) & ( inst67(16) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst68(16)))) # (\RR2[1]~input_o\ & (inst70(16))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst69(16) & ( !inst67(16) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst68(16)))) # 
-- (\RR2[1]~input_o\ & (inst70(16))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst69(16) & ( !inst67(16) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst68(16)))) # (\RR2[1]~input_o\ & (inst70(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst70(16),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst68(16),
	datae => ALT_INV_inst69(16),
	dataf => ALT_INV_inst67(16),
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X78_Y68_N38
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ & ( (!\RR2[2]~input_o\ & 
-- ((!\RR2[4]~input_o\) # ((\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\)))) # (\RR2[2]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\)) # (\RR2[4]~input_o\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ & ( (!\RR2[2]~input_o\ & (\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\)))) # (\RR2[2]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\)) # (\RR2[4]~input_o\))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\) # 
-- ((\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\)))) # (\RR2[2]~input_o\ & (!\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~0_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~3_combout\ & ( (!\RR2[2]~input_o\ & (\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~1_combout\)))) # (\RR2[2]~input_o\ & (!\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~2_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~1_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~0_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~3_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X78_Y68_N10
\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[16]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~9_combout\ & !\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[16]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[16]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w16_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w16_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X80_Y71_N12
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\ = ( inst54(15) & ( inst48(15) & ( ((!\RR2[2]~input_o\ & (inst415(15))) # (\RR2[2]~input_o\ & ((inst46(15))))) # (\RR2[4]~input_o\) ) ) ) # ( !inst54(15) & ( inst48(15) & ( 
-- (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst415(15))) # (\RR2[2]~input_o\ & ((inst46(15)))))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)))) ) ) ) # ( inst54(15) & ( !inst48(15) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst415(15))) # 
-- (\RR2[2]~input_o\ & ((inst46(15)))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)))) ) ) ) # ( !inst54(15) & ( !inst48(15) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst415(15))) # (\RR2[2]~input_o\ & ((inst46(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst415(15),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst46(15),
	datae => ALT_INV_inst54(15),
	dataf => ALT_INV_inst48(15),
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X80_Y71_N8
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\ = ( inst52(15) & ( \RR2[2]~input_o\ & ( (\RR2[4]~input_o\) # (inst419(15)) ) ) ) # ( !inst52(15) & ( \RR2[2]~input_o\ & ( (inst419(15) & !\RR2[4]~input_o\) ) ) ) # ( inst52(15) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst111(15)))) # (\RR2[4]~input_o\ & (inst47(15))) ) ) ) # ( !inst52(15) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst111(15)))) # (\RR2[4]~input_o\ & (inst47(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst419(15),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => ALT_INV_inst47(15),
	datad => ALT_INV_inst111(15),
	datae => ALT_INV_inst52(15),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X77_Y72_N20
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\ = ( inst51(15) & ( inst417(15) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst49(15))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst418(15)))) ) ) ) # ( !inst51(15) & ( 
-- inst417(15) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst49(15))))) # (\RR2[2]~input_o\ & (inst418(15) & ((!\RR2[4]~input_o\)))) ) ) ) # ( inst51(15) & ( !inst417(15) & ( (!\RR2[2]~input_o\ & (((inst49(15) & \RR2[4]~input_o\)))) # 
-- (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst418(15)))) ) ) ) # ( !inst51(15) & ( !inst417(15) & ( (!\RR2[2]~input_o\ & (((inst49(15) & \RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (inst418(15) & ((!\RR2[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(15),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst49(15),
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst51(15),
	dataf => ALT_INV_inst417(15),
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X81_Y73_N12
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ = ( inst53(15) & ( inst4115(15) & ( ((!\RR2[4]~input_o\ & (inst416(15))) # (\RR2[4]~input_o\ & ((inst50(15))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(15) & ( inst4115(15) & ( 
-- (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst416(15))) # (\RR2[4]~input_o\ & ((inst50(15)))))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( inst53(15) & ( !inst4115(15) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst416(15))) # 
-- (\RR2[4]~input_o\ & ((inst50(15)))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( !inst53(15) & ( !inst4115(15) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst416(15))) # (\RR2[4]~input_o\ & ((inst50(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst416(15),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst50(15),
	datae => ALT_INV_inst53(15),
	dataf => ALT_INV_inst4115(15),
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X85_Y68_N24
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ & ( \RR2[0]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\) # 
-- (\RR2[1]~input_o\) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~7_combout\) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\)) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~8_combout\ & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~5_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~7_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~8_combout\,
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X77_Y64_N0
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\ = ( inst61(15) & ( \RR2[0]~input_o\ & ( (inst59(15)) # (\RR2[1]~input_o\) ) ) ) # ( !inst61(15) & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & inst59(15)) ) ) ) # ( inst61(15) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst60(15)))) # (\RR2[1]~input_o\ & (inst62(15))) ) ) ) # ( !inst61(15) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst60(15)))) # (\RR2[1]~input_o\ & (inst62(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst59(15),
	datac => ALT_INV_inst62(15),
	datad => ALT_INV_inst60(15),
	datae => ALT_INV_inst61(15),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X77_Y61_N4
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\ = ( inst66(15) & ( inst65(15) & ( ((!\RR2[1]~input_o\ & ((inst63(15)))) # (\RR2[1]~input_o\ & (inst614(15)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(15) & ( inst65(15) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(15)))) # (\RR2[1]~input_o\ & (inst614(15))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst66(15) & ( !inst65(15) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(15)))) # 
-- (\RR2[1]~input_o\ & (inst614(15))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst66(15) & ( !inst65(15) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(15)))) # (\RR2[1]~input_o\ & (inst614(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst614(15),
	datac => ALT_INV_inst63(15),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(15),
	dataf => ALT_INV_inst65(15),
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X81_Y61_N4
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\ = ( inst69(15) & ( inst67(15) & ( ((!\RR2[1]~input_o\ & ((inst68(15)))) # (\RR2[1]~input_o\ & (inst70(15)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(15) & ( inst67(15) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst68(15)))) # (\RR2[1]~input_o\ & (inst70(15))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst69(15) & ( !inst67(15) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst68(15)))) # 
-- (\RR2[1]~input_o\ & (inst70(15))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst69(15) & ( !inst67(15) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst68(15)))) # (\RR2[1]~input_o\ & (inst70(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst70(15),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst68(15),
	datae => ALT_INV_inst69(15),
	dataf => ALT_INV_inst67(15),
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y61_N0
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ = ( inst58(15) & ( inst57(15) & ( ((!\RR2[1]~input_o\ & (inst55(15))) # (\RR2[1]~input_o\ & ((inst56(15))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(15) & ( inst57(15) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst55(15))) # (\RR2[1]~input_o\ & ((inst56(15)))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst58(15) & ( !inst57(15) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst55(15))) # 
-- (\RR2[1]~input_o\ & ((inst56(15)))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst58(15) & ( !inst57(15) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst55(15))) # (\RR2[1]~input_o\ & ((inst56(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(15),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst56(15),
	datae => ALT_INV_inst58(15),
	dataf => ALT_INV_inst57(15),
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X77_Y61_N12
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\ = ( \RR2[4]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\)) # (\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\))) ) ) ) # ( !\RR2[4]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\) ) ) ) # ( \RR2[4]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout\)) # (\RR2[2]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~3_combout\))) ) ) ) # ( !\RR2[4]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout\ & ( (\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout\ & 
-- \RR2[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~2_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~1_combout\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~3_combout\,
	datae => \ALT_INV_RR2[4]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~0_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X85_Y68_N8
\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~10_combout\ = ( \GR[15]~input_o\ & ( ((!\RR2[3]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\)) # (\RR2[3]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\) ) ) # ( !\GR[15]~input_o\ & ( (!\GR[0]~input_o\ & ((!\RR2[3]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~9_combout\)) # 
-- (\RR2[3]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001111011111110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~9_combout\,
	datab => \ALT_INV_RR2[3]~input_o\,
	datac => \ALT_INV_GR[0]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w15_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_GR[15]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w15_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X77_Y61_N32
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\ = ( inst66(14) & ( inst63(14) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)) # (inst65(14)))) # (\RR2[1]~input_o\ & (((inst614(14)) # (\RR2[0]~input_o\)))) ) ) ) # ( !inst66(14) & ( 
-- inst63(14) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)) # (inst65(14)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst614(14))))) ) ) ) # ( inst66(14) & ( !inst63(14) & ( (!\RR2[1]~input_o\ & (inst65(14) & (\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & 
-- (((inst614(14)) # (\RR2[0]~input_o\)))) ) ) ) # ( !inst66(14) & ( !inst63(14) & ( (!\RR2[1]~input_o\ & (inst65(14) & (\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst614(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst65(14),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst614(14),
	datae => ALT_INV_inst66(14),
	dataf => ALT_INV_inst63(14),
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X81_Y61_N12
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\ = ( inst69(14) & ( inst67(14) & ( ((!\RR2[1]~input_o\ & (inst68(14))) # (\RR2[1]~input_o\ & ((inst70(14))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(14) & ( inst67(14) & ( 
-- (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (inst68(14)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst70(14))))) ) ) ) # ( inst69(14) & ( !inst67(14) & ( (!\RR2[1]~input_o\ & (inst68(14) & (!\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((inst70(14)) 
-- # (\RR2[0]~input_o\)))) ) ) ) # ( !inst69(14) & ( !inst67(14) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(14))) # (\RR2[1]~input_o\ & ((inst70(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst68(14),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst70(14),
	datae => ALT_INV_inst69(14),
	dataf => ALT_INV_inst67(14),
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X78_Y61_N16
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\ = ( inst61(14) & ( inst59(14) & ( ((!\RR2[1]~input_o\ & ((inst60(14)))) # (\RR2[1]~input_o\ & (inst62(14)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(14) & ( inst59(14) & ( 
-- (!\RR2[1]~input_o\ & (((inst60(14)) # (\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & (inst62(14) & (!\RR2[0]~input_o\))) ) ) ) # ( inst61(14) & ( !inst59(14) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst60(14))))) # (\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\)) # (inst62(14)))) ) ) ) # ( !inst61(14) & ( !inst59(14) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(14)))) # (\RR2[1]~input_o\ & (inst62(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(14),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst60(14),
	datae => ALT_INV_inst61(14),
	dataf => ALT_INV_inst59(14),
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y61_N28
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\ = ( inst58(14) & ( inst55(14) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst56(14)))) # (\RR2[0]~input_o\ & (((inst57(14)) # (\RR2[1]~input_o\)))) ) ) ) # ( !inst58(14) & ( 
-- inst55(14) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst56(14)))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst57(14))))) ) ) ) # ( inst58(14) & ( !inst55(14) & ( (!\RR2[0]~input_o\ & (inst56(14) & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & 
-- (((inst57(14)) # (\RR2[1]~input_o\)))) ) ) ) # ( !inst58(14) & ( !inst55(14) & ( (!\RR2[0]~input_o\ & (inst56(14) & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst57(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(14),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst57(14),
	datae => ALT_INV_inst58(14),
	dataf => ALT_INV_inst55(14),
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X77_Y61_N36
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\ & ( (!\RR2[4]~input_o\) # 
-- ((!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\)) # (\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\))) # (\RR2[2]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\ & \RR2[4]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\ & 
-- ((\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~2_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout\ & ( (\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout\)) # (\RR2[2]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~1_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~3_combout\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~2_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~0_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X77_Y72_N28
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\ = ( inst51(14) & ( \RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (inst49(14)) ) ) ) # ( !inst51(14) & ( \RR2[4]~input_o\ & ( (inst49(14) & !\RR2[2]~input_o\) ) ) ) # ( inst51(14) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst417(14))) # (\RR2[2]~input_o\ & ((inst418(14)))) ) ) ) # ( !inst51(14) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & (inst417(14))) # (\RR2[2]~input_o\ & ((inst418(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(14),
	datab => ALT_INV_inst417(14),
	datac => ALT_INV_inst418(14),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst51(14),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X81_Y73_N0
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\ = ( inst53(14) & ( inst50(14) & ( ((!\RR2[2]~input_o\ & ((inst416(14)))) # (\RR2[2]~input_o\ & (inst4115(14)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst53(14) & ( inst50(14) & ( 
-- (!\RR2[2]~input_o\ & (((inst416(14)) # (\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (inst4115(14) & (!\RR2[4]~input_o\))) ) ) ) # ( inst53(14) & ( !inst50(14) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst416(14))))) # (\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\)) # (inst4115(14)))) ) ) ) # ( !inst53(14) & ( !inst50(14) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst416(14)))) # (\RR2[2]~input_o\ & (inst4115(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst4115(14),
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst416(14),
	datae => ALT_INV_inst53(14),
	dataf => ALT_INV_inst50(14),
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X78_Y71_N20
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ = ( inst54(14) & ( inst46(14) & ( ((!\RR2[4]~input_o\ & (inst415(14))) # (\RR2[4]~input_o\ & ((inst48(14))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(14) & ( inst46(14) & ( 
-- (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst415(14)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst48(14))))) ) ) ) # ( inst54(14) & ( !inst46(14) & ( (!\RR2[4]~input_o\ & (inst415(14) & (!\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & 
-- (((inst48(14)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst54(14) & ( !inst46(14) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst415(14))) # (\RR2[4]~input_o\ & ((inst48(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst415(14),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst48(14),
	datae => ALT_INV_inst54(14),
	dataf => ALT_INV_inst46(14),
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X80_Y71_N16
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\ = ( inst52(14) & ( inst111(14) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst419(14)))) # (\RR2[4]~input_o\ & (((inst47(14)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst52(14) & ( 
-- inst111(14) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst419(14)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst47(14))))) ) ) ) # ( inst52(14) & ( !inst111(14) & ( (!\RR2[4]~input_o\ & (inst419(14) & (\RR2[2]~input_o\))) # 
-- (\RR2[4]~input_o\ & (((inst47(14)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst52(14) & ( !inst111(14) & ( (!\RR2[4]~input_o\ & (inst419(14) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst47(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst419(14),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst47(14),
	datae => ALT_INV_inst52(14),
	dataf => ALT_INV_inst111(14),
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X77_Y65_N10
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\ & ( (!\RR2[0]~input_o\) # 
-- ((!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\ & ( (!\RR2[0]~input_o\ & (!\RR2[1]~input_o\)) # (\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\))))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\ & ( (!\RR2[0]~input_o\ & (\RR2[1]~input_o\)) # (\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\)) # (\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\))))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~6_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~5_combout\ & ( (\RR2[0]~input_o\ & 
-- ((!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~7_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~7_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~8_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~6_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~5_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X77_Y61_N0
\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[14]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110110001101110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[14]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~4_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w14_n0_mux_dataout~9_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w14_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X80_Y69_N20
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\ = ( inst52(13) & ( inst47(13) & ( ((!\RR2[2]~input_o\ & ((inst111(13)))) # (\RR2[2]~input_o\ & (inst419(13)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst52(13) & ( inst47(13) & ( 
-- (!\RR2[2]~input_o\ & (((inst111(13)) # (\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (inst419(13) & (!\RR2[4]~input_o\))) ) ) ) # ( inst52(13) & ( !inst47(13) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst111(13))))) # (\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\)) # (inst419(13)))) ) ) ) # ( !inst52(13) & ( !inst47(13) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst111(13)))) # (\RR2[2]~input_o\ & (inst419(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst419(13),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst111(13),
	datae => ALT_INV_inst52(13),
	dataf => ALT_INV_inst47(13),
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X81_Y73_N8
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\ = ( inst53(13) & ( \RR2[4]~input_o\ & ( (inst50(13)) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(13) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst50(13)) ) ) ) # ( inst53(13) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(13)))) # (\RR2[2]~input_o\ & (inst4115(13))) ) ) ) # ( !inst53(13) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(13)))) # (\RR2[2]~input_o\ & (inst4115(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst4115(13),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst416(13),
	datad => ALT_INV_inst50(13),
	datae => ALT_INV_inst53(13),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X78_Y71_N28
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ = ( inst54(13) & ( inst48(13) & ( ((!\RR2[2]~input_o\ & ((inst415(13)))) # (\RR2[2]~input_o\ & (inst46(13)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst54(13) & ( inst48(13) & ( 
-- (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst415(13)))) # (\RR2[2]~input_o\ & (inst46(13))))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)))) ) ) ) # ( inst54(13) & ( !inst48(13) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst415(13)))) # 
-- (\RR2[2]~input_o\ & (inst46(13))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)))) ) ) ) # ( !inst54(13) & ( !inst48(13) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst415(13)))) # (\RR2[2]~input_o\ & (inst46(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst46(13),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst415(13),
	datae => ALT_INV_inst54(13),
	dataf => ALT_INV_inst48(13),
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X77_Y72_N16
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ = ( inst51(13) & ( inst417(13) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst49(13)))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\) # (inst418(13))))) ) ) ) # ( !inst51(13) & ( 
-- inst417(13) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst49(13)))) # (\RR2[2]~input_o\ & (((inst418(13) & !\RR2[4]~input_o\)))) ) ) ) # ( inst51(13) & ( !inst417(13) & ( (!\RR2[2]~input_o\ & (inst49(13) & ((\RR2[4]~input_o\)))) # 
-- (\RR2[2]~input_o\ & (((\RR2[4]~input_o\) # (inst418(13))))) ) ) ) # ( !inst51(13) & ( !inst417(13) & ( (!\RR2[2]~input_o\ & (inst49(13) & ((\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (((inst418(13) & !\RR2[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(13),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst418(13),
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst51(13),
	dataf => ALT_INV_inst417(13),
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X78_Y65_N18
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ & ( (!\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ & ( (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\ & \RR2[0]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ & ( (!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\ & 
-- ((!\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~6_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~7_combout\ & ( (!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~5_combout\ & ((!\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~8_combout\ & \RR2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~5_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~8_combout\,
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~6_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~7_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X80_Y65_N4
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\ = ( inst69(13) & ( inst68(13) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(13))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst67(13)))) ) ) ) # ( !inst69(13) & ( 
-- inst68(13) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(13))))) # (\RR2[0]~input_o\ & (inst67(13) & (!\RR2[1]~input_o\))) ) ) ) # ( inst69(13) & ( !inst68(13) & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & inst70(13))))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\)) # (inst67(13)))) ) ) ) # ( !inst69(13) & ( !inst68(13) & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & inst70(13))))) # (\RR2[0]~input_o\ & (inst67(13) & (!\RR2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst67(13),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst70(13),
	datae => ALT_INV_inst69(13),
	dataf => ALT_INV_inst68(13),
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X77_Y63_N12
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\ = ( inst58(13) & ( \RR2[0]~input_o\ & ( (inst57(13)) # (\RR2[1]~input_o\) ) ) ) # ( !inst58(13) & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & inst57(13)) ) ) ) # ( inst58(13) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst55(13))) # (\RR2[1]~input_o\ & ((inst56(13)))) ) ) ) # ( !inst58(13) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst55(13))) # (\RR2[1]~input_o\ & ((inst56(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst55(13),
	datac => ALT_INV_inst57(13),
	datad => ALT_INV_inst56(13),
	datae => ALT_INV_inst58(13),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X77_Y64_N28
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\ = ( inst61(13) & ( \RR2[0]~input_o\ & ( (inst59(13)) # (\RR2[1]~input_o\) ) ) ) # ( !inst61(13) & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & inst59(13)) ) ) ) # ( inst61(13) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst60(13)))) # (\RR2[1]~input_o\ & (inst62(13))) ) ) ) # ( !inst61(13) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst60(13)))) # (\RR2[1]~input_o\ & (inst62(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst62(13),
	datac => ALT_INV_inst59(13),
	datad => ALT_INV_inst60(13),
	datae => ALT_INV_inst61(13),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X78_Y65_N4
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\ = ( inst66(13) & ( inst63(13) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst614(13)))) # (\RR2[0]~input_o\ & (((inst65(13)) # (\RR2[1]~input_o\)))) ) ) ) # ( !inst66(13) & ( 
-- inst63(13) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst614(13)))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst65(13))))) ) ) ) # ( inst66(13) & ( !inst63(13) & ( (!\RR2[0]~input_o\ & (inst614(13) & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ 
-- & (((inst65(13)) # (\RR2[1]~input_o\)))) ) ) ) # ( !inst66(13) & ( !inst63(13) & ( (!\RR2[0]~input_o\ & (inst614(13) & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst65(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst614(13),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst65(13),
	datae => ALT_INV_inst66(13),
	dataf => ALT_INV_inst63(13),
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X77_Y69_N32
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\ = ( \RR2[4]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\) ) ) ) # ( !\RR2[4]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\)) # (\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\))) ) ) ) # ( \RR2[4]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\ & ( (\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~3_combout\ & \RR2[2]~input_o\) ) ) ) # ( !\RR2[4]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout\)) # (\RR2[2]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~3_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~2_combout\,
	datae => \ALT_INV_RR2[4]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~1_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X78_Y65_N36
\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\) # 
-- (\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[13]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[13]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[13]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~9_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w13_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w13_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X83_Y70_N36
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\ = ( inst51(12) & ( \RR2[4]~input_o\ & ( (inst49(12)) # (\RR2[2]~input_o\) ) ) ) # ( !inst51(12) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst49(12)) ) ) ) # ( inst51(12) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst417(12)))) # (\RR2[2]~input_o\ & (inst418(12))) ) ) ) # ( !inst51(12) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst417(12)))) # (\RR2[2]~input_o\ & (inst418(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(12),
	datab => ALT_INV_inst417(12),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst49(12),
	datae => ALT_INV_inst51(12),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X85_Y66_N4
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\ = ( inst53(12) & ( \RR2[4]~input_o\ & ( (inst50(12)) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(12) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst50(12)) ) ) ) # ( inst53(12) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(12)))) # (\RR2[2]~input_o\ & (inst4115(12))) ) ) ) # ( !inst53(12) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(12)))) # (\RR2[2]~input_o\ & (inst4115(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst50(12),
	datac => ALT_INV_inst4115(12),
	datad => ALT_INV_inst416(12),
	datae => ALT_INV_inst53(12),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X75_Y69_N28
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\ = ( inst52(12) & ( inst111(12) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\) # ((inst419(12))))) # (\RR2[4]~input_o\ & (((inst47(12))) # (\RR2[2]~input_o\))) ) ) ) # ( !inst52(12) & ( 
-- inst111(12) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\) # ((inst419(12))))) # (\RR2[4]~input_o\ & (!\RR2[2]~input_o\ & (inst47(12)))) ) ) ) # ( inst52(12) & ( !inst111(12) & ( (!\RR2[4]~input_o\ & (\RR2[2]~input_o\ & ((inst419(12))))) # 
-- (\RR2[4]~input_o\ & (((inst47(12))) # (\RR2[2]~input_o\))) ) ) ) # ( !inst52(12) & ( !inst111(12) & ( (!\RR2[4]~input_o\ & (\RR2[2]~input_o\ & ((inst419(12))))) # (\RR2[4]~input_o\ & (!\RR2[2]~input_o\ & (inst47(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst47(12),
	datad => ALT_INV_inst419(12),
	datae => ALT_INV_inst52(12),
	dataf => ALT_INV_inst111(12),
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X86_Y70_N4
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\ = ( inst54(12) & ( inst415(12) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst48(12))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst46(12)))) ) ) ) # ( !inst54(12) & ( 
-- inst415(12) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst48(12))))) # (\RR2[2]~input_o\ & (inst46(12) & (!\RR2[4]~input_o\))) ) ) ) # ( inst54(12) & ( !inst415(12) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst48(12))))) # (\RR2[2]~input_o\ 
-- & (((\RR2[4]~input_o\)) # (inst46(12)))) ) ) ) # ( !inst54(12) & ( !inst415(12) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst48(12))))) # (\RR2[2]~input_o\ & (inst46(12) & (!\RR2[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst46(12),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst48(12),
	datae => ALT_INV_inst54(12),
	dataf => ALT_INV_inst415(12),
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X83_Y68_N14
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\ & ( (!\RR2[0]~input_o\) # 
-- ((!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\ & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\))))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\ & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\)) # (\RR2[1]~input_o\ 
-- & ((\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\))))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~6_combout\ & ( (\RR2[0]~input_o\ & 
-- ((!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~7_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~7_combout\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~8_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~5_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~6_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X80_Y65_N32
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\ = ( inst69(12) & ( inst70(12) & ( ((!\RR2[0]~input_o\ & ((inst68(12)))) # (\RR2[0]~input_o\ & (inst67(12)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst69(12) & ( inst70(12) & ( 
-- (!\RR2[0]~input_o\ & (((inst68(12)) # (\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (inst67(12) & (!\RR2[1]~input_o\))) ) ) ) # ( inst69(12) & ( !inst70(12) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst68(12))))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\)) # (inst67(12)))) ) ) ) # ( !inst69(12) & ( !inst70(12) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst68(12)))) # (\RR2[0]~input_o\ & (inst67(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst67(12),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst68(12),
	datae => ALT_INV_inst69(12),
	dataf => ALT_INV_inst70(12),
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X77_Y63_N0
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\ = ( inst58(12) & ( inst55(12) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)) # (inst57(12)))) # (\RR2[1]~input_o\ & (((inst56(12)) # (\RR2[0]~input_o\)))) ) ) ) # ( !inst58(12) & ( 
-- inst55(12) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)) # (inst57(12)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst56(12))))) ) ) ) # ( inst58(12) & ( !inst55(12) & ( (!\RR2[1]~input_o\ & (inst57(12) & (\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & 
-- (((inst56(12)) # (\RR2[0]~input_o\)))) ) ) ) # ( !inst58(12) & ( !inst55(12) & ( (!\RR2[1]~input_o\ & (inst57(12) & (\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst56(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst57(12),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst56(12),
	datae => ALT_INV_inst58(12),
	dataf => ALT_INV_inst55(12),
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X78_Y65_N24
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\ = ( inst66(12) & ( \RR2[0]~input_o\ & ( (\RR2[1]~input_o\) # (inst65(12)) ) ) ) # ( !inst66(12) & ( \RR2[0]~input_o\ & ( (inst65(12) & !\RR2[1]~input_o\) ) ) ) # ( inst66(12) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst63(12))) # (\RR2[1]~input_o\ & ((inst614(12)))) ) ) ) # ( !inst66(12) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst63(12))) # (\RR2[1]~input_o\ & ((inst614(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst65(12),
	datab => ALT_INV_inst63(12),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst614(12),
	datae => ALT_INV_inst66(12),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X83_Y68_N24
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ = ( inst61(12) & ( inst59(12) & ( ((!\RR2[1]~input_o\ & ((inst60(12)))) # (\RR2[1]~input_o\ & (inst62(12)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(12) & ( inst59(12) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(12)))) # (\RR2[1]~input_o\ & (inst62(12))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst61(12) & ( !inst59(12) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(12)))) # 
-- (\RR2[1]~input_o\ & (inst62(12))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst61(12) & ( !inst59(12) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(12)))) # (\RR2[1]~input_o\ & (inst62(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(12),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst60(12),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst61(12),
	dataf => ALT_INV_inst59(12),
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X83_Y68_N10
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\ = ( \RR2[4]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\))) # (\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR2[4]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ & ( (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\) # (\RR2[2]~input_o\) ) ) ) # ( \RR2[4]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout\))) # (\RR2[2]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR2[4]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~0_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_RR2[4]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~2_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X83_Y68_N16
\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~10_combout\ = ( \RR2[3]~input_o\ & ( \GR[12]~input_o\ & ( (\GR[0]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\) ) ) ) # ( !\RR2[3]~input_o\ & ( \GR[12]~input_o\ 
-- & ( (\GR[0]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\) ) ) ) # ( \RR2[3]~input_o\ & ( !\GR[12]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~4_combout\ & !\GR[0]~input_o\) ) ) ) # ( 
-- !\RR2[3]~input_o\ & ( !\GR[12]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~9_combout\ & !\GR[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~9_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w12_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_GR[0]~input_o\,
	datae => \ALT_INV_RR2[3]~input_o\,
	dataf => \ALT_INV_GR[12]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w12_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X80_Y69_N4
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\ = ( inst52(11) & ( inst47(11) & ( ((!\RR2[2]~input_o\ & (inst111(11))) # (\RR2[2]~input_o\ & ((inst419(11))))) # (\RR2[4]~input_o\) ) ) ) # ( !inst52(11) & ( inst47(11) & ( 
-- (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst111(11)))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst419(11))))) ) ) ) # ( inst52(11) & ( !inst47(11) & ( (!\RR2[2]~input_o\ & (inst111(11) & (!\RR2[4]~input_o\))) # (\RR2[2]~input_o\ & 
-- (((inst419(11)) # (\RR2[4]~input_o\)))) ) ) ) # ( !inst52(11) & ( !inst47(11) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst111(11))) # (\RR2[2]~input_o\ & ((inst419(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst111(11),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst419(11),
	datae => ALT_INV_inst52(11),
	dataf => ALT_INV_inst47(11),
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X86_Y70_N32
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\ = ( inst54(11) & ( \RR2[4]~input_o\ & ( (inst48(11)) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(11) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst48(11)) ) ) ) # ( inst54(11) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(11)))) # (\RR2[2]~input_o\ & (inst46(11))) ) ) ) # ( !inst54(11) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(11)))) # (\RR2[2]~input_o\ & (inst46(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst46(11),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst48(11),
	datad => ALT_INV_inst415(11),
	datae => ALT_INV_inst54(11),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X85_Y66_N32
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ = ( inst53(11) & ( \RR2[4]~input_o\ & ( (inst50(11)) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(11) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst50(11)) ) ) ) # ( inst53(11) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(11)))) # (\RR2[2]~input_o\ & (inst4115(11))) ) ) ) # ( !inst53(11) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(11)))) # (\RR2[2]~input_o\ & (inst4115(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst50(11),
	datac => ALT_INV_inst4115(11),
	datad => ALT_INV_inst416(11),
	datae => ALT_INV_inst53(11),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X87_Y70_N4
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\ = ( inst51(11) & ( inst417(11) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst49(11))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst418(11)))) ) ) ) # ( !inst51(11) & ( 
-- inst417(11) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst49(11))))) # (\RR2[2]~input_o\ & (inst418(11) & (!\RR2[4]~input_o\))) ) ) ) # ( inst51(11) & ( !inst417(11) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst49(11))))) # (\RR2[2]~input_o\ 
-- & (((\RR2[4]~input_o\)) # (inst418(11)))) ) ) ) # ( !inst51(11) & ( !inst417(11) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst49(11))))) # (\RR2[2]~input_o\ & (inst418(11) & (!\RR2[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(11),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst49(11),
	datae => ALT_INV_inst51(11),
	dataf => ALT_INV_inst417(11),
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X83_Y60_N14
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\ & ( ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\ & ( (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\ & !\RR2[0]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\ & ( (!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\ & 
-- ((!\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~8_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~7_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~5_combout\)) # (\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~5_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~8_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~7_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X80_Y62_N24
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\ = ( inst66(11) & ( \RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # (inst614(11)) ) ) ) # ( !inst66(11) & ( \RR2[1]~input_o\ & ( (inst614(11) & !\RR2[0]~input_o\) ) ) ) # ( inst66(11) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst63(11)))) # (\RR2[0]~input_o\ & (inst65(11))) ) ) ) # ( !inst66(11) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst63(11)))) # (\RR2[0]~input_o\ & (inst65(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst65(11),
	datab => ALT_INV_inst63(11),
	datac => ALT_INV_inst614(11),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst66(11),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X77_Y63_N8
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\ = ( inst58(11) & ( \RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # (inst56(11)) ) ) ) # ( !inst58(11) & ( \RR2[1]~input_o\ & ( (inst56(11) & !\RR2[0]~input_o\) ) ) ) # ( inst58(11) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst55(11)))) # (\RR2[0]~input_o\ & (inst57(11))) ) ) ) # ( !inst58(11) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst55(11)))) # (\RR2[0]~input_o\ & (inst57(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst57(11),
	datab => ALT_INV_inst55(11),
	datac => ALT_INV_inst56(11),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst58(11),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X80_Y65_N20
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\ = ( inst69(11) & ( inst70(11) & ( ((!\RR2[0]~input_o\ & (inst68(11))) # (\RR2[0]~input_o\ & ((inst67(11))))) # (\RR2[1]~input_o\) ) ) ) # ( !inst69(11) & ( inst70(11) & ( 
-- (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst68(11)))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst67(11))))) ) ) ) # ( inst69(11) & ( !inst70(11) & ( (!\RR2[0]~input_o\ & (inst68(11) & (!\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (((inst67(11)) 
-- # (\RR2[1]~input_o\)))) ) ) ) # ( !inst69(11) & ( !inst70(11) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst68(11))) # (\RR2[0]~input_o\ & ((inst67(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst68(11),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst67(11),
	datae => ALT_INV_inst69(11),
	dataf => ALT_INV_inst70(11),
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y62_N4
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\ = ( inst61(11) & ( \RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # (inst62(11)) ) ) ) # ( !inst61(11) & ( \RR2[1]~input_o\ & ( (inst62(11) & !\RR2[0]~input_o\) ) ) ) # ( inst61(11) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst60(11)))) # (\RR2[0]~input_o\ & (inst59(11))) ) ) ) # ( !inst61(11) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst60(11)))) # (\RR2[0]~input_o\ & (inst59(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst59(11),
	datab => ALT_INV_inst62(11),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst60(11),
	datae => ALT_INV_inst61(11),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X80_Y62_N32
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\ & ( ((!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\))) # (\RR2[2]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\)))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\)))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~3_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~1_combout\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~0_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~3_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~2_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X80_Y62_N14
\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\) # 
-- (\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[11]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[11]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110110001000100011011000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[11]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~9_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w11_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w11_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X87_Y70_N12
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\ = ( inst51(10) & ( inst49(10) & ( ((!\RR2[2]~input_o\ & ((inst417(10)))) # (\RR2[2]~input_o\ & (inst418(10)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst51(10) & ( inst49(10) & ( 
-- (!\RR2[2]~input_o\ & (((inst417(10)) # (\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (inst418(10) & (!\RR2[4]~input_o\))) ) ) ) # ( inst51(10) & ( !inst49(10) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst417(10))))) # (\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\)) # (inst418(10)))) ) ) ) # ( !inst51(10) & ( !inst49(10) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst417(10)))) # (\RR2[2]~input_o\ & (inst418(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(10),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst417(10),
	datae => ALT_INV_inst51(10),
	dataf => ALT_INV_inst49(10),
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X80_Y69_N12
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\ = ( inst52(10) & ( inst419(10) & ( ((!\RR2[4]~input_o\ & ((inst111(10)))) # (\RR2[4]~input_o\ & (inst47(10)))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(10) & ( inst419(10) & ( 
-- (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst111(10)))) # (\RR2[4]~input_o\ & (inst47(10))))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( inst52(10) & ( !inst419(10) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst111(10)))) # 
-- (\RR2[4]~input_o\ & (inst47(10))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( !inst52(10) & ( !inst419(10) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst111(10)))) # (\RR2[4]~input_o\ & (inst47(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(10),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst111(10),
	datae => ALT_INV_inst52(10),
	dataf => ALT_INV_inst419(10),
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X85_Y66_N0
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ = ( inst53(10) & ( inst416(10) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst50(10))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst4115(10)))) ) ) ) # ( !inst53(10) & ( 
-- inst416(10) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst50(10))))) # (\RR2[2]~input_o\ & (inst4115(10) & (!\RR2[4]~input_o\))) ) ) ) # ( inst53(10) & ( !inst416(10) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst50(10))))) # 
-- (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst4115(10)))) ) ) ) # ( !inst53(10) & ( !inst416(10) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst50(10))))) # (\RR2[2]~input_o\ & (inst4115(10) & (!\RR2[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst4115(10),
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst50(10),
	datae => ALT_INV_inst53(10),
	dataf => ALT_INV_inst416(10),
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X86_Y70_N0
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ = ( inst54(10) & ( inst415(10) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst48(10)))) # (\RR2[2]~input_o\ & (((inst46(10)) # (\RR2[4]~input_o\)))) ) ) ) # ( !inst54(10) & ( 
-- inst415(10) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst48(10)))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst46(10))))) ) ) ) # ( inst54(10) & ( !inst415(10) & ( (!\RR2[2]~input_o\ & (inst48(10) & (\RR2[4]~input_o\))) # (\RR2[2]~input_o\ 
-- & (((inst46(10)) # (\RR2[4]~input_o\)))) ) ) ) # ( !inst54(10) & ( !inst415(10) & ( (!\RR2[2]~input_o\ & (inst48(10) & (\RR2[4]~input_o\))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst46(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(10),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst46(10),
	datae => ALT_INV_inst54(10),
	dataf => ALT_INV_inst415(10),
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X85_Y68_N14
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ & ( ((!\RR2[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\))) # (\RR2[1]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ & ( (!\RR2[0]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\) # 
-- (\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\ & (!\RR2[1]~input_o\))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~8_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~6_combout\ & ( (!\RR2[1]~input_o\ & 
-- ((!\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~5_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~7_combout\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~5_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~8_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~6_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X81_Y65_N30
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\ = ( inst58(10) & ( inst55(10) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\) # (inst57(10))))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (inst56(10)))) ) ) ) # ( !inst58(10) & ( 
-- inst55(10) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\) # (inst57(10))))) # (\RR2[1]~input_o\ & (inst56(10) & ((!\RR2[0]~input_o\)))) ) ) ) # ( inst58(10) & ( !inst55(10) & ( (!\RR2[1]~input_o\ & (((inst57(10) & \RR2[0]~input_o\)))) # (\RR2[1]~input_o\ 
-- & (((\RR2[0]~input_o\)) # (inst56(10)))) ) ) ) # ( !inst58(10) & ( !inst55(10) & ( (!\RR2[1]~input_o\ & (((inst57(10) & \RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & (inst56(10) & ((!\RR2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(10),
	datab => ALT_INV_inst57(10),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst58(10),
	dataf => ALT_INV_inst55(10),
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X80_Y62_N0
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\ = ( inst66(10) & ( inst65(10) & ( ((!\RR2[1]~input_o\ & (inst63(10))) # (\RR2[1]~input_o\ & ((inst614(10))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(10) & ( inst65(10) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst63(10))) # (\RR2[1]~input_o\ & ((inst614(10)))))) # (\RR2[0]~input_o\ & (!\RR2[1]~input_o\)) ) ) ) # ( inst66(10) & ( !inst65(10) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst63(10))) # 
-- (\RR2[1]~input_o\ & ((inst614(10)))))) # (\RR2[0]~input_o\ & (\RR2[1]~input_o\)) ) ) ) # ( !inst66(10) & ( !inst65(10) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst63(10))) # (\RR2[1]~input_o\ & ((inst614(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst63(10),
	datad => ALT_INV_inst614(10),
	datae => ALT_INV_inst66(10),
	dataf => ALT_INV_inst65(10),
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X80_Y65_N8
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\ = ( inst69(10) & ( inst70(10) & ( ((!\RR2[0]~input_o\ & ((inst68(10)))) # (\RR2[0]~input_o\ & (inst67(10)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst69(10) & ( inst70(10) & ( 
-- (!\RR2[0]~input_o\ & (((inst68(10)) # (\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (inst67(10) & (!\RR2[1]~input_o\))) ) ) ) # ( inst69(10) & ( !inst70(10) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst68(10))))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\)) # (inst67(10)))) ) ) ) # ( !inst69(10) & ( !inst70(10) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst68(10)))) # (\RR2[0]~input_o\ & (inst67(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst67(10),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst68(10),
	datae => ALT_INV_inst69(10),
	dataf => ALT_INV_inst70(10),
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X83_Y64_N24
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ = ( inst61(10) & ( inst59(10) & ( ((!\RR2[1]~input_o\ & ((inst60(10)))) # (\RR2[1]~input_o\ & (inst62(10)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(10) & ( inst59(10) & ( 
-- (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(10)))) # (\RR2[1]~input_o\ & (inst62(10))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst61(10) & ( !inst59(10) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(10)))) # 
-- (\RR2[1]~input_o\ & (inst62(10))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst61(10) & ( !inst59(10) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(10)))) # (\RR2[1]~input_o\ & (inst62(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(10),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst60(10),
	datae => ALT_INV_inst61(10),
	dataf => ALT_INV_inst59(10),
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X80_Y64_N10
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ & ( ((!\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\)))) # (\RR2[2]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\))))) # (\RR2[2]~input_o\ & (!\RR2[4]~input_o\)) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\))))) # (\RR2[2]~input_o\ & (\RR2[4]~input_o\)) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~3_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~2_combout\ & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~0_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~1_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~3_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~2_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X83_Y64_N32
\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[10]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~9_combout\ & !\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100010001000110110001000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[10]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w10_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X83_Y68_N4
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\ = ( inst61(9) & ( inst60(9) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst62(9))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst59(9)))) ) ) ) # ( !inst61(9) & ( inst60(9) 
-- & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst62(9))))) # (\RR2[0]~input_o\ & (inst59(9) & ((!\RR2[1]~input_o\)))) ) ) ) # ( inst61(9) & ( !inst60(9) & ( (!\RR2[0]~input_o\ & (((inst62(9) & \RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\)) # (inst59(9)))) ) ) ) # ( !inst61(9) & ( !inst60(9) & ( (!\RR2[0]~input_o\ & (((inst62(9) & \RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (inst59(9) & ((!\RR2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst59(9),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst62(9),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst61(9),
	dataf => ALT_INV_inst60(9),
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X81_Y65_N34
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\ = ( inst58(9) & ( \RR2[0]~input_o\ & ( (\RR2[1]~input_o\) # (inst57(9)) ) ) ) # ( !inst58(9) & ( \RR2[0]~input_o\ & ( (inst57(9) & !\RR2[1]~input_o\) ) ) ) # ( inst58(9) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst55(9))) # (\RR2[1]~input_o\ & ((inst56(9)))) ) ) ) # ( !inst58(9) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst55(9))) # (\RR2[1]~input_o\ & ((inst56(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst57(9),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst55(9),
	datad => ALT_INV_inst56(9),
	datae => ALT_INV_inst58(9),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X73_Y62_N0
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\ = ( inst66(9) & ( inst614(9) & ( ((!\RR2[0]~input_o\ & (inst63(9))) # (\RR2[0]~input_o\ & ((inst65(9))))) # (\RR2[1]~input_o\) ) ) ) # ( !inst66(9) & ( inst614(9) & ( (!\RR2[1]~input_o\ & 
-- ((!\RR2[0]~input_o\ & (inst63(9))) # (\RR2[0]~input_o\ & ((inst65(9)))))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)))) ) ) ) # ( inst66(9) & ( !inst614(9) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst63(9))) # (\RR2[0]~input_o\ & ((inst65(9)))))) 
-- # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)))) ) ) ) # ( !inst66(9) & ( !inst614(9) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst63(9))) # (\RR2[0]~input_o\ & ((inst65(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst63(9),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst65(9),
	datae => ALT_INV_inst66(9),
	dataf => ALT_INV_inst614(9),
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X80_Y65_N36
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\ = ( inst69(9) & ( inst68(9) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(9))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst67(9)))) ) ) ) # ( !inst69(9) & ( inst68(9) 
-- & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(9))))) # (\RR2[0]~input_o\ & (inst67(9) & (!\RR2[1]~input_o\))) ) ) ) # ( inst69(9) & ( !inst68(9) & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & inst70(9))))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\)) # (inst67(9)))) ) ) ) # ( !inst69(9) & ( !inst68(9) & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & inst70(9))))) # (\RR2[0]~input_o\ & (inst67(9) & (!\RR2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst67(9),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst70(9),
	datae => ALT_INV_inst69(9),
	dataf => ALT_INV_inst68(9),
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y65_N22
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\ & ( \RR2[4]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\) # (\RR2[2]~input_o\) 
-- ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\ & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout\) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\ & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\))) # (\RR2[2]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\)) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~3_combout\ & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout\))) # (\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~2_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~0_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~1_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~3_combout\,
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X85_Y66_N8
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\ = ( inst53(9) & ( inst50(9) & ( ((!\RR2[2]~input_o\ & (inst416(9))) # (\RR2[2]~input_o\ & ((inst4115(9))))) # (\RR2[4]~input_o\) ) ) ) # ( !inst53(9) & ( inst50(9) & ( (!\RR2[4]~input_o\ 
-- & ((!\RR2[2]~input_o\ & (inst416(9))) # (\RR2[2]~input_o\ & ((inst4115(9)))))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)))) ) ) ) # ( inst53(9) & ( !inst50(9) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst416(9))) # (\RR2[2]~input_o\ & 
-- ((inst4115(9)))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)))) ) ) ) # ( !inst53(9) & ( !inst50(9) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst416(9))) # (\RR2[2]~input_o\ & ((inst4115(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst416(9),
	datac => ALT_INV_inst4115(9),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst53(9),
	dataf => ALT_INV_inst50(9),
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X86_Y70_N8
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\ = ( inst54(9) & ( \RR2[2]~input_o\ & ( (\RR2[4]~input_o\) # (inst46(9)) ) ) ) # ( !inst54(9) & ( \RR2[2]~input_o\ & ( (inst46(9) & !\RR2[4]~input_o\) ) ) ) # ( inst54(9) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst415(9))) # (\RR2[4]~input_o\ & ((inst48(9)))) ) ) ) # ( !inst54(9) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst415(9))) # (\RR2[4]~input_o\ & ((inst48(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst46(9),
	datab => ALT_INV_inst415(9),
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst48(9),
	datae => ALT_INV_inst54(9),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X75_Y69_N16
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\ = ( inst52(9) & ( inst419(9) & ( ((!\RR2[4]~input_o\ & (inst111(9))) # (\RR2[4]~input_o\ & ((inst47(9))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(9) & ( inst419(9) & ( (!\RR2[4]~input_o\ 
-- & (((\RR2[2]~input_o\)) # (inst111(9)))) # (\RR2[4]~input_o\ & (((inst47(9) & !\RR2[2]~input_o\)))) ) ) ) # ( inst52(9) & ( !inst419(9) & ( (!\RR2[4]~input_o\ & (inst111(9) & ((!\RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\) # 
-- (inst47(9))))) ) ) ) # ( !inst52(9) & ( !inst419(9) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(9))) # (\RR2[4]~input_o\ & ((inst47(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst111(9),
	datac => ALT_INV_inst47(9),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst52(9),
	dataf => ALT_INV_inst419(9),
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X87_Y70_N20
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ = ( inst51(9) & ( inst417(9) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst49(9)))) # (\RR2[2]~input_o\ & (((inst418(9)) # (\RR2[4]~input_o\)))) ) ) ) # ( !inst51(9) & ( 
-- inst417(9) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst49(9)))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst418(9))))) ) ) ) # ( inst51(9) & ( !inst417(9) & ( (!\RR2[2]~input_o\ & (inst49(9) & (\RR2[4]~input_o\))) # (\RR2[2]~input_o\ & 
-- (((inst418(9)) # (\RR2[4]~input_o\)))) ) ) ) # ( !inst51(9) & ( !inst417(9) & ( (!\RR2[2]~input_o\ & (inst49(9) & (\RR2[4]~input_o\))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst418(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst49(9),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst418(9),
	datae => ALT_INV_inst51(9),
	dataf => ALT_INV_inst417(9),
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X81_Y65_N26
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ & ( (!\RR2[1]~input_o\) # 
-- ((!\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ & ( (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\)))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ 
-- & (\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~7_combout\ & ( (\RR2[1]~input_o\ & 
-- ((!\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~8_combout\,
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~5_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~7_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X86_Y68_N0
\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\ & ( \GR[9]~input_o\ & ( ((!\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\)) # (\GR[0]~input_o\) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\ & ( \GR[9]~input_o\ & ( 
-- ((\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\ & \RR2[3]~input_o\)) # (\GR[0]~input_o\) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\ & ( !\GR[9]~input_o\ & ( (!\GR[0]~input_o\ & ((!\RR2[3]~input_o\) 
-- # (\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~9_combout\ & ( !\GR[9]~input_o\ & ( (!\GR[0]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~4_combout\ & \RR2[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010100000101001010101010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w9_n0_mux_dataout~9_combout\,
	dataf => \ALT_INV_GR[9]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X80_Y69_N0
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\ = ( inst52(8) & ( inst47(8) & ( ((!\RR2[2]~input_o\ & (inst111(8))) # (\RR2[2]~input_o\ & ((inst419(8))))) # (\RR2[4]~input_o\) ) ) ) # ( !inst52(8) & ( inst47(8) & ( (!\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\)) # (inst111(8)))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst419(8))))) ) ) ) # ( inst52(8) & ( !inst47(8) & ( (!\RR2[2]~input_o\ & (inst111(8) & (!\RR2[4]~input_o\))) # (\RR2[2]~input_o\ & (((inst419(8)) # (\RR2[4]~input_o\)))) 
-- ) ) ) # ( !inst52(8) & ( !inst47(8) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & (inst111(8))) # (\RR2[2]~input_o\ & ((inst419(8)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst111(8),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst419(8),
	datae => ALT_INV_inst52(8),
	dataf => ALT_INV_inst47(8),
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X87_Y70_N8
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\ = ( inst51(8) & ( \RR2[2]~input_o\ & ( (\RR2[4]~input_o\) # (inst418(8)) ) ) ) # ( !inst51(8) & ( \RR2[2]~input_o\ & ( (inst418(8) & !\RR2[4]~input_o\) ) ) ) # ( inst51(8) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst417(8))) # (\RR2[4]~input_o\ & ((inst49(8)))) ) ) ) # ( !inst51(8) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst417(8))) # (\RR2[4]~input_o\ & ((inst49(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(8),
	datab => ALT_INV_inst417(8),
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst49(8),
	datae => ALT_INV_inst51(8),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X78_Y71_N16
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\ = ( inst54(8) & ( inst46(8) & ( ((!\RR2[4]~input_o\ & (inst415(8))) # (\RR2[4]~input_o\ & ((inst48(8))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(8) & ( inst46(8) & ( (!\RR2[2]~input_o\ & 
-- ((!\RR2[4]~input_o\ & (inst415(8))) # (\RR2[4]~input_o\ & ((inst48(8)))))) # (\RR2[2]~input_o\ & (!\RR2[4]~input_o\)) ) ) ) # ( inst54(8) & ( !inst46(8) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst415(8))) # (\RR2[4]~input_o\ & ((inst48(8)))))) # 
-- (\RR2[2]~input_o\ & (\RR2[4]~input_o\)) ) ) ) # ( !inst54(8) & ( !inst46(8) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst415(8))) # (\RR2[4]~input_o\ & ((inst48(8)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => ALT_INV_inst415(8),
	datad => ALT_INV_inst48(8),
	datae => ALT_INV_inst54(8),
	dataf => ALT_INV_inst46(8),
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X88_Y71_N4
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ = ( inst53(8) & ( \RR2[2]~input_o\ & ( (inst4115(8)) # (\RR2[4]~input_o\) ) ) ) # ( !inst53(8) & ( \RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & inst4115(8)) ) ) ) # ( inst53(8) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst416(8)))) # (\RR2[4]~input_o\ & (inst50(8))) ) ) ) # ( !inst53(8) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst416(8)))) # (\RR2[4]~input_o\ & (inst50(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst50(8),
	datac => ALT_INV_inst4115(8),
	datad => ALT_INV_inst416(8),
	datae => ALT_INV_inst53(8),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X83_Y67_N2
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ & ( ((!\RR2[0]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\)) # (\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\)))) # (\RR2[1]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\ & 
-- ((!\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\)))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\))) # (\RR2[0]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\ & !\RR2[1]~input_o\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~6_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~8_combout\ & ( 
-- (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~5_combout\)) # (\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~5_combout\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~6_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~8_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X80_Y66_N28
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\ = ( inst69(8) & ( inst68(8) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(8))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst67(8)))) ) ) ) # ( !inst69(8) & ( inst68(8) 
-- & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(8))))) # (\RR2[0]~input_o\ & (inst67(8) & (!\RR2[1]~input_o\))) ) ) ) # ( inst69(8) & ( !inst68(8) & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & inst70(8))))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\)) # (inst67(8)))) ) ) ) # ( !inst69(8) & ( !inst68(8) & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & inst70(8))))) # (\RR2[0]~input_o\ & (inst67(8) & (!\RR2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst67(8),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst70(8),
	datae => ALT_INV_inst69(8),
	dataf => ALT_INV_inst68(8),
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X81_Y62_N32
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\ = ( inst61(8) & ( \RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # (inst62(8)) ) ) ) # ( !inst61(8) & ( \RR2[1]~input_o\ & ( (inst62(8) & !\RR2[0]~input_o\) ) ) ) # ( inst61(8) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst60(8)))) # (\RR2[0]~input_o\ & (inst59(8))) ) ) ) # ( !inst61(8) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst60(8)))) # (\RR2[0]~input_o\ & (inst59(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst59(8),
	datab => ALT_INV_inst62(8),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst60(8),
	datae => ALT_INV_inst61(8),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X75_Y62_N8
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\ = ( inst66(8) & ( inst65(8) & ( ((!\RR2[1]~input_o\ & ((inst63(8)))) # (\RR2[1]~input_o\ & (inst614(8)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(8) & ( inst65(8) & ( (!\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\) # (inst63(8))))) # (\RR2[1]~input_o\ & (inst614(8) & ((!\RR2[0]~input_o\)))) ) ) ) # ( inst66(8) & ( !inst65(8) & ( (!\RR2[1]~input_o\ & (((inst63(8) & !\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (inst614(8)))) 
-- ) ) ) # ( !inst66(8) & ( !inst65(8) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(8)))) # (\RR2[1]~input_o\ & (inst614(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(8),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst63(8),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst66(8),
	dataf => ALT_INV_inst65(8),
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X81_Y65_N36
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\ = ( inst58(8) & ( inst56(8) & ( ((!\RR2[0]~input_o\ & ((inst55(8)))) # (\RR2[0]~input_o\ & (inst57(8)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst58(8) & ( inst56(8) & ( (!\RR2[1]~input_o\ & 
-- ((!\RR2[0]~input_o\ & ((inst55(8)))) # (\RR2[0]~input_o\ & (inst57(8))))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)))) ) ) ) # ( inst58(8) & ( !inst56(8) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst55(8)))) # (\RR2[0]~input_o\ & (inst57(8))))) 
-- # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)))) ) ) ) # ( !inst58(8) & ( !inst56(8) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst55(8)))) # (\RR2[0]~input_o\ & (inst57(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst57(8),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst55(8),
	datae => ALT_INV_inst58(8),
	dataf => ALT_INV_inst56(8),
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y66_N0
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\) # 
-- ((!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & (!\RR2[4]~input_o\)) # (\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & (\RR2[4]~input_o\)) # (\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout\ & ( (\RR2[2]~input_o\ & 
-- ((!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~3_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~2_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~1_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~0_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X80_Y66_N16
\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[8]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~9_combout\ & !\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[8]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[8]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w8_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X76_Y68_N32
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\ = ( inst58(7) & ( \RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # (inst56(7)) ) ) ) # ( !inst58(7) & ( \RR2[1]~input_o\ & ( (inst56(7) & !\RR2[0]~input_o\) ) ) ) # ( inst58(7) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst55(7)))) # (\RR2[0]~input_o\ & (inst57(7))) ) ) ) # ( !inst58(7) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst55(7)))) # (\RR2[0]~input_o\ & (inst57(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(7),
	datab => ALT_INV_inst57(7),
	datac => ALT_INV_inst55(7),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst58(7),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X75_Y63_N16
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\ = ( inst69(7) & ( \RR2[1]~input_o\ & ( (inst70(7)) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(7) & ( \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & inst70(7)) ) ) ) # ( inst69(7) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst68(7)))) # (\RR2[0]~input_o\ & (inst67(7))) ) ) ) # ( !inst69(7) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst68(7)))) # (\RR2[0]~input_o\ & (inst67(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst70(7),
	datac => ALT_INV_inst67(7),
	datad => ALT_INV_inst68(7),
	datae => ALT_INV_inst69(7),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X73_Y62_N28
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\ = ( inst66(7) & ( inst614(7) & ( ((!\RR2[0]~input_o\ & ((inst63(7)))) # (\RR2[0]~input_o\ & (inst65(7)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst66(7) & ( inst614(7) & ( (!\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\) # (inst63(7))))) # (\RR2[0]~input_o\ & (inst65(7) & ((!\RR2[1]~input_o\)))) ) ) ) # ( inst66(7) & ( !inst614(7) & ( (!\RR2[0]~input_o\ & (((inst63(7) & !\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst65(7)))) 
-- ) ) ) # ( !inst66(7) & ( !inst614(7) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst63(7)))) # (\RR2[0]~input_o\ & (inst65(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst65(7),
	datab => ALT_INV_inst63(7),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(7),
	dataf => ALT_INV_inst614(7),
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X74_Y63_N36
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\ = ( inst61(7) & ( inst60(7) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\) # (inst59(7))))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (inst62(7)))) ) ) ) # ( !inst61(7) & ( inst60(7) 
-- & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\) # (inst59(7))))) # (\RR2[1]~input_o\ & (inst62(7) & (!\RR2[0]~input_o\))) ) ) ) # ( inst61(7) & ( !inst60(7) & ( (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\ & inst59(7))))) # (\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\)) # (inst62(7)))) ) ) ) # ( !inst61(7) & ( !inst60(7) & ( (!\RR2[1]~input_o\ & (((\RR2[0]~input_o\ & inst59(7))))) # (\RR2[1]~input_o\ & (inst62(7) & (!\RR2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(7),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst59(7),
	datae => ALT_INV_inst61(7),
	dataf => ALT_INV_inst60(7),
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X76_Y64_N34
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\ & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\))) # (\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\)) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\ & ( 
-- \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout\))) # (\RR2[2]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout\)) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\ & ( !\RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout\ & ( !\RR2[4]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout\ & !\RR2[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~0_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~3_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~1_combout\,
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~2_combout\,
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X78_Y71_N24
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\ = ( inst54(7) & ( \RR2[4]~input_o\ & ( (inst48(7)) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(7) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst48(7)) ) ) ) # ( inst54(7) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(7)))) # (\RR2[2]~input_o\ & (inst46(7))) ) ) ) # ( !inst54(7) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(7)))) # (\RR2[2]~input_o\ & (inst46(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst46(7),
	datab => ALT_INV_inst415(7),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst48(7),
	datae => ALT_INV_inst54(7),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X80_Y69_N8
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\ = ( inst52(7) & ( inst419(7) & ( ((!\RR2[4]~input_o\ & ((inst111(7)))) # (\RR2[4]~input_o\ & (inst47(7)))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(7) & ( inst419(7) & ( (!\RR2[2]~input_o\ 
-- & ((!\RR2[4]~input_o\ & ((inst111(7)))) # (\RR2[4]~input_o\ & (inst47(7))))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( inst52(7) & ( !inst419(7) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst111(7)))) # (\RR2[4]~input_o\ & 
-- (inst47(7))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( !inst52(7) & ( !inst419(7) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst111(7)))) # (\RR2[4]~input_o\ & (inst47(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(7),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst111(7),
	datae => ALT_INV_inst52(7),
	dataf => ALT_INV_inst419(7),
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X88_Y71_N32
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\ = ( inst53(7) & ( inst416(7) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst4115(7))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst50(7)))) ) ) ) # ( !inst53(7) & ( 
-- inst416(7) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst4115(7))))) # (\RR2[4]~input_o\ & (inst50(7) & ((!\RR2[2]~input_o\)))) ) ) ) # ( inst53(7) & ( !inst416(7) & ( (!\RR2[4]~input_o\ & (((inst4115(7) & \RR2[2]~input_o\)))) # (\RR2[4]~input_o\ 
-- & (((\RR2[2]~input_o\)) # (inst50(7)))) ) ) ) # ( !inst53(7) & ( !inst416(7) & ( (!\RR2[4]~input_o\ & (((inst4115(7) & \RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & (inst50(7) & ((!\RR2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst50(7),
	datac => ALT_INV_inst4115(7),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst53(7),
	dataf => ALT_INV_inst416(7),
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X86_Y72_N24
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\ = ( inst51(7) & ( \RR2[2]~input_o\ & ( (inst418(7)) # (\RR2[4]~input_o\) ) ) ) # ( !inst51(7) & ( \RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & inst418(7)) ) ) ) # ( inst51(7) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst417(7)))) # (\RR2[4]~input_o\ & (inst49(7))) ) ) ) # ( !inst51(7) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst417(7)))) # (\RR2[4]~input_o\ & (inst49(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst49(7),
	datac => ALT_INV_inst418(7),
	datad => ALT_INV_inst417(7),
	datae => ALT_INV_inst51(7),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X76_Y68_N14
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\ & ( \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\)) # (\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\ & ( 
-- \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~6_combout\)) # (\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~8_combout\))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\ & ( !\RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~7_combout\ & ( !\RR2[1]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~5_combout\ & !\RR2[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~6_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~5_combout\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~8_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~7_combout\,
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X76_Y68_N4
\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[7]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[7]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[7]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~4_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w7_n0_mux_dataout~9_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X83_Y61_N8
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\ = ( inst69(6) & ( inst67(6) & ( ((!\RR2[1]~input_o\ & (inst68(6))) # (\RR2[1]~input_o\ & ((inst70(6))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(6) & ( inst67(6) & ( (!\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\)) # (inst68(6)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst70(6))))) ) ) ) # ( inst69(6) & ( !inst67(6) & ( (!\RR2[1]~input_o\ & (inst68(6) & (!\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((inst70(6)) # (\RR2[0]~input_o\)))) ) ) 
-- ) # ( !inst69(6) & ( !inst67(6) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(6))) # (\RR2[1]~input_o\ & ((inst70(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst68(6),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst70(6),
	datae => ALT_INV_inst69(6),
	dataf => ALT_INV_inst67(6),
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X77_Y64_N36
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\ = ( inst61(6) & ( \RR2[0]~input_o\ & ( (inst59(6)) # (\RR2[1]~input_o\) ) ) ) # ( !inst61(6) & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & inst59(6)) ) ) ) # ( inst61(6) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst60(6)))) # (\RR2[1]~input_o\ & (inst62(6))) ) ) ) # ( !inst61(6) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst60(6)))) # (\RR2[1]~input_o\ & (inst62(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst62(6),
	datac => ALT_INV_inst59(6),
	datad => ALT_INV_inst60(6),
	datae => ALT_INV_inst61(6),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X77_Y68_N16
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ = ( inst58(6) & ( \RR2[0]~input_o\ & ( (\RR2[1]~input_o\) # (inst57(6)) ) ) ) # ( !inst58(6) & ( \RR2[0]~input_o\ & ( (inst57(6) & !\RR2[1]~input_o\) ) ) ) # ( inst58(6) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst55(6)))) # (\RR2[1]~input_o\ & (inst56(6))) ) ) ) # ( !inst58(6) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst55(6)))) # (\RR2[1]~input_o\ & (inst56(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst57(6),
	datab => ALT_INV_inst56(6),
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst55(6),
	datae => ALT_INV_inst58(6),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X73_Y64_N20
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\ = ( inst66(6) & ( inst65(6) & ( ((!\RR2[1]~input_o\ & ((inst63(6)))) # (\RR2[1]~input_o\ & (inst614(6)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(6) & ( inst65(6) & ( (!\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\) # (inst63(6))))) # (\RR2[1]~input_o\ & (inst614(6) & ((!\RR2[0]~input_o\)))) ) ) ) # ( inst66(6) & ( !inst65(6) & ( (!\RR2[1]~input_o\ & (((inst63(6) & !\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (inst614(6)))) 
-- ) ) ) # ( !inst66(6) & ( !inst65(6) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(6)))) # (\RR2[1]~input_o\ & (inst614(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(6),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst63(6),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => ALT_INV_inst66(6),
	dataf => ALT_INV_inst65(6),
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X73_Y64_N12
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\) # 
-- ((!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\ & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ 
-- & (\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout\ & ( (\RR2[2]~input_o\ & 
-- ((!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~3_combout\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~2_combout\,
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~0_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~1_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X88_Y71_N0
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\ = ( inst53(6) & ( inst416(6) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst4115(6)))) # (\RR2[4]~input_o\ & (((inst50(6)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(6) & ( 
-- inst416(6) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst4115(6)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(6))))) ) ) ) # ( inst53(6) & ( !inst416(6) & ( (!\RR2[4]~input_o\ & (inst4115(6) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & 
-- (((inst50(6)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst53(6) & ( !inst416(6) & ( (!\RR2[4]~input_o\ & (inst4115(6) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst50(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst4115(6),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst50(6),
	datae => ALT_INV_inst53(6),
	dataf => ALT_INV_inst416(6),
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X86_Y72_N12
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\ = ( inst51(6) & ( \RR2[2]~input_o\ & ( (inst418(6)) # (\RR2[4]~input_o\) ) ) ) # ( !inst51(6) & ( \RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & inst418(6)) ) ) ) # ( inst51(6) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst417(6)))) # (\RR2[4]~input_o\ & (inst49(6))) ) ) ) # ( !inst51(6) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst417(6)))) # (\RR2[4]~input_o\ & (inst49(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst49(6),
	datac => ALT_INV_inst418(6),
	datad => ALT_INV_inst417(6),
	datae => ALT_INV_inst51(6),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X78_Y71_N12
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\ = ( inst54(6) & ( \RR2[4]~input_o\ & ( (\RR2[2]~input_o\) # (inst48(6)) ) ) ) # ( !inst54(6) & ( \RR2[4]~input_o\ & ( (inst48(6) & !\RR2[2]~input_o\) ) ) ) # ( inst54(6) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(6)))) # (\RR2[2]~input_o\ & (inst46(6))) ) ) ) # ( !inst54(6) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst415(6)))) # (\RR2[2]~input_o\ & (inst46(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst46(6),
	datab => ALT_INV_inst48(6),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst415(6),
	datae => ALT_INV_inst54(6),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X83_Y71_N24
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\ = ( inst52(6) & ( inst47(6) & ( ((!\RR2[2]~input_o\ & ((inst111(6)))) # (\RR2[2]~input_o\ & (inst419(6)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst52(6) & ( inst47(6) & ( (!\RR2[2]~input_o\ & 
-- (((inst111(6)) # (\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (inst419(6) & (!\RR2[4]~input_o\))) ) ) ) # ( inst52(6) & ( !inst47(6) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst111(6))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst419(6)))) 
-- ) ) ) # ( !inst52(6) & ( !inst47(6) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst111(6)))) # (\RR2[2]~input_o\ & (inst419(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst419(6),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst111(6),
	datae => ALT_INV_inst52(6),
	dataf => ALT_INV_inst47(6),
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X77_Y68_N38
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\ & ( (!\RR2[0]~input_o\) # 
-- ((!\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\ & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\)))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\ & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\))) # (\RR2[1]~input_o\ 
-- & (\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~6_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~5_combout\ & ( (\RR2[0]~input_o\ & 
-- ((!\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~7_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~8_combout\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~6_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~5_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X77_Y68_N6
\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[6]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~4_combout\ & \RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[6]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[6]~input_o\,
	datab => \ALT_INV_GR[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w6_n0_mux_dataout~9_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X83_Y71_N12
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\ = ( inst52(5) & ( inst419(5) & ( ((!\RR2[4]~input_o\ & ((inst111(5)))) # (\RR2[4]~input_o\ & (inst47(5)))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(5) & ( inst419(5) & ( (!\RR2[2]~input_o\ 
-- & ((!\RR2[4]~input_o\ & ((inst111(5)))) # (\RR2[4]~input_o\ & (inst47(5))))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( inst52(5) & ( !inst419(5) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst111(5)))) # (\RR2[4]~input_o\ & 
-- (inst47(5))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( !inst52(5) & ( !inst419(5) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst111(5)))) # (\RR2[4]~input_o\ & (inst47(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(5),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst111(5),
	datae => ALT_INV_inst52(5),
	dataf => ALT_INV_inst419(5),
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X85_Y62_N4
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\ = ( inst54(5) & ( \RR2[2]~input_o\ & ( (\RR2[4]~input_o\) # (inst46(5)) ) ) ) # ( !inst54(5) & ( \RR2[2]~input_o\ & ( (inst46(5) & !\RR2[4]~input_o\) ) ) ) # ( inst54(5) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst415(5)))) # (\RR2[4]~input_o\ & (inst48(5))) ) ) ) # ( !inst54(5) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst415(5)))) # (\RR2[4]~input_o\ & (inst48(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(5),
	datab => ALT_INV_inst415(5),
	datac => ALT_INV_inst46(5),
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst54(5),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X86_Y72_N0
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\ = ( inst51(5) & ( \RR2[2]~input_o\ & ( (inst418(5)) # (\RR2[4]~input_o\) ) ) ) # ( !inst51(5) & ( \RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & inst418(5)) ) ) ) # ( inst51(5) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst417(5))) # (\RR2[4]~input_o\ & ((inst49(5)))) ) ) ) # ( !inst51(5) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst417(5))) # (\RR2[4]~input_o\ & ((inst49(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst418(5),
	datac => ALT_INV_inst417(5),
	datad => ALT_INV_inst49(5),
	datae => ALT_INV_inst51(5),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X88_Y71_N8
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ = ( inst53(5) & ( inst416(5) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst4115(5))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst50(5)))) ) ) ) # ( !inst53(5) & ( 
-- inst416(5) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst4115(5))))) # (\RR2[4]~input_o\ & (inst50(5) & ((!\RR2[2]~input_o\)))) ) ) ) # ( inst53(5) & ( !inst416(5) & ( (!\RR2[4]~input_o\ & (((inst4115(5) & \RR2[2]~input_o\)))) # (\RR2[4]~input_o\ 
-- & (((\RR2[2]~input_o\)) # (inst50(5)))) ) ) ) # ( !inst53(5) & ( !inst416(5) & ( (!\RR2[4]~input_o\ & (((inst4115(5) & \RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & (inst50(5) & ((!\RR2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst50(5),
	datac => ALT_INV_inst4115(5),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst53(5),
	dataf => ALT_INV_inst416(5),
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X91_Y68_N2
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ & ( ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~7_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~5_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~5_combout\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~6_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~7_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~8_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X81_Y60_N8
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\ = ( inst69(5) & ( inst68(5) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst70(5)))) # (\RR2[0]~input_o\ & (((inst67(5)) # (\RR2[1]~input_o\)))) ) ) ) # ( !inst69(5) & ( inst68(5) 
-- & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)) # (inst70(5)))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst67(5))))) ) ) ) # ( inst69(5) & ( !inst68(5) & ( (!\RR2[0]~input_o\ & (inst70(5) & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (((inst67(5)) # 
-- (\RR2[1]~input_o\)))) ) ) ) # ( !inst69(5) & ( !inst68(5) & ( (!\RR2[0]~input_o\ & (inst70(5) & (\RR2[1]~input_o\))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\ & inst67(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst70(5),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst67(5),
	datae => ALT_INV_inst69(5),
	dataf => ALT_INV_inst68(5),
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X83_Y60_N28
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\ = ( inst61(5) & ( \RR2[0]~input_o\ & ( (inst59(5)) # (\RR2[1]~input_o\) ) ) ) # ( !inst61(5) & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & inst59(5)) ) ) ) # ( inst61(5) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst60(5)))) # (\RR2[1]~input_o\ & (inst62(5))) ) ) ) # ( !inst61(5) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst60(5)))) # (\RR2[1]~input_o\ & (inst62(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(5),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => ALT_INV_inst59(5),
	datad => ALT_INV_inst60(5),
	datae => ALT_INV_inst61(5),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X78_Y62_N8
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ = ( inst66(5) & ( \RR2[0]~input_o\ & ( (inst65(5)) # (\RR2[1]~input_o\) ) ) ) # ( !inst66(5) & ( \RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & inst65(5)) ) ) ) # ( inst66(5) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst63(5)))) # (\RR2[1]~input_o\ & (inst614(5))) ) ) ) # ( !inst66(5) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & ((inst63(5)))) # (\RR2[1]~input_o\ & (inst614(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst614(5),
	datac => ALT_INV_inst65(5),
	datad => ALT_INV_inst63(5),
	datae => ALT_INV_inst66(5),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X84_Y60_N28
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ = ( inst58(5) & ( inst57(5) & ( ((!\RR2[1]~input_o\ & ((inst55(5)))) # (\RR2[1]~input_o\ & (inst56(5)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(5) & ( inst57(5) & ( (!\RR2[0]~input_o\ & 
-- ((!\RR2[1]~input_o\ & ((inst55(5)))) # (\RR2[1]~input_o\ & (inst56(5))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst58(5) & ( !inst57(5) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst55(5)))) # (\RR2[1]~input_o\ & (inst56(5))))) 
-- # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst58(5) & ( !inst57(5) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst55(5)))) # (\RR2[1]~input_o\ & (inst56(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(5),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst55(5),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst58(5),
	dataf => ALT_INV_inst57(5),
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X84_Y60_N6
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\) # 
-- ((!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ 
-- & (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout\ & ( (\RR2[2]~input_o\ & 
-- ((!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~2_combout\,
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~1_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~0_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X84_Y60_N10
\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~10_combout\ = ( \RR2[3]~input_o\ & ( \GR[5]~input_o\ & ( (\GR[0]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\) ) ) ) # ( !\RR2[3]~input_o\ & ( \GR[5]~input_o\ & ( 
-- (\GR[0]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\) ) ) ) # ( \RR2[3]~input_o\ & ( !\GR[5]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~4_combout\ & !\GR[0]~input_o\) ) ) ) # ( 
-- !\RR2[3]~input_o\ & ( !\GR[5]~input_o\ & ( (\inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~9_combout\ & !\GR[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~9_combout\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w5_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_GR[0]~input_o\,
	datae => \ALT_INV_RR2[3]~input_o\,
	dataf => \ALT_INV_GR[5]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X77_Y61_N8
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\ = ( inst66(4) & ( inst65(4) & ( ((!\RR2[1]~input_o\ & ((inst63(4)))) # (\RR2[1]~input_o\ & (inst614(4)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(4) & ( inst65(4) & ( (!\RR2[0]~input_o\ & 
-- ((!\RR2[1]~input_o\ & ((inst63(4)))) # (\RR2[1]~input_o\ & (inst614(4))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst66(4) & ( !inst65(4) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(4)))) # (\RR2[1]~input_o\ & 
-- (inst614(4))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst66(4) & ( !inst65(4) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(4)))) # (\RR2[1]~input_o\ & (inst614(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[0]~input_o\,
	datab => ALT_INV_inst614(4),
	datac => ALT_INV_inst63(4),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(4),
	dataf => ALT_INV_inst65(4),
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X85_Y68_N32
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\ = ( inst58(4) & ( inst57(4) & ( ((!\RR2[1]~input_o\ & ((inst55(4)))) # (\RR2[1]~input_o\ & (inst56(4)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(4) & ( inst57(4) & ( (!\RR2[0]~input_o\ & 
-- ((!\RR2[1]~input_o\ & ((inst55(4)))) # (\RR2[1]~input_o\ & (inst56(4))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst58(4) & ( !inst57(4) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst55(4)))) # (\RR2[1]~input_o\ & (inst56(4))))) 
-- # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst58(4) & ( !inst57(4) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst55(4)))) # (\RR2[1]~input_o\ & (inst56(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst56(4),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst55(4),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst58(4),
	dataf => ALT_INV_inst57(4),
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X78_Y61_N8
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\ = ( inst61(4) & ( inst59(4) & ( ((!\RR2[1]~input_o\ & ((inst60(4)))) # (\RR2[1]~input_o\ & (inst62(4)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(4) & ( inst59(4) & ( (!\RR2[1]~input_o\ & 
-- (((inst60(4)) # (\RR2[0]~input_o\)))) # (\RR2[1]~input_o\ & (inst62(4) & (!\RR2[0]~input_o\))) ) ) ) # ( inst61(4) & ( !inst59(4) & ( (!\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst60(4))))) # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)) # (inst62(4)))) ) ) 
-- ) # ( !inst61(4) & ( !inst59(4) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(4)))) # (\RR2[1]~input_o\ & (inst62(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(4),
	datab => \ALT_INV_RR2[1]~input_o\,
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst60(4),
	datae => ALT_INV_inst61(4),
	dataf => ALT_INV_inst59(4),
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X80_Y64_N22
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\ = ( inst69(4) & ( inst70(4) & ( ((!\RR2[0]~input_o\ & ((inst68(4)))) # (\RR2[0]~input_o\ & (inst67(4)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst69(4) & ( inst70(4) & ( (!\RR2[1]~input_o\ & 
-- ((!\RR2[0]~input_o\ & ((inst68(4)))) # (\RR2[0]~input_o\ & (inst67(4))))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\)))) ) ) ) # ( inst69(4) & ( !inst70(4) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst68(4)))) # (\RR2[0]~input_o\ & (inst67(4))))) 
-- # (\RR2[1]~input_o\ & (((\RR2[0]~input_o\)))) ) ) ) # ( !inst69(4) & ( !inst70(4) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst68(4)))) # (\RR2[0]~input_o\ & (inst67(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst67(4),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst68(4),
	datae => ALT_INV_inst69(4),
	dataf => ALT_INV_inst70(4),
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X80_Y64_N12
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\ = ( \RR2[2]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\ & ( (\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\) # (\RR2[4]~input_o\) 
-- ) ) ) # ( !\RR2[2]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\ & ( (!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\)) ) ) ) # ( \RR2[2]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\ & ( (!\RR2[4]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout\) ) ) ) # ( !\RR2[2]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~3_combout\ & ( (!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~1_combout\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~0_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~2_combout\,
	datae => \ALT_INV_RR2[2]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~3_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X85_Y71_N24
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\ = ( inst53(4) & ( inst50(4) & ( ((!\RR2[2]~input_o\ & ((inst416(4)))) # (\RR2[2]~input_o\ & (inst4115(4)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst53(4) & ( inst50(4) & ( (!\RR2[4]~input_o\ 
-- & ((!\RR2[2]~input_o\ & ((inst416(4)))) # (\RR2[2]~input_o\ & (inst4115(4))))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)))) ) ) ) # ( inst53(4) & ( !inst50(4) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst416(4)))) # (\RR2[2]~input_o\ & 
-- (inst4115(4))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)))) ) ) ) # ( !inst53(4) & ( !inst50(4) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst416(4)))) # (\RR2[2]~input_o\ & (inst4115(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst4115(4),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst416(4),
	datae => ALT_INV_inst53(4),
	dataf => ALT_INV_inst50(4),
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X85_Y62_N32
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\ = ( inst54(4) & ( inst415(4) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst48(4)))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\) # (inst46(4))))) ) ) ) # ( !inst54(4) & ( 
-- inst415(4) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)) # (inst48(4)))) # (\RR2[2]~input_o\ & (((inst46(4) & !\RR2[4]~input_o\)))) ) ) ) # ( inst54(4) & ( !inst415(4) & ( (!\RR2[2]~input_o\ & (inst48(4) & ((\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\) # (inst46(4))))) ) ) ) # ( !inst54(4) & ( !inst415(4) & ( (!\RR2[2]~input_o\ & (inst48(4) & ((\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (((inst46(4) & !\RR2[4]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst48(4),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst46(4),
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst54(4),
	dataf => ALT_INV_inst415(4),
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X83_Y71_N20
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\ = ( inst52(4) & ( \RR2[2]~input_o\ & ( (inst419(4)) # (\RR2[4]~input_o\) ) ) ) # ( !inst52(4) & ( \RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & inst419(4)) ) ) ) # ( inst52(4) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst111(4))) # (\RR2[4]~input_o\ & ((inst47(4)))) ) ) ) # ( !inst52(4) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst111(4))) # (\RR2[4]~input_o\ & ((inst47(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst111(4),
	datab => ALT_INV_inst47(4),
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst419(4),
	datae => ALT_INV_inst52(4),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X86_Y72_N28
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ = ( inst51(4) & ( inst417(4) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst418(4)))) # (\RR2[4]~input_o\ & (((inst49(4)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst51(4) & ( 
-- inst417(4) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\)) # (inst418(4)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst49(4))))) ) ) ) # ( inst51(4) & ( !inst417(4) & ( (!\RR2[4]~input_o\ & (inst418(4) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & 
-- (((inst49(4)) # (\RR2[2]~input_o\)))) ) ) ) # ( !inst51(4) & ( !inst417(4) & ( (!\RR2[4]~input_o\ & (inst418(4) & (\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst49(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst418(4),
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst49(4),
	datae => ALT_INV_inst51(4),
	dataf => ALT_INV_inst417(4),
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X85_Y68_N16
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\ = ( \RR2[1]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ & ( (!\RR2[0]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\)) ) ) ) # ( !\RR2[1]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ & ( (\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\) # (\RR2[0]~input_o\) ) ) ) # ( \RR2[1]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ & ( (!\RR2[0]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~8_combout\)) ) ) ) # ( !\RR2[1]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~7_combout\ & ( (!\RR2[0]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~8_combout\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~6_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~5_combout\,
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~7_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X85_Y68_N0
\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & (((!\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\)))) # (\GR[0]~input_o\ & (\GR[4]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~9_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~4_combout\ & \RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[4]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110111011000110111011101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[4]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w4_n0_mux_dataout~9_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X83_Y71_N8
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\ = ( inst52(3) & ( inst111(3) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst47(3))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst419(3)))) ) ) ) # ( !inst52(3) & ( 
-- inst111(3) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst47(3))))) # (\RR2[2]~input_o\ & (inst419(3) & (!\RR2[4]~input_o\))) ) ) ) # ( inst52(3) & ( !inst111(3) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst47(3))))) # (\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\)) # (inst419(3)))) ) ) ) # ( !inst52(3) & ( !inst111(3) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst47(3))))) # (\RR2[2]~input_o\ & (inst419(3) & (!\RR2[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst419(3),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst47(3),
	datae => ALT_INV_inst52(3),
	dataf => ALT_INV_inst111(3),
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X85_Y62_N0
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\ = ( inst54(3) & ( \RR2[2]~input_o\ & ( (\RR2[4]~input_o\) # (inst46(3)) ) ) ) # ( !inst54(3) & ( \RR2[2]~input_o\ & ( (inst46(3) & !\RR2[4]~input_o\) ) ) ) # ( inst54(3) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst415(3))) # (\RR2[4]~input_o\ & ((inst48(3)))) ) ) ) # ( !inst54(3) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & (inst415(3))) # (\RR2[4]~input_o\ & ((inst48(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst415(3),
	datab => ALT_INV_inst46(3),
	datac => ALT_INV_inst48(3),
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst54(3),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X87_Y64_N24
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\ = ( inst51(3) & ( inst418(3) & ( ((!\RR2[4]~input_o\ & (inst417(3))) # (\RR2[4]~input_o\ & ((inst49(3))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst51(3) & ( inst418(3) & ( (!\RR2[2]~input_o\ 
-- & ((!\RR2[4]~input_o\ & (inst417(3))) # (\RR2[4]~input_o\ & ((inst49(3)))))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( inst51(3) & ( !inst418(3) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst417(3))) # (\RR2[4]~input_o\ & 
-- ((inst49(3)))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( !inst51(3) & ( !inst418(3) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst417(3))) # (\RR2[4]~input_o\ & ((inst49(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst417(3),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst49(3),
	datad => \ALT_INV_RR2[4]~input_o\,
	datae => ALT_INV_inst51(3),
	dataf => ALT_INV_inst418(3),
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X88_Y71_N36
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ = ( inst53(3) & ( \RR2[2]~input_o\ & ( (inst4115(3)) # (\RR2[4]~input_o\) ) ) ) # ( !inst53(3) & ( \RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & inst4115(3)) ) ) ) # ( inst53(3) & ( 
-- !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst416(3)))) # (\RR2[4]~input_o\ & (inst50(3))) ) ) ) # ( !inst53(3) & ( !\RR2[2]~input_o\ & ( (!\RR2[4]~input_o\ & ((inst416(3)))) # (\RR2[4]~input_o\ & (inst50(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst50(3),
	datab => ALT_INV_inst416(3),
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst4115(3),
	datae => ALT_INV_inst53(3),
	dataf => \ALT_INV_RR2[2]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X80_Y64_N16
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ & ( ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~7_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~5_combout\)) # (\RR2[1]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~5_combout\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~6_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~7_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~8_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X80_Y60_N36
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\ = ( inst58(3) & ( inst57(3) & ( ((!\RR2[1]~input_o\ & (inst55(3))) # (\RR2[1]~input_o\ & ((inst56(3))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(3) & ( inst57(3) & ( (!\RR2[0]~input_o\ & 
-- ((!\RR2[1]~input_o\ & (inst55(3))) # (\RR2[1]~input_o\ & ((inst56(3)))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst58(3) & ( !inst57(3) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst55(3))) # (\RR2[1]~input_o\ & ((inst56(3)))))) 
-- # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst58(3) & ( !inst57(3) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst55(3))) # (\RR2[1]~input_o\ & ((inst56(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst55(3),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst56(3),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst58(3),
	dataf => ALT_INV_inst57(3),
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X78_Y65_N12
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\ = ( inst66(3) & ( inst65(3) & ( ((!\RR2[1]~input_o\ & ((inst63(3)))) # (\RR2[1]~input_o\ & (inst614(3)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst66(3) & ( inst65(3) & ( (!\RR2[0]~input_o\ & 
-- ((!\RR2[1]~input_o\ & ((inst63(3)))) # (\RR2[1]~input_o\ & (inst614(3))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst66(3) & ( !inst65(3) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(3)))) # (\RR2[1]~input_o\ & 
-- (inst614(3))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst66(3) & ( !inst65(3) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst63(3)))) # (\RR2[1]~input_o\ & (inst614(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst614(3),
	datab => ALT_INV_inst63(3),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(3),
	dataf => ALT_INV_inst65(3),
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X81_Y62_N20
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ = ( inst61(3) & ( \RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # (inst62(3)) ) ) ) # ( !inst61(3) & ( \RR2[1]~input_o\ & ( (inst62(3) & !\RR2[0]~input_o\) ) ) ) # ( inst61(3) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst60(3))) # (\RR2[0]~input_o\ & ((inst59(3)))) ) ) ) # ( !inst61(3) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst60(3))) # (\RR2[0]~input_o\ & ((inst59(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(3),
	datab => ALT_INV_inst60(3),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst59(3),
	datae => ALT_INV_inst61(3),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X80_Y64_N6
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\ = ( inst69(3) & ( inst67(3) & ( ((!\RR2[1]~input_o\ & (inst68(3))) # (\RR2[1]~input_o\ & ((inst70(3))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst69(3) & ( inst67(3) & ( (!\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\)) # (inst68(3)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst70(3))))) ) ) ) # ( inst69(3) & ( !inst67(3) & ( (!\RR2[1]~input_o\ & (inst68(3) & (!\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((inst70(3)) # (\RR2[0]~input_o\)))) ) ) 
-- ) # ( !inst69(3) & ( !inst67(3) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst68(3))) # (\RR2[1]~input_o\ & ((inst70(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst68(3),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst70(3),
	datae => ALT_INV_inst69(3),
	dataf => ALT_INV_inst67(3),
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X80_Y64_N28
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\ & ( ((!\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\)))) # (\RR2[2]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\ & ( (!\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\ & 
-- (!\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\) # (\RR2[2]~input_o\)))) ) ) ) # ( \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\ & ( (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\)))) ) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~3_combout\ & ( (!\RR2[2]~input_o\ & 
-- ((!\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout\)) # (\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~0_combout\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~1_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~2_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~3_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X81_Y64_N16
\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[3]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~9_combout\ & !\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100010001000110110001000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[3]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w3_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X78_Y71_N36
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\ = ( inst54(2) & ( inst46(2) & ( ((!\RR2[4]~input_o\ & (inst415(2))) # (\RR2[4]~input_o\ & ((inst48(2))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst54(2) & ( inst46(2) & ( (!\RR2[4]~input_o\ & 
-- (((\RR2[2]~input_o\)) # (inst415(2)))) # (\RR2[4]~input_o\ & (((!\RR2[2]~input_o\ & inst48(2))))) ) ) ) # ( inst54(2) & ( !inst46(2) & ( (!\RR2[4]~input_o\ & (inst415(2) & (!\RR2[2]~input_o\))) # (\RR2[4]~input_o\ & (((inst48(2)) # (\RR2[2]~input_o\)))) ) 
-- ) ) # ( !inst54(2) & ( !inst46(2) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst415(2))) # (\RR2[4]~input_o\ & ((inst48(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst415(2),
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => ALT_INV_inst48(2),
	datae => ALT_INV_inst54(2),
	dataf => ALT_INV_inst46(2),
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X83_Y71_N36
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\ = ( inst52(2) & ( inst419(2) & ( ((!\RR2[4]~input_o\ & (inst111(2))) # (\RR2[4]~input_o\ & ((inst47(2))))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(2) & ( inst419(2) & ( (!\RR2[2]~input_o\ 
-- & ((!\RR2[4]~input_o\ & (inst111(2))) # (\RR2[4]~input_o\ & ((inst47(2)))))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( inst52(2) & ( !inst419(2) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(2))) # (\RR2[4]~input_o\ & 
-- ((inst47(2)))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( !inst52(2) & ( !inst419(2) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & (inst111(2))) # (\RR2[4]~input_o\ & ((inst47(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst111(2),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst47(2),
	datae => ALT_INV_inst52(2),
	dataf => ALT_INV_inst419(2),
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X85_Y66_N36
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ = ( inst53(2) & ( \RR2[4]~input_o\ & ( (inst50(2)) # (\RR2[2]~input_o\) ) ) ) # ( !inst53(2) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst50(2)) ) ) ) # ( inst53(2) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(2)))) # (\RR2[2]~input_o\ & (inst4115(2))) ) ) ) # ( !inst53(2) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst416(2)))) # (\RR2[2]~input_o\ & (inst4115(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst50(2),
	datac => ALT_INV_inst4115(2),
	datad => ALT_INV_inst416(2),
	datae => ALT_INV_inst53(2),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X86_Y72_N36
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ = ( inst51(2) & ( inst417(2) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst418(2))))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (inst49(2)))) ) ) ) # ( !inst51(2) & ( 
-- inst417(2) & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # (inst418(2))))) # (\RR2[4]~input_o\ & (inst49(2) & ((!\RR2[2]~input_o\)))) ) ) ) # ( inst51(2) & ( !inst417(2) & ( (!\RR2[4]~input_o\ & (((inst418(2) & \RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & 
-- (((\RR2[2]~input_o\)) # (inst49(2)))) ) ) ) # ( !inst51(2) & ( !inst417(2) & ( (!\RR2[4]~input_o\ & (((inst418(2) & \RR2[2]~input_o\)))) # (\RR2[4]~input_o\ & (inst49(2) & ((!\RR2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => ALT_INV_inst49(2),
	datac => ALT_INV_inst418(2),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => ALT_INV_inst51(2),
	dataf => ALT_INV_inst417(2),
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X83_Y64_N14
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ & ( ((!\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\))) # (\RR2[0]~input_o\) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~8_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~7_combout\ & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~5_combout\))) # (\RR2[1]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~5_combout\,
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~8_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~7_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X80_Y64_N32
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\ = ( inst69(2) & ( inst68(2) & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(2))))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst67(2)))) ) ) ) # ( !inst69(2) & ( inst68(2) 
-- & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # (inst70(2))))) # (\RR2[0]~input_o\ & (inst67(2) & (!\RR2[1]~input_o\))) ) ) ) # ( inst69(2) & ( !inst68(2) & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & inst70(2))))) # (\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\)) # (inst67(2)))) ) ) ) # ( !inst69(2) & ( !inst68(2) & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & inst70(2))))) # (\RR2[0]~input_o\ & (inst67(2) & (!\RR2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst67(2),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst70(2),
	datae => ALT_INV_inst69(2),
	dataf => ALT_INV_inst68(2),
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X77_Y63_N16
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\ = ( inst58(2) & ( inst57(2) & ( ((!\RR2[1]~input_o\ & (inst55(2))) # (\RR2[1]~input_o\ & ((inst56(2))))) # (\RR2[0]~input_o\) ) ) ) # ( !inst58(2) & ( inst57(2) & ( (!\RR2[1]~input_o\ & 
-- (((\RR2[0]~input_o\)) # (inst55(2)))) # (\RR2[1]~input_o\ & (((!\RR2[0]~input_o\ & inst56(2))))) ) ) ) # ( inst58(2) & ( !inst57(2) & ( (!\RR2[1]~input_o\ & (inst55(2) & (!\RR2[0]~input_o\))) # (\RR2[1]~input_o\ & (((inst56(2)) # (\RR2[0]~input_o\)))) ) ) 
-- ) # ( !inst58(2) & ( !inst57(2) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & (inst55(2))) # (\RR2[1]~input_o\ & ((inst56(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[1]~input_o\,
	datab => ALT_INV_inst55(2),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst56(2),
	datae => ALT_INV_inst58(2),
	dataf => ALT_INV_inst57(2),
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X83_Y64_N0
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\ = ( inst61(2) & ( inst59(2) & ( ((!\RR2[1]~input_o\ & ((inst60(2)))) # (\RR2[1]~input_o\ & (inst62(2)))) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(2) & ( inst59(2) & ( (!\RR2[0]~input_o\ & 
-- ((!\RR2[1]~input_o\ & ((inst60(2)))) # (\RR2[1]~input_o\ & (inst62(2))))) # (\RR2[0]~input_o\ & (((!\RR2[1]~input_o\)))) ) ) ) # ( inst61(2) & ( !inst59(2) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(2)))) # (\RR2[1]~input_o\ & (inst62(2))))) 
-- # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)))) ) ) ) # ( !inst61(2) & ( !inst59(2) & ( (!\RR2[0]~input_o\ & ((!\RR2[1]~input_o\ & ((inst60(2)))) # (\RR2[1]~input_o\ & (inst62(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst62(2),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => ALT_INV_inst60(2),
	datae => ALT_INV_inst61(2),
	dataf => ALT_INV_inst59(2),
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X80_Y62_N8
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\ = ( inst66(2) & ( inst614(2) & ( ((!\RR2[0]~input_o\ & (inst63(2))) # (\RR2[0]~input_o\ & ((inst65(2))))) # (\RR2[1]~input_o\) ) ) ) # ( !inst66(2) & ( inst614(2) & ( (!\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\)) # (inst63(2)))) # (\RR2[0]~input_o\ & (((inst65(2) & !\RR2[1]~input_o\)))) ) ) ) # ( inst66(2) & ( !inst614(2) & ( (!\RR2[0]~input_o\ & (inst63(2) & ((!\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\) # (inst65(2))))) 
-- ) ) ) # ( !inst66(2) & ( !inst614(2) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & (inst63(2))) # (\RR2[0]~input_o\ & ((inst65(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst63(2),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst65(2),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(2),
	dataf => ALT_INV_inst614(2),
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X80_Y64_N38
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\ = ( \RR2[2]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\ & ( (!\RR2[4]~input_o\ & 
-- ((\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR2[2]~input_o\ & ( 
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\ & ( (\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\) # (\RR2[4]~input_o\) ) ) ) # ( \RR2[2]~input_o\ & ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\ & ( (!\RR2[4]~input_o\ & ((\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~2_combout\))) # (\RR2[4]~input_o\ & 
-- (\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~3_combout\)) ) ) ) # ( !\RR2[2]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout\ & ( (!\RR2[4]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_RR2[4]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~2_combout\,
	datae => \ALT_INV_RR2[2]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~1_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X83_Y64_N30
\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~10_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (((\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\)))) # (\GR[0]~input_o\ & (\GR[2]~input_o\)) ) ) # ( !\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & 
-- (((\inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~9_combout\ & !\RR2[3]~input_o\)))) # (\GR[0]~input_o\ & (\GR[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100010001000110110001000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \ALT_INV_GR[2]~input_o\,
	datac => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X87_Y70_N36
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\ = ( inst51(1) & ( \RR2[4]~input_o\ & ( (inst49(1)) # (\RR2[2]~input_o\) ) ) ) # ( !inst51(1) & ( \RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & inst49(1)) ) ) ) # ( inst51(1) & ( 
-- !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst417(1)))) # (\RR2[2]~input_o\ & (inst418(1))) ) ) ) # ( !inst51(1) & ( !\RR2[4]~input_o\ & ( (!\RR2[2]~input_o\ & ((inst417(1)))) # (\RR2[2]~input_o\ & (inst418(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst418(1),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst417(1),
	datad => ALT_INV_inst49(1),
	datae => ALT_INV_inst51(1),
	dataf => \ALT_INV_RR2[4]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X86_Y70_N36
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\ = ( inst54(1) & ( inst415(1) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst48(1))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # (inst46(1)))) ) ) ) # ( !inst54(1) & ( 
-- inst415(1) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\) # (inst48(1))))) # (\RR2[2]~input_o\ & (inst46(1) & (!\RR2[4]~input_o\))) ) ) ) # ( inst54(1) & ( !inst415(1) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst48(1))))) # (\RR2[2]~input_o\ & 
-- (((\RR2[4]~input_o\)) # (inst46(1)))) ) ) ) # ( !inst54(1) & ( !inst415(1) & ( (!\RR2[2]~input_o\ & (((\RR2[4]~input_o\ & inst48(1))))) # (\RR2[2]~input_o\ & (inst46(1) & (!\RR2[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst46(1),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst48(1),
	datae => ALT_INV_inst54(1),
	dataf => ALT_INV_inst415(1),
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X80_Y69_N16
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\ = ( inst52(1) & ( inst419(1) & ( ((!\RR2[4]~input_o\ & ((inst111(1)))) # (\RR2[4]~input_o\ & (inst47(1)))) # (\RR2[2]~input_o\) ) ) ) # ( !inst52(1) & ( inst419(1) & ( (!\RR2[2]~input_o\ 
-- & ((!\RR2[4]~input_o\ & ((inst111(1)))) # (\RR2[4]~input_o\ & (inst47(1))))) # (\RR2[2]~input_o\ & (((!\RR2[4]~input_o\)))) ) ) ) # ( inst52(1) & ( !inst419(1) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst111(1)))) # (\RR2[4]~input_o\ & 
-- (inst47(1))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)))) ) ) ) # ( !inst52(1) & ( !inst419(1) & ( (!\RR2[2]~input_o\ & ((!\RR2[4]~input_o\ & ((inst111(1)))) # (\RR2[4]~input_o\ & (inst47(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst47(1),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst111(1),
	datae => ALT_INV_inst52(1),
	dataf => ALT_INV_inst419(1),
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X81_Y73_N16
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ = ( inst53(1) & ( inst50(1) & ( ((!\RR2[2]~input_o\ & ((inst416(1)))) # (\RR2[2]~input_o\ & (inst4115(1)))) # (\RR2[4]~input_o\) ) ) ) # ( !inst53(1) & ( inst50(1) & ( (!\RR2[2]~input_o\ 
-- & (((inst416(1)) # (\RR2[4]~input_o\)))) # (\RR2[2]~input_o\ & (inst4115(1) & (!\RR2[4]~input_o\))) ) ) ) # ( inst53(1) & ( !inst50(1) & ( (!\RR2[2]~input_o\ & (((!\RR2[4]~input_o\ & inst416(1))))) # (\RR2[2]~input_o\ & (((\RR2[4]~input_o\)) # 
-- (inst4115(1)))) ) ) ) # ( !inst53(1) & ( !inst50(1) & ( (!\RR2[4]~input_o\ & ((!\RR2[2]~input_o\ & ((inst416(1)))) # (\RR2[2]~input_o\ & (inst4115(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst4115(1),
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => \ALT_INV_RR2[4]~input_o\,
	datad => ALT_INV_inst416(1),
	datae => ALT_INV_inst53(1),
	dataf => ALT_INV_inst50(1),
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X86_Y68_N10
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & 
-- (((!\RR2[1]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & (((!\RR2[1]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\ & (!\RR2[1]~input_o\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~5_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~8_combout\ & ( (!\RR2[0]~input_o\ & (((\RR2[1]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~6_combout\)))) # (\RR2[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~7_combout\ & (!\RR2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~7_combout\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => \ALT_INV_RR2[1]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~6_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~5_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~8_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X75_Y62_N36
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\ = ( inst66(1) & ( \RR2[0]~input_o\ & ( (\RR2[1]~input_o\) # (inst65(1)) ) ) ) # ( !inst66(1) & ( \RR2[0]~input_o\ & ( (inst65(1) & !\RR2[1]~input_o\) ) ) ) # ( inst66(1) & ( 
-- !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst63(1))) # (\RR2[1]~input_o\ & ((inst614(1)))) ) ) ) # ( !inst66(1) & ( !\RR2[0]~input_o\ & ( (!\RR2[1]~input_o\ & (inst63(1))) # (\RR2[1]~input_o\ & ((inst614(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst63(1),
	datab => ALT_INV_inst614(1),
	datac => ALT_INV_inst65(1),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst66(1),
	dataf => \ALT_INV_RR2[0]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X81_Y62_N8
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\ = ( inst61(1) & ( \RR2[1]~input_o\ & ( (inst62(1)) # (\RR2[0]~input_o\) ) ) ) # ( !inst61(1) & ( \RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & inst62(1)) ) ) ) # ( inst61(1) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst60(1)))) # (\RR2[0]~input_o\ & (inst59(1))) ) ) ) # ( !inst61(1) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & ((inst60(1)))) # (\RR2[0]~input_o\ & (inst59(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst59(1),
	datab => ALT_INV_inst60(1),
	datac => \ALT_INV_RR2[0]~input_o\,
	datad => ALT_INV_inst62(1),
	datae => ALT_INV_inst61(1),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X86_Y68_N12
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\ = ( inst58(1) & ( inst56(1) & ( ((!\RR2[0]~input_o\ & ((inst55(1)))) # (\RR2[0]~input_o\ & (inst57(1)))) # (\RR2[1]~input_o\) ) ) ) # ( !inst58(1) & ( inst56(1) & ( (!\RR2[0]~input_o\ & 
-- (((\RR2[1]~input_o\) # (inst55(1))))) # (\RR2[0]~input_o\ & (inst57(1) & ((!\RR2[1]~input_o\)))) ) ) ) # ( inst58(1) & ( !inst56(1) & ( (!\RR2[0]~input_o\ & (((inst55(1) & !\RR2[1]~input_o\)))) # (\RR2[0]~input_o\ & (((\RR2[1]~input_o\)) # (inst57(1)))) ) 
-- ) ) # ( !inst58(1) & ( !inst56(1) & ( (!\RR2[1]~input_o\ & ((!\RR2[0]~input_o\ & ((inst55(1)))) # (\RR2[0]~input_o\ & (inst57(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst57(1),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst55(1),
	datad => \ALT_INV_RR2[1]~input_o\,
	datae => ALT_INV_inst58(1),
	dataf => ALT_INV_inst56(1),
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X80_Y64_N0
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ = ( inst69(1) & ( \RR2[1]~input_o\ & ( (\RR2[0]~input_o\) # (inst70(1)) ) ) ) # ( !inst69(1) & ( \RR2[1]~input_o\ & ( (inst70(1) & !\RR2[0]~input_o\) ) ) ) # ( inst69(1) & ( 
-- !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst68(1))) # (\RR2[0]~input_o\ & ((inst67(1)))) ) ) ) # ( !inst69(1) & ( !\RR2[1]~input_o\ & ( (!\RR2[0]~input_o\ & (inst68(1))) # (\RR2[0]~input_o\ & ((inst67(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst70(1),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst68(1),
	datad => ALT_INV_inst67(1),
	datae => ALT_INV_inst69(1),
	dataf => \ALT_INV_RR2[1]~input_o\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X86_Y68_N24
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\ = ( \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ & ( (!\RR2[4]~input_o\ & 
-- (((!\RR2[2]~input_o\) # (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\)))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\ & ( \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ & ( (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\)))) # (\RR2[4]~input_o\ & (((\RR2[2]~input_o\)) # (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\))) ) ) ) # ( 
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ & ( (!\RR2[4]~input_o\ & (((!\RR2[2]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\)))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\ & (!\RR2[2]~input_o\))) ) ) ) # ( 
-- !\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout\ & ( !\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~3_combout\ & ( (!\RR2[4]~input_o\ & (((\RR2[2]~input_o\ & 
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~2_combout\)))) # (\RR2[4]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout\ & (!\RR2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[4]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~1_combout\,
	datac => \ALT_INV_RR2[2]~input_o\,
	datad => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~2_combout\,
	datae => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~0_combout\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~3_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X86_Y68_N34
\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~10\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~10_combout\ = ( \GR[1]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\ & ( ((\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\)) # (\GR[0]~input_o\) ) ) ) # ( !\GR[1]~input_o\ & ( \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & ((\RR2[3]~input_o\) # 
-- (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\))) ) ) ) # ( \GR[1]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\ & ( ((\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\ & 
-- !\RR2[3]~input_o\)) # (\GR[0]~input_o\) ) ) ) # ( !\GR[1]~input_o\ & ( !\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~4_combout\ & ( (!\GR[0]~input_o\ & (\inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~9_combout\ & !\RR2[3]~input_o\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000011101010111010100101010001010100111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~9_combout\,
	datac => \ALT_INV_RR2[3]~input_o\,
	datae => \ALT_INV_GR[1]~input_o\,
	dataf => \inst45|inst6|$00000|auto_generated|ALT_INV_l1_w1_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X76_Y64_N24
\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ = ( !\RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & ((!\RR2[0]~input_o\ & (((inst63(0))))) # (\RR2[0]~input_o\ & (inst65(0))))) # (\RR2[2]~input_o\ & ((((\RR2[0]~input_o\))))) ) ) # ( 
-- \RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & (((!\RR2[0]~input_o\ & (inst614(0))) # (\RR2[0]~input_o\ & ((inst66(0))))))) # (\RR2[2]~input_o\ & ((((\RR2[0]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst65(0),
	datac => ALT_INV_inst614(0),
	datad => \ALT_INV_RR2[0]~input_o\,
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => ALT_INV_inst66(0),
	datag => ALT_INV_inst63(0),
	combout => \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\);

-- Location: MLABCELL_X77_Y65_N24
\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28_combout\ = ( !\RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\)) # (\RR2[2]~input_o\ & 
-- ((!\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ & (inst68(0))) # (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ & (((inst67(0))))))) ) ) # ( \RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & 
-- (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\)) # (\RR2[2]~input_o\ & ((!\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ & (inst70(0))) # (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~24_combout\ & 
-- (((inst69(0))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000100110001001100011011100110111001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~24_combout\,
	datac => ALT_INV_inst70(0),
	datad => ALT_INV_inst69(0),
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => ALT_INV_inst67(0),
	datag => ALT_INV_inst68(0),
	combout => \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28_combout\);

-- Location: LABCELL_X90_Y69_N20
\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ = ( !\RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & ((!\RR2[0]~input_o\ & (inst47(0))) # (\RR2[0]~input_o\ & (((inst49(0))))))) # (\RR2[2]~input_o\ & (\RR2[0]~input_o\)) ) ) # ( 
-- \RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & ((!\RR2[0]~input_o\ & (inst48(0))) # (\RR2[0]~input_o\ & (((inst50(0))))))) # (\RR2[2]~input_o\ & (\RR2[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst48(0),
	datad => ALT_INV_inst50(0),
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => ALT_INV_inst49(0),
	datag => ALT_INV_inst47(0),
	combout => \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\);

-- Location: MLABCELL_X80_Y71_N4
\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20_combout\ = ( !\RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & ((((\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\))))) # (\RR2[2]~input_o\ & 
-- (((!\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ & (inst52(0))) # (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ & ((inst51(0))))))) ) ) # ( \RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & 
-- ((((\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\))))) # (\RR2[2]~input_o\ & (((!\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ & ((inst54(0)))) # 
-- (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~16_combout\ & (inst53(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => ALT_INV_inst53(0),
	datac => ALT_INV_inst54(0),
	datad => ALT_INV_inst51(0),
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~16_combout\,
	datag => ALT_INV_inst52(0),
	combout => \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20_combout\);

-- Location: MLABCELL_X73_Y61_N4
\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ = ( !\RR2[1]~input_o\ & ( ((!\RR2[0]~input_o\ & (inst55(0) & ((!\RR2[2]~input_o\)))) # (\RR2[0]~input_o\ & (((\RR2[2]~input_o\) # (inst57(0)))))) ) ) # ( \RR2[1]~input_o\ & ( 
-- (!\RR2[0]~input_o\ & (((inst56(0) & ((!\RR2[2]~input_o\)))))) # (\RR2[0]~input_o\ & ((((\RR2[2]~input_o\))) # (inst58(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_inst58(0),
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst56(0),
	datad => ALT_INV_inst57(0),
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => \ALT_INV_RR2[2]~input_o\,
	datag => ALT_INV_inst55(0),
	combout => \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X74_Y64_N4
\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12_combout\ = ( !\RR2[1]~input_o\ & ( (!\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ & (((inst60(0) & (\RR2[2]~input_o\))))) # 
-- (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ & ((((!\RR2[2]~input_o\))) # (inst59(0)))) ) ) # ( \RR2[1]~input_o\ & ( (!\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ & (((inst62(0) & (\RR2[2]~input_o\))))) # 
-- (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~8_combout\ & ((((!\RR2[2]~input_o\) # (inst61(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~8_combout\,
	datab => ALT_INV_inst59(0),
	datac => ALT_INV_inst62(0),
	datad => \ALT_INV_RR2[2]~input_o\,
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => ALT_INV_inst61(0),
	datag => ALT_INV_inst60(0),
	combout => \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12_combout\);

-- Location: LABCELL_X86_Y67_N20
\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( !\RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & ((!\RR2[0]~input_o\ & (inst111(0))) # (\RR2[0]~input_o\ & (((inst417(0))))))) # (\RR2[2]~input_o\ & (\RR2[0]~input_o\)) ) ) # ( 
-- \RR2[1]~input_o\ & ( (!\RR2[2]~input_o\ & ((!\RR2[0]~input_o\ & (inst415(0))) # (\RR2[0]~input_o\ & (((inst416(0))))))) # (\RR2[2]~input_o\ & (\RR2[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RR2[2]~input_o\,
	datab => \ALT_INV_RR2[0]~input_o\,
	datac => ALT_INV_inst415(0),
	datad => ALT_INV_inst416(0),
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => ALT_INV_inst417(0),
	datag => ALT_INV_inst111(0),
	combout => \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y71_N24
\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4_combout\ = ( !\RR2[1]~input_o\ & ( (!\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\RR2[2]~input_o\ & (inst419(0)))) # 
-- (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\RR2[2]~input_o\) # (((inst418(0)))))) ) ) # ( \RR2[1]~input_o\ & ( (!\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\RR2[2]~input_o\ & (inst46(0)))) # 
-- (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\RR2[2]~input_o\) # (((inst4115(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001000110010001100101011101010111010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \ALT_INV_RR2[2]~input_o\,
	datac => ALT_INV_inst46(0),
	datad => ALT_INV_inst4115(0),
	datae => \ALT_INV_RR2[1]~input_o\,
	dataf => ALT_INV_inst418(0),
	datag => ALT_INV_inst419(0),
	combout => \inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X74_Y64_N8
\inst45|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0\ : arriaiigz_lcell_comb
-- Equation(s):
-- \inst45|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( !\RR2[4]~input_o\ & ( (((!\RR2[3]~input_o\ & (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~4_combout\)) # (\RR2[3]~input_o\ & 
-- ((\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~12_combout\))))) # (\GR[0]~input_o\) ) ) # ( \RR2[4]~input_o\ & ( ((!\RR2[3]~input_o\ & (((\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~20_combout\)))) # (\RR2[3]~input_o\ & 
-- (\inst45|inst|$00000|auto_generated|l1_w0_n0_mux_dataout~28_combout\))) # (\GR[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101111101010101010111110111011101011111111111110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_GR[0]~input_o\,
	datab => \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~28_combout\,
	datac => \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~20_combout\,
	datad => \ALT_INV_RR2[3]~input_o\,
	datae => \ALT_INV_RR2[4]~input_o\,
	dataf => \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~12_combout\,
	datag => \inst45|inst|$00000|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~4_combout\,
	combout => \inst45|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

ww_RD1(31) <= \RD1[31]~output_o\;

ww_RD1(30) <= \RD1[30]~output_o\;

ww_RD1(29) <= \RD1[29]~output_o\;

ww_RD1(28) <= \RD1[28]~output_o\;

ww_RD1(27) <= \RD1[27]~output_o\;

ww_RD1(26) <= \RD1[26]~output_o\;

ww_RD1(25) <= \RD1[25]~output_o\;

ww_RD1(24) <= \RD1[24]~output_o\;

ww_RD1(23) <= \RD1[23]~output_o\;

ww_RD1(22) <= \RD1[22]~output_o\;

ww_RD1(21) <= \RD1[21]~output_o\;

ww_RD1(20) <= \RD1[20]~output_o\;

ww_RD1(19) <= \RD1[19]~output_o\;

ww_RD1(18) <= \RD1[18]~output_o\;

ww_RD1(17) <= \RD1[17]~output_o\;

ww_RD1(16) <= \RD1[16]~output_o\;

ww_RD1(15) <= \RD1[15]~output_o\;

ww_RD1(14) <= \RD1[14]~output_o\;

ww_RD1(13) <= \RD1[13]~output_o\;

ww_RD1(12) <= \RD1[12]~output_o\;

ww_RD1(11) <= \RD1[11]~output_o\;

ww_RD1(10) <= \RD1[10]~output_o\;

ww_RD1(9) <= \RD1[9]~output_o\;

ww_RD1(8) <= \RD1[8]~output_o\;

ww_RD1(7) <= \RD1[7]~output_o\;

ww_RD1(6) <= \RD1[6]~output_o\;

ww_RD1(5) <= \RD1[5]~output_o\;

ww_RD1(4) <= \RD1[4]~output_o\;

ww_RD1(3) <= \RD1[3]~output_o\;

ww_RD1(2) <= \RD1[2]~output_o\;

ww_RD1(1) <= \RD1[1]~output_o\;

ww_RD1(0) <= \RD1[0]~output_o\;

ww_RD2(31) <= \RD2[31]~output_o\;

ww_RD2(30) <= \RD2[30]~output_o\;

ww_RD2(29) <= \RD2[29]~output_o\;

ww_RD2(28) <= \RD2[28]~output_o\;

ww_RD2(27) <= \RD2[27]~output_o\;

ww_RD2(26) <= \RD2[26]~output_o\;

ww_RD2(25) <= \RD2[25]~output_o\;

ww_RD2(24) <= \RD2[24]~output_o\;

ww_RD2(23) <= \RD2[23]~output_o\;

ww_RD2(22) <= \RD2[22]~output_o\;

ww_RD2(21) <= \RD2[21]~output_o\;

ww_RD2(20) <= \RD2[20]~output_o\;

ww_RD2(19) <= \RD2[19]~output_o\;

ww_RD2(18) <= \RD2[18]~output_o\;

ww_RD2(17) <= \RD2[17]~output_o\;

ww_RD2(16) <= \RD2[16]~output_o\;

ww_RD2(15) <= \RD2[15]~output_o\;

ww_RD2(14) <= \RD2[14]~output_o\;

ww_RD2(13) <= \RD2[13]~output_o\;

ww_RD2(12) <= \RD2[12]~output_o\;

ww_RD2(11) <= \RD2[11]~output_o\;

ww_RD2(10) <= \RD2[10]~output_o\;

ww_RD2(9) <= \RD2[9]~output_o\;

ww_RD2(8) <= \RD2[8]~output_o\;

ww_RD2(7) <= \RD2[7]~output_o\;

ww_RD2(6) <= \RD2[6]~output_o\;

ww_RD2(5) <= \RD2[5]~output_o\;

ww_RD2(4) <= \RD2[4]~output_o\;

ww_RD2(3) <= \RD2[3]~output_o\;

ww_RD2(2) <= \RD2[2]~output_o\;

ww_RD2(1) <= \RD2[1]~output_o\;

ww_RD2(0) <= \RD2[0]~output_o\;
END structure;


