//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 4:18 AM
//
//
module testbench;
	reg [0:25] indata_array;
	reg bench_reset;
	wire bench_clk;
	wire bench_rst;
	wire bench_dqsfound_retry;
	wire bench_pi_dqs_found_start;
	wire bench_detect_pi_found_dqs;
	wire bench_prech_done;
	wire [11:0]bench_pi_dqs_found_lanes;
	wire [2:0]bench_pi_rst_stg1_cal;
	wire [5:0]bench_rd_data_offset_0;
	wire [5:0]bench_rd_data_offset_1;
	wire [5:0]bench_rd_data_offset_2;
	wire bench_pi_dqs_found_rank_done;
	wire bench_pi_dqs_found_done;
	wire bench_pi_dqs_found_err;
	wire [5:0]bench_rd_data_offset_ranks_0;
	wire [5:0]bench_rd_data_offset_ranks_1;
	wire [5:0]bench_rd_data_offset_ranks_2;
	wire bench_dqsfound_retry_done;
	wire bench_dqs_found_prech_req;
	wire [5:0]bench_rd_data_offset_ranks_mc_0;
	wire [5:0]bench_rd_data_offset_ranks_mc_1;
	wire [5:0]bench_rd_data_offset_ranks_mc_2;
	wire [8:0]bench_po_counter_read_val;
	wire bench_rd_data_offset_cal_done;
	wire bench_fine_adjust_done;
	wire [2:0]bench_fine_adjust_lane_cnt;
	wire bench_ck_po_stg2_f_indec;
	wire bench_ck_po_stg2_f_en;
	wire [255:0]bench_dbg_dqs_found_cal;



	assign bench_clk = indata_array[0:0];
	assign bench_rst = indata_array[1:1];
	assign bench_dqsfound_retry = indata_array[2:2];
	assign bench_pi_dqs_found_start = indata_array[3:3];
	assign bench_detect_pi_found_dqs = indata_array[4:4];
	assign bench_prech_done = indata_array[5:5];
	assign bench_pi_dqs_found_lanes = indata_array[6:17];
	assign bench_po_counter_read_val = indata_array[18:26];

	initial
	begin
    $dumpfile("78.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	mig_7series_v1_8_ddr_phy_dqs_found_cal_hr inst(
        .clk(bench_clk), 
        .rst(bench_rst), 
        .dqsfound_retry(bench_dqsfound_retry), 
        .pi_dqs_found_start(bench_pi_dqs_found_start), 
        .detect_pi_found_dqs(bench_detect_pi_found_dqs), 
        .prech_done(bench_prech_done), 
        .pi_dqs_found_lanes(bench_pi_dqs_found_lanes), 
        .pi_rst_stg1_cal(bench_pi_rst_stg1_cal), 
        .rd_data_offset_0(bench_rd_data_offset_0), 
        .rd_data_offset_1(bench_rd_data_offset_1), 
        .rd_data_offset_2(bench_rd_data_offset_2), 
        .pi_dqs_found_rank_done(bench_pi_dqs_found_rank_done), 
        .pi_dqs_found_done(bench_pi_dqs_found_done), 
        .pi_dqs_found_err(bench_pi_dqs_found_err), 
        .rd_data_offset_ranks_0(bench_rd_data_offset_ranks_0), 
        .rd_data_offset_ranks_1(bench_rd_data_offset_ranks_1), 
        .rd_data_offset_ranks_2(bench_rd_data_offset_ranks_2), 
        .dqsfound_retry_done(bench_dqsfound_retry_done), 
        .dqs_found_prech_req(bench_dqs_found_prech_req), 
        .rd_data_offset_ranks_mc_0(bench_rd_data_offset_ranks_mc_0), 
        .rd_data_offset_ranks_mc_1(bench_rd_data_offset_ranks_mc_1), 
        .rd_data_offset_ranks_mc_2(bench_rd_data_offset_ranks_mc_2), 
        .po_counter_read_val(bench_po_counter_read_val), 
        .rd_data_offset_cal_done(bench_rd_data_offset_cal_done), 
        .fine_adjust_done(bench_fine_adjust_done), 
        .fine_adjust_lane_cnt(bench_fine_adjust_lane_cnt), 
        .ck_po_stg2_f_indec(bench_ck_po_stg2_f_indec), 
        .ck_po_stg2_f_en(bench_ck_po_stg2_f_en), 
        .dbg_dqs_found_cal(bench_dbg_dqs_found_cal)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, clk = %b , rst = %b , dqsfound_retry = %b , pi_dqs_found_start = %b , detect_pi_found_dqs = %b , prech_done = %b , pi_dqs_found_lanes = %b , po_counter_read_val = %b , pi_rst_stg1_cal = %b , rd_data_offset_0 = %b , rd_data_offset_1 = %b , rd_data_offset_2 = %b , pi_dqs_found_rank_done = %b , pi_dqs_found_done = %b , pi_dqs_found_err = %b , rd_data_offset_ranks_0 = %b , rd_data_offset_ranks_1 = %b , rd_data_offset_ranks_2 = %b , dqsfound_retry_done = %b , dqs_found_prech_req = %b , rd_data_offset_ranks_mc_0 = %b , rd_data_offset_ranks_mc_1 = %b , rd_data_offset_ranks_mc_2 = %b , rd_data_offset_cal_done = %b , fine_adjust_done = %b , fine_adjust_lane_cnt = %b , ck_po_stg2_f_indec = %b , ck_po_stg2_f_en = %b , dbg_dqs_found_cal = %b  ",
			bench_reset, bench_clk, bench_rst, bench_dqsfound_retry, bench_pi_dqs_found_start, bench_detect_pi_found_dqs, bench_prech_done, bench_pi_dqs_found_lanes, bench_po_counter_read_val, bench_pi_rst_stg1_cal, bench_rd_data_offset_0, bench_rd_data_offset_1, bench_rd_data_offset_2, bench_pi_dqs_found_rank_done, bench_pi_dqs_found_done, bench_pi_dqs_found_err, bench_rd_data_offset_ranks_0, bench_rd_data_offset_ranks_1, bench_rd_data_offset_ranks_2, bench_dqsfound_retry_done, bench_dqs_found_prech_req, bench_rd_data_offset_ranks_mc_0, bench_rd_data_offset_ranks_mc_1, bench_rd_data_offset_ranks_mc_2, bench_rd_data_offset_cal_done, bench_fine_adjust_done, bench_fine_adjust_lane_cnt, bench_ck_po_stg2_f_indec, bench_ck_po_stg2_f_en, bench_dbg_dqs_found_cal);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
