// Seed: 3063272840
module module_0 ();
  always @({1,
    id_1 == id_1,
    (id_1),
    1 & {id_1, id_1}
  })
  begin
    while (id_1)
    for (id_1 = 1 < id_1; 1; id_1 = id_1) begin
      id_1 = id_1;
    end
  end
  for (id_2 = 1'b0; id_1 & 1; id_2 = 1 - 1) begin : id_3
    always force id_3 = 1;
  end
  wire id_4;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri0 id_4
);
  wire id_6, id_7;
  module_0();
endmodule
