PLL_phase_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/PLL_phase/ip/PLL_phase_clk_wiz_0_0/PLL_phase_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
PLL_phase_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/PLL_phase/ip/PLL_phase_clk_wiz_0_0/PLL_phase_clk_wiz_0_0.v,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
PLL_phase.vhd,vhdl,xil_defaultlib,../../../bd/PLL_phase/sim/PLL_phase.vhd,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
PLL_phase_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/PLL_phase/ip/PLL_phase_xlconcat_0_0/sim/PLL_phase_xlconcat_0_0.v,incdir="$ref_dir/../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"incdir="../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
