
NUCLEO-N657X0-Q_GettingStarted_ImageClassification.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000034c  34000400  34000400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d91c  34000750  34000750  00000750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .gnu.sgstubs  00000020  3401e080  3401e080  0001e080  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000267c  3401e0a0  3401e0a0  0001e0a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  3402071c  3402071c  00020938  2**0
                  CONTENTS
  5 .ARM          00000008  3402071c  3402071c  0002071c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  34020724  34020938  00020938  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  34020724  34020724  00020724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  34020728  34020728  00020728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         0000020c  3402072c  3402072c  0002072c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000006d8  34020938  34020938  00020938  2**2
                  ALLOC
 11 ._user_heap_stack 00004200  34021010  34021010  00020938  2**0
                  ALLOC
 12 .ARM.attributes 0000003a  00000000  00000000  00020938  2**0
                  CONTENTS, READONLY
 13 .debug_info   00043894  00000000  00000000  00020972  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000062f0  00000000  00000000  00064206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003298  00000000  00000000  0006a4f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000277c  00000000  00000000  0006d790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00079cd9  00000000  00000000  0006ff0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003ef15  00000000  00000000  000e9be5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    003a2733  00000000  00000000  00128afa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  004cb22d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000e870  00000000  00000000  004cb270  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000155  00000000  00000000  004d9ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

34000750 <__do_global_dtors_aux>:
34000750:	b510      	push	{r4, lr}
34000752:	4c05      	ldr	r4, [pc, #20]	@ (34000768 <__do_global_dtors_aux+0x18>)
34000754:	7823      	ldrb	r3, [r4, #0]
34000756:	b933      	cbnz	r3, 34000766 <__do_global_dtors_aux+0x16>
34000758:	4b04      	ldr	r3, [pc, #16]	@ (3400076c <__do_global_dtors_aux+0x1c>)
3400075a:	b113      	cbz	r3, 34000762 <__do_global_dtors_aux+0x12>
3400075c:	4804      	ldr	r0, [pc, #16]	@ (34000770 <__do_global_dtors_aux+0x20>)
3400075e:	f3af 8000 	nop.w
34000762:	2301      	movs	r3, #1
34000764:	7023      	strb	r3, [r4, #0]
34000766:	bd10      	pop	{r4, pc}
34000768:	34020938 	.word	0x34020938
3400076c:	00000000 	.word	0x00000000
34000770:	3401e054 	.word	0x3401e054

34000774 <frame_dummy>:
34000774:	b508      	push	{r3, lr}
34000776:	4b03      	ldr	r3, [pc, #12]	@ (34000784 <frame_dummy+0x10>)
34000778:	b11b      	cbz	r3, 34000782 <frame_dummy+0xe>
3400077a:	4903      	ldr	r1, [pc, #12]	@ (34000788 <frame_dummy+0x14>)
3400077c:	4803      	ldr	r0, [pc, #12]	@ (3400078c <frame_dummy+0x18>)
3400077e:	f3af 8000 	nop.w
34000782:	bd08      	pop	{r3, pc}
34000784:	00000000 	.word	0x00000000
34000788:	3402093c 	.word	0x3402093c
3400078c:	3401e054 	.word	0x3401e054

34000790 <strlen>:
34000790:	4603      	mov	r3, r0
34000792:	f813 2b01 	ldrb.w	r2, [r3], #1
34000796:	2a00      	cmp	r2, #0
34000798:	d1fb      	bne.n	34000792 <strlen+0x2>
3400079a:	1a18      	subs	r0, r3, r0
3400079c:	3801      	subs	r0, #1
3400079e:	4770      	bx	lr

340007a0 <__aeabi_uldivmod>:
340007a0:	b953      	cbnz	r3, 340007b8 <__aeabi_uldivmod+0x18>
340007a2:	b94a      	cbnz	r2, 340007b8 <__aeabi_uldivmod+0x18>
340007a4:	2900      	cmp	r1, #0
340007a6:	bf08      	it	eq
340007a8:	2800      	cmpeq	r0, #0
340007aa:	bf1c      	itt	ne
340007ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
340007b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
340007b4:	f000 b9b0 	b.w	34000b18 <__aeabi_idiv0>
340007b8:	f1ad 0c08 	sub.w	ip, sp, #8
340007bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
340007c0:	f000 f806 	bl	340007d0 <__udivmoddi4>
340007c4:	f8dd e004 	ldr.w	lr, [sp, #4]
340007c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
340007cc:	b004      	add	sp, #16
340007ce:	4770      	bx	lr

340007d0 <__udivmoddi4>:
340007d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
340007d4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
340007d6:	4688      	mov	r8, r1
340007d8:	4604      	mov	r4, r0
340007da:	468e      	mov	lr, r1
340007dc:	2b00      	cmp	r3, #0
340007de:	d14a      	bne.n	34000876 <__udivmoddi4+0xa6>
340007e0:	428a      	cmp	r2, r1
340007e2:	4617      	mov	r7, r2
340007e4:	d95f      	bls.n	340008a6 <__udivmoddi4+0xd6>
340007e6:	fab2 f682 	clz	r6, r2
340007ea:	b14e      	cbz	r6, 34000800 <__udivmoddi4+0x30>
340007ec:	f1c6 0320 	rsb	r3, r6, #32
340007f0:	fa01 fe06 	lsl.w	lr, r1, r6
340007f4:	40b7      	lsls	r7, r6
340007f6:	40b4      	lsls	r4, r6
340007f8:	fa20 f303 	lsr.w	r3, r0, r3
340007fc:	ea43 0e0e 	orr.w	lr, r3, lr
34000800:	ea4f 4817 	mov.w	r8, r7, lsr #16
34000804:	fa1f fc87 	uxth.w	ip, r7
34000808:	0c23      	lsrs	r3, r4, #16
3400080a:	fbbe f1f8 	udiv	r1, lr, r8
3400080e:	fb08 ee11 	mls	lr, r8, r1, lr
34000812:	fb01 f20c 	mul.w	r2, r1, ip
34000816:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
3400081a:	429a      	cmp	r2, r3
3400081c:	d907      	bls.n	3400082e <__udivmoddi4+0x5e>
3400081e:	18fb      	adds	r3, r7, r3
34000820:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
34000824:	d202      	bcs.n	3400082c <__udivmoddi4+0x5c>
34000826:	429a      	cmp	r2, r3
34000828:	f200 8154 	bhi.w	34000ad4 <__udivmoddi4+0x304>
3400082c:	4601      	mov	r1, r0
3400082e:	1a9b      	subs	r3, r3, r2
34000830:	b2a2      	uxth	r2, r4
34000832:	fbb3 f0f8 	udiv	r0, r3, r8
34000836:	fb08 3310 	mls	r3, r8, r0, r3
3400083a:	fb00 fc0c 	mul.w	ip, r0, ip
3400083e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
34000842:	4594      	cmp	ip, r2
34000844:	d90b      	bls.n	3400085e <__udivmoddi4+0x8e>
34000846:	18ba      	adds	r2, r7, r2
34000848:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
3400084c:	bf2c      	ite	cs
3400084e:	2401      	movcs	r4, #1
34000850:	2400      	movcc	r4, #0
34000852:	4594      	cmp	ip, r2
34000854:	d902      	bls.n	3400085c <__udivmoddi4+0x8c>
34000856:	2c00      	cmp	r4, #0
34000858:	f000 813f 	beq.w	34000ada <__udivmoddi4+0x30a>
3400085c:	4618      	mov	r0, r3
3400085e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
34000862:	eba2 020c 	sub.w	r2, r2, ip
34000866:	2100      	movs	r1, #0
34000868:	b11d      	cbz	r5, 34000872 <__udivmoddi4+0xa2>
3400086a:	40f2      	lsrs	r2, r6
3400086c:	2300      	movs	r3, #0
3400086e:	e9c5 2300 	strd	r2, r3, [r5]
34000872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
34000876:	428b      	cmp	r3, r1
34000878:	d905      	bls.n	34000886 <__udivmoddi4+0xb6>
3400087a:	b10d      	cbz	r5, 34000880 <__udivmoddi4+0xb0>
3400087c:	e9c5 0100 	strd	r0, r1, [r5]
34000880:	2100      	movs	r1, #0
34000882:	4608      	mov	r0, r1
34000884:	e7f5      	b.n	34000872 <__udivmoddi4+0xa2>
34000886:	fab3 f183 	clz	r1, r3
3400088a:	2900      	cmp	r1, #0
3400088c:	d14e      	bne.n	3400092c <__udivmoddi4+0x15c>
3400088e:	4543      	cmp	r3, r8
34000890:	f0c0 8112 	bcc.w	34000ab8 <__udivmoddi4+0x2e8>
34000894:	4282      	cmp	r2, r0
34000896:	f240 810f 	bls.w	34000ab8 <__udivmoddi4+0x2e8>
3400089a:	4608      	mov	r0, r1
3400089c:	2d00      	cmp	r5, #0
3400089e:	d0e8      	beq.n	34000872 <__udivmoddi4+0xa2>
340008a0:	e9c5 4e00 	strd	r4, lr, [r5]
340008a4:	e7e5      	b.n	34000872 <__udivmoddi4+0xa2>
340008a6:	2a00      	cmp	r2, #0
340008a8:	f000 80ac 	beq.w	34000a04 <__udivmoddi4+0x234>
340008ac:	fab2 f682 	clz	r6, r2
340008b0:	2e00      	cmp	r6, #0
340008b2:	f040 80bb 	bne.w	34000a2c <__udivmoddi4+0x25c>
340008b6:	1a8b      	subs	r3, r1, r2
340008b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
340008bc:	b2bc      	uxth	r4, r7
340008be:	2101      	movs	r1, #1
340008c0:	0c02      	lsrs	r2, r0, #16
340008c2:	b280      	uxth	r0, r0
340008c4:	fbb3 fcfe 	udiv	ip, r3, lr
340008c8:	fb0e 331c 	mls	r3, lr, ip, r3
340008cc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
340008d0:	fb04 f20c 	mul.w	r2, r4, ip
340008d4:	429a      	cmp	r2, r3
340008d6:	d90e      	bls.n	340008f6 <__udivmoddi4+0x126>
340008d8:	18fb      	adds	r3, r7, r3
340008da:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
340008de:	bf2c      	ite	cs
340008e0:	f04f 0901 	movcs.w	r9, #1
340008e4:	f04f 0900 	movcc.w	r9, #0
340008e8:	429a      	cmp	r2, r3
340008ea:	d903      	bls.n	340008f4 <__udivmoddi4+0x124>
340008ec:	f1b9 0f00 	cmp.w	r9, #0
340008f0:	f000 80ec 	beq.w	34000acc <__udivmoddi4+0x2fc>
340008f4:	46c4      	mov	ip, r8
340008f6:	1a9b      	subs	r3, r3, r2
340008f8:	fbb3 f8fe 	udiv	r8, r3, lr
340008fc:	fb0e 3318 	mls	r3, lr, r8, r3
34000900:	fb04 f408 	mul.w	r4, r4, r8
34000904:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
34000908:	4294      	cmp	r4, r2
3400090a:	d90b      	bls.n	34000924 <__udivmoddi4+0x154>
3400090c:	18ba      	adds	r2, r7, r2
3400090e:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
34000912:	bf2c      	ite	cs
34000914:	2001      	movcs	r0, #1
34000916:	2000      	movcc	r0, #0
34000918:	4294      	cmp	r4, r2
3400091a:	d902      	bls.n	34000922 <__udivmoddi4+0x152>
3400091c:	2800      	cmp	r0, #0
3400091e:	f000 80d1 	beq.w	34000ac4 <__udivmoddi4+0x2f4>
34000922:	4698      	mov	r8, r3
34000924:	1b12      	subs	r2, r2, r4
34000926:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
3400092a:	e79d      	b.n	34000868 <__udivmoddi4+0x98>
3400092c:	f1c1 0620 	rsb	r6, r1, #32
34000930:	408b      	lsls	r3, r1
34000932:	fa08 f401 	lsl.w	r4, r8, r1
34000936:	fa00 f901 	lsl.w	r9, r0, r1
3400093a:	fa22 f706 	lsr.w	r7, r2, r6
3400093e:	fa28 f806 	lsr.w	r8, r8, r6
34000942:	408a      	lsls	r2, r1
34000944:	431f      	orrs	r7, r3
34000946:	fa20 f306 	lsr.w	r3, r0, r6
3400094a:	0c38      	lsrs	r0, r7, #16
3400094c:	4323      	orrs	r3, r4
3400094e:	fa1f fc87 	uxth.w	ip, r7
34000952:	0c1c      	lsrs	r4, r3, #16
34000954:	fbb8 fef0 	udiv	lr, r8, r0
34000958:	fb00 881e 	mls	r8, r0, lr, r8
3400095c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
34000960:	fb0e f80c 	mul.w	r8, lr, ip
34000964:	45a0      	cmp	r8, r4
34000966:	d90e      	bls.n	34000986 <__udivmoddi4+0x1b6>
34000968:	193c      	adds	r4, r7, r4
3400096a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
3400096e:	bf2c      	ite	cs
34000970:	f04f 0b01 	movcs.w	fp, #1
34000974:	f04f 0b00 	movcc.w	fp, #0
34000978:	45a0      	cmp	r8, r4
3400097a:	d903      	bls.n	34000984 <__udivmoddi4+0x1b4>
3400097c:	f1bb 0f00 	cmp.w	fp, #0
34000980:	f000 80b8 	beq.w	34000af4 <__udivmoddi4+0x324>
34000984:	46d6      	mov	lr, sl
34000986:	eba4 0408 	sub.w	r4, r4, r8
3400098a:	fa1f f883 	uxth.w	r8, r3
3400098e:	fbb4 f3f0 	udiv	r3, r4, r0
34000992:	fb00 4413 	mls	r4, r0, r3, r4
34000996:	fb03 fc0c 	mul.w	ip, r3, ip
3400099a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
3400099e:	45a4      	cmp	ip, r4
340009a0:	d90e      	bls.n	340009c0 <__udivmoddi4+0x1f0>
340009a2:	193c      	adds	r4, r7, r4
340009a4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
340009a8:	bf2c      	ite	cs
340009aa:	f04f 0801 	movcs.w	r8, #1
340009ae:	f04f 0800 	movcc.w	r8, #0
340009b2:	45a4      	cmp	ip, r4
340009b4:	d903      	bls.n	340009be <__udivmoddi4+0x1ee>
340009b6:	f1b8 0f00 	cmp.w	r8, #0
340009ba:	f000 809f 	beq.w	34000afc <__udivmoddi4+0x32c>
340009be:	4603      	mov	r3, r0
340009c0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
340009c4:	eba4 040c 	sub.w	r4, r4, ip
340009c8:	fba0 ec02 	umull	lr, ip, r0, r2
340009cc:	4564      	cmp	r4, ip
340009ce:	4673      	mov	r3, lr
340009d0:	46e0      	mov	r8, ip
340009d2:	d302      	bcc.n	340009da <__udivmoddi4+0x20a>
340009d4:	d107      	bne.n	340009e6 <__udivmoddi4+0x216>
340009d6:	45f1      	cmp	r9, lr
340009d8:	d205      	bcs.n	340009e6 <__udivmoddi4+0x216>
340009da:	ebbe 0302 	subs.w	r3, lr, r2
340009de:	eb6c 0c07 	sbc.w	ip, ip, r7
340009e2:	3801      	subs	r0, #1
340009e4:	46e0      	mov	r8, ip
340009e6:	b15d      	cbz	r5, 34000a00 <__udivmoddi4+0x230>
340009e8:	ebb9 0203 	subs.w	r2, r9, r3
340009ec:	eb64 0408 	sbc.w	r4, r4, r8
340009f0:	fa04 f606 	lsl.w	r6, r4, r6
340009f4:	fa22 f301 	lsr.w	r3, r2, r1
340009f8:	40cc      	lsrs	r4, r1
340009fa:	431e      	orrs	r6, r3
340009fc:	e9c5 6400 	strd	r6, r4, [r5]
34000a00:	2100      	movs	r1, #0
34000a02:	e736      	b.n	34000872 <__udivmoddi4+0xa2>
34000a04:	fbb1 fcf2 	udiv	ip, r1, r2
34000a08:	0c01      	lsrs	r1, r0, #16
34000a0a:	4614      	mov	r4, r2
34000a0c:	b280      	uxth	r0, r0
34000a0e:	4696      	mov	lr, r2
34000a10:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
34000a14:	2620      	movs	r6, #32
34000a16:	4690      	mov	r8, r2
34000a18:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
34000a1c:	4610      	mov	r0, r2
34000a1e:	fbb1 f1f2 	udiv	r1, r1, r2
34000a22:	eba3 0308 	sub.w	r3, r3, r8
34000a26:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
34000a2a:	e74b      	b.n	340008c4 <__udivmoddi4+0xf4>
34000a2c:	40b7      	lsls	r7, r6
34000a2e:	f1c6 0320 	rsb	r3, r6, #32
34000a32:	fa01 f206 	lsl.w	r2, r1, r6
34000a36:	fa21 f803 	lsr.w	r8, r1, r3
34000a3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
34000a3e:	fa20 f303 	lsr.w	r3, r0, r3
34000a42:	b2bc      	uxth	r4, r7
34000a44:	40b0      	lsls	r0, r6
34000a46:	4313      	orrs	r3, r2
34000a48:	0c02      	lsrs	r2, r0, #16
34000a4a:	0c19      	lsrs	r1, r3, #16
34000a4c:	b280      	uxth	r0, r0
34000a4e:	fbb8 f9fe 	udiv	r9, r8, lr
34000a52:	fb0e 8819 	mls	r8, lr, r9, r8
34000a56:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
34000a5a:	fb09 f804 	mul.w	r8, r9, r4
34000a5e:	4588      	cmp	r8, r1
34000a60:	d951      	bls.n	34000b06 <__udivmoddi4+0x336>
34000a62:	1879      	adds	r1, r7, r1
34000a64:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
34000a68:	bf2c      	ite	cs
34000a6a:	f04f 0a01 	movcs.w	sl, #1
34000a6e:	f04f 0a00 	movcc.w	sl, #0
34000a72:	4588      	cmp	r8, r1
34000a74:	d902      	bls.n	34000a7c <__udivmoddi4+0x2ac>
34000a76:	f1ba 0f00 	cmp.w	sl, #0
34000a7a:	d031      	beq.n	34000ae0 <__udivmoddi4+0x310>
34000a7c:	eba1 0108 	sub.w	r1, r1, r8
34000a80:	fbb1 f9fe 	udiv	r9, r1, lr
34000a84:	fb09 f804 	mul.w	r8, r9, r4
34000a88:	fb0e 1119 	mls	r1, lr, r9, r1
34000a8c:	b29b      	uxth	r3, r3
34000a8e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34000a92:	4543      	cmp	r3, r8
34000a94:	d235      	bcs.n	34000b02 <__udivmoddi4+0x332>
34000a96:	18fb      	adds	r3, r7, r3
34000a98:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
34000a9c:	bf2c      	ite	cs
34000a9e:	f04f 0a01 	movcs.w	sl, #1
34000aa2:	f04f 0a00 	movcc.w	sl, #0
34000aa6:	4543      	cmp	r3, r8
34000aa8:	d2bb      	bcs.n	34000a22 <__udivmoddi4+0x252>
34000aaa:	f1ba 0f00 	cmp.w	sl, #0
34000aae:	d1b8      	bne.n	34000a22 <__udivmoddi4+0x252>
34000ab0:	f1a9 0102 	sub.w	r1, r9, #2
34000ab4:	443b      	add	r3, r7
34000ab6:	e7b4      	b.n	34000a22 <__udivmoddi4+0x252>
34000ab8:	1a84      	subs	r4, r0, r2
34000aba:	eb68 0203 	sbc.w	r2, r8, r3
34000abe:	2001      	movs	r0, #1
34000ac0:	4696      	mov	lr, r2
34000ac2:	e6eb      	b.n	3400089c <__udivmoddi4+0xcc>
34000ac4:	443a      	add	r2, r7
34000ac6:	f1a8 0802 	sub.w	r8, r8, #2
34000aca:	e72b      	b.n	34000924 <__udivmoddi4+0x154>
34000acc:	f1ac 0c02 	sub.w	ip, ip, #2
34000ad0:	443b      	add	r3, r7
34000ad2:	e710      	b.n	340008f6 <__udivmoddi4+0x126>
34000ad4:	3902      	subs	r1, #2
34000ad6:	443b      	add	r3, r7
34000ad8:	e6a9      	b.n	3400082e <__udivmoddi4+0x5e>
34000ada:	443a      	add	r2, r7
34000adc:	3802      	subs	r0, #2
34000ade:	e6be      	b.n	3400085e <__udivmoddi4+0x8e>
34000ae0:	eba7 0808 	sub.w	r8, r7, r8
34000ae4:	f1a9 0c02 	sub.w	ip, r9, #2
34000ae8:	4441      	add	r1, r8
34000aea:	fbb1 f9fe 	udiv	r9, r1, lr
34000aee:	fb09 f804 	mul.w	r8, r9, r4
34000af2:	e7c9      	b.n	34000a88 <__udivmoddi4+0x2b8>
34000af4:	f1ae 0e02 	sub.w	lr, lr, #2
34000af8:	443c      	add	r4, r7
34000afa:	e744      	b.n	34000986 <__udivmoddi4+0x1b6>
34000afc:	3b02      	subs	r3, #2
34000afe:	443c      	add	r4, r7
34000b00:	e75e      	b.n	340009c0 <__udivmoddi4+0x1f0>
34000b02:	4649      	mov	r1, r9
34000b04:	e78d      	b.n	34000a22 <__udivmoddi4+0x252>
34000b06:	eba1 0108 	sub.w	r1, r1, r8
34000b0a:	46cc      	mov	ip, r9
34000b0c:	fbb1 f9fe 	udiv	r9, r1, lr
34000b10:	fb09 f804 	mul.w	r8, r9, r4
34000b14:	e7b8      	b.n	34000a88 <__udivmoddi4+0x2b8>
34000b16:	bf00      	nop

34000b18 <__aeabi_idiv0>:
34000b18:	4770      	bx	lr
34000b1a:	bf00      	nop

34000b1c <calcAdresses>:
    memcpy(NNweights, new_weights, Num_weights * sizeof(int8_t));
//    printf("Cleaning weights at %p, size %d\n\r", NNweights, Num_weights);
	SCB_CleanDCache_by_Addr(NNweights, Num_weights * sizeof(int8_t));
}

void calcAdresses(size_t insize, size_t outsize,size_t bytesOfType,volatile Matmul_info* infoStruct){
34000b1c:	b480      	push	{r7}
34000b1e:	b087      	sub	sp, #28
34000b20:	af00      	add	r7, sp, #0
34000b22:	60f8      	str	r0, [r7, #12]
34000b24:	60b9      	str	r1, [r7, #8]
34000b26:	607a      	str	r2, [r7, #4]
34000b28:	603b      	str	r3, [r7, #0]
	infoStruct->bytes = bytesOfType;
34000b2a:	687a      	ldr	r2, [r7, #4]
34000b2c:	683b      	ldr	r3, [r7, #0]
34000b2e:	601a      	str	r2, [r3, #0]
	infoStruct->insize = insize;
34000b30:	68fa      	ldr	r2, [r7, #12]
34000b32:	683b      	ldr	r3, [r7, #0]
34000b34:	605a      	str	r2, [r3, #4]
	infoStruct->outsize = outsize;
34000b36:	68ba      	ldr	r2, [r7, #8]
34000b38:	683b      	ldr	r3, [r7, #0]
34000b3a:	609a      	str	r2, [r3, #8]

	int inBytes = bytesOfType * insize;
34000b3c:	687b      	ldr	r3, [r7, #4]
34000b3e:	68fa      	ldr	r2, [r7, #12]
34000b40:	fb02 f303 	mul.w	r3, r2, r3
34000b44:	617b      	str	r3, [r7, #20]
	int outBytes = bytesOfType * outsize;
34000b46:	687b      	ldr	r3, [r7, #4]
34000b48:	68ba      	ldr	r2, [r7, #8]
34000b4a:	fb02 f303 	mul.w	r3, r2, r3
34000b4e:	613b      	str	r3, [r7, #16]

	infoStruct->weight_start = 0;
34000b50:	683b      	ldr	r3, [r7, #0]
34000b52:	2200      	movs	r2, #0
34000b54:	60da      	str	r2, [r3, #12]
	infoStruct->weight_end   = infoStruct->weight_start + inBytes * outBytes;
34000b56:	683b      	ldr	r3, [r7, #0]
34000b58:	68da      	ldr	r2, [r3, #12]
34000b5a:	697b      	ldr	r3, [r7, #20]
34000b5c:	6939      	ldr	r1, [r7, #16]
34000b5e:	fb01 f303 	mul.w	r3, r1, r3
34000b62:	441a      	add	r2, r3
34000b64:	683b      	ldr	r3, [r7, #0]
34000b66:	611a      	str	r2, [r3, #16]
	infoStruct->weight_limit = infoStruct->weight_end + inBytes;
34000b68:	683b      	ldr	r3, [r7, #0]
34000b6a:	691a      	ldr	r2, [r3, #16]
34000b6c:	697b      	ldr	r3, [r7, #20]
34000b6e:	441a      	add	r2, r3
34000b70:	683b      	ldr	r3, [r7, #0]
34000b72:	615a      	str	r2, [r3, #20]

	infoStruct->input_start = infoStruct->weight_limit ;
34000b74:	683b      	ldr	r3, [r7, #0]
34000b76:	695a      	ldr	r2, [r3, #20]
34000b78:	683b      	ldr	r3, [r7, #0]
34000b7a:	619a      	str	r2, [r3, #24]
	infoStruct->input_end   = infoStruct->input_start + inBytes;
34000b7c:	683b      	ldr	r3, [r7, #0]
34000b7e:	699a      	ldr	r2, [r3, #24]
34000b80:	697b      	ldr	r3, [r7, #20]
34000b82:	441a      	add	r2, r3
34000b84:	683b      	ldr	r3, [r7, #0]
34000b86:	61da      	str	r2, [r3, #28]
	infoStruct->input_limit = infoStruct->input_end + inBytes;
34000b88:	683b      	ldr	r3, [r7, #0]
34000b8a:	69da      	ldr	r2, [r3, #28]
34000b8c:	697b      	ldr	r3, [r7, #20]
34000b8e:	441a      	add	r2, r3
34000b90:	683b      	ldr	r3, [r7, #0]
34000b92:	621a      	str	r2, [r3, #32]

	infoStruct->output_start = infoStruct->input_limit;
34000b94:	683b      	ldr	r3, [r7, #0]
34000b96:	6a1a      	ldr	r2, [r3, #32]
34000b98:	683b      	ldr	r3, [r7, #0]
34000b9a:	625a      	str	r2, [r3, #36]	@ 0x24
	infoStruct->output_end   = infoStruct->output_start + outBytes;
34000b9c:	683b      	ldr	r3, [r7, #0]
34000b9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
34000ba0:	693b      	ldr	r3, [r7, #16]
34000ba2:	441a      	add	r2, r3
34000ba4:	683b      	ldr	r3, [r7, #0]
34000ba6:	629a      	str	r2, [r3, #40]	@ 0x28
	infoStruct->output_limit = infoStruct->output_end + outBytes;
34000ba8:	683b      	ldr	r3, [r7, #0]
34000baa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34000bac:	693b      	ldr	r3, [r7, #16]
34000bae:	441a      	add	r2, r3
34000bb0:	683b      	ldr	r3, [r7, #0]
34000bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
34000bb4:	bf00      	nop
34000bb6:	371c      	adds	r7, #28
34000bb8:	46bd      	mov	sp, r7
34000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
34000bbe:	4770      	bx	lr

34000bc0 <getIdentityWeights_int8>:
	LL_ATON_RT_Main(&NN_Instance_int8);

	return (float*)(matmulInfo_Float.output_start);
}

int8_t* getIdentityWeights_int8(size_t insize, size_t outsize) {
34000bc0:	b580      	push	{r7, lr}
34000bc2:	b086      	sub	sp, #24
34000bc4:	af00      	add	r7, sp, #0
34000bc6:	6078      	str	r0, [r7, #4]
34000bc8:	6039      	str	r1, [r7, #0]
    int8_t* identity = malloc(insize * outsize * sizeof(int8_t));
34000bca:	687b      	ldr	r3, [r7, #4]
34000bcc:	683a      	ldr	r2, [r7, #0]
34000bce:	fb02 f303 	mul.w	r3, r2, r3
34000bd2:	4618      	mov	r0, r3
34000bd4:	f01a fbcc 	bl	3401b370 <malloc>
34000bd8:	4603      	mov	r3, r0
34000bda:	60fb      	str	r3, [r7, #12]
    if (identity == NULL) {
34000bdc:	68fb      	ldr	r3, [r7, #12]
34000bde:	2b00      	cmp	r3, #0
34000be0:	d101      	bne.n	34000be6 <getIdentityWeights_int8+0x26>
        return NULL;
34000be2:	2300      	movs	r3, #0
34000be4:	e036      	b.n	34000c54 <getIdentityWeights_int8+0x94>
    }

    // Initialize the entire matrix to 0
    memset(identity, 0, insize * outsize * sizeof(int8_t));
34000be6:	687b      	ldr	r3, [r7, #4]
34000be8:	683a      	ldr	r2, [r7, #0]
34000bea:	fb02 f303 	mul.w	r3, r2, r3
34000bee:	461a      	mov	r2, r3
34000bf0:	2100      	movs	r1, #0
34000bf2:	68f8      	ldr	r0, [r7, #12]
34000bf4:	f01b fb86 	bl	3401c304 <memset>

    // Set 1 on the diagonal
    for (size_t i = 0; i < insize; i++) {
34000bf8:	2300      	movs	r3, #0
34000bfa:	617b      	str	r3, [r7, #20]
34000bfc:	e025      	b.n	34000c4a <getIdentityWeights_int8+0x8a>
        for (size_t j = 0; j < outsize; j++) {
34000bfe:	2300      	movs	r3, #0
34000c00:	613b      	str	r3, [r7, #16]
34000c02:	e01b      	b.n	34000c3c <getIdentityWeights_int8+0x7c>
            if (i == j) {
34000c04:	697a      	ldr	r2, [r7, #20]
34000c06:	693b      	ldr	r3, [r7, #16]
34000c08:	429a      	cmp	r2, r3
34000c0a:	d10a      	bne.n	34000c22 <getIdentityWeights_int8+0x62>
//            	printf("%4d: 1",i * outsize + j);
                identity[i * outsize + j] = 1;  // Set diagonal to 1
34000c0c:	697b      	ldr	r3, [r7, #20]
34000c0e:	683a      	ldr	r2, [r7, #0]
34000c10:	fb03 f202 	mul.w	r2, r3, r2
34000c14:	693b      	ldr	r3, [r7, #16]
34000c16:	4413      	add	r3, r2
34000c18:	68fa      	ldr	r2, [r7, #12]
34000c1a:	4413      	add	r3, r2
34000c1c:	2201      	movs	r2, #1
34000c1e:	701a      	strb	r2, [r3, #0]
34000c20:	e009      	b.n	34000c36 <getIdentityWeights_int8+0x76>
            }
            else{
//            	printf("%4d: 0",i * outsize + j);
                identity[i * outsize + j] = 0;  // Set diagonal to 1
34000c22:	697b      	ldr	r3, [r7, #20]
34000c24:	683a      	ldr	r2, [r7, #0]
34000c26:	fb03 f202 	mul.w	r2, r3, r2
34000c2a:	693b      	ldr	r3, [r7, #16]
34000c2c:	4413      	add	r3, r2
34000c2e:	68fa      	ldr	r2, [r7, #12]
34000c30:	4413      	add	r3, r2
34000c32:	2200      	movs	r2, #0
34000c34:	701a      	strb	r2, [r3, #0]
        for (size_t j = 0; j < outsize; j++) {
34000c36:	693b      	ldr	r3, [r7, #16]
34000c38:	3301      	adds	r3, #1
34000c3a:	613b      	str	r3, [r7, #16]
34000c3c:	693a      	ldr	r2, [r7, #16]
34000c3e:	683b      	ldr	r3, [r7, #0]
34000c40:	429a      	cmp	r2, r3
34000c42:	d3df      	bcc.n	34000c04 <getIdentityWeights_int8+0x44>
    for (size_t i = 0; i < insize; i++) {
34000c44:	697b      	ldr	r3, [r7, #20]
34000c46:	3301      	adds	r3, #1
34000c48:	617b      	str	r3, [r7, #20]
34000c4a:	697a      	ldr	r2, [r7, #20]
34000c4c:	687b      	ldr	r3, [r7, #4]
34000c4e:	429a      	cmp	r2, r3
34000c50:	d3d5      	bcc.n	34000bfe <getIdentityWeights_int8+0x3e>
            }
        }
//    printf("\n\r");
    }
    return identity;
34000c52:	68fb      	ldr	r3, [r7, #12]
}
34000c54:	4618      	mov	r0, r3
34000c56:	3718      	adds	r7, #24
34000c58:	46bd      	mov	sp, r7
34000c5a:	bd80      	pop	{r7, pc}

34000c5c <npu_tiledmatvec_int8>:
    }

    *nnin_length = LL_Buffer_len(&nn_in_info[0]);
}

int npu_tiledmatvec_int8(int8_t* invec,size_t insize,int8_t* outvec, size_t outsize, int8_t* inMat){
34000c5c:	b580      	push	{r7, lr}
34000c5e:	b094      	sub	sp, #80	@ 0x50
34000c60:	af04      	add	r7, sp, #16
34000c62:	60f8      	str	r0, [r7, #12]
34000c64:	60b9      	str	r1, [r7, #8]
34000c66:	607a      	str	r2, [r7, #4]
34000c68:	603b      	str	r3, [r7, #0]
	// outsize = rows, insize = cols
	// invec mat and outvec should be zeropadded to align 8,16 or 24
	// Prepare Matrix
	size_t refSize = 24;
34000c6a:	2318      	movs	r3, #24
34000c6c:	633b      	str	r3, [r7, #48]	@ 0x30
	extern volatile Matmul_info matmulInfo_int;

	// Calculate Adresses
	calcAdresses(refSize,refSize,1,&matmulInfo_int);
34000c6e:	4b54      	ldr	r3, [pc, #336]	@ (34000dc0 <npu_tiledmatvec_int8+0x164>)
34000c70:	2201      	movs	r2, #1
34000c72:	6b39      	ldr	r1, [r7, #48]	@ 0x30
34000c74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
34000c76:	f7ff ff51 	bl	34000b1c <calcAdresses>
	int8_t* outp = (int8_t*)(0x34200000UL + matmulInfo_int.output_start);
34000c7a:	4b51      	ldr	r3, [pc, #324]	@ (34000dc0 <npu_tiledmatvec_int8+0x164>)
34000c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34000c7e:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000c82:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
34000c86:	62fb      	str	r3, [r7, #44]	@ 0x2c

    for (size_t i = 0; i < outsize / refSize; i++) {
34000c88:	2300      	movs	r3, #0
34000c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
34000c8c:	e08b      	b.n	34000da6 <npu_tiledmatvec_int8+0x14a>
        int8_t acc[24] = {0};
34000c8e:	f107 0314 	add.w	r3, r7, #20
34000c92:	2200      	movs	r2, #0
34000c94:	601a      	str	r2, [r3, #0]
34000c96:	605a      	str	r2, [r3, #4]
34000c98:	609a      	str	r2, [r3, #8]
34000c9a:	60da      	str	r2, [r3, #12]
34000c9c:	611a      	str	r2, [r3, #16]
34000c9e:	615a      	str	r2, [r3, #20]
        memcpy((int8_t*)(0x34200000UL + matmulInfo_int.input_start), &invec[i * refSize], refSize);
34000ca0:	4b47      	ldr	r3, [pc, #284]	@ (34000dc0 <npu_tiledmatvec_int8+0x164>)
34000ca2:	699b      	ldr	r3, [r3, #24]
34000ca4:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000ca8:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
34000cac:	4618      	mov	r0, r3
34000cae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34000cb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000cb2:	fb02 f303 	mul.w	r3, r2, r3
34000cb6:	68fa      	ldr	r2, [r7, #12]
34000cb8:	4413      	add	r3, r2
34000cba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000cbc:	4619      	mov	r1, r3
34000cbe:	f01b fdb0 	bl	3401c822 <memcpy>
        for (size_t j = 0; j < insize / refSize; j++) {
34000cc2:	2300      	movs	r3, #0
34000cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
34000cc6:	e058      	b.n	34000d7a <npu_tiledmatvec_int8+0x11e>

            // --- Upload input vector tile to NPU memory ---
        	copy_submatrix(
        	    (int8_t*)(0x34200000UL + matmulInfo_int.weight_start),
34000cc8:	4b3d      	ldr	r3, [pc, #244]	@ (34000dc0 <npu_tiledmatvec_int8+0x164>)
34000cca:	68db      	ldr	r3, [r3, #12]
34000ccc:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000cd0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
        	copy_submatrix(
34000cd4:	4618      	mov	r0, r3
34000cd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34000cd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000cda:	fb02 f103 	mul.w	r1, r2, r3
34000cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
34000ce0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000ce2:	fb03 f202 	mul.w	r2, r3, r2
34000ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34000ce8:	9302      	str	r3, [sp, #8]
34000cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34000cec:	9301      	str	r3, [sp, #4]
34000cee:	68bb      	ldr	r3, [r7, #8]
34000cf0:	9300      	str	r3, [sp, #0]
34000cf2:	4613      	mov	r3, r2
34000cf4:	460a      	mov	r2, r1
34000cf6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
34000cf8:	f000 f866 	bl	34000dc8 <copy_submatrix>
        	    refSize,            // sub_rows
        	    refSize             // sub_cols
        	);

            // --- Launch NPU ---
            LL_ATON_RT_Main(&NN_Instance_int8);
34000cfc:	4831      	ldr	r0, [pc, #196]	@ (34000dc4 <npu_tiledmatvec_int8+0x168>)
34000cfe:	f019 fa79 	bl	3401a1f4 <LL_ATON_RT_Main>
            printNPUData(
            		(int8_t*)(0x34200000UL + matmulInfo_int.input_start),
34000d02:	4b2f      	ldr	r3, [pc, #188]	@ (34000dc0 <npu_tiledmatvec_int8+0x164>)
34000d04:	699b      	ldr	r3, [r3, #24]
34000d06:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000d0a:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
            printNPUData(
34000d0e:	4618      	mov	r0, r3
            		refSize,
					(int8_t*)(0x34200000UL + matmulInfo_int.output_start),
34000d10:	4b2b      	ldr	r3, [pc, #172]	@ (34000dc0 <npu_tiledmatvec_int8+0x164>)
34000d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34000d14:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000d18:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
            printNPUData(
34000d1c:	461a      	mov	r2, r3
					refSize,
					(int8_t*)(0x34200000UL + matmulInfo_int.weight_start)
34000d1e:	4b28      	ldr	r3, [pc, #160]	@ (34000dc0 <npu_tiledmatvec_int8+0x164>)
34000d20:	68db      	ldr	r3, [r3, #12]
34000d22:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000d26:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
            printNPUData(
34000d2a:	9300      	str	r3, [sp, #0]
34000d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34000d2e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
34000d30:	f000 f878 	bl	34000e24 <printNPUData>
            );
            // --- Accumulate result from this tile ---
            for (int k = 0; k < refSize; k++) {
34000d34:	2300      	movs	r3, #0
34000d36:	637b      	str	r3, [r7, #52]	@ 0x34
34000d38:	e018      	b.n	34000d6c <npu_tiledmatvec_int8+0x110>
                acc[k] += outp[k];
34000d3a:	f107 0214 	add.w	r2, r7, #20
34000d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34000d40:	4413      	add	r3, r2
34000d42:	f993 3000 	ldrsb.w	r3, [r3]
34000d46:	b2da      	uxtb	r2, r3
34000d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34000d4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
34000d4c:	440b      	add	r3, r1
34000d4e:	f993 3000 	ldrsb.w	r3, [r3]
34000d52:	b2db      	uxtb	r3, r3
34000d54:	4413      	add	r3, r2
34000d56:	b2db      	uxtb	r3, r3
34000d58:	b259      	sxtb	r1, r3
34000d5a:	f107 0214 	add.w	r2, r7, #20
34000d5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34000d60:	4413      	add	r3, r2
34000d62:	460a      	mov	r2, r1
34000d64:	701a      	strb	r2, [r3, #0]
            for (int k = 0; k < refSize; k++) {
34000d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34000d68:	3301      	adds	r3, #1
34000d6a:	637b      	str	r3, [r7, #52]	@ 0x34
34000d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34000d6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000d70:	429a      	cmp	r2, r3
34000d72:	d8e2      	bhi.n	34000d3a <npu_tiledmatvec_int8+0xde>
        for (size_t j = 0; j < insize / refSize; j++) {
34000d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
34000d76:	3301      	adds	r3, #1
34000d78:	63bb      	str	r3, [r7, #56]	@ 0x38
34000d7a:	68ba      	ldr	r2, [r7, #8]
34000d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34000d7e:	fbb2 f3f3 	udiv	r3, r2, r3
34000d82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
34000d84:	429a      	cmp	r2, r3
34000d86:	d39f      	bcc.n	34000cc8 <npu_tiledmatvec_int8+0x6c>
            }
        }

        // --- Store final accumulated result in outvec ---
        memcpy(&outvec[i * refSize], acc, refSize);
34000d88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34000d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000d8c:	fb02 f303 	mul.w	r3, r2, r3
34000d90:	687a      	ldr	r2, [r7, #4]
34000d92:	4413      	add	r3, r2
34000d94:	f107 0114 	add.w	r1, r7, #20
34000d98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000d9a:	4618      	mov	r0, r3
34000d9c:	f01b fd41 	bl	3401c822 <memcpy>
    for (size_t i = 0; i < outsize / refSize; i++) {
34000da0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34000da2:	3301      	adds	r3, #1
34000da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
34000da6:	683a      	ldr	r2, [r7, #0]
34000da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34000daa:	fbb2 f3f3 	udiv	r3, r2, r3
34000dae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
34000db0:	429a      	cmp	r2, r3
34000db2:	f4ff af6c 	bcc.w	34000c8e <npu_tiledmatvec_int8+0x32>
    }
    return 0; // success
34000db6:	2300      	movs	r3, #0
}
34000db8:	4618      	mov	r0, r3
34000dba:	3740      	adds	r7, #64	@ 0x40
34000dbc:	46bd      	mov	sp, r7
34000dbe:	bd80      	pop	{r7, pc}
34000dc0:	34020954 	.word	0x34020954
34000dc4:	3402072c 	.word	0x3402072c

34000dc8 <copy_submatrix>:


void copy_submatrix(int8_t *dest, int8_t *src,
                    size_t start_row, size_t start_col,
                    size_t src_cols, size_t sub_rows, size_t sub_cols) {
34000dc8:	b580      	push	{r7, lr}
34000dca:	b088      	sub	sp, #32
34000dcc:	af00      	add	r7, sp, #0
34000dce:	60f8      	str	r0, [r7, #12]
34000dd0:	60b9      	str	r1, [r7, #8]
34000dd2:	607a      	str	r2, [r7, #4]
34000dd4:	603b      	str	r3, [r7, #0]
    for (size_t i = 0; i < sub_rows; i++) {
34000dd6:	2300      	movs	r3, #0
34000dd8:	61fb      	str	r3, [r7, #28]
34000dda:	e01a      	b.n	34000e12 <copy_submatrix+0x4a>
        size_t src_index = (start_row + i) * src_cols + start_col;
34000ddc:	687a      	ldr	r2, [r7, #4]
34000dde:	69fb      	ldr	r3, [r7, #28]
34000de0:	4413      	add	r3, r2
34000de2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
34000de4:	fb02 f303 	mul.w	r3, r2, r3
34000de8:	683a      	ldr	r2, [r7, #0]
34000dea:	4413      	add	r3, r2
34000dec:	61bb      	str	r3, [r7, #24]
        size_t dest_index = i * sub_cols;
34000dee:	69fb      	ldr	r3, [r7, #28]
34000df0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000df2:	fb02 f303 	mul.w	r3, r2, r3
34000df6:	617b      	str	r3, [r7, #20]
        memcpy(&dest[dest_index], &src[src_index], sub_cols * sizeof(int8_t));
34000df8:	68fa      	ldr	r2, [r7, #12]
34000dfa:	697b      	ldr	r3, [r7, #20]
34000dfc:	18d0      	adds	r0, r2, r3
34000dfe:	68ba      	ldr	r2, [r7, #8]
34000e00:	69bb      	ldr	r3, [r7, #24]
34000e02:	4413      	add	r3, r2
34000e04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34000e06:	4619      	mov	r1, r3
34000e08:	f01b fd0b 	bl	3401c822 <memcpy>
    for (size_t i = 0; i < sub_rows; i++) {
34000e0c:	69fb      	ldr	r3, [r7, #28]
34000e0e:	3301      	adds	r3, #1
34000e10:	61fb      	str	r3, [r7, #28]
34000e12:	69fa      	ldr	r2, [r7, #28]
34000e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34000e16:	429a      	cmp	r2, r3
34000e18:	d3e0      	bcc.n	34000ddc <copy_submatrix+0x14>
    }
}
34000e1a:	bf00      	nop
34000e1c:	bf00      	nop
34000e1e:	3720      	adds	r7, #32
34000e20:	46bd      	mov	sp, r7
34000e22:	bd80      	pop	{r7, pc}

34000e24 <printNPUData>:

void printNPUData(int8_t* invec,size_t insize,int8_t* outvec,size_t outsize,int8_t*wightvec){
34000e24:	b580      	push	{r7, lr}
34000e26:	b088      	sub	sp, #32
34000e28:	af00      	add	r7, sp, #0
34000e2a:	60f8      	str	r0, [r7, #12]
34000e2c:	60b9      	str	r1, [r7, #8]
34000e2e:	607a      	str	r2, [r7, #4]
34000e30:	603b      	str	r3, [r7, #0]
	for(int i = 0; i<insize;i++){
34000e32:	2300      	movs	r3, #0
34000e34:	61fb      	str	r3, [r7, #28]
34000e36:	e00c      	b.n	34000e52 <printNPUData+0x2e>
		printf("Input[%2d]:%4d",i,invec[i]);
34000e38:	69fb      	ldr	r3, [r7, #28]
34000e3a:	68fa      	ldr	r2, [r7, #12]
34000e3c:	4413      	add	r3, r2
34000e3e:	f993 3000 	ldrsb.w	r3, [r3]
34000e42:	461a      	mov	r2, r3
34000e44:	69f9      	ldr	r1, [r7, #28]
34000e46:	4827      	ldr	r0, [pc, #156]	@ (34000ee4 <printNPUData+0xc0>)
34000e48:	f01b f914 	bl	3401c074 <iprintf>
	for(int i = 0; i<insize;i++){
34000e4c:	69fb      	ldr	r3, [r7, #28]
34000e4e:	3301      	adds	r3, #1
34000e50:	61fb      	str	r3, [r7, #28]
34000e52:	69fb      	ldr	r3, [r7, #28]
34000e54:	68ba      	ldr	r2, [r7, #8]
34000e56:	429a      	cmp	r2, r3
34000e58:	d8ee      	bhi.n	34000e38 <printNPUData+0x14>
	}
	printf("\n\r");
34000e5a:	4823      	ldr	r0, [pc, #140]	@ (34000ee8 <printNPUData+0xc4>)
34000e5c:	f01b f90a 	bl	3401c074 <iprintf>
	printf("Weights:\n\r");
34000e60:	4822      	ldr	r0, [pc, #136]	@ (34000eec <printNPUData+0xc8>)
34000e62:	f01b f907 	bl	3401c074 <iprintf>
	for(int i = 0; i<outsize;i++){
34000e66:	2300      	movs	r3, #0
34000e68:	61bb      	str	r3, [r7, #24]
34000e6a:	e01d      	b.n	34000ea8 <printNPUData+0x84>
		for(int j = 0; j < insize;j++){
34000e6c:	2300      	movs	r3, #0
34000e6e:	617b      	str	r3, [r7, #20]
34000e70:	e010      	b.n	34000e94 <printNPUData+0x70>
			printf("%4d",wightvec[i*outsize + j]);
34000e72:	69bb      	ldr	r3, [r7, #24]
34000e74:	683a      	ldr	r2, [r7, #0]
34000e76:	fb03 f202 	mul.w	r2, r3, r2
34000e7a:	697b      	ldr	r3, [r7, #20]
34000e7c:	4413      	add	r3, r2
34000e7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
34000e80:	4413      	add	r3, r2
34000e82:	f993 3000 	ldrsb.w	r3, [r3]
34000e86:	4619      	mov	r1, r3
34000e88:	4819      	ldr	r0, [pc, #100]	@ (34000ef0 <printNPUData+0xcc>)
34000e8a:	f01b f8f3 	bl	3401c074 <iprintf>
		for(int j = 0; j < insize;j++){
34000e8e:	697b      	ldr	r3, [r7, #20]
34000e90:	3301      	adds	r3, #1
34000e92:	617b      	str	r3, [r7, #20]
34000e94:	697b      	ldr	r3, [r7, #20]
34000e96:	68ba      	ldr	r2, [r7, #8]
34000e98:	429a      	cmp	r2, r3
34000e9a:	d8ea      	bhi.n	34000e72 <printNPUData+0x4e>
		}
		printf("\n\r");
34000e9c:	4812      	ldr	r0, [pc, #72]	@ (34000ee8 <printNPUData+0xc4>)
34000e9e:	f01b f8e9 	bl	3401c074 <iprintf>
	for(int i = 0; i<outsize;i++){
34000ea2:	69bb      	ldr	r3, [r7, #24]
34000ea4:	3301      	adds	r3, #1
34000ea6:	61bb      	str	r3, [r7, #24]
34000ea8:	69bb      	ldr	r3, [r7, #24]
34000eaa:	683a      	ldr	r2, [r7, #0]
34000eac:	429a      	cmp	r2, r3
34000eae:	d8dd      	bhi.n	34000e6c <printNPUData+0x48>
	}

	for(int i = 0; i<outsize;i++){
34000eb0:	2300      	movs	r3, #0
34000eb2:	613b      	str	r3, [r7, #16]
34000eb4:	e00c      	b.n	34000ed0 <printNPUData+0xac>
			printf("Output[%2d]:%4d",i,outvec[i]);
34000eb6:	693b      	ldr	r3, [r7, #16]
34000eb8:	687a      	ldr	r2, [r7, #4]
34000eba:	4413      	add	r3, r2
34000ebc:	f993 3000 	ldrsb.w	r3, [r3]
34000ec0:	461a      	mov	r2, r3
34000ec2:	6939      	ldr	r1, [r7, #16]
34000ec4:	480b      	ldr	r0, [pc, #44]	@ (34000ef4 <printNPUData+0xd0>)
34000ec6:	f01b f8d5 	bl	3401c074 <iprintf>
	for(int i = 0; i<outsize;i++){
34000eca:	693b      	ldr	r3, [r7, #16]
34000ecc:	3301      	adds	r3, #1
34000ece:	613b      	str	r3, [r7, #16]
34000ed0:	693b      	ldr	r3, [r7, #16]
34000ed2:	683a      	ldr	r2, [r7, #0]
34000ed4:	429a      	cmp	r2, r3
34000ed6:	d8ee      	bhi.n	34000eb6 <printNPUData+0x92>
	}
}
34000ed8:	bf00      	nop
34000eda:	bf00      	nop
34000edc:	3720      	adds	r7, #32
34000ede:	46bd      	mov	sp, r7
34000ee0:	bd80      	pop	{r7, pc}
34000ee2:	bf00      	nop
34000ee4:	3401e174 	.word	0x3401e174
34000ee8:	3401e184 	.word	0x3401e184
34000eec:	3401e188 	.word	0x3401e188
34000ef0:	3401e194 	.word	0x3401e194
34000ef4:	3401e198 	.word	0x3401e198

34000ef8 <LL_ATON_Cache_MCU_Invalidate_Range>:
 */
#if defined(LL_ATON_RT_RELOC) && defined(BUILD_AI_NETWORK_RELOC)
  void LL_ATON_Cache_MCU_Invalidate_Range(uintptr_t virtual_addr, uint32_t size);
#else
  static inline void LL_ATON_Cache_MCU_Invalidate_Range(uintptr_t virtual_addr, uint32_t size)
  {
34000ef8:	b580      	push	{r7, lr}
34000efa:	b082      	sub	sp, #8
34000efc:	af00      	add	r7, sp, #0
34000efe:	6078      	str	r0, [r7, #4]
34000f00:	6039      	str	r1, [r7, #0]
    LL_ATON_OSAL_LOCK_MCU_CACHE();
    mcu_cache_invalidate_range(virtual_addr, virtual_addr + size);
34000f02:	687a      	ldr	r2, [r7, #4]
34000f04:	683b      	ldr	r3, [r7, #0]
34000f06:	4413      	add	r3, r2
34000f08:	4619      	mov	r1, r3
34000f0a:	6878      	ldr	r0, [r7, #4]
34000f0c:	f000 ff1c 	bl	34001d48 <mcu_cache_invalidate_range>
    LL_ATON_OSAL_UNLOCK_MCU_CACHE();
  }
34000f10:	bf00      	nop
34000f12:	3708      	adds	r7, #8
34000f14:	46bd      	mov	sp, r7
34000f16:	bd80      	pop	{r7, pc}

34000f18 <LL_ATON_Set_User_Input_Buffer_int8>:
/* index=3 file postfix=AXISRAM3 name=npuRAM3 offset=0x34200000  absolute_mode size=458752 READ_WRITE THROUGHPUT=HIGH LATENCY=LOW byte width=8 freq ratio=1.25 burst max length=MAXINT burst penalty=0 pipelined=ON cacheable=OFF read_power=18.531 write_power=16.201 use4initializers=NO score=94  */
/* global pool 0 is ? */
/* index=0 file postfix=AXISRAM6 name=npuRAM6 offset=0x34350000  absolute_mode size=458744 READ_WRITE THROUGHPUT=HIGH LATENCY=LOW byte width=8 freq ratio=1.25 burst max length=MAXINT burst penalty=0 pipelined=ON cacheable=OFF read_power=19.006 write_power=15.79 use4initializers=NO score=94  */

LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_int8(uint32_t num, void* buffer, uint32_t size)
{
34000f18:	b480      	push	{r7}
34000f1a:	b085      	sub	sp, #20
34000f1c:	af00      	add	r7, sp, #0
34000f1e:	60f8      	str	r0, [r7, #12]
34000f20:	60b9      	str	r1, [r7, #8]
34000f22:	607a      	str	r2, [r7, #4]
  {
    return LL_ATON_User_IO_WRONG_INDEX;
34000f24:	2303      	movs	r3, #3
  }
}
34000f26:	4618      	mov	r0, r3
34000f28:	3714      	adds	r7, #20
34000f2a:	46bd      	mov	sp, r7
34000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
34000f30:	4770      	bx	lr

34000f32 <LL_ATON_Get_User_Input_Buffer_int8>:

void *LL_ATON_Get_User_Input_Buffer_int8(uint32_t num)
{
34000f32:	b480      	push	{r7}
34000f34:	b083      	sub	sp, #12
34000f36:	af00      	add	r7, sp, #0
34000f38:	6078      	str	r0, [r7, #4]
  {
    return NULL;
34000f3a:	2300      	movs	r3, #0
  }
}
34000f3c:	4618      	mov	r0, r3
34000f3e:	370c      	adds	r7, #12
34000f40:	46bd      	mov	sp, r7
34000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
34000f46:	4770      	bx	lr

34000f48 <LL_ATON_Set_User_Output_Buffer_int8>:

LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_int8(uint32_t num, void* buffer, uint32_t size)
{
34000f48:	b480      	push	{r7}
34000f4a:	b085      	sub	sp, #20
34000f4c:	af00      	add	r7, sp, #0
34000f4e:	60f8      	str	r0, [r7, #12]
34000f50:	60b9      	str	r1, [r7, #8]
34000f52:	607a      	str	r2, [r7, #4]
  {
    return LL_ATON_User_IO_WRONG_INDEX;
34000f54:	2303      	movs	r3, #3
  }
}
34000f56:	4618      	mov	r0, r3
34000f58:	3714      	adds	r7, #20
34000f5a:	46bd      	mov	sp, r7
34000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
34000f60:	4770      	bx	lr

34000f62 <LL_ATON_Get_User_Output_Buffer_int8>:

void *LL_ATON_Get_User_Output_Buffer_int8(uint32_t num)
{
34000f62:	b480      	push	{r7}
34000f64:	b083      	sub	sp, #12
34000f66:	af00      	add	r7, sp, #0
34000f68:	6078      	str	r0, [r7, #4]
  {
    return NULL;
34000f6a:	2300      	movs	r3, #0
  }
}
34000f6c:	4618      	mov	r0, r3
34000f6e:	370c      	adds	r7, #12
34000f70:	46bd      	mov	sp, r7
34000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
34000f76:	4770      	bx	lr

34000f78 <LL_ATON_EC_Network_Init_int8>:

bool LL_ATON_EC_Network_Init_int8(void)
{
34000f78:	b480      	push	{r7}
34000f7a:	af00      	add	r7, sp, #0
  return true;
34000f7c:	2301      	movs	r3, #1
}
34000f7e:	4618      	mov	r0, r3
34000f80:	46bd      	mov	sp, r7
34000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
34000f86:	4770      	bx	lr

34000f88 <LL_ATON_EC_Inference_Init_int8>:

bool LL_ATON_EC_Inference_Init_int8(void)
{
34000f88:	b480      	push	{r7}
34000f8a:	af00      	add	r7, sp, #0
  return true;
34000f8c:	2301      	movs	r3, #1
}
34000f8e:	4618      	mov	r0, r3
34000f90:	46bd      	mov	sp, r7
34000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
34000f96:	4770      	bx	lr

34000f98 <LL_ATON_Start_EpochBlock_int8>:
/* scheduling epoch=0    nodes=5   ------------------------------------------------------------------- */

/* scheduling epoch=1    nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_int8(const void *epoch_block)
{
34000f98:	b580      	push	{r7, lr}
34000f9a:	b0c2      	sub	sp, #264	@ 0x108
34000f9c:	af00      	add	r7, sp, #0
34000f9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
34000fa2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
34000fa6:	6018      	str	r0, [r3, #0]

  LL_ATON_LIB_UNUSED(epoch_block);
  extern volatile Matmul_info matmulInfo_int;

  /* CONV_ACC_V2 configuration */
  LL_Convacc_InitTypeDef conv_init = {
34000fa8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
34000fac:	223c      	movs	r2, #60	@ 0x3c
34000fae:	2100      	movs	r1, #0
34000fb0:	4618      	mov	r0, r3
34000fb2:	f01b f9a7 	bl	3401c304 <memset>
34000fb6:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
34000fba:	2201      	movs	r2, #1
34000fbc:	f362 1305 	bfi	r3, r2, #4, #2
34000fc0:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
34000fc4:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
34000fc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
34000fcc:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
34000fd0:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
34000fd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
34000fd8:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
34000fdc:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
34000fe0:	f043 0301 	orr.w	r3, r3, #1
34000fe4:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
34000fe8:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
34000fec:	2201      	movs	r2, #1
34000fee:	f362 0383 	bfi	r3, r2, #2, #2
34000ff2:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
34000ff6:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
34000ffa:	2201      	movs	r2, #1
34000ffc:	f362 1305 	bfi	r3, r2, #4, #2
34001000:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
34001004:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
34001008:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3400100c:	f887 30ce 	strb.w	r3, [r7, #206]	@ 0xce
34001010:	2301      	movs	r3, #1
34001012:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
34001016:	2301      	movs	r3, #1
34001018:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
3400101c:	2301      	movs	r3, #1
3400101e:	f887 30dc 	strb.w	r3, [r7, #220]	@ 0xdc
34001022:	2301      	movs	r3, #1
34001024:	f887 30dd 	strb.w	r3, [r7, #221]	@ 0xdd
    .raw_o = 0,
    .fWidth = 1,
    .fHeight = 1,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = matmulInfo_int.insize,
34001028:	4b5c      	ldr	r3, [pc, #368]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
3400102a:	685b      	ldr	r3, [r3, #4]
  LL_Convacc_InitTypeDef conv_init = {
3400102c:	b2db      	uxtb	r3, r3
3400102e:	f887 30de 	strb.w	r3, [r7, #222]	@ 0xde
    .batchDepth = matmulInfo_int.outsize,
34001032:	4b5a      	ldr	r3, [pc, #360]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
34001034:	689b      	ldr	r3, [r3, #8]
  LL_Convacc_InitTypeDef conv_init = {
34001036:	b29b      	uxth	r3, r3
34001038:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0
3400103c:	2301      	movs	r3, #1
3400103e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
34001042:	2301      	movs	r3, #1
34001044:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 0,
  };
  LL_Convacc_Init(0, &conv_init);
34001048:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
3400104c:	4619      	mov	r1, r3
3400104e:	2000      	movs	r0, #0
34001050:	f018 fc86 	bl	34019960 <LL_Convacc_Init>

  /* Input vector (1×16 int8) */
  LL_Streng_TensorInitTypeDef input_tensor = {
34001054:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
34001058:	2240      	movs	r2, #64	@ 0x40
3400105a:	2100      	movs	r1, #0
3400105c:	4618      	mov	r0, r3
3400105e:	f01b f951 	bl	3401c304 <memset>
34001062:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
34001066:	f043 0302 	orr.w	r3, r3, #2
3400106a:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
3400106e:	4b4c      	ldr	r3, [pc, #304]	@ (340011a0 <LL_ATON_Start_EpochBlock_int8+0x208>)
34001070:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = { (unsigned char *)(0x34200000UL) },
    .offset_start = matmulInfo_int.input_start,
34001074:	4b49      	ldr	r3, [pc, #292]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
34001076:	699b      	ldr	r3, [r3, #24]
  LL_Streng_TensorInitTypeDef input_tensor = {
34001078:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    .offset_end = matmulInfo_int.input_end,
3400107c:	4b47      	ldr	r3, [pc, #284]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
3400107e:	69db      	ldr	r3, [r3, #28]
  LL_Streng_TensorInitTypeDef input_tensor = {
34001080:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    .offset_limit = matmulInfo_int.input_limit,
34001084:	4b45      	ldr	r3, [pc, #276]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
34001086:	6a1b      	ldr	r3, [r3, #32]
  LL_Streng_TensorInitTypeDef input_tensor = {
34001088:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
3400108c:	2310      	movs	r3, #16
3400108e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
34001092:	2301      	movs	r3, #1
34001094:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
34001098:	2308      	movs	r3, #8
3400109a:	f887 30c8 	strb.w	r3, [r7, #200]	@ 0xc8
3400109e:	2308      	movs	r3, #8
340010a0:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };
  LL_Streng_TensorInit(1, &input_tensor, 1);
340010a4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
340010a8:	2201      	movs	r2, #1
340010aa:	4619      	mov	r1, r3
340010ac:	2001      	movs	r0, #1
340010ae:	f017 fde9 	bl	34018c84 <LL_Streng_TensorInit>

  /* Weight matrix (16×16 int8) */
  LL_Streng_TensorInitTypeDef weight_tensor = {
340010b2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
340010b6:	2240      	movs	r2, #64	@ 0x40
340010b8:	2100      	movs	r1, #0
340010ba:	4618      	mov	r0, r3
340010bc:	f01b f922 	bl	3401c304 <memset>
340010c0:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
340010c4:	f043 0302 	orr.w	r3, r3, #2
340010c8:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
340010cc:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
340010d0:	f043 0308 	orr.w	r3, r3, #8
340010d4:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
340010d8:	4b31      	ldr	r3, [pc, #196]	@ (340011a0 <LL_ATON_Start_EpochBlock_int8+0x208>)
340010da:	653b      	str	r3, [r7, #80]	@ 0x50
    .continuous = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = { (unsigned char *)(0x34200000UL) },
    .offset_start = matmulInfo_int.weight_start,
340010dc:	4b2f      	ldr	r3, [pc, #188]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
340010de:	68db      	ldr	r3, [r3, #12]
  LL_Streng_TensorInitTypeDef weight_tensor = {
340010e0:	657b      	str	r3, [r7, #84]	@ 0x54
    .offset_end = matmulInfo_int.weight_end,
340010e2:	4b2e      	ldr	r3, [pc, #184]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
340010e4:	691b      	ldr	r3, [r3, #16]
  LL_Streng_TensorInitTypeDef weight_tensor = {
340010e6:	65bb      	str	r3, [r7, #88]	@ 0x58
    .offset_limit = matmulInfo_int.weight_limit,
340010e8:	4b2c      	ldr	r3, [pc, #176]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
340010ea:	695b      	ldr	r3, [r3, #20]
  LL_Streng_TensorInitTypeDef weight_tensor = {
340010ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
340010ee:	2301      	movs	r3, #1
340010f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
340010f4:	2308      	movs	r3, #8
340010f6:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
340010fa:	2308      	movs	r3, #8
340010fc:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };
  LL_Streng_TensorInit(9, &weight_tensor, 1);
34001100:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
34001104:	2201      	movs	r2, #1
34001106:	4619      	mov	r1, r3
34001108:	2009      	movs	r0, #9
3400110a:	f017 fdbb 	bl	34018c84 <LL_Streng_TensorInit>

  /* Output vector (16×1 int8) */
  LL_Streng_TensorInitTypeDef output_tensor = {
3400110e:	f107 030c 	add.w	r3, r7, #12
34001112:	2240      	movs	r2, #64	@ 0x40
34001114:	2100      	movs	r1, #0
34001116:	4618      	mov	r0, r3
34001118:	f01b f8f4 	bl	3401c304 <memset>
3400111c:	7b3b      	ldrb	r3, [r7, #12]
3400111e:	f043 0301 	orr.w	r3, r3, #1
34001122:	733b      	strb	r3, [r7, #12]
34001124:	7b3b      	ldrb	r3, [r7, #12]
34001126:	f043 0302 	orr.w	r3, r3, #2
3400112a:	733b      	strb	r3, [r7, #12]
3400112c:	4b1c      	ldr	r3, [pc, #112]	@ (340011a0 <LL_ATON_Start_EpochBlock_int8+0x208>)
3400112e:	613b      	str	r3, [r7, #16]
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = { (unsigned char *)(0x34200000UL) },
    .offset_start = matmulInfo_int.output_start,
34001130:	4b1a      	ldr	r3, [pc, #104]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
34001132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  LL_Streng_TensorInitTypeDef output_tensor = {
34001134:	617b      	str	r3, [r7, #20]
    .offset_end = matmulInfo_int.output_end,
34001136:	4b19      	ldr	r3, [pc, #100]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
34001138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_Streng_TensorInitTypeDef output_tensor = {
3400113a:	61bb      	str	r3, [r7, #24]
    .offset_limit = matmulInfo_int.output_limit,
3400113c:	4b17      	ldr	r3, [pc, #92]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
3400113e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  LL_Streng_TensorInitTypeDef output_tensor = {
34001140:	61fb      	str	r3, [r7, #28]
34001142:	2310      	movs	r3, #16
34001144:	637b      	str	r3, [r7, #52]	@ 0x34
34001146:	2301      	movs	r3, #1
34001148:	647b      	str	r3, [r7, #68]	@ 0x44
3400114a:	2308      	movs	r3, #8
3400114c:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
34001150:	2308      	movs	r3, #8
34001152:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };
  LL_Streng_TensorInit(3, &output_tensor, 1);
34001156:	f107 030c 	add.w	r3, r7, #12
3400115a:	2201      	movs	r2, #1
3400115c:	4619      	mov	r1, r3
3400115e:	2003      	movs	r0, #3
34001160:	f017 fd90 	bl	34018c84 <LL_Streng_TensorInit>
    // CONV output → DMA
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0),
      LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0),
      LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0 },
  };
  LL_Switch_Init(switch_init, 3);
34001164:	2103      	movs	r1, #3
34001166:	480f      	ldr	r0, [pc, #60]	@ (340011a4 <LL_ATON_Start_EpochBlock_int8+0x20c>)
34001168:	f018 fba4 	bl	340198b4 <LL_Switch_Init>

  LL_ATON_Cache_MCU_Invalidate_Range((uintptr_t)(0x34200000UL + matmulInfo_int.input_start), matmulInfo_int.output_end - matmulInfo_int.input_start); /// Very Important!!
3400116c:	4b0b      	ldr	r3, [pc, #44]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
3400116e:	699b      	ldr	r3, [r3, #24]
34001170:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34001174:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
34001178:	4a08      	ldr	r2, [pc, #32]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
3400117a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
3400117c:	4a07      	ldr	r2, [pc, #28]	@ (3400119c <LL_ATON_Start_EpochBlock_int8+0x204>)
3400117e:	6992      	ldr	r2, [r2, #24]
34001180:	1a8a      	subs	r2, r1, r2
34001182:	4611      	mov	r1, r2
34001184:	4618      	mov	r0, r3
34001186:	f7ff feb7 	bl	34000ef8 <LL_ATON_Cache_MCU_Invalidate_Range>
    { {STRENG, 3} },
    { {CONVACC, 0} },
    { {STRENG, 1} },
    { {STRENG, 9} },
  };
  LL_ATON_EnableUnits_Init(enable_units, 4);
3400118a:	2104      	movs	r1, #4
3400118c:	4806      	ldr	r0, [pc, #24]	@ (340011a8 <LL_ATON_Start_EpochBlock_int8+0x210>)
3400118e:	f017 faef 	bl	34018770 <LL_ATON_EnableUnits_Init>
}
34001192:	bf00      	nop
34001194:	f507 7784 	add.w	r7, r7, #264	@ 0x108
34001198:	46bd      	mov	sp, r7
3400119a:	bd80      	pop	{r7, pc}
3400119c:	34020954 	.word	0x34020954
340011a0:	34200000 	.word	0x34200000
340011a4:	3401f994 	.word	0x3401f994
340011a8:	3401f9c4 	.word	0x3401f9c4

340011ac <LL_ATON_End_EpochBlock_int8>:

static void LL_ATON_End_EpochBlock_int8(const void *epoch_block)
{
340011ac:	b580      	push	{r7, lr}
340011ae:	b082      	sub	sp, #8
340011b0:	af00      	add	r7, sp, #0
340011b2:	6078      	str	r0, [r7, #4]

    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0),
      LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0),
      LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0 },
  };
  LL_Switch_Deinit(switch_deinit, 3);
340011b4:	2103      	movs	r1, #3
340011b6:	4805      	ldr	r0, [pc, #20]	@ (340011cc <LL_ATON_End_EpochBlock_int8+0x20>)
340011b8:	f018 fbae 	bl	34019918 <LL_Switch_Deinit>
    { {STRENG, 3} },
    { {CONVACC, 0} },
    { {STRENG, 1} },
    { {STRENG, 9} },
  };
  LL_ATON_DisableUnits_Init(disable_units, 4);
340011bc:	2104      	movs	r1, #4
340011be:	4804      	ldr	r0, [pc, #16]	@ (340011d0 <LL_ATON_End_EpochBlock_int8+0x24>)
340011c0:	f017 fb98 	bl	340188f4 <LL_ATON_DisableUnits_Init>
}
340011c4:	bf00      	nop
340011c6:	3708      	adds	r7, #8
340011c8:	46bd      	mov	sp, r7
340011ca:	bd80      	pop	{r7, pc}
340011cc:	3401f9d4 	.word	0x3401f9d4
340011d0:	3401fa04 	.word	0x3401fa04

340011d4 <LL_ATON_EpochBlockItems_int8>:

const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_int8(void) {
340011d4:	b480      	push	{r7}
340011d6:	af00      	add	r7, sp, #0
      .flags = EpochBlock_Flags_last_eb,
    },
  };


  return ll_atonn_rt_epoch_block_array;
340011d8:	4b02      	ldr	r3, [pc, #8]	@ (340011e4 <LL_ATON_EpochBlockItems_int8+0x10>)
}
340011da:	4618      	mov	r0, r3
340011dc:	46bd      	mov	sp, r7
340011de:	f85d 7b04 	ldr.w	r7, [sp], #4
340011e2:	4770      	bx	lr
340011e4:	3401fa14 	.word	0x3401fa14

340011e8 <LL_ATON_Input_Buffers_Info_int8>:

LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_int8(void)
{
340011e8:	b580      	push	{r7, lr}
340011ea:	b09c      	sub	sp, #112	@ 0x70
340011ec:	af00      	add	r7, sp, #0
  static const float buff_info_Gemm_2_conv_4_zero_off_8_quant_scale[] = { 0.00392139703035355 };
  static const int16_t buff_info_Gemm_2_conv_4_zero_off_8_quant_offset[] = { 0 };
  static const uint32_t buff_info__shape_16_1_1[] = { 1, 1, 1, 16 };
  static const uint32_t buff_info__mem_shape_F_16_1_1[] = { 16, 1, 1 };
#endif // LL_ATON_DBG_BUFFER_INFO_EXCLUDED == 0
  LL_Buffer_InfoTypeDef buff_info[] = {
340011ee:	463b      	mov	r3, r7
340011f0:	2270      	movs	r2, #112	@ 0x70
340011f2:	2100      	movs	r1, #0
340011f4:	4618      	mov	r0, r3
340011f6:	f01b f885 	bl	3401c304 <memset>
340011fa:	4b15      	ldr	r3, [pc, #84]	@ (34001250 <LL_ATON_Input_Buffers_Info_int8+0x68>)
340011fc:	603b      	str	r3, [r7, #0]
340011fe:	4b15      	ldr	r3, [pc, #84]	@ (34001254 <LL_ATON_Input_Buffers_Info_int8+0x6c>)
34001200:	607b      	str	r3, [r7, #4]
    {
      .name = "Input_0_out_0",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.input_start,
34001202:	4b15      	ldr	r3, [pc, #84]	@ (34001258 <LL_ATON_Input_Buffers_Info_int8+0x70>)
34001204:	699b      	ldr	r3, [r3, #24]
  LL_Buffer_InfoTypeDef buff_info[] = {
34001206:	60bb      	str	r3, [r7, #8]
      .offset_end = matmulInfo_int.input_end,
34001208:	4b13      	ldr	r3, [pc, #76]	@ (34001258 <LL_ATON_Input_Buffers_Info_int8+0x70>)
3400120a:	69db      	ldr	r3, [r3, #28]
  LL_Buffer_InfoTypeDef buff_info[] = {
3400120c:	60fb      	str	r3, [r7, #12]
      .offset_limit = matmulInfo_int.input_limit,
3400120e:	4b12      	ldr	r3, [pc, #72]	@ (34001258 <LL_ATON_Input_Buffers_Info_int8+0x70>)
34001210:	6a1b      	ldr	r3, [r3, #32]
  LL_Buffer_InfoTypeDef buff_info[] = {
34001212:	613b      	str	r3, [r7, #16]
34001214:	2301      	movs	r3, #1
34001216:	61bb      	str	r3, [r7, #24]
34001218:	4b10      	ldr	r3, [pc, #64]	@ (3400125c <LL_ATON_Input_Buffers_Info_int8+0x74>)
3400121a:	61fb      	str	r3, [r7, #28]
3400121c:	2302      	movs	r3, #2
3400121e:	843b      	strh	r3, [r7, #32]
34001220:	2303      	movs	r3, #3
34001222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
34001226:	2307      	movs	r3, #7
34001228:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
3400122c:	2304      	movs	r3, #4
3400122e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
34001232:	2308      	movs	r3, #8
34001234:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
34001238:	4b09      	ldr	r3, [pc, #36]	@ (34001260 <LL_ATON_Input_Buffers_Info_int8+0x78>)
3400123a:	62fb      	str	r3, [r7, #44]	@ 0x2c
3400123c:	4b09      	ldr	r3, [pc, #36]	@ (34001264 <LL_ATON_Input_Buffers_Info_int8+0x7c>)
3400123e:	633b      	str	r3, [r7, #48]	@ 0x30
34001240:	4b09      	ldr	r3, [pc, #36]	@ (34001268 <LL_ATON_Input_Buffers_Info_int8+0x80>)
34001242:	637b      	str	r3, [r7, #52]	@ 0x34
    {
      .name = NULL,
    }
  };

  return buff_info;
34001244:	2300      	movs	r3, #0
}
34001246:	4618      	mov	r0, r3
34001248:	3770      	adds	r7, #112	@ 0x70
3400124a:	46bd      	mov	sp, r7
3400124c:	bd80      	pop	{r7, pc}
3400124e:	bf00      	nop
34001250:	3401e1a8 	.word	0x3401e1a8
34001254:	34200000 	.word	0x34200000
34001258:	34020954 	.word	0x34020954
3400125c:	3401fa3c 	.word	0x3401fa3c
34001260:	3401fa44 	.word	0x3401fa44
34001264:	3401fa54 	.word	0x3401fa54
34001268:	3401fa58 	.word	0x3401fa58

3400126c <LL_ATON_Output_Buffers_Info_int8>:

LL_Buffer_InfoTypeDef *LL_ATON_Output_Buffers_Info_int8(void)
{
3400126c:	b580      	push	{r7, lr}
3400126e:	b09c      	sub	sp, #112	@ 0x70
34001270:	af00      	add	r7, sp, #0
	extern volatile Matmul_info matmulInfo_int;
  static const uint32_t buff_info__shape_1_16[] = { 1, 1, 16, 1 };
  static const uint32_t buff_info__mem_shape_U_1_16[] = { 1, 16 };
  static const float buff_info_Quantize_3_out_0_quant_scale[] = { 0.0269236713647842 };
  static const int16_t buff_info_Quantize_3_out_0_quant_offset[] = { -128 };
  LL_Buffer_InfoTypeDef buff_info[] = {
34001272:	463b      	mov	r3, r7
34001274:	2270      	movs	r2, #112	@ 0x70
34001276:	2100      	movs	r1, #0
34001278:	4618      	mov	r0, r3
3400127a:	f01b f843 	bl	3401c304 <memset>
3400127e:	4b16      	ldr	r3, [pc, #88]	@ (340012d8 <LL_ATON_Output_Buffers_Info_int8+0x6c>)
34001280:	603b      	str	r3, [r7, #0]
34001282:	4b16      	ldr	r3, [pc, #88]	@ (340012dc <LL_ATON_Output_Buffers_Info_int8+0x70>)
34001284:	607b      	str	r3, [r7, #4]
    {
      .name = "Quantize_3_out_0",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.output_start,
34001286:	4b16      	ldr	r3, [pc, #88]	@ (340012e0 <LL_ATON_Output_Buffers_Info_int8+0x74>)
34001288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  LL_Buffer_InfoTypeDef buff_info[] = {
3400128a:	60bb      	str	r3, [r7, #8]
      .offset_end = matmulInfo_int.output_end,
3400128c:	4b14      	ldr	r3, [pc, #80]	@ (340012e0 <LL_ATON_Output_Buffers_Info_int8+0x74>)
3400128e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_Buffer_InfoTypeDef buff_info[] = {
34001290:	60fb      	str	r3, [r7, #12]
      .offset_limit = matmulInfo_int.output_limit,
34001292:	4b13      	ldr	r3, [pc, #76]	@ (340012e0 <LL_ATON_Output_Buffers_Info_int8+0x74>)
34001294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  LL_Buffer_InfoTypeDef buff_info[] = {
34001296:	613b      	str	r3, [r7, #16]
34001298:	2302      	movs	r3, #2
3400129a:	82fb      	strh	r3, [r7, #22]
3400129c:	2301      	movs	r3, #1
3400129e:	61bb      	str	r3, [r7, #24]
340012a0:	4b10      	ldr	r3, [pc, #64]	@ (340012e4 <LL_ATON_Output_Buffers_Info_int8+0x78>)
340012a2:	61fb      	str	r3, [r7, #28]
340012a4:	2302      	movs	r3, #2
340012a6:	843b      	strh	r3, [r7, #32]
340012a8:	2303      	movs	r3, #3
340012aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
340012ae:	2307      	movs	r3, #7
340012b0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
340012b4:	2304      	movs	r3, #4
340012b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
340012ba:	2308      	movs	r3, #8
340012bc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
340012c0:	4b09      	ldr	r3, [pc, #36]	@ (340012e8 <LL_ATON_Output_Buffers_Info_int8+0x7c>)
340012c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
340012c4:	4b09      	ldr	r3, [pc, #36]	@ (340012ec <LL_ATON_Output_Buffers_Info_int8+0x80>)
340012c6:	633b      	str	r3, [r7, #48]	@ 0x30
340012c8:	4b09      	ldr	r3, [pc, #36]	@ (340012f0 <LL_ATON_Output_Buffers_Info_int8+0x84>)
340012ca:	637b      	str	r3, [r7, #52]	@ 0x34
    {
      .name = NULL,
    }
  };

  return buff_info;
340012cc:	2300      	movs	r3, #0
}
340012ce:	4618      	mov	r0, r3
340012d0:	3770      	adds	r7, #112	@ 0x70
340012d2:	46bd      	mov	sp, r7
340012d4:	bd80      	pop	{r7, pc}
340012d6:	bf00      	nop
340012d8:	3401e1b8 	.word	0x3401e1b8
340012dc:	34200000 	.word	0x34200000
340012e0:	34020954 	.word	0x34020954
340012e4:	3401fa5c 	.word	0x3401fa5c
340012e8:	3401fa64 	.word	0x3401fa64
340012ec:	3401fa74 	.word	0x3401fa74
340012f0:	3401fa78 	.word	0x3401fa78

340012f4 <LL_ATON_Internal_Buffers_Info_int8>:

LL_Buffer_InfoTypeDef *LL_ATON_Internal_Buffers_Info_int8(void)
{
340012f4:	b580      	push	{r7, lr}
340012f6:	b0aa      	sub	sp, #168	@ 0xa8
340012f8:	af00      	add	r7, sp, #0
  static const uint32_t buff_info__mem_shape_F_1_16_1_1[] = { 1, 16, 1, 1 };
  static const float buff_info_Gemm_2_reshape_x_2_quant_scale[] = { 0.00392139703035355 };
  static const int16_t buff_info_Gemm_2_reshape_x_2_quant_offset[] = { -128 };
  static const float buff_info_Gemm_2_conv_4_off_bias_out_13_quant_scale[] = { 0.0269236713647842 };
  static const int16_t buff_info_Gemm_2_conv_4_off_bias_out_13_quant_offset[] = { -128 };
  LL_Buffer_InfoTypeDef buff_info[] = {
340012fa:	463b      	mov	r3, r7
340012fc:	22a8      	movs	r2, #168	@ 0xa8
340012fe:	2100      	movs	r1, #0
34001300:	4618      	mov	r0, r3
34001302:	f01a ffff 	bl	3401c304 <memset>
34001306:	4b2d      	ldr	r3, [pc, #180]	@ (340013bc <LL_ATON_Internal_Buffers_Info_int8+0xc8>)
34001308:	603b      	str	r3, [r7, #0]
3400130a:	4b2d      	ldr	r3, [pc, #180]	@ (340013c0 <LL_ATON_Internal_Buffers_Info_int8+0xcc>)
3400130c:	607b      	str	r3, [r7, #4]
    {
      .name = "Gemm_2_reshape_x_2",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.input_start,
3400130e:	4b2d      	ldr	r3, [pc, #180]	@ (340013c4 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
34001310:	699b      	ldr	r3, [r3, #24]
  LL_Buffer_InfoTypeDef buff_info[] = {
34001312:	60bb      	str	r3, [r7, #8]
      .offset_end = matmulInfo_int.input_end,
34001314:	4b2b      	ldr	r3, [pc, #172]	@ (340013c4 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
34001316:	69db      	ldr	r3, [r3, #28]
  LL_Buffer_InfoTypeDef buff_info[] = {
34001318:	60fb      	str	r3, [r7, #12]
      .offset_limit = matmulInfo_int.input_limit,
3400131a:	4b2a      	ldr	r3, [pc, #168]	@ (340013c4 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
3400131c:	6a1b      	ldr	r3, [r3, #32]
  LL_Buffer_InfoTypeDef buff_info[] = {
3400131e:	613b      	str	r3, [r7, #16]
34001320:	2301      	movs	r3, #1
34001322:	82fb      	strh	r3, [r7, #22]
34001324:	2310      	movs	r3, #16
34001326:	61bb      	str	r3, [r7, #24]
34001328:	4b27      	ldr	r3, [pc, #156]	@ (340013c8 <LL_ATON_Internal_Buffers_Info_int8+0xd4>)
3400132a:	61fb      	str	r3, [r7, #28]
3400132c:	2304      	movs	r3, #4
3400132e:	843b      	strh	r3, [r7, #32]
34001330:	2301      	movs	r3, #1
34001332:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
34001336:	2303      	movs	r3, #3
34001338:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
3400133c:	2307      	movs	r3, #7
3400133e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
34001342:	2304      	movs	r3, #4
34001344:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
34001348:	2308      	movs	r3, #8
3400134a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
3400134e:	4b1f      	ldr	r3, [pc, #124]	@ (340013cc <LL_ATON_Internal_Buffers_Info_int8+0xd8>)
34001350:	62fb      	str	r3, [r7, #44]	@ 0x2c
34001352:	4b1f      	ldr	r3, [pc, #124]	@ (340013d0 <LL_ATON_Internal_Buffers_Info_int8+0xdc>)
34001354:	633b      	str	r3, [r7, #48]	@ 0x30
34001356:	4b1f      	ldr	r3, [pc, #124]	@ (340013d4 <LL_ATON_Internal_Buffers_Info_int8+0xe0>)
34001358:	637b      	str	r3, [r7, #52]	@ 0x34
3400135a:	4b1f      	ldr	r3, [pc, #124]	@ (340013d8 <LL_ATON_Internal_Buffers_Info_int8+0xe4>)
3400135c:	63bb      	str	r3, [r7, #56]	@ 0x38
3400135e:	4b18      	ldr	r3, [pc, #96]	@ (340013c0 <LL_ATON_Internal_Buffers_Info_int8+0xcc>)
34001360:	63fb      	str	r3, [r7, #60]	@ 0x3c
      .offset = buff_info_Gemm_2_reshape_x_2_quant_offset,
    },
    {
      .name = "Gemm_2_conv_4_off_bias_out_13",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.output_start,
34001362:	4b18      	ldr	r3, [pc, #96]	@ (340013c4 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
34001364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  LL_Buffer_InfoTypeDef buff_info[] = {
34001366:	643b      	str	r3, [r7, #64]	@ 0x40
      .offset_end = matmulInfo_int.output_end,
34001368:	4b16      	ldr	r3, [pc, #88]	@ (340013c4 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
3400136a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_Buffer_InfoTypeDef buff_info[] = {
3400136c:	647b      	str	r3, [r7, #68]	@ 0x44
      .offset_limit = matmulInfo_int.output_limit,
3400136e:	4b15      	ldr	r3, [pc, #84]	@ (340013c4 <LL_ATON_Internal_Buffers_Info_int8+0xd0>)
34001370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  LL_Buffer_InfoTypeDef buff_info[] = {
34001372:	64bb      	str	r3, [r7, #72]	@ 0x48
34001374:	2302      	movs	r3, #2
34001376:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
3400137a:	2310      	movs	r3, #16
3400137c:	653b      	str	r3, [r7, #80]	@ 0x50
3400137e:	4b12      	ldr	r3, [pc, #72]	@ (340013c8 <LL_ATON_Internal_Buffers_Info_int8+0xd4>)
34001380:	657b      	str	r3, [r7, #84]	@ 0x54
34001382:	2304      	movs	r3, #4
34001384:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
34001388:	2301      	movs	r3, #1
3400138a:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
3400138e:	2303      	movs	r3, #3
34001390:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
34001394:	2307      	movs	r3, #7
34001396:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
3400139a:	2304      	movs	r3, #4
3400139c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
340013a0:	2308      	movs	r3, #8
340013a2:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
340013a6:	4b09      	ldr	r3, [pc, #36]	@ (340013cc <LL_ATON_Internal_Buffers_Info_int8+0xd8>)
340013a8:	667b      	str	r3, [r7, #100]	@ 0x64
340013aa:	4b0c      	ldr	r3, [pc, #48]	@ (340013dc <LL_ATON_Internal_Buffers_Info_int8+0xe8>)
340013ac:	66bb      	str	r3, [r7, #104]	@ 0x68
340013ae:	4b0c      	ldr	r3, [pc, #48]	@ (340013e0 <LL_ATON_Internal_Buffers_Info_int8+0xec>)
340013b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    {
      .name = NULL,
    }
  };

  return buff_info;
340013b2:	2300      	movs	r3, #0
}
340013b4:	4618      	mov	r0, r3
340013b6:	37a8      	adds	r7, #168	@ 0xa8
340013b8:	46bd      	mov	sp, r7
340013ba:	bd80      	pop	{r7, pc}
340013bc:	3401e1cc 	.word	0x3401e1cc
340013c0:	34200000 	.word	0x34200000
340013c4:	34020954 	.word	0x34020954
340013c8:	3401fa7c 	.word	0x3401fa7c
340013cc:	3401fa8c 	.word	0x3401fa8c
340013d0:	3401fa9c 	.word	0x3401fa9c
340013d4:	3401faa0 	.word	0x3401faa0
340013d8:	3401e1e0 	.word	0x3401e1e0
340013dc:	3401faa4 	.word	0x3401faa4
340013e0:	3401faa8 	.word	0x3401faa8

340013e4 <Fuse_Programming>:
/**
  * @brief  Check specific fuse configuration and update it if needed.
  * @retval None
  */
void Fuse_Programming(void)
{
340013e4:	b580      	push	{r7, lr}
340013e6:	b086      	sub	sp, #24
340013e8:	af00      	add	r7, sp, #0
  uint32_t fuse_id, bit_mask, data;

  BSEC_HandleTypeDef sBsecHandler;

  sBsecHandler.Instance = BSEC;
340013ea:	4b21      	ldr	r3, [pc, #132]	@ (34001470 <Fuse_Programming+0x8c>)
340013ec:	607b      	str	r3, [r7, #4]

  /* Read current value of fuse */
  fuse_id = BSEC_FUSE_ADDRESS;
340013ee:	237c      	movs	r3, #124	@ 0x7c
340013f0:	617b      	str	r3, [r7, #20]
  if (HAL_BSEC_OTP_Read(&sBsecHandler, fuse_id, &data) == HAL_OK)
340013f2:	f107 020c 	add.w	r2, r7, #12
340013f6:	1d3b      	adds	r3, r7, #4
340013f8:	6979      	ldr	r1, [r7, #20]
340013fa:	4618      	mov	r0, r3
340013fc:	f002 fcee 	bl	34003ddc <HAL_BSEC_OTP_Read>
34001400:	4603      	mov	r3, r0
34001402:	2b00      	cmp	r3, #0
34001404:	d12e      	bne.n	34001464 <Fuse_Programming+0x80>
  {
    /* Check if bit has already been set */
    bit_mask = BSEC_FUSE_MASK;
34001406:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
3400140a:	613b      	str	r3, [r7, #16]
    if ((data & bit_mask) != bit_mask)
3400140c:	68fa      	ldr	r2, [r7, #12]
3400140e:	693b      	ldr	r3, [r7, #16]
34001410:	4013      	ands	r3, r2
34001412:	693a      	ldr	r2, [r7, #16]
34001414:	429a      	cmp	r2, r3
34001416:	d027      	beq.n	34001468 <Fuse_Programming+0x84>
    {
      data |= bit_mask;
34001418:	68fa      	ldr	r2, [r7, #12]
3400141a:	693b      	ldr	r3, [r7, #16]
3400141c:	4313      	orrs	r3, r2
3400141e:	60fb      	str	r3, [r7, #12]
      /* Bitwise programming of lower bits */
      if (HAL_BSEC_OTP_Program(&sBsecHandler, fuse_id, data, HAL_BSEC_NORMAL_PROG) == HAL_OK)
34001420:	68fa      	ldr	r2, [r7, #12]
34001422:	1d38      	adds	r0, r7, #4
34001424:	2300      	movs	r3, #0
34001426:	6979      	ldr	r1, [r7, #20]
34001428:	f002 fd10 	bl	34003e4c <HAL_BSEC_OTP_Program>
3400142c:	4603      	mov	r3, r0
3400142e:	2b00      	cmp	r3, #0
34001430:	d115      	bne.n	3400145e <Fuse_Programming+0x7a>
      {
        /* Read lower bits to verify the correct programming */
        if (HAL_BSEC_OTP_Read(&sBsecHandler, fuse_id, &data) == HAL_OK)
34001432:	f107 020c 	add.w	r2, r7, #12
34001436:	1d3b      	adds	r3, r7, #4
34001438:	6979      	ldr	r1, [r7, #20]
3400143a:	4618      	mov	r0, r3
3400143c:	f002 fcce 	bl	34003ddc <HAL_BSEC_OTP_Read>
34001440:	4603      	mov	r3, r0
34001442:	2b00      	cmp	r3, #0
34001444:	d108      	bne.n	34001458 <Fuse_Programming+0x74>
        {
          if ((data & bit_mask) != bit_mask)
34001446:	68fa      	ldr	r2, [r7, #12]
34001448:	693b      	ldr	r3, [r7, #16]
3400144a:	4013      	ands	r3, r2
3400144c:	693a      	ldr	r2, [r7, #16]
3400144e:	429a      	cmp	r2, r3
34001450:	d00a      	beq.n	34001468 <Fuse_Programming+0x84>
          {
            /* Error : Fuse programming not taken in account */
            ErrorHandler();
34001452:	f000 f80f 	bl	34001474 <ErrorHandler>
  else
  {
    /* Error  : Fuse read unsuccessful */
    ErrorHandler();
  }
}
34001456:	e007      	b.n	34001468 <Fuse_Programming+0x84>
          ErrorHandler();
34001458:	f000 f80c 	bl	34001474 <ErrorHandler>
}
3400145c:	e004      	b.n	34001468 <Fuse_Programming+0x84>
        ErrorHandler();
3400145e:	f000 f809 	bl	34001474 <ErrorHandler>
}
34001462:	e001      	b.n	34001468 <Fuse_Programming+0x84>
    ErrorHandler();
34001464:	f000 f806 	bl	34001474 <ErrorHandler>
}
34001468:	bf00      	nop
3400146a:	3718      	adds	r7, #24
3400146c:	46bd      	mov	sp, r7
3400146e:	bd80      	pop	{r7, pc}
34001470:	56009000 	.word	0x56009000

34001474 <ErrorHandler>:
/**
  * @brief  Handle error which occurs when calling HAL API
  * @retval None
  */
static void ErrorHandler(void)
{
34001474:	b480      	push	{r7}
34001476:	af00      	add	r7, sp, #0
  while(1);
34001478:	bf00      	nop
3400147a:	e7fd      	b.n	34001478 <ErrorHandler+0x4>

3400147c <LL_MEM_EnableClock>:
  *         @arg @ref LL_MEM_CACHEAXIRAM
  *         @arg @ref LL_MEM_VENCRAM
  * @retval None
  */
__STATIC_INLINE void LL_MEM_EnableClock(uint32_t Memories)
{
3400147c:	b480      	push	{r7}
3400147e:	b085      	sub	sp, #20
34001480:	af00      	add	r7, sp, #0
34001482:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->MEMENSR, Memories);
34001484:	4a07      	ldr	r2, [pc, #28]	@ (340014a4 <LL_MEM_EnableClock+0x28>)
34001486:	687b      	ldr	r3, [r7, #4]
34001488:	f8c2 3a4c 	str.w	r3, [r2, #2636]	@ 0xa4c
  /* Delay after an RCC memories clock enabling */
  tmpreg = READ_REG(RCC->MEMENR);
3400148c:	4b05      	ldr	r3, [pc, #20]	@ (340014a4 <LL_MEM_EnableClock+0x28>)
3400148e:	f8d3 324c 	ldr.w	r3, [r3, #588]	@ 0x24c
34001492:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34001494:	68fb      	ldr	r3, [r7, #12]
}
34001496:	bf00      	nop
34001498:	3714      	adds	r7, #20
3400149a:	46bd      	mov	sp, r7
3400149c:	f85d 7b04 	ldr.w	r7, [sp], #4
340014a0:	4770      	bx	lr
340014a2:	bf00      	nop
340014a4:	56028000 	.word	0x56028000

340014a8 <LL_MEM_EnableClockLowPower>:
  *         @arg @ref LL_MEM_CACHEAXIRAM
  *         @arg @ref LL_MEM_VENCRAM
  * @retval None
  */
__STATIC_INLINE void LL_MEM_EnableClockLowPower(uint32_t Memories)
{
340014a8:	b480      	push	{r7}
340014aa:	b085      	sub	sp, #20
340014ac:	af00      	add	r7, sp, #0
340014ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->MEMLPENSR, Memories);
340014b0:	4a07      	ldr	r2, [pc, #28]	@ (340014d0 <LL_MEM_EnableClockLowPower+0x28>)
340014b2:	687b      	ldr	r3, [r7, #4]
340014b4:	f8c2 3a8c 	str.w	r3, [r2, #2700]	@ 0xa8c
  /* Delay after an RCC memories clock enabling */
  tmpreg = READ_REG(RCC->MEMLPENR);
340014b8:	4b05      	ldr	r3, [pc, #20]	@ (340014d0 <LL_MEM_EnableClockLowPower+0x28>)
340014ba:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
340014be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
340014c0:	68fb      	ldr	r3, [r7, #12]
}
340014c2:	bf00      	nop
340014c4:	3714      	adds	r7, #20
340014c6:	46bd      	mov	sp, r7
340014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
340014cc:	4770      	bx	lr
340014ce:	bf00      	nop
340014d0:	56028000 	.word	0x56028000

340014d4 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
  *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
340014d4:	b480      	push	{r7}
340014d6:	b085      	sub	sp, #20
340014d8:	af00      	add	r7, sp, #0
340014da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB2ENSR, Periphs);
340014dc:	4a07      	ldr	r2, [pc, #28]	@ (340014fc <LL_AHB2_GRP1_EnableClock+0x28>)
340014de:	687b      	ldr	r3, [r7, #4]
340014e0:	f8c2 3a54 	str.w	r3, [r2, #2644]	@ 0xa54
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB2ENR);
340014e4:	4b05      	ldr	r3, [pc, #20]	@ (340014fc <LL_AHB2_GRP1_EnableClock+0x28>)
340014e6:	f8d3 3254 	ldr.w	r3, [r3, #596]	@ 0x254
340014ea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
340014ec:	68fb      	ldr	r3, [r7, #12]
}
340014ee:	bf00      	nop
340014f0:	3714      	adds	r7, #20
340014f2:	46bd      	mov	sp, r7
340014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
340014f8:	4770      	bx	lr
340014fa:	bf00      	nop
340014fc:	56028000 	.word	0x56028000

34001500 <LL_AHB3_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
34001500:	b480      	push	{r7}
34001502:	b085      	sub	sp, #20
34001504:	af00      	add	r7, sp, #0
34001506:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB3ENSR, Periphs);
34001508:	4a07      	ldr	r2, [pc, #28]	@ (34001528 <LL_AHB3_GRP1_EnableClock+0x28>)
3400150a:	687b      	ldr	r3, [r7, #4]
3400150c:	f8c2 3a58 	str.w	r3, [r2, #2648]	@ 0xa58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB3ENR);
34001510:	4b05      	ldr	r3, [pc, #20]	@ (34001528 <LL_AHB3_GRP1_EnableClock+0x28>)
34001512:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
34001516:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34001518:	68fb      	ldr	r3, [r7, #12]
}
3400151a:	bf00      	nop
3400151c:	3714      	adds	r7, #20
3400151e:	46bd      	mov	sp, r7
34001520:	f85d 7b04 	ldr.w	r7, [sp], #4
34001524:	4770      	bx	lr
34001526:	bf00      	nop
34001528:	56028000 	.word	0x56028000

3400152c <LL_AHB3_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
{
3400152c:	b480      	push	{r7}
3400152e:	b083      	sub	sp, #12
34001530:	af00      	add	r7, sp, #0
34001532:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB3RSTSR, Periphs);
34001534:	4a04      	ldr	r2, [pc, #16]	@ (34001548 <LL_AHB3_GRP1_ForceReset+0x1c>)
34001536:	687b      	ldr	r3, [r7, #4]
34001538:	f8c2 3a18 	str.w	r3, [r2, #2584]	@ 0xa18
}
3400153c:	bf00      	nop
3400153e:	370c      	adds	r7, #12
34001540:	46bd      	mov	sp, r7
34001542:	f85d 7b04 	ldr.w	r7, [sp], #4
34001546:	4770      	bx	lr
34001548:	56028000 	.word	0x56028000

3400154c <LL_AHB3_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
{
3400154c:	b480      	push	{r7}
3400154e:	b083      	sub	sp, #12
34001550:	af00      	add	r7, sp, #0
34001552:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB3RSTCR, Periphs);
34001554:	4b06      	ldr	r3, [pc, #24]	@ (34001570 <LL_AHB3_GRP1_ReleaseReset+0x24>)
34001556:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3400155a:	461a      	mov	r2, r3
3400155c:	687b      	ldr	r3, [r7, #4]
3400155e:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218
}
34001562:	bf00      	nop
34001564:	370c      	adds	r7, #12
34001566:	46bd      	mov	sp, r7
34001568:	f85d 7b04 	ldr.w	r7, [sp], #4
3400156c:	4770      	bx	lr
3400156e:	bf00      	nop
34001570:	56028000 	.word	0x56028000

34001574 <LL_AHB5_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_EnableClock(uint32_t Periphs)
{
34001574:	b480      	push	{r7}
34001576:	b085      	sub	sp, #20
34001578:	af00      	add	r7, sp, #0
3400157a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB5ENSR, Periphs);
3400157c:	4a07      	ldr	r2, [pc, #28]	@ (3400159c <LL_AHB5_GRP1_EnableClock+0x28>)
3400157e:	687b      	ldr	r3, [r7, #4]
34001580:	f8c2 3a60 	str.w	r3, [r2, #2656]	@ 0xa60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB5ENR);
34001584:	4b05      	ldr	r3, [pc, #20]	@ (3400159c <LL_AHB5_GRP1_EnableClock+0x28>)
34001586:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
3400158a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
3400158c:	68fb      	ldr	r3, [r7, #12]
}
3400158e:	bf00      	nop
34001590:	3714      	adds	r7, #20
34001592:	46bd      	mov	sp, r7
34001594:	f85d 7b04 	ldr.w	r7, [sp], #4
34001598:	4770      	bx	lr
3400159a:	bf00      	nop
3400159c:	56028000 	.word	0x56028000

340015a0 <LL_AHB5_GRP1_ForceReset>:
  *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
  *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_ForceReset(uint32_t Periphs)
{
340015a0:	b480      	push	{r7}
340015a2:	b083      	sub	sp, #12
340015a4:	af00      	add	r7, sp, #0
340015a6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5RSTSR, Periphs);
340015a8:	4a04      	ldr	r2, [pc, #16]	@ (340015bc <LL_AHB5_GRP1_ForceReset+0x1c>)
340015aa:	687b      	ldr	r3, [r7, #4]
340015ac:	f8c2 3a20 	str.w	r3, [r2, #2592]	@ 0xa20
}
340015b0:	bf00      	nop
340015b2:	370c      	adds	r7, #12
340015b4:	46bd      	mov	sp, r7
340015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
340015ba:	4770      	bx	lr
340015bc:	56028000 	.word	0x56028000

340015c0 <LL_AHB5_GRP1_ReleaseReset>:
  *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
  *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_ReleaseReset(uint32_t Periphs)
{
340015c0:	b480      	push	{r7}
340015c2:	b083      	sub	sp, #12
340015c4:	af00      	add	r7, sp, #0
340015c6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5RSTCR, Periphs);
340015c8:	4b06      	ldr	r3, [pc, #24]	@ (340015e4 <LL_AHB5_GRP1_ReleaseReset+0x24>)
340015ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
340015ce:	461a      	mov	r2, r3
340015d0:	687b      	ldr	r3, [r7, #4]
340015d2:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220
}
340015d6:	bf00      	nop
340015d8:	370c      	adds	r7, #12
340015da:	46bd      	mov	sp, r7
340015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
340015e0:	4770      	bx	lr
340015e2:	bf00      	nop
340015e4:	56028000 	.word	0x56028000

340015e8 <LL_AHB5_GRP1_EnableClockLowPower>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_EnableClockLowPower(uint32_t Periphs)
{
340015e8:	b480      	push	{r7}
340015ea:	b085      	sub	sp, #20
340015ec:	af00      	add	r7, sp, #0
340015ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB5LPENSR, Periphs);
340015f0:	4a07      	ldr	r2, [pc, #28]	@ (34001610 <LL_AHB5_GRP1_EnableClockLowPower+0x28>)
340015f2:	687b      	ldr	r3, [r7, #4]
340015f4:	f8c2 3aa0 	str.w	r3, [r2, #2720]	@ 0xaa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB5LPENR);
340015f8:	4b05      	ldr	r3, [pc, #20]	@ (34001610 <LL_AHB5_GRP1_EnableClockLowPower+0x28>)
340015fa:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
340015fe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34001600:	68fb      	ldr	r3, [r7, #12]
}
34001602:	bf00      	nop
34001604:	3714      	adds	r7, #20
34001606:	46bd      	mov	sp, r7
34001608:	f85d 7b04 	ldr.w	r7, [sp], #4
3400160c:	4770      	bx	lr
3400160e:	bf00      	nop
34001610:	56028000 	.word	0x56028000

34001614 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
  *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
34001614:	b480      	push	{r7}
34001616:	b085      	sub	sp, #20
34001618:	af00      	add	r7, sp, #0
3400161a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->APB2ENSR, Periphs);
3400161c:	4a07      	ldr	r2, [pc, #28]	@ (3400163c <LL_APB2_GRP1_EnableClock+0x28>)
3400161e:	687b      	ldr	r3, [r7, #4]
34001620:	f8c2 3a6c 	str.w	r3, [r2, #2668]	@ 0xa6c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->APB2ENR);
34001624:	4b05      	ldr	r3, [pc, #20]	@ (3400163c <LL_APB2_GRP1_EnableClock+0x28>)
34001626:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
3400162a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
3400162c:	68fb      	ldr	r3, [r7, #12]
}
3400162e:	bf00      	nop
34001630:	3714      	adds	r7, #20
34001632:	46bd      	mov	sp, r7
34001634:	f85d 7b04 	ldr.w	r7, [sp], #4
34001638:	4770      	bx	lr
3400163a:	bf00      	nop
3400163c:	56028000 	.word	0x56028000

34001640 <LL_APB5_GRP1_EnableClockLowPower>:
  *         @arg @ref LL_APB5_GRP1_PERIPH_LTDC
  *         @arg @ref LL_APB5_GRP1_PERIPH_VENC
  * @retval None
  */
__STATIC_INLINE void LL_APB5_GRP1_EnableClockLowPower(uint32_t Periphs)
{
34001640:	b480      	push	{r7}
34001642:	b085      	sub	sp, #20
34001644:	af00      	add	r7, sp, #0
34001646:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->APB5LPENSR, Periphs);
34001648:	4a07      	ldr	r2, [pc, #28]	@ (34001668 <LL_APB5_GRP1_EnableClockLowPower+0x28>)
3400164a:	687b      	ldr	r3, [r7, #4]
3400164c:	f8c2 3abc 	str.w	r3, [r2, #2748]	@ 0xabc
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->APB5LPENR);
34001650:	4b05      	ldr	r3, [pc, #20]	@ (34001668 <LL_APB5_GRP1_EnableClockLowPower+0x28>)
34001652:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
34001656:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34001658:	68fb      	ldr	r3, [r7, #12]
}
3400165a:	bf00      	nop
3400165c:	3714      	adds	r7, #20
3400165e:	46bd      	mov	sp, r7
34001660:	f85d 7b04 	ldr.w	r7, [sp], #4
34001664:	4770      	bx	lr
34001666:	bf00      	nop
34001668:	56028000 	.word	0x56028000

3400166c <LL_RCC_SetCpuClkSource>:
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_IC1
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetCpuClkSource(uint32_t Source)
{
3400166c:	b480      	push	{r7}
3400166e:	b083      	sub	sp, #12
34001670:	af00      	add	r7, sp, #0
34001672:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, Source);
34001674:	4b06      	ldr	r3, [pc, #24]	@ (34001690 <LL_RCC_SetCpuClkSource+0x24>)
34001676:	6a1b      	ldr	r3, [r3, #32]
34001678:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
3400167c:	4904      	ldr	r1, [pc, #16]	@ (34001690 <LL_RCC_SetCpuClkSource+0x24>)
3400167e:	687b      	ldr	r3, [r7, #4]
34001680:	4313      	orrs	r3, r2
34001682:	620b      	str	r3, [r1, #32]
}
34001684:	bf00      	nop
34001686:	370c      	adds	r7, #12
34001688:	46bd      	mov	sp, r7
3400168a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400168e:	4770      	bx	lr
34001690:	56028000 	.word	0x56028000

34001694 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_IC2_IC6_IC11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
34001694:	b480      	push	{r7}
34001696:	b083      	sub	sp, #12
34001698:	af00      	add	r7, sp, #0
3400169a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, Source);
3400169c:	4b06      	ldr	r3, [pc, #24]	@ (340016b8 <LL_RCC_SetSysClkSource+0x24>)
3400169e:	6a1b      	ldr	r3, [r3, #32]
340016a0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
340016a4:	4904      	ldr	r1, [pc, #16]	@ (340016b8 <LL_RCC_SetSysClkSource+0x24>)
340016a6:	687b      	ldr	r3, [r7, #4]
340016a8:	4313      	orrs	r3, r2
340016aa:	620b      	str	r3, [r1, #32]
}
340016ac:	bf00      	nop
340016ae:	370c      	adds	r7, #12
340016b0:	46bd      	mov	sp, r7
340016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
340016b6:	4770      	bx	lr
340016b8:	56028000 	.word	0x56028000

340016bc <enableTiming_Cyc>:
int NPU_MatMul_int8(size_t insize,size_t outsize);
int NPU_MatMul_float(size_t insize,size_t outsize);
int ARM_MatMul_int8(size_t insize,size_t outsize);
int ARM_MatMul_float(size_t insize,size_t outsize);

void enableTiming_Cyc(void){
340016bc:	b480      	push	{r7}
340016be:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
340016c0:	4b08      	ldr	r3, [pc, #32]	@ (340016e4 <enableTiming_Cyc+0x28>)
340016c2:	68db      	ldr	r3, [r3, #12]
340016c4:	4a07      	ldr	r2, [pc, #28]	@ (340016e4 <enableTiming_Cyc+0x28>)
340016c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
340016ca:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;  // Enable cycle counter
340016cc:	4b06      	ldr	r3, [pc, #24]	@ (340016e8 <enableTiming_Cyc+0x2c>)
340016ce:	681b      	ldr	r3, [r3, #0]
340016d0:	4a05      	ldr	r2, [pc, #20]	@ (340016e8 <enableTiming_Cyc+0x2c>)
340016d2:	f043 0301 	orr.w	r3, r3, #1
340016d6:	6013      	str	r3, [r2, #0]
}
340016d8:	bf00      	nop
340016da:	46bd      	mov	sp, r7
340016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
340016e0:	4770      	bx	lr
340016e2:	bf00      	nop
340016e4:	e000edf0 	.word	0xe000edf0
340016e8:	e0001000 	.word	0xe0001000

340016ec <main>:
	uint32_t cycles = DWT->CYCCNT;
	return cycles;
}

int main(void)
{
340016ec:	b580      	push	{r7, lr}
340016ee:	af00      	add	r7, sp, #0
	Hardware_init();
340016f0:	f000 f882 	bl	340017f8 <Hardware_init>
	enableTiming_Cyc();
340016f4:	f7ff ffe2 	bl	340016bc <enableTiming_Cyc>
//	preformanceMeasurment_int8();
	tiledMatVec();
340016f8:	f000 f804 	bl	34001704 <tiledMatVec>
340016fc:	2300      	movs	r3, #0

}
340016fe:	4618      	mov	r0, r3
34001700:	bd80      	pop	{r7, pc}
	...

34001704 <tiledMatVec>:
int tiledMatVec(void){
34001704:	e92d 4f90 	stmdb	sp!, {r4, r7, r8, r9, sl, fp, lr}
34001708:	b08f      	sub	sp, #60	@ 0x3c
3400170a:	af02      	add	r7, sp, #8
3400170c:	466b      	mov	r3, sp
3400170e:	461c      	mov	r4, r3
//	int npu_tiledmatvec_int8(int8_t* invec,size_t insize,int8_t* outvec, size_t outsize, int8_t* inMat)
	size_t insize = 96;
34001710:	2360      	movs	r3, #96	@ 0x60
34001712:	627b      	str	r3, [r7, #36]	@ 0x24
	size_t outsize = 96;
34001714:	2360      	movs	r3, #96	@ 0x60
34001716:	623b      	str	r3, [r7, #32]
    int8_t inVec[insize];
34001718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3400171a:	461a      	mov	r2, r3
3400171c:	3a01      	subs	r2, #1
3400171e:	61fa      	str	r2, [r7, #28]
34001720:	2200      	movs	r2, #0
34001722:	603b      	str	r3, [r7, #0]
34001724:	607a      	str	r2, [r7, #4]
34001726:	2200      	movs	r2, #0
34001728:	469a      	mov	sl, r3
3400172a:	4693      	mov	fp, r2
3400172c:	3307      	adds	r3, #7
3400172e:	08db      	lsrs	r3, r3, #3
34001730:	00db      	lsls	r3, r3, #3
34001732:	ebad 0d03 	sub.w	sp, sp, r3
34001736:	ab02      	add	r3, sp, #8
34001738:	3300      	adds	r3, #0
3400173a:	61bb      	str	r3, [r7, #24]
    int8_t outVec[outsize];
3400173c:	6a3b      	ldr	r3, [r7, #32]
3400173e:	461a      	mov	r2, r3
34001740:	3a01      	subs	r2, #1
34001742:	617a      	str	r2, [r7, #20]
34001744:	2200      	movs	r2, #0
34001746:	4698      	mov	r8, r3
34001748:	4691      	mov	r9, r2
3400174a:	2200      	movs	r2, #0
3400174c:	4618      	mov	r0, r3
3400174e:	4611      	mov	r1, r2
34001750:	3307      	adds	r3, #7
34001752:	08db      	lsrs	r3, r3, #3
34001754:	00db      	lsls	r3, r3, #3
34001756:	ebad 0d03 	sub.w	sp, sp, r3
3400175a:	ab02      	add	r3, sp, #8
3400175c:	3300      	adds	r3, #0
3400175e:	613b      	str	r3, [r7, #16]


    for (int i = 0; i < insize; i++) {
34001760:	2300      	movs	r3, #0
34001762:	62fb      	str	r3, [r7, #44]	@ 0x2c
34001764:	e00e      	b.n	34001784 <tiledMatVec+0x80>
    	inVec[i] = (int8_t)((i) % 256);  // Example input: cycles through -128 to 127
34001766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34001768:	425a      	negs	r2, r3
3400176a:	b2db      	uxtb	r3, r3
3400176c:	b2d2      	uxtb	r2, r2
3400176e:	ea53 b342 			@ <UNDEFINED> instruction: 0xea53b342
34001772:	b259      	sxtb	r1, r3
34001774:	69ba      	ldr	r2, [r7, #24]
34001776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34001778:	4413      	add	r3, r2
3400177a:	460a      	mov	r2, r1
3400177c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < insize; i++) {
3400177e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34001780:	3301      	adds	r3, #1
34001782:	62fb      	str	r3, [r7, #44]	@ 0x2c
34001784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34001786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
34001788:	429a      	cmp	r2, r3
3400178a:	d8ec      	bhi.n	34001766 <tiledMatVec+0x62>
    }
    int8_t* identityWeights = getIdentityWeights_int8(insize,outsize);
3400178c:	6a39      	ldr	r1, [r7, #32]
3400178e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
34001790:	f7ff fa16 	bl	34000bc0 <getIdentityWeights_int8>
34001794:	60f8      	str	r0, [r7, #12]

	npu_tiledmatvec_int8(inVec,insize,outVec,outsize,identityWeights);
34001796:	68fb      	ldr	r3, [r7, #12]
34001798:	9300      	str	r3, [sp, #0]
3400179a:	6a3b      	ldr	r3, [r7, #32]
3400179c:	693a      	ldr	r2, [r7, #16]
3400179e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
340017a0:	69b8      	ldr	r0, [r7, #24]
340017a2:	f7ff fa5b 	bl	34000c5c <npu_tiledmatvec_int8>
	for(size_t i = 0;i < outsize;i++){
340017a6:	2300      	movs	r3, #0
340017a8:	62bb      	str	r3, [r7, #40]	@ 0x28
340017aa:	e017      	b.n	340017dc <tiledMatVec+0xd8>
		float output = outVec[i];
340017ac:	693a      	ldr	r2, [r7, #16]
340017ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340017b0:	4413      	add	r3, r2
340017b2:	f993 3000 	ldrsb.w	r3, [r3]
340017b6:	ee07 3a90 	vmov	s15, r3
340017ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
340017be:	edc7 7a02 	vstr	s15, [r7, #8]
		printf("Output %2d: %4.0f\n\r",i,output);
340017c2:	edd7 7a02 	vldr	s15, [r7, #8]
340017c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
340017ca:	ec53 2b17 	vmov	r2, r3, d7
340017ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
340017d0:	4808      	ldr	r0, [pc, #32]	@ (340017f4 <tiledMatVec+0xf0>)
340017d2:	f01a fc4f 	bl	3401c074 <iprintf>
	for(size_t i = 0;i < outsize;i++){
340017d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340017d8:	3301      	adds	r3, #1
340017da:	62bb      	str	r3, [r7, #40]	@ 0x28
340017dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
340017de:	6a3b      	ldr	r3, [r7, #32]
340017e0:	429a      	cmp	r2, r3
340017e2:	d3e3      	bcc.n	340017ac <tiledMatVec+0xa8>
340017e4:	46a5      	mov	sp, r4
	}
}
340017e6:	bf00      	nop
340017e8:	4618      	mov	r0, r3
340017ea:	3734      	adds	r7, #52	@ 0x34
340017ec:	46bd      	mov	sp, r7
340017ee:	e8bd 8f90 	ldmia.w	sp!, {r4, r7, r8, r9, sl, fp, pc}
340017f2:	bf00      	nop
340017f4:	3401e200 	.word	0x3401e200

340017f8 <Hardware_init>:
	}
}


static void Hardware_init(void)
{
340017f8:	b580      	push	{r7, lr}
340017fa:	b086      	sub	sp, #24
340017fc:	af00      	add	r7, sp, #0
  /* Power on ICACHE */
  MEMSYSCTL->MSCR |= MEMSYSCTL_MSCR_ICACTIVE_Msk;
340017fe:	4b31      	ldr	r3, [pc, #196]	@ (340018c4 <Hardware_init+0xcc>)
34001800:	681b      	ldr	r3, [r3, #0]
34001802:	4a30      	ldr	r2, [pc, #192]	@ (340018c4 <Hardware_init+0xcc>)
34001804:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
34001808:	6013      	str	r3, [r2, #0]

  /* Set back system and CPU clock source to HSI */
  __HAL_RCC_CPUCLK_CONFIG(RCC_CPUCLKSOURCE_HSI);
3400180a:	2000      	movs	r0, #0
3400180c:	f7ff ff2e 	bl	3400166c <LL_RCC_SetCpuClkSource>
  __HAL_RCC_SYSCLK_CONFIG(RCC_SYSCLKSOURCE_HSI);
34001810:	2000      	movs	r0, #0
34001812:	f7ff ff3f 	bl	34001694 <LL_RCC_SetSysClkSource>
  __HAL_RCC_USART1_CLK_ENABLE();
34001816:	2010      	movs	r0, #16
34001818:	f7ff fefc 	bl	34001614 <LL_APB2_GRP1_EnableClock>

  HAL_Init();
3400181c:	f002 fa48 	bl	34003cb0 <HAL_Init>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
34001820:	4b29      	ldr	r3, [pc, #164]	@ (340018c8 <Hardware_init+0xd0>)
34001822:	695b      	ldr	r3, [r3, #20]
34001824:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34001828:	2b00      	cmp	r3, #0
3400182a:	d11b      	bne.n	34001864 <Hardware_init+0x6c>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
3400182c:	f3bf 8f4f 	dsb	sy
}
34001830:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34001832:	f3bf 8f6f 	isb	sy
}
34001836:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
34001838:	4b23      	ldr	r3, [pc, #140]	@ (340018c8 <Hardware_init+0xd0>)
3400183a:	2200      	movs	r2, #0
3400183c:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
34001840:	f3bf 8f4f 	dsb	sy
}
34001844:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34001846:	f3bf 8f6f 	isb	sy
}
3400184a:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
3400184c:	4b1e      	ldr	r3, [pc, #120]	@ (340018c8 <Hardware_init+0xd0>)
3400184e:	695b      	ldr	r3, [r3, #20]
34001850:	4a1d      	ldr	r2, [pc, #116]	@ (340018c8 <Hardware_init+0xd0>)
34001852:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
34001856:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
34001858:	f3bf 8f4f 	dsb	sy
}
3400185c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3400185e:	f3bf 8f6f 	isb	sy
}
34001862:	e000      	b.n	34001866 <Hardware_init+0x6e>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
34001864:	bf00      	nop
#if defined(USE_DCACHE)
  MEMSYSCTL->MSCR |= MEMSYSCTL_MSCR_DCACTIVE_Msk;
  SCB_EnableDCache();
#endif

  SystemClock_Config();
34001866:	f000 f945 	bl	34001af4 <SystemClock_Config>

  NPURam_enable();
3400186a:	f000 f845 	bl	340018f8 <NPURam_enable>
  Fuse_Programming();
3400186e:	f7ff fdb9 	bl	340013e4 <Fuse_Programming>
  NPUCache_config();
34001872:	f000 f8bc 	bl	340019ee <NPUCache_config>

  BSP_XSPI_NOR_Init_t NOR_Init;
  NOR_Init.InterfaceMode = BSP_XSPI_NOR_OPI_MODE;
34001876:	2301      	movs	r3, #1
34001878:	753b      	strb	r3, [r7, #20]
  NOR_Init.TransferRate = BSP_XSPI_NOR_DTR_TRANSFER;
3400187a:	2301      	movs	r3, #1
3400187c:	757b      	strb	r3, [r7, #21]
  BSP_XSPI_NOR_Init(0, &NOR_Init);
3400187e:	f107 0314 	add.w	r3, r7, #20
34001882:	4619      	mov	r1, r3
34001884:	2000      	movs	r0, #0
34001886:	f001 f9b7 	bl	34002bf8 <BSP_XSPI_NOR_Init>
  BSP_XSPI_NOR_EnableMemoryMappedMode(0);
3400188a:	2000      	movs	r0, #0
3400188c:	f001 fa9a 	bl	34002dc4 <BSP_XSPI_NOR_EnableMemoryMappedMode>

  Security_Config();
34001890:	f000 f8b6 	bl	34001a00 <Security_Config>
  IAC_Config();
34001894:	f000 f91a 	bl	34001acc <IAC_Config>
  set_clk_sleep_mode();
34001898:	f000 f876 	bl	34001988 <set_clk_sleep_mode>

  /*** Now initialize UART ***/
  COM_InitTypeDef com_config = {
3400189c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
340018a0:	607b      	str	r3, [r7, #4]
340018a2:	2300      	movs	r3, #0
340018a4:	60bb      	str	r3, [r7, #8]
340018a6:	2300      	movs	r3, #0
340018a8:	81bb      	strh	r3, [r7, #12]
340018aa:	2300      	movs	r3, #0
340018ac:	81fb      	strh	r3, [r7, #14]
340018ae:	2300      	movs	r3, #0
340018b0:	823b      	strh	r3, [r7, #16]
    .WordLength = UART_WORDLENGTH_8B,
    .StopBits = UART_STOPBITS_1,
    .Parity = UART_PARITY_NONE,
    .HwFlowCtl = UART_HWCONTROL_NONE
  };
  BSP_COM_Init(COM1, &com_config);
340018b2:	1d3b      	adds	r3, r7, #4
340018b4:	4619      	mov	r1, r3
340018b6:	2000      	movs	r0, #0
340018b8:	f001 f860 	bl	3400297c <BSP_COM_Init>
}
340018bc:	bf00      	nop
340018be:	3718      	adds	r7, #24
340018c0:	46bd      	mov	sp, r7
340018c2:	bd80      	pop	{r7, pc}
340018c4:	e001e000 	.word	0xe001e000
340018c8:	e000ed00 	.word	0xe000ed00

340018cc <_write>:

int _write(int file, char *ptr, int len)
{
340018cc:	b580      	push	{r7, lr}
340018ce:	b084      	sub	sp, #16
340018d0:	af00      	add	r7, sp, #0
340018d2:	60f8      	str	r0, [r7, #12]
340018d4:	60b9      	str	r1, [r7, #8]
340018d6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hcom_uart[COM1], (uint8_t *)ptr, len, HAL_MAX_DELAY);
340018d8:	687b      	ldr	r3, [r7, #4]
340018da:	b29a      	uxth	r2, r3
340018dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340018e0:	68b9      	ldr	r1, [r7, #8]
340018e2:	4804      	ldr	r0, [pc, #16]	@ (340018f4 <_write+0x28>)
340018e4:	f014 f97c 	bl	34015be0 <HAL_UART_Transmit>
    return len;
340018e8:	687b      	ldr	r3, [r7, #4]
}
340018ea:	4618      	mov	r0, r3
340018ec:	3710      	adds	r7, #16
340018ee:	46bd      	mov	sp, r7
340018f0:	bd80      	pop	{r7, pc}
340018f2:	bf00      	nop
340018f4:	34020990 	.word	0x34020990

340018f8 <NPURam_enable>:

static void NPURam_enable(void)
{
340018f8:	b580      	push	{r7, lr}
340018fa:	b084      	sub	sp, #16
340018fc:	af00      	add	r7, sp, #0
  __HAL_RCC_NPU_CLK_ENABLE();
340018fe:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
34001902:	f7ff fe37 	bl	34001574 <LL_AHB5_GRP1_EnableClock>
  __HAL_RCC_NPU_FORCE_RESET();
34001906:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
3400190a:	f7ff fe49 	bl	340015a0 <LL_AHB5_GRP1_ForceReset>
  __HAL_RCC_NPU_RELEASE_RESET();
3400190e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
34001912:	f7ff fe55 	bl	340015c0 <LL_AHB5_GRP1_ReleaseReset>

  /* Enable NPU RAMs (4x448KB) */
  __HAL_RCC_AXISRAM3_MEM_CLK_ENABLE();
34001916:	2001      	movs	r0, #1
34001918:	f7ff fdb0 	bl	3400147c <LL_MEM_EnableClock>
  __HAL_RCC_AXISRAM4_MEM_CLK_ENABLE();
3400191c:	2002      	movs	r0, #2
3400191e:	f7ff fdad 	bl	3400147c <LL_MEM_EnableClock>
  __HAL_RCC_AXISRAM5_MEM_CLK_ENABLE();
34001922:	2004      	movs	r0, #4
34001924:	f7ff fdaa 	bl	3400147c <LL_MEM_EnableClock>
  __HAL_RCC_AXISRAM6_MEM_CLK_ENABLE();
34001928:	2008      	movs	r0, #8
3400192a:	f7ff fda7 	bl	3400147c <LL_MEM_EnableClock>
  __HAL_RCC_RAMCFG_CLK_ENABLE();
3400192e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34001932:	f7ff fdcf 	bl	340014d4 <LL_AHB2_GRP1_EnableClock>
  RAMCFG_HandleTypeDef hramcfg = {0};
34001936:	1d3b      	adds	r3, r7, #4
34001938:	2200      	movs	r2, #0
3400193a:	601a      	str	r2, [r3, #0]
3400193c:	605a      	str	r2, [r3, #4]
3400193e:	609a      	str	r2, [r3, #8]
  hramcfg.Instance =  RAMCFG_SRAM3_AXI;
34001940:	4b0d      	ldr	r3, [pc, #52]	@ (34001978 <NPURam_enable+0x80>)
34001942:	607b      	str	r3, [r7, #4]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001944:	1d3b      	adds	r3, r7, #4
34001946:	4618      	mov	r0, r3
34001948:	f004 fcb0 	bl	340062ac <HAL_RAMCFG_EnableAXISRAM>
  hramcfg.Instance =  RAMCFG_SRAM4_AXI;
3400194c:	4b0b      	ldr	r3, [pc, #44]	@ (3400197c <NPURam_enable+0x84>)
3400194e:	607b      	str	r3, [r7, #4]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001950:	1d3b      	adds	r3, r7, #4
34001952:	4618      	mov	r0, r3
34001954:	f004 fcaa 	bl	340062ac <HAL_RAMCFG_EnableAXISRAM>
  hramcfg.Instance =  RAMCFG_SRAM5_AXI;
34001958:	4b09      	ldr	r3, [pc, #36]	@ (34001980 <NPURam_enable+0x88>)
3400195a:	607b      	str	r3, [r7, #4]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
3400195c:	1d3b      	adds	r3, r7, #4
3400195e:	4618      	mov	r0, r3
34001960:	f004 fca4 	bl	340062ac <HAL_RAMCFG_EnableAXISRAM>
  hramcfg.Instance =  RAMCFG_SRAM6_AXI;
34001964:	4b07      	ldr	r3, [pc, #28]	@ (34001984 <NPURam_enable+0x8c>)
34001966:	607b      	str	r3, [r7, #4]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001968:	1d3b      	adds	r3, r7, #4
3400196a:	4618      	mov	r0, r3
3400196c:	f004 fc9e 	bl	340062ac <HAL_RAMCFG_EnableAXISRAM>
}
34001970:	bf00      	nop
34001972:	3710      	adds	r7, #16
34001974:	46bd      	mov	sp, r7
34001976:	bd80      	pop	{r7, pc}
34001978:	52023100 	.word	0x52023100
3400197c:	52023180 	.word	0x52023180
34001980:	52023200 	.word	0x52023200
34001984:	52023280 	.word	0x52023280

34001988 <set_clk_sleep_mode>:

static void set_clk_sleep_mode(void)
{
34001988:	b580      	push	{r7, lr}
3400198a:	af00      	add	r7, sp, #0
  /*** Enable sleep mode support during NPU inference *************************/
  /* Configure peripheral clocks to remain active during sleep mode */
  /* Keep all IP's enabled during WFE so they can wake up CPU. Fine tune
   * this if you want to save maximum power
   */
  __HAL_RCC_XSPI1_CLK_SLEEP_ENABLE();    /* For display frame buffer */
3400198c:	2020      	movs	r0, #32
3400198e:	f7ff fe2b 	bl	340015e8 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_XSPI2_CLK_SLEEP_ENABLE();    /* For NN weights */
34001992:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34001996:	f7ff fe27 	bl	340015e8 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_NPU_CLK_SLEEP_ENABLE();      /* For NN inference */
3400199a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
3400199e:	f7ff fe23 	bl	340015e8 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_CACHEAXI_CLK_SLEEP_ENABLE(); /* For NN inference */
340019a2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
340019a6:	f7ff fe1f 	bl	340015e8 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE();    /* For display */
340019aa:	2002      	movs	r0, #2
340019ac:	f7ff fe1c 	bl	340015e8 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_DCMIPP_CLK_SLEEP_ENABLE();   /* For camera configuration retention */
340019b0:	2004      	movs	r0, #4
340019b2:	f7ff fe45 	bl	34001640 <LL_APB5_GRP1_EnableClockLowPower>
  __HAL_RCC_CSI_CLK_SLEEP_ENABLE();      /* For camera configuration retention */
340019b6:	2040      	movs	r0, #64	@ 0x40
340019b8:	f7ff fe42 	bl	34001640 <LL_APB5_GRP1_EnableClockLowPower>

  __HAL_RCC_FLEXRAM_MEM_CLK_SLEEP_ENABLE();
340019bc:	f44f 7000 	mov.w	r0, #512	@ 0x200
340019c0:	f7ff fd72 	bl	340014a8 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM1_MEM_CLK_SLEEP_ENABLE();
340019c4:	2080      	movs	r0, #128	@ 0x80
340019c6:	f7ff fd6f 	bl	340014a8 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM2_MEM_CLK_SLEEP_ENABLE();
340019ca:	f44f 7080 	mov.w	r0, #256	@ 0x100
340019ce:	f7ff fd6b 	bl	340014a8 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM3_MEM_CLK_SLEEP_ENABLE();
340019d2:	2001      	movs	r0, #1
340019d4:	f7ff fd68 	bl	340014a8 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM4_MEM_CLK_SLEEP_ENABLE();
340019d8:	2002      	movs	r0, #2
340019da:	f7ff fd65 	bl	340014a8 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM5_MEM_CLK_SLEEP_ENABLE();
340019de:	2004      	movs	r0, #4
340019e0:	f7ff fd62 	bl	340014a8 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM6_MEM_CLK_SLEEP_ENABLE();
340019e4:	2008      	movs	r0, #8
340019e6:	f7ff fd5f 	bl	340014a8 <LL_MEM_EnableClockLowPower>
}
340019ea:	bf00      	nop
340019ec:	bd80      	pop	{r7, pc}

340019ee <NPUCache_config>:

static void NPUCache_config(void)
{
340019ee:	b580      	push	{r7, lr}
340019f0:	af00      	add	r7, sp, #0
  npu_cache_init();
340019f2:	f000 f9eb 	bl	34001dcc <npu_cache_init>
  npu_cache_enable();
340019f6:	f000 f9f7 	bl	34001de8 <npu_cache_enable>
}
340019fa:	bf00      	nop
340019fc:	bd80      	pop	{r7, pc}
	...

34001a00 <Security_Config>:

static void Security_Config(void)
{
34001a00:	b580      	push	{r7, lr}
34001a02:	b082      	sub	sp, #8
34001a04:	af00      	add	r7, sp, #0
  __HAL_RCC_RIFSC_CLK_ENABLE();
34001a06:	f44f 7000 	mov.w	r0, #512	@ 0x200
34001a0a:	f7ff fd79 	bl	34001500 <LL_AHB3_GRP1_EnableClock>
  RIMC_MasterConfig_t RIMC_master = {0};
34001a0e:	463b      	mov	r3, r7
34001a10:	2200      	movs	r2, #0
34001a12:	601a      	str	r2, [r3, #0]
34001a14:	605a      	str	r2, [r3, #4]
  RIMC_master.MasterCID = RIF_CID_1;
34001a16:	2302      	movs	r3, #2
34001a18:	603b      	str	r3, [r7, #0]
  RIMC_master.SecPriv = RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV;
34001a1a:	2303      	movs	r3, #3
34001a1c:	607b      	str	r3, [r7, #4]
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_NPU, &RIMC_master);
34001a1e:	463b      	mov	r3, r7
34001a20:	4619      	mov	r1, r3
34001a22:	2001      	movs	r0, #1
34001a24:	f012 fe46 	bl	340146b4 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_DMA2D, &RIMC_master);
34001a28:	463b      	mov	r3, r7
34001a2a:	4619      	mov	r1, r3
34001a2c:	2008      	movs	r0, #8
34001a2e:	f012 fe41 	bl	340146b4 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_DCMIPP, &RIMC_master);
34001a32:	463b      	mov	r3, r7
34001a34:	4619      	mov	r1, r3
34001a36:	2009      	movs	r0, #9
34001a38:	f012 fe3c 	bl	340146b4 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_LTDC1 , &RIMC_master);
34001a3c:	463b      	mov	r3, r7
34001a3e:	4619      	mov	r1, r3
34001a40:	200a      	movs	r0, #10
34001a42:	f012 fe37 	bl	340146b4 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_LTDC2 , &RIMC_master);
34001a46:	463b      	mov	r3, r7
34001a48:	4619      	mov	r1, r3
34001a4a:	200b      	movs	r0, #11
34001a4c:	f012 fe32 	bl	340146b4 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_OTG1 , &RIMC_master);
34001a50:	463b      	mov	r3, r7
34001a52:	4619      	mov	r1, r3
34001a54:	2004      	movs	r0, #4
34001a56:	f012 fe2d 	bl	340146b4 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_NPU , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001a5a:	2103      	movs	r1, #3
34001a5c:	4813      	ldr	r0, [pc, #76]	@ (34001aac <Security_Config+0xac>)
34001a5e:	f012 fed3 	bl	34014808 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_DMA2D , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001a62:	2103      	movs	r1, #3
34001a64:	4812      	ldr	r0, [pc, #72]	@ (34001ab0 <Security_Config+0xb0>)
34001a66:	f012 fecf 	bl	34014808 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_CSI    , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001a6a:	2103      	movs	r1, #3
34001a6c:	4811      	ldr	r0, [pc, #68]	@ (34001ab4 <Security_Config+0xb4>)
34001a6e:	f012 fecb 	bl	34014808 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_DCMIPP , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001a72:	2103      	movs	r1, #3
34001a74:	4810      	ldr	r0, [pc, #64]	@ (34001ab8 <Security_Config+0xb8>)
34001a76:	f012 fec7 	bl	34014808 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDC   , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001a7a:	2103      	movs	r1, #3
34001a7c:	480f      	ldr	r0, [pc, #60]	@ (34001abc <Security_Config+0xbc>)
34001a7e:	f012 fec3 	bl	34014808 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDCL1 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001a82:	2103      	movs	r1, #3
34001a84:	480e      	ldr	r0, [pc, #56]	@ (34001ac0 <Security_Config+0xc0>)
34001a86:	f012 febf 	bl	34014808 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDCL2 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001a8a:	2103      	movs	r1, #3
34001a8c:	480d      	ldr	r0, [pc, #52]	@ (34001ac4 <Security_Config+0xc4>)
34001a8e:	f012 febb 	bl	34014808 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_OTG1HS , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001a92:	2103      	movs	r1, #3
34001a94:	480c      	ldr	r0, [pc, #48]	@ (34001ac8 <Security_Config+0xc8>)
34001a96:	f012 feb7 	bl	34014808 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_SPI5 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001a9a:	2103      	movs	r1, #3
34001a9c:	2004      	movs	r0, #4
34001a9e:	f012 feb3 	bl	34014808 <HAL_RIF_RISC_SetSlaveSecureAttributes>
}
34001aa2:	bf00      	nop
34001aa4:	3708      	adds	r7, #8
34001aa6:	46bd      	mov	sp, r7
34001aa8:	bd80      	pop	{r7, pc}
34001aaa:	bf00      	nop
34001aac:	3000000a 	.word	0x3000000a
34001ab0:	30000005 	.word	0x30000005
34001ab4:	2000001c 	.word	0x2000001c
34001ab8:	2000001d 	.word	0x2000001d
34001abc:	30000006 	.word	0x30000006
34001ac0:	30000007 	.word	0x30000007
34001ac4:	30000008 	.word	0x30000008
34001ac8:	10000018 	.word	0x10000018

34001acc <IAC_Config>:

static void IAC_Config(void)
{
34001acc:	b580      	push	{r7, lr}
34001ace:	af00      	add	r7, sp, #0
/* Configure IAC to trap illegal access events */
  __HAL_RCC_IAC_CLK_ENABLE();
34001ad0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
34001ad4:	f7ff fd14 	bl	34001500 <LL_AHB3_GRP1_EnableClock>
  __HAL_RCC_IAC_FORCE_RESET();
34001ad8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
34001adc:	f7ff fd26 	bl	3400152c <LL_AHB3_GRP1_ForceReset>
  __HAL_RCC_IAC_RELEASE_RESET();
34001ae0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
34001ae4:	f7ff fd32 	bl	3400154c <LL_AHB3_GRP1_ReleaseReset>
}
34001ae8:	bf00      	nop
34001aea:	bd80      	pop	{r7, pc}

34001aec <IAC_IRQHandler>:

void IAC_IRQHandler(void)
{
34001aec:	b480      	push	{r7}
34001aee:	af00      	add	r7, sp, #0
  while (1)
34001af0:	bf00      	nop
34001af2:	e7fd      	b.n	34001af0 <IAC_IRQHandler+0x4>

34001af4 <SystemClock_Config>:

  return ret;
}

static void SystemClock_Config(void)
{
34001af4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
34001af8:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
34001afc:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
34001afe:	f507 730a 	add.w	r3, r7, #552	@ 0x228
34001b02:	2240      	movs	r2, #64	@ 0x40
34001b04:	2100      	movs	r1, #0
34001b06:	4618      	mov	r0, r3
34001b08:	f01a fbfc 	bl	3401c304 <memset>
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
34001b0c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
34001b10:	2298      	movs	r2, #152	@ 0x98
34001b12:	2100      	movs	r1, #0
34001b14:	4618      	mov	r0, r3
34001b16:	f01a fbf5 	bl	3401c304 <memset>
  RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct = {0};
34001b1a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001b1e:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001b22:	4618      	mov	r0, r3
34001b24:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34001b28:	461a      	mov	r2, r3
34001b2a:	2100      	movs	r1, #0
34001b2c:	f01a fbea 	bl	3401c304 <memset>

  /* Ensure VDDCORE=0.9V before increasing the system frequency */
  BSP_SMPS_Init(SMPS_VOLTAGE_OVERDRIVE);
34001b30:	2001      	movs	r0, #1
34001b32:	f000 fef7 	bl	34002924 <BSP_SMPS_Init>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
34001b36:	2300      	movs	r3, #0
34001b38:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190

  /* PLL1 = 64 x 25 / 2 = 800MHz */
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
34001b3c:	2302      	movs	r3, #2
34001b3e:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
34001b42:	2300      	movs	r3, #0
34001b44:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
  RCC_OscInitStruct.PLL1.PLLM = 2;
34001b48:	2302      	movs	r3, #2
34001b4a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
  RCC_OscInitStruct.PLL1.PLLN = 25;
34001b4e:	2319      	movs	r3, #25
34001b50:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
34001b54:	2300      	movs	r3, #0
34001b56:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
  RCC_OscInitStruct.PLL1.PLLP1 = 1;
34001b5a:	2301      	movs	r3, #1
34001b5c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  RCC_OscInitStruct.PLL1.PLLP2 = 1;
34001b60:	2301      	movs	r3, #1
34001b62:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0

  /* PLL2 = 64 x 125 / 8 = 1000MHz */
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
34001b66:	2302      	movs	r3, #2
34001b68:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
34001b6c:	2300      	movs	r3, #0
34001b6e:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
  RCC_OscInitStruct.PLL2.PLLM = 8;
34001b72:	2308      	movs	r3, #8
34001b74:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
34001b78:	2300      	movs	r3, #0
34001b7a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
  RCC_OscInitStruct.PLL2.PLLN = 125;
34001b7e:	237d      	movs	r3, #125	@ 0x7d
34001b80:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
  RCC_OscInitStruct.PLL2.PLLP1 = 1;
34001b84:	2301      	movs	r3, #1
34001b86:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
  RCC_OscInitStruct.PLL2.PLLP2 = 1;
34001b8a:	2301      	movs	r3, #1
34001b8c:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec

  /* PLL3 = (64 x 225 / 8) / (1 * 2) = 900MHz */
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
34001b90:	2302      	movs	r3, #2
34001b92:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLLSOURCE_HSI;
34001b96:	2300      	movs	r3, #0
34001b98:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  RCC_OscInitStruct.PLL3.PLLM = 8;
34001b9c:	2308      	movs	r3, #8
34001b9e:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
  RCC_OscInitStruct.PLL3.PLLN = 225;
34001ba2:	23e1      	movs	r3, #225	@ 0xe1
34001ba4:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
  RCC_OscInitStruct.PLL3.PLLFractional = 0;
34001ba8:	2300      	movs	r3, #0
34001baa:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  RCC_OscInitStruct.PLL3.PLLP1 = 1;
34001bae:	2301      	movs	r3, #1
34001bb0:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
  RCC_OscInitStruct.PLL3.PLLP2 = 2;
34001bb4:	2302      	movs	r3, #2
34001bb6:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208

  /* PLL4 = (64 x 225 / 8) / (6 * 6) = 50 MHz */
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_ON;
34001bba:	2302      	movs	r3, #2
34001bbc:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
  RCC_OscInitStruct.PLL4.PLLSource = RCC_PLLSOURCE_HSI;
34001bc0:	2300      	movs	r3, #0
34001bc2:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
  RCC_OscInitStruct.PLL4.PLLM = 8;
34001bc6:	2308      	movs	r3, #8
34001bc8:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
  RCC_OscInitStruct.PLL4.PLLFractional = 0;
34001bcc:	2300      	movs	r3, #0
34001bce:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
  RCC_OscInitStruct.PLL4.PLLN = 225;
34001bd2:	23e1      	movs	r3, #225	@ 0xe1
34001bd4:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
  RCC_OscInitStruct.PLL4.PLLP1 = 6;
34001bd8:	2306      	movs	r3, #6
34001bda:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
  RCC_OscInitStruct.PLL4.PLLP2 = 6;
34001bde:	2306      	movs	r3, #6
34001be0:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34001be4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
34001be8:	4618      	mov	r0, r3
34001bea:	f004 fe37 	bl	3400685c <HAL_RCC_OscConfig>
34001bee:	4603      	mov	r3, r0
34001bf0:	2b00      	cmp	r3, #0
34001bf2:	d001      	beq.n	34001bf8 <SystemClock_Config+0x104>
  {
    while(1);
34001bf4:	bf00      	nop
34001bf6:	e7fd      	b.n	34001bf4 <SystemClock_Config+0x100>
  }

  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK |
34001bf8:	237f      	movs	r3, #127	@ 0x7f
34001bfa:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
                                 RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
                                 RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK4 |
                                 RCC_CLOCKTYPE_PCLK5);

  /* CPU CLock (sysa_ck) = ic1_ck = PLL1 output/ic1_divider = 800 MHz */
  RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_IC1;
34001bfe:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
34001c02:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
34001c06:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
34001c0a:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
  RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34001c0e:	2300      	movs	r3, #0
34001c10:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
  RCC_ClkInitStruct.IC1Selection.ClockDivider = 1;
34001c14:	2301      	movs	r3, #1
34001c16:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c

  /* AXI Clock (sysb_ck) = ic2_ck = PLL1 output/ic2_divider = 400 MHz */
  RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34001c1a:	2300      	movs	r3, #0
34001c1c:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
  RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;
34001c20:	2302      	movs	r3, #2
34001c22:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254

  /* NPU Clock (sysc_ck) = ic6_ck = PLL2 output/ic6_divider = 1000 MHz */
  RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL2;
34001c26:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
34001c2a:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
  RCC_ClkInitStruct.IC6Selection.ClockDivider = 1;
34001c2e:	2301      	movs	r3, #1
34001c30:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c

  /* AXISRAM3/4/5/6 Clock (sysd_ck) = ic11_ck = PLL3 output/ic11_divider = 900 MHz */
  RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL3;
34001c34:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
34001c38:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
  RCC_ClkInitStruct.IC11Selection.ClockDivider = 1;
34001c3c:	2301      	movs	r3, #1
34001c3e:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264

  /* HCLK = sysb_ck / HCLK divider = 200 MHz */
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
34001c42:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
34001c46:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234

  /* PCLKx = HCLK / PCLKx divider = 200 MHz */
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
34001c4a:	2300      	movs	r3, #0
34001c4c:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
34001c50:	2300      	movs	r3, #0
34001c52:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
34001c56:	2300      	movs	r3, #0
34001c58:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
34001c5c:	2300      	movs	r3, #0
34001c5e:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
34001c62:	f507 730a 	add.w	r3, r7, #552	@ 0x228
34001c66:	4618      	mov	r0, r3
34001c68:	f005 fb18 	bl	3400729c <HAL_RCC_ClockConfig>
34001c6c:	4603      	mov	r3, r0
34001c6e:	2b00      	cmp	r3, #0
34001c70:	d001      	beq.n	34001c76 <SystemClock_Config+0x182>
  {
    while(1);
34001c72:	bf00      	nop
34001c74:	e7fd      	b.n	34001c72 <SystemClock_Config+0x17e>
  }

  RCC_PeriphCLKInitStruct.PeriphClockSelection = 0;
34001c76:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001c7a:	f5a3 711a 	sub.w	r1, r3, #616	@ 0x268
34001c7e:	f04f 0200 	mov.w	r2, #0
34001c82:	f04f 0300 	mov.w	r3, #0
34001c86:	e9c1 2300 	strd	r2, r3, [r1]

  /* XSPI1 kernel clock (ck_ker_xspi1) = HCLK = 200MHz */
  RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI1;
34001c8a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001c8e:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001c92:	e9d3 2300 	ldrd	r2, r3, [r3]
34001c96:	4690      	mov	r8, r2
34001c98:	f443 0980 	orr.w	r9, r3, #4194304	@ 0x400000
34001c9c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001ca0:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001ca4:	e9c3 8900 	strd	r8, r9, [r3]
  RCC_PeriphCLKInitStruct.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_HCLK;
34001ca8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001cac:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001cb0:	4a13      	ldr	r2, [pc, #76]	@ (34001d00 <SystemClock_Config+0x20c>)
34001cb2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

  /* XSPI2 kernel clock (ck_ker_xspi1) = HCLK =  200MHz */
  RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI2;
34001cb6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001cba:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
34001cc2:	4614      	mov	r4, r2
34001cc4:	f443 0500 	orr.w	r5, r3, #8388608	@ 0x800000
34001cc8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001ccc:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001cd0:	e9c3 4500 	strd	r4, r5, [r3]
  RCC_PeriphCLKInitStruct.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_HCLK;
34001cd4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
34001cd8:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
34001cdc:	4a09      	ldr	r2, [pc, #36]	@ (34001d04 <SystemClock_Config+0x210>)
34001cde:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct) != HAL_OK)
34001ce2:	463b      	mov	r3, r7
34001ce4:	4618      	mov	r0, r3
34001ce6:	f007 fecf 	bl	34009a88 <HAL_RCCEx_PeriphCLKConfig>
34001cea:	4603      	mov	r3, r0
34001cec:	2b00      	cmp	r3, #0
34001cee:	d001      	beq.n	34001cf4 <SystemClock_Config+0x200>
  {
    while (1);
34001cf0:	bf00      	nop
34001cf2:	e7fd      	b.n	34001cf0 <SystemClock_Config+0x1fc>
  }
}
34001cf4:	bf00      	nop
34001cf6:	f507 771a 	add.w	r7, r7, #616	@ 0x268
34001cfa:	46bd      	mov	sp, r7
34001cfc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
34001d00:	03000014 	.word	0x03000014
34001d04:	03000414 	.word	0x03000414

34001d08 <HAL_CACHEAXI_MspInit>:

void HAL_CACHEAXI_MspInit(CACHEAXI_HandleTypeDef *hcacheaxi)
{
34001d08:	b580      	push	{r7, lr}
34001d0a:	b082      	sub	sp, #8
34001d0c:	af00      	add	r7, sp, #0
34001d0e:	6078      	str	r0, [r7, #4]
  __HAL_RCC_CACHEAXIRAM_MEM_CLK_ENABLE();
34001d10:	f44f 6080 	mov.w	r0, #1024	@ 0x400
34001d14:	f7ff fbb2 	bl	3400147c <LL_MEM_EnableClock>
  __HAL_RCC_CACHEAXI_CLK_ENABLE();
34001d18:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
34001d1c:	f7ff fc2a 	bl	34001574 <LL_AHB5_GRP1_EnableClock>
  __HAL_RCC_CACHEAXI_FORCE_RESET();
34001d20:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
34001d24:	f7ff fc3c 	bl	340015a0 <LL_AHB5_GRP1_ForceReset>
  __HAL_RCC_CACHEAXI_RELEASE_RESET();
34001d28:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
34001d2c:	f7ff fc48 	bl	340015c0 <LL_AHB5_GRP1_ReleaseReset>
}
34001d30:	bf00      	nop
34001d32:	3708      	adds	r7, #8
34001d34:	46bd      	mov	sp, r7
34001d36:	bd80      	pop	{r7, pc}

34001d38 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t* file, uint32_t line)
{
34001d38:	b480      	push	{r7}
34001d3a:	b083      	sub	sp, #12
34001d3c:	af00      	add	r7, sp, #0
34001d3e:	6078      	str	r0, [r7, #4]
34001d40:	6039      	str	r1, [r7, #0]
  UNUSED(file);
  UNUSED(line);
  __BKPT(0);
34001d42:	be00      	bkpt	0x0000
  while (1)
34001d44:	bf00      	nop
34001d46:	e7fd      	b.n	34001d44 <assert_failed+0xc>

34001d48 <mcu_cache_invalidate_range>:
  }  
  return 0;
}

int mcu_cache_invalidate_range(uint32_t start_addr, uint32_t end_addr) 
{
34001d48:	b480      	push	{r7}
34001d4a:	b087      	sub	sp, #28
34001d4c:	af00      	add	r7, sp, #0
34001d4e:	6078      	str	r0, [r7, #4]
34001d50:	6039      	str	r1, [r7, #0]

#include "stm32n6xx_hal.h"

__STATIC_FORCEINLINE int mcu_cache_enabled(void) {
#if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
   if (SCB->CCR & SCB_CCR_DC_Msk) return 1;  /* return `1` if DCache is enabled */
34001d52:	4b1d      	ldr	r3, [pc, #116]	@ (34001dc8 <mcu_cache_invalidate_range+0x80>)
34001d54:	695b      	ldr	r3, [r3, #20]
34001d56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34001d5a:	2b00      	cmp	r3, #0
34001d5c:	d001      	beq.n	34001d62 <mcu_cache_invalidate_range+0x1a>
34001d5e:	2301      	movs	r3, #1
34001d60:	e000      	b.n	34001d64 <mcu_cache_invalidate_range+0x1c>
#endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)

  return 0;
34001d62:	2300      	movs	r3, #0
  if(mcu_cache_enabled()) {
34001d64:	2b00      	cmp	r3, #0
34001d66:	d027      	beq.n	34001db8 <mcu_cache_invalidate_range+0x70>
    SCB_InvalidateDCache_by_Addr((volatile void *)start_addr, (int32_t)(end_addr - start_addr));
34001d68:	687b      	ldr	r3, [r7, #4]
34001d6a:	6839      	ldr	r1, [r7, #0]
34001d6c:	687a      	ldr	r2, [r7, #4]
34001d6e:	1a8a      	subs	r2, r1, r2
34001d70:	617b      	str	r3, [r7, #20]
34001d72:	613a      	str	r2, [r7, #16]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) {
34001d74:	693b      	ldr	r3, [r7, #16]
34001d76:	2b00      	cmp	r3, #0
34001d78:	dd1d      	ble.n	34001db6 <mcu_cache_invalidate_range+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
34001d7a:	697b      	ldr	r3, [r7, #20]
34001d7c:	f003 021f 	and.w	r2, r3, #31
34001d80:	693b      	ldr	r3, [r7, #16]
34001d82:	4413      	add	r3, r2
34001d84:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
34001d86:	697b      	ldr	r3, [r7, #20]
34001d88:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
34001d8a:	f3bf 8f4f 	dsb	sy
}
34001d8e:	bf00      	nop

      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
34001d90:	4a0d      	ldr	r2, [pc, #52]	@ (34001dc8 <mcu_cache_invalidate_range+0x80>)
34001d92:	68bb      	ldr	r3, [r7, #8]
34001d94:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
34001d98:	68bb      	ldr	r3, [r7, #8]
34001d9a:	3320      	adds	r3, #32
34001d9c:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
34001d9e:	68fb      	ldr	r3, [r7, #12]
34001da0:	3b20      	subs	r3, #32
34001da2:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
34001da4:	68fb      	ldr	r3, [r7, #12]
34001da6:	2b00      	cmp	r3, #0
34001da8:	dcf2      	bgt.n	34001d90 <mcu_cache_invalidate_range+0x48>
  __ASM volatile ("dsb 0xF":::"memory");
34001daa:	f3bf 8f4f 	dsb	sy
}
34001dae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34001db0:	f3bf 8f6f 	isb	sy
}
34001db4:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
34001db6:	bf00      	nop
  }
  return 0;
34001db8:	2300      	movs	r3, #0
}
34001dba:	4618      	mov	r0, r3
34001dbc:	371c      	adds	r7, #28
34001dbe:	46bd      	mov	sp, r7
34001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
34001dc4:	4770      	bx	lr
34001dc6:	bf00      	nop
34001dc8:	e000ed00 	.word	0xe000ed00

34001dcc <npu_cache_init>:
#include "stm32n6xx_hal_cacheaxi.h"

static CACHEAXI_HandleTypeDef hcacheaxi_s;

void npu_cache_init(void)
{
34001dcc:	b580      	push	{r7, lr}
34001dce:	af00      	add	r7, sp, #0
  hcacheaxi_s.Instance = CACHEAXI;
34001dd0:	4b03      	ldr	r3, [pc, #12]	@ (34001de0 <npu_cache_init+0x14>)
34001dd2:	4a04      	ldr	r2, [pc, #16]	@ (34001de4 <npu_cache_init+0x18>)
34001dd4:	601a      	str	r2, [r3, #0]
  HAL_CACHEAXI_Init(&hcacheaxi_s);      // Side effect: cacheaxi should be enabled (but one should call npu_enable_cache to be sure)
34001dd6:	4802      	ldr	r0, [pc, #8]	@ (34001de0 <npu_cache_init+0x14>)
34001dd8:	f002 f952 	bl	34004080 <HAL_CACHEAXI_Init>
}
34001ddc:	bf00      	nop
34001dde:	bd80      	pop	{r7, pc}
34001de0:	34020984 	.word	0x34020984
34001de4:	580dfc00 	.word	0x580dfc00

34001de8 <npu_cache_enable>:

void npu_cache_enable(void)
{
34001de8:	b580      	push	{r7, lr}
34001dea:	b082      	sub	sp, #8
34001dec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  // Enable is wrapped in a loop because most of times, the first call returns
  //    HAL_BUSY, resulting in a cache not enabled.
  do
  {
    status = HAL_CACHEAXI_Enable(&hcacheaxi_s);
34001dee:	4806      	ldr	r0, [pc, #24]	@ (34001e08 <npu_cache_enable+0x20>)
34001df0:	f002 f97c 	bl	340040ec <HAL_CACHEAXI_Enable>
34001df4:	4603      	mov	r3, r0
34001df6:	71fb      	strb	r3, [r7, #7]
  } while (status == HAL_BUSY);
34001df8:	79fb      	ldrb	r3, [r7, #7]
34001dfa:	2b02      	cmp	r3, #2
34001dfc:	d0f7      	beq.n	34001dee <npu_cache_enable+0x6>
}
34001dfe:	bf00      	nop
34001e00:	bf00      	nop
34001e02:	3708      	adds	r7, #8
34001e04:	46bd      	mov	sp, r7
34001e06:	bd80      	pop	{r7, pc}
34001e08:	34020984 	.word	0x34020984

34001e0c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
34001e0c:	b480      	push	{r7}
34001e0e:	af00      	add	r7, sp, #0
}
34001e10:	bf00      	nop
34001e12:	46bd      	mov	sp, r7
34001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
34001e18:	4770      	bx	lr

34001e1a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
34001e1a:	b480      	push	{r7}
34001e1c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
34001e1e:	bf00      	nop
34001e20:	e7fd      	b.n	34001e1e <HardFault_Handler+0x4>

34001e22 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
34001e22:	b480      	push	{r7}
34001e24:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
34001e26:	bf00      	nop
34001e28:	e7fd      	b.n	34001e26 <MemManage_Handler+0x4>

34001e2a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
34001e2a:	b480      	push	{r7}
34001e2c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
34001e2e:	bf00      	nop
34001e30:	e7fd      	b.n	34001e2e <BusFault_Handler+0x4>

34001e32 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
34001e32:	b480      	push	{r7}
34001e34:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
34001e36:	bf00      	nop
34001e38:	e7fd      	b.n	34001e36 <UsageFault_Handler+0x4>

34001e3a <SecureFault_Handler>:
  * @brief  This function handles Secure Fault exception.
  * @param  None
  * @retval None
  */
void SecureFault_Handler(void)
{
34001e3a:	b480      	push	{r7}
34001e3c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Secure Fault exception occurs */
  while (1)
34001e3e:	bf00      	nop
34001e40:	e7fd      	b.n	34001e3e <SecureFault_Handler+0x4>

34001e42 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
34001e42:	b480      	push	{r7}
34001e44:	af00      	add	r7, sp, #0
}
34001e46:	bf00      	nop
34001e48:	46bd      	mov	sp, r7
34001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
34001e4e:	4770      	bx	lr

34001e50 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
34001e50:	b480      	push	{r7}
34001e52:	af00      	add	r7, sp, #0
  while (1)
34001e54:	bf00      	nop
34001e56:	e7fd      	b.n	34001e54 <DebugMon_Handler+0x4>

34001e58 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
34001e58:	b480      	push	{r7}
34001e5a:	af00      	add	r7, sp, #0
  while (1)
34001e5c:	bf00      	nop
34001e5e:	e7fd      	b.n	34001e5c <PendSV_Handler+0x4>

34001e60 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
34001e60:	b580      	push	{r7, lr}
34001e62:	af00      	add	r7, sp, #0
  HAL_IncTick();
34001e64:	f001 ff76 	bl	34003d54 <HAL_IncTick>
}
34001e68:	bf00      	nop
34001e6a:	bd80      	pop	{r7, pc}

34001e6c <CSI_IRQHandler>:
/*  Add here the Interrupt Handler for the used peripheral(s) (PPP), for the  */
/*  available peripheral interrupt handler's name please refer to the startup */
/*  file (startup_stm32n6xx.s).                                               */
/******************************************************************************/
void CSI_IRQHandler(void)
{
34001e6c:	b580      	push	{r7, lr}
34001e6e:	b082      	sub	sp, #8
34001e70:	af00      	add	r7, sp, #0
  DCMIPP_HandleTypeDef *hcamera_dcmipp = CMW_CAMERA_GetDCMIPPHandle();
34001e72:	f015 ff15 	bl	34017ca0 <CMW_CAMERA_GetDCMIPPHandle>
34001e76:	6078      	str	r0, [r7, #4]
  HAL_DCMIPP_CSI_IRQHandler(hcamera_dcmipp);
34001e78:	6878      	ldr	r0, [r7, #4]
34001e7a:	f002 fce5 	bl	34004848 <HAL_DCMIPP_CSI_IRQHandler>
}
34001e7e:	bf00      	nop
34001e80:	3708      	adds	r7, #8
34001e82:	46bd      	mov	sp, r7
34001e84:	bd80      	pop	{r7, pc}

34001e86 <DCMIPP_IRQHandler>:

void DCMIPP_IRQHandler(void)
{
34001e86:	b580      	push	{r7, lr}
34001e88:	b082      	sub	sp, #8
34001e8a:	af00      	add	r7, sp, #0
  DCMIPP_HandleTypeDef *hcamera_dcmipp = CMW_CAMERA_GetDCMIPPHandle();
34001e8c:	f015 ff08 	bl	34017ca0 <CMW_CAMERA_GetDCMIPPHandle>
34001e90:	6078      	str	r0, [r7, #4]
  HAL_DCMIPP_IRQHandler(hcamera_dcmipp);
34001e92:	6878      	ldr	r0, [r7, #4]
34001e94:	f002 faf4 	bl	34004480 <HAL_DCMIPP_IRQHandler>
34001e98:	bf00      	nop
34001e9a:	3708      	adds	r7, #8
34001e9c:	46bd      	mov	sp, r7
34001e9e:	bd80      	pop	{r7, pc}

34001ea0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
34001ea0:	b480      	push	{r7}
34001ea2:	af00      	add	r7, sp, #0
  return 1;
34001ea4:	2301      	movs	r3, #1
}
34001ea6:	4618      	mov	r0, r3
34001ea8:	46bd      	mov	sp, r7
34001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
34001eae:	4770      	bx	lr

34001eb0 <_kill>:

int _kill(int pid, int sig)
{
34001eb0:	b580      	push	{r7, lr}
34001eb2:	b082      	sub	sp, #8
34001eb4:	af00      	add	r7, sp, #0
34001eb6:	6078      	str	r0, [r7, #4]
34001eb8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
34001eba:	f01a fc77 	bl	3401c7ac <__errno>
34001ebe:	4603      	mov	r3, r0
34001ec0:	2216      	movs	r2, #22
34001ec2:	601a      	str	r2, [r3, #0]
  return -1;
34001ec4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
34001ec8:	4618      	mov	r0, r3
34001eca:	3708      	adds	r7, #8
34001ecc:	46bd      	mov	sp, r7
34001ece:	bd80      	pop	{r7, pc}

34001ed0 <_exit>:

void _exit (int status)
{
34001ed0:	b580      	push	{r7, lr}
34001ed2:	b082      	sub	sp, #8
34001ed4:	af00      	add	r7, sp, #0
34001ed6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
34001ed8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
34001edc:	6878      	ldr	r0, [r7, #4]
34001ede:	f7ff ffe7 	bl	34001eb0 <_kill>
  while (1) {}    /* Make sure we hang here */
34001ee2:	bf00      	nop
34001ee4:	e7fd      	b.n	34001ee2 <_exit+0x12>

34001ee6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
34001ee6:	b580      	push	{r7, lr}
34001ee8:	b086      	sub	sp, #24
34001eea:	af00      	add	r7, sp, #0
34001eec:	60f8      	str	r0, [r7, #12]
34001eee:	60b9      	str	r1, [r7, #8]
34001ef0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
34001ef2:	2300      	movs	r3, #0
34001ef4:	617b      	str	r3, [r7, #20]
34001ef6:	e00a      	b.n	34001f0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
34001ef8:	f3af 8000 	nop.w
34001efc:	4601      	mov	r1, r0
34001efe:	68bb      	ldr	r3, [r7, #8]
34001f00:	1c5a      	adds	r2, r3, #1
34001f02:	60ba      	str	r2, [r7, #8]
34001f04:	b2ca      	uxtb	r2, r1
34001f06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
34001f08:	697b      	ldr	r3, [r7, #20]
34001f0a:	3301      	adds	r3, #1
34001f0c:	617b      	str	r3, [r7, #20]
34001f0e:	697a      	ldr	r2, [r7, #20]
34001f10:	687b      	ldr	r3, [r7, #4]
34001f12:	429a      	cmp	r2, r3
34001f14:	dbf0      	blt.n	34001ef8 <_read+0x12>
  }

  return len;
34001f16:	687b      	ldr	r3, [r7, #4]
}
34001f18:	4618      	mov	r0, r3
34001f1a:	3718      	adds	r7, #24
34001f1c:	46bd      	mov	sp, r7
34001f1e:	bd80      	pop	{r7, pc}

34001f20 <_close>:
  }
  return len;
}

int _close(int file)
{
34001f20:	b480      	push	{r7}
34001f22:	b083      	sub	sp, #12
34001f24:	af00      	add	r7, sp, #0
34001f26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
34001f28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
34001f2c:	4618      	mov	r0, r3
34001f2e:	370c      	adds	r7, #12
34001f30:	46bd      	mov	sp, r7
34001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
34001f36:	4770      	bx	lr

34001f38 <_fstat>:


int _fstat(int file, struct stat *st)
{
34001f38:	b480      	push	{r7}
34001f3a:	b083      	sub	sp, #12
34001f3c:	af00      	add	r7, sp, #0
34001f3e:	6078      	str	r0, [r7, #4]
34001f40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
34001f42:	683b      	ldr	r3, [r7, #0]
34001f44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34001f48:	605a      	str	r2, [r3, #4]
  return 0;
34001f4a:	2300      	movs	r3, #0
}
34001f4c:	4618      	mov	r0, r3
34001f4e:	370c      	adds	r7, #12
34001f50:	46bd      	mov	sp, r7
34001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
34001f56:	4770      	bx	lr

34001f58 <_isatty>:

int _isatty(int file)
{
34001f58:	b480      	push	{r7}
34001f5a:	b083      	sub	sp, #12
34001f5c:	af00      	add	r7, sp, #0
34001f5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
34001f60:	2301      	movs	r3, #1
}
34001f62:	4618      	mov	r0, r3
34001f64:	370c      	adds	r7, #12
34001f66:	46bd      	mov	sp, r7
34001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
34001f6c:	4770      	bx	lr

34001f6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
34001f6e:	b480      	push	{r7}
34001f70:	b085      	sub	sp, #20
34001f72:	af00      	add	r7, sp, #0
34001f74:	60f8      	str	r0, [r7, #12]
34001f76:	60b9      	str	r1, [r7, #8]
34001f78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
34001f7a:	2300      	movs	r3, #0
}
34001f7c:	4618      	mov	r0, r3
34001f7e:	3714      	adds	r7, #20
34001f80:	46bd      	mov	sp, r7
34001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
34001f86:	4770      	bx	lr

34001f88 <MX25UM51245G_GetFlashInfo>:
  * @brief  Get Flash information
  * @param  pInfo pointer to information structure
  * @retval error status
  */
int32_t MX25UM51245G_GetFlashInfo(MX25UM51245G_Info_t *pInfo)
{
34001f88:	b480      	push	{r7}
34001f8a:	b083      	sub	sp, #12
34001f8c:	af00      	add	r7, sp, #0
34001f8e:	6078      	str	r0, [r7, #4]
  /* Configure the structure with the memory configuration */
  pInfo->FlashSize              = MX25UM51245G_FLASH_SIZE;
34001f90:	687b      	ldr	r3, [r7, #4]
34001f92:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
34001f96:	601a      	str	r2, [r3, #0]
  pInfo->EraseSectorSize        = MX25UM51245G_SECTOR_64K;
34001f98:	687b      	ldr	r3, [r7, #4]
34001f9a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34001f9e:	605a      	str	r2, [r3, #4]
  pInfo->EraseSectorsNumber     = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_SECTOR_64K);
34001fa0:	687b      	ldr	r3, [r7, #4]
34001fa2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34001fa6:	609a      	str	r2, [r3, #8]
  pInfo->EraseSubSectorSize     = MX25UM51245G_SUBSECTOR_4K;
34001fa8:	687b      	ldr	r3, [r7, #4]
34001faa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34001fae:	60da      	str	r2, [r3, #12]
  pInfo->EraseSubSectorNumber   = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_SUBSECTOR_4K);
34001fb0:	687b      	ldr	r3, [r7, #4]
34001fb2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34001fb6:	611a      	str	r2, [r3, #16]
  pInfo->EraseSubSector1Size    = MX25UM51245G_SUBSECTOR_4K;
34001fb8:	687b      	ldr	r3, [r7, #4]
34001fba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34001fbe:	615a      	str	r2, [r3, #20]
  pInfo->EraseSubSector1Number  = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_SUBSECTOR_4K);
34001fc0:	687b      	ldr	r3, [r7, #4]
34001fc2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34001fc6:	619a      	str	r2, [r3, #24]
  pInfo->ProgPageSize           = MX25UM51245G_PAGE_SIZE;
34001fc8:	687b      	ldr	r3, [r7, #4]
34001fca:	f44f 7280 	mov.w	r2, #256	@ 0x100
34001fce:	61da      	str	r2, [r3, #28]
  pInfo->ProgPagesNumber        = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_PAGE_SIZE);
34001fd0:	687b      	ldr	r3, [r7, #4]
34001fd2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
34001fd6:	621a      	str	r2, [r3, #32]

  return MX25UM51245G_OK;
34001fd8:	2300      	movs	r3, #0
};
34001fda:	4618      	mov	r0, r3
34001fdc:	370c      	adds	r7, #12
34001fde:	46bd      	mov	sp, r7
34001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
34001fe4:	4770      	bx	lr

34001fe6 <MX25UM51245G_AutoPollingMemReady>:
  * @param  Rate Transfer rate
  * @retval error status
  */
int32_t MX25UM51245G_AutoPollingMemReady(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                         MX25UM51245G_Transfer_t Rate)
{
34001fe6:	b580      	push	{r7, lr}
34001fe8:	b09a      	sub	sp, #104	@ 0x68
34001fea:	af00      	add	r7, sp, #0
34001fec:	6078      	str	r0, [r7, #4]
34001fee:	460b      	mov	r3, r1
34001ff0:	70fb      	strb	r3, [r7, #3]
34001ff2:	4613      	mov	r3, r2
34001ff4:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef  s_command = {0};
34001ff6:	f107 031c 	add.w	r3, r7, #28
34001ffa:	224c      	movs	r2, #76	@ 0x4c
34001ffc:	2100      	movs	r1, #0
34001ffe:	4618      	mov	r0, r3
34002000:	f01a f980 	bl	3401c304 <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
34002004:	f107 0308 	add.w	r3, r7, #8
34002008:	2200      	movs	r2, #0
3400200a:	601a      	str	r2, [r3, #0]
3400200c:	605a      	str	r2, [r3, #4]
3400200e:	609a      	str	r2, [r3, #8]
34002010:	60da      	str	r2, [r3, #12]
34002012:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34002014:	78fb      	ldrb	r3, [r7, #3]
34002016:	2b00      	cmp	r3, #0
34002018:	d105      	bne.n	34002026 <MX25UM51245G_AutoPollingMemReady+0x40>
3400201a:	78bb      	ldrb	r3, [r7, #2]
3400201c:	2b01      	cmp	r3, #1
3400201e:	d102      	bne.n	34002026 <MX25UM51245G_AutoPollingMemReady+0x40>
  {
    return MX25UM51245G_ERROR;
34002020:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002024:	e08b      	b.n	3400213e <MX25UM51245G_AutoPollingMemReady+0x158>
  }

  /* Configure automatic polling mode to wait for memory ready */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
34002026:	2300      	movs	r3, #0
34002028:	61fb      	str	r3, [r7, #28]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
3400202a:	2300      	movs	r3, #0
3400202c:	623b      	str	r3, [r7, #32]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
3400202e:	78fb      	ldrb	r3, [r7, #3]
34002030:	2b00      	cmp	r3, #0
34002032:	d101      	bne.n	34002038 <MX25UM51245G_AutoPollingMemReady+0x52>
34002034:	2301      	movs	r3, #1
34002036:	e000      	b.n	3400203a <MX25UM51245G_AutoPollingMemReady+0x54>
34002038:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
3400203a:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3400203c:	78bb      	ldrb	r3, [r7, #2]
3400203e:	2b01      	cmp	r3, #1
34002040:	d101      	bne.n	34002046 <MX25UM51245G_AutoPollingMemReady+0x60>
34002042:	2308      	movs	r3, #8
34002044:	e000      	b.n	34002048 <MX25UM51245G_AutoPollingMemReady+0x62>
34002046:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34002048:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
3400204a:	78fb      	ldrb	r3, [r7, #3]
3400204c:	2b00      	cmp	r3, #0
3400204e:	d101      	bne.n	34002054 <MX25UM51245G_AutoPollingMemReady+0x6e>
34002050:	2300      	movs	r3, #0
34002052:	e000      	b.n	34002056 <MX25UM51245G_AutoPollingMemReady+0x70>
34002054:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34002056:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_READ_STATUS_REG_CMD
                                 : MX25UM51245G_OCTA_READ_STATUS_REG_CMD;
34002058:	78fb      	ldrb	r3, [r7, #3]
3400205a:	2b00      	cmp	r3, #0
3400205c:	d101      	bne.n	34002062 <MX25UM51245G_AutoPollingMemReady+0x7c>
3400205e:	2305      	movs	r3, #5
34002060:	e001      	b.n	34002066 <MX25UM51245G_AutoPollingMemReady+0x80>
34002062:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34002066:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
34002068:	78fb      	ldrb	r3, [r7, #3]
3400206a:	2b00      	cmp	r3, #0
3400206c:	d101      	bne.n	34002072 <MX25UM51245G_AutoPollingMemReady+0x8c>
3400206e:	2300      	movs	r3, #0
34002070:	e001      	b.n	34002076 <MX25UM51245G_AutoPollingMemReady+0x90>
34002072:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34002076:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
34002078:	78bb      	ldrb	r3, [r7, #2]
3400207a:	2b01      	cmp	r3, #1
3400207c:	d102      	bne.n	34002084 <MX25UM51245G_AutoPollingMemReady+0x9e>
3400207e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
34002082:	e000      	b.n	34002086 <MX25UM51245G_AutoPollingMemReady+0xa0>
34002084:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
34002086:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
34002088:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3400208c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.Address            = 0U;
3400208e:	2300      	movs	r3, #0
34002090:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
34002092:	2300      	movs	r3, #0
34002094:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34002096:	78fb      	ldrb	r3, [r7, #3]
34002098:	2b00      	cmp	r3, #0
3400209a:	d102      	bne.n	340020a2 <MX25UM51245G_AutoPollingMemReady+0xbc>
3400209c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
340020a0:	e001      	b.n	340020a6 <MX25UM51245G_AutoPollingMemReady+0xc0>
340020a2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
340020a6:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
340020a8:	78bb      	ldrb	r3, [r7, #2]
340020aa:	2b01      	cmp	r3, #1
340020ac:	d102      	bne.n	340020b4 <MX25UM51245G_AutoPollingMemReady+0xce>
340020ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
340020b2:	e000      	b.n	340020b6 <MX25UM51245G_AutoPollingMemReady+0xd0>
340020b4:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
340020b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25UM51245G_DTR_TRANSFER)
340020b8:	78fb      	ldrb	r3, [r7, #3]
340020ba:	2b00      	cmp	r3, #0
340020bc:	d006      	beq.n	340020cc <MX25UM51245G_AutoPollingMemReady+0xe6>
340020be:	78bb      	ldrb	r3, [r7, #2]
340020c0:	2b01      	cmp	r3, #1
340020c2:	d101      	bne.n	340020c8 <MX25UM51245G_AutoPollingMemReady+0xe2>
340020c4:	2305      	movs	r3, #5
340020c6:	e002      	b.n	340020ce <MX25UM51245G_AutoPollingMemReady+0xe8>
340020c8:	2304      	movs	r3, #4
340020ca:	e000      	b.n	340020ce <MX25UM51245G_AutoPollingMemReady+0xe8>
340020cc:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
340020ce:	663b      	str	r3, [r7, #96]	@ 0x60
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
340020d0:	78bb      	ldrb	r3, [r7, #2]
340020d2:	2b01      	cmp	r3, #1
340020d4:	d101      	bne.n	340020da <MX25UM51245G_AutoPollingMemReady+0xf4>
340020d6:	2302      	movs	r3, #2
340020d8:	e000      	b.n	340020dc <MX25UM51245G_AutoPollingMemReady+0xf6>
340020da:	2301      	movs	r3, #1
340020dc:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DQSMode            = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
340020de:	78bb      	ldrb	r3, [r7, #2]
340020e0:	2b01      	cmp	r3, #1
340020e2:	d102      	bne.n	340020ea <MX25UM51245G_AutoPollingMemReady+0x104>
340020e4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
340020e8:	e000      	b.n	340020ec <MX25UM51245G_AutoPollingMemReady+0x106>
340020ea:	2300      	movs	r3, #0
340020ec:	667b      	str	r3, [r7, #100]	@ 0x64
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  s_config.MatchValue    = 0U;
340020ee:	2300      	movs	r3, #0
340020f0:	60bb      	str	r3, [r7, #8]
  s_config.MatchMask     = MX25UM51245G_SR_WIP;
340020f2:	2301      	movs	r3, #1
340020f4:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode     = HAL_XSPI_MATCH_MODE_AND;
340020f6:	2300      	movs	r3, #0
340020f8:	613b      	str	r3, [r7, #16]
  s_config.IntervalTime  = MX25UM51245G_AUTOPOLLING_INTERVAL_TIME;
340020fa:	2310      	movs	r3, #16
340020fc:	61bb      	str	r3, [r7, #24]
  s_config.AutomaticStop = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
340020fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
34002102:	617b      	str	r3, [r7, #20]

  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002104:	f107 031c 	add.w	r3, r7, #28
34002108:	f241 3288 	movw	r2, #5000	@ 0x1388
3400210c:	4619      	mov	r1, r3
3400210e:	6878      	ldr	r0, [r7, #4]
34002110:	f014 ff00 	bl	34016f14 <HAL_XSPI_Command>
34002114:	4603      	mov	r3, r0
34002116:	2b00      	cmp	r3, #0
34002118:	d002      	beq.n	34002120 <MX25UM51245G_AutoPollingMemReady+0x13a>
  {
    return MX25UM51245G_ERROR;
3400211a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3400211e:	e00e      	b.n	3400213e <MX25UM51245G_AutoPollingMemReady+0x158>
  }

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002120:	f107 0308 	add.w	r3, r7, #8
34002124:	f241 3288 	movw	r2, #5000	@ 0x1388
34002128:	4619      	mov	r1, r3
3400212a:	6878      	ldr	r0, [r7, #4]
3400212c:	f015 fa1a 	bl	34017564 <HAL_XSPI_AutoPolling>
34002130:	4603      	mov	r3, r0
34002132:	2b00      	cmp	r3, #0
34002134:	d002      	beq.n	3400213c <MX25UM51245G_AutoPollingMemReady+0x156>
  {
    return MX25UM51245G_ERROR;
34002136:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3400213a:	e000      	b.n	3400213e <MX25UM51245G_AutoPollingMemReady+0x158>
  }

  return MX25UM51245G_OK;
3400213c:	2300      	movs	r3, #0
}
3400213e:	4618      	mov	r0, r3
34002140:	3768      	adds	r7, #104	@ 0x68
34002142:	46bd      	mov	sp, r7
34002144:	bd80      	pop	{r7, pc}

34002146 <MX25UM51245G_EnableSTRMemoryMappedMode>:
  * @param  AddressSize Address size
  * @retval Memory status
  */
int32_t MX25UM51245G_EnableSTRMemoryMappedMode(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                               MX25UM51245G_AddressSize_t AddressSize)
{
34002146:	b580      	push	{r7, lr}
34002148:	b09a      	sub	sp, #104	@ 0x68
3400214a:	af00      	add	r7, sp, #0
3400214c:	6078      	str	r0, [r7, #4]
3400214e:	460b      	mov	r3, r1
34002150:	70fb      	strb	r3, [r7, #3]
34002152:	4613      	mov	r3, r2
34002154:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef      s_command = {0};
34002156:	f107 031c 	add.w	r3, r7, #28
3400215a:	224c      	movs	r2, #76	@ 0x4c
3400215c:	2100      	movs	r1, #0
3400215e:	4618      	mov	r0, r3
34002160:	f01a f8d0 	bl	3401c304 <memset>
  XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};
34002164:	f107 030c 	add.w	r3, r7, #12
34002168:	2200      	movs	r2, #0
3400216a:	601a      	str	r2, [r3, #0]
3400216c:	605a      	str	r2, [r3, #4]
3400216e:	609a      	str	r2, [r3, #8]
34002170:	60da      	str	r2, [r3, #12]

  /* OPI mode and 3-bytes address size not supported by memory */
  if ((Mode == MX25UM51245G_OPI_MODE) && (AddressSize == MX25UM51245G_3BYTES_SIZE))
34002172:	78fb      	ldrb	r3, [r7, #3]
34002174:	2b01      	cmp	r3, #1
34002176:	d105      	bne.n	34002184 <MX25UM51245G_EnableSTRMemoryMappedMode+0x3e>
34002178:	78bb      	ldrb	r3, [r7, #2]
3400217a:	2b00      	cmp	r3, #0
3400217c:	d102      	bne.n	34002184 <MX25UM51245G_EnableSTRMemoryMappedMode+0x3e>
  {
    return MX25UM51245G_ERROR;
3400217e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002182:	e086      	b.n	34002292 <MX25UM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  /* Initialize the read command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
34002184:	2301      	movs	r3, #1
34002186:	61fb      	str	r3, [r7, #28]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
34002188:	2300      	movs	r3, #0
3400218a:	623b      	str	r3, [r7, #32]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
3400218c:	78fb      	ldrb	r3, [r7, #3]
3400218e:	2b00      	cmp	r3, #0
34002190:	d101      	bne.n	34002196 <MX25UM51245G_EnableSTRMemoryMappedMode+0x50>
34002192:	2301      	movs	r3, #1
34002194:	e000      	b.n	34002198 <MX25UM51245G_EnableSTRMemoryMappedMode+0x52>
34002196:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34002198:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3400219a:	2300      	movs	r3, #0
3400219c:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
3400219e:	78fb      	ldrb	r3, [r7, #3]
340021a0:	2b00      	cmp	r3, #0
340021a2:	d101      	bne.n	340021a8 <MX25UM51245G_EnableSTRMemoryMappedMode+0x62>
340021a4:	2300      	movs	r3, #0
340021a6:	e000      	b.n	340021aa <MX25UM51245G_EnableSTRMemoryMappedMode+0x64>
340021a8:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
340021aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? ((AddressSize == MX25UM51245G_3BYTES_SIZE)
                                    ? MX25UM51245G_FAST_READ_CMD
                                    : MX25UM51245G_4_BYTE_ADDR_FAST_READ_CMD)
                                 : MX25UM51245G_OCTA_READ_CMD;
340021ac:	78fb      	ldrb	r3, [r7, #3]
340021ae:	2b00      	cmp	r3, #0
340021b0:	d106      	bne.n	340021c0 <MX25UM51245G_EnableSTRMemoryMappedMode+0x7a>
340021b2:	78bb      	ldrb	r3, [r7, #2]
340021b4:	2b00      	cmp	r3, #0
340021b6:	d101      	bne.n	340021bc <MX25UM51245G_EnableSTRMemoryMappedMode+0x76>
340021b8:	230b      	movs	r3, #11
340021ba:	e003      	b.n	340021c4 <MX25UM51245G_EnableSTRMemoryMappedMode+0x7e>
340021bc:	230c      	movs	r3, #12
340021be:	e001      	b.n	340021c4 <MX25UM51245G_EnableSTRMemoryMappedMode+0x7e>
340021c0:	f64e 4313 	movw	r3, #60435	@ 0xec13
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
340021c4:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
340021c6:	78fb      	ldrb	r3, [r7, #3]
340021c8:	2b00      	cmp	r3, #0
340021ca:	d102      	bne.n	340021d2 <MX25UM51245G_EnableSTRMemoryMappedMode+0x8c>
340021cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
340021d0:	e001      	b.n	340021d6 <MX25UM51245G_EnableSTRMemoryMappedMode+0x90>
340021d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
340021d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
340021d8:	2300      	movs	r3, #0
340021da:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.AddressWidth       = (AddressSize == MX25UM51245G_3BYTES_SIZE)
                                 ? HAL_XSPI_ADDRESS_24_BITS
                                 : HAL_XSPI_ADDRESS_32_BITS;
340021dc:	78bb      	ldrb	r3, [r7, #2]
340021de:	2b00      	cmp	r3, #0
340021e0:	d102      	bne.n	340021e8 <MX25UM51245G_EnableSTRMemoryMappedMode+0xa2>
340021e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
340021e6:	e001      	b.n	340021ec <MX25UM51245G_EnableSTRMemoryMappedMode+0xa6>
340021e8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
  s_command.AddressWidth       = (AddressSize == MX25UM51245G_3BYTES_SIZE)
340021ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
340021ee:	2300      	movs	r3, #0
340021f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
340021f2:	78fb      	ldrb	r3, [r7, #3]
340021f4:	2b00      	cmp	r3, #0
340021f6:	d102      	bne.n	340021fe <MX25UM51245G_EnableSTRMemoryMappedMode+0xb8>
340021f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
340021fc:	e001      	b.n	34002202 <MX25UM51245G_EnableSTRMemoryMappedMode+0xbc>
340021fe:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
34002202:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
34002204:	2300      	movs	r3, #0
34002206:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE) ? DUMMY_CYCLES_READ : DUMMY_CYCLES_READ_OCTAL;
34002208:	78fb      	ldrb	r3, [r7, #3]
3400220a:	2b00      	cmp	r3, #0
3400220c:	d101      	bne.n	34002212 <MX25UM51245G_EnableSTRMemoryMappedMode+0xcc>
3400220e:	2308      	movs	r3, #8
34002210:	e000      	b.n	34002214 <MX25UM51245G_EnableSTRMemoryMappedMode+0xce>
34002212:	2306      	movs	r3, #6
34002214:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
34002216:	2300      	movs	r3, #0
34002218:	667b      	str	r3, [r7, #100]	@ 0x64
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the read command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
3400221a:	f107 031c 	add.w	r3, r7, #28
3400221e:	f241 3288 	movw	r2, #5000	@ 0x1388
34002222:	4619      	mov	r1, r3
34002224:	6878      	ldr	r0, [r7, #4]
34002226:	f014 fe75 	bl	34016f14 <HAL_XSPI_Command>
3400222a:	4603      	mov	r3, r0
3400222c:	2b00      	cmp	r3, #0
3400222e:	d002      	beq.n	34002236 <MX25UM51245G_EnableSTRMemoryMappedMode+0xf0>
  {
    return MX25UM51245G_ERROR;
34002230:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002234:	e02d      	b.n	34002292 <MX25UM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  /* Initialize the program command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_WRITE_CFG;
34002236:	2302      	movs	r3, #2
34002238:	61fb      	str	r3, [r7, #28]
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? ((AddressSize == MX25UM51245G_3BYTES_SIZE)
                                    ? MX25UM51245G_PAGE_PROG_CMD
                                    : MX25UM51245G_4_BYTE_PAGE_PROG_CMD)
                                 : MX25UM51245G_OCTA_PAGE_PROG_CMD;
3400223a:	78fb      	ldrb	r3, [r7, #3]
3400223c:	2b00      	cmp	r3, #0
3400223e:	d106      	bne.n	3400224e <MX25UM51245G_EnableSTRMemoryMappedMode+0x108>
34002240:	78bb      	ldrb	r3, [r7, #2]
34002242:	2b00      	cmp	r3, #0
34002244:	d101      	bne.n	3400224a <MX25UM51245G_EnableSTRMemoryMappedMode+0x104>
34002246:	2302      	movs	r3, #2
34002248:	e003      	b.n	34002252 <MX25UM51245G_EnableSTRMemoryMappedMode+0x10c>
3400224a:	2312      	movs	r3, #18
3400224c:	e001      	b.n	34002252 <MX25UM51245G_EnableSTRMemoryMappedMode+0x10c>
3400224e:	f241 23ed 	movw	r3, #4845	@ 0x12ed
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34002252:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.DummyCycles        = 0U;
34002254:	2300      	movs	r3, #0
34002256:	663b      	str	r3, [r7, #96]	@ 0x60

  /* Send the write command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002258:	f107 031c 	add.w	r3, r7, #28
3400225c:	f241 3288 	movw	r2, #5000	@ 0x1388
34002260:	4619      	mov	r1, r3
34002262:	6878      	ldr	r0, [r7, #4]
34002264:	f014 fe56 	bl	34016f14 <HAL_XSPI_Command>
34002268:	4603      	mov	r3, r0
3400226a:	2b00      	cmp	r3, #0
3400226c:	d002      	beq.n	34002274 <MX25UM51245G_EnableSTRMemoryMappedMode+0x12e>
  {
    return MX25UM51245G_ERROR;
3400226e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002272:	e00e      	b.n	34002292 <MX25UM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  /* Configure the memory mapped mode */
  s_mem_mapped_cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
34002274:	2300      	movs	r3, #0
34002276:	60fb      	str	r3, [r7, #12]

  if (HAL_XSPI_MemoryMapped(Ctx, &s_mem_mapped_cfg) != HAL_OK)
34002278:	f107 030c 	add.w	r3, r7, #12
3400227c:	4619      	mov	r1, r3
3400227e:	6878      	ldr	r0, [r7, #4]
34002280:	f015 fa3a 	bl	340176f8 <HAL_XSPI_MemoryMapped>
34002284:	4603      	mov	r3, r0
34002286:	2b00      	cmp	r3, #0
34002288:	d002      	beq.n	34002290 <MX25UM51245G_EnableSTRMemoryMappedMode+0x14a>
  {
    return MX25UM51245G_ERROR;
3400228a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3400228e:	e000      	b.n	34002292 <MX25UM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  return MX25UM51245G_OK;
34002290:	2300      	movs	r3, #0
}
34002292:	4618      	mov	r0, r3
34002294:	3768      	adds	r7, #104	@ 0x68
34002296:	46bd      	mov	sp, r7
34002298:	bd80      	pop	{r7, pc}

3400229a <MX25UM51245G_EnableDTRMemoryMappedMode>:
  * @param  AddressSize Address size
  * @note   Only OPI mode support DTR transfer rate
  * @retval Memory status
  */
int32_t MX25UM51245G_EnableDTRMemoryMappedMode(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode)
{
3400229a:	b580      	push	{r7, lr}
3400229c:	b09a      	sub	sp, #104	@ 0x68
3400229e:	af00      	add	r7, sp, #0
340022a0:	6078      	str	r0, [r7, #4]
340022a2:	460b      	mov	r3, r1
340022a4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Mode);

  XSPI_RegularCmdTypeDef      s_command = {0};
340022a6:	f107 031c 	add.w	r3, r7, #28
340022aa:	224c      	movs	r2, #76	@ 0x4c
340022ac:	2100      	movs	r1, #0
340022ae:	4618      	mov	r0, r3
340022b0:	f01a f828 	bl	3401c304 <memset>
  XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};
340022b4:	f107 030c 	add.w	r3, r7, #12
340022b8:	2200      	movs	r2, #0
340022ba:	601a      	str	r2, [r3, #0]
340022bc:	605a      	str	r2, [r3, #4]
340022be:	609a      	str	r2, [r3, #8]
340022c0:	60da      	str	r2, [r3, #12]

  /* Initialize the read command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
340022c2:	2301      	movs	r3, #1
340022c4:	61fb      	str	r3, [r7, #28]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
340022c6:	2300      	movs	r3, #0
340022c8:	623b      	str	r3, [r7, #32]
  s_command.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
340022ca:	2304      	movs	r3, #4
340022cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
340022ce:	2308      	movs	r3, #8
340022d0:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.InstructionWidth   = HAL_XSPI_INSTRUCTION_16_BITS;
340022d2:	2310      	movs	r3, #16
340022d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.Instruction        = MX25UM51245G_OCTA_READ_DTR_CMD;
340022d6:	f64e 6311 	movw	r3, #60945	@ 0xee11
340022da:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
340022dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
340022e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
340022e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
340022e6:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
340022e8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
340022ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
340022ee:	2300      	movs	r3, #0
340022f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode           = HAL_XSPI_DATA_8_LINES;
340022f2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
340022f6:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
340022f8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
340022fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DummyCycles        = DUMMY_CYCLES_READ_OCTAL_DTR;
340022fe:	2306      	movs	r3, #6
34002300:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DQSMode            = HAL_XSPI_DQS_ENABLE;
34002302:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
34002306:	667b      	str	r3, [r7, #100]	@ 0x64
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002308:	f107 031c 	add.w	r3, r7, #28
3400230c:	f241 3288 	movw	r2, #5000	@ 0x1388
34002310:	4619      	mov	r1, r3
34002312:	6878      	ldr	r0, [r7, #4]
34002314:	f014 fdfe 	bl	34016f14 <HAL_XSPI_Command>
34002318:	4603      	mov	r3, r0
3400231a:	2b00      	cmp	r3, #0
3400231c:	d002      	beq.n	34002324 <MX25UM51245G_EnableDTRMemoryMappedMode+0x8a>
  {
    return MX25UM51245G_ERROR;
3400231e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002322:	e025      	b.n	34002370 <MX25UM51245G_EnableDTRMemoryMappedMode+0xd6>
  }

  /* Initialize the program command */
  s_command.OperationType = HAL_XSPI_OPTYPE_WRITE_CFG;
34002324:	2302      	movs	r3, #2
34002326:	61fb      	str	r3, [r7, #28]
  s_command.Instruction   = MX25UM51245G_OCTA_PAGE_PROG_CMD;
34002328:	f241 23ed 	movw	r3, #4845	@ 0x12ed
3400232c:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.DummyCycles   = 0U;
3400232e:	2300      	movs	r3, #0
34002330:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DQSMode       = HAL_XSPI_DQS_DISABLE;
34002332:	2300      	movs	r3, #0
34002334:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002336:	f107 031c 	add.w	r3, r7, #28
3400233a:	f241 3288 	movw	r2, #5000	@ 0x1388
3400233e:	4619      	mov	r1, r3
34002340:	6878      	ldr	r0, [r7, #4]
34002342:	f014 fde7 	bl	34016f14 <HAL_XSPI_Command>
34002346:	4603      	mov	r3, r0
34002348:	2b00      	cmp	r3, #0
3400234a:	d002      	beq.n	34002352 <MX25UM51245G_EnableDTRMemoryMappedMode+0xb8>
  {
    return MX25UM51245G_ERROR;
3400234c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002350:	e00e      	b.n	34002370 <MX25UM51245G_EnableDTRMemoryMappedMode+0xd6>
  }
  /* Configure the memory mapped mode */
  s_mem_mapped_cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
34002352:	2300      	movs	r3, #0
34002354:	60fb      	str	r3, [r7, #12]

  if (HAL_XSPI_MemoryMapped(Ctx, &s_mem_mapped_cfg) != HAL_OK)
34002356:	f107 030c 	add.w	r3, r7, #12
3400235a:	4619      	mov	r1, r3
3400235c:	6878      	ldr	r0, [r7, #4]
3400235e:	f015 f9cb 	bl	340176f8 <HAL_XSPI_MemoryMapped>
34002362:	4603      	mov	r3, r0
34002364:	2b00      	cmp	r3, #0
34002366:	d002      	beq.n	3400236e <MX25UM51245G_EnableDTRMemoryMappedMode+0xd4>
  {
    return MX25UM51245G_ERROR;
34002368:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3400236c:	e000      	b.n	34002370 <MX25UM51245G_EnableDTRMemoryMappedMode+0xd6>
  }

  return MX25UM51245G_OK;
3400236e:	2300      	movs	r3, #0
}
34002370:	4618      	mov	r0, r3
34002372:	3768      	adds	r7, #104	@ 0x68
34002374:	46bd      	mov	sp, r7
34002376:	bd80      	pop	{r7, pc}

34002378 <MX25UM51245G_WriteEnable>:
  * @param  Mode Interface mode
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25UM51245G_WriteEnable(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode, MX25UM51245G_Transfer_t Rate)
{
34002378:	b580      	push	{r7, lr}
3400237a:	b09a      	sub	sp, #104	@ 0x68
3400237c:	af00      	add	r7, sp, #0
3400237e:	6078      	str	r0, [r7, #4]
34002380:	460b      	mov	r3, r1
34002382:	70fb      	strb	r3, [r7, #3]
34002384:	4613      	mov	r3, r2
34002386:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef     s_command = {0};
34002388:	f107 031c 	add.w	r3, r7, #28
3400238c:	224c      	movs	r2, #76	@ 0x4c
3400238e:	2100      	movs	r1, #0
34002390:	4618      	mov	r0, r3
34002392:	f019 ffb7 	bl	3401c304 <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
34002396:	f107 0308 	add.w	r3, r7, #8
3400239a:	2200      	movs	r2, #0
3400239c:	601a      	str	r2, [r3, #0]
3400239e:	605a      	str	r2, [r3, #4]
340023a0:	609a      	str	r2, [r3, #8]
340023a2:	60da      	str	r2, [r3, #12]
340023a4:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
340023a6:	78fb      	ldrb	r3, [r7, #3]
340023a8:	2b00      	cmp	r3, #0
340023aa:	d105      	bne.n	340023b8 <MX25UM51245G_WriteEnable+0x40>
340023ac:	78bb      	ldrb	r3, [r7, #2]
340023ae:	2b01      	cmp	r3, #1
340023b0:	d102      	bne.n	340023b8 <MX25UM51245G_WriteEnable+0x40>
  {
    return MX25UM51245G_ERROR;
340023b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340023b6:	e0a9      	b.n	3400250c <MX25UM51245G_WriteEnable+0x194>
  }

  /* Initialize the write enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
340023b8:	2300      	movs	r3, #0
340023ba:	61fb      	str	r3, [r7, #28]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
340023bc:	2300      	movs	r3, #0
340023be:	623b      	str	r3, [r7, #32]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
340023c0:	78fb      	ldrb	r3, [r7, #3]
340023c2:	2b00      	cmp	r3, #0
340023c4:	d101      	bne.n	340023ca <MX25UM51245G_WriteEnable+0x52>
340023c6:	2301      	movs	r3, #1
340023c8:	e000      	b.n	340023cc <MX25UM51245G_WriteEnable+0x54>
340023ca:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
340023cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
340023ce:	78bb      	ldrb	r3, [r7, #2]
340023d0:	2b01      	cmp	r3, #1
340023d2:	d101      	bne.n	340023d8 <MX25UM51245G_WriteEnable+0x60>
340023d4:	2308      	movs	r3, #8
340023d6:	e000      	b.n	340023da <MX25UM51245G_WriteEnable+0x62>
340023d8:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
340023da:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
340023dc:	78fb      	ldrb	r3, [r7, #3]
340023de:	2b00      	cmp	r3, #0
340023e0:	d101      	bne.n	340023e6 <MX25UM51245G_WriteEnable+0x6e>
340023e2:	2300      	movs	r3, #0
340023e4:	e000      	b.n	340023e8 <MX25UM51245G_WriteEnable+0x70>
340023e6:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
340023e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_WRITE_ENABLE_CMD
                                 : MX25UM51245G_OCTA_WRITE_ENABLE_CMD;
340023ea:	78fb      	ldrb	r3, [r7, #3]
340023ec:	2b00      	cmp	r3, #0
340023ee:	d101      	bne.n	340023f4 <MX25UM51245G_WriteEnable+0x7c>
340023f0:	2306      	movs	r3, #6
340023f2:	e001      	b.n	340023f8 <MX25UM51245G_WriteEnable+0x80>
340023f4:	f240 63f9 	movw	r3, #1785	@ 0x6f9
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
340023f8:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
340023fa:	2300      	movs	r3, #0
340023fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
340023fe:	2300      	movs	r3, #0
34002400:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
34002402:	2300      	movs	r3, #0
34002404:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DummyCycles        = 0U;
34002406:	2300      	movs	r3, #0
34002408:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
3400240a:	2300      	movs	r3, #0
3400240c:	667b      	str	r3, [r7, #100]	@ 0x64
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
3400240e:	f107 031c 	add.w	r3, r7, #28
34002412:	f241 3288 	movw	r2, #5000	@ 0x1388
34002416:	4619      	mov	r1, r3
34002418:	6878      	ldr	r0, [r7, #4]
3400241a:	f014 fd7b 	bl	34016f14 <HAL_XSPI_Command>
3400241e:	4603      	mov	r3, r0
34002420:	2b00      	cmp	r3, #0
34002422:	d002      	beq.n	3400242a <MX25UM51245G_WriteEnable+0xb2>
  {
    return MX25UM51245G_ERROR;
34002424:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002428:	e070      	b.n	3400250c <MX25UM51245G_WriteEnable+0x194>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_command.Instruction    = (Mode == MX25UM51245G_SPI_MODE)
                             ? MX25UM51245G_READ_STATUS_REG_CMD
                             : MX25UM51245G_OCTA_READ_STATUS_REG_CMD;
3400242a:	78fb      	ldrb	r3, [r7, #3]
3400242c:	2b00      	cmp	r3, #0
3400242e:	d101      	bne.n	34002434 <MX25UM51245G_WriteEnable+0xbc>
34002430:	2305      	movs	r3, #5
34002432:	e001      	b.n	34002438 <MX25UM51245G_WriteEnable+0xc0>
34002434:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction    = (Mode == MX25UM51245G_SPI_MODE)
34002438:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressMode    = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
3400243a:	78fb      	ldrb	r3, [r7, #3]
3400243c:	2b00      	cmp	r3, #0
3400243e:	d101      	bne.n	34002444 <MX25UM51245G_WriteEnable+0xcc>
34002440:	2300      	movs	r3, #0
34002442:	e001      	b.n	34002448 <MX25UM51245G_WriteEnable+0xd0>
34002444:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34002448:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                             ? HAL_XSPI_ADDRESS_DTR_ENABLE
                             : HAL_XSPI_ADDRESS_DTR_DISABLE;
3400244a:	78bb      	ldrb	r3, [r7, #2]
3400244c:	2b01      	cmp	r3, #1
3400244e:	d102      	bne.n	34002456 <MX25UM51245G_WriteEnable+0xde>
34002450:	f44f 6300 	mov.w	r3, #2048	@ 0x800
34002454:	e000      	b.n	34002458 <MX25UM51245G_WriteEnable+0xe0>
34002456:	2300      	movs	r3, #0
  s_command.AddressDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34002458:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
3400245a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3400245e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.Address        = 0U;
34002460:	2300      	movs	r3, #0
34002462:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode       = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34002464:	78fb      	ldrb	r3, [r7, #3]
34002466:	2b00      	cmp	r3, #0
34002468:	d102      	bne.n	34002470 <MX25UM51245G_WriteEnable+0xf8>
3400246a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3400246e:	e001      	b.n	34002474 <MX25UM51245G_WriteEnable+0xfc>
34002470:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
34002474:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataDTRMode    = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DATA_DTR_ENABLE : HAL_XSPI_DATA_DTR_DISABLE;
34002476:	78bb      	ldrb	r3, [r7, #2]
34002478:	2b01      	cmp	r3, #1
3400247a:	d102      	bne.n	34002482 <MX25UM51245G_WriteEnable+0x10a>
3400247c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
34002480:	e000      	b.n	34002484 <MX25UM51245G_WriteEnable+0x10c>
34002482:	2300      	movs	r3, #0
34002484:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DummyCycles    = (Mode == MX25UM51245G_SPI_MODE)
                             ? 0U
                             : ((Rate == MX25UM51245G_DTR_TRANSFER)
34002486:	78fb      	ldrb	r3, [r7, #3]
34002488:	2b00      	cmp	r3, #0
3400248a:	d006      	beq.n	3400249a <MX25UM51245G_WriteEnable+0x122>
3400248c:	78bb      	ldrb	r3, [r7, #2]
3400248e:	2b01      	cmp	r3, #1
34002490:	d101      	bne.n	34002496 <MX25UM51245G_WriteEnable+0x11e>
34002492:	2305      	movs	r3, #5
34002494:	e002      	b.n	3400249c <MX25UM51245G_WriteEnable+0x124>
34002496:	2304      	movs	r3, #4
34002498:	e000      	b.n	3400249c <MX25UM51245G_WriteEnable+0x124>
3400249a:	2300      	movs	r3, #0
  s_command.DummyCycles    = (Mode == MX25UM51245G_SPI_MODE)
3400249c:	663b      	str	r3, [r7, #96]	@ 0x60
                                ? DUMMY_CYCLES_REG_OCTAL_DTR
                                : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
3400249e:	78bb      	ldrb	r3, [r7, #2]
340024a0:	2b01      	cmp	r3, #1
340024a2:	d101      	bne.n	340024a8 <MX25UM51245G_WriteEnable+0x130>
340024a4:	2302      	movs	r3, #2
340024a6:	e000      	b.n	340024aa <MX25UM51245G_WriteEnable+0x132>
340024a8:	2301      	movs	r3, #1
340024aa:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DQSMode        = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
340024ac:	78bb      	ldrb	r3, [r7, #2]
340024ae:	2b01      	cmp	r3, #1
340024b0:	d102      	bne.n	340024b8 <MX25UM51245G_WriteEnable+0x140>
340024b2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
340024b6:	e000      	b.n	340024ba <MX25UM51245G_WriteEnable+0x142>
340024b8:	2300      	movs	r3, #0
340024ba:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340024bc:	f107 031c 	add.w	r3, r7, #28
340024c0:	f241 3288 	movw	r2, #5000	@ 0x1388
340024c4:	4619      	mov	r1, r3
340024c6:	6878      	ldr	r0, [r7, #4]
340024c8:	f014 fd24 	bl	34016f14 <HAL_XSPI_Command>
340024cc:	4603      	mov	r3, r0
340024ce:	2b00      	cmp	r3, #0
340024d0:	d002      	beq.n	340024d8 <MX25UM51245G_WriteEnable+0x160>
  {
    return MX25UM51245G_ERROR;
340024d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340024d6:	e019      	b.n	3400250c <MX25UM51245G_WriteEnable+0x194>
  }

  s_config.MatchValue      = 2U;
340024d8:	2302      	movs	r3, #2
340024da:	60bb      	str	r3, [r7, #8]
  s_config.MatchMask       = 2U;
340024dc:	2302      	movs	r3, #2
340024de:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = HAL_XSPI_MATCH_MODE_AND;
340024e0:	2300      	movs	r3, #0
340024e2:	613b      	str	r3, [r7, #16]
  s_config.IntervalTime    = MX25UM51245G_AUTOPOLLING_INTERVAL_TIME;
340024e4:	2310      	movs	r3, #16
340024e6:	61bb      	str	r3, [r7, #24]
  s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
340024e8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
340024ec:	617b      	str	r3, [r7, #20]

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340024ee:	f107 0308 	add.w	r3, r7, #8
340024f2:	f241 3288 	movw	r2, #5000	@ 0x1388
340024f6:	4619      	mov	r1, r3
340024f8:	6878      	ldr	r0, [r7, #4]
340024fa:	f015 f833 	bl	34017564 <HAL_XSPI_AutoPolling>
340024fe:	4603      	mov	r3, r0
34002500:	2b00      	cmp	r3, #0
34002502:	d002      	beq.n	3400250a <MX25UM51245G_WriteEnable+0x192>
  {
    return MX25UM51245G_ERROR;
34002504:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002508:	e000      	b.n	3400250c <MX25UM51245G_WriteEnable+0x194>
  }

  return MX25UM51245G_OK;
3400250a:	2300      	movs	r3, #0
}
3400250c:	4618      	mov	r0, r3
3400250e:	3768      	adds	r7, #104	@ 0x68
34002510:	46bd      	mov	sp, r7
34002512:	bd80      	pop	{r7, pc}

34002514 <MX25UM51245G_WriteCfg2Register>:
  * @param  Value Value to write to configuration register
  * @retval error status
  */
int32_t MX25UM51245G_WriteCfg2Register(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                       MX25UM51245G_Transfer_t Rate, uint32_t WriteAddr, uint8_t Value)
{
34002514:	b580      	push	{r7, lr}
34002516:	b098      	sub	sp, #96	@ 0x60
34002518:	af00      	add	r7, sp, #0
3400251a:	60f8      	str	r0, [r7, #12]
3400251c:	607b      	str	r3, [r7, #4]
3400251e:	460b      	mov	r3, r1
34002520:	72fb      	strb	r3, [r7, #11]
34002522:	4613      	mov	r3, r2
34002524:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
34002526:	f107 0314 	add.w	r3, r7, #20
3400252a:	224c      	movs	r2, #76	@ 0x4c
3400252c:	2100      	movs	r1, #0
3400252e:	4618      	mov	r0, r3
34002530:	f019 fee8 	bl	3401c304 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34002534:	7afb      	ldrb	r3, [r7, #11]
34002536:	2b00      	cmp	r3, #0
34002538:	d105      	bne.n	34002546 <MX25UM51245G_WriteCfg2Register+0x32>
3400253a:	7abb      	ldrb	r3, [r7, #10]
3400253c:	2b01      	cmp	r3, #1
3400253e:	d102      	bne.n	34002546 <MX25UM51245G_WriteCfg2Register+0x32>
  {
    return MX25UM51245G_ERROR;
34002540:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002544:	e075      	b.n	34002632 <MX25UM51245G_WriteCfg2Register+0x11e>
  }

  /* Initialize the writing of configuration register 2 */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
34002546:	2300      	movs	r3, #0
34002548:	617b      	str	r3, [r7, #20]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
3400254a:	2300      	movs	r3, #0
3400254c:	61bb      	str	r3, [r7, #24]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
3400254e:	7afb      	ldrb	r3, [r7, #11]
34002550:	2b00      	cmp	r3, #0
34002552:	d101      	bne.n	34002558 <MX25UM51245G_WriteCfg2Register+0x44>
34002554:	2301      	movs	r3, #1
34002556:	e000      	b.n	3400255a <MX25UM51245G_WriteCfg2Register+0x46>
34002558:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
3400255a:	623b      	str	r3, [r7, #32]
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3400255c:	7abb      	ldrb	r3, [r7, #10]
3400255e:	2b01      	cmp	r3, #1
34002560:	d101      	bne.n	34002566 <MX25UM51245G_WriteCfg2Register+0x52>
34002562:	2308      	movs	r3, #8
34002564:	e000      	b.n	34002568 <MX25UM51245G_WriteCfg2Register+0x54>
34002566:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34002568:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
3400256a:	7afb      	ldrb	r3, [r7, #11]
3400256c:	2b00      	cmp	r3, #0
3400256e:	d101      	bne.n	34002574 <MX25UM51245G_WriteCfg2Register+0x60>
34002570:	2300      	movs	r3, #0
34002572:	e000      	b.n	34002576 <MX25UM51245G_WriteCfg2Register+0x62>
34002574:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34002576:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_WRITE_CFG_REG2_CMD
                                 : MX25UM51245G_OCTA_WRITE_CFG_REG2_CMD;
34002578:	7afb      	ldrb	r3, [r7, #11]
3400257a:	2b00      	cmp	r3, #0
3400257c:	d101      	bne.n	34002582 <MX25UM51245G_WriteCfg2Register+0x6e>
3400257e:	2372      	movs	r3, #114	@ 0x72
34002580:	e001      	b.n	34002586 <MX25UM51245G_WriteCfg2Register+0x72>
34002582:	f247 238d 	movw	r3, #29325	@ 0x728d
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34002586:	61fb      	str	r3, [r7, #28]
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
34002588:	7afb      	ldrb	r3, [r7, #11]
3400258a:	2b00      	cmp	r3, #0
3400258c:	d102      	bne.n	34002594 <MX25UM51245G_WriteCfg2Register+0x80>
3400258e:	f44f 7380 	mov.w	r3, #256	@ 0x100
34002592:	e001      	b.n	34002598 <MX25UM51245G_WriteCfg2Register+0x84>
34002594:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34002598:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
3400259a:	7abb      	ldrb	r3, [r7, #10]
3400259c:	2b01      	cmp	r3, #1
3400259e:	d102      	bne.n	340025a6 <MX25UM51245G_WriteCfg2Register+0x92>
340025a0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
340025a4:	e000      	b.n	340025a8 <MX25UM51245G_WriteCfg2Register+0x94>
340025a6:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
340025a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
340025aa:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
340025ae:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.Address            = WriteAddr;
340025b0:	687b      	ldr	r3, [r7, #4]
340025b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
340025b4:	2300      	movs	r3, #0
340025b6:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
340025b8:	7afb      	ldrb	r3, [r7, #11]
340025ba:	2b00      	cmp	r3, #0
340025bc:	d102      	bne.n	340025c4 <MX25UM51245G_WriteCfg2Register+0xb0>
340025be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
340025c2:	e001      	b.n	340025c8 <MX25UM51245G_WriteCfg2Register+0xb4>
340025c4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
340025c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
340025ca:	7abb      	ldrb	r3, [r7, #10]
340025cc:	2b01      	cmp	r3, #1
340025ce:	d102      	bne.n	340025d6 <MX25UM51245G_WriteCfg2Register+0xc2>
340025d0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
340025d4:	e000      	b.n	340025d8 <MX25UM51245G_WriteCfg2Register+0xc4>
340025d6:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
340025d8:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DummyCycles        = 0U;
340025da:	2300      	movs	r3, #0
340025dc:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DataLength             = (Mode == MX25UM51245G_SPI_MODE) ? 1U : ((Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U);
340025de:	7afb      	ldrb	r3, [r7, #11]
340025e0:	2b00      	cmp	r3, #0
340025e2:	d006      	beq.n	340025f2 <MX25UM51245G_WriteCfg2Register+0xde>
340025e4:	7abb      	ldrb	r3, [r7, #10]
340025e6:	2b01      	cmp	r3, #1
340025e8:	d101      	bne.n	340025ee <MX25UM51245G_WriteCfg2Register+0xda>
340025ea:	2302      	movs	r3, #2
340025ec:	e002      	b.n	340025f4 <MX25UM51245G_WriteCfg2Register+0xe0>
340025ee:	2301      	movs	r3, #1
340025f0:	e000      	b.n	340025f4 <MX25UM51245G_WriteCfg2Register+0xe0>
340025f2:	2301      	movs	r3, #1
340025f4:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
340025f6:	2300      	movs	r3, #0
340025f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340025fa:	f107 0314 	add.w	r3, r7, #20
340025fe:	f241 3288 	movw	r2, #5000	@ 0x1388
34002602:	4619      	mov	r1, r3
34002604:	68f8      	ldr	r0, [r7, #12]
34002606:	f014 fc85 	bl	34016f14 <HAL_XSPI_Command>
3400260a:	4603      	mov	r3, r0
3400260c:	2b00      	cmp	r3, #0
3400260e:	d002      	beq.n	34002616 <MX25UM51245G_WriteCfg2Register+0x102>
  {
    return MX25UM51245G_ERROR;
34002610:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002614:	e00d      	b.n	34002632 <MX25UM51245G_WriteCfg2Register+0x11e>
  }

  if (HAL_XSPI_Transmit(Ctx, &Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002616:	f241 3288 	movw	r2, #5000	@ 0x1388
3400261a:	f107 0168 	add.w	r1, r7, #104	@ 0x68
3400261e:	68f8      	ldr	r0, [r7, #12]
34002620:	f014 fe8a 	bl	34017338 <HAL_XSPI_Transmit>
34002624:	4603      	mov	r3, r0
34002626:	2b00      	cmp	r3, #0
34002628:	d002      	beq.n	34002630 <MX25UM51245G_WriteCfg2Register+0x11c>
  {
    return MX25UM51245G_ERROR;
3400262a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3400262e:	e000      	b.n	34002632 <MX25UM51245G_WriteCfg2Register+0x11e>
  }

  return MX25UM51245G_OK;
34002630:	2300      	movs	r3, #0
}
34002632:	4618      	mov	r0, r3
34002634:	3760      	adds	r7, #96	@ 0x60
34002636:	46bd      	mov	sp, r7
34002638:	bd80      	pop	{r7, pc}

3400263a <MX25UM51245G_ReadCfg2Register>:
  * @param  Value configuration register 2 value pointer
  * @retval error status
  */
int32_t MX25UM51245G_ReadCfg2Register(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                      MX25UM51245G_Transfer_t Rate, uint32_t ReadAddr, uint8_t *Value)
{
3400263a:	b580      	push	{r7, lr}
3400263c:	b098      	sub	sp, #96	@ 0x60
3400263e:	af00      	add	r7, sp, #0
34002640:	60f8      	str	r0, [r7, #12]
34002642:	607b      	str	r3, [r7, #4]
34002644:	460b      	mov	r3, r1
34002646:	72fb      	strb	r3, [r7, #11]
34002648:	4613      	mov	r3, r2
3400264a:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
3400264c:	f107 0314 	add.w	r3, r7, #20
34002650:	224c      	movs	r2, #76	@ 0x4c
34002652:	2100      	movs	r1, #0
34002654:	4618      	mov	r0, r3
34002656:	f019 fe55 	bl	3401c304 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
3400265a:	7afb      	ldrb	r3, [r7, #11]
3400265c:	2b00      	cmp	r3, #0
3400265e:	d105      	bne.n	3400266c <MX25UM51245G_ReadCfg2Register+0x32>
34002660:	7abb      	ldrb	r3, [r7, #10]
34002662:	2b01      	cmp	r3, #1
34002664:	d102      	bne.n	3400266c <MX25UM51245G_ReadCfg2Register+0x32>
  {
    return MX25UM51245G_ERROR;
34002666:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3400266a:	e07f      	b.n	3400276c <MX25UM51245G_ReadCfg2Register+0x132>
  }

  /* Initialize the reading of status register */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
3400266c:	2300      	movs	r3, #0
3400266e:	617b      	str	r3, [r7, #20]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
34002670:	2300      	movs	r3, #0
34002672:	61bb      	str	r3, [r7, #24]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34002674:	7afb      	ldrb	r3, [r7, #11]
34002676:	2b00      	cmp	r3, #0
34002678:	d101      	bne.n	3400267e <MX25UM51245G_ReadCfg2Register+0x44>
3400267a:	2301      	movs	r3, #1
3400267c:	e000      	b.n	34002680 <MX25UM51245G_ReadCfg2Register+0x46>
3400267e:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34002680:	623b      	str	r3, [r7, #32]
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34002682:	7abb      	ldrb	r3, [r7, #10]
34002684:	2b01      	cmp	r3, #1
34002686:	d101      	bne.n	3400268c <MX25UM51245G_ReadCfg2Register+0x52>
34002688:	2308      	movs	r3, #8
3400268a:	e000      	b.n	3400268e <MX25UM51245G_ReadCfg2Register+0x54>
3400268c:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
3400268e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34002690:	7afb      	ldrb	r3, [r7, #11]
34002692:	2b00      	cmp	r3, #0
34002694:	d101      	bne.n	3400269a <MX25UM51245G_ReadCfg2Register+0x60>
34002696:	2300      	movs	r3, #0
34002698:	e000      	b.n	3400269c <MX25UM51245G_ReadCfg2Register+0x62>
3400269a:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
3400269c:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_READ_CFG_REG2_CMD
                                 : MX25UM51245G_OCTA_READ_CFG_REG2_CMD;
3400269e:	7afb      	ldrb	r3, [r7, #11]
340026a0:	2b00      	cmp	r3, #0
340026a2:	d101      	bne.n	340026a8 <MX25UM51245G_ReadCfg2Register+0x6e>
340026a4:	2371      	movs	r3, #113	@ 0x71
340026a6:	e001      	b.n	340026ac <MX25UM51245G_ReadCfg2Register+0x72>
340026a8:	f247 138e 	movw	r3, #29070	@ 0x718e
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
340026ac:	61fb      	str	r3, [r7, #28]
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
340026ae:	7afb      	ldrb	r3, [r7, #11]
340026b0:	2b00      	cmp	r3, #0
340026b2:	d102      	bne.n	340026ba <MX25UM51245G_ReadCfg2Register+0x80>
340026b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
340026b8:	e001      	b.n	340026be <MX25UM51245G_ReadCfg2Register+0x84>
340026ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
340026be:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
340026c0:	7abb      	ldrb	r3, [r7, #10]
340026c2:	2b01      	cmp	r3, #1
340026c4:	d102      	bne.n	340026cc <MX25UM51245G_ReadCfg2Register+0x92>
340026c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
340026ca:	e000      	b.n	340026ce <MX25UM51245G_ReadCfg2Register+0x94>
340026cc:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
340026ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
340026d0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
340026d4:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.Address            = ReadAddr;
340026d6:	687b      	ldr	r3, [r7, #4]
340026d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
340026da:	2300      	movs	r3, #0
340026dc:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
340026de:	7afb      	ldrb	r3, [r7, #11]
340026e0:	2b00      	cmp	r3, #0
340026e2:	d102      	bne.n	340026ea <MX25UM51245G_ReadCfg2Register+0xb0>
340026e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
340026e8:	e001      	b.n	340026ee <MX25UM51245G_ReadCfg2Register+0xb4>
340026ea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
340026ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
340026f0:	7abb      	ldrb	r3, [r7, #10]
340026f2:	2b01      	cmp	r3, #1
340026f4:	d102      	bne.n	340026fc <MX25UM51245G_ReadCfg2Register+0xc2>
340026f6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
340026fa:	e000      	b.n	340026fe <MX25UM51245G_ReadCfg2Register+0xc4>
340026fc:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
340026fe:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25UM51245G_DTR_TRANSFER)
34002700:	7afb      	ldrb	r3, [r7, #11]
34002702:	2b00      	cmp	r3, #0
34002704:	d006      	beq.n	34002714 <MX25UM51245G_ReadCfg2Register+0xda>
34002706:	7abb      	ldrb	r3, [r7, #10]
34002708:	2b01      	cmp	r3, #1
3400270a:	d101      	bne.n	34002710 <MX25UM51245G_ReadCfg2Register+0xd6>
3400270c:	2305      	movs	r3, #5
3400270e:	e002      	b.n	34002716 <MX25UM51245G_ReadCfg2Register+0xdc>
34002710:	2304      	movs	r3, #4
34002712:	e000      	b.n	34002716 <MX25UM51245G_ReadCfg2Register+0xdc>
34002714:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
34002716:	65bb      	str	r3, [r7, #88]	@ 0x58
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34002718:	7abb      	ldrb	r3, [r7, #10]
3400271a:	2b01      	cmp	r3, #1
3400271c:	d101      	bne.n	34002722 <MX25UM51245G_ReadCfg2Register+0xe8>
3400271e:	2302      	movs	r3, #2
34002720:	e000      	b.n	34002724 <MX25UM51245G_ReadCfg2Register+0xea>
34002722:	2301      	movs	r3, #1
34002724:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
34002726:	7abb      	ldrb	r3, [r7, #10]
34002728:	2b01      	cmp	r3, #1
3400272a:	d102      	bne.n	34002732 <MX25UM51245G_ReadCfg2Register+0xf8>
3400272c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
34002730:	e000      	b.n	34002734 <MX25UM51245G_ReadCfg2Register+0xfa>
34002732:	2300      	movs	r3, #0
34002734:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002736:	f107 0314 	add.w	r3, r7, #20
3400273a:	f241 3288 	movw	r2, #5000	@ 0x1388
3400273e:	4619      	mov	r1, r3
34002740:	68f8      	ldr	r0, [r7, #12]
34002742:	f014 fbe7 	bl	34016f14 <HAL_XSPI_Command>
34002746:	4603      	mov	r3, r0
34002748:	2b00      	cmp	r3, #0
3400274a:	d002      	beq.n	34002752 <MX25UM51245G_ReadCfg2Register+0x118>
  {
    return MX25UM51245G_ERROR;
3400274c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002750:	e00c      	b.n	3400276c <MX25UM51245G_ReadCfg2Register+0x132>
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34002752:	f241 3288 	movw	r2, #5000	@ 0x1388
34002756:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
34002758:	68f8      	ldr	r0, [r7, #12]
3400275a:	f014 fe60 	bl	3401741e <HAL_XSPI_Receive>
3400275e:	4603      	mov	r3, r0
34002760:	2b00      	cmp	r3, #0
34002762:	d002      	beq.n	3400276a <MX25UM51245G_ReadCfg2Register+0x130>
  {
    return MX25UM51245G_ERROR;
34002764:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002768:	e000      	b.n	3400276c <MX25UM51245G_ReadCfg2Register+0x132>
  }

  return MX25UM51245G_OK;
3400276a:	2300      	movs	r3, #0
}
3400276c:	4618      	mov	r0, r3
3400276e:	3760      	adds	r7, #96	@ 0x60
34002770:	46bd      	mov	sp, r7
34002772:	bd80      	pop	{r7, pc}

34002774 <MX25UM51245G_ResetEnable>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25UM51245G_ResetEnable(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode, MX25UM51245G_Transfer_t Rate)
{
34002774:	b580      	push	{r7, lr}
34002776:	b096      	sub	sp, #88	@ 0x58
34002778:	af00      	add	r7, sp, #0
3400277a:	6078      	str	r0, [r7, #4]
3400277c:	460b      	mov	r3, r1
3400277e:	70fb      	strb	r3, [r7, #3]
34002780:	4613      	mov	r3, r2
34002782:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
34002784:	f107 030c 	add.w	r3, r7, #12
34002788:	224c      	movs	r2, #76	@ 0x4c
3400278a:	2100      	movs	r1, #0
3400278c:	4618      	mov	r0, r3
3400278e:	f019 fdb9 	bl	3401c304 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34002792:	78fb      	ldrb	r3, [r7, #3]
34002794:	2b00      	cmp	r3, #0
34002796:	d105      	bne.n	340027a4 <MX25UM51245G_ResetEnable+0x30>
34002798:	78bb      	ldrb	r3, [r7, #2]
3400279a:	2b01      	cmp	r3, #1
3400279c:	d102      	bne.n	340027a4 <MX25UM51245G_ResetEnable+0x30>
  {
    return MX25UM51245G_ERROR;
3400279e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340027a2:	e039      	b.n	34002818 <MX25UM51245G_ResetEnable+0xa4>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
340027a4:	2300      	movs	r3, #0
340027a6:	60fb      	str	r3, [r7, #12]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
340027a8:	2300      	movs	r3, #0
340027aa:	613b      	str	r3, [r7, #16]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
340027ac:	78fb      	ldrb	r3, [r7, #3]
340027ae:	2b00      	cmp	r3, #0
340027b0:	d101      	bne.n	340027b6 <MX25UM51245G_ResetEnable+0x42>
340027b2:	2301      	movs	r3, #1
340027b4:	e000      	b.n	340027b8 <MX25UM51245G_ResetEnable+0x44>
340027b6:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
340027b8:	61bb      	str	r3, [r7, #24]
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
340027ba:	78bb      	ldrb	r3, [r7, #2]
340027bc:	2b01      	cmp	r3, #1
340027be:	d101      	bne.n	340027c4 <MX25UM51245G_ResetEnable+0x50>
340027c0:	2308      	movs	r3, #8
340027c2:	e000      	b.n	340027c6 <MX25UM51245G_ResetEnable+0x52>
340027c4:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
340027c6:	623b      	str	r3, [r7, #32]
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
340027c8:	78fb      	ldrb	r3, [r7, #3]
340027ca:	2b00      	cmp	r3, #0
340027cc:	d101      	bne.n	340027d2 <MX25UM51245G_ResetEnable+0x5e>
340027ce:	2300      	movs	r3, #0
340027d0:	e000      	b.n	340027d4 <MX25UM51245G_ResetEnable+0x60>
340027d2:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
340027d4:	61fb      	str	r3, [r7, #28]
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_RESET_ENABLE_CMD
                                 : MX25UM51245G_OCTA_RESET_ENABLE_CMD;
340027d6:	78fb      	ldrb	r3, [r7, #3]
340027d8:	2b00      	cmp	r3, #0
340027da:	d101      	bne.n	340027e0 <MX25UM51245G_ResetEnable+0x6c>
340027dc:	2366      	movs	r3, #102	@ 0x66
340027de:	e001      	b.n	340027e4 <MX25UM51245G_ResetEnable+0x70>
340027e0:	f246 6399 	movw	r3, #26265	@ 0x6699
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
340027e4:	617b      	str	r3, [r7, #20]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
340027e6:	2300      	movs	r3, #0
340027e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
340027ea:	2300      	movs	r3, #0
340027ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
340027ee:	2300      	movs	r3, #0
340027f0:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.DummyCycles        = 0U;
340027f2:	2300      	movs	r3, #0
340027f4:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
340027f6:	2300      	movs	r3, #0
340027f8:	657b      	str	r3, [r7, #84]	@ 0x54
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340027fa:	f107 030c 	add.w	r3, r7, #12
340027fe:	f241 3288 	movw	r2, #5000	@ 0x1388
34002802:	4619      	mov	r1, r3
34002804:	6878      	ldr	r0, [r7, #4]
34002806:	f014 fb85 	bl	34016f14 <HAL_XSPI_Command>
3400280a:	4603      	mov	r3, r0
3400280c:	2b00      	cmp	r3, #0
3400280e:	d002      	beq.n	34002816 <MX25UM51245G_ResetEnable+0xa2>
  {
    return MX25UM51245G_ERROR;
34002810:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34002814:	e000      	b.n	34002818 <MX25UM51245G_ResetEnable+0xa4>
  }

  return MX25UM51245G_OK;
34002816:	2300      	movs	r3, #0
}
34002818:	4618      	mov	r0, r3
3400281a:	3758      	adds	r7, #88	@ 0x58
3400281c:	46bd      	mov	sp, r7
3400281e:	bd80      	pop	{r7, pc}

34002820 <MX25UM51245G_ResetMemory>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25UM51245G_ResetMemory(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode, MX25UM51245G_Transfer_t Rate)
{
34002820:	b580      	push	{r7, lr}
34002822:	b096      	sub	sp, #88	@ 0x58
34002824:	af00      	add	r7, sp, #0
34002826:	6078      	str	r0, [r7, #4]
34002828:	460b      	mov	r3, r1
3400282a:	70fb      	strb	r3, [r7, #3]
3400282c:	4613      	mov	r3, r2
3400282e:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
34002830:	f107 030c 	add.w	r3, r7, #12
34002834:	224c      	movs	r2, #76	@ 0x4c
34002836:	2100      	movs	r1, #0
34002838:	4618      	mov	r0, r3
3400283a:	f019 fd63 	bl	3401c304 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
3400283e:	78fb      	ldrb	r3, [r7, #3]
34002840:	2b00      	cmp	r3, #0
34002842:	d105      	bne.n	34002850 <MX25UM51245G_ResetMemory+0x30>
34002844:	78bb      	ldrb	r3, [r7, #2]
34002846:	2b01      	cmp	r3, #1
34002848:	d102      	bne.n	34002850 <MX25UM51245G_ResetMemory+0x30>
  {
    return MX25UM51245G_ERROR;
3400284a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3400284e:	e039      	b.n	340028c4 <MX25UM51245G_ResetMemory+0xa4>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
34002850:	2300      	movs	r3, #0
34002852:	60fb      	str	r3, [r7, #12]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
34002854:	2300      	movs	r3, #0
34002856:	613b      	str	r3, [r7, #16]
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34002858:	78fb      	ldrb	r3, [r7, #3]
3400285a:	2b00      	cmp	r3, #0
3400285c:	d101      	bne.n	34002862 <MX25UM51245G_ResetMemory+0x42>
3400285e:	2301      	movs	r3, #1
34002860:	e000      	b.n	34002864 <MX25UM51245G_ResetMemory+0x44>
34002862:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34002864:	61bb      	str	r3, [r7, #24]
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34002866:	78bb      	ldrb	r3, [r7, #2]
34002868:	2b01      	cmp	r3, #1
3400286a:	d101      	bne.n	34002870 <MX25UM51245G_ResetMemory+0x50>
3400286c:	2308      	movs	r3, #8
3400286e:	e000      	b.n	34002872 <MX25UM51245G_ResetMemory+0x52>
34002870:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34002872:	623b      	str	r3, [r7, #32]
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34002874:	78fb      	ldrb	r3, [r7, #3]
34002876:	2b00      	cmp	r3, #0
34002878:	d101      	bne.n	3400287e <MX25UM51245G_ResetMemory+0x5e>
3400287a:	2300      	movs	r3, #0
3400287c:	e000      	b.n	34002880 <MX25UM51245G_ResetMemory+0x60>
3400287e:	2310      	movs	r3, #16
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34002880:	61fb      	str	r3, [r7, #28]
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_RESET_MEMORY_CMD
                                 : MX25UM51245G_OCTA_RESET_MEMORY_CMD;
34002882:	78fb      	ldrb	r3, [r7, #3]
34002884:	2b00      	cmp	r3, #0
34002886:	d101      	bne.n	3400288c <MX25UM51245G_ResetMemory+0x6c>
34002888:	2399      	movs	r3, #153	@ 0x99
3400288a:	e001      	b.n	34002890 <MX25UM51245G_ResetMemory+0x70>
3400288c:	f649 1366 	movw	r3, #39270	@ 0x9966
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34002890:	617b      	str	r3, [r7, #20]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
34002892:	2300      	movs	r3, #0
34002894:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
34002896:	2300      	movs	r3, #0
34002898:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
3400289a:	2300      	movs	r3, #0
3400289c:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.DummyCycles        = 0U;
3400289e:	2300      	movs	r3, #0
340028a0:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
340028a2:	2300      	movs	r3, #0
340028a4:	657b      	str	r3, [r7, #84]	@ 0x54
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340028a6:	f107 030c 	add.w	r3, r7, #12
340028aa:	f241 3288 	movw	r2, #5000	@ 0x1388
340028ae:	4619      	mov	r1, r3
340028b0:	6878      	ldr	r0, [r7, #4]
340028b2:	f014 fb2f 	bl	34016f14 <HAL_XSPI_Command>
340028b6:	4603      	mov	r3, r0
340028b8:	2b00      	cmp	r3, #0
340028ba:	d002      	beq.n	340028c2 <MX25UM51245G_ResetMemory+0xa2>
  {
    return MX25UM51245G_ERROR;
340028bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340028c0:	e000      	b.n	340028c4 <MX25UM51245G_ResetMemory+0xa4>
  }

  return MX25UM51245G_OK;
340028c2:	2300      	movs	r3, #0
}
340028c4:	4618      	mov	r0, r3
340028c6:	3758      	adds	r7, #88	@ 0x58
340028c8:	46bd      	mov	sp, r7
340028ca:	bd80      	pop	{r7, pc}

340028cc <LL_AHB4_GRP1_EnableClock>:
{
340028cc:	b480      	push	{r7}
340028ce:	b085      	sub	sp, #20
340028d0:	af00      	add	r7, sp, #0
340028d2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB4ENSR, Periphs);
340028d4:	4a07      	ldr	r2, [pc, #28]	@ (340028f4 <LL_AHB4_GRP1_EnableClock+0x28>)
340028d6:	687b      	ldr	r3, [r7, #4]
340028d8:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
340028dc:	4b05      	ldr	r3, [pc, #20]	@ (340028f4 <LL_AHB4_GRP1_EnableClock+0x28>)
340028de:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
340028e2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
340028e4:	68fb      	ldr	r3, [r7, #12]
}
340028e6:	bf00      	nop
340028e8:	3714      	adds	r7, #20
340028ea:	46bd      	mov	sp, r7
340028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
340028f0:	4770      	bx	lr
340028f2:	bf00      	nop
340028f4:	56028000 	.word	0x56028000

340028f8 <LL_APB2_GRP1_EnableClock>:
{
340028f8:	b480      	push	{r7}
340028fa:	b085      	sub	sp, #20
340028fc:	af00      	add	r7, sp, #0
340028fe:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->APB2ENSR, Periphs);
34002900:	4a07      	ldr	r2, [pc, #28]	@ (34002920 <LL_APB2_GRP1_EnableClock+0x28>)
34002902:	687b      	ldr	r3, [r7, #4]
34002904:	f8c2 3a6c 	str.w	r3, [r2, #2668]	@ 0xa6c
  tmpreg = READ_REG(RCC->APB2ENR);
34002908:	4b05      	ldr	r3, [pc, #20]	@ (34002920 <LL_APB2_GRP1_EnableClock+0x28>)
3400290a:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
3400290e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34002910:	68fb      	ldr	r3, [r7, #12]
}
34002912:	bf00      	nop
34002914:	3714      	adds	r7, #20
34002916:	46bd      	mov	sp, r7
34002918:	f85d 7b04 	ldr.w	r7, [sp], #4
3400291c:	4770      	bx	lr
3400291e:	bf00      	nop
34002920:	56028000 	.word	0x56028000

34002924 <BSP_SMPS_Init>:
  * @param Voltage configuration
  *          This parameter can be one of the following values:
  *            @arg  SMPS_VOLTAGE_NOMINAL
  *            @arg  SMPS_VOLTAGE_OVERDRIVE
  */
void BSP_SMPS_Init(SMPSVoltage_TypeDef Voltage){
34002924:	b580      	push	{r7, lr}
34002926:	b088      	sub	sp, #32
34002928:	af00      	add	r7, sp, #0
3400292a:	4603      	mov	r3, r0
3400292c:	71fb      	strb	r3, [r7, #7]
  SMPS_GPIO_CLK_ENABLE();
3400292e:	2002      	movs	r0, #2
34002930:	f7ff ffcc 	bl	340028cc <LL_AHB4_GRP1_EnableClock>
  GPIO_InitTypeDef  gpio_init_structure = {0};
34002934:	f107 030c 	add.w	r3, r7, #12
34002938:	2200      	movs	r2, #0
3400293a:	601a      	str	r2, [r3, #0]
3400293c:	605a      	str	r2, [r3, #4]
3400293e:	609a      	str	r2, [r3, #8]
34002940:	60da      	str	r2, [r3, #12]
34002942:	611a      	str	r2, [r3, #16]
  /* configure the external SMPS control pin */
  gpio_init_structure.Pin = SMPS_GPIO_PIN;
34002944:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34002948:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
3400294a:	2301      	movs	r3, #1
3400294c:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
3400294e:	2300      	movs	r3, #0
34002950:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34002952:	2303      	movs	r3, #3
34002954:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SMPS_GPIO_PORT, &gpio_init_structure);
34002956:	f107 030c 	add.w	r3, r7, #12
3400295a:	4619      	mov	r1, r3
3400295c:	4806      	ldr	r0, [pc, #24]	@ (34002978 <BSP_SMPS_Init+0x54>)
3400295e:	f003 f899 	bl	34005a94 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(SMPS_GPIO_PORT, SMPS_GPIO_PIN, (GPIO_PinState) Voltage);
34002962:	79fb      	ldrb	r3, [r7, #7]
34002964:	461a      	mov	r2, r3
34002966:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
3400296a:	4803      	ldr	r0, [pc, #12]	@ (34002978 <BSP_SMPS_Init+0x54>)
3400296c:	f003 fbf2 	bl	34006154 <HAL_GPIO_WritePin>
}
34002970:	bf00      	nop
34002972:	3720      	adds	r7, #32
34002974:	46bd      	mov	sp, r7
34002976:	bd80      	pop	{r7, pc}
34002978:	56020400 	.word	0x56020400

3400297c <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                  configuration information for the specified COM peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
3400297c:	b580      	push	{r7, lr}
3400297e:	b084      	sub	sp, #16
34002980:	af00      	add	r7, sp, #0
34002982:	4603      	mov	r3, r0
34002984:	6039      	str	r1, [r7, #0]
34002986:	71fb      	strb	r3, [r7, #7]
  int32_t status = BSP_ERROR_NONE;
34002988:	2300      	movs	r3, #0
3400298a:	60fb      	str	r3, [r7, #12]

  if (COM_Init == NULL)
3400298c:	683b      	ldr	r3, [r7, #0]
3400298e:	2b00      	cmp	r3, #0
34002990:	d103      	bne.n	3400299a <BSP_COM_Init+0x1e>
  {
    status = BSP_ERROR_WRONG_PARAM;
34002992:	f06f 0301 	mvn.w	r3, #1
34002996:	60fb      	str	r3, [r7, #12]
34002998:	e029      	b.n	340029ee <BSP_COM_Init+0x72>
  }
  else
  {
    /* Initialize COM instance */
    hcom_uart[COM].Instance = COM_UART[COM];
3400299a:	79fa      	ldrb	r2, [r7, #7]
3400299c:	79fb      	ldrb	r3, [r7, #7]
3400299e:	4916      	ldr	r1, [pc, #88]	@ (340029f8 <BSP_COM_Init+0x7c>)
340029a0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
340029a4:	4915      	ldr	r1, [pc, #84]	@ (340029fc <BSP_COM_Init+0x80>)
340029a6:	2094      	movs	r0, #148	@ 0x94
340029a8:	fb00 f303 	mul.w	r3, r0, r3
340029ac:	440b      	add	r3, r1
340029ae:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    UART_MspInit(&hcom_uart[COM]);
340029b0:	79fb      	ldrb	r3, [r7, #7]
340029b2:	2294      	movs	r2, #148	@ 0x94
340029b4:	fb02 f303 	mul.w	r3, r2, r3
340029b8:	4a10      	ldr	r2, [pc, #64]	@ (340029fc <BSP_COM_Init+0x80>)
340029ba:	4413      	add	r3, r2
340029bc:	4618      	mov	r0, r3
340029be:	f000 f853 	bl	34002a68 <UART_MspInit>
        status = BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

    if (status == BSP_ERROR_NONE)
340029c2:	68fb      	ldr	r3, [r7, #12]
340029c4:	2b00      	cmp	r3, #0
340029c6:	d112      	bne.n	340029ee <BSP_COM_Init+0x72>
    {
      if (COM == COM1)
340029c8:	79fb      	ldrb	r3, [r7, #7]
340029ca:	2b00      	cmp	r3, #0
340029cc:	d10f      	bne.n	340029ee <BSP_COM_Init+0x72>
      {
        if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
340029ce:	79fb      	ldrb	r3, [r7, #7]
340029d0:	2294      	movs	r2, #148	@ 0x94
340029d2:	fb02 f303 	mul.w	r3, r2, r3
340029d6:	4a09      	ldr	r2, [pc, #36]	@ (340029fc <BSP_COM_Init+0x80>)
340029d8:	4413      	add	r3, r2
340029da:	6839      	ldr	r1, [r7, #0]
340029dc:	4618      	mov	r0, r3
340029de:	f000 f80f 	bl	34002a00 <MX_USART1_Init>
340029e2:	4603      	mov	r3, r0
340029e4:	2b00      	cmp	r3, #0
340029e6:	d002      	beq.n	340029ee <BSP_COM_Init+0x72>
        {
          status = BSP_ERROR_PERIPH_FAILURE;
340029e8:	f06f 0303 	mvn.w	r3, #3
340029ec:	60fb      	str	r3, [r7, #12]
//        }
      }
    }
  }

  return status;
340029ee:	68fb      	ldr	r3, [r7, #12]
}
340029f0:	4618      	mov	r0, r3
340029f2:	3710      	adds	r7, #16
340029f4:	46bd      	mov	sp, r7
340029f6:	bd80      	pop	{r7, pc}
340029f8:	3402075c 	.word	0x3402075c
340029fc:	34020990 	.word	0x34020990

34002a00 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
34002a00:	b580      	push	{r7, lr}
34002a02:	b082      	sub	sp, #8
34002a04:	af00      	add	r7, sp, #0
34002a06:	6078      	str	r0, [r7, #4]
34002a08:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance            = COM_UART[COM1];
34002a0a:	4b16      	ldr	r3, [pc, #88]	@ (34002a64 <MX_USART1_Init+0x64>)
34002a0c:	681a      	ldr	r2, [r3, #0]
34002a0e:	687b      	ldr	r3, [r7, #4]
34002a10:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate       = COM_Init->BaudRate;
34002a12:	683b      	ldr	r3, [r7, #0]
34002a14:	681a      	ldr	r2, [r3, #0]
34002a16:	687b      	ldr	r3, [r7, #4]
34002a18:	605a      	str	r2, [r3, #4]
  huart->Init.Mode           = UART_MODE_TX_RX;
34002a1a:	687b      	ldr	r3, [r7, #4]
34002a1c:	220c      	movs	r2, #12
34002a1e:	615a      	str	r2, [r3, #20]
  huart->Init.Parity         = (uint32_t)COM_Init->Parity;
34002a20:	683b      	ldr	r3, [r7, #0]
34002a22:	895b      	ldrh	r3, [r3, #10]
34002a24:	461a      	mov	r2, r3
34002a26:	687b      	ldr	r3, [r7, #4]
34002a28:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength     = (uint32_t)COM_Init->WordLength;
34002a2a:	683b      	ldr	r3, [r7, #0]
34002a2c:	685a      	ldr	r2, [r3, #4]
34002a2e:	687b      	ldr	r3, [r7, #4]
34002a30:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits       = (uint32_t)COM_Init->StopBits;
34002a32:	683b      	ldr	r3, [r7, #0]
34002a34:	891b      	ldrh	r3, [r3, #8]
34002a36:	461a      	mov	r2, r3
34002a38:	687b      	ldr	r3, [r7, #4]
34002a3a:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl      = (uint32_t)COM_Init->HwFlowCtl;
34002a3c:	683b      	ldr	r3, [r7, #0]
34002a3e:	899b      	ldrh	r3, [r3, #12]
34002a40:	461a      	mov	r2, r3
34002a42:	687b      	ldr	r3, [r7, #4]
34002a44:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
34002a46:	687b      	ldr	r3, [r7, #4]
34002a48:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34002a4c:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
34002a4e:	687b      	ldr	r3, [r7, #4]
34002a50:	2200      	movs	r2, #0
34002a52:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
34002a54:	6878      	ldr	r0, [r7, #4]
34002a56:	f012 ff3d 	bl	340158d4 <HAL_UART_Init>
34002a5a:	4603      	mov	r3, r0
}
34002a5c:	4618      	mov	r0, r3
34002a5e:	3708      	adds	r7, #8
34002a60:	46bd      	mov	sp, r7
34002a62:	bd80      	pop	{r7, pc}
34002a64:	3402075c 	.word	0x3402075c

34002a68 <UART_MspInit>:
  * @brief  Initialize UART MSP.
  * @param  huart UART handle.
  * @retval None.
  */
static void UART_MspInit(UART_HandleTypeDef *huart)
{
34002a68:	b580      	push	{r7, lr}
34002a6a:	b090      	sub	sp, #64	@ 0x40
34002a6c:	af00      	add	r7, sp, #0
34002a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_Init;
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT};
34002a70:	f107 0320 	add.w	r3, r7, #32
34002a74:	2200      	movs	r2, #0
34002a76:	601a      	str	r2, [r3, #0]
34002a78:	605a      	str	r2, [r3, #4]
34002a7a:	4b34      	ldr	r3, [pc, #208]	@ (34002b4c <UART_MspInit+0xe4>)
34002a7c:	623b      	str	r3, [r7, #32]
  GPIO_TypeDef    *COM_RX_PORT[COMn] = {COM1_RX_GPIO_PORT};
34002a7e:	f107 0318 	add.w	r3, r7, #24
34002a82:	2200      	movs	r2, #0
34002a84:	601a      	str	r2, [r3, #0]
34002a86:	605a      	str	r2, [r3, #4]
34002a88:	4b31      	ldr	r3, [pc, #196]	@ (34002b50 <UART_MspInit+0xe8>)
34002a8a:	61bb      	str	r3, [r7, #24]
  uint16_t         COM_TX_PIN[COMn]  = {COM1_TX_PIN};
34002a8c:	2300      	movs	r3, #0
34002a8e:	617b      	str	r3, [r7, #20]
34002a90:	2320      	movs	r3, #32
34002a92:	82bb      	strh	r3, [r7, #20]
  uint16_t         COM_RX_PIN[COMn]  = {COM1_RX_PIN};
34002a94:	2300      	movs	r3, #0
34002a96:	613b      	str	r3, [r7, #16]
34002a98:	2340      	movs	r3, #64	@ 0x40
34002a9a:	823b      	strh	r3, [r7, #16]
  uint8_t          COM_TX_AF[COMn]   = {COM1_TX_AF};
34002a9c:	2307      	movs	r3, #7
34002a9e:	81bb      	strh	r3, [r7, #12]
  uint8_t          COM_RX_AF[COMn]   = {COM1_RX_AF};
34002aa0:	2307      	movs	r3, #7
34002aa2:	813b      	strh	r3, [r7, #8]
  COM_TypeDef      COM;

  /* Get COM according instance */
  if (huart->Instance == COM1_UART)
34002aa4:	687b      	ldr	r3, [r7, #4]
34002aa6:	681b      	ldr	r3, [r3, #0]
34002aa8:	4a2a      	ldr	r2, [pc, #168]	@ (34002b54 <UART_MspInit+0xec>)
34002aaa:	4293      	cmp	r3, r2
34002aac:	d14a      	bne.n	34002b44 <UART_MspInit+0xdc>
  {
    COM = COM1;
34002aae:	2300      	movs	r3, #0
34002ab0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    /* Enable COM and GPIO clocks */
    COM1_TX_GPIO_CLK_ENABLE();
34002ab4:	2010      	movs	r0, #16
34002ab6:	f7ff ff09 	bl	340028cc <LL_AHB4_GRP1_EnableClock>
    COM1_RX_GPIO_CLK_ENABLE();
34002aba:	2008      	movs	r0, #8
34002abc:	f7ff ff06 	bl	340028cc <LL_AHB4_GRP1_EnableClock>
    COM1_CLK_ENABLE();
34002ac0:	2010      	movs	r0, #16
34002ac2:	f7ff ff19 	bl	340028f8 <LL_APB2_GRP1_EnableClock>
  {
      return;
  }

  /* Configure COM Tx as alternate function */
  GPIO_Init.Pin       = COM_TX_PIN[COM];
34002ac6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002aca:	005b      	lsls	r3, r3, #1
34002acc:	3340      	adds	r3, #64	@ 0x40
34002ace:	443b      	add	r3, r7
34002ad0:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
34002ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
34002ad6:	2302      	movs	r3, #2
34002ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
34002ada:	2302      	movs	r3, #2
34002adc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_Init.Pull      = GPIO_PULLUP;
34002ade:	2301      	movs	r3, #1
34002ae0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_Init.Alternate = COM_TX_AF[COM];
34002ae2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002ae6:	3340      	adds	r3, #64	@ 0x40
34002ae8:	443b      	add	r3, r7
34002aea:	f813 3c34 	ldrb.w	r3, [r3, #-52]
34002aee:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
34002af0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002af4:	009b      	lsls	r3, r3, #2
34002af6:	3340      	adds	r3, #64	@ 0x40
34002af8:	443b      	add	r3, r7
34002afa:	f853 3c20 	ldr.w	r3, [r3, #-32]
34002afe:	f107 0228 	add.w	r2, r7, #40	@ 0x28
34002b02:	4611      	mov	r1, r2
34002b04:	4618      	mov	r0, r3
34002b06:	f002 ffc5 	bl	34005a94 <HAL_GPIO_Init>

  /* Configure COM Rx as alternate function */
  GPIO_Init.Pin       = COM_RX_PIN[COM];
34002b0a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002b0e:	005b      	lsls	r3, r3, #1
34002b10:	3340      	adds	r3, #64	@ 0x40
34002b12:	443b      	add	r3, r7
34002b14:	f833 3c30 	ldrh.w	r3, [r3, #-48]
34002b18:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = COM_RX_AF[COM];
34002b1a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002b1e:	3340      	adds	r3, #64	@ 0x40
34002b20:	443b      	add	r3, r7
34002b22:	f813 3c38 	ldrb.w	r3, [r3, #-56]
34002b26:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
34002b28:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
34002b2c:	009b      	lsls	r3, r3, #2
34002b2e:	3340      	adds	r3, #64	@ 0x40
34002b30:	443b      	add	r3, r7
34002b32:	f853 3c28 	ldr.w	r3, [r3, #-40]
34002b36:	f107 0228 	add.w	r2, r7, #40	@ 0x28
34002b3a:	4611      	mov	r1, r2
34002b3c:	4618      	mov	r0, r3
34002b3e:	f002 ffa9 	bl	34005a94 <HAL_GPIO_Init>
34002b42:	e000      	b.n	34002b46 <UART_MspInit+0xde>
      return;
34002b44:	bf00      	nop
}
34002b46:	3740      	adds	r7, #64	@ 0x40
34002b48:	46bd      	mov	sp, r7
34002b4a:	bd80      	pop	{r7, pc}
34002b4c:	56021000 	.word	0x56021000
34002b50:	56020c00 	.word	0x56020c00
34002b54:	52001000 	.word	0x52001000

34002b58 <LL_AHB4_GRP1_EnableClock>:
{
34002b58:	b480      	push	{r7}
34002b5a:	b085      	sub	sp, #20
34002b5c:	af00      	add	r7, sp, #0
34002b5e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34002b60:	4a07      	ldr	r2, [pc, #28]	@ (34002b80 <LL_AHB4_GRP1_EnableClock+0x28>)
34002b62:	687b      	ldr	r3, [r7, #4]
34002b64:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
34002b68:	4b05      	ldr	r3, [pc, #20]	@ (34002b80 <LL_AHB4_GRP1_EnableClock+0x28>)
34002b6a:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34002b6e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34002b70:	68fb      	ldr	r3, [r7, #12]
}
34002b72:	bf00      	nop
34002b74:	3714      	adds	r7, #20
34002b76:	46bd      	mov	sp, r7
34002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
34002b7c:	4770      	bx	lr
34002b7e:	bf00      	nop
34002b80:	56028000 	.word	0x56028000

34002b84 <LL_AHB5_GRP1_EnableClock>:
{
34002b84:	b480      	push	{r7}
34002b86:	b085      	sub	sp, #20
34002b88:	af00      	add	r7, sp, #0
34002b8a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5ENSR, Periphs);
34002b8c:	4a07      	ldr	r2, [pc, #28]	@ (34002bac <LL_AHB5_GRP1_EnableClock+0x28>)
34002b8e:	687b      	ldr	r3, [r7, #4]
34002b90:	f8c2 3a60 	str.w	r3, [r2, #2656]	@ 0xa60
  tmpreg = READ_REG(RCC->AHB5ENR);
34002b94:	4b05      	ldr	r3, [pc, #20]	@ (34002bac <LL_AHB5_GRP1_EnableClock+0x28>)
34002b96:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
34002b9a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34002b9c:	68fb      	ldr	r3, [r7, #12]
}
34002b9e:	bf00      	nop
34002ba0:	3714      	adds	r7, #20
34002ba2:	46bd      	mov	sp, r7
34002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
34002ba8:	4770      	bx	lr
34002baa:	bf00      	nop
34002bac:	56028000 	.word	0x56028000

34002bb0 <LL_AHB5_GRP1_ForceReset>:
{
34002bb0:	b480      	push	{r7}
34002bb2:	b083      	sub	sp, #12
34002bb4:	af00      	add	r7, sp, #0
34002bb6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5RSTSR, Periphs);
34002bb8:	4a04      	ldr	r2, [pc, #16]	@ (34002bcc <LL_AHB5_GRP1_ForceReset+0x1c>)
34002bba:	687b      	ldr	r3, [r7, #4]
34002bbc:	f8c2 3a20 	str.w	r3, [r2, #2592]	@ 0xa20
}
34002bc0:	bf00      	nop
34002bc2:	370c      	adds	r7, #12
34002bc4:	46bd      	mov	sp, r7
34002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
34002bca:	4770      	bx	lr
34002bcc:	56028000 	.word	0x56028000

34002bd0 <LL_AHB5_GRP1_ReleaseReset>:
{
34002bd0:	b480      	push	{r7}
34002bd2:	b083      	sub	sp, #12
34002bd4:	af00      	add	r7, sp, #0
34002bd6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5RSTCR, Periphs);
34002bd8:	4b06      	ldr	r3, [pc, #24]	@ (34002bf4 <LL_AHB5_GRP1_ReleaseReset+0x24>)
34002bda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34002bde:	461a      	mov	r2, r3
34002be0:	687b      	ldr	r3, [r7, #4]
34002be2:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220
}
34002be6:	bf00      	nop
34002be8:	370c      	adds	r7, #12
34002bea:	46bd      	mov	sp, r7
34002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
34002bf0:	4770      	bx	lr
34002bf2:	bf00      	nop
34002bf4:	56028000 	.word	0x56028000

34002bf8 <BSP_XSPI_NOR_Init>:
  * @param  Instance   XSPI Instance
  * @param  Init       XSPI Init structure
  * @retval BSP status
  */
int32_t BSP_XSPI_NOR_Init(uint32_t Instance, BSP_XSPI_NOR_Init_t *Init)
{
34002bf8:	b590      	push	{r4, r7, lr}
34002bfa:	b095      	sub	sp, #84	@ 0x54
34002bfc:	af00      	add	r7, sp, #0
34002bfe:	6078      	str	r0, [r7, #4]
34002c00:	6039      	str	r1, [r7, #0]
  int32_t ret;
  BSP_XSPI_NOR_Info_t pInfo;
  MX_XSPI_InitTypeDef xspi_init;

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34002c02:	687b      	ldr	r3, [r7, #4]
34002c04:	2b00      	cmp	r3, #0
34002c06:	d003      	beq.n	34002c10 <BSP_XSPI_NOR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
34002c08:	f06f 0301 	mvn.w	r3, #1
34002c0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002c0e:	e080      	b.n	34002d12 <BSP_XSPI_NOR_Init+0x11a>
  }
  else
  {
    /* Check if the instance is already initialized */
    if (Xspi_Nor_Ctx[Instance].IsInitialized == XSPI_ACCESS_NONE)
34002c10:	4947      	ldr	r1, [pc, #284]	@ (34002d30 <BSP_XSPI_NOR_Init+0x138>)
34002c12:	687a      	ldr	r2, [r7, #4]
34002c14:	4613      	mov	r3, r2
34002c16:	005b      	lsls	r3, r3, #1
34002c18:	4413      	add	r3, r2
34002c1a:	440b      	add	r3, r1
34002c1c:	781b      	ldrb	r3, [r3, #0]
34002c1e:	2b00      	cmp	r3, #0
34002c20:	d175      	bne.n	34002d0e <BSP_XSPI_NOR_Init+0x116>
    {
#if (USE_HAL_XSPI_REGISTER_CALLBACKS == 0)
      /* Msp XSPI initialization */
      XSPI_NOR_MspInit(&hxspi_nor[Instance]);
34002c22:	687b      	ldr	r3, [r7, #4]
34002c24:	2264      	movs	r2, #100	@ 0x64
34002c26:	fb02 f303 	mul.w	r3, r2, r3
34002c2a:	4a42      	ldr	r2, [pc, #264]	@ (34002d34 <BSP_XSPI_NOR_Init+0x13c>)
34002c2c:	4413      	add	r3, r2
34002c2e:	4618      	mov	r0, r3
34002c30:	f000 f9b6 	bl	34002fa0 <XSPI_NOR_MspInit>
        }
      }
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

      /* Get Flash information of one memory */
      (void)MX25UM51245G_GetFlashInfo(&pInfo);
34002c34:	f107 031c 	add.w	r3, r7, #28
34002c38:	4618      	mov	r0, r3
34002c3a:	f7ff f9a5 	bl	34001f88 <MX25UM51245G_GetFlashInfo>

      /* Fill config structure */
      xspi_init.ClockPrescaler = 3;
34002c3e:	2303      	movs	r3, #3
34002c40:	613b      	str	r3, [r7, #16]
      xspi_init.MemorySize     = (uint32_t)POSITION_VAL((uint32_t)pInfo.FlashSize);
34002c42:	69fb      	ldr	r3, [r7, #28]
34002c44:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
34002c46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34002c48:	fa93 f3a3 	rbit	r3, r3
34002c4c:	643b      	str	r3, [r7, #64]	@ 0x40
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
34002c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34002c50:	64bb      	str	r3, [r7, #72]	@ 0x48
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
34002c52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34002c54:	2b00      	cmp	r3, #0
34002c56:	d101      	bne.n	34002c5c <BSP_XSPI_NOR_Init+0x64>
  {
    return 32U;
34002c58:	2320      	movs	r3, #32
34002c5a:	e003      	b.n	34002c64 <BSP_XSPI_NOR_Init+0x6c>
  }
  return __builtin_clz(value);
34002c5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34002c5e:	fab3 f383 	clz	r3, r3
34002c62:	b2db      	uxtb	r3, r3
34002c64:	60fb      	str	r3, [r7, #12]
      xspi_init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
34002c66:	2300      	movs	r3, #0
34002c68:	617b      	str	r3, [r7, #20]
      xspi_init.TransferRate   = (uint32_t) Init->TransferRate;
34002c6a:	683b      	ldr	r3, [r7, #0]
34002c6c:	785b      	ldrb	r3, [r3, #1]
34002c6e:	61bb      	str	r3, [r7, #24]

      /* STM32 XSPI interface initialization */
      if (MX_XSPI_NOR_Init(&hxspi_nor[Instance], &xspi_init) != HAL_OK)
34002c70:	687b      	ldr	r3, [r7, #4]
34002c72:	2264      	movs	r2, #100	@ 0x64
34002c74:	fb02 f303 	mul.w	r3, r2, r3
34002c78:	4a2e      	ldr	r2, [pc, #184]	@ (34002d34 <BSP_XSPI_NOR_Init+0x13c>)
34002c7a:	4413      	add	r3, r2
34002c7c:	f107 020c 	add.w	r2, r7, #12
34002c80:	4611      	mov	r1, r2
34002c82:	4618      	mov	r0, r3
34002c84:	f000 f858 	bl	34002d38 <MX_XSPI_NOR_Init>
34002c88:	4603      	mov	r3, r0
34002c8a:	2b00      	cmp	r3, #0
34002c8c:	d003      	beq.n	34002c96 <BSP_XSPI_NOR_Init+0x9e>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
34002c8e:	f06f 0303 	mvn.w	r3, #3
34002c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002c94:	e03d      	b.n	34002d12 <BSP_XSPI_NOR_Init+0x11a>
      }
      /* XSPI memory reset */
      else if (XSPI_NOR_ResetMemory(Instance) != BSP_ERROR_NONE)
34002c96:	6878      	ldr	r0, [r7, #4]
34002c98:	f000 fa50 	bl	3400313c <XSPI_NOR_ResetMemory>
34002c9c:	4603      	mov	r3, r0
34002c9e:	2b00      	cmp	r3, #0
34002ca0:	d003      	beq.n	34002caa <BSP_XSPI_NOR_Init+0xb2>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
34002ca2:	f06f 0304 	mvn.w	r3, #4
34002ca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002ca8:	e033      	b.n	34002d12 <BSP_XSPI_NOR_Init+0x11a>
      }
      /* Check if memory is ready */
      else if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34002caa:	687b      	ldr	r3, [r7, #4]
34002cac:	2264      	movs	r2, #100	@ 0x64
34002cae:	fb02 f303 	mul.w	r3, r2, r3
34002cb2:	4a20      	ldr	r2, [pc, #128]	@ (34002d34 <BSP_XSPI_NOR_Init+0x13c>)
34002cb4:	1898      	adds	r0, r3, r2
34002cb6:	491e      	ldr	r1, [pc, #120]	@ (34002d30 <BSP_XSPI_NOR_Init+0x138>)
34002cb8:	687a      	ldr	r2, [r7, #4]
34002cba:	4613      	mov	r3, r2
34002cbc:	005b      	lsls	r3, r3, #1
34002cbe:	4413      	add	r3, r2
34002cc0:	440b      	add	r3, r1
34002cc2:	3301      	adds	r3, #1
34002cc4:	7819      	ldrb	r1, [r3, #0]
34002cc6:	4c1a      	ldr	r4, [pc, #104]	@ (34002d30 <BSP_XSPI_NOR_Init+0x138>)
34002cc8:	687a      	ldr	r2, [r7, #4]
34002cca:	4613      	mov	r3, r2
34002ccc:	005b      	lsls	r3, r3, #1
34002cce:	4413      	add	r3, r2
34002cd0:	4423      	add	r3, r4
34002cd2:	3302      	adds	r3, #2
34002cd4:	781b      	ldrb	r3, [r3, #0]
34002cd6:	461a      	mov	r2, r3
34002cd8:	f7ff f985 	bl	34001fe6 <MX25UM51245G_AutoPollingMemReady>
34002cdc:	4603      	mov	r3, r0
34002cde:	2b00      	cmp	r3, #0
34002ce0:	d003      	beq.n	34002cea <BSP_XSPI_NOR_Init+0xf2>
                                                Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
34002ce2:	f06f 0304 	mvn.w	r3, #4
34002ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002ce8:	e013      	b.n	34002d12 <BSP_XSPI_NOR_Init+0x11a>
      }
      /* Configure the memory */
      else if (BSP_XSPI_NOR_ConfigFlash(Instance, Init->InterfaceMode, Init->TransferRate) != BSP_ERROR_NONE)
34002cea:	683b      	ldr	r3, [r7, #0]
34002cec:	7819      	ldrb	r1, [r3, #0]
34002cee:	683b      	ldr	r3, [r7, #0]
34002cf0:	785b      	ldrb	r3, [r3, #1]
34002cf2:	461a      	mov	r2, r3
34002cf4:	6878      	ldr	r0, [r7, #4]
34002cf6:	f000 f8c7 	bl	34002e88 <BSP_XSPI_NOR_ConfigFlash>
34002cfa:	4603      	mov	r3, r0
34002cfc:	2b00      	cmp	r3, #0
34002cfe:	d003      	beq.n	34002d08 <BSP_XSPI_NOR_Init+0x110>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
34002d00:	f06f 0304 	mvn.w	r3, #4
34002d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002d06:	e004      	b.n	34002d12 <BSP_XSPI_NOR_Init+0x11a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
34002d08:	2300      	movs	r3, #0
34002d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
34002d0c:	e001      	b.n	34002d12 <BSP_XSPI_NOR_Init+0x11a>
      }
    }
    else
    {
      ret = BSP_ERROR_NONE;
34002d0e:	2300      	movs	r3, #0
34002d10:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }

  HAL_XSPI_SetClockPrescaler(&hxspi_nor[Instance], 0);
34002d12:	687b      	ldr	r3, [r7, #4]
34002d14:	2264      	movs	r2, #100	@ 0x64
34002d16:	fb02 f303 	mul.w	r3, r2, r3
34002d1a:	4a06      	ldr	r2, [pc, #24]	@ (34002d34 <BSP_XSPI_NOR_Init+0x13c>)
34002d1c:	4413      	add	r3, r2
34002d1e:	2100      	movs	r1, #0
34002d20:	4618      	mov	r0, r3
34002d22:	f014 fd8b 	bl	3401783c <HAL_XSPI_SetClockPrescaler>
  /* Return BSP status */
  return ret;
34002d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
34002d28:	4618      	mov	r0, r3
34002d2a:	3754      	adds	r7, #84	@ 0x54
34002d2c:	46bd      	mov	sp, r7
34002d2e:	bd90      	pop	{r4, r7, pc}
34002d30:	34020b1c 	.word	0x34020b1c
34002d34:	34020ab8 	.word	0x34020ab8

34002d38 <MX_XSPI_NOR_Init>:
  * @param  hxspi          XSPI handle
  * @param  Init           XSPI config structure
  * @retval BSP status
  */
__weak HAL_StatusTypeDef MX_XSPI_NOR_Init(XSPI_HandleTypeDef *hxspi, MX_XSPI_InitTypeDef *Init)
{
34002d38:	b580      	push	{r7, lr}
34002d3a:	b082      	sub	sp, #8
34002d3c:	af00      	add	r7, sp, #0
34002d3e:	6078      	str	r0, [r7, #4]
34002d40:	6039      	str	r1, [r7, #0]
  /* XSPI initialization */
  hxspi->Instance = XSPI2;
34002d42:	687b      	ldr	r3, [r7, #4]
34002d44:	4a1e      	ldr	r2, [pc, #120]	@ (34002dc0 <MX_XSPI_NOR_Init+0x88>)
34002d46:	601a      	str	r2, [r3, #0]

  hxspi->Init.FifoThresholdByte       = 4;
34002d48:	687b      	ldr	r3, [r7, #4]
34002d4a:	2204      	movs	r2, #4
34002d4c:	605a      	str	r2, [r3, #4]
  hxspi->Init.MemoryMode              = HAL_XSPI_SINGLE_MEM;
34002d4e:	687b      	ldr	r3, [r7, #4]
34002d50:	2200      	movs	r2, #0
34002d52:	609a      	str	r2, [r3, #8]
  hxspi->Init.MemorySize              = Init->MemorySize; /* 512 MBits */
34002d54:	683b      	ldr	r3, [r7, #0]
34002d56:	681a      	ldr	r2, [r3, #0]
34002d58:	687b      	ldr	r3, [r7, #4]
34002d5a:	611a      	str	r2, [r3, #16]
  hxspi->Init.ChipSelectHighTimeCycle = 2;
34002d5c:	687b      	ldr	r3, [r7, #4]
34002d5e:	2202      	movs	r2, #2
34002d60:	615a      	str	r2, [r3, #20]
  hxspi->Init.FreeRunningClock        = HAL_XSPI_FREERUNCLK_DISABLE;
34002d62:	687b      	ldr	r3, [r7, #4]
34002d64:	2200      	movs	r2, #0
34002d66:	619a      	str	r2, [r3, #24]
  hxspi->Init.ClockMode               = HAL_XSPI_CLOCK_MODE_0;
34002d68:	687b      	ldr	r3, [r7, #4]
34002d6a:	2200      	movs	r2, #0
34002d6c:	61da      	str	r2, [r3, #28]
  hxspi->Init.WrapSize                = HAL_XSPI_WRAP_NOT_SUPPORTED;
34002d6e:	687b      	ldr	r3, [r7, #4]
34002d70:	2200      	movs	r2, #0
34002d72:	621a      	str	r2, [r3, #32]
  hxspi->Init.ClockPrescaler          = Init->ClockPrescaler;
34002d74:	683b      	ldr	r3, [r7, #0]
34002d76:	685a      	ldr	r2, [r3, #4]
34002d78:	687b      	ldr	r3, [r7, #4]
34002d7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi->Init.SampleShifting          = Init->SampleShifting;
34002d7c:	683b      	ldr	r3, [r7, #0]
34002d7e:	689a      	ldr	r2, [r3, #8]
34002d80:	687b      	ldr	r3, [r7, #4]
34002d82:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi->Init.ChipSelectBoundary      = 0;
34002d84:	687b      	ldr	r3, [r7, #4]
34002d86:	2200      	movs	r2, #0
34002d88:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined (OCTOSPI_DCR1_DLYBYP)
  hxspi->Init.DelayBlockBypass           = HAL_XSPI_DELAY_BLOCK_BYPASS;
#endif /* OCTOSPI_DCR1_DLYBYP */

  if (Init->TransferRate == (uint32_t) BSP_XSPI_NOR_DTR_TRANSFER)
34002d8a:	683b      	ldr	r3, [r7, #0]
34002d8c:	68db      	ldr	r3, [r3, #12]
34002d8e:	2b01      	cmp	r3, #1
34002d90:	d108      	bne.n	34002da4 <MX_XSPI_NOR_Init+0x6c>
  {
    hxspi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
34002d92:	687b      	ldr	r3, [r7, #4]
34002d94:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34002d98:	60da      	str	r2, [r3, #12]
    hxspi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
34002d9a:	687b      	ldr	r3, [r7, #4]
34002d9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
34002da0:	62da      	str	r2, [r3, #44]	@ 0x2c
34002da2:	e005      	b.n	34002db0 <MX_XSPI_NOR_Init+0x78>
  }
  else
  {
    hxspi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
34002da4:	687b      	ldr	r3, [r7, #4]
34002da6:	2200      	movs	r2, #0
34002da8:	60da      	str	r2, [r3, #12]
    hxspi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
34002daa:	687b      	ldr	r3, [r7, #4]
34002dac:	2200      	movs	r2, #0
34002dae:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  return HAL_XSPI_Init(hxspi);
34002db0:	6878      	ldr	r0, [r7, #4]
34002db2:	f013 fdb7 	bl	34016924 <HAL_XSPI_Init>
34002db6:	4603      	mov	r3, r0
}
34002db8:	4618      	mov	r0, r3
34002dba:	3708      	adds	r7, #8
34002dbc:	46bd      	mov	sp, r7
34002dbe:	bd80      	pop	{r7, pc}
34002dc0:	5802a000 	.word	0x5802a000

34002dc4 <BSP_XSPI_NOR_EnableMemoryMappedMode>:
  * @brief  Configure the XSPI in memory-mapped mode
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
int32_t BSP_XSPI_NOR_EnableMemoryMappedMode(uint32_t Instance)
{
34002dc4:	b580      	push	{r7, lr}
34002dc6:	b084      	sub	sp, #16
34002dc8:	af00      	add	r7, sp, #0
34002dca:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
34002dcc:	2300      	movs	r3, #0
34002dce:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34002dd0:	687b      	ldr	r3, [r7, #4]
34002dd2:	2b00      	cmp	r3, #0
34002dd4:	d003      	beq.n	34002dde <BSP_XSPI_NOR_EnableMemoryMappedMode+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
34002dd6:	f06f 0301 	mvn.w	r3, #1
34002dda:	60fb      	str	r3, [r7, #12]
34002ddc:	e04b      	b.n	34002e76 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xb2>
  }
  else
  {
    if (Xspi_Nor_Ctx[Instance].TransferRate == BSP_XSPI_NOR_STR_TRANSFER)
34002dde:	4928      	ldr	r1, [pc, #160]	@ (34002e80 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xbc>)
34002de0:	687a      	ldr	r2, [r7, #4]
34002de2:	4613      	mov	r3, r2
34002de4:	005b      	lsls	r3, r3, #1
34002de6:	4413      	add	r3, r2
34002de8:	440b      	add	r3, r1
34002dea:	3302      	adds	r3, #2
34002dec:	781b      	ldrb	r3, [r3, #0]
34002dee:	2b00      	cmp	r3, #0
34002df0:	d121      	bne.n	34002e36 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x72>
    {
      if (MX25UM51245G_EnableMemoryMappedModeSTR(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34002df2:	687b      	ldr	r3, [r7, #4]
34002df4:	2264      	movs	r2, #100	@ 0x64
34002df6:	fb02 f303 	mul.w	r3, r2, r3
34002dfa:	4a22      	ldr	r2, [pc, #136]	@ (34002e84 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xc0>)
34002dfc:	1898      	adds	r0, r3, r2
34002dfe:	4920      	ldr	r1, [pc, #128]	@ (34002e80 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xbc>)
34002e00:	687a      	ldr	r2, [r7, #4]
34002e02:	4613      	mov	r3, r2
34002e04:	005b      	lsls	r3, r3, #1
34002e06:	4413      	add	r3, r2
34002e08:	440b      	add	r3, r1
34002e0a:	3301      	adds	r3, #1
34002e0c:	781b      	ldrb	r3, [r3, #0]
34002e0e:	2201      	movs	r2, #1
34002e10:	4619      	mov	r1, r3
34002e12:	f7ff f998 	bl	34002146 <MX25UM51245G_EnableSTRMemoryMappedMode>
34002e16:	4603      	mov	r3, r0
34002e18:	2b00      	cmp	r3, #0
34002e1a:	d003      	beq.n	34002e24 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x60>
                                                 MX25UM51245G_4BYTES_SIZE) != MX25UM51245G_OK)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
34002e1c:	f06f 0304 	mvn.w	r3, #4
34002e20:	60fb      	str	r3, [r7, #12]
34002e22:	e028      	b.n	34002e76 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xb2>
      }
      else /* Update XSPI context if all operations are well done */
      {
        Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_MMP;
34002e24:	4916      	ldr	r1, [pc, #88]	@ (34002e80 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xbc>)
34002e26:	687a      	ldr	r2, [r7, #4]
34002e28:	4613      	mov	r3, r2
34002e2a:	005b      	lsls	r3, r3, #1
34002e2c:	4413      	add	r3, r2
34002e2e:	440b      	add	r3, r1
34002e30:	2202      	movs	r2, #2
34002e32:	701a      	strb	r2, [r3, #0]
34002e34:	e01f      	b.n	34002e76 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xb2>
      }
    }
    else
    {
      if (MX25UM51245G_EnableMemoryMappedModeDTR(&hxspi_nor[Instance],
34002e36:	687b      	ldr	r3, [r7, #4]
34002e38:	2264      	movs	r2, #100	@ 0x64
34002e3a:	fb02 f303 	mul.w	r3, r2, r3
34002e3e:	4a11      	ldr	r2, [pc, #68]	@ (34002e84 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xc0>)
34002e40:	1898      	adds	r0, r3, r2
34002e42:	490f      	ldr	r1, [pc, #60]	@ (34002e80 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xbc>)
34002e44:	687a      	ldr	r2, [r7, #4]
34002e46:	4613      	mov	r3, r2
34002e48:	005b      	lsls	r3, r3, #1
34002e4a:	4413      	add	r3, r2
34002e4c:	440b      	add	r3, r1
34002e4e:	3301      	adds	r3, #1
34002e50:	781b      	ldrb	r3, [r3, #0]
34002e52:	4619      	mov	r1, r3
34002e54:	f7ff fa21 	bl	3400229a <MX25UM51245G_EnableDTRMemoryMappedMode>
34002e58:	4603      	mov	r3, r0
34002e5a:	2b00      	cmp	r3, #0
34002e5c:	d003      	beq.n	34002e66 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xa2>
                                                 Xspi_Nor_Ctx[Instance].InterfaceMode) != MX25UM51245G_OK)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
34002e5e:	f06f 0304 	mvn.w	r3, #4
34002e62:	60fb      	str	r3, [r7, #12]
34002e64:	e007      	b.n	34002e76 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xb2>
      }
      else /* Update XSPI context if all operations are well done */
      {
        Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_MMP;
34002e66:	4906      	ldr	r1, [pc, #24]	@ (34002e80 <BSP_XSPI_NOR_EnableMemoryMappedMode+0xbc>)
34002e68:	687a      	ldr	r2, [r7, #4]
34002e6a:	4613      	mov	r3, r2
34002e6c:	005b      	lsls	r3, r3, #1
34002e6e:	4413      	add	r3, r2
34002e70:	440b      	add	r3, r1
34002e72:	2202      	movs	r2, #2
34002e74:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Return BSP status */
  return ret;
34002e76:	68fb      	ldr	r3, [r7, #12]
}
34002e78:	4618      	mov	r0, r3
34002e7a:	3710      	adds	r7, #16
34002e7c:	46bd      	mov	sp, r7
34002e7e:	bd80      	pop	{r7, pc}
34002e80:	34020b1c 	.word	0x34020b1c
34002e84:	34020ab8 	.word	0x34020ab8

34002e88 <BSP_XSPI_NOR_ConfigFlash>:
  * @param  Mode      XSPI mode
  * @param  Rate      XSPI transfer rate
  * @retval BSP status
  */
int32_t BSP_XSPI_NOR_ConfigFlash(uint32_t Instance, BSP_XSPI_NOR_Interface_t Mode, BSP_XSPI_NOR_Transfer_t Rate)
{
34002e88:	b580      	push	{r7, lr}
34002e8a:	b084      	sub	sp, #16
34002e8c:	af00      	add	r7, sp, #0
34002e8e:	6078      	str	r0, [r7, #4]
34002e90:	460b      	mov	r3, r1
34002e92:	70fb      	strb	r3, [r7, #3]
34002e94:	4613      	mov	r3, r2
34002e96:	70bb      	strb	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
34002e98:	2300      	movs	r3, #0
34002e9a:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34002e9c:	687b      	ldr	r3, [r7, #4]
34002e9e:	2b00      	cmp	r3, #0
34002ea0:	d003      	beq.n	34002eaa <BSP_XSPI_NOR_ConfigFlash+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
34002ea2:	f06f 0301 	mvn.w	r3, #1
34002ea6:	60fb      	str	r3, [r7, #12]
34002ea8:	e072      	b.n	34002f90 <BSP_XSPI_NOR_ConfigFlash+0x108>
  }
  else
  {
    /* Check if MMP mode locked ************************************************/
    if (Xspi_Nor_Ctx[Instance].IsInitialized == XSPI_ACCESS_MMP)
34002eaa:	493c      	ldr	r1, [pc, #240]	@ (34002f9c <BSP_XSPI_NOR_ConfigFlash+0x114>)
34002eac:	687a      	ldr	r2, [r7, #4]
34002eae:	4613      	mov	r3, r2
34002eb0:	005b      	lsls	r3, r3, #1
34002eb2:	4413      	add	r3, r2
34002eb4:	440b      	add	r3, r1
34002eb6:	781b      	ldrb	r3, [r3, #0]
34002eb8:	2b02      	cmp	r3, #2
34002eba:	d103      	bne.n	34002ec4 <BSP_XSPI_NOR_ConfigFlash+0x3c>
    {
      ret = BSP_ERROR_XSPI_MMP_LOCK_FAILURE;
34002ebc:	f06f 0319 	mvn.w	r3, #25
34002ec0:	60fb      	str	r3, [r7, #12]
34002ec2:	e065      	b.n	34002f90 <BSP_XSPI_NOR_ConfigFlash+0x108>
    }
    else
    {
      /* Setup Flash interface ***************************************************/
      switch (Xspi_Nor_Ctx[Instance].InterfaceMode)
34002ec4:	4935      	ldr	r1, [pc, #212]	@ (34002f9c <BSP_XSPI_NOR_ConfigFlash+0x114>)
34002ec6:	687a      	ldr	r2, [r7, #4]
34002ec8:	4613      	mov	r3, r2
34002eca:	005b      	lsls	r3, r3, #1
34002ecc:	4413      	add	r3, r2
34002ece:	440b      	add	r3, r1
34002ed0:	3301      	adds	r3, #1
34002ed2:	781b      	ldrb	r3, [r3, #0]
34002ed4:	2b01      	cmp	r3, #1
34002ed6:	d12b      	bne.n	34002f30 <BSP_XSPI_NOR_ConfigFlash+0xa8>
      {
        case BSP_XSPI_NOR_OPI_MODE :  /* 8-8-8 commands */
          if ((Mode != BSP_XSPI_NOR_OPI_MODE) || (Rate != Xspi_Nor_Ctx[Instance].TransferRate))
34002ed8:	78fb      	ldrb	r3, [r7, #3]
34002eda:	2b01      	cmp	r3, #1
34002edc:	d10a      	bne.n	34002ef4 <BSP_XSPI_NOR_ConfigFlash+0x6c>
34002ede:	492f      	ldr	r1, [pc, #188]	@ (34002f9c <BSP_XSPI_NOR_ConfigFlash+0x114>)
34002ee0:	687a      	ldr	r2, [r7, #4]
34002ee2:	4613      	mov	r3, r2
34002ee4:	005b      	lsls	r3, r3, #1
34002ee6:	4413      	add	r3, r2
34002ee8:	440b      	add	r3, r1
34002eea:	3302      	adds	r3, #2
34002eec:	781b      	ldrb	r3, [r3, #0]
34002eee:	78ba      	ldrb	r2, [r7, #2]
34002ef0:	429a      	cmp	r2, r3
34002ef2:	d02d      	beq.n	34002f50 <BSP_XSPI_NOR_ConfigFlash+0xc8>
          {
            /* Exit OPI mode */
            ret = XSPI_NOR_ExitOPIMode(Instance);
34002ef4:	6878      	ldr	r0, [r7, #4]
34002ef6:	f000 fb7d 	bl	340035f4 <XSPI_NOR_ExitOPIMode>
34002efa:	60f8      	str	r0, [r7, #12]

            if ((ret == BSP_ERROR_NONE) && (Mode == BSP_XSPI_NOR_OPI_MODE))
34002efc:	68fb      	ldr	r3, [r7, #12]
34002efe:	2b00      	cmp	r3, #0
34002f00:	d126      	bne.n	34002f50 <BSP_XSPI_NOR_ConfigFlash+0xc8>
34002f02:	78fb      	ldrb	r3, [r7, #3]
34002f04:	2b01      	cmp	r3, #1
34002f06:	d123      	bne.n	34002f50 <BSP_XSPI_NOR_ConfigFlash+0xc8>
            {

              if (Xspi_Nor_Ctx[Instance].TransferRate == BSP_XSPI_NOR_STR_TRANSFER)
34002f08:	4924      	ldr	r1, [pc, #144]	@ (34002f9c <BSP_XSPI_NOR_ConfigFlash+0x114>)
34002f0a:	687a      	ldr	r2, [r7, #4]
34002f0c:	4613      	mov	r3, r2
34002f0e:	005b      	lsls	r3, r3, #1
34002f10:	4413      	add	r3, r2
34002f12:	440b      	add	r3, r1
34002f14:	3302      	adds	r3, #2
34002f16:	781b      	ldrb	r3, [r3, #0]
34002f18:	2b00      	cmp	r3, #0
34002f1a:	d104      	bne.n	34002f26 <BSP_XSPI_NOR_ConfigFlash+0x9e>
              {
                /* Enter DTR OPI mode */
                ret = XSPI_NOR_EnterDOPIMode(Instance);
34002f1c:	6878      	ldr	r0, [r7, #4]
34002f1e:	f000 f9ad 	bl	3400327c <XSPI_NOR_EnterDOPIMode>
34002f22:	60f8      	str	r0, [r7, #12]
                /* Enter STR OPI mode */
                ret = XSPI_NOR_EnterSOPIMode(Instance);
              }
            }
          }
          break;
34002f24:	e014      	b.n	34002f50 <BSP_XSPI_NOR_ConfigFlash+0xc8>
                ret = XSPI_NOR_EnterSOPIMode(Instance);
34002f26:	6878      	ldr	r0, [r7, #4]
34002f28:	f000 fa98 	bl	3400345c <XSPI_NOR_EnterSOPIMode>
34002f2c:	60f8      	str	r0, [r7, #12]
          break;
34002f2e:	e00f      	b.n	34002f50 <BSP_XSPI_NOR_ConfigFlash+0xc8>

        case BSP_XSPI_NOR_SPI_MODE :  /* 1-1-1 commands, Power on H/W default setting */
        default :
          if (Mode == BSP_XSPI_NOR_OPI_MODE)
34002f30:	78fb      	ldrb	r3, [r7, #3]
34002f32:	2b01      	cmp	r3, #1
34002f34:	d10e      	bne.n	34002f54 <BSP_XSPI_NOR_ConfigFlash+0xcc>
          {
            if (Rate == BSP_XSPI_NOR_STR_TRANSFER)
34002f36:	78bb      	ldrb	r3, [r7, #2]
34002f38:	2b00      	cmp	r3, #0
34002f3a:	d104      	bne.n	34002f46 <BSP_XSPI_NOR_ConfigFlash+0xbe>
            {
              /* Enter STR OPI mode */
              ret = XSPI_NOR_EnterSOPIMode(Instance);
34002f3c:	6878      	ldr	r0, [r7, #4]
34002f3e:	f000 fa8d 	bl	3400345c <XSPI_NOR_EnterSOPIMode>
34002f42:	60f8      	str	r0, [r7, #12]
            {
              /* Enter DTR OPI mode */
              ret = XSPI_NOR_EnterDOPIMode(Instance);
            }
          }
          break;
34002f44:	e006      	b.n	34002f54 <BSP_XSPI_NOR_ConfigFlash+0xcc>
              ret = XSPI_NOR_EnterDOPIMode(Instance);
34002f46:	6878      	ldr	r0, [r7, #4]
34002f48:	f000 f998 	bl	3400327c <XSPI_NOR_EnterDOPIMode>
34002f4c:	60f8      	str	r0, [r7, #12]
          break;
34002f4e:	e001      	b.n	34002f54 <BSP_XSPI_NOR_ConfigFlash+0xcc>
          break;
34002f50:	bf00      	nop
34002f52:	e000      	b.n	34002f56 <BSP_XSPI_NOR_ConfigFlash+0xce>
          break;
34002f54:	bf00      	nop
      }

      /* Update XSPI context if all operations are well done */
      if (ret == BSP_ERROR_NONE)
34002f56:	68fb      	ldr	r3, [r7, #12]
34002f58:	2b00      	cmp	r3, #0
34002f5a:	d119      	bne.n	34002f90 <BSP_XSPI_NOR_ConfigFlash+0x108>
      {
        /* Update current status parameter *****************************************/
        Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_INDIRECT;
34002f5c:	490f      	ldr	r1, [pc, #60]	@ (34002f9c <BSP_XSPI_NOR_ConfigFlash+0x114>)
34002f5e:	687a      	ldr	r2, [r7, #4]
34002f60:	4613      	mov	r3, r2
34002f62:	005b      	lsls	r3, r3, #1
34002f64:	4413      	add	r3, r2
34002f66:	440b      	add	r3, r1
34002f68:	2201      	movs	r2, #1
34002f6a:	701a      	strb	r2, [r3, #0]
        Xspi_Nor_Ctx[Instance].InterfaceMode = Mode;
34002f6c:	490b      	ldr	r1, [pc, #44]	@ (34002f9c <BSP_XSPI_NOR_ConfigFlash+0x114>)
34002f6e:	687a      	ldr	r2, [r7, #4]
34002f70:	4613      	mov	r3, r2
34002f72:	005b      	lsls	r3, r3, #1
34002f74:	4413      	add	r3, r2
34002f76:	440b      	add	r3, r1
34002f78:	3301      	adds	r3, #1
34002f7a:	78fa      	ldrb	r2, [r7, #3]
34002f7c:	701a      	strb	r2, [r3, #0]
        Xspi_Nor_Ctx[Instance].TransferRate  = Rate;
34002f7e:	4907      	ldr	r1, [pc, #28]	@ (34002f9c <BSP_XSPI_NOR_ConfigFlash+0x114>)
34002f80:	687a      	ldr	r2, [r7, #4]
34002f82:	4613      	mov	r3, r2
34002f84:	005b      	lsls	r3, r3, #1
34002f86:	4413      	add	r3, r2
34002f88:	440b      	add	r3, r1
34002f8a:	3302      	adds	r3, #2
34002f8c:	78ba      	ldrb	r2, [r7, #2]
34002f8e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Return BSP status */
  return ret;
34002f90:	68fb      	ldr	r3, [r7, #12]
}
34002f92:	4618      	mov	r0, r3
34002f94:	3710      	adds	r7, #16
34002f96:	46bd      	mov	sp, r7
34002f98:	bd80      	pop	{r7, pc}
34002f9a:	bf00      	nop
34002f9c:	34020b1c 	.word	0x34020b1c

34002fa0 <XSPI_NOR_MspInit>:
  * @brief  Initializes the XSPI MSP.
  * @param  hxspi XSPI handle
  * @retval None
  */
static void XSPI_NOR_MspInit(XSPI_HandleTypeDef *hxspi)
{
34002fa0:	b580      	push	{r7, lr}
34002fa2:	b088      	sub	sp, #32
34002fa4:	af00      	add	r7, sp, #0
34002fa6:	6078      	str	r0, [r7, #4]

  /* hxspi unused argument(s) compilation warning */
  UNUSED(hxspi);

  /* Enable the XSPI memory interface clock */
  XSPI_CLK_ENABLE();
34002fa8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34002fac:	f7ff fdea 	bl	34002b84 <LL_AHB5_GRP1_EnableClock>

  /* XSPI power enable */
  __HAL_RCC_PWR_CLK_ENABLE();
34002fb0:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
34002fb4:	f7ff fdd0 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  HAL_PWREx_EnableVddIO3();
34002fb8:	f003 f968 	bl	3400628c <HAL_PWREx_EnableVddIO3>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO3, PWR_VDDIO_RANGE_1V8);
34002fbc:	2101      	movs	r1, #1
34002fbe:	2002      	movs	r0, #2
34002fc0:	f003 f8f4 	bl	340061ac <HAL_PWREx_ConfigVddIORange>

  /* Reset the XSPI memory interface */
  XSPI_FORCE_RESET();
34002fc4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34002fc8:	f7ff fdf2 	bl	34002bb0 <LL_AHB5_GRP1_ForceReset>
  XSPI_RELEASE_RESET();
34002fcc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34002fd0:	f7ff fdfe 	bl	34002bd0 <LL_AHB5_GRP1_ReleaseReset>

  /* Enable GPIO clocks */
  XSPI_CLK_GPIO_CLK_ENABLE();
34002fd4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34002fd8:	f7ff fdbe 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  XSPI_DQS_GPIO_CLK_ENABLE();
34002fdc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34002fe0:	f7ff fdba 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  XSPI_CS_GPIO_CLK_ENABLE();
34002fe4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34002fe8:	f7ff fdb6 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  XSPI_D0_GPIO_CLK_ENABLE();
34002fec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34002ff0:	f7ff fdb2 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  XSPI_D1_GPIO_CLK_ENABLE();
34002ff4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34002ff8:	f7ff fdae 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  XSPI_D2_GPIO_CLK_ENABLE();
34002ffc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34003000:	f7ff fdaa 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  XSPI_D3_GPIO_CLK_ENABLE();
34003004:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34003008:	f7ff fda6 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  XSPI_D4_GPIO_CLK_ENABLE();
3400300c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34003010:	f7ff fda2 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  XSPI_D5_GPIO_CLK_ENABLE();
34003014:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34003018:	f7ff fd9e 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  XSPI_D6_GPIO_CLK_ENABLE();
3400301c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34003020:	f7ff fd9a 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>
  XSPI_D7_GPIO_CLK_ENABLE();
34003024:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34003028:	f7ff fd96 	bl	34002b58 <LL_AHB4_GRP1_EnableClock>

  /* XSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_CS_PIN;
3400302c:	2302      	movs	r3, #2
3400302e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
34003030:	2302      	movs	r3, #2
34003032:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
34003034:	2301      	movs	r3, #1
34003036:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
34003038:	2303      	movs	r3, #3
3400303a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = XSPI_CS_PIN_AF;
3400303c:	2309      	movs	r3, #9
3400303e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_CS_GPIO_PORT, &GPIO_InitStruct);
34003040:	f107 030c 	add.w	r3, r7, #12
34003044:	4619      	mov	r1, r3
34003046:	483c      	ldr	r0, [pc, #240]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
34003048:	f002 fd24 	bl	34005a94 <HAL_GPIO_Init>

  /* XSPI CLK GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_CLK_PIN;
3400304c:	2340      	movs	r3, #64	@ 0x40
3400304e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
34003050:	2300      	movs	r3, #0
34003052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = XSPI_CLK_PIN_AF;
34003054:	2309      	movs	r3, #9
34003056:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_CLK_GPIO_PORT, &GPIO_InitStruct);
34003058:	f107 030c 	add.w	r3, r7, #12
3400305c:	4619      	mov	r1, r3
3400305e:	4836      	ldr	r0, [pc, #216]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
34003060:	f002 fd18 	bl	34005a94 <HAL_GPIO_Init>

  /* XSPI D0 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D0_PIN;
34003064:	2304      	movs	r3, #4
34003066:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D0_PIN_AF;
34003068:	2309      	movs	r3, #9
3400306a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D0_GPIO_PORT, &GPIO_InitStruct);
3400306c:	f107 030c 	add.w	r3, r7, #12
34003070:	4619      	mov	r1, r3
34003072:	4831      	ldr	r0, [pc, #196]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
34003074:	f002 fd0e 	bl	34005a94 <HAL_GPIO_Init>

  /* XSPI D1 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D1_PIN;
34003078:	2308      	movs	r3, #8
3400307a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D1_PIN_AF;
3400307c:	2309      	movs	r3, #9
3400307e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D1_GPIO_PORT, &GPIO_InitStruct);
34003080:	f107 030c 	add.w	r3, r7, #12
34003084:	4619      	mov	r1, r3
34003086:	482c      	ldr	r0, [pc, #176]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
34003088:	f002 fd04 	bl	34005a94 <HAL_GPIO_Init>

  /* XSPI D2 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D2_PIN;
3400308c:	2310      	movs	r3, #16
3400308e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D2_PIN_AF;
34003090:	2309      	movs	r3, #9
34003092:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D2_GPIO_PORT, &GPIO_InitStruct);
34003094:	f107 030c 	add.w	r3, r7, #12
34003098:	4619      	mov	r1, r3
3400309a:	4827      	ldr	r0, [pc, #156]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
3400309c:	f002 fcfa 	bl	34005a94 <HAL_GPIO_Init>

  /* XSPI D3 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D3_PIN;
340030a0:	2320      	movs	r3, #32
340030a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D3_PIN_AF;
340030a4:	2309      	movs	r3, #9
340030a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D3_GPIO_PORT, &GPIO_InitStruct);
340030a8:	f107 030c 	add.w	r3, r7, #12
340030ac:	4619      	mov	r1, r3
340030ae:	4822      	ldr	r0, [pc, #136]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
340030b0:	f002 fcf0 	bl	34005a94 <HAL_GPIO_Init>

  /* XSPI D4 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D4_PIN;
340030b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
340030b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D4_PIN_AF;
340030ba:	2309      	movs	r3, #9
340030bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D4_GPIO_PORT, &GPIO_InitStruct);
340030be:	f107 030c 	add.w	r3, r7, #12
340030c2:	4619      	mov	r1, r3
340030c4:	481c      	ldr	r0, [pc, #112]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
340030c6:	f002 fce5 	bl	34005a94 <HAL_GPIO_Init>

  /* XSPI D5 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D5_PIN;
340030ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
340030ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D5_PIN_AF;
340030d0:	2309      	movs	r3, #9
340030d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D5_GPIO_PORT, &GPIO_InitStruct);
340030d4:	f107 030c 	add.w	r3, r7, #12
340030d8:	4619      	mov	r1, r3
340030da:	4817      	ldr	r0, [pc, #92]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
340030dc:	f002 fcda 	bl	34005a94 <HAL_GPIO_Init>

  /* XSPI D6 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D6_PIN;
340030e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
340030e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D6_PIN_AF;
340030e6:	2309      	movs	r3, #9
340030e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D6_GPIO_PORT, &GPIO_InitStruct);
340030ea:	f107 030c 	add.w	r3, r7, #12
340030ee:	4619      	mov	r1, r3
340030f0:	4811      	ldr	r0, [pc, #68]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
340030f2:	f002 fccf 	bl	34005a94 <HAL_GPIO_Init>

  /* XSPI D7 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_D7_PIN;
340030f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
340030fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_D7_PIN_AF;
340030fc:	2309      	movs	r3, #9
340030fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_D7_GPIO_PORT, &GPIO_InitStruct);
34003100:	f107 030c 	add.w	r3, r7, #12
34003104:	4619      	mov	r1, r3
34003106:	480c      	ldr	r0, [pc, #48]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
34003108:	f002 fcc4 	bl	34005a94 <HAL_GPIO_Init>

  /* XSPI DQS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = XSPI_DQS_PIN;
3400310c:	2301      	movs	r3, #1
3400310e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = XSPI_DQS_PIN_AF;
34003110:	2309      	movs	r3, #9
34003112:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XSPI_DQS_GPIO_PORT, &GPIO_InitStruct);
34003114:	f107 030c 	add.w	r3, r7, #12
34003118:	4619      	mov	r1, r3
3400311a:	4807      	ldr	r0, [pc, #28]	@ (34003138 <XSPI_NOR_MspInit+0x198>)
3400311c:	f002 fcba 	bl	34005a94 <HAL_GPIO_Init>

  /* Configure the NVIC for XSPI */
  /* NVIC configuration for XSPI interrupt */
  HAL_NVIC_SetPriority(XSPI1_IRQn, 0x0F, 0);
34003120:	2200      	movs	r2, #0
34003122:	210f      	movs	r1, #15
34003124:	20aa      	movs	r0, #170	@ 0xaa
34003126:	f001 f92b 	bl	34004380 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(XSPI1_IRQn);
3400312a:	20aa      	movs	r0, #170	@ 0xaa
3400312c:	f001 f982 	bl	34004434 <HAL_NVIC_EnableIRQ>
}
34003130:	bf00      	nop
34003132:	3720      	adds	r7, #32
34003134:	46bd      	mov	sp, r7
34003136:	bd80      	pop	{r7, pc}
34003138:	56023400 	.word	0x56023400

3400313c <XSPI_NOR_ResetMemory>:
  * @brief  This function reset the XSPI memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
static int32_t XSPI_NOR_ResetMemory(uint32_t Instance)
{
3400313c:	b580      	push	{r7, lr}
3400313e:	b084      	sub	sp, #16
34003140:	af00      	add	r7, sp, #0
34003142:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
34003144:	2300      	movs	r3, #0
34003146:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34003148:	687b      	ldr	r3, [r7, #4]
3400314a:	2b00      	cmp	r3, #0
3400314c:	d003      	beq.n	34003156 <XSPI_NOR_ResetMemory+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
3400314e:	f06f 0301 	mvn.w	r3, #1
34003152:	60fb      	str	r3, [r7, #12]
34003154:	e088      	b.n	34003268 <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetEnable(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE,
34003156:	687b      	ldr	r3, [r7, #4]
34003158:	2264      	movs	r2, #100	@ 0x64
3400315a:	fb02 f303 	mul.w	r3, r2, r3
3400315e:	4a45      	ldr	r2, [pc, #276]	@ (34003274 <XSPI_NOR_ResetMemory+0x138>)
34003160:	4413      	add	r3, r2
34003162:	2200      	movs	r2, #0
34003164:	2100      	movs	r1, #0
34003166:	4618      	mov	r0, r3
34003168:	f7ff fb04 	bl	34002774 <MX25UM51245G_ResetEnable>
3400316c:	4603      	mov	r3, r0
3400316e:	2b00      	cmp	r3, #0
34003170:	d003      	beq.n	3400317a <XSPI_NOR_ResetMemory+0x3e>
                                    BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003172:	f06f 0304 	mvn.w	r3, #4
34003176:	60fb      	str	r3, [r7, #12]
34003178:	e076      	b.n	34003268 <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetMemory(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE,
3400317a:	687b      	ldr	r3, [r7, #4]
3400317c:	2264      	movs	r2, #100	@ 0x64
3400317e:	fb02 f303 	mul.w	r3, r2, r3
34003182:	4a3c      	ldr	r2, [pc, #240]	@ (34003274 <XSPI_NOR_ResetMemory+0x138>)
34003184:	4413      	add	r3, r2
34003186:	2200      	movs	r2, #0
34003188:	2100      	movs	r1, #0
3400318a:	4618      	mov	r0, r3
3400318c:	f7ff fb48 	bl	34002820 <MX25UM51245G_ResetMemory>
34003190:	4603      	mov	r3, r0
34003192:	2b00      	cmp	r3, #0
34003194:	d003      	beq.n	3400319e <XSPI_NOR_ResetMemory+0x62>
                                    BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003196:	f06f 0304 	mvn.w	r3, #4
3400319a:	60fb      	str	r3, [r7, #12]
3400319c:	e064      	b.n	34003268 <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetEnable(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
3400319e:	687b      	ldr	r3, [r7, #4]
340031a0:	2264      	movs	r2, #100	@ 0x64
340031a2:	fb02 f303 	mul.w	r3, r2, r3
340031a6:	4a33      	ldr	r2, [pc, #204]	@ (34003274 <XSPI_NOR_ResetMemory+0x138>)
340031a8:	4413      	add	r3, r2
340031aa:	2200      	movs	r2, #0
340031ac:	2101      	movs	r1, #1
340031ae:	4618      	mov	r0, r3
340031b0:	f7ff fae0 	bl	34002774 <MX25UM51245G_ResetEnable>
340031b4:	4603      	mov	r3, r0
340031b6:	2b00      	cmp	r3, #0
340031b8:	d003      	beq.n	340031c2 <XSPI_NOR_ResetMemory+0x86>
                                    BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340031ba:	f06f 0304 	mvn.w	r3, #4
340031be:	60fb      	str	r3, [r7, #12]
340031c0:	e052      	b.n	34003268 <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetMemory(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
340031c2:	687b      	ldr	r3, [r7, #4]
340031c4:	2264      	movs	r2, #100	@ 0x64
340031c6:	fb02 f303 	mul.w	r3, r2, r3
340031ca:	4a2a      	ldr	r2, [pc, #168]	@ (34003274 <XSPI_NOR_ResetMemory+0x138>)
340031cc:	4413      	add	r3, r2
340031ce:	2200      	movs	r2, #0
340031d0:	2101      	movs	r1, #1
340031d2:	4618      	mov	r0, r3
340031d4:	f7ff fb24 	bl	34002820 <MX25UM51245G_ResetMemory>
340031d8:	4603      	mov	r3, r0
340031da:	2b00      	cmp	r3, #0
340031dc:	d003      	beq.n	340031e6 <XSPI_NOR_ResetMemory+0xaa>
                                    BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340031de:	f06f 0304 	mvn.w	r3, #4
340031e2:	60fb      	str	r3, [r7, #12]
340031e4:	e040      	b.n	34003268 <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetEnable(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
340031e6:	687b      	ldr	r3, [r7, #4]
340031e8:	2264      	movs	r2, #100	@ 0x64
340031ea:	fb02 f303 	mul.w	r3, r2, r3
340031ee:	4a21      	ldr	r2, [pc, #132]	@ (34003274 <XSPI_NOR_ResetMemory+0x138>)
340031f0:	4413      	add	r3, r2
340031f2:	2201      	movs	r2, #1
340031f4:	2101      	movs	r1, #1
340031f6:	4618      	mov	r0, r3
340031f8:	f7ff fabc 	bl	34002774 <MX25UM51245G_ResetEnable>
340031fc:	4603      	mov	r3, r0
340031fe:	2b00      	cmp	r3, #0
34003200:	d003      	beq.n	3400320a <XSPI_NOR_ResetMemory+0xce>
                                    BSP_XSPI_NOR_DTR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003202:	f06f 0304 	mvn.w	r3, #4
34003206:	60fb      	str	r3, [r7, #12]
34003208:	e02e      	b.n	34003268 <XSPI_NOR_ResetMemory+0x12c>
  }
  else if (MX25UM51245G_ResetMemory(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
3400320a:	687b      	ldr	r3, [r7, #4]
3400320c:	2264      	movs	r2, #100	@ 0x64
3400320e:	fb02 f303 	mul.w	r3, r2, r3
34003212:	4a18      	ldr	r2, [pc, #96]	@ (34003274 <XSPI_NOR_ResetMemory+0x138>)
34003214:	4413      	add	r3, r2
34003216:	2201      	movs	r2, #1
34003218:	2101      	movs	r1, #1
3400321a:	4618      	mov	r0, r3
3400321c:	f7ff fb00 	bl	34002820 <MX25UM51245G_ResetMemory>
34003220:	4603      	mov	r3, r0
34003222:	2b00      	cmp	r3, #0
34003224:	d003      	beq.n	3400322e <XSPI_NOR_ResetMemory+0xf2>
                                    BSP_XSPI_NOR_DTR_TRANSFER) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003226:	f06f 0304 	mvn.w	r3, #4
3400322a:	60fb      	str	r3, [r7, #12]
3400322c:	e01c      	b.n	34003268 <XSPI_NOR_ResetMemory+0x12c>
  }
  else
  {
    Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_INDIRECT;      /* After reset S/W setting to indirect access  */
3400322e:	4912      	ldr	r1, [pc, #72]	@ (34003278 <XSPI_NOR_ResetMemory+0x13c>)
34003230:	687a      	ldr	r2, [r7, #4]
34003232:	4613      	mov	r3, r2
34003234:	005b      	lsls	r3, r3, #1
34003236:	4413      	add	r3, r2
34003238:	440b      	add	r3, r1
3400323a:	2201      	movs	r2, #1
3400323c:	701a      	strb	r2, [r3, #0]
    Xspi_Nor_Ctx[Instance].InterfaceMode = BSP_XSPI_NOR_SPI_MODE;     /* After reset H/W back to SPI mode by default */
3400323e:	490e      	ldr	r1, [pc, #56]	@ (34003278 <XSPI_NOR_ResetMemory+0x13c>)
34003240:	687a      	ldr	r2, [r7, #4]
34003242:	4613      	mov	r3, r2
34003244:	005b      	lsls	r3, r3, #1
34003246:	4413      	add	r3, r2
34003248:	440b      	add	r3, r1
3400324a:	3301      	adds	r3, #1
3400324c:	2200      	movs	r2, #0
3400324e:	701a      	strb	r2, [r3, #0]
    Xspi_Nor_Ctx[Instance].TransferRate  = BSP_XSPI_NOR_STR_TRANSFER; /* After reset S/W setting to STR mode         */
34003250:	4909      	ldr	r1, [pc, #36]	@ (34003278 <XSPI_NOR_ResetMemory+0x13c>)
34003252:	687a      	ldr	r2, [r7, #4]
34003254:	4613      	mov	r3, r2
34003256:	005b      	lsls	r3, r3, #1
34003258:	4413      	add	r3, r2
3400325a:	440b      	add	r3, r1
3400325c:	3302      	adds	r3, #2
3400325e:	2200      	movs	r2, #0
34003260:	701a      	strb	r2, [r3, #0]

    /* After SWreset CMD, wait in case SWReset occurred during erase operation */
    HAL_Delay(MX25UM51245G_RESET_MAX_TIME);
34003262:	2064      	movs	r0, #100	@ 0x64
34003264:	f000 fd96 	bl	34003d94 <HAL_Delay>
  }

  /* Return BSP status */
  return ret;
34003268:	68fb      	ldr	r3, [r7, #12]
}
3400326a:	4618      	mov	r0, r3
3400326c:	3710      	adds	r7, #16
3400326e:	46bd      	mov	sp, r7
34003270:	bd80      	pop	{r7, pc}
34003272:	bf00      	nop
34003274:	34020ab8 	.word	0x34020ab8
34003278:	34020b1c 	.word	0x34020b1c

3400327c <XSPI_NOR_EnterDOPIMode>:
  * @brief  This function enables the octal DTR mode of the memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
static int32_t XSPI_NOR_EnterDOPIMode(uint32_t Instance)
{
3400327c:	b590      	push	{r4, r7, lr}
3400327e:	b087      	sub	sp, #28
34003280:	af02      	add	r7, sp, #8
34003282:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34003284:	687b      	ldr	r3, [r7, #4]
34003286:	2b00      	cmp	r3, #0
34003288:	d003      	beq.n	34003292 <XSPI_NOR_EnterDOPIMode+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
3400328a:	f06f 0301 	mvn.w	r3, #1
3400328e:	60fb      	str	r3, [r7, #12]
34003290:	e0db      	b.n	3400344a <XSPI_NOR_EnterDOPIMode+0x1ce>
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34003292:	687b      	ldr	r3, [r7, #4]
34003294:	2264      	movs	r2, #100	@ 0x64
34003296:	fb02 f303 	mul.w	r3, r2, r3
3400329a:	4a6e      	ldr	r2, [pc, #440]	@ (34003454 <XSPI_NOR_EnterDOPIMode+0x1d8>)
3400329c:	1898      	adds	r0, r3, r2
3400329e:	496e      	ldr	r1, [pc, #440]	@ (34003458 <XSPI_NOR_EnterDOPIMode+0x1dc>)
340032a0:	687a      	ldr	r2, [r7, #4]
340032a2:	4613      	mov	r3, r2
340032a4:	005b      	lsls	r3, r3, #1
340032a6:	4413      	add	r3, r2
340032a8:	440b      	add	r3, r1
340032aa:	3301      	adds	r3, #1
340032ac:	7819      	ldrb	r1, [r3, #0]
340032ae:	4c6a      	ldr	r4, [pc, #424]	@ (34003458 <XSPI_NOR_EnterDOPIMode+0x1dc>)
340032b0:	687a      	ldr	r2, [r7, #4]
340032b2:	4613      	mov	r3, r2
340032b4:	005b      	lsls	r3, r3, #1
340032b6:	4413      	add	r3, r2
340032b8:	4423      	add	r3, r4
340032ba:	3302      	adds	r3, #2
340032bc:	781b      	ldrb	r3, [r3, #0]
340032be:	461a      	mov	r2, r3
340032c0:	f7ff f85a 	bl	34002378 <MX25UM51245G_WriteEnable>
340032c4:	4603      	mov	r3, r0
340032c6:	2b00      	cmp	r3, #0
340032c8:	d003      	beq.n	340032d2 <XSPI_NOR_EnterDOPIMode+0x56>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340032ca:	f06f 0304 	mvn.w	r3, #4
340032ce:	60fb      	str	r3, [r7, #12]
340032d0:	e0bb      	b.n	3400344a <XSPI_NOR_EnterDOPIMode+0x1ce>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
340032d2:	687b      	ldr	r3, [r7, #4]
340032d4:	2264      	movs	r2, #100	@ 0x64
340032d6:	fb02 f303 	mul.w	r3, r2, r3
340032da:	4a5e      	ldr	r2, [pc, #376]	@ (34003454 <XSPI_NOR_EnterDOPIMode+0x1d8>)
340032dc:	1898      	adds	r0, r3, r2
340032de:	495e      	ldr	r1, [pc, #376]	@ (34003458 <XSPI_NOR_EnterDOPIMode+0x1dc>)
340032e0:	687a      	ldr	r2, [r7, #4]
340032e2:	4613      	mov	r3, r2
340032e4:	005b      	lsls	r3, r3, #1
340032e6:	4413      	add	r3, r2
340032e8:	440b      	add	r3, r1
340032ea:	3301      	adds	r3, #1
340032ec:	7819      	ldrb	r1, [r3, #0]
340032ee:	4c5a      	ldr	r4, [pc, #360]	@ (34003458 <XSPI_NOR_EnterDOPIMode+0x1dc>)
340032f0:	687a      	ldr	r2, [r7, #4]
340032f2:	4613      	mov	r3, r2
340032f4:	005b      	lsls	r3, r3, #1
340032f6:	4413      	add	r3, r2
340032f8:	4423      	add	r3, r4
340032fa:	3302      	adds	r3, #2
340032fc:	781a      	ldrb	r2, [r3, #0]
340032fe:	2300      	movs	r3, #0
34003300:	9300      	str	r3, [sp, #0]
34003302:	f44f 7340 	mov.w	r3, #768	@ 0x300
34003306:	f7ff f905 	bl	34002514 <MX25UM51245G_WriteCfg2Register>
3400330a:	4603      	mov	r3, r0
3400330c:	2b00      	cmp	r3, #0
3400330e:	d003      	beq.n	34003318 <XSPI_NOR_EnterDOPIMode+0x9c>
                                          Xspi_Nor_Ctx[Instance].TransferRate, MX25UM51245G_CR2_REG3_ADDR,
                                          MX25UM51245G_CR2_DC_20_CYCLES) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003310:	f06f 0304 	mvn.w	r3, #4
34003314:	60fb      	str	r3, [r7, #12]
34003316:	e098      	b.n	3400344a <XSPI_NOR_EnterDOPIMode+0x1ce>
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34003318:	687b      	ldr	r3, [r7, #4]
3400331a:	2264      	movs	r2, #100	@ 0x64
3400331c:	fb02 f303 	mul.w	r3, r2, r3
34003320:	4a4c      	ldr	r2, [pc, #304]	@ (34003454 <XSPI_NOR_EnterDOPIMode+0x1d8>)
34003322:	1898      	adds	r0, r3, r2
34003324:	494c      	ldr	r1, [pc, #304]	@ (34003458 <XSPI_NOR_EnterDOPIMode+0x1dc>)
34003326:	687a      	ldr	r2, [r7, #4]
34003328:	4613      	mov	r3, r2
3400332a:	005b      	lsls	r3, r3, #1
3400332c:	4413      	add	r3, r2
3400332e:	440b      	add	r3, r1
34003330:	3301      	adds	r3, #1
34003332:	7819      	ldrb	r1, [r3, #0]
34003334:	4c48      	ldr	r4, [pc, #288]	@ (34003458 <XSPI_NOR_EnterDOPIMode+0x1dc>)
34003336:	687a      	ldr	r2, [r7, #4]
34003338:	4613      	mov	r3, r2
3400333a:	005b      	lsls	r3, r3, #1
3400333c:	4413      	add	r3, r2
3400333e:	4423      	add	r3, r4
34003340:	3302      	adds	r3, #2
34003342:	781b      	ldrb	r3, [r3, #0]
34003344:	461a      	mov	r2, r3
34003346:	f7ff f817 	bl	34002378 <MX25UM51245G_WriteEnable>
3400334a:	4603      	mov	r3, r0
3400334c:	2b00      	cmp	r3, #0
3400334e:	d003      	beq.n	34003358 <XSPI_NOR_EnterDOPIMode+0xdc>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003350:	f06f 0304 	mvn.w	r3, #4
34003354:	60fb      	str	r3, [r7, #12]
34003356:	e078      	b.n	3400344a <XSPI_NOR_EnterDOPIMode+0x1ce>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34003358:	687b      	ldr	r3, [r7, #4]
3400335a:	2264      	movs	r2, #100	@ 0x64
3400335c:	fb02 f303 	mul.w	r3, r2, r3
34003360:	4a3c      	ldr	r2, [pc, #240]	@ (34003454 <XSPI_NOR_EnterDOPIMode+0x1d8>)
34003362:	1898      	adds	r0, r3, r2
34003364:	493c      	ldr	r1, [pc, #240]	@ (34003458 <XSPI_NOR_EnterDOPIMode+0x1dc>)
34003366:	687a      	ldr	r2, [r7, #4]
34003368:	4613      	mov	r3, r2
3400336a:	005b      	lsls	r3, r3, #1
3400336c:	4413      	add	r3, r2
3400336e:	440b      	add	r3, r1
34003370:	3301      	adds	r3, #1
34003372:	7819      	ldrb	r1, [r3, #0]
34003374:	4c38      	ldr	r4, [pc, #224]	@ (34003458 <XSPI_NOR_EnterDOPIMode+0x1dc>)
34003376:	687a      	ldr	r2, [r7, #4]
34003378:	4613      	mov	r3, r2
3400337a:	005b      	lsls	r3, r3, #1
3400337c:	4413      	add	r3, r2
3400337e:	4423      	add	r3, r4
34003380:	3302      	adds	r3, #2
34003382:	781a      	ldrb	r2, [r3, #0]
34003384:	2302      	movs	r3, #2
34003386:	9300      	str	r3, [sp, #0]
34003388:	2300      	movs	r3, #0
3400338a:	f7ff f8c3 	bl	34002514 <MX25UM51245G_WriteCfg2Register>
3400338e:	4603      	mov	r3, r0
34003390:	2b00      	cmp	r3, #0
34003392:	d003      	beq.n	3400339c <XSPI_NOR_EnterDOPIMode+0x120>
                                          Xspi_Nor_Ctx[Instance].TransferRate, MX25UM51245G_CR2_REG1_ADDR,
                                          MX25UM51245G_CR2_DOPI) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003394:	f06f 0304 	mvn.w	r3, #4
34003398:	60fb      	str	r3, [r7, #12]
3400339a:	e056      	b.n	3400344a <XSPI_NOR_EnterDOPIMode+0x1ce>
  }
  else
  {
    /* Wait that the configuration is effective and check that memory is ready */
    HAL_Delay(MX25UM51245G_WRITE_REG_MAX_TIME);
3400339c:	2028      	movs	r0, #40	@ 0x28
3400339e:	f000 fcf9 	bl	34003d94 <HAL_Delay>

    /* Reconfigure the memory type of the peripheral */
    hxspi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
340033a2:	4a2c      	ldr	r2, [pc, #176]	@ (34003454 <XSPI_NOR_EnterDOPIMode+0x1d8>)
340033a4:	687b      	ldr	r3, [r7, #4]
340033a6:	2164      	movs	r1, #100	@ 0x64
340033a8:	fb01 f303 	mul.w	r3, r1, r3
340033ac:	4413      	add	r3, r2
340033ae:	330c      	adds	r3, #12
340033b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
340033b4:	601a      	str	r2, [r3, #0]
    hxspi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
340033b6:	4a27      	ldr	r2, [pc, #156]	@ (34003454 <XSPI_NOR_EnterDOPIMode+0x1d8>)
340033b8:	687b      	ldr	r3, [r7, #4]
340033ba:	2164      	movs	r1, #100	@ 0x64
340033bc:	fb01 f303 	mul.w	r3, r1, r3
340033c0:	4413      	add	r3, r2
340033c2:	332c      	adds	r3, #44	@ 0x2c
340033c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
340033c8:	601a      	str	r2, [r3, #0]
    if (HAL_XSPI_Init(&hxspi_nor[Instance]) != HAL_OK)
340033ca:	687b      	ldr	r3, [r7, #4]
340033cc:	2264      	movs	r2, #100	@ 0x64
340033ce:	fb02 f303 	mul.w	r3, r2, r3
340033d2:	4a20      	ldr	r2, [pc, #128]	@ (34003454 <XSPI_NOR_EnterDOPIMode+0x1d8>)
340033d4:	4413      	add	r3, r2
340033d6:	4618      	mov	r0, r3
340033d8:	f013 faa4 	bl	34016924 <HAL_XSPI_Init>
340033dc:	4603      	mov	r3, r0
340033de:	2b00      	cmp	r3, #0
340033e0:	d003      	beq.n	340033ea <XSPI_NOR_EnterDOPIMode+0x16e>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
340033e2:	f06f 0303 	mvn.w	r3, #3
340033e6:	60fb      	str	r3, [r7, #12]
340033e8:	e02f      	b.n	3400344a <XSPI_NOR_EnterDOPIMode+0x1ce>
    }
    /* Check Flash busy ? */
    else if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
340033ea:	687b      	ldr	r3, [r7, #4]
340033ec:	2264      	movs	r2, #100	@ 0x64
340033ee:	fb02 f303 	mul.w	r3, r2, r3
340033f2:	4a18      	ldr	r2, [pc, #96]	@ (34003454 <XSPI_NOR_EnterDOPIMode+0x1d8>)
340033f4:	4413      	add	r3, r2
340033f6:	2201      	movs	r2, #1
340033f8:	2101      	movs	r1, #1
340033fa:	4618      	mov	r0, r3
340033fc:	f7fe fdf3 	bl	34001fe6 <MX25UM51245G_AutoPollingMemReady>
34003400:	4603      	mov	r3, r0
34003402:	2b00      	cmp	r3, #0
34003404:	d003      	beq.n	3400340e <XSPI_NOR_EnterDOPIMode+0x192>
                                              BSP_XSPI_NOR_DTR_TRANSFER) != MX25UM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
34003406:	f06f 0304 	mvn.w	r3, #4
3400340a:	60fb      	str	r3, [r7, #12]
3400340c:	e01d      	b.n	3400344a <XSPI_NOR_EnterDOPIMode+0x1ce>
    }
    /* Check the configuration has been correctly done */
    else if (MX25UM51245G_ReadCfg2Register(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE, BSP_XSPI_NOR_DTR_TRANSFER,
3400340e:	687b      	ldr	r3, [r7, #4]
34003410:	2264      	movs	r2, #100	@ 0x64
34003412:	fb02 f303 	mul.w	r3, r2, r3
34003416:	4a0f      	ldr	r2, [pc, #60]	@ (34003454 <XSPI_NOR_EnterDOPIMode+0x1d8>)
34003418:	1898      	adds	r0, r3, r2
3400341a:	f107 0308 	add.w	r3, r7, #8
3400341e:	9300      	str	r3, [sp, #0]
34003420:	2300      	movs	r3, #0
34003422:	2201      	movs	r2, #1
34003424:	2101      	movs	r1, #1
34003426:	f7ff f908 	bl	3400263a <MX25UM51245G_ReadCfg2Register>
3400342a:	4603      	mov	r3, r0
3400342c:	2b00      	cmp	r3, #0
3400342e:	d003      	beq.n	34003438 <XSPI_NOR_EnterDOPIMode+0x1bc>
                                           MX25UM51245G_CR2_REG1_ADDR, reg) != MX25UM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
34003430:	f06f 0304 	mvn.w	r3, #4
34003434:	60fb      	str	r3, [r7, #12]
34003436:	e008      	b.n	3400344a <XSPI_NOR_EnterDOPIMode+0x1ce>
    }
    else if (reg[0] != MX25UM51245G_CR2_DOPI)
34003438:	7a3b      	ldrb	r3, [r7, #8]
3400343a:	2b02      	cmp	r3, #2
3400343c:	d003      	beq.n	34003446 <XSPI_NOR_EnterDOPIMode+0x1ca>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
3400343e:	f06f 0304 	mvn.w	r3, #4
34003442:	60fb      	str	r3, [r7, #12]
34003444:	e001      	b.n	3400344a <XSPI_NOR_EnterDOPIMode+0x1ce>
    }
    else
    {
      ret = BSP_ERROR_NONE;
34003446:	2300      	movs	r3, #0
34003448:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
3400344a:	68fb      	ldr	r3, [r7, #12]
}
3400344c:	4618      	mov	r0, r3
3400344e:	3714      	adds	r7, #20
34003450:	46bd      	mov	sp, r7
34003452:	bd90      	pop	{r4, r7, pc}
34003454:	34020ab8 	.word	0x34020ab8
34003458:	34020b1c 	.word	0x34020b1c

3400345c <XSPI_NOR_EnterSOPIMode>:
  * @brief  This function enables the octal STR mode of the memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
static int32_t XSPI_NOR_EnterSOPIMode(uint32_t Instance)
{
3400345c:	b590      	push	{r4, r7, lr}
3400345e:	b087      	sub	sp, #28
34003460:	af02      	add	r7, sp, #8
34003462:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34003464:	687b      	ldr	r3, [r7, #4]
34003466:	2b00      	cmp	r3, #0
34003468:	d003      	beq.n	34003472 <XSPI_NOR_EnterSOPIMode+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
3400346a:	f06f 0301 	mvn.w	r3, #1
3400346e:	60fb      	str	r3, [r7, #12]
34003470:	e0b7      	b.n	340035e2 <XSPI_NOR_EnterSOPIMode+0x186>
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34003472:	687b      	ldr	r3, [r7, #4]
34003474:	2264      	movs	r2, #100	@ 0x64
34003476:	fb02 f303 	mul.w	r3, r2, r3
3400347a:	4a5c      	ldr	r2, [pc, #368]	@ (340035ec <XSPI_NOR_EnterSOPIMode+0x190>)
3400347c:	1898      	adds	r0, r3, r2
3400347e:	495c      	ldr	r1, [pc, #368]	@ (340035f0 <XSPI_NOR_EnterSOPIMode+0x194>)
34003480:	687a      	ldr	r2, [r7, #4]
34003482:	4613      	mov	r3, r2
34003484:	005b      	lsls	r3, r3, #1
34003486:	4413      	add	r3, r2
34003488:	440b      	add	r3, r1
3400348a:	3301      	adds	r3, #1
3400348c:	7819      	ldrb	r1, [r3, #0]
3400348e:	4c58      	ldr	r4, [pc, #352]	@ (340035f0 <XSPI_NOR_EnterSOPIMode+0x194>)
34003490:	687a      	ldr	r2, [r7, #4]
34003492:	4613      	mov	r3, r2
34003494:	005b      	lsls	r3, r3, #1
34003496:	4413      	add	r3, r2
34003498:	4423      	add	r3, r4
3400349a:	3302      	adds	r3, #2
3400349c:	781b      	ldrb	r3, [r3, #0]
3400349e:	461a      	mov	r2, r3
340034a0:	f7fe ff6a 	bl	34002378 <MX25UM51245G_WriteEnable>
340034a4:	4603      	mov	r3, r0
340034a6:	2b00      	cmp	r3, #0
340034a8:	d003      	beq.n	340034b2 <XSPI_NOR_EnterSOPIMode+0x56>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340034aa:	f06f 0304 	mvn.w	r3, #4
340034ae:	60fb      	str	r3, [r7, #12]
340034b0:	e097      	b.n	340035e2 <XSPI_NOR_EnterSOPIMode+0x186>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
340034b2:	687b      	ldr	r3, [r7, #4]
340034b4:	2264      	movs	r2, #100	@ 0x64
340034b6:	fb02 f303 	mul.w	r3, r2, r3
340034ba:	4a4c      	ldr	r2, [pc, #304]	@ (340035ec <XSPI_NOR_EnterSOPIMode+0x190>)
340034bc:	1898      	adds	r0, r3, r2
340034be:	494c      	ldr	r1, [pc, #304]	@ (340035f0 <XSPI_NOR_EnterSOPIMode+0x194>)
340034c0:	687a      	ldr	r2, [r7, #4]
340034c2:	4613      	mov	r3, r2
340034c4:	005b      	lsls	r3, r3, #1
340034c6:	4413      	add	r3, r2
340034c8:	440b      	add	r3, r1
340034ca:	3301      	adds	r3, #1
340034cc:	7819      	ldrb	r1, [r3, #0]
340034ce:	4c48      	ldr	r4, [pc, #288]	@ (340035f0 <XSPI_NOR_EnterSOPIMode+0x194>)
340034d0:	687a      	ldr	r2, [r7, #4]
340034d2:	4613      	mov	r3, r2
340034d4:	005b      	lsls	r3, r3, #1
340034d6:	4413      	add	r3, r2
340034d8:	4423      	add	r3, r4
340034da:	3302      	adds	r3, #2
340034dc:	781a      	ldrb	r2, [r3, #0]
340034de:	2300      	movs	r3, #0
340034e0:	9300      	str	r3, [sp, #0]
340034e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
340034e6:	f7ff f815 	bl	34002514 <MX25UM51245G_WriteCfg2Register>
340034ea:	4603      	mov	r3, r0
340034ec:	2b00      	cmp	r3, #0
340034ee:	d003      	beq.n	340034f8 <XSPI_NOR_EnterSOPIMode+0x9c>
                                          Xspi_Nor_Ctx[Instance].TransferRate, MX25UM51245G_CR2_REG3_ADDR,
                                          MX25UM51245G_CR2_DC_20_CYCLES) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
340034f0:	f06f 0304 	mvn.w	r3, #4
340034f4:	60fb      	str	r3, [r7, #12]
340034f6:	e074      	b.n	340035e2 <XSPI_NOR_EnterSOPIMode+0x186>
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
340034f8:	687b      	ldr	r3, [r7, #4]
340034fa:	2264      	movs	r2, #100	@ 0x64
340034fc:	fb02 f303 	mul.w	r3, r2, r3
34003500:	4a3a      	ldr	r2, [pc, #232]	@ (340035ec <XSPI_NOR_EnterSOPIMode+0x190>)
34003502:	1898      	adds	r0, r3, r2
34003504:	493a      	ldr	r1, [pc, #232]	@ (340035f0 <XSPI_NOR_EnterSOPIMode+0x194>)
34003506:	687a      	ldr	r2, [r7, #4]
34003508:	4613      	mov	r3, r2
3400350a:	005b      	lsls	r3, r3, #1
3400350c:	4413      	add	r3, r2
3400350e:	440b      	add	r3, r1
34003510:	3301      	adds	r3, #1
34003512:	7819      	ldrb	r1, [r3, #0]
34003514:	4c36      	ldr	r4, [pc, #216]	@ (340035f0 <XSPI_NOR_EnterSOPIMode+0x194>)
34003516:	687a      	ldr	r2, [r7, #4]
34003518:	4613      	mov	r3, r2
3400351a:	005b      	lsls	r3, r3, #1
3400351c:	4413      	add	r3, r2
3400351e:	4423      	add	r3, r4
34003520:	3302      	adds	r3, #2
34003522:	781b      	ldrb	r3, [r3, #0]
34003524:	461a      	mov	r2, r3
34003526:	f7fe ff27 	bl	34002378 <MX25UM51245G_WriteEnable>
3400352a:	4603      	mov	r3, r0
3400352c:	2b00      	cmp	r3, #0
3400352e:	d003      	beq.n	34003538 <XSPI_NOR_EnterSOPIMode+0xdc>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003530:	f06f 0304 	mvn.w	r3, #4
34003534:	60fb      	str	r3, [r7, #12]
34003536:	e054      	b.n	340035e2 <XSPI_NOR_EnterSOPIMode+0x186>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34003538:	687b      	ldr	r3, [r7, #4]
3400353a:	2264      	movs	r2, #100	@ 0x64
3400353c:	fb02 f303 	mul.w	r3, r2, r3
34003540:	4a2a      	ldr	r2, [pc, #168]	@ (340035ec <XSPI_NOR_EnterSOPIMode+0x190>)
34003542:	1898      	adds	r0, r3, r2
34003544:	492a      	ldr	r1, [pc, #168]	@ (340035f0 <XSPI_NOR_EnterSOPIMode+0x194>)
34003546:	687a      	ldr	r2, [r7, #4]
34003548:	4613      	mov	r3, r2
3400354a:	005b      	lsls	r3, r3, #1
3400354c:	4413      	add	r3, r2
3400354e:	440b      	add	r3, r1
34003550:	3301      	adds	r3, #1
34003552:	7819      	ldrb	r1, [r3, #0]
34003554:	4c26      	ldr	r4, [pc, #152]	@ (340035f0 <XSPI_NOR_EnterSOPIMode+0x194>)
34003556:	687a      	ldr	r2, [r7, #4]
34003558:	4613      	mov	r3, r2
3400355a:	005b      	lsls	r3, r3, #1
3400355c:	4413      	add	r3, r2
3400355e:	4423      	add	r3, r4
34003560:	3302      	adds	r3, #2
34003562:	781a      	ldrb	r2, [r3, #0]
34003564:	2301      	movs	r3, #1
34003566:	9300      	str	r3, [sp, #0]
34003568:	2300      	movs	r3, #0
3400356a:	f7fe ffd3 	bl	34002514 <MX25UM51245G_WriteCfg2Register>
3400356e:	4603      	mov	r3, r0
34003570:	2b00      	cmp	r3, #0
34003572:	d003      	beq.n	3400357c <XSPI_NOR_EnterSOPIMode+0x120>
                                          Xspi_Nor_Ctx[Instance].TransferRate, MX25UM51245G_CR2_REG1_ADDR,
                                          MX25UM51245G_CR2_SOPI) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003574:	f06f 0304 	mvn.w	r3, #4
34003578:	60fb      	str	r3, [r7, #12]
3400357a:	e032      	b.n	340035e2 <XSPI_NOR_EnterSOPIMode+0x186>
  }
  else
  {
    /* Wait that the configuration is effective and check that memory is ready */
    HAL_Delay(MX25UM51245G_WRITE_REG_MAX_TIME);
3400357c:	2028      	movs	r0, #40	@ 0x28
3400357e:	f000 fc09 	bl	34003d94 <HAL_Delay>

    /* Check Flash busy ? */
    if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
34003582:	687b      	ldr	r3, [r7, #4]
34003584:	2264      	movs	r2, #100	@ 0x64
34003586:	fb02 f303 	mul.w	r3, r2, r3
3400358a:	4a18      	ldr	r2, [pc, #96]	@ (340035ec <XSPI_NOR_EnterSOPIMode+0x190>)
3400358c:	4413      	add	r3, r2
3400358e:	2200      	movs	r2, #0
34003590:	2101      	movs	r1, #1
34003592:	4618      	mov	r0, r3
34003594:	f7fe fd27 	bl	34001fe6 <MX25UM51245G_AutoPollingMemReady>
34003598:	4603      	mov	r3, r0
3400359a:	2b00      	cmp	r3, #0
3400359c:	d003      	beq.n	340035a6 <XSPI_NOR_EnterSOPIMode+0x14a>
                                         BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
3400359e:	f06f 0304 	mvn.w	r3, #4
340035a2:	60fb      	str	r3, [r7, #12]
340035a4:	e01d      	b.n	340035e2 <XSPI_NOR_EnterSOPIMode+0x186>
    }
    /* Check the configuration has been correctly done */
    else if (MX25UM51245G_ReadCfg2Register(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE, BSP_XSPI_NOR_STR_TRANSFER,
340035a6:	687b      	ldr	r3, [r7, #4]
340035a8:	2264      	movs	r2, #100	@ 0x64
340035aa:	fb02 f303 	mul.w	r3, r2, r3
340035ae:	4a0f      	ldr	r2, [pc, #60]	@ (340035ec <XSPI_NOR_EnterSOPIMode+0x190>)
340035b0:	1898      	adds	r0, r3, r2
340035b2:	f107 0308 	add.w	r3, r7, #8
340035b6:	9300      	str	r3, [sp, #0]
340035b8:	2300      	movs	r3, #0
340035ba:	2200      	movs	r2, #0
340035bc:	2101      	movs	r1, #1
340035be:	f7ff f83c 	bl	3400263a <MX25UM51245G_ReadCfg2Register>
340035c2:	4603      	mov	r3, r0
340035c4:	2b00      	cmp	r3, #0
340035c6:	d003      	beq.n	340035d0 <XSPI_NOR_EnterSOPIMode+0x174>
                                           MX25UM51245G_CR2_REG1_ADDR, reg) != MX25UM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
340035c8:	f06f 0304 	mvn.w	r3, #4
340035cc:	60fb      	str	r3, [r7, #12]
340035ce:	e008      	b.n	340035e2 <XSPI_NOR_EnterSOPIMode+0x186>
    }
    else if (reg[0] != MX25UM51245G_CR2_SOPI)
340035d0:	7a3b      	ldrb	r3, [r7, #8]
340035d2:	2b01      	cmp	r3, #1
340035d4:	d003      	beq.n	340035de <XSPI_NOR_EnterSOPIMode+0x182>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
340035d6:	f06f 0304 	mvn.w	r3, #4
340035da:	60fb      	str	r3, [r7, #12]
340035dc:	e001      	b.n	340035e2 <XSPI_NOR_EnterSOPIMode+0x186>
    }
    else
    {
      ret = BSP_ERROR_NONE;
340035de:	2300      	movs	r3, #0
340035e0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
340035e2:	68fb      	ldr	r3, [r7, #12]
}
340035e4:	4618      	mov	r0, r3
340035e6:	3714      	adds	r7, #20
340035e8:	46bd      	mov	sp, r7
340035ea:	bd90      	pop	{r4, r7, pc}
340035ec:	34020ab8 	.word	0x34020ab8
340035f0:	34020b1c 	.word	0x34020b1c

340035f4 <XSPI_NOR_ExitOPIMode>:
  * @brief  This function disables the octal DTR or STR mode of the memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
static int32_t XSPI_NOR_ExitOPIMode(uint32_t Instance)
{
340035f4:	b590      	push	{r4, r7, lr}
340035f6:	b087      	sub	sp, #28
340035f8:	af02      	add	r7, sp, #8
340035fa:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
340035fc:	2300      	movs	r3, #0
340035fe:	60fb      	str	r3, [r7, #12]
  uint8_t reg[2];

  /* Check if the instance is supported */
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34003600:	687b      	ldr	r3, [r7, #4]
34003602:	2b00      	cmp	r3, #0
34003604:	d003      	beq.n	3400360e <XSPI_NOR_ExitOPIMode+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
34003606:	f06f 0301 	mvn.w	r3, #1
3400360a:	60fb      	str	r3, [r7, #12]
3400360c:	e0a3      	b.n	34003756 <XSPI_NOR_ExitOPIMode+0x162>
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
3400360e:	687b      	ldr	r3, [r7, #4]
34003610:	2264      	movs	r2, #100	@ 0x64
34003612:	fb02 f303 	mul.w	r3, r2, r3
34003616:	4a52      	ldr	r2, [pc, #328]	@ (34003760 <XSPI_NOR_ExitOPIMode+0x16c>)
34003618:	1898      	adds	r0, r3, r2
3400361a:	4952      	ldr	r1, [pc, #328]	@ (34003764 <XSPI_NOR_ExitOPIMode+0x170>)
3400361c:	687a      	ldr	r2, [r7, #4]
3400361e:	4613      	mov	r3, r2
34003620:	005b      	lsls	r3, r3, #1
34003622:	4413      	add	r3, r2
34003624:	440b      	add	r3, r1
34003626:	3301      	adds	r3, #1
34003628:	7819      	ldrb	r1, [r3, #0]
3400362a:	4c4e      	ldr	r4, [pc, #312]	@ (34003764 <XSPI_NOR_ExitOPIMode+0x170>)
3400362c:	687a      	ldr	r2, [r7, #4]
3400362e:	4613      	mov	r3, r2
34003630:	005b      	lsls	r3, r3, #1
34003632:	4413      	add	r3, r2
34003634:	4423      	add	r3, r4
34003636:	3302      	adds	r3, #2
34003638:	781b      	ldrb	r3, [r3, #0]
3400363a:	461a      	mov	r2, r3
3400363c:	f7fe fe9c 	bl	34002378 <MX25UM51245G_WriteEnable>
34003640:	4603      	mov	r3, r0
34003642:	2b00      	cmp	r3, #0
34003644:	d003      	beq.n	3400364e <XSPI_NOR_ExitOPIMode+0x5a>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34003646:	f06f 0304 	mvn.w	r3, #4
3400364a:	60fb      	str	r3, [r7, #12]
3400364c:	e083      	b.n	34003756 <XSPI_NOR_ExitOPIMode+0x162>
  }
  else
  {
    /* Write Configuration register 2 (with SPI protocol) */
    reg[0] = 0;
3400364e:	2300      	movs	r3, #0
34003650:	723b      	strb	r3, [r7, #8]
    reg[1] = 0;
34003652:	2300      	movs	r3, #0
34003654:	727b      	strb	r3, [r7, #9]
    if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34003656:	687b      	ldr	r3, [r7, #4]
34003658:	2264      	movs	r2, #100	@ 0x64
3400365a:	fb02 f303 	mul.w	r3, r2, r3
3400365e:	4a40      	ldr	r2, [pc, #256]	@ (34003760 <XSPI_NOR_ExitOPIMode+0x16c>)
34003660:	1898      	adds	r0, r3, r2
34003662:	4940      	ldr	r1, [pc, #256]	@ (34003764 <XSPI_NOR_ExitOPIMode+0x170>)
34003664:	687a      	ldr	r2, [r7, #4]
34003666:	4613      	mov	r3, r2
34003668:	005b      	lsls	r3, r3, #1
3400366a:	4413      	add	r3, r2
3400366c:	440b      	add	r3, r1
3400366e:	3301      	adds	r3, #1
34003670:	7819      	ldrb	r1, [r3, #0]
34003672:	4c3c      	ldr	r4, [pc, #240]	@ (34003764 <XSPI_NOR_ExitOPIMode+0x170>)
34003674:	687a      	ldr	r2, [r7, #4]
34003676:	4613      	mov	r3, r2
34003678:	005b      	lsls	r3, r3, #1
3400367a:	4413      	add	r3, r2
3400367c:	4423      	add	r3, r4
3400367e:	3302      	adds	r3, #2
34003680:	781a      	ldrb	r2, [r3, #0]
34003682:	7a3b      	ldrb	r3, [r7, #8]
34003684:	9300      	str	r3, [sp, #0]
34003686:	2300      	movs	r3, #0
34003688:	f7fe ff44 	bl	34002514 <MX25UM51245G_WriteCfg2Register>
3400368c:	4603      	mov	r3, r0
3400368e:	2b00      	cmp	r3, #0
34003690:	d003      	beq.n	3400369a <XSPI_NOR_ExitOPIMode+0xa6>
                                       Xspi_Nor_Ctx[Instance].TransferRate, MX25UM51245G_CR2_REG1_ADDR,
                                       reg[0]) != MX25UM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
34003692:	f06f 0304 	mvn.w	r3, #4
34003696:	60fb      	str	r3, [r7, #12]
34003698:	e05d      	b.n	34003756 <XSPI_NOR_ExitOPIMode+0x162>
    }
    else
    {
      /* Wait that the configuration is effective and check that memory is ready */
      HAL_Delay(MX25UM51245G_WRITE_REG_MAX_TIME);
3400369a:	2028      	movs	r0, #40	@ 0x28
3400369c:	f000 fb7a 	bl	34003d94 <HAL_Delay>

      if (Xspi_Nor_Ctx[Instance].TransferRate == BSP_XSPI_NOR_DTR_TRANSFER)
340036a0:	4930      	ldr	r1, [pc, #192]	@ (34003764 <XSPI_NOR_ExitOPIMode+0x170>)
340036a2:	687a      	ldr	r2, [r7, #4]
340036a4:	4613      	mov	r3, r2
340036a6:	005b      	lsls	r3, r3, #1
340036a8:	4413      	add	r3, r2
340036aa:	440b      	add	r3, r1
340036ac:	3302      	adds	r3, #2
340036ae:	781b      	ldrb	r3, [r3, #0]
340036b0:	2b01      	cmp	r3, #1
340036b2:	d120      	bne.n	340036f6 <XSPI_NOR_ExitOPIMode+0x102>
      {
        /* Reconfigure the memory type of the peripheral */
        hxspi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
340036b4:	4a2a      	ldr	r2, [pc, #168]	@ (34003760 <XSPI_NOR_ExitOPIMode+0x16c>)
340036b6:	687b      	ldr	r3, [r7, #4]
340036b8:	2164      	movs	r1, #100	@ 0x64
340036ba:	fb01 f303 	mul.w	r3, r1, r3
340036be:	4413      	add	r3, r2
340036c0:	330c      	adds	r3, #12
340036c2:	2200      	movs	r2, #0
340036c4:	601a      	str	r2, [r3, #0]
        hxspi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
340036c6:	4a26      	ldr	r2, [pc, #152]	@ (34003760 <XSPI_NOR_ExitOPIMode+0x16c>)
340036c8:	687b      	ldr	r3, [r7, #4]
340036ca:	2164      	movs	r1, #100	@ 0x64
340036cc:	fb01 f303 	mul.w	r3, r1, r3
340036d0:	4413      	add	r3, r2
340036d2:	332c      	adds	r3, #44	@ 0x2c
340036d4:	2200      	movs	r2, #0
340036d6:	601a      	str	r2, [r3, #0]
        if (HAL_XSPI_Init(&hxspi_nor[Instance]) != HAL_OK)
340036d8:	687b      	ldr	r3, [r7, #4]
340036da:	2264      	movs	r2, #100	@ 0x64
340036dc:	fb02 f303 	mul.w	r3, r2, r3
340036e0:	4a1f      	ldr	r2, [pc, #124]	@ (34003760 <XSPI_NOR_ExitOPIMode+0x16c>)
340036e2:	4413      	add	r3, r2
340036e4:	4618      	mov	r0, r3
340036e6:	f013 f91d 	bl	34016924 <HAL_XSPI_Init>
340036ea:	4603      	mov	r3, r0
340036ec:	2b00      	cmp	r3, #0
340036ee:	d002      	beq.n	340036f6 <XSPI_NOR_ExitOPIMode+0x102>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
340036f0:	f06f 0303 	mvn.w	r3, #3
340036f4:	60fb      	str	r3, [r7, #12]
        }
      }

      if (ret == BSP_ERROR_NONE)
340036f6:	68fb      	ldr	r3, [r7, #12]
340036f8:	2b00      	cmp	r3, #0
340036fa:	d12c      	bne.n	34003756 <XSPI_NOR_ExitOPIMode+0x162>
      {
        /* Check Flash busy ? */
        if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE,
340036fc:	687b      	ldr	r3, [r7, #4]
340036fe:	2264      	movs	r2, #100	@ 0x64
34003700:	fb02 f303 	mul.w	r3, r2, r3
34003704:	4a16      	ldr	r2, [pc, #88]	@ (34003760 <XSPI_NOR_ExitOPIMode+0x16c>)
34003706:	4413      	add	r3, r2
34003708:	2200      	movs	r2, #0
3400370a:	2100      	movs	r1, #0
3400370c:	4618      	mov	r0, r3
3400370e:	f7fe fc6a 	bl	34001fe6 <MX25UM51245G_AutoPollingMemReady>
34003712:	4603      	mov	r3, r0
34003714:	2b00      	cmp	r3, #0
34003716:	d003      	beq.n	34003720 <XSPI_NOR_ExitOPIMode+0x12c>
                                             BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
34003718:	f06f 0304 	mvn.w	r3, #4
3400371c:	60fb      	str	r3, [r7, #12]
3400371e:	e01a      	b.n	34003756 <XSPI_NOR_ExitOPIMode+0x162>
        }
        /* Check the configuration has been correctly done */
        else if (MX25UM51245G_ReadCfg2Register(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE, BSP_XSPI_NOR_STR_TRANSFER,
34003720:	687b      	ldr	r3, [r7, #4]
34003722:	2264      	movs	r2, #100	@ 0x64
34003724:	fb02 f303 	mul.w	r3, r2, r3
34003728:	4a0d      	ldr	r2, [pc, #52]	@ (34003760 <XSPI_NOR_ExitOPIMode+0x16c>)
3400372a:	1898      	adds	r0, r3, r2
3400372c:	f107 0308 	add.w	r3, r7, #8
34003730:	9300      	str	r3, [sp, #0]
34003732:	2300      	movs	r3, #0
34003734:	2200      	movs	r2, #0
34003736:	2100      	movs	r1, #0
34003738:	f7fe ff7f 	bl	3400263a <MX25UM51245G_ReadCfg2Register>
3400373c:	4603      	mov	r3, r0
3400373e:	2b00      	cmp	r3, #0
34003740:	d003      	beq.n	3400374a <XSPI_NOR_ExitOPIMode+0x156>
                                               MX25UM51245G_CR2_REG1_ADDR, reg) != MX25UM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
34003742:	f06f 0304 	mvn.w	r3, #4
34003746:	60fb      	str	r3, [r7, #12]
34003748:	e005      	b.n	34003756 <XSPI_NOR_ExitOPIMode+0x162>
        }
        else if (reg[0] != 0U)
3400374a:	7a3b      	ldrb	r3, [r7, #8]
3400374c:	2b00      	cmp	r3, #0
3400374e:	d002      	beq.n	34003756 <XSPI_NOR_ExitOPIMode+0x162>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
34003750:	f06f 0304 	mvn.w	r3, #4
34003754:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Return BSP status */
  return ret;
34003756:	68fb      	ldr	r3, [r7, #12]
}
34003758:	4618      	mov	r0, r3
3400375a:	3714      	adds	r7, #20
3400375c:	46bd      	mov	sp, r7
3400375e:	bd90      	pop	{r4, r7, pc}
34003760:	34020ab8 	.word	0x34020ab8
34003764:	34020b1c 	.word	0x34020b1c

34003768 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
34003768:	b480      	push	{r7}
3400376a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#else
  SCB->VTOR = INTVECT_START;
3400376c:	4b6a      	ldr	r3, [pc, #424]	@ (34003918 <SystemInit+0x1b0>)
3400376e:	4a6b      	ldr	r2, [pc, #428]	@ (3400391c <SystemInit+0x1b4>)
34003770:	609a      	str	r2, [r3, #8]
#endif  /* USER_VECT_TAB_ADDRESS */

  /* RNG reset */
  RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
34003772:	4b6b      	ldr	r3, [pc, #428]	@ (34003920 <SystemInit+0x1b8>)
34003774:	2201      	movs	r2, #1
34003776:	f8c3 2a18 	str.w	r2, [r3, #2584]	@ 0xa18
  RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
3400377a:	4b69      	ldr	r3, [pc, #420]	@ (34003920 <SystemInit+0x1b8>)
3400377c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34003780:	461a      	mov	r2, r3
34003782:	2301      	movs	r3, #1
34003784:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218
  /* Deactivate RNG clock */
  RCC->AHB3ENCR = RCC_AHB3ENCR_RNGENC;
34003788:	4b65      	ldr	r3, [pc, #404]	@ (34003920 <SystemInit+0x1b8>)
3400378a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3400378e:	461a      	mov	r2, r3
34003790:	2301      	movs	r3, #1
34003792:	f8c2 3258 	str.w	r3, [r2, #600]	@ 0x258

  /* Clear SAU regions */
  SAU->RNR = 0;
34003796:	4b63      	ldr	r3, [pc, #396]	@ (34003924 <SystemInit+0x1bc>)
34003798:	2200      	movs	r2, #0
3400379a:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
3400379c:	4b61      	ldr	r3, [pc, #388]	@ (34003924 <SystemInit+0x1bc>)
3400379e:	2200      	movs	r2, #0
340037a0:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
340037a2:	4b60      	ldr	r3, [pc, #384]	@ (34003924 <SystemInit+0x1bc>)
340037a4:	2200      	movs	r2, #0
340037a6:	611a      	str	r2, [r3, #16]
  SAU->RNR = 1;
340037a8:	4b5e      	ldr	r3, [pc, #376]	@ (34003924 <SystemInit+0x1bc>)
340037aa:	2201      	movs	r2, #1
340037ac:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
340037ae:	4b5d      	ldr	r3, [pc, #372]	@ (34003924 <SystemInit+0x1bc>)
340037b0:	2200      	movs	r2, #0
340037b2:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
340037b4:	4b5b      	ldr	r3, [pc, #364]	@ (34003924 <SystemInit+0x1bc>)
340037b6:	2200      	movs	r2, #0
340037b8:	611a      	str	r2, [r3, #16]
  SAU->RNR = 2;
340037ba:	4b5a      	ldr	r3, [pc, #360]	@ (34003924 <SystemInit+0x1bc>)
340037bc:	2202      	movs	r2, #2
340037be:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
340037c0:	4b58      	ldr	r3, [pc, #352]	@ (34003924 <SystemInit+0x1bc>)
340037c2:	2200      	movs	r2, #0
340037c4:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
340037c6:	4b57      	ldr	r3, [pc, #348]	@ (34003924 <SystemInit+0x1bc>)
340037c8:	2200      	movs	r2, #0
340037ca:	611a      	str	r2, [r3, #16]
  SAU->RNR = 3;
340037cc:	4b55      	ldr	r3, [pc, #340]	@ (34003924 <SystemInit+0x1bc>)
340037ce:	2203      	movs	r2, #3
340037d0:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
340037d2:	4b54      	ldr	r3, [pc, #336]	@ (34003924 <SystemInit+0x1bc>)
340037d4:	2200      	movs	r2, #0
340037d6:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
340037d8:	4b52      	ldr	r3, [pc, #328]	@ (34003924 <SystemInit+0x1bc>)
340037da:	2200      	movs	r2, #0
340037dc:	611a      	str	r2, [r3, #16]
  SAU->RNR = 4;
340037de:	4b51      	ldr	r3, [pc, #324]	@ (34003924 <SystemInit+0x1bc>)
340037e0:	2204      	movs	r2, #4
340037e2:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
340037e4:	4b4f      	ldr	r3, [pc, #316]	@ (34003924 <SystemInit+0x1bc>)
340037e6:	2200      	movs	r2, #0
340037e8:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
340037ea:	4b4e      	ldr	r3, [pc, #312]	@ (34003924 <SystemInit+0x1bc>)
340037ec:	2200      	movs	r2, #0
340037ee:	611a      	str	r2, [r3, #16]
  SAU->RNR = 5;
340037f0:	4b4c      	ldr	r3, [pc, #304]	@ (34003924 <SystemInit+0x1bc>)
340037f2:	2205      	movs	r2, #5
340037f4:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
340037f6:	4b4b      	ldr	r3, [pc, #300]	@ (34003924 <SystemInit+0x1bc>)
340037f8:	2200      	movs	r2, #0
340037fa:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
340037fc:	4b49      	ldr	r3, [pc, #292]	@ (34003924 <SystemInit+0x1bc>)
340037fe:	2200      	movs	r2, #0
34003800:	611a      	str	r2, [r3, #16]
  SAU->RNR = 6;
34003802:	4b48      	ldr	r3, [pc, #288]	@ (34003924 <SystemInit+0x1bc>)
34003804:	2206      	movs	r2, #6
34003806:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34003808:	4b46      	ldr	r3, [pc, #280]	@ (34003924 <SystemInit+0x1bc>)
3400380a:	2200      	movs	r2, #0
3400380c:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
3400380e:	4b45      	ldr	r3, [pc, #276]	@ (34003924 <SystemInit+0x1bc>)
34003810:	2200      	movs	r2, #0
34003812:	611a      	str	r2, [r3, #16]
  SAU->RNR = 7;
34003814:	4b43      	ldr	r3, [pc, #268]	@ (34003924 <SystemInit+0x1bc>)
34003816:	2207      	movs	r2, #7
34003818:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
3400381a:	4b42      	ldr	r3, [pc, #264]	@ (34003924 <SystemInit+0x1bc>)
3400381c:	2200      	movs	r2, #0
3400381e:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34003820:	4b40      	ldr	r3, [pc, #256]	@ (34003924 <SystemInit+0x1bc>)
34003822:	2200      	movs	r2, #0
34003824:	611a      	str	r2, [r3, #16]

  /* System configuration setup */
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
34003826:	4b3e      	ldr	r3, [pc, #248]	@ (34003920 <SystemInit+0x1b8>)
34003828:	2201      	movs	r2, #1
3400382a:	f8c3 2a78 	str.w	r2, [r3, #2680]	@ 0xa78
  /* Delay after an RCC peripheral clock enabling */
  (void)RCC->APB4ENR2;
3400382e:	4b3c      	ldr	r3, [pc, #240]	@ (34003920 <SystemInit+0x1b8>)
34003830:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278

  /* Set default Vector Table location after system reset or return from Standby */
  SYSCFG->INITSVTORCR = SCB->VTOR;
34003834:	4b38      	ldr	r3, [pc, #224]	@ (34003918 <SystemInit+0x1b0>)
34003836:	4a3c      	ldr	r2, [pc, #240]	@ (34003928 <SystemInit+0x1c0>)
34003838:	689b      	ldr	r3, [r3, #8]
3400383a:	6113      	str	r3, [r2, #16]

  /* Enable VDDADC CLAMP */
  PWR->SVMCR3 |= PWR_SVMCR3_ASV;
3400383c:	4b3b      	ldr	r3, [pc, #236]	@ (3400392c <SystemInit+0x1c4>)
3400383e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34003840:	4a3a      	ldr	r2, [pc, #232]	@ (3400392c <SystemInit+0x1c4>)
34003842:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
34003846:	63d3      	str	r3, [r2, #60]	@ 0x3c
  PWR->SVMCR3 |= PWR_SVMCR3_AVMEN;
34003848:	4b38      	ldr	r3, [pc, #224]	@ (3400392c <SystemInit+0x1c4>)
3400384a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400384c:	4a37      	ldr	r2, [pc, #220]	@ (3400392c <SystemInit+0x1c4>)
3400384e:	f043 0310 	orr.w	r3, r3, #16
34003852:	63d3      	str	r3, [r2, #60]	@ 0x3c
  /* read back the register to make sure that the transaction has taken place */
  (void) PWR->SVMCR3;
34003854:	4b35      	ldr	r3, [pc, #212]	@ (3400392c <SystemInit+0x1c4>)
34003856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  /* enable VREF */
  RCC->APB4ENR1 |= RCC_APB4ENR1_VREFBUFEN;
34003858:	4b31      	ldr	r3, [pc, #196]	@ (34003920 <SystemInit+0x1b8>)
3400385a:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
3400385e:	4a30      	ldr	r2, [pc, #192]	@ (34003920 <SystemInit+0x1b8>)
34003860:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34003864:	f8c2 3274 	str.w	r3, [r2, #628]	@ 0x274

  /* RCC Fix to lower power consumption */
  RCC->APB4ENR2 |= 0x00000010UL;
34003868:	4b2d      	ldr	r3, [pc, #180]	@ (34003920 <SystemInit+0x1b8>)
3400386a:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
3400386e:	4a2c      	ldr	r2, [pc, #176]	@ (34003920 <SystemInit+0x1b8>)
34003870:	f043 0310 	orr.w	r3, r3, #16
34003874:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  (void) RCC->APB4ENR2;
34003878:	4b29      	ldr	r3, [pc, #164]	@ (34003920 <SystemInit+0x1b8>)
3400387a:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
  RCC->APB4ENR2 &= ~(0x00000010UL);
3400387e:	4b28      	ldr	r3, [pc, #160]	@ (34003920 <SystemInit+0x1b8>)
34003880:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
34003884:	4a26      	ldr	r2, [pc, #152]	@ (34003920 <SystemInit+0x1b8>)
34003886:	f023 0310 	bic.w	r3, r3, #16
3400388a:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278

  /* XSPI2 & XSPIM reset                                  */
  RCC->AHB5RSTSR = RCC_AHB5RSTSR_XSPIMRSTS | RCC_AHB5RSTSR_XSPI2RSTS;
3400388e:	4b24      	ldr	r3, [pc, #144]	@ (34003920 <SystemInit+0x1b8>)
34003890:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
34003894:	f8c3 2a20 	str.w	r2, [r3, #2592]	@ 0xa20
  RCC->AHB5RSTCR = RCC_AHB5RSTCR_XSPIMRSTC | RCC_AHB5RSTCR_XSPI2RSTC;
34003898:	4b21      	ldr	r3, [pc, #132]	@ (34003920 <SystemInit+0x1b8>)
3400389a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3400389e:	461a      	mov	r2, r3
340038a0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
340038a4:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220

  /* TIM2 reset */
  RCC->APB1RSTSR1 = RCC_APB1RSTSR1_TIM2RSTS;
340038a8:	4b1d      	ldr	r3, [pc, #116]	@ (34003920 <SystemInit+0x1b8>)
340038aa:	2201      	movs	r2, #1
340038ac:	f8c3 2a24 	str.w	r2, [r3, #2596]	@ 0xa24
  RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
340038b0:	4b1b      	ldr	r3, [pc, #108]	@ (34003920 <SystemInit+0x1b8>)
340038b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
340038b6:	461a      	mov	r2, r3
340038b8:	2301      	movs	r3, #1
340038ba:	f8c2 3224 	str.w	r3, [r2, #548]	@ 0x224
  /* Deactivate TIM2 clock */
  RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;
340038be:	4b18      	ldr	r3, [pc, #96]	@ (34003920 <SystemInit+0x1b8>)
340038c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
340038c4:	461a      	mov	r2, r3
340038c6:	2301      	movs	r3, #1
340038c8:	f8c2 3264 	str.w	r3, [r2, #612]	@ 0x264

  /* Deactivate GPIOG clock */
  RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
340038cc:	4b14      	ldr	r3, [pc, #80]	@ (34003920 <SystemInit+0x1b8>)
340038ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
340038d2:	461a      	mov	r2, r3
340038d4:	2340      	movs	r3, #64	@ 0x40
340038d6:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c

  /* Read back the value to make sure it is written before deactivating SYSCFG */
  (void) SYSCFG->INITSVTORCR;
340038da:	4b13      	ldr	r3, [pc, #76]	@ (34003928 <SystemInit+0x1c0>)
340038dc:	691b      	ldr	r3, [r3, #16]
  /* Deactivate SYSCFG clock */
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
340038de:	4b10      	ldr	r3, [pc, #64]	@ (34003920 <SystemInit+0x1b8>)
340038e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
340038e4:	461a      	mov	r2, r3
340038e6:	2301      	movs	r3, #1
340038e8:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  TZ_SAU_Setup();
#endif /* USER_TZ_SAU_SETUP */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
340038ec:	4b0a      	ldr	r3, [pc, #40]	@ (34003918 <SystemInit+0x1b0>)
340038ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
340038f2:	4a09      	ldr	r2, [pc, #36]	@ (34003918 <SystemInit+0x1b0>)
340038f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
340038f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
340038fc:	4b0c      	ldr	r3, [pc, #48]	@ (34003930 <SystemInit+0x1c8>)
340038fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34003902:	4a0b      	ldr	r2, [pc, #44]	@ (34003930 <SystemInit+0x1c8>)
34003904:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34003908:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* __FPU_PRESENT && __FPU_USED */

}
3400390c:	bf00      	nop
3400390e:	46bd      	mov	sp, r7
34003910:	f85d 7b04 	ldr.w	r7, [sp], #4
34003914:	4770      	bx	lr
34003916:	bf00      	nop
34003918:	e000ed00 	.word	0xe000ed00
3400391c:	34000400 	.word	0x34000400
34003920:	56028000 	.word	0x56028000
34003924:	e000edd0 	.word	0xe000edd0
34003928:	56008000 	.word	0x56008000
3400392c:	56024800 	.word	0x56024800
34003930:	e002ed00 	.word	0xe002ed00

34003934 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
34003934:	b480      	push	{r7}
34003936:	b08d      	sub	sp, #52	@ 0x34
34003938:	af00      	add	r7, sp, #0
  uint32_t sysclk = 0;
3400393a:	2300      	movs	r3, #0
3400393c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllm = 0;
3400393e:	2300      	movs	r3, #0
34003940:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t plln = 0;
34003942:	2300      	movs	r3, #0
34003944:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllfracn = 0;
34003946:	2300      	movs	r3, #0
34003948:	623b      	str	r3, [r7, #32]
  uint32_t pllp1 = 0;
3400394a:	2300      	movs	r3, #0
3400394c:	61fb      	str	r3, [r7, #28]
  uint32_t pllp2 = 0;
3400394e:	2300      	movs	r3, #0
34003950:	61bb      	str	r3, [r7, #24]
  uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
  float_t pllvco;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
34003952:	4b9b      	ldr	r3, [pc, #620]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003954:	6a1b      	ldr	r3, [r3, #32]
34003956:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
3400395a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3400395e:	d029      	beq.n	340039b4 <SystemCoreClockUpdate+0x80>
34003960:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34003964:	f200 8180 	bhi.w	34003c68 <SystemCoreClockUpdate+0x334>
34003968:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3400396c:	d01f      	beq.n	340039ae <SystemCoreClockUpdate+0x7a>
3400396e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34003972:	f200 8179 	bhi.w	34003c68 <SystemCoreClockUpdate+0x334>
34003976:	2b00      	cmp	r3, #0
34003978:	d003      	beq.n	34003982 <SystemCoreClockUpdate+0x4e>
3400397a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3400397e:	d00a      	beq.n	34003996 <SystemCoreClockUpdate+0x62>
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
    sysclk = sysclk / ic_divider;
    break;
  default:
    /* Nothing to do, should not occur */
    break;
34003980:	e172      	b.n	34003c68 <SystemCoreClockUpdate+0x334>
    sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34003982:	4b8f      	ldr	r3, [pc, #572]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34003986:	09db      	lsrs	r3, r3, #7
34003988:	f003 0303 	and.w	r3, r3, #3
3400398c:	4a8d      	ldr	r2, [pc, #564]	@ (34003bc4 <SystemCoreClockUpdate+0x290>)
3400398e:	fa22 f303 	lsr.w	r3, r2, r3
34003992:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34003994:	e169      	b.n	34003c6a <SystemCoreClockUpdate+0x336>
    if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34003996:	4b8a      	ldr	r3, [pc, #552]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400399a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400399e:	2b00      	cmp	r3, #0
340039a0:	d102      	bne.n	340039a8 <SystemCoreClockUpdate+0x74>
      sysclk = MSI_VALUE;
340039a2:	4b89      	ldr	r3, [pc, #548]	@ (34003bc8 <SystemCoreClockUpdate+0x294>)
340039a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
340039a6:	e160      	b.n	34003c6a <SystemCoreClockUpdate+0x336>
      sysclk = 16000000UL;
340039a8:	4b88      	ldr	r3, [pc, #544]	@ (34003bcc <SystemCoreClockUpdate+0x298>)
340039aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
340039ac:	e15d      	b.n	34003c6a <SystemCoreClockUpdate+0x336>
    sysclk = HSE_VALUE;
340039ae:	4b88      	ldr	r3, [pc, #544]	@ (34003bd0 <SystemCoreClockUpdate+0x29c>)
340039b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
340039b2:	e15a      	b.n	34003c6a <SystemCoreClockUpdate+0x336>
    switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
340039b4:	4b82      	ldr	r3, [pc, #520]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
340039b6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
340039ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
340039be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340039c2:	d066      	beq.n	34003a92 <SystemCoreClockUpdate+0x15e>
340039c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340039c8:	f200 8091 	bhi.w	34003aee <SystemCoreClockUpdate+0x1ba>
340039cc:	2b00      	cmp	r3, #0
340039ce:	d003      	beq.n	340039d8 <SystemCoreClockUpdate+0xa4>
340039d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340039d4:	d02f      	beq.n	34003a36 <SystemCoreClockUpdate+0x102>
340039d6:	e08a      	b.n	34003aee <SystemCoreClockUpdate+0x1ba>
      pllcfgr = READ_REG(RCC->PLL1CFGR1);
340039d8:	4b79      	ldr	r3, [pc, #484]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
340039da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340039de:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
340039e0:	68fb      	ldr	r3, [r7, #12]
340039e2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
340039e6:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
340039e8:	68fb      	ldr	r3, [r7, #12]
340039ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
340039ee:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
340039f0:	693b      	ldr	r3, [r7, #16]
340039f2:	2b00      	cmp	r3, #0
340039f4:	f040 80a9 	bne.w	34003b4a <SystemCoreClockUpdate+0x216>
        pllm = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVM) >>  RCC_PLL1CFGR1_PLL1DIVM_Pos;
340039f8:	68fb      	ldr	r3, [r7, #12]
340039fa:	0d1b      	lsrs	r3, r3, #20
340039fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34003a00:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
34003a02:	68fb      	ldr	r3, [r7, #12]
34003a04:	0a1b      	lsrs	r3, r3, #8
34003a06:	f3c3 030b 	ubfx	r3, r3, #0, #12
34003a0a:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
34003a0c:	4b6c      	ldr	r3, [pc, #432]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003a0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34003a12:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34003a16:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL1CFGR3);
34003a18:	4b69      	ldr	r3, [pc, #420]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34003a1e:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
34003a20:	68fb      	ldr	r3, [r7, #12]
34003a22:	0edb      	lsrs	r3, r3, #27
34003a24:	f003 0307 	and.w	r3, r3, #7
34003a28:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
34003a2a:	68fb      	ldr	r3, [r7, #12]
34003a2c:	0e1b      	lsrs	r3, r3, #24
34003a2e:	f003 0307 	and.w	r3, r3, #7
34003a32:	61bb      	str	r3, [r7, #24]
      break;
34003a34:	e089      	b.n	34003b4a <SystemCoreClockUpdate+0x216>
      pllcfgr = READ_REG(RCC->PLL2CFGR1);
34003a36:	4b62      	ldr	r3, [pc, #392]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34003a3c:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
34003a3e:	68fb      	ldr	r3, [r7, #12]
34003a40:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34003a44:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
34003a46:	68fb      	ldr	r3, [r7, #12]
34003a48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34003a4c:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34003a4e:	693b      	ldr	r3, [r7, #16]
34003a50:	2b00      	cmp	r3, #0
34003a52:	d17c      	bne.n	34003b4e <SystemCoreClockUpdate+0x21a>
        pllm = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVM) >>  RCC_PLL2CFGR1_PLL2DIVM_Pos;
34003a54:	68fb      	ldr	r3, [r7, #12]
34003a56:	0d1b      	lsrs	r3, r3, #20
34003a58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34003a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
34003a5e:	68fb      	ldr	r3, [r7, #12]
34003a60:	0a1b      	lsrs	r3, r3, #8
34003a62:	f3c3 030b 	ubfx	r3, r3, #0, #12
34003a66:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
34003a68:	4b55      	ldr	r3, [pc, #340]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003a6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34003a6e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34003a72:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL2CFGR3);
34003a74:	4b52      	ldr	r3, [pc, #328]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003a76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34003a7a:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
34003a7c:	68fb      	ldr	r3, [r7, #12]
34003a7e:	0edb      	lsrs	r3, r3, #27
34003a80:	f003 0307 	and.w	r3, r3, #7
34003a84:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
34003a86:	68fb      	ldr	r3, [r7, #12]
34003a88:	0e1b      	lsrs	r3, r3, #24
34003a8a:	f003 0307 	and.w	r3, r3, #7
34003a8e:	61bb      	str	r3, [r7, #24]
      break;
34003a90:	e05d      	b.n	34003b4e <SystemCoreClockUpdate+0x21a>
      pllcfgr = READ_REG(RCC->PLL3CFGR1);
34003a92:	4b4b      	ldr	r3, [pc, #300]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003a94:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34003a98:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
34003a9a:	68fb      	ldr	r3, [r7, #12]
34003a9c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34003aa0:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
34003aa2:	68fb      	ldr	r3, [r7, #12]
34003aa4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34003aa8:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34003aaa:	693b      	ldr	r3, [r7, #16]
34003aac:	2b00      	cmp	r3, #0
34003aae:	d150      	bne.n	34003b52 <SystemCoreClockUpdate+0x21e>
        pllm = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVM) >>  RCC_PLL3CFGR1_PLL3DIVM_Pos;
34003ab0:	68fb      	ldr	r3, [r7, #12]
34003ab2:	0d1b      	lsrs	r3, r3, #20
34003ab4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34003ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
34003aba:	68fb      	ldr	r3, [r7, #12]
34003abc:	0a1b      	lsrs	r3, r3, #8
34003abe:	f3c3 030b 	ubfx	r3, r3, #0, #12
34003ac2:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
34003ac4:	4b3e      	ldr	r3, [pc, #248]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003ac6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34003aca:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34003ace:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL3CFGR3);
34003ad0:	4b3b      	ldr	r3, [pc, #236]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003ad2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34003ad6:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
34003ad8:	68fb      	ldr	r3, [r7, #12]
34003ada:	0edb      	lsrs	r3, r3, #27
34003adc:	f003 0307 	and.w	r3, r3, #7
34003ae0:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
34003ae2:	68fb      	ldr	r3, [r7, #12]
34003ae4:	0e1b      	lsrs	r3, r3, #24
34003ae6:	f003 0307 	and.w	r3, r3, #7
34003aea:	61bb      	str	r3, [r7, #24]
      break;
34003aec:	e031      	b.n	34003b52 <SystemCoreClockUpdate+0x21e>
      pllcfgr = READ_REG(RCC->PLL4CFGR1);
34003aee:	4b34      	ldr	r3, [pc, #208]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003af0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34003af4:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
34003af6:	68fb      	ldr	r3, [r7, #12]
34003af8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34003afc:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
34003afe:	68fb      	ldr	r3, [r7, #12]
34003b00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34003b04:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34003b06:	693b      	ldr	r3, [r7, #16]
34003b08:	2b00      	cmp	r3, #0
34003b0a:	d124      	bne.n	34003b56 <SystemCoreClockUpdate+0x222>
        pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
34003b0c:	68fb      	ldr	r3, [r7, #12]
34003b0e:	0d1b      	lsrs	r3, r3, #20
34003b10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34003b14:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
34003b16:	68fb      	ldr	r3, [r7, #12]
34003b18:	0a1b      	lsrs	r3, r3, #8
34003b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
34003b1e:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
34003b20:	4b27      	ldr	r3, [pc, #156]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003b22:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34003b26:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34003b2a:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
34003b2c:	4b24      	ldr	r3, [pc, #144]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003b2e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34003b32:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
34003b34:	68fb      	ldr	r3, [r7, #12]
34003b36:	0edb      	lsrs	r3, r3, #27
34003b38:	f003 0307 	and.w	r3, r3, #7
34003b3c:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
34003b3e:	68fb      	ldr	r3, [r7, #12]
34003b40:	0e1b      	lsrs	r3, r3, #24
34003b42:	f003 0307 	and.w	r3, r3, #7
34003b46:	61bb      	str	r3, [r7, #24]
      break;
34003b48:	e005      	b.n	34003b56 <SystemCoreClockUpdate+0x222>
      break;
34003b4a:	bf00      	nop
34003b4c:	e004      	b.n	34003b58 <SystemCoreClockUpdate+0x224>
      break;
34003b4e:	bf00      	nop
34003b50:	e002      	b.n	34003b58 <SystemCoreClockUpdate+0x224>
      break;
34003b52:	bf00      	nop
34003b54:	e000      	b.n	34003b58 <SystemCoreClockUpdate+0x224>
      break;
34003b56:	bf00      	nop
    switch (pllsource)
34003b58:	697b      	ldr	r3, [r7, #20]
34003b5a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34003b5e:	d02c      	beq.n	34003bba <SystemCoreClockUpdate+0x286>
34003b60:	697b      	ldr	r3, [r7, #20]
34003b62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34003b66:	d839      	bhi.n	34003bdc <SystemCoreClockUpdate+0x2a8>
34003b68:	697b      	ldr	r3, [r7, #20]
34003b6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34003b6e:	d021      	beq.n	34003bb4 <SystemCoreClockUpdate+0x280>
34003b70:	697b      	ldr	r3, [r7, #20]
34003b72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34003b76:	d831      	bhi.n	34003bdc <SystemCoreClockUpdate+0x2a8>
34003b78:	697b      	ldr	r3, [r7, #20]
34003b7a:	2b00      	cmp	r3, #0
34003b7c:	d004      	beq.n	34003b88 <SystemCoreClockUpdate+0x254>
34003b7e:	697b      	ldr	r3, [r7, #20]
34003b80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34003b84:	d00a      	beq.n	34003b9c <SystemCoreClockUpdate+0x268>
      break;
34003b86:	e029      	b.n	34003bdc <SystemCoreClockUpdate+0x2a8>
      sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34003b88:	4b0d      	ldr	r3, [pc, #52]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003b8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34003b8c:	09db      	lsrs	r3, r3, #7
34003b8e:	f003 0303 	and.w	r3, r3, #3
34003b92:	4a0c      	ldr	r2, [pc, #48]	@ (34003bc4 <SystemCoreClockUpdate+0x290>)
34003b94:	fa22 f303 	lsr.w	r3, r2, r3
34003b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34003b9a:	e020      	b.n	34003bde <SystemCoreClockUpdate+0x2aa>
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34003b9c:	4b08      	ldr	r3, [pc, #32]	@ (34003bc0 <SystemCoreClockUpdate+0x28c>)
34003b9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34003ba0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34003ba4:	2b00      	cmp	r3, #0
34003ba6:	d102      	bne.n	34003bae <SystemCoreClockUpdate+0x27a>
        sysclk = MSI_VALUE;
34003ba8:	4b07      	ldr	r3, [pc, #28]	@ (34003bc8 <SystemCoreClockUpdate+0x294>)
34003baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34003bac:	e017      	b.n	34003bde <SystemCoreClockUpdate+0x2aa>
        sysclk = 16000000UL;
34003bae:	4b07      	ldr	r3, [pc, #28]	@ (34003bcc <SystemCoreClockUpdate+0x298>)
34003bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34003bb2:	e014      	b.n	34003bde <SystemCoreClockUpdate+0x2aa>
      sysclk = HSE_VALUE;
34003bb4:	4b06      	ldr	r3, [pc, #24]	@ (34003bd0 <SystemCoreClockUpdate+0x29c>)
34003bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34003bb8:	e011      	b.n	34003bde <SystemCoreClockUpdate+0x2aa>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
34003bba:	4b06      	ldr	r3, [pc, #24]	@ (34003bd4 <SystemCoreClockUpdate+0x2a0>)
34003bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34003bbe:	e00e      	b.n	34003bde <SystemCoreClockUpdate+0x2aa>
34003bc0:	56028000 	.word	0x56028000
34003bc4:	03d09000 	.word	0x03d09000
34003bc8:	003d0900 	.word	0x003d0900
34003bcc:	00f42400 	.word	0x00f42400
34003bd0:	02dc6c00 	.word	0x02dc6c00
34003bd4:	00bb8000 	.word	0x00bb8000
34003bd8:	4b800000 	.word	0x4b800000
      break;
34003bdc:	bf00      	nop
    if (pllbypass == 0U)
34003bde:	693b      	ldr	r3, [r7, #16]
34003be0:	2b00      	cmp	r3, #0
34003be2:	d134      	bne.n	34003c4e <SystemCoreClockUpdate+0x31a>
      pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (float_t)pllm;
34003be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34003be6:	ee07 3a90 	vmov	s15, r3
34003bea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34003bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34003bf0:	ee07 3a90 	vmov	s15, r3
34003bf4:	eef8 6a67 	vcvt.f32.u32	s13, s15
34003bf8:	6a3b      	ldr	r3, [r7, #32]
34003bfa:	ee07 3a90 	vmov	s15, r3
34003bfe:	eeb8 6a67 	vcvt.f32.u32	s12, s15
34003c02:	ed5f 5a0b 	vldr	s11, [pc, #-44]	@ 34003bd8 <SystemCoreClockUpdate+0x2a4>
34003c06:	eec6 7a25 	vdiv.f32	s15, s12, s11
34003c0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
34003c0e:	ee67 6a27 	vmul.f32	s13, s14, s15
34003c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34003c14:	ee07 3a90 	vmov	s15, r3
34003c18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34003c1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
34003c20:	edc7 7a02 	vstr	s15, [r7, #8]
      sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
34003c24:	69fb      	ldr	r3, [r7, #28]
34003c26:	ee07 3a90 	vmov	s15, r3
34003c2a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34003c2e:	69bb      	ldr	r3, [r7, #24]
34003c30:	ee07 3a90 	vmov	s15, r3
34003c34:	eef8 7a67 	vcvt.f32.u32	s15, s15
34003c38:	ee27 7a27 	vmul.f32	s14, s14, s15
34003c3c:	edd7 6a02 	vldr	s13, [r7, #8]
34003c40:	eec6 7a87 	vdiv.f32	s15, s13, s14
34003c44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34003c48:	ee17 3a90 	vmov	r3, s15
34003c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
34003c4e:	4b0b      	ldr	r3, [pc, #44]	@ (34003c7c <SystemCoreClockUpdate+0x348>)
34003c50:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34003c54:	0c1b      	lsrs	r3, r3, #16
34003c56:	b2db      	uxtb	r3, r3
34003c58:	3301      	adds	r3, #1
34003c5a:	607b      	str	r3, [r7, #4]
    sysclk = sysclk / ic_divider;
34003c5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
34003c5e:	687b      	ldr	r3, [r7, #4]
34003c60:	fbb2 f3f3 	udiv	r3, r2, r3
34003c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34003c66:	e000      	b.n	34003c6a <SystemCoreClockUpdate+0x336>
    break;
34003c68:	bf00      	nop
  }

  /* Return system clock frequency (CPU frequency) */
  SystemCoreClock = sysclk;
34003c6a:	4a05      	ldr	r2, [pc, #20]	@ (34003c80 <SystemCoreClockUpdate+0x34c>)
34003c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34003c6e:	6013      	str	r3, [r2, #0]
}
34003c70:	bf00      	nop
34003c72:	3734      	adds	r7, #52	@ 0x34
34003c74:	46bd      	mov	sp, r7
34003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
34003c7a:	4770      	bx	lr
34003c7c:	56028000 	.word	0x56028000
34003c80:	34020764 	.word	0x34020764

34003c84 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
34003c84:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
34003c88:	b588      	push	{r3, r7, lr}
34003c8a:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
34003c8c:	f7ff fe52 	bl	34003934 <SystemCoreClockUpdate>

  return SystemCoreClock;
34003c90:	4b06      	ldr	r3, [pc, #24]	@ (34003cac <__acle_se_SECURE_SystemCoreClockUpdate+0x28>)
34003c92:	681b      	ldr	r3, [r3, #0]
}
34003c94:	4618      	mov	r0, r3
34003c96:	46bd      	mov	sp, r7
34003c98:	e8bd 4088 	ldmia.w	sp!, {r3, r7, lr}
34003c9c:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
34003ca0:	e89f 900e 	clrm	{r1, r2, r3, ip, APSR}
34003ca4:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
34003ca8:	4774      	bxns	lr
34003caa:	bf00      	nop
34003cac:	34020764 	.word	0x34020764

34003cb0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
34003cb0:	b580      	push	{r7, lr}
34003cb2:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
34003cb4:	2003      	movs	r0, #3
34003cb6:	f000 fb43 	bl	34004340 <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency in SystemCoreClock global variable */
  SystemCoreClockUpdate();
34003cba:	f7ff fe3b 	bl	34003934 <SystemCoreClockUpdate>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
34003cbe:	200f      	movs	r0, #15
34003cc0:	f000 f812 	bl	34003ce8 <HAL_InitTick>
34003cc4:	4603      	mov	r3, r0
34003cc6:	2b00      	cmp	r3, #0
34003cc8:	d001      	beq.n	34003cce <HAL_Init+0x1e>
  {
    return HAL_ERROR;
34003cca:	2301      	movs	r3, #1
34003ccc:	e002      	b.n	34003cd4 <HAL_Init+0x24>
  }

  /* Init the low level hardware */
  HAL_MspInit();
34003cce:	f000 f803 	bl	34003cd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
34003cd2:	2300      	movs	r3, #0
}
34003cd4:	4618      	mov	r0, r3
34003cd6:	bd80      	pop	{r7, pc}

34003cd8 <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
34003cd8:	b480      	push	{r7}
34003cda:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
34003cdc:	bf00      	nop
34003cde:	46bd      	mov	sp, r7
34003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
34003ce4:	4770      	bx	lr
	...

34003ce8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
34003ce8:	b580      	push	{r7, lr}
34003cea:	b082      	sub	sp, #8
34003cec:	af00      	add	r7, sp, #0
34003cee:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
34003cf0:	4b15      	ldr	r3, [pc, #84]	@ (34003d48 <HAL_InitTick+0x60>)
34003cf2:	781b      	ldrb	r3, [r3, #0]
34003cf4:	2b00      	cmp	r3, #0
34003cf6:	d101      	bne.n	34003cfc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
34003cf8:	2301      	movs	r3, #1
34003cfa:	e021      	b.n	34003d40 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
34003cfc:	4b13      	ldr	r3, [pc, #76]	@ (34003d4c <HAL_InitTick+0x64>)
34003cfe:	681a      	ldr	r2, [r3, #0]
34003d00:	4b11      	ldr	r3, [pc, #68]	@ (34003d48 <HAL_InitTick+0x60>)
34003d02:	781b      	ldrb	r3, [r3, #0]
34003d04:	4619      	mov	r1, r3
34003d06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
34003d0a:	fbb3 f3f1 	udiv	r3, r3, r1
34003d0e:	fbb2 f3f3 	udiv	r3, r2, r3
34003d12:	4618      	mov	r0, r3
34003d14:	f000 fba8 	bl	34004468 <HAL_SYSTICK_Config>
34003d18:	4603      	mov	r3, r0
34003d1a:	2b00      	cmp	r3, #0
34003d1c:	d001      	beq.n	34003d22 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
34003d1e:	2301      	movs	r3, #1
34003d20:	e00e      	b.n	34003d40 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
34003d22:	687b      	ldr	r3, [r7, #4]
34003d24:	2b0f      	cmp	r3, #15
34003d26:	d80a      	bhi.n	34003d3e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
34003d28:	2200      	movs	r2, #0
34003d2a:	6879      	ldr	r1, [r7, #4]
34003d2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
34003d30:	f000 fb26 	bl	34004380 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
34003d34:	4a06      	ldr	r2, [pc, #24]	@ (34003d50 <HAL_InitTick+0x68>)
34003d36:	687b      	ldr	r3, [r7, #4]
34003d38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
34003d3a:	2300      	movs	r3, #0
34003d3c:	e000      	b.n	34003d40 <HAL_InitTick+0x58>
    return HAL_ERROR;
34003d3e:	2301      	movs	r3, #1
}
34003d40:	4618      	mov	r0, r3
34003d42:	3708      	adds	r7, #8
34003d44:	46bd      	mov	sp, r7
34003d46:	bd80      	pop	{r7, pc}
34003d48:	3402076c 	.word	0x3402076c
34003d4c:	34020764 	.word	0x34020764
34003d50:	34020768 	.word	0x34020768

34003d54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
34003d54:	b480      	push	{r7}
34003d56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
34003d58:	4b06      	ldr	r3, [pc, #24]	@ (34003d74 <HAL_IncTick+0x20>)
34003d5a:	781b      	ldrb	r3, [r3, #0]
34003d5c:	461a      	mov	r2, r3
34003d5e:	4b06      	ldr	r3, [pc, #24]	@ (34003d78 <HAL_IncTick+0x24>)
34003d60:	681b      	ldr	r3, [r3, #0]
34003d62:	4413      	add	r3, r2
34003d64:	4a04      	ldr	r2, [pc, #16]	@ (34003d78 <HAL_IncTick+0x24>)
34003d66:	6013      	str	r3, [r2, #0]
}
34003d68:	bf00      	nop
34003d6a:	46bd      	mov	sp, r7
34003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
34003d70:	4770      	bx	lr
34003d72:	bf00      	nop
34003d74:	3402076c 	.word	0x3402076c
34003d78:	34020b20 	.word	0x34020b20

34003d7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
34003d7c:	b480      	push	{r7}
34003d7e:	af00      	add	r7, sp, #0
  return uwTick;
34003d80:	4b03      	ldr	r3, [pc, #12]	@ (34003d90 <HAL_GetTick+0x14>)
34003d82:	681b      	ldr	r3, [r3, #0]
}
34003d84:	4618      	mov	r0, r3
34003d86:	46bd      	mov	sp, r7
34003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
34003d8c:	4770      	bx	lr
34003d8e:	bf00      	nop
34003d90:	34020b20 	.word	0x34020b20

34003d94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay Specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
34003d94:	b580      	push	{r7, lr}
34003d96:	b084      	sub	sp, #16
34003d98:	af00      	add	r7, sp, #0
34003d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
34003d9c:	f7ff ffee 	bl	34003d7c <HAL_GetTick>
34003da0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
34003da2:	687b      	ldr	r3, [r7, #4]
34003da4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
34003da6:	68fb      	ldr	r3, [r7, #12]
34003da8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
34003dac:	d005      	beq.n	34003dba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
34003dae:	4b0a      	ldr	r3, [pc, #40]	@ (34003dd8 <HAL_Delay+0x44>)
34003db0:	781b      	ldrb	r3, [r3, #0]
34003db2:	461a      	mov	r2, r3
34003db4:	68fb      	ldr	r3, [r7, #12]
34003db6:	4413      	add	r3, r2
34003db8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
34003dba:	bf00      	nop
34003dbc:	f7ff ffde 	bl	34003d7c <HAL_GetTick>
34003dc0:	4602      	mov	r2, r0
34003dc2:	68bb      	ldr	r3, [r7, #8]
34003dc4:	1ad3      	subs	r3, r2, r3
34003dc6:	68fa      	ldr	r2, [r7, #12]
34003dc8:	429a      	cmp	r2, r3
34003dca:	d8f7      	bhi.n	34003dbc <HAL_Delay+0x28>
  {
  }
}
34003dcc:	bf00      	nop
34003dce:	bf00      	nop
34003dd0:	3710      	adds	r7, #16
34003dd2:	46bd      	mov	sp, r7
34003dd4:	bd80      	pop	{r7, pc}
34003dd6:	bf00      	nop
34003dd8:	3402076c 	.word	0x3402076c

34003ddc <HAL_BSEC_OTP_Read>:
  * @param  pFuseData  Returned value of fuse. The returned value is between 0 and 0xFFFFFFFFU
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_BSEC_OTP_Read(BSEC_HandleTypeDef * hbsec, uint32_t FuseId, uint32_t *pFuseData)
{
34003ddc:	b580      	push	{r7, lr}
34003dde:	b084      	sub	sp, #16
34003de0:	af00      	add	r7, sp, #0
34003de2:	60f8      	str	r0, [r7, #12]
34003de4:	60b9      	str	r1, [r7, #8]
34003de6:	607a      	str	r2, [r7, #4]
  /* Check the handle pointer */
  if (hbsec == NULL)
34003de8:	68fb      	ldr	r3, [r7, #12]
34003dea:	2b00      	cmp	r3, #0
34003dec:	d101      	bne.n	34003df2 <HAL_BSEC_OTP_Read+0x16>
  {
    return HAL_ERROR;
34003dee:	2301      	movs	r3, #1
34003df0:	e026      	b.n	34003e40 <HAL_BSEC_OTP_Read+0x64>
  }

  /* Check the address of returned value and instance */
 if ((pFuseData == NULL) || (hbsec->Instance != BSEC))
34003df2:	687b      	ldr	r3, [r7, #4]
34003df4:	2b00      	cmp	r3, #0
34003df6:	d004      	beq.n	34003e02 <HAL_BSEC_OTP_Read+0x26>
34003df8:	68fb      	ldr	r3, [r7, #12]
34003dfa:	681b      	ldr	r3, [r3, #0]
34003dfc:	4a12      	ldr	r2, [pc, #72]	@ (34003e48 <HAL_BSEC_OTP_Read+0x6c>)
34003dfe:	4293      	cmp	r3, r2
34003e00:	d004      	beq.n	34003e0c <HAL_BSEC_OTP_Read+0x30>
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
34003e02:	68fb      	ldr	r3, [r7, #12]
34003e04:	2201      	movs	r2, #1
34003e06:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
34003e08:	2301      	movs	r3, #1
34003e0a:	e019      	b.n	34003e40 <HAL_BSEC_OTP_Read+0x64>
  }

  if (FuseId < BSEC_NB_FUSES)
34003e0c:	68bb      	ldr	r3, [r7, #8]
34003e0e:	f5b3 7fbc 	cmp.w	r3, #376	@ 0x178
34003e12:	d211      	bcs.n	34003e38 <HAL_BSEC_OTP_Read+0x5c>
  {
    /* Reload the data :
       - Unshadowed fuse are not automatically reload and data no more available after register read
       - Shadowed fuse contains by default the shadow value in the register */
    if (HAL_BSEC_OTP_Reload(hbsec, FuseId) == HAL_OK)
34003e14:	68b9      	ldr	r1, [r7, #8]
34003e16:	68f8      	ldr	r0, [r7, #12]
34003e18:	f000 f8ba 	bl	34003f90 <HAL_BSEC_OTP_Reload>
34003e1c:	4603      	mov	r3, r0
34003e1e:	2b00      	cmp	r3, #0
34003e20:	d108      	bne.n	34003e34 <HAL_BSEC_OTP_Read+0x58>
    {
      /* Read data from shadow register */
      *pFuseData = hbsec->Instance->FVRw[FuseId];
34003e22:	68fb      	ldr	r3, [r7, #12]
34003e24:	681b      	ldr	r3, [r3, #0]
34003e26:	68ba      	ldr	r2, [r7, #8]
34003e28:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
34003e2c:	687b      	ldr	r3, [r7, #4]
34003e2e:	601a      	str	r2, [r3, #0]
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
    return HAL_ERROR;
  }

  return HAL_OK;
34003e30:	2300      	movs	r3, #0
34003e32:	e005      	b.n	34003e40 <HAL_BSEC_OTP_Read+0x64>
      return HAL_ERROR;
34003e34:	2301      	movs	r3, #1
34003e36:	e003      	b.n	34003e40 <HAL_BSEC_OTP_Read+0x64>
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
34003e38:	68fb      	ldr	r3, [r7, #12]
34003e3a:	2201      	movs	r2, #1
34003e3c:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
34003e3e:	2301      	movs	r3, #1
}
34003e40:	4618      	mov	r0, r3
34003e42:	3710      	adds	r7, #16
34003e44:	46bd      	mov	sp, r7
34003e46:	bd80      	pop	{r7, pc}
34003e48:	56009000 	.word	0x56009000

34003e4c <HAL_BSEC_OTP_Program>:
  * @param  Lock      Permanent lock value, this parameter is @ref BSEC_Permanent_Lock
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_BSEC_OTP_Program(BSEC_HandleTypeDef *hbsec, uint32_t FuseId, uint32_t FuseData, uint32_t Lock)
{
34003e4c:	b580      	push	{r7, lr}
34003e4e:	b088      	sub	sp, #32
34003e50:	af00      	add	r7, sp, #0
34003e52:	60f8      	str	r0, [r7, #12]
34003e54:	60b9      	str	r1, [r7, #8]
34003e56:	607a      	str	r2, [r7, #4]
34003e58:	603b      	str	r3, [r7, #0]
  uint32_t status_reg;
  uint32_t status_bit;
  uint32_t read_data;
  uint32_t tick_start = HAL_GetTick();
34003e5a:	f7ff ff8f 	bl	34003d7c <HAL_GetTick>
34003e5e:	61f8      	str	r0, [r7, #28]

  /* Check the handle pointer */
  if (hbsec == NULL)
34003e60:	68fb      	ldr	r3, [r7, #12]
34003e62:	2b00      	cmp	r3, #0
34003e64:	d101      	bne.n	34003e6a <HAL_BSEC_OTP_Program+0x1e>
  {
    return HAL_ERROR;
34003e66:	2301      	movs	r3, #1
34003e68:	e08a      	b.n	34003f80 <HAL_BSEC_OTP_Program+0x134>
  }

  /* Check the instance */
 if (hbsec->Instance != BSEC)
34003e6a:	68fb      	ldr	r3, [r7, #12]
34003e6c:	681b      	ldr	r3, [r3, #0]
34003e6e:	4a46      	ldr	r2, [pc, #280]	@ (34003f88 <HAL_BSEC_OTP_Program+0x13c>)
34003e70:	4293      	cmp	r3, r2
34003e72:	d004      	beq.n	34003e7e <HAL_BSEC_OTP_Program+0x32>
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
34003e74:	68fb      	ldr	r3, [r7, #12]
34003e76:	2201      	movs	r2, #1
34003e78:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
34003e7a:	2301      	movs	r3, #1
34003e7c:	e080      	b.n	34003f80 <HAL_BSEC_OTP_Program+0x134>
  }

  /* Check the permanent lock */
  assert_param(IS_BSEC_PERMANENT_LOCK(Lock));
34003e7e:	683b      	ldr	r3, [r7, #0]
34003e80:	2b00      	cmp	r3, #0
34003e82:	d008      	beq.n	34003e96 <HAL_BSEC_OTP_Program+0x4a>
34003e84:	683b      	ldr	r3, [r7, #0]
34003e86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
34003e8a:	d004      	beq.n	34003e96 <HAL_BSEC_OTP_Program+0x4a>
34003e8c:	f44f 71dd 	mov.w	r1, #442	@ 0x1ba
34003e90:	483e      	ldr	r0, [pc, #248]	@ (34003f8c <HAL_BSEC_OTP_Program+0x140>)
34003e92:	f7fd ff51 	bl	34001d38 <assert_failed>

  /* Get the correct register value */
  if (FuseId < BSEC_NB_FUSES)
34003e96:	68bb      	ldr	r3, [r7, #8]
34003e98:	f5b3 7fbc 	cmp.w	r3, #376	@ 0x178
34003e9c:	d26a      	bcs.n	34003f74 <HAL_BSEC_OTP_Program+0x128>
  {
    status_reg = FuseId / 32U;
34003e9e:	68bb      	ldr	r3, [r7, #8]
34003ea0:	095b      	lsrs	r3, r3, #5
34003ea2:	61bb      	str	r3, [r7, #24]
    status_bit = (uint32_t)(1UL << (FuseId % 32U));
34003ea4:	68bb      	ldr	r3, [r7, #8]
34003ea6:	f003 031f 	and.w	r3, r3, #31
34003eaa:	2201      	movs	r2, #1
34003eac:	fa02 f303 	lsl.w	r3, r2, r3
34003eb0:	617b      	str	r3, [r7, #20]

    if ((hbsec->Instance->SPLOCKx[status_reg] & status_bit) == 0U)
34003eb2:	68fb      	ldr	r3, [r7, #12]
34003eb4:	681b      	ldr	r3, [r3, #0]
34003eb6:	69ba      	ldr	r2, [r7, #24]
34003eb8:	f502 7200 	add.w	r2, r2, #512	@ 0x200
34003ebc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
34003ec0:	697b      	ldr	r3, [r7, #20]
34003ec2:	4013      	ands	r3, r2
34003ec4:	2b00      	cmp	r3, #0
34003ec6:	d150      	bne.n	34003f6a <HAL_BSEC_OTP_Program+0x11e>
    {
      /* Write data in register */
      hbsec->Instance->WDR = FuseData;
34003ec8:	68fb      	ldr	r3, [r7, #12]
34003eca:	681b      	ldr	r3, [r3, #0]
34003ecc:	687a      	ldr	r2, [r7, #4]
34003ece:	f8c3 2c08 	str.w	r2, [r3, #3080]	@ 0xc08

      /* Perform a program of the fuse register */
      MODIFY_REG(hbsec->Instance->OTPCR, (BSEC_OTPCR_PPLOCK | BSEC_OTPCR_PROG | BSEC_OTPCR_ADDR),
34003ed2:	68fb      	ldr	r3, [r7, #12]
34003ed4:	681b      	ldr	r3, [r3, #0]
34003ed6:	f8d3 3c04 	ldr.w	r3, [r3, #3076]	@ 0xc04
34003eda:	f423 43c3 	bic.w	r3, r3, #24960	@ 0x6180
34003ede:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
34003ee2:	68b9      	ldr	r1, [r7, #8]
34003ee4:	683a      	ldr	r2, [r7, #0]
34003ee6:	430a      	orrs	r2, r1
34003ee8:	431a      	orrs	r2, r3
34003eea:	68fb      	ldr	r3, [r7, #12]
34003eec:	681b      	ldr	r3, [r3, #0]
34003eee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
34003ef2:	f8c3 2c04 	str.w	r2, [r3, #3076]	@ 0xc04
                                         (FuseId | BSEC_OTPCR_PROG | Lock));

      /* Wait the operation is finished */
      while ((hbsec->Instance->OTPSR & BSEC_OTPSR_BUSY) != 0U)
34003ef6:	e00c      	b.n	34003f12 <HAL_BSEC_OTP_Program+0xc6>
      {
        if ((HAL_GetTick() - tick_start) > BSEC_TIMEOUT)
34003ef8:	f7ff ff40 	bl	34003d7c <HAL_GetTick>
34003efc:	4602      	mov	r2, r0
34003efe:	69fb      	ldr	r3, [r7, #28]
34003f00:	1ad3      	subs	r3, r2, r3
34003f02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
34003f06:	d904      	bls.n	34003f12 <HAL_BSEC_OTP_Program+0xc6>
        {
          hbsec->ErrorCode = HAL_BSEC_ERROR_TIMEOUT;
34003f08:	68fb      	ldr	r3, [r7, #12]
34003f0a:	220a      	movs	r2, #10
34003f0c:	605a      	str	r2, [r3, #4]
          return HAL_ERROR;
34003f0e:	2301      	movs	r3, #1
34003f10:	e036      	b.n	34003f80 <HAL_BSEC_OTP_Program+0x134>
      while ((hbsec->Instance->OTPSR & BSEC_OTPSR_BUSY) != 0U)
34003f12:	68fb      	ldr	r3, [r7, #12]
34003f14:	681b      	ldr	r3, [r3, #0]
34003f16:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
34003f1a:	f003 0301 	and.w	r3, r3, #1
34003f1e:	2b00      	cmp	r3, #0
34003f20:	d1ea      	bne.n	34003ef8 <HAL_BSEC_OTP_Program+0xac>
        }
      }

      /* Check programming errors */
      if ((hbsec->Instance->OTPSR & BSEC_OTPSR_PROGFAIL) != 0U)
34003f22:	68fb      	ldr	r3, [r7, #12]
34003f24:	681b      	ldr	r3, [r3, #0]
34003f26:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
34003f2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34003f2e:	2b00      	cmp	r3, #0
34003f30:	d005      	beq.n	34003f3e <HAL_BSEC_OTP_Program+0xf2>
      {
        hbsec->ErrorCode = HAL_BSEC_ERROR_PROGFAIL;
34003f32:	68fb      	ldr	r3, [r7, #12]
34003f34:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34003f38:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
34003f3a:	2301      	movs	r3, #1
34003f3c:	e020      	b.n	34003f80 <HAL_BSEC_OTP_Program+0x134>
      }

      /* Read back programmed data */
      if (HAL_BSEC_OTP_Read(hbsec, FuseId, &read_data) == HAL_OK)
34003f3e:	f107 0310 	add.w	r3, r7, #16
34003f42:	461a      	mov	r2, r3
34003f44:	68b9      	ldr	r1, [r7, #8]
34003f46:	68f8      	ldr	r0, [r7, #12]
34003f48:	f7ff ff48 	bl	34003ddc <HAL_BSEC_OTP_Read>
34003f4c:	4603      	mov	r3, r0
34003f4e:	2b00      	cmp	r3, #0
34003f50:	d109      	bne.n	34003f66 <HAL_BSEC_OTP_Program+0x11a>
      {
        /* Verify programmed data */
        if (read_data != FuseData)
34003f52:	693b      	ldr	r3, [r7, #16]
34003f54:	687a      	ldr	r2, [r7, #4]
34003f56:	429a      	cmp	r2, r3
34003f58:	d011      	beq.n	34003f7e <HAL_BSEC_OTP_Program+0x132>
        {
          hbsec->ErrorCode = HAL_BSEC_ERROR_PROGFAIL;
34003f5a:	68fb      	ldr	r3, [r7, #12]
34003f5c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34003f60:	605a      	str	r2, [r3, #4]
          return HAL_ERROR;
34003f62:	2301      	movs	r3, #1
34003f64:	e00c      	b.n	34003f80 <HAL_BSEC_OTP_Program+0x134>
        }
      }
      else
      {
        return HAL_ERROR;
34003f66:	2301      	movs	r3, #1
34003f68:	e00a      	b.n	34003f80 <HAL_BSEC_OTP_Program+0x134>
      }
    }
    else
    {
      /* Fuse is sticky programming locked */
      hbsec->ErrorCode = HAL_BSEC_ERROR_LOCK;
34003f6a:	68fb      	ldr	r3, [r7, #12]
34003f6c:	2204      	movs	r2, #4
34003f6e:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
34003f70:	2301      	movs	r3, #1
34003f72:	e005      	b.n	34003f80 <HAL_BSEC_OTP_Program+0x134>
    }
  }
  else
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
34003f74:	68fb      	ldr	r3, [r7, #12]
34003f76:	2201      	movs	r2, #1
34003f78:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
34003f7a:	2301      	movs	r3, #1
34003f7c:	e000      	b.n	34003f80 <HAL_BSEC_OTP_Program+0x134>
  }

  return HAL_OK;
34003f7e:	2300      	movs	r3, #0
}
34003f80:	4618      	mov	r0, r3
34003f82:	3720      	adds	r7, #32
34003f84:	46bd      	mov	sp, r7
34003f86:	bd80      	pop	{r7, pc}
34003f88:	56009000 	.word	0x56009000
34003f8c:	3401e414 	.word	0x3401e414

34003f90 <HAL_BSEC_OTP_Reload>:
  * @param  FuseId  Fuse to be reload, this parameter value is between 0 and BSEC_NB_FUSES-1
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_BSEC_OTP_Reload(BSEC_HandleTypeDef *hbsec, uint32_t FuseId)
{
34003f90:	b580      	push	{r7, lr}
34003f92:	b086      	sub	sp, #24
34003f94:	af00      	add	r7, sp, #0
34003f96:	6078      	str	r0, [r7, #4]
34003f98:	6039      	str	r1, [r7, #0]
  uint32_t status_reg;
  uint32_t status_bit;
  uint32_t tick_start = HAL_GetTick();
34003f9a:	f7ff feef 	bl	34003d7c <HAL_GetTick>
34003f9e:	6178      	str	r0, [r7, #20]

  /* Check the handle pointer */
  if (hbsec == NULL)
34003fa0:	687b      	ldr	r3, [r7, #4]
34003fa2:	2b00      	cmp	r3, #0
34003fa4:	d101      	bne.n	34003faa <HAL_BSEC_OTP_Reload+0x1a>
  {
    return HAL_ERROR;
34003fa6:	2301      	movs	r3, #1
34003fa8:	e063      	b.n	34004072 <HAL_BSEC_OTP_Reload+0xe2>
  }

  /* Check the instance */
 if (hbsec->Instance != BSEC)
34003faa:	687b      	ldr	r3, [r7, #4]
34003fac:	681b      	ldr	r3, [r3, #0]
34003fae:	4a33      	ldr	r2, [pc, #204]	@ (3400407c <HAL_BSEC_OTP_Reload+0xec>)
34003fb0:	4293      	cmp	r3, r2
34003fb2:	d004      	beq.n	34003fbe <HAL_BSEC_OTP_Reload+0x2e>
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
34003fb4:	687b      	ldr	r3, [r7, #4]
34003fb6:	2201      	movs	r2, #1
34003fb8:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
34003fba:	2301      	movs	r3, #1
34003fbc:	e059      	b.n	34004072 <HAL_BSEC_OTP_Reload+0xe2>
  }

  if (FuseId < BSEC_NB_FUSES)
34003fbe:	683b      	ldr	r3, [r7, #0]
34003fc0:	f5b3 7fbc 	cmp.w	r3, #376	@ 0x178
34003fc4:	d24f      	bcs.n	34004066 <HAL_BSEC_OTP_Reload+0xd6>
  {
    status_reg = FuseId / 32U;
34003fc6:	683b      	ldr	r3, [r7, #0]
34003fc8:	095b      	lsrs	r3, r3, #5
34003fca:	613b      	str	r3, [r7, #16]
    status_bit = (uint32_t)(1UL << (FuseId % 32U));
34003fcc:	683b      	ldr	r3, [r7, #0]
34003fce:	f003 031f 	and.w	r3, r3, #31
34003fd2:	2201      	movs	r2, #1
34003fd4:	fa02 f303 	lsl.w	r3, r2, r3
34003fd8:	60fb      	str	r3, [r7, #12]

    if ((hbsec->Instance->SRLOCKx[status_reg] & status_bit) == 0U)
34003fda:	687b      	ldr	r3, [r7, #4]
34003fdc:	681b      	ldr	r3, [r3, #0]
34003fde:	693a      	ldr	r2, [r7, #16]
34003fe0:	f502 7208 	add.w	r2, r2, #544	@ 0x220
34003fe4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
34003fe8:	68fb      	ldr	r3, [r7, #12]
34003fea:	4013      	ands	r3, r2
34003fec:	2b00      	cmp	r3, #0
34003fee:	d135      	bne.n	3400405c <HAL_BSEC_OTP_Reload+0xcc>
    {
      /* Perform a reload of the fuse register */
      MODIFY_REG(hbsec->Instance->OTPCR, (BSEC_OTPCR_PPLOCK | BSEC_OTPCR_PROG | BSEC_OTPCR_ADDR), FuseId);
34003ff0:	687b      	ldr	r3, [r7, #4]
34003ff2:	681b      	ldr	r3, [r3, #0]
34003ff4:	f8d3 3c04 	ldr.w	r3, [r3, #3076]	@ 0xc04
34003ff8:	f423 43c3 	bic.w	r3, r3, #24960	@ 0x6180
34003ffc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
34004000:	687a      	ldr	r2, [r7, #4]
34004002:	6812      	ldr	r2, [r2, #0]
34004004:	6839      	ldr	r1, [r7, #0]
34004006:	430b      	orrs	r3, r1
34004008:	f8c2 3c04 	str.w	r3, [r2, #3076]	@ 0xc04

      /* Wait the operation is finished */
      while ((hbsec->Instance->OTPSR & BSEC_OTPSR_BUSY) != 0U)
3400400c:	e00c      	b.n	34004028 <HAL_BSEC_OTP_Reload+0x98>
      {
        if ((HAL_GetTick() - tick_start) > BSEC_TIMEOUT)
3400400e:	f7ff feb5 	bl	34003d7c <HAL_GetTick>
34004012:	4602      	mov	r2, r0
34004014:	697b      	ldr	r3, [r7, #20]
34004016:	1ad3      	subs	r3, r2, r3
34004018:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
3400401c:	d904      	bls.n	34004028 <HAL_BSEC_OTP_Reload+0x98>
        {
          hbsec->ErrorCode = HAL_BSEC_ERROR_TIMEOUT;
3400401e:	687b      	ldr	r3, [r7, #4]
34004020:	220a      	movs	r2, #10
34004022:	605a      	str	r2, [r3, #4]
          return HAL_ERROR;
34004024:	2301      	movs	r3, #1
34004026:	e024      	b.n	34004072 <HAL_BSEC_OTP_Reload+0xe2>
      while ((hbsec->Instance->OTPSR & BSEC_OTPSR_BUSY) != 0U)
34004028:	687b      	ldr	r3, [r7, #4]
3400402a:	681b      	ldr	r3, [r3, #0]
3400402c:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
34004030:	f003 0301 	and.w	r3, r3, #1
34004034:	2b00      	cmp	r3, #0
34004036:	d1ea      	bne.n	3400400e <HAL_BSEC_OTP_Reload+0x7e>
        }
      }

      if ((hbsec->Instance->OTPSR & BSEC_OTPSR_RELOAD_ERRORS) != 0U)
34004038:	687b      	ldr	r3, [r7, #4]
3400403a:	681b      	ldr	r3, [r3, #0]
3400403c:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
34004040:	f403 038c 	and.w	r3, r3, #4587520	@ 0x460000
34004044:	2b00      	cmp	r3, #0
34004046:	d013      	beq.n	34004070 <HAL_BSEC_OTP_Reload+0xe0>
      {
        /* An error occurred during reloading, value can't be relied on */
        hbsec->ErrorCode = (hbsec->Instance->OTPSR & BSEC_OTPSR_RELOAD_ERRORS);
34004048:	687b      	ldr	r3, [r7, #4]
3400404a:	681b      	ldr	r3, [r3, #0]
3400404c:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
34004050:	f403 028c 	and.w	r2, r3, #4587520	@ 0x460000
34004054:	687b      	ldr	r3, [r7, #4]
34004056:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
34004058:	2301      	movs	r3, #1
3400405a:	e00a      	b.n	34004072 <HAL_BSEC_OTP_Reload+0xe2>
      }
    }
    else
    {
      /* Shadow register is sticky reload locked */
      hbsec->ErrorCode = HAL_BSEC_ERROR_LOCK;
3400405c:	687b      	ldr	r3, [r7, #4]
3400405e:	2204      	movs	r2, #4
34004060:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
34004062:	2301      	movs	r3, #1
34004064:	e005      	b.n	34004072 <HAL_BSEC_OTP_Reload+0xe2>
    }
  }
  else
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
34004066:	687b      	ldr	r3, [r7, #4]
34004068:	2201      	movs	r2, #1
3400406a:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
3400406c:	2301      	movs	r3, #1
3400406e:	e000      	b.n	34004072 <HAL_BSEC_OTP_Reload+0xe2>
  }

  return HAL_OK;
34004070:	2300      	movs	r3, #0
}
34004072:	4618      	mov	r0, r3
34004074:	3718      	adds	r7, #24
34004076:	46bd      	mov	sp, r7
34004078:	bd80      	pop	{r7, pc}
3400407a:	bf00      	nop
3400407c:	56009000 	.word	0x56009000

34004080 <HAL_CACHEAXI_Init>:
  * @note   In case HAL_CACHEAXI_Init() returns HAL_BUSY because an invalidation
  *         procedure is ongoing, the application should call again HAL_CACHEAXI_Init()
  *         until it returns HAL_OK to have the CACHEAXI enabled
  */
HAL_StatusTypeDef  HAL_CACHEAXI_Init(CACHEAXI_HandleTypeDef *hcacheaxi)
{
34004080:	b580      	push	{r7, lr}
34004082:	b084      	sub	sp, #16
34004084:	af00      	add	r7, sp, #0
34004086:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the CACHEAXI handle allocation */
  if (hcacheaxi == NULL)
34004088:	687b      	ldr	r3, [r7, #4]
3400408a:	2b00      	cmp	r3, #0
3400408c:	d101      	bne.n	34004092 <HAL_CACHEAXI_Init+0x12>
  {
    return HAL_ERROR;
3400408e:	2301      	movs	r3, #1
34004090:	e021      	b.n	340040d6 <HAL_CACHEAXI_Init+0x56>
  }

  /* Check the parameters */
  assert_param(IS_CACHEAXI_ALL_INSTANCE(hcacheaxi->Instance));
34004092:	687b      	ldr	r3, [r7, #4]
34004094:	681b      	ldr	r3, [r3, #0]
34004096:	4a12      	ldr	r2, [pc, #72]	@ (340040e0 <HAL_CACHEAXI_Init+0x60>)
34004098:	4293      	cmp	r3, r2
3400409a:	d008      	beq.n	340040ae <HAL_CACHEAXI_Init+0x2e>
3400409c:	687b      	ldr	r3, [r7, #4]
3400409e:	681b      	ldr	r3, [r3, #0]
340040a0:	4a10      	ldr	r2, [pc, #64]	@ (340040e4 <HAL_CACHEAXI_Init+0x64>)
340040a2:	4293      	cmp	r3, r2
340040a4:	d003      	beq.n	340040ae <HAL_CACHEAXI_Init+0x2e>
340040a6:	21bc      	movs	r1, #188	@ 0xbc
340040a8:	480f      	ldr	r0, [pc, #60]	@ (340040e8 <HAL_CACHEAXI_Init+0x68>)
340040aa:	f7fd fe45 	bl	34001d38 <assert_failed>

  if (hcacheaxi->State == HAL_CACHEAXI_STATE_RESET)
340040ae:	687b      	ldr	r3, [r7, #4]
340040b0:	791b      	ldrb	r3, [r3, #4]
340040b2:	b2db      	uxtb	r3, r3
340040b4:	2b00      	cmp	r3, #0
340040b6:	d102      	bne.n	340040be <HAL_CACHEAXI_Init+0x3e>

    /* Init the low level hardware */
    hcacheaxi->MspInitCallback(hcacheaxi);
#else
    /* Init the low level hardware */
    HAL_CACHEAXI_MspInit(hcacheaxi);
340040b8:	6878      	ldr	r0, [r7, #4]
340040ba:	f7fd fe25 	bl	34001d08 <HAL_CACHEAXI_MspInit>
#endif /* USE_HAL_CACHEAXI_REGISTER_CALLBACKS */
  }

  /* Init the error code */
  hcacheaxi->ErrorCode = HAL_CACHEAXI_ERROR_NONE;
340040be:	687b      	ldr	r3, [r7, #4]
340040c0:	2200      	movs	r2, #0
340040c2:	609a      	str	r2, [r3, #8]

  /* Init the CACHEAXI handle state */
  hcacheaxi->State = HAL_CACHEAXI_STATE_READY;
340040c4:	687b      	ldr	r3, [r7, #4]
340040c6:	2201      	movs	r2, #1
340040c8:	711a      	strb	r2, [r3, #4]

  /* Enable the selected CACHEAXI peripheral */
  status = HAL_CACHEAXI_Enable(hcacheaxi);
340040ca:	6878      	ldr	r0, [r7, #4]
340040cc:	f000 f80e 	bl	340040ec <HAL_CACHEAXI_Enable>
340040d0:	4603      	mov	r3, r0
340040d2:	73fb      	strb	r3, [r7, #15]

  return status;
340040d4:	7bfb      	ldrb	r3, [r7, #15]
}
340040d6:	4618      	mov	r0, r3
340040d8:	3710      	adds	r7, #16
340040da:	46bd      	mov	sp, r7
340040dc:	bd80      	pop	{r7, pc}
340040de:	bf00      	nop
340040e0:	580dfc00 	.word	0x580dfc00
340040e4:	480dfc00 	.word	0x480dfc00
340040e8:	3401e4c0 	.word	0x3401e4c0

340040ec <HAL_CACHEAXI_Enable>:
  * @param  hcacheaxi Pointer to a CACHEAXI_HandleTypeDef structure that contains
  *                   the configuration information for the specified CACHEAXIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CACHEAXI_Enable(CACHEAXI_HandleTypeDef *hcacheaxi)
{
340040ec:	b580      	push	{r7, lr}
340040ee:	b084      	sub	sp, #16
340040f0:	af00      	add	r7, sp, #0
340040f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
340040f4:	2300      	movs	r3, #0
340040f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Check the cacheaxi handle allocation */
  if (hcacheaxi == NULL)
340040f8:	687b      	ldr	r3, [r7, #4]
340040fa:	2b00      	cmp	r3, #0
340040fc:	d101      	bne.n	34004102 <HAL_CACHEAXI_Enable+0x16>
  {
    return HAL_ERROR;
340040fe:	2301      	movs	r3, #1
34004100:	e043      	b.n	3400418a <HAL_CACHEAXI_Enable+0x9e>
  }

  /* Check the parameters */
  assert_param(IS_CACHEAXI_ALL_INSTANCE(hcacheaxi->Instance));
34004102:	687b      	ldr	r3, [r7, #4]
34004104:	681b      	ldr	r3, [r3, #0]
34004106:	4a23      	ldr	r2, [pc, #140]	@ (34004194 <HAL_CACHEAXI_Enable+0xa8>)
34004108:	4293      	cmp	r3, r2
3400410a:	d009      	beq.n	34004120 <HAL_CACHEAXI_Enable+0x34>
3400410c:	687b      	ldr	r3, [r7, #4]
3400410e:	681b      	ldr	r3, [r3, #0]
34004110:	4a21      	ldr	r2, [pc, #132]	@ (34004198 <HAL_CACHEAXI_Enable+0xac>)
34004112:	4293      	cmp	r3, r2
34004114:	d004      	beq.n	34004120 <HAL_CACHEAXI_Enable+0x34>
34004116:	f44f 71b5 	mov.w	r1, #362	@ 0x16a
3400411a:	4820      	ldr	r0, [pc, #128]	@ (3400419c <HAL_CACHEAXI_Enable+0xb0>)
3400411c:	f7fd fe0c 	bl	34001d38 <assert_failed>

  /* Check if ongoing full invalidation operation */
  if (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) != 0U)
34004120:	687b      	ldr	r3, [r7, #4]
34004122:	681b      	ldr	r3, [r3, #0]
34004124:	685b      	ldr	r3, [r3, #4]
34004126:	f003 0301 	and.w	r3, r3, #1
3400412a:	2b00      	cmp	r3, #0
3400412c:	d01e      	beq.n	3400416c <HAL_CACHEAXI_Enable+0x80>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
3400412e:	f7ff fe25 	bl	34003d7c <HAL_GetTick>
34004132:	60b8      	str	r0, [r7, #8]

    while (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) != 0U)
34004134:	e013      	b.n	3400415e <HAL_CACHEAXI_Enable+0x72>
    {
      if ((HAL_GetTick() - tickstart) > CACHEAXI_ENABLE_TIMEOUT_VALUE)
34004136:	f7ff fe21 	bl	34003d7c <HAL_GetTick>
3400413a:	4602      	mov	r2, r0
3400413c:	68bb      	ldr	r3, [r7, #8]
3400413e:	1ad3      	subs	r3, r2, r3
34004140:	2b01      	cmp	r3, #1
34004142:	d90c      	bls.n	3400415e <HAL_CACHEAXI_Enable+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) == 0U)
34004144:	687b      	ldr	r3, [r7, #4]
34004146:	681b      	ldr	r3, [r3, #0]
34004148:	685b      	ldr	r3, [r3, #4]
3400414a:	f003 0301 	and.w	r3, r3, #1
3400414e:	2b00      	cmp	r3, #0
34004150:	d105      	bne.n	3400415e <HAL_CACHEAXI_Enable+0x72>
        {
          /* Update error code */
          hcacheaxi->ErrorCode = HAL_CACHEAXI_ERROR_TIMEOUT;
34004152:	687b      	ldr	r3, [r7, #4]
34004154:	2210      	movs	r2, #16
34004156:	609a      	str	r2, [r3, #8]
          /* Return error status */
          status =  HAL_ERROR;
34004158:	2301      	movs	r3, #1
3400415a:	73fb      	strb	r3, [r7, #15]
          break;
3400415c:	e006      	b.n	3400416c <HAL_CACHEAXI_Enable+0x80>
    while (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) != 0U)
3400415e:	687b      	ldr	r3, [r7, #4]
34004160:	681b      	ldr	r3, [r3, #0]
34004162:	685b      	ldr	r3, [r3, #4]
34004164:	f003 0301 	and.w	r3, r3, #1
34004168:	2b00      	cmp	r3, #0
3400416a:	d1e4      	bne.n	34004136 <HAL_CACHEAXI_Enable+0x4a>
        }
      }
    }
  }

  if (status == HAL_OK)
3400416c:	7bfb      	ldrb	r3, [r7, #15]
3400416e:	2b00      	cmp	r3, #0
34004170:	d10a      	bne.n	34004188 <HAL_CACHEAXI_Enable+0x9c>
  {
    /* Update the error code */
    hcacheaxi->ErrorCode = HAL_CACHEAXI_ERROR_NONE;
34004172:	687b      	ldr	r3, [r7, #4]
34004174:	2200      	movs	r2, #0
34004176:	609a      	str	r2, [r3, #8]
    /* Enable the selected CACHEAXI peripheral */
    SET_BIT(hcacheaxi->Instance->CR1, CACHEAXI_CR1_EN);
34004178:	687b      	ldr	r3, [r7, #4]
3400417a:	681b      	ldr	r3, [r3, #0]
3400417c:	681a      	ldr	r2, [r3, #0]
3400417e:	687b      	ldr	r3, [r7, #4]
34004180:	681b      	ldr	r3, [r3, #0]
34004182:	f042 0201 	orr.w	r2, r2, #1
34004186:	601a      	str	r2, [r3, #0]
  }

  return status;
34004188:	7bfb      	ldrb	r3, [r7, #15]
}
3400418a:	4618      	mov	r0, r3
3400418c:	3710      	adds	r7, #16
3400418e:	46bd      	mov	sp, r7
34004190:	bd80      	pop	{r7, pc}
34004192:	bf00      	nop
34004194:	580dfc00 	.word	0x580dfc00
34004198:	480dfc00 	.word	0x480dfc00
3400419c:	3401e4c0 	.word	0x3401e4c0

340041a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
340041a0:	b480      	push	{r7}
340041a2:	b085      	sub	sp, #20
340041a4:	af00      	add	r7, sp, #0
340041a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
340041a8:	687b      	ldr	r3, [r7, #4]
340041aa:	f003 0307 	and.w	r3, r3, #7
340041ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
340041b0:	4b0c      	ldr	r3, [pc, #48]	@ (340041e4 <__NVIC_SetPriorityGrouping+0x44>)
340041b2:	68db      	ldr	r3, [r3, #12]
340041b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
340041b6:	68ba      	ldr	r2, [r7, #8]
340041b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
340041bc:	4013      	ands	r3, r2
340041be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
340041c0:	68fb      	ldr	r3, [r7, #12]
340041c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
340041c4:	68bb      	ldr	r3, [r7, #8]
340041c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
340041c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
340041cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
340041d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
340041d2:	4a04      	ldr	r2, [pc, #16]	@ (340041e4 <__NVIC_SetPriorityGrouping+0x44>)
340041d4:	68bb      	ldr	r3, [r7, #8]
340041d6:	60d3      	str	r3, [r2, #12]
}
340041d8:	bf00      	nop
340041da:	3714      	adds	r7, #20
340041dc:	46bd      	mov	sp, r7
340041de:	f85d 7b04 	ldr.w	r7, [sp], #4
340041e2:	4770      	bx	lr
340041e4:	e000ed00 	.word	0xe000ed00

340041e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
340041e8:	b480      	push	{r7}
340041ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
340041ec:	4b04      	ldr	r3, [pc, #16]	@ (34004200 <__NVIC_GetPriorityGrouping+0x18>)
340041ee:	68db      	ldr	r3, [r3, #12]
340041f0:	0a1b      	lsrs	r3, r3, #8
340041f2:	f003 0307 	and.w	r3, r3, #7
}
340041f6:	4618      	mov	r0, r3
340041f8:	46bd      	mov	sp, r7
340041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
340041fe:	4770      	bx	lr
34004200:	e000ed00 	.word	0xe000ed00

34004204 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
34004204:	b480      	push	{r7}
34004206:	b083      	sub	sp, #12
34004208:	af00      	add	r7, sp, #0
3400420a:	4603      	mov	r3, r0
3400420c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
3400420e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34004212:	2b00      	cmp	r3, #0
34004214:	db0b      	blt.n	3400422e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
34004216:	88fb      	ldrh	r3, [r7, #6]
34004218:	f003 021f 	and.w	r2, r3, #31
3400421c:	4907      	ldr	r1, [pc, #28]	@ (3400423c <__NVIC_EnableIRQ+0x38>)
3400421e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34004222:	095b      	lsrs	r3, r3, #5
34004224:	2001      	movs	r0, #1
34004226:	fa00 f202 	lsl.w	r2, r0, r2
3400422a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
3400422e:	bf00      	nop
34004230:	370c      	adds	r7, #12
34004232:	46bd      	mov	sp, r7
34004234:	f85d 7b04 	ldr.w	r7, [sp], #4
34004238:	4770      	bx	lr
3400423a:	bf00      	nop
3400423c:	e000e100 	.word	0xe000e100

34004240 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
34004240:	b480      	push	{r7}
34004242:	b083      	sub	sp, #12
34004244:	af00      	add	r7, sp, #0
34004246:	4603      	mov	r3, r0
34004248:	6039      	str	r1, [r7, #0]
3400424a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
3400424c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34004250:	2b00      	cmp	r3, #0
34004252:	db0a      	blt.n	3400426a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34004254:	683b      	ldr	r3, [r7, #0]
34004256:	b2da      	uxtb	r2, r3
34004258:	490c      	ldr	r1, [pc, #48]	@ (3400428c <__NVIC_SetPriority+0x4c>)
3400425a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3400425e:	0112      	lsls	r2, r2, #4
34004260:	b2d2      	uxtb	r2, r2
34004262:	440b      	add	r3, r1
34004264:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
34004268:	e00a      	b.n	34004280 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
3400426a:	683b      	ldr	r3, [r7, #0]
3400426c:	b2da      	uxtb	r2, r3
3400426e:	4908      	ldr	r1, [pc, #32]	@ (34004290 <__NVIC_SetPriority+0x50>)
34004270:	88fb      	ldrh	r3, [r7, #6]
34004272:	f003 030f 	and.w	r3, r3, #15
34004276:	3b04      	subs	r3, #4
34004278:	0112      	lsls	r2, r2, #4
3400427a:	b2d2      	uxtb	r2, r2
3400427c:	440b      	add	r3, r1
3400427e:	761a      	strb	r2, [r3, #24]
}
34004280:	bf00      	nop
34004282:	370c      	adds	r7, #12
34004284:	46bd      	mov	sp, r7
34004286:	f85d 7b04 	ldr.w	r7, [sp], #4
3400428a:	4770      	bx	lr
3400428c:	e000e100 	.word	0xe000e100
34004290:	e000ed00 	.word	0xe000ed00

34004294 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
34004294:	b480      	push	{r7}
34004296:	b089      	sub	sp, #36	@ 0x24
34004298:	af00      	add	r7, sp, #0
3400429a:	60f8      	str	r0, [r7, #12]
3400429c:	60b9      	str	r1, [r7, #8]
3400429e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
340042a0:	68fb      	ldr	r3, [r7, #12]
340042a2:	f003 0307 	and.w	r3, r3, #7
340042a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
340042a8:	69fb      	ldr	r3, [r7, #28]
340042aa:	f1c3 0307 	rsb	r3, r3, #7
340042ae:	2b04      	cmp	r3, #4
340042b0:	bf28      	it	cs
340042b2:	2304      	movcs	r3, #4
340042b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
340042b6:	69fb      	ldr	r3, [r7, #28]
340042b8:	3304      	adds	r3, #4
340042ba:	2b06      	cmp	r3, #6
340042bc:	d902      	bls.n	340042c4 <NVIC_EncodePriority+0x30>
340042be:	69fb      	ldr	r3, [r7, #28]
340042c0:	3b03      	subs	r3, #3
340042c2:	e000      	b.n	340042c6 <NVIC_EncodePriority+0x32>
340042c4:	2300      	movs	r3, #0
340042c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
340042c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
340042cc:	69bb      	ldr	r3, [r7, #24]
340042ce:	fa02 f303 	lsl.w	r3, r2, r3
340042d2:	43da      	mvns	r2, r3
340042d4:	68bb      	ldr	r3, [r7, #8]
340042d6:	401a      	ands	r2, r3
340042d8:	697b      	ldr	r3, [r7, #20]
340042da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
340042dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
340042e0:	697b      	ldr	r3, [r7, #20]
340042e2:	fa01 f303 	lsl.w	r3, r1, r3
340042e6:	43d9      	mvns	r1, r3
340042e8:	687b      	ldr	r3, [r7, #4]
340042ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
340042ec:	4313      	orrs	r3, r2
         );
}
340042ee:	4618      	mov	r0, r3
340042f0:	3724      	adds	r7, #36	@ 0x24
340042f2:	46bd      	mov	sp, r7
340042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
340042f8:	4770      	bx	lr
	...

340042fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
340042fc:	b580      	push	{r7, lr}
340042fe:	b082      	sub	sp, #8
34004300:	af00      	add	r7, sp, #0
34004302:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
34004304:	687b      	ldr	r3, [r7, #4]
34004306:	3b01      	subs	r3, #1
34004308:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3400430c:	d301      	bcc.n	34004312 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
3400430e:	2301      	movs	r3, #1
34004310:	e00f      	b.n	34004332 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
34004312:	4a0a      	ldr	r2, [pc, #40]	@ (3400433c <SysTick_Config+0x40>)
34004314:	687b      	ldr	r3, [r7, #4]
34004316:	3b01      	subs	r3, #1
34004318:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
3400431a:	210f      	movs	r1, #15
3400431c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
34004320:	f7ff ff8e 	bl	34004240 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
34004324:	4b05      	ldr	r3, [pc, #20]	@ (3400433c <SysTick_Config+0x40>)
34004326:	2200      	movs	r2, #0
34004328:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
3400432a:	4b04      	ldr	r3, [pc, #16]	@ (3400433c <SysTick_Config+0x40>)
3400432c:	2207      	movs	r2, #7
3400432e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
34004330:	2300      	movs	r3, #0
}
34004332:	4618      	mov	r0, r3
34004334:	3708      	adds	r7, #8
34004336:	46bd      	mov	sp, r7
34004338:	bd80      	pop	{r7, pc}
3400433a:	bf00      	nop
3400433c:	e000e010 	.word	0xe000e010

34004340 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
34004340:	b580      	push	{r7, lr}
34004342:	b082      	sub	sp, #8
34004344:	af00      	add	r7, sp, #0
34004346:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
34004348:	687b      	ldr	r3, [r7, #4]
3400434a:	2b07      	cmp	r3, #7
3400434c:	d00f      	beq.n	3400436e <HAL_NVIC_SetPriorityGrouping+0x2e>
3400434e:	687b      	ldr	r3, [r7, #4]
34004350:	2b06      	cmp	r3, #6
34004352:	d00c      	beq.n	3400436e <HAL_NVIC_SetPriorityGrouping+0x2e>
34004354:	687b      	ldr	r3, [r7, #4]
34004356:	2b05      	cmp	r3, #5
34004358:	d009      	beq.n	3400436e <HAL_NVIC_SetPriorityGrouping+0x2e>
3400435a:	687b      	ldr	r3, [r7, #4]
3400435c:	2b04      	cmp	r3, #4
3400435e:	d006      	beq.n	3400436e <HAL_NVIC_SetPriorityGrouping+0x2e>
34004360:	687b      	ldr	r3, [r7, #4]
34004362:	2b03      	cmp	r3, #3
34004364:	d003      	beq.n	3400436e <HAL_NVIC_SetPriorityGrouping+0x2e>
34004366:	21e6      	movs	r1, #230	@ 0xe6
34004368:	4804      	ldr	r0, [pc, #16]	@ (3400437c <HAL_NVIC_SetPriorityGrouping+0x3c>)
3400436a:	f7fd fce5 	bl	34001d38 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
3400436e:	6878      	ldr	r0, [r7, #4]
34004370:	f7ff ff16 	bl	340041a0 <__NVIC_SetPriorityGrouping>
}
34004374:	bf00      	nop
34004376:	3708      	adds	r7, #8
34004378:	46bd      	mov	sp, r7
3400437a:	bd80      	pop	{r7, pc}
3400437c:	3401e570 	.word	0x3401e570

34004380 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
34004380:	b580      	push	{r7, lr}
34004382:	b086      	sub	sp, #24
34004384:	af00      	add	r7, sp, #0
34004386:	4603      	mov	r3, r0
34004388:	60b9      	str	r1, [r7, #8]
3400438a:	607a      	str	r2, [r7, #4]
3400438c:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));
3400438e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
34004392:	f113 0f0c 	cmn.w	r3, #12
34004396:	db04      	blt.n	340043a2 <HAL_NVIC_SetPriority+0x22>
34004398:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
3400439c:	f113 0f04 	cmn.w	r3, #4
340043a0:	d103      	bne.n	340043aa <HAL_NVIC_SetPriority+0x2a>
340043a2:	21ff      	movs	r1, #255	@ 0xff
340043a4:	4822      	ldr	r0, [pc, #136]	@ (34004430 <HAL_NVIC_SetPriority+0xb0>)
340043a6:	f7fd fcc7 	bl	34001d38 <assert_failed>

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
340043aa:	f7ff ff1d 	bl	340041e8 <__NVIC_GetPriorityGrouping>
340043ae:	4603      	mov	r3, r0
340043b0:	f003 0307 	and.w	r3, r3, #7
340043b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
340043b6:	697b      	ldr	r3, [r7, #20]
340043b8:	2b02      	cmp	r3, #2
340043ba:	d806      	bhi.n	340043ca <HAL_NVIC_SetPriority+0x4a>
340043bc:	687b      	ldr	r3, [r7, #4]
340043be:	2b00      	cmp	r3, #0
340043c0:	bf0c      	ite	eq
340043c2:	2301      	moveq	r3, #1
340043c4:	2300      	movne	r3, #0
340043c6:	b2db      	uxtb	r3, r3
340043c8:	e00a      	b.n	340043e0 <HAL_NVIC_SetPriority+0x60>
340043ca:	697b      	ldr	r3, [r7, #20]
340043cc:	3b03      	subs	r3, #3
340043ce:	2201      	movs	r2, #1
340043d0:	fa02 f303 	lsl.w	r3, r2, r3
340043d4:	687a      	ldr	r2, [r7, #4]
340043d6:	429a      	cmp	r2, r3
340043d8:	bf34      	ite	cc
340043da:	2301      	movcc	r3, #1
340043dc:	2300      	movcs	r3, #0
340043de:	b2db      	uxtb	r3, r3
340043e0:	2b00      	cmp	r3, #0
340043e2:	d104      	bne.n	340043ee <HAL_NVIC_SetPriority+0x6e>
340043e4:	f44f 7181 	mov.w	r1, #258	@ 0x102
340043e8:	4811      	ldr	r0, [pc, #68]	@ (34004430 <HAL_NVIC_SetPriority+0xb0>)
340043ea:	f7fd fca5 	bl	34001d38 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
340043ee:	68bb      	ldr	r3, [r7, #8]
340043f0:	2b0f      	cmp	r3, #15
340043f2:	d808      	bhi.n	34004406 <HAL_NVIC_SetPriority+0x86>
340043f4:	697b      	ldr	r3, [r7, #20]
340043f6:	f1c3 0307 	rsb	r3, r3, #7
340043fa:	2201      	movs	r2, #1
340043fc:	fa02 f303 	lsl.w	r3, r2, r3
34004400:	68ba      	ldr	r2, [r7, #8]
34004402:	429a      	cmp	r2, r3
34004404:	d304      	bcc.n	34004410 <HAL_NVIC_SetPriority+0x90>
34004406:	f240 1103 	movw	r1, #259	@ 0x103
3400440a:	4809      	ldr	r0, [pc, #36]	@ (34004430 <HAL_NVIC_SetPriority+0xb0>)
3400440c:	f7fd fc94 	bl	34001d38 <assert_failed>

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
34004410:	687a      	ldr	r2, [r7, #4]
34004412:	68b9      	ldr	r1, [r7, #8]
34004414:	6978      	ldr	r0, [r7, #20]
34004416:	f7ff ff3d 	bl	34004294 <NVIC_EncodePriority>
3400441a:	4602      	mov	r2, r0
3400441c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
34004420:	4611      	mov	r1, r2
34004422:	4618      	mov	r0, r3
34004424:	f7ff ff0c 	bl	34004240 <__NVIC_SetPriority>
}
34004428:	bf00      	nop
3400442a:	3718      	adds	r7, #24
3400442c:	46bd      	mov	sp, r7
3400442e:	bd80      	pop	{r7, pc}
34004430:	3401e570 	.word	0x3401e570

34004434 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32n6xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
34004434:	b580      	push	{r7, lr}
34004436:	b082      	sub	sp, #8
34004438:	af00      	add	r7, sp, #0
3400443a:	4603      	mov	r3, r0
3400443c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
3400443e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34004442:	2b00      	cmp	r3, #0
34004444:	da04      	bge.n	34004450 <HAL_NVIC_EnableIRQ+0x1c>
34004446:	f240 1115 	movw	r1, #277	@ 0x115
3400444a:	4806      	ldr	r0, [pc, #24]	@ (34004464 <HAL_NVIC_EnableIRQ+0x30>)
3400444c:	f7fd fc74 	bl	34001d38 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
34004450:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34004454:	4618      	mov	r0, r3
34004456:	f7ff fed5 	bl	34004204 <__NVIC_EnableIRQ>
}
3400445a:	bf00      	nop
3400445c:	3708      	adds	r7, #8
3400445e:	46bd      	mov	sp, r7
34004460:	bd80      	pop	{r7, pc}
34004462:	bf00      	nop
34004464:	3401e570 	.word	0x3401e570

34004468 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
34004468:	b580      	push	{r7, lr}
3400446a:	b082      	sub	sp, #8
3400446c:	af00      	add	r7, sp, #0
3400446e:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
34004470:	6878      	ldr	r0, [r7, #4]
34004472:	f7ff ff43 	bl	340042fc <SysTick_Config>
34004476:	4603      	mov	r3, r0
}
34004478:	4618      	mov	r0, r3
3400447a:	3708      	adds	r7, #8
3400447c:	46bd      	mov	sp, r7
3400447e:	bd80      	pop	{r7, pc}

34004480 <HAL_DCMIPP_IRQHandler>:
  * @brief  Handles DCMIPP interrupt request.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
void HAL_DCMIPP_IRQHandler(DCMIPP_HandleTypeDef *hdcmipp)
{
34004480:	b580      	push	{r7, lr}
34004482:	b084      	sub	sp, #16
34004484:	af00      	add	r7, sp, #0
34004486:	6078      	str	r0, [r7, #4]
  uint32_t cmsr2flags = READ_REG(hdcmipp->Instance->CMSR2);
34004488:	687b      	ldr	r3, [r7, #4]
3400448a:	681b      	ldr	r3, [r3, #0]
3400448c:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	@ 0x3f8
34004490:	60fb      	str	r3, [r7, #12]
  uint32_t cmierflags = READ_REG(hdcmipp->Instance->CMIER);
34004492:	687b      	ldr	r3, [r7, #4]
34004494:	681b      	ldr	r3, [r3, #0]
34004496:	f8d3 33f0 	ldr.w	r3, [r3, #1008]	@ 0x3f0
3400449a:	60bb      	str	r3, [r7, #8]

  /* ========================= PIPE0 INTERRUPTS ==================== */
  /* Limit error on the PIPE0 ********************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_LIMIT) != 0U)
3400449c:	68fb      	ldr	r3, [r7, #12]
3400449e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
340044a2:	2b00      	cmp	r3, #0
340044a4:	d01e      	beq.n	340044e4 <HAL_DCMIPP_IRQHandler+0x64>
  {
    if ((cmierflags & DCMIPP_IT_PIPE0_LIMIT) != 0U)
340044a6:	68bb      	ldr	r3, [r7, #8]
340044a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
340044ac:	2b00      	cmp	r3, #0
340044ae:	d019      	beq.n	340044e4 <HAL_DCMIPP_IRQHandler+0x64>
    {
      /* Disable Limit error Interrupt for pipe0 */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_LIMIT);
340044b0:	687b      	ldr	r3, [r7, #4]
340044b2:	681b      	ldr	r3, [r3, #0]
340044b4:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
340044b8:	687b      	ldr	r3, [r7, #4]
340044ba:	681b      	ldr	r3, [r3, #0]
340044bc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
340044c0:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE0_LIMIT;
340044c4:	687b      	ldr	r3, [r7, #4]
340044c6:	689b      	ldr	r3, [r3, #8]
340044c8:	f043 0204 	orr.w	r2, r3, #4
340044cc:	687b      	ldr	r3, [r7, #4]
340044ce:	609a      	str	r2, [r3, #8]

      /* Clear the Limit error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_LIMIT);
340044d0:	687b      	ldr	r3, [r7, #4]
340044d2:	681b      	ldr	r3, [r3, #0]
340044d4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
340044d8:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* LIMIT Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_LimitEventCallback(hdcmipp, DCMIPP_PIPE0);
#else
      HAL_DCMIPP_PIPE_LimitEventCallback(hdcmipp, DCMIPP_PIPE0);
340044dc:	2100      	movs	r1, #0
340044de:	6878      	ldr	r0, [r7, #4]
340044e0:	f000 fe67 	bl	340051b2 <HAL_DCMIPP_PIPE_LimitEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* VSYNC interrupt management **********************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_VSYNC) != 0U)
340044e4:	68fb      	ldr	r3, [r7, #12]
340044e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340044ea:	2b00      	cmp	r3, #0
340044ec:	d00e      	beq.n	3400450c <HAL_DCMIPP_IRQHandler+0x8c>
  {
    if ((cmierflags & DCMIPP_IT_PIPE0_VSYNC) != 0U)
340044ee:	68bb      	ldr	r3, [r7, #8]
340044f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340044f4:	2b00      	cmp	r3, #0
340044f6:	d009      	beq.n	3400450c <HAL_DCMIPP_IRQHandler+0x8c>
    {
      /* Clear the VSYNC flag for pipe0 */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_VSYNC);
340044f8:	687b      	ldr	r3, [r7, #4]
340044fa:	681b      	ldr	r3, [r3, #0]
340044fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34004500:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* VSYNC Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE0);
#else
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE0);
34004504:	2100      	movs	r1, #0
34004506:	6878      	ldr	r0, [r7, #4]
34004508:	f013 fbea 	bl	34017ce0 <HAL_DCMIPP_PIPE_VsyncEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* FRAME interrupt management ****************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_FRAME) != 0U)
3400450c:	68fb      	ldr	r3, [r7, #12]
3400450e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34004512:	2b00      	cmp	r3, #0
34004514:	d023      	beq.n	3400455e <HAL_DCMIPP_IRQHandler+0xde>
  {
    if ((cmierflags & DCMIPP_IT_PIPE0_FRAME) != 0U)
34004516:	68bb      	ldr	r3, [r7, #8]
34004518:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400451c:	2b00      	cmp	r3, #0
3400451e:	d01e      	beq.n	3400455e <HAL_DCMIPP_IRQHandler+0xde>
    {
      /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004520:	687b      	ldr	r3, [r7, #4]
34004522:	681b      	ldr	r3, [r3, #0]
34004524:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004528:	f003 0304 	and.w	r3, r3, #4
3400452c:	2b04      	cmp	r3, #4
3400452e:	d10c      	bne.n	3400454a <HAL_DCMIPP_IRQHandler+0xca>
      {
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_FRAME | DCMIPP_IT_PIPE0_VSYNC | DCMIPP_IT_PIPE0_OVR);
34004530:	687b      	ldr	r3, [r7, #4]
34004532:	681b      	ldr	r3, [r3, #0]
34004534:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004538:	687b      	ldr	r3, [r7, #4]
3400453a:	681b      	ldr	r3, [r3, #0]
3400453c:	f422 4206 	bic.w	r2, r2, #34304	@ 0x8600
34004540:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

        /* Update Pipe State */
        hdcmipp->PipeState[0] = HAL_DCMIPP_PIPE_STATE_READY;
34004544:	687b      	ldr	r3, [r7, #4]
34004546:	2201      	movs	r2, #1
34004548:	715a      	strb	r2, [r3, #5]
      }

      /* Clear the End of Frame flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_FRAME);
3400454a:	687b      	ldr	r3, [r7, #4]
3400454c:	681b      	ldr	r3, [r3, #0]
3400454e:	f44f 7200 	mov.w	r2, #512	@ 0x200
34004552:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Frame Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE0);
#else
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE0);
34004556:	2100      	movs	r1, #0
34004558:	6878      	ldr	r0, [r7, #4]
3400455a:	f013 fbdb 	bl	34017d14 <HAL_DCMIPP_PIPE_FrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* LINE interrupt management **********************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_LINE) != 0U)
3400455e:	68fb      	ldr	r3, [r7, #12]
34004560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34004564:	2b00      	cmp	r3, #0
34004566:	d00e      	beq.n	34004586 <HAL_DCMIPP_IRQHandler+0x106>
  {
    if ((cmierflags & DCMIPP_IT_PIPE0_LINE) != 0U)
34004568:	68bb      	ldr	r3, [r7, #8]
3400456a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3400456e:	2b00      	cmp	r3, #0
34004570:	d009      	beq.n	34004586 <HAL_DCMIPP_IRQHandler+0x106>
    {
      /* Clear the LINE flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_LINE);
34004572:	687b      	ldr	r3, [r7, #4]
34004574:	681b      	ldr	r3, [r3, #0]
34004576:	f44f 7280 	mov.w	r2, #256	@ 0x100
3400457a:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* LINE Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE0);
#else
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE0);
3400457e:	2100      	movs	r1, #0
34004580:	6878      	ldr	r0, [r7, #4]
34004582:	f000 fe0b 	bl	3400519c <HAL_DCMIPP_PIPE_LineEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Overrun error interrupt for Pipe0 ***************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_OVR) != 0U)
34004586:	68fb      	ldr	r3, [r7, #12]
34004588:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
3400458c:	2b00      	cmp	r3, #0
3400458e:	d021      	beq.n	340045d4 <HAL_DCMIPP_IRQHandler+0x154>
  {
    if ((cmierflags & DCMIPP_IT_PIPE0_OVR) != 0U)
34004590:	68bb      	ldr	r3, [r7, #8]
34004592:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34004596:	2b00      	cmp	r3, #0
34004598:	d01c      	beq.n	340045d4 <HAL_DCMIPP_IRQHandler+0x154>
    {
      /* Disable Overrun Error Interrupt for pipe0 */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_OVR);
3400459a:	687b      	ldr	r3, [r7, #4]
3400459c:	681b      	ldr	r3, [r3, #0]
3400459e:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
340045a2:	687b      	ldr	r3, [r7, #4]
340045a4:	681b      	ldr	r3, [r3, #0]
340045a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
340045aa:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE0_OVR;
340045ae:	687b      	ldr	r3, [r7, #4]
340045b0:	689b      	ldr	r3, [r3, #8]
340045b2:	f043 0208 	orr.w	r2, r3, #8
340045b6:	687b      	ldr	r3, [r7, #4]
340045b8:	609a      	str	r2, [r3, #8]

      /* Clear the overrun error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_OVR);
340045ba:	687b      	ldr	r3, [r7, #4]
340045bc:	681b      	ldr	r3, [r3, #0]
340045be:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
340045c2:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Change DCMIPP Pipe state */
      hdcmipp->PipeState[0] = HAL_DCMIPP_PIPE_STATE_ERROR;
340045c6:	687b      	ldr	r3, [r7, #4]
340045c8:	2204      	movs	r2, #4
340045ca:	715a      	strb	r2, [r3, #5]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE0);
#else
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE0);
340045cc:	2100      	movs	r1, #0
340045ce:	6878      	ldr	r0, [r7, #4]
340045d0:	f000 fdfa 	bl	340051c8 <HAL_DCMIPP_PIPE_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* ========================= PIPE1 INTERRUPTS ==================== */
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_LINE) != 0U)
340045d4:	68fb      	ldr	r3, [r7, #12]
340045d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
340045da:	2b00      	cmp	r3, #0
340045dc:	d00e      	beq.n	340045fc <HAL_DCMIPP_IRQHandler+0x17c>
  {
    if ((cmierflags & DCMIPP_FLAG_PIPE1_LINE) != 0U)
340045de:	68bb      	ldr	r3, [r7, #8]
340045e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
340045e4:	2b00      	cmp	r3, #0
340045e6:	d009      	beq.n	340045fc <HAL_DCMIPP_IRQHandler+0x17c>
    {
      /* Clear the End of Frame flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_LINE);
340045e8:	687b      	ldr	r3, [r7, #4]
340045ea:	681b      	ldr	r3, [r3, #0]
340045ec:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
340045f0:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Frame Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE1);
#else
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE1);
340045f4:	2101      	movs	r1, #1
340045f6:	6878      	ldr	r0, [r7, #4]
340045f8:	f000 fdd0 	bl	3400519c <HAL_DCMIPP_PIPE_LineEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* VSYNC interrupt management **********************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_VSYNC) != 0U)
340045fc:	68fb      	ldr	r3, [r7, #12]
340045fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34004602:	2b00      	cmp	r3, #0
34004604:	d00e      	beq.n	34004624 <HAL_DCMIPP_IRQHandler+0x1a4>
  {
    if ((cmierflags & DCMIPP_IT_PIPE1_VSYNC) != 0U)
34004606:	68bb      	ldr	r3, [r7, #8]
34004608:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
3400460c:	2b00      	cmp	r3, #0
3400460e:	d009      	beq.n	34004624 <HAL_DCMIPP_IRQHandler+0x1a4>
    {
      /* Clear the VSYNC flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_VSYNC);
34004610:	687b      	ldr	r3, [r7, #4]
34004612:	681b      	ldr	r3, [r3, #0]
34004614:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
34004618:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* VSYNC Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE1);
#else
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE1);
3400461c:	2101      	movs	r1, #1
3400461e:	6878      	ldr	r0, [r7, #4]
34004620:	f013 fb5e 	bl	34017ce0 <HAL_DCMIPP_PIPE_VsyncEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_FRAME) != 0U)
34004624:	68fb      	ldr	r3, [r7, #12]
34004626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3400462a:	2b00      	cmp	r3, #0
3400462c:	d023      	beq.n	34004676 <HAL_DCMIPP_IRQHandler+0x1f6>
  {
    if ((cmierflags & DCMIPP_IT_PIPE1_FRAME) != 0U)
3400462e:	68bb      	ldr	r3, [r7, #8]
34004630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34004634:	2b00      	cmp	r3, #0
34004636:	d01e      	beq.n	34004676 <HAL_DCMIPP_IRQHandler+0x1f6>
    {
      /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
      if ((hdcmipp->Instance->P1FCTCR & DCMIPP_P1FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004638:	687b      	ldr	r3, [r7, #4]
3400463a:	681b      	ldr	r3, [r3, #0]
3400463c:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
34004640:	f003 0304 	and.w	r3, r3, #4
34004644:	2b04      	cmp	r3, #4
34004646:	d10c      	bne.n	34004662 <HAL_DCMIPP_IRQHandler+0x1e2>
      {
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_FRAME | DCMIPP_IT_PIPE1_VSYNC | DCMIPP_IT_PIPE1_OVR);
34004648:	687b      	ldr	r3, [r7, #4]
3400464a:	681b      	ldr	r3, [r3, #0]
3400464c:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004650:	687b      	ldr	r3, [r7, #4]
34004652:	681b      	ldr	r3, [r3, #0]
34004654:	f422 0206 	bic.w	r2, r2, #8781824	@ 0x860000
34004658:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

        /* Update Pipe State */
        hdcmipp->PipeState[1] = HAL_DCMIPP_PIPE_STATE_READY;
3400465c:	687b      	ldr	r3, [r7, #4]
3400465e:	2201      	movs	r2, #1
34004660:	719a      	strb	r2, [r3, #6]
      }

      /* Clear the End of Frame flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_FRAME);
34004662:	687b      	ldr	r3, [r7, #4]
34004664:	681b      	ldr	r3, [r3, #0]
34004666:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
3400466a:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Frame Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE1);
#else
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE1);
3400466e:	2101      	movs	r1, #1
34004670:	6878      	ldr	r0, [r7, #4]
34004672:	f013 fb4f 	bl	34017d14 <HAL_DCMIPP_PIPE_FrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Overrun error on the PIPE1 **************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_OVR) != 0U)
34004676:	68fb      	ldr	r3, [r7, #12]
34004678:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
3400467c:	2b00      	cmp	r3, #0
3400467e:	d021      	beq.n	340046c4 <HAL_DCMIPP_IRQHandler+0x244>
  {
    if ((cmierflags & DCMIPP_IT_PIPE1_OVR) != 0U)
34004680:	68bb      	ldr	r3, [r7, #8]
34004682:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
34004686:	2b00      	cmp	r3, #0
34004688:	d01c      	beq.n	340046c4 <HAL_DCMIPP_IRQHandler+0x244>
    {
      /* Disable Overrun Error Interrupt for pipe1 */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_OVR);
3400468a:	687b      	ldr	r3, [r7, #4]
3400468c:	681b      	ldr	r3, [r3, #0]
3400468e:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004692:	687b      	ldr	r3, [r7, #4]
34004694:	681b      	ldr	r3, [r3, #0]
34004696:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
3400469a:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE1_OVR;
3400469e:	687b      	ldr	r3, [r7, #4]
340046a0:	689b      	ldr	r3, [r3, #8]
340046a2:	f043 0210 	orr.w	r2, r3, #16
340046a6:	687b      	ldr	r3, [r7, #4]
340046a8:	609a      	str	r2, [r3, #8]

      /* Clear the overrun error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_OVR);
340046aa:	687b      	ldr	r3, [r7, #4]
340046ac:	681b      	ldr	r3, [r3, #0]
340046ae:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
340046b2:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Change DCMIPP state */
      hdcmipp->PipeState[1] = HAL_DCMIPP_PIPE_STATE_ERROR;
340046b6:	687b      	ldr	r3, [r7, #4]
340046b8:	2204      	movs	r2, #4
340046ba:	719a      	strb	r2, [r3, #6]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE1);
#else
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE1);
340046bc:	2101      	movs	r1, #1
340046be:	6878      	ldr	r0, [r7, #4]
340046c0:	f000 fd82 	bl	340051c8 <HAL_DCMIPP_PIPE_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* ========================= PIPE2 INTERRUPTS ==================== */
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_LINE) != 0U)
340046c4:	68fb      	ldr	r3, [r7, #12]
340046c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
340046ca:	2b00      	cmp	r3, #0
340046cc:	d00e      	beq.n	340046ec <HAL_DCMIPP_IRQHandler+0x26c>
  {
    if ((cmierflags & DCMIPP_IT_PIPE2_LINE) != 0U)
340046ce:	68bb      	ldr	r3, [r7, #8]
340046d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
340046d4:	2b00      	cmp	r3, #0
340046d6:	d009      	beq.n	340046ec <HAL_DCMIPP_IRQHandler+0x26c>
    {
      /* Clear the End of Line flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_LINE);
340046d8:	687b      	ldr	r3, [r7, #4]
340046da:	681b      	ldr	r3, [r3, #0]
340046dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
340046e0:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Frame Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE2);
#else
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE2);
340046e4:	2102      	movs	r1, #2
340046e6:	6878      	ldr	r0, [r7, #4]
340046e8:	f000 fd58 	bl	3400519c <HAL_DCMIPP_PIPE_LineEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* VSYNC interrupt management **********************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_VSYNC) != 0U)
340046ec:	68fb      	ldr	r3, [r7, #12]
340046ee:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
340046f2:	2b00      	cmp	r3, #0
340046f4:	d00e      	beq.n	34004714 <HAL_DCMIPP_IRQHandler+0x294>
  {
    if ((cmierflags & DCMIPP_IT_PIPE2_VSYNC) != 0U)
340046f6:	68bb      	ldr	r3, [r7, #8]
340046f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
340046fc:	2b00      	cmp	r3, #0
340046fe:	d009      	beq.n	34004714 <HAL_DCMIPP_IRQHandler+0x294>
    {
      /* Clear the VSYNC flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_VSYNC);
34004700:	687b      	ldr	r3, [r7, #4]
34004702:	681b      	ldr	r3, [r3, #0]
34004704:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
34004708:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* VSYNC Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE2);
#else
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE2);
3400470c:	2102      	movs	r1, #2
3400470e:	6878      	ldr	r0, [r7, #4]
34004710:	f013 fae6 	bl	34017ce0 <HAL_DCMIPP_PIPE_VsyncEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_FRAME) != 0U)
34004714:	68fb      	ldr	r3, [r7, #12]
34004716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
3400471a:	2b00      	cmp	r3, #0
3400471c:	d023      	beq.n	34004766 <HAL_DCMIPP_IRQHandler+0x2e6>
  {
    if ((cmierflags & DCMIPP_IT_PIPE2_FRAME) != 0U)
3400471e:	68bb      	ldr	r3, [r7, #8]
34004720:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
34004724:	2b00      	cmp	r3, #0
34004726:	d01e      	beq.n	34004766 <HAL_DCMIPP_IRQHandler+0x2e6>
    {
      /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
      if ((hdcmipp->Instance->P2FCTCR & DCMIPP_P2FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004728:	687b      	ldr	r3, [r7, #4]
3400472a:	681b      	ldr	r3, [r3, #0]
3400472c:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
34004730:	f003 0304 	and.w	r3, r3, #4
34004734:	2b04      	cmp	r3, #4
34004736:	d10c      	bne.n	34004752 <HAL_DCMIPP_IRQHandler+0x2d2>
      {
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_FRAME | DCMIPP_IT_PIPE2_VSYNC | DCMIPP_IT_PIPE2_OVR);
34004738:	687b      	ldr	r3, [r7, #4]
3400473a:	681b      	ldr	r3, [r3, #0]
3400473c:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004740:	687b      	ldr	r3, [r7, #4]
34004742:	681b      	ldr	r3, [r3, #0]
34004744:	f022 4206 	bic.w	r2, r2, #2248146944	@ 0x86000000
34004748:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

        /* Update Pipe State */
        hdcmipp->PipeState[2] = HAL_DCMIPP_PIPE_STATE_READY;
3400474c:	687b      	ldr	r3, [r7, #4]
3400474e:	2201      	movs	r2, #1
34004750:	71da      	strb	r2, [r3, #7]
      }

      /* Clear the End of Frame flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_FRAME);
34004752:	687b      	ldr	r3, [r7, #4]
34004754:	681b      	ldr	r3, [r3, #0]
34004756:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
3400475a:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Frame Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE2);
#else
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE2);
3400475e:	2102      	movs	r1, #2
34004760:	6878      	ldr	r0, [r7, #4]
34004762:	f013 fad7 	bl	34017d14 <HAL_DCMIPP_PIPE_FrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }
  /* Overrun error on the PIPE2 **************************************/
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_OVR) != 0U)
34004766:	68fb      	ldr	r3, [r7, #12]
34004768:	2b00      	cmp	r3, #0
3400476a:	da1f      	bge.n	340047ac <HAL_DCMIPP_IRQHandler+0x32c>
  {
    if ((cmierflags & DCMIPP_IT_PIPE2_OVR) != 0U)
3400476c:	68bb      	ldr	r3, [r7, #8]
3400476e:	2b00      	cmp	r3, #0
34004770:	da1c      	bge.n	340047ac <HAL_DCMIPP_IRQHandler+0x32c>
    {
      /* Disable Overrun Error Interrupt for pipe1 */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_OVR);
34004772:	687b      	ldr	r3, [r7, #4]
34004774:	681b      	ldr	r3, [r3, #0]
34004776:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
3400477a:	687b      	ldr	r3, [r7, #4]
3400477c:	681b      	ldr	r3, [r3, #0]
3400477e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
34004782:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE2_OVR;
34004786:	687b      	ldr	r3, [r7, #4]
34004788:	689b      	ldr	r3, [r3, #8]
3400478a:	f043 0220 	orr.w	r2, r3, #32
3400478e:	687b      	ldr	r3, [r7, #4]
34004790:	609a      	str	r2, [r3, #8]

      /* Clear the overrun error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_OVR);
34004792:	687b      	ldr	r3, [r7, #4]
34004794:	681b      	ldr	r3, [r3, #0]
34004796:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
3400479a:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Change DCMIPP state */
      hdcmipp->PipeState[2] = HAL_DCMIPP_PIPE_STATE_ERROR;
3400479e:	687b      	ldr	r3, [r7, #4]
340047a0:	2204      	movs	r2, #4
340047a2:	71da      	strb	r2, [r3, #7]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE2);
#else
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE2);
340047a4:	2102      	movs	r1, #2
340047a6:	6878      	ldr	r0, [r7, #4]
340047a8:	f000 fd0e 	bl	340051c8 <HAL_DCMIPP_PIPE_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization Error Interrupt on the parallel interface  **************/
  if ((cmsr2flags & DCMIPP_FLAG_PARALLEL_SYNC_ERROR) != 0U)
340047ac:	68fb      	ldr	r3, [r7, #12]
340047ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
340047b2:	2b00      	cmp	r3, #0
340047b4:	d01f      	beq.n	340047f6 <HAL_DCMIPP_IRQHandler+0x376>
  {
    if ((cmierflags & DCMIPP_IT_PARALLEL_SYNC_ERROR) != 0U)
340047b6:	68bb      	ldr	r3, [r7, #8]
340047b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
340047bc:	2b00      	cmp	r3, #0
340047be:	d01a      	beq.n	340047f6 <HAL_DCMIPP_IRQHandler+0x376>
    {
      /* Disable Synchronization error interrupt on parallel interface */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
340047c0:	687b      	ldr	r3, [r7, #4]
340047c2:	681b      	ldr	r3, [r3, #0]
340047c4:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
340047c8:	687b      	ldr	r3, [r7, #4]
340047ca:	681b      	ldr	r3, [r3, #0]
340047cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
340047d0:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PARALLEL_SYNC;
340047d4:	687b      	ldr	r3, [r7, #4]
340047d6:	689b      	ldr	r3, [r3, #8]
340047d8:	f043 0202 	orr.w	r2, r3, #2
340047dc:	687b      	ldr	r3, [r7, #4]
340047de:	609a      	str	r2, [r3, #8]

      /* Clear the synchronization error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PARALLEL_SYNC_ERROR);
340047e0:	687b      	ldr	r3, [r7, #4]
340047e2:	681b      	ldr	r3, [r3, #0]
340047e4:	2240      	movs	r2, #64	@ 0x40
340047e6:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Change DCMIPP state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
340047ea:	687b      	ldr	r3, [r7, #4]
340047ec:	2204      	movs	r2, #4
340047ee:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340047f0:	6878      	ldr	r0, [r7, #4]
340047f2:	f000 fcf4 	bl	340051de <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* IPPLUG AXI transfer Error Interrupt     *********************************/
  if ((cmsr2flags & DCMIPP_FLAG_AXI_TRANSFER_ERROR) != 0U)
340047f6:	68fb      	ldr	r3, [r7, #12]
340047f8:	f003 0320 	and.w	r3, r3, #32
340047fc:	2b00      	cmp	r3, #0
340047fe:	d01f      	beq.n	34004840 <HAL_DCMIPP_IRQHandler+0x3c0>
  {
    if ((cmierflags & DCMIPP_IT_AXI_TRANSFER_ERROR) != 0U)
34004800:	68bb      	ldr	r3, [r7, #8]
34004802:	f003 0320 	and.w	r3, r3, #32
34004806:	2b00      	cmp	r3, #0
34004808:	d01a      	beq.n	34004840 <HAL_DCMIPP_IRQHandler+0x3c0>
    {
      /* Disable IPPLUG AXI transfer Error Interrupt */
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_AXI_TRANSFER_ERROR);
3400480a:	687b      	ldr	r3, [r7, #4]
3400480c:	681b      	ldr	r3, [r3, #0]
3400480e:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34004812:	687b      	ldr	r3, [r7, #4]
34004814:	681b      	ldr	r3, [r3, #0]
34004816:	f022 0220 	bic.w	r2, r2, #32
3400481a:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_AXI_TRANSFER;
3400481e:	687b      	ldr	r3, [r7, #4]
34004820:	689b      	ldr	r3, [r3, #8]
34004822:	f043 0201 	orr.w	r2, r3, #1
34004826:	687b      	ldr	r3, [r7, #4]
34004828:	609a      	str	r2, [r3, #8]

      /* Clear the AXI transfer error flag */
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_AXI_TRANSFER_ERROR);
3400482a:	687b      	ldr	r3, [r7, #4]
3400482c:	681b      	ldr	r3, [r3, #0]
3400482e:	2220      	movs	r2, #32
34004830:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc

      /* Change DCMIPP state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34004834:	687b      	ldr	r3, [r7, #4]
34004836:	2204      	movs	r2, #4
34004838:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
3400483a:	6878      	ldr	r0, [r7, #4]
3400483c:	f000 fccf 	bl	340051de <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }
}
34004840:	bf00      	nop
34004842:	3710      	adds	r7, #16
34004844:	46bd      	mov	sp, r7
34004846:	bd80      	pop	{r7, pc}

34004848 <HAL_DCMIPP_CSI_IRQHandler>:
  * @brief  Handles DCMIPP CSI interrupt request.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
void HAL_DCMIPP_CSI_IRQHandler(DCMIPP_HandleTypeDef *hdcmipp)
{
34004848:	b580      	push	{r7, lr}
3400484a:	b088      	sub	sp, #32
3400484c:	af00      	add	r7, sp, #0
3400484e:	6078      	str	r0, [r7, #4]
  CSI_TypeDef *csi_instance;
  csi_instance = CSI;
34004850:	4bb1      	ldr	r3, [pc, #708]	@ (34004b18 <HAL_DCMIPP_CSI_IRQHandler+0x2d0>)
34004852:	61fb      	str	r3, [r7, #28]

  /* Read the SR0 register once */
  uint32_t sr0flags = READ_REG(csi_instance->SR0);
34004854:	69fb      	ldr	r3, [r7, #28]
34004856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400485a:	61bb      	str	r3, [r7, #24]
  uint32_t sr1flags = READ_REG(csi_instance->SR1);
3400485c:	69fb      	ldr	r3, [r7, #28]
3400485e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34004862:	617b      	str	r3, [r7, #20]

  uint32_t ier0_flags = READ_REG(csi_instance->IER0);
34004864:	69fb      	ldr	r3, [r7, #28]
34004866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400486a:	613b      	str	r3, [r7, #16]
  uint32_t ier1_flags = READ_REG(csi_instance->IER1);
3400486c:	69fb      	ldr	r3, [r7, #28]
3400486e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34004872:	60fb      	str	r3, [r7, #12]

  /* Clock changer FIFO full event */
  if ((sr0flags & DCMIPP_CSI_FLAG_CCFIFO) != 0U)
34004874:	69bb      	ldr	r3, [r7, #24]
34004876:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
3400487a:	2b00      	cmp	r3, #0
3400487c:	d014      	beq.n	340048a8 <HAL_DCMIPP_CSI_IRQHandler+0x60>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_CCFIFO) != 0U)
3400487e:	693b      	ldr	r3, [r7, #16]
34004880:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34004884:	2b00      	cmp	r3, #0
34004886:	d00f      	beq.n	340048a8 <HAL_DCMIPP_CSI_IRQHandler+0x60>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CCFIFO);
34004888:	69fb      	ldr	r3, [r7, #28]
3400488a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400488e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
34004892:	69fb      	ldr	r3, [r7, #28]
34004894:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_CCFIFO);
34004898:	69fb      	ldr	r3, [r7, #28]
3400489a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
3400489e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ClockChangerFifoFullEventCallback(hdcmipp);
#else
      HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback(hdcmipp);
340048a2:	6878      	ldr	r0, [r7, #4]
340048a4:	f000 fcb0 	bl	34005208 <HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback>
  }

  /*###############################
     Byte/Line Counter Interrupt
  ##############################*/
  if ((sr0flags & DCMIPP_CSI_FLAG_LB3) != 0U)
340048a8:	69bb      	ldr	r3, [r7, #24]
340048aa:	f003 0308 	and.w	r3, r3, #8
340048ae:	2b00      	cmp	r3, #0
340048b0:	d01c      	beq.n	340048ec <HAL_DCMIPP_CSI_IRQHandler+0xa4>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_LB3) != 0U)
340048b2:	693b      	ldr	r3, [r7, #16]
340048b4:	f003 0308 	and.w	r3, r3, #8
340048b8:	2b00      	cmp	r3, #0
340048ba:	d017      	beq.n	340048ec <HAL_DCMIPP_CSI_IRQHandler+0xa4>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
340048bc:	687b      	ldr	r3, [r7, #4]
340048be:	681b      	ldr	r3, [r3, #0]
340048c0:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
340048c4:	f003 0304 	and.w	r3, r3, #4
340048c8:	2b04      	cmp	r3, #4
340048ca:	d107      	bne.n	340048dc <HAL_DCMIPP_CSI_IRQHandler+0x94>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB3);
340048cc:	69fb      	ldr	r3, [r7, #28]
340048ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340048d2:	f023 0208 	bic.w	r2, r3, #8
340048d6:	69fb      	ldr	r3, [r7, #28]
340048d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB3);
340048dc:	69fb      	ldr	r3, [r7, #28]
340048de:	2208      	movs	r2, #8
340048e0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* LineByte Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER3);
#else
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER3);
340048e4:	2103      	movs	r1, #3
340048e6:	6878      	ldr	r0, [r7, #4]
340048e8:	f000 fcc3 	bl	34005272 <HAL_DCMIPP_CSI_LineByteEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_LB2) != 0U)
340048ec:	69bb      	ldr	r3, [r7, #24]
340048ee:	f003 0304 	and.w	r3, r3, #4
340048f2:	2b00      	cmp	r3, #0
340048f4:	d01c      	beq.n	34004930 <HAL_DCMIPP_CSI_IRQHandler+0xe8>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_LB2) != 0U)
340048f6:	693b      	ldr	r3, [r7, #16]
340048f8:	f003 0304 	and.w	r3, r3, #4
340048fc:	2b00      	cmp	r3, #0
340048fe:	d017      	beq.n	34004930 <HAL_DCMIPP_CSI_IRQHandler+0xe8>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004900:	687b      	ldr	r3, [r7, #4]
34004902:	681b      	ldr	r3, [r3, #0]
34004904:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004908:	f003 0304 	and.w	r3, r3, #4
3400490c:	2b04      	cmp	r3, #4
3400490e:	d107      	bne.n	34004920 <HAL_DCMIPP_CSI_IRQHandler+0xd8>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB2);
34004910:	69fb      	ldr	r3, [r7, #28]
34004912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004916:	f023 0204 	bic.w	r2, r3, #4
3400491a:	69fb      	ldr	r3, [r7, #28]
3400491c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB2);
34004920:	69fb      	ldr	r3, [r7, #28]
34004922:	2204      	movs	r2, #4
34004924:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* LineByte Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER2);
#else
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER2);
34004928:	2102      	movs	r1, #2
3400492a:	6878      	ldr	r0, [r7, #4]
3400492c:	f000 fca1 	bl	34005272 <HAL_DCMIPP_CSI_LineByteEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_LB1) != 0U)
34004930:	69bb      	ldr	r3, [r7, #24]
34004932:	f003 0302 	and.w	r3, r3, #2
34004936:	2b00      	cmp	r3, #0
34004938:	d01c      	beq.n	34004974 <HAL_DCMIPP_CSI_IRQHandler+0x12c>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_LB1) != 0U)
3400493a:	693b      	ldr	r3, [r7, #16]
3400493c:	f003 0302 	and.w	r3, r3, #2
34004940:	2b00      	cmp	r3, #0
34004942:	d017      	beq.n	34004974 <HAL_DCMIPP_CSI_IRQHandler+0x12c>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004944:	687b      	ldr	r3, [r7, #4]
34004946:	681b      	ldr	r3, [r3, #0]
34004948:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
3400494c:	f003 0304 	and.w	r3, r3, #4
34004950:	2b04      	cmp	r3, #4
34004952:	d107      	bne.n	34004964 <HAL_DCMIPP_CSI_IRQHandler+0x11c>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB1);
34004954:	69fb      	ldr	r3, [r7, #28]
34004956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400495a:	f023 0202 	bic.w	r2, r3, #2
3400495e:	69fb      	ldr	r3, [r7, #28]
34004960:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB1);
34004964:	69fb      	ldr	r3, [r7, #28]
34004966:	2202      	movs	r2, #2
34004968:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* LineByte Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER1);
#else
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER1);
3400496c:	2101      	movs	r1, #1
3400496e:	6878      	ldr	r0, [r7, #4]
34004970:	f000 fc7f 	bl	34005272 <HAL_DCMIPP_CSI_LineByteEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_LB0) != 0U)
34004974:	69bb      	ldr	r3, [r7, #24]
34004976:	f003 0301 	and.w	r3, r3, #1
3400497a:	2b00      	cmp	r3, #0
3400497c:	d01c      	beq.n	340049b8 <HAL_DCMIPP_CSI_IRQHandler+0x170>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_LB0) != 0U)
3400497e:	693b      	ldr	r3, [r7, #16]
34004980:	f003 0301 	and.w	r3, r3, #1
34004984:	2b00      	cmp	r3, #0
34004986:	d017      	beq.n	340049b8 <HAL_DCMIPP_CSI_IRQHandler+0x170>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004988:	687b      	ldr	r3, [r7, #4]
3400498a:	681b      	ldr	r3, [r3, #0]
3400498c:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004990:	f003 0304 	and.w	r3, r3, #4
34004994:	2b04      	cmp	r3, #4
34004996:	d107      	bne.n	340049a8 <HAL_DCMIPP_CSI_IRQHandler+0x160>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB0);
34004998:	69fb      	ldr	r3, [r7, #28]
3400499a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400499e:	f023 0201 	bic.w	r2, r3, #1
340049a2:	69fb      	ldr	r3, [r7, #28]
340049a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB0);
340049a8:	69fb      	ldr	r3, [r7, #28]
340049aa:	2201      	movs	r2, #1
340049ac:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* LineByte Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER0);
#else
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER0);
340049b0:	2100      	movs	r1, #0
340049b2:	6878      	ldr	r0, [r7, #4]
340049b4:	f000 fc5d 	bl	34005272 <HAL_DCMIPP_CSI_LineByteEventCallback>
  }

  /*###############################
            End Of Frame
    ##############################*/
  if ((sr0flags & DCMIPP_CSI_FLAG_EOF3) != 0U)
340049b8:	69bb      	ldr	r3, [r7, #24]
340049ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
340049be:	2b00      	cmp	r3, #0
340049c0:	d01d      	beq.n	340049fe <HAL_DCMIPP_CSI_IRQHandler+0x1b6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_EOF3) != 0U)
340049c2:	693b      	ldr	r3, [r7, #16]
340049c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
340049c8:	2b00      	cmp	r3, #0
340049ca:	d018      	beq.n	340049fe <HAL_DCMIPP_CSI_IRQHandler+0x1b6>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
340049cc:	687b      	ldr	r3, [r7, #4]
340049ce:	681b      	ldr	r3, [r3, #0]
340049d0:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
340049d4:	f003 0304 	and.w	r3, r3, #4
340049d8:	2b04      	cmp	r3, #4
340049da:	d107      	bne.n	340049ec <HAL_DCMIPP_CSI_IRQHandler+0x1a4>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF3);
340049dc:	69fb      	ldr	r3, [r7, #28]
340049de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340049e2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
340049e6:	69fb      	ldr	r3, [r7, #28]
340049e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF3);
340049ec:	69fb      	ldr	r3, [r7, #28]
340049ee:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
340049f2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
#else
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
340049f6:	2103      	movs	r1, #3
340049f8:	6878      	ldr	r0, [r7, #4]
340049fa:	f000 fc19 	bl	34005230 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_EOF2) != 0U)
340049fe:	69bb      	ldr	r3, [r7, #24]
34004a00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34004a04:	2b00      	cmp	r3, #0
34004a06:	d01d      	beq.n	34004a44 <HAL_DCMIPP_CSI_IRQHandler+0x1fc>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_EOF2) != 0U)
34004a08:	693b      	ldr	r3, [r7, #16]
34004a0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34004a0e:	2b00      	cmp	r3, #0
34004a10:	d018      	beq.n	34004a44 <HAL_DCMIPP_CSI_IRQHandler+0x1fc>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004a12:	687b      	ldr	r3, [r7, #4]
34004a14:	681b      	ldr	r3, [r3, #0]
34004a16:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004a1a:	f003 0304 	and.w	r3, r3, #4
34004a1e:	2b04      	cmp	r3, #4
34004a20:	d107      	bne.n	34004a32 <HAL_DCMIPP_CSI_IRQHandler+0x1ea>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF2);
34004a22:	69fb      	ldr	r3, [r7, #28]
34004a24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004a28:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
34004a2c:	69fb      	ldr	r3, [r7, #28]
34004a2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF2);
34004a32:	69fb      	ldr	r3, [r7, #28]
34004a34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34004a38:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
#else
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
34004a3c:	2102      	movs	r1, #2
34004a3e:	6878      	ldr	r0, [r7, #4]
34004a40:	f000 fbf6 	bl	34005230 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_EOF1) != 0U)
34004a44:	69bb      	ldr	r3, [r7, #24]
34004a46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34004a4a:	2b00      	cmp	r3, #0
34004a4c:	d01d      	beq.n	34004a8a <HAL_DCMIPP_CSI_IRQHandler+0x242>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_EOF1) != 0U)
34004a4e:	693b      	ldr	r3, [r7, #16]
34004a50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34004a54:	2b00      	cmp	r3, #0
34004a56:	d018      	beq.n	34004a8a <HAL_DCMIPP_CSI_IRQHandler+0x242>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004a58:	687b      	ldr	r3, [r7, #4]
34004a5a:	681b      	ldr	r3, [r3, #0]
34004a5c:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004a60:	f003 0304 	and.w	r3, r3, #4
34004a64:	2b04      	cmp	r3, #4
34004a66:	d107      	bne.n	34004a78 <HAL_DCMIPP_CSI_IRQHandler+0x230>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF1);
34004a68:	69fb      	ldr	r3, [r7, #28]
34004a6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004a6e:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
34004a72:	69fb      	ldr	r3, [r7, #28]
34004a74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF1);
34004a78:	69fb      	ldr	r3, [r7, #28]
34004a7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34004a7e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
#else
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
34004a82:	2101      	movs	r1, #1
34004a84:	6878      	ldr	r0, [r7, #4]
34004a86:	f000 fbd3 	bl	34005230 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_EOF0) != 0U)
34004a8a:	69bb      	ldr	r3, [r7, #24]
34004a8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34004a90:	2b00      	cmp	r3, #0
34004a92:	d01d      	beq.n	34004ad0 <HAL_DCMIPP_CSI_IRQHandler+0x288>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_EOF0) != 0U)
34004a94:	693b      	ldr	r3, [r7, #16]
34004a96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34004a9a:	2b00      	cmp	r3, #0
34004a9c:	d018      	beq.n	34004ad0 <HAL_DCMIPP_CSI_IRQHandler+0x288>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004a9e:	687b      	ldr	r3, [r7, #4]
34004aa0:	681b      	ldr	r3, [r3, #0]
34004aa2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004aa6:	f003 0304 	and.w	r3, r3, #4
34004aaa:	2b04      	cmp	r3, #4
34004aac:	d107      	bne.n	34004abe <HAL_DCMIPP_CSI_IRQHandler+0x276>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF0);
34004aae:	69fb      	ldr	r3, [r7, #28]
34004ab0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004ab4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
34004ab8:	69fb      	ldr	r3, [r7, #28]
34004aba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF0);
34004abe:	69fb      	ldr	r3, [r7, #28]
34004ac0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34004ac4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_CSIREGISTER_CALLBACKS == 1)
      hdcmipp->EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
#else
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
34004ac8:	2100      	movs	r1, #0
34004aca:	6878      	ldr	r0, [r7, #4]
34004acc:	f000 fbb0 	bl	34005230 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
  }

  /*###############################
           Start Of Frame
  ##############################*/
  if ((sr0flags & DCMIPP_CSI_FLAG_SOF3) != 0U)
34004ad0:	69bb      	ldr	r3, [r7, #24]
34004ad2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34004ad6:	2b00      	cmp	r3, #0
34004ad8:	d020      	beq.n	34004b1c <HAL_DCMIPP_CSI_IRQHandler+0x2d4>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SOF3) != 0U)
34004ada:	693b      	ldr	r3, [r7, #16]
34004adc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34004ae0:	2b00      	cmp	r3, #0
34004ae2:	d01b      	beq.n	34004b1c <HAL_DCMIPP_CSI_IRQHandler+0x2d4>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004ae4:	687b      	ldr	r3, [r7, #4]
34004ae6:	681b      	ldr	r3, [r3, #0]
34004ae8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004aec:	f003 0304 	and.w	r3, r3, #4
34004af0:	2b04      	cmp	r3, #4
34004af2:	d107      	bne.n	34004b04 <HAL_DCMIPP_CSI_IRQHandler+0x2bc>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF3);
34004af4:	69fb      	ldr	r3, [r7, #28]
34004af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004afa:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
34004afe:	69fb      	ldr	r3, [r7, #28]
34004b00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF3);
34004b04:	69fb      	ldr	r3, [r7, #28]
34004b06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34004b0a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
#else
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
34004b0e:	2103      	movs	r1, #3
34004b10:	6878      	ldr	r0, [r7, #4]
34004b12:	f000 fb98 	bl	34005246 <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
34004b16:	e001      	b.n	34004b1c <HAL_DCMIPP_CSI_IRQHandler+0x2d4>
34004b18:	58006000 	.word	0x58006000
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_SOF2) != 0U)
34004b1c:	69bb      	ldr	r3, [r7, #24]
34004b1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34004b22:	2b00      	cmp	r3, #0
34004b24:	d01d      	beq.n	34004b62 <HAL_DCMIPP_CSI_IRQHandler+0x31a>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SOF2) != 0U)
34004b26:	693b      	ldr	r3, [r7, #16]
34004b28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34004b2c:	2b00      	cmp	r3, #0
34004b2e:	d018      	beq.n	34004b62 <HAL_DCMIPP_CSI_IRQHandler+0x31a>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004b30:	687b      	ldr	r3, [r7, #4]
34004b32:	681b      	ldr	r3, [r3, #0]
34004b34:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004b38:	f003 0304 	and.w	r3, r3, #4
34004b3c:	2b04      	cmp	r3, #4
34004b3e:	d107      	bne.n	34004b50 <HAL_DCMIPP_CSI_IRQHandler+0x308>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF2);
34004b40:	69fb      	ldr	r3, [r7, #28]
34004b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004b46:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
34004b4a:	69fb      	ldr	r3, [r7, #28]
34004b4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF2);
34004b50:	69fb      	ldr	r3, [r7, #28]
34004b52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34004b56:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
#else
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
34004b5a:	2102      	movs	r1, #2
34004b5c:	6878      	ldr	r0, [r7, #4]
34004b5e:	f000 fb72 	bl	34005246 <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_SOF1) != 0U)
34004b62:	69bb      	ldr	r3, [r7, #24]
34004b64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34004b68:	2b00      	cmp	r3, #0
34004b6a:	d01d      	beq.n	34004ba8 <HAL_DCMIPP_CSI_IRQHandler+0x360>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SOF1) != 0U)
34004b6c:	693b      	ldr	r3, [r7, #16]
34004b6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34004b72:	2b00      	cmp	r3, #0
34004b74:	d018      	beq.n	34004ba8 <HAL_DCMIPP_CSI_IRQHandler+0x360>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004b76:	687b      	ldr	r3, [r7, #4]
34004b78:	681b      	ldr	r3, [r3, #0]
34004b7a:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004b7e:	f003 0304 	and.w	r3, r3, #4
34004b82:	2b04      	cmp	r3, #4
34004b84:	d107      	bne.n	34004b96 <HAL_DCMIPP_CSI_IRQHandler+0x34e>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF1);
34004b86:	69fb      	ldr	r3, [r7, #28]
34004b88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004b8c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34004b90:	69fb      	ldr	r3, [r7, #28]
34004b92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF1);
34004b96:	69fb      	ldr	r3, [r7, #28]
34004b98:	f44f 7200 	mov.w	r2, #512	@ 0x200
34004b9c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
#else
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
34004ba0:	2101      	movs	r1, #1
34004ba2:	6878      	ldr	r0, [r7, #4]
34004ba4:	f000 fb4f 	bl	34005246 <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_SOF0) != 0U)
34004ba8:	69bb      	ldr	r3, [r7, #24]
34004baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34004bae:	2b00      	cmp	r3, #0
34004bb0:	d01d      	beq.n	34004bee <HAL_DCMIPP_CSI_IRQHandler+0x3a6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SOF0) != 0U)
34004bb2:	693b      	ldr	r3, [r7, #16]
34004bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34004bb8:	2b00      	cmp	r3, #0
34004bba:	d018      	beq.n	34004bee <HAL_DCMIPP_CSI_IRQHandler+0x3a6>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004bbc:	687b      	ldr	r3, [r7, #4]
34004bbe:	681b      	ldr	r3, [r3, #0]
34004bc0:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004bc4:	f003 0304 	and.w	r3, r3, #4
34004bc8:	2b04      	cmp	r3, #4
34004bca:	d107      	bne.n	34004bdc <HAL_DCMIPP_CSI_IRQHandler+0x394>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF0);
34004bcc:	69fb      	ldr	r3, [r7, #28]
34004bce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004bd2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
34004bd6:	69fb      	ldr	r3, [r7, #28]
34004bd8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF0);
34004bdc:	69fb      	ldr	r3, [r7, #28]
34004bde:	f44f 7280 	mov.w	r2, #256	@ 0x100
34004be2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
#else
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
34004be6:	2100      	movs	r1, #0
34004be8:	6878      	ldr	r0, [r7, #4]
34004bea:	f000 fb2c 	bl	34005246 <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
  }

  /*###############################
           Timer Interrupt
  ##############################*/
  if ((sr0flags & DCMIPP_CSI_FLAG_TIM3) != 0U)
34004bee:	69bb      	ldr	r3, [r7, #24]
34004bf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34004bf4:	2b00      	cmp	r3, #0
34004bf6:	d01c      	beq.n	34004c32 <HAL_DCMIPP_CSI_IRQHandler+0x3ea>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_TIM3) != 0U)
34004bf8:	693b      	ldr	r3, [r7, #16]
34004bfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34004bfe:	2b00      	cmp	r3, #0
34004c00:	d017      	beq.n	34004c32 <HAL_DCMIPP_CSI_IRQHandler+0x3ea>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004c02:	687b      	ldr	r3, [r7, #4]
34004c04:	681b      	ldr	r3, [r3, #0]
34004c06:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004c0a:	f003 0304 	and.w	r3, r3, #4
34004c0e:	2b04      	cmp	r3, #4
34004c10:	d107      	bne.n	34004c22 <HAL_DCMIPP_CSI_IRQHandler+0x3da>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM3);
34004c12:	69fb      	ldr	r3, [r7, #28]
34004c14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004c18:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
34004c1c:	69fb      	ldr	r3, [r7, #28]
34004c1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM3);
34004c22:	69fb      	ldr	r3, [r7, #28]
34004c24:	2280      	movs	r2, #128	@ 0x80
34004c26:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER3);
#else
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER3);
34004c2a:	2103      	movs	r1, #3
34004c2c:	6878      	ldr	r0, [r7, #4]
34004c2e:	f000 fb15 	bl	3400525c <HAL_DCMIPP_CSI_TimerCounterEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_TIM2) != 0U)
34004c32:	69bb      	ldr	r3, [r7, #24]
34004c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34004c38:	2b00      	cmp	r3, #0
34004c3a:	d01c      	beq.n	34004c76 <HAL_DCMIPP_CSI_IRQHandler+0x42e>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_TIM2) != 0U)
34004c3c:	693b      	ldr	r3, [r7, #16]
34004c3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34004c42:	2b00      	cmp	r3, #0
34004c44:	d017      	beq.n	34004c76 <HAL_DCMIPP_CSI_IRQHandler+0x42e>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004c46:	687b      	ldr	r3, [r7, #4]
34004c48:	681b      	ldr	r3, [r3, #0]
34004c4a:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004c4e:	f003 0304 	and.w	r3, r3, #4
34004c52:	2b04      	cmp	r3, #4
34004c54:	d107      	bne.n	34004c66 <HAL_DCMIPP_CSI_IRQHandler+0x41e>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM2);
34004c56:	69fb      	ldr	r3, [r7, #28]
34004c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004c5c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
34004c60:	69fb      	ldr	r3, [r7, #28]
34004c62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM2);
34004c66:	69fb      	ldr	r3, [r7, #28]
34004c68:	2240      	movs	r2, #64	@ 0x40
34004c6a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER2);
#else
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER2);
34004c6e:	2102      	movs	r1, #2
34004c70:	6878      	ldr	r0, [r7, #4]
34004c72:	f000 faf3 	bl	3400525c <HAL_DCMIPP_CSI_TimerCounterEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_TIM1) != 0U)
34004c76:	69bb      	ldr	r3, [r7, #24]
34004c78:	f003 0320 	and.w	r3, r3, #32
34004c7c:	2b00      	cmp	r3, #0
34004c7e:	d01c      	beq.n	34004cba <HAL_DCMIPP_CSI_IRQHandler+0x472>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_TIM1) != 0U)
34004c80:	693b      	ldr	r3, [r7, #16]
34004c82:	f003 0320 	and.w	r3, r3, #32
34004c86:	2b00      	cmp	r3, #0
34004c88:	d017      	beq.n	34004cba <HAL_DCMIPP_CSI_IRQHandler+0x472>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004c8a:	687b      	ldr	r3, [r7, #4]
34004c8c:	681b      	ldr	r3, [r3, #0]
34004c8e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004c92:	f003 0304 	and.w	r3, r3, #4
34004c96:	2b04      	cmp	r3, #4
34004c98:	d107      	bne.n	34004caa <HAL_DCMIPP_CSI_IRQHandler+0x462>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM1);
34004c9a:	69fb      	ldr	r3, [r7, #28]
34004c9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004ca0:	f023 0220 	bic.w	r2, r3, #32
34004ca4:	69fb      	ldr	r3, [r7, #28]
34004ca6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM1);
34004caa:	69fb      	ldr	r3, [r7, #28]
34004cac:	2220      	movs	r2, #32
34004cae:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER1);
#else
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER1);
34004cb2:	2101      	movs	r1, #1
34004cb4:	6878      	ldr	r0, [r7, #4]
34004cb6:	f000 fad1 	bl	3400525c <HAL_DCMIPP_CSI_TimerCounterEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_TIM0) != 0U)
34004cba:	69bb      	ldr	r3, [r7, #24]
34004cbc:	f003 0310 	and.w	r3, r3, #16
34004cc0:	2b00      	cmp	r3, #0
34004cc2:	d01c      	beq.n	34004cfe <HAL_DCMIPP_CSI_IRQHandler+0x4b6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_TIM0) != 0U)
34004cc4:	693b      	ldr	r3, [r7, #16]
34004cc6:	f003 0310 	and.w	r3, r3, #16
34004cca:	2b00      	cmp	r3, #0
34004ccc:	d017      	beq.n	34004cfe <HAL_DCMIPP_CSI_IRQHandler+0x4b6>
    {
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34004cce:	687b      	ldr	r3, [r7, #4]
34004cd0:	681b      	ldr	r3, [r3, #0]
34004cd2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
34004cd6:	f003 0304 	and.w	r3, r3, #4
34004cda:	2b04      	cmp	r3, #4
34004cdc:	d107      	bne.n	34004cee <HAL_DCMIPP_CSI_IRQHandler+0x4a6>
      {
        /* Disable IT */
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM0);
34004cde:	69fb      	ldr	r3, [r7, #28]
34004ce0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004ce4:	f023 0210 	bic.w	r2, r3, #16
34004ce8:	69fb      	ldr	r3, [r7, #28]
34004cea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM0);
34004cee:	69fb      	ldr	r3, [r7, #28]
34004cf0:	2210      	movs	r2, #16
34004cf2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER0);
#else
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER0);
34004cf6:	2100      	movs	r1, #0
34004cf8:	6878      	ldr	r0, [r7, #4]
34004cfa:	f000 faaf 	bl	3400525c <HAL_DCMIPP_CSI_TimerCounterEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization error  */
  if ((sr0flags & DCMIPP_CSI_FLAG_SYNCERR) != 0U)
34004cfe:	69bb      	ldr	r3, [r7, #24]
34004d00:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34004d04:	2b00      	cmp	r3, #0
34004d06:	d01a      	beq.n	34004d3e <HAL_DCMIPP_CSI_IRQHandler+0x4f6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SYNCERR) != 0U)
34004d08:	693b      	ldr	r3, [r7, #16]
34004d0a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34004d0e:	2b00      	cmp	r3, #0
34004d10:	d015      	beq.n	34004d3e <HAL_DCMIPP_CSI_IRQHandler+0x4f6>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SYNCERR);
34004d12:	69fb      	ldr	r3, [r7, #28]
34004d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004d18:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
34004d1c:	69fb      	ldr	r3, [r7, #28]
34004d1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SYNCERR);
34004d22:	69fb      	ldr	r3, [r7, #28]
34004d24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
34004d28:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SYNC;
34004d2c:	687b      	ldr	r3, [r7, #4]
34004d2e:	689b      	ldr	r3, [r3, #8]
34004d30:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
34004d34:	687b      	ldr	r3, [r7, #4]
34004d36:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34004d38:	6878      	ldr	r0, [r7, #4]
34004d3a:	f000 fa50 	bl	340051de <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_WDERR) != 0U)
34004d3e:	69bb      	ldr	r3, [r7, #24]
34004d40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
34004d44:	2b00      	cmp	r3, #0
34004d46:	d01a      	beq.n	34004d7e <HAL_DCMIPP_CSI_IRQHandler+0x536>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_WDERR) != 0U)
34004d48:	693b      	ldr	r3, [r7, #16]
34004d4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
34004d4e:	2b00      	cmp	r3, #0
34004d50:	d015      	beq.n	34004d7e <HAL_DCMIPP_CSI_IRQHandler+0x536>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_WDERR);
34004d52:	69fb      	ldr	r3, [r7, #28]
34004d54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004d58:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
34004d5c:	69fb      	ldr	r3, [r7, #28]
34004d5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_WDERR);
34004d62:	69fb      	ldr	r3, [r7, #28]
34004d64:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
34004d68:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_WDG;
34004d6c:	687b      	ldr	r3, [r7, #4]
34004d6e:	689b      	ldr	r3, [r3, #8]
34004d70:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
34004d74:	687b      	ldr	r3, [r7, #4]
34004d76:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34004d78:	6878      	ldr	r0, [r7, #4]
34004d7a:	f000 fa30 	bl	340051de <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_SPKTERR) != 0U)
34004d7e:	69bb      	ldr	r3, [r7, #24]
34004d80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
34004d84:	2b00      	cmp	r3, #0
34004d86:	d01a      	beq.n	34004dbe <HAL_DCMIPP_CSI_IRQHandler+0x576>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SPKTERR) != 0U)
34004d88:	693b      	ldr	r3, [r7, #16]
34004d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
34004d8e:	2b00      	cmp	r3, #0
34004d90:	d015      	beq.n	34004dbe <HAL_DCMIPP_CSI_IRQHandler+0x576>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SPKTERR);
34004d92:	69fb      	ldr	r3, [r7, #28]
34004d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004d98:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
34004d9c:	69fb      	ldr	r3, [r7, #28]
34004d9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SPKTERR);
34004da2:	69fb      	ldr	r3, [r7, #28]
34004da4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
34004da8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SPKT;
34004dac:	687b      	ldr	r3, [r7, #4]
34004dae:	689b      	ldr	r3, [r3, #8]
34004db0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
34004db4:	687b      	ldr	r3, [r7, #4]
34004db6:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34004db8:	6878      	ldr	r0, [r7, #4]
34004dba:	f000 fa10 	bl	340051de <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_IDERR) != 0U)
34004dbe:	69bb      	ldr	r3, [r7, #24]
34004dc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34004dc4:	2b00      	cmp	r3, #0
34004dc6:	d01a      	beq.n	34004dfe <HAL_DCMIPP_CSI_IRQHandler+0x5b6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_IDERR) != 0U)
34004dc8:	693b      	ldr	r3, [r7, #16]
34004dca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34004dce:	2b00      	cmp	r3, #0
34004dd0:	d015      	beq.n	34004dfe <HAL_DCMIPP_CSI_IRQHandler+0x5b6>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_IDERR);
34004dd2:	69fb      	ldr	r3, [r7, #28]
34004dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004dd8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
34004ddc:	69fb      	ldr	r3, [r7, #28]
34004dde:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_IDERR);
34004de2:	69fb      	ldr	r3, [r7, #28]
34004de4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
34004de8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DATA_ID;
34004dec:	687b      	ldr	r3, [r7, #4]
34004dee:	689b      	ldr	r3, [r3, #8]
34004df0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
34004df4:	687b      	ldr	r3, [r7, #4]
34004df6:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34004df8:	6878      	ldr	r0, [r7, #4]
34004dfa:	f000 f9f0 	bl	340051de <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_CECCERR) != 0U)
34004dfe:	69bb      	ldr	r3, [r7, #24]
34004e00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
34004e04:	2b00      	cmp	r3, #0
34004e06:	d01a      	beq.n	34004e3e <HAL_DCMIPP_CSI_IRQHandler+0x5f6>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_CECCERR) != 0U)
34004e08:	693b      	ldr	r3, [r7, #16]
34004e0a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
34004e0e:	2b00      	cmp	r3, #0
34004e10:	d015      	beq.n	34004e3e <HAL_DCMIPP_CSI_IRQHandler+0x5f6>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CECCERR);
34004e12:	69fb      	ldr	r3, [r7, #28]
34004e14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004e18:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
34004e1c:	69fb      	ldr	r3, [r7, #28]
34004e1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_CECCERR);
34004e22:	69fb      	ldr	r3, [r7, #28]
34004e24:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
34004e28:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_CECC;
34004e2c:	687b      	ldr	r3, [r7, #4]
34004e2e:	689b      	ldr	r3, [r3, #8]
34004e30:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
34004e34:	687b      	ldr	r3, [r7, #4]
34004e36:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34004e38:	6878      	ldr	r0, [r7, #4]
34004e3a:	f000 f9d0 	bl	340051de <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_ECCERR) != 0U)
34004e3e:	69bb      	ldr	r3, [r7, #24]
34004e40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
34004e44:	2b00      	cmp	r3, #0
34004e46:	d01a      	beq.n	34004e7e <HAL_DCMIPP_CSI_IRQHandler+0x636>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_ECCERR) != 0U)
34004e48:	693b      	ldr	r3, [r7, #16]
34004e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
34004e4e:	2b00      	cmp	r3, #0
34004e50:	d015      	beq.n	34004e7e <HAL_DCMIPP_CSI_IRQHandler+0x636>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECCERR);
34004e52:	69fb      	ldr	r3, [r7, #28]
34004e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004e58:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
34004e5c:	69fb      	ldr	r3, [r7, #28]
34004e5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_ECCERR);
34004e62:	69fb      	ldr	r3, [r7, #28]
34004e64:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
34004e68:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_ECC;
34004e6c:	687b      	ldr	r3, [r7, #4]
34004e6e:	689b      	ldr	r3, [r3, #8]
34004e70:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
34004e74:	687b      	ldr	r3, [r7, #4]
34004e76:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34004e78:	6878      	ldr	r0, [r7, #4]
34004e7a:	f000 f9b0 	bl	340051de <HAL_DCMIPP_ErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_CRCERR) != 0U)
34004e7e:	69bb      	ldr	r3, [r7, #24]
34004e80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34004e84:	2b00      	cmp	r3, #0
34004e86:	d01a      	beq.n	34004ebe <HAL_DCMIPP_CSI_IRQHandler+0x676>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_CRCERR) != 0U)
34004e88:	693b      	ldr	r3, [r7, #16]
34004e8a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34004e8e:	2b00      	cmp	r3, #0
34004e90:	d015      	beq.n	34004ebe <HAL_DCMIPP_CSI_IRQHandler+0x676>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CRCERR);
34004e92:	69fb      	ldr	r3, [r7, #28]
34004e94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004e98:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34004e9c:	69fb      	ldr	r3, [r7, #28]
34004e9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_CRCERR);
34004ea2:	69fb      	ldr	r3, [r7, #28]
34004ea4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34004ea8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_CRC;
34004eac:	687b      	ldr	r3, [r7, #4]
34004eae:	689b      	ldr	r3, [r3, #8]
34004eb0:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
34004eb4:	687b      	ldr	r3, [r7, #4]
34004eb6:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ErrorCallback(hdcmipp);
#else
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34004eb8:	6878      	ldr	r0, [r7, #4]
34004eba:	f000 f990 	bl	340051de <HAL_DCMIPP_ErrorCallback>
    }
  }

  /* Lane 0 Errors */
  /* Start Of Transmission error  */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTDL0) != 0U)
34004ebe:	697b      	ldr	r3, [r7, #20]
34004ec0:	f003 0301 	and.w	r3, r3, #1
34004ec4:	2b00      	cmp	r3, #0
34004ec6:	d01d      	beq.n	34004f04 <HAL_DCMIPP_CSI_IRQHandler+0x6bc>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTDL0) != 0U)
34004ec8:	68fb      	ldr	r3, [r7, #12]
34004eca:	f003 0301 	and.w	r3, r3, #1
34004ece:	2b00      	cmp	r3, #0
34004ed0:	d018      	beq.n	34004f04 <HAL_DCMIPP_CSI_IRQHandler+0x6bc>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTDL0);
34004ed2:	69fb      	ldr	r3, [r7, #28]
34004ed4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004ed8:	f023 0201 	bic.w	r2, r3, #1
34004edc:	69fb      	ldr	r3, [r7, #28]
34004ede:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTDL0);
34004ee2:	69fb      	ldr	r3, [r7, #28]
34004ee4:	2201      	movs	r2, #1
34004ee6:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT;
34004eea:	687b      	ldr	r3, [r7, #4]
34004eec:	689b      	ldr	r3, [r3, #8]
34004eee:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
34004ef2:	687b      	ldr	r3, [r7, #4]
34004ef4:	609a      	str	r2, [r3, #8]

      /* Change CSI state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34004ef6:	687b      	ldr	r3, [r7, #4]
34004ef8:	2204      	movs	r2, #4
34004efa:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34004efc:	2101      	movs	r1, #1
34004efe:	6878      	ldr	r0, [r7, #4]
34004f00:	f000 f977 	bl	340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Start Of Transmission Synchronisation error   */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTSYNCDL0) != 0U)
34004f04:	697b      	ldr	r3, [r7, #20]
34004f06:	f003 0302 	and.w	r3, r3, #2
34004f0a:	2b00      	cmp	r3, #0
34004f0c:	d01d      	beq.n	34004f4a <HAL_DCMIPP_CSI_IRQHandler+0x702>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTSYNCDL0) != 0U)
34004f0e:	68fb      	ldr	r3, [r7, #12]
34004f10:	f003 0302 	and.w	r3, r3, #2
34004f14:	2b00      	cmp	r3, #0
34004f16:	d018      	beq.n	34004f4a <HAL_DCMIPP_CSI_IRQHandler+0x702>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTSYNCDL0);
34004f18:	69fb      	ldr	r3, [r7, #28]
34004f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004f1e:	f023 0202 	bic.w	r2, r3, #2
34004f22:	69fb      	ldr	r3, [r7, #28]
34004f24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTSYNCDL0);
34004f28:	69fb      	ldr	r3, [r7, #28]
34004f2a:	2202      	movs	r2, #2
34004f2c:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT_SYNC;
34004f30:	687b      	ldr	r3, [r7, #4]
34004f32:	689b      	ldr	r3, [r3, #8]
34004f34:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
34004f38:	687b      	ldr	r3, [r7, #4]
34004f3a:	609a      	str	r2, [r3, #8]

      /* Change CSI state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34004f3c:	687b      	ldr	r3, [r7, #4]
34004f3e:	2204      	movs	r2, #4
34004f40:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34004f42:	2101      	movs	r1, #1
34004f44:	6878      	ldr	r0, [r7, #4]
34004f46:	f000 f954 	bl	340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Escape entry error   */
  if ((sr1flags & DCMIPP_CSI_FLAG_EESCDL0) != 0U)
34004f4a:	697b      	ldr	r3, [r7, #20]
34004f4c:	f003 0304 	and.w	r3, r3, #4
34004f50:	2b00      	cmp	r3, #0
34004f52:	d01a      	beq.n	34004f8a <HAL_DCMIPP_CSI_IRQHandler+0x742>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_EESCDL0) != 0U)
34004f54:	68fb      	ldr	r3, [r7, #12]
34004f56:	f003 0304 	and.w	r3, r3, #4
34004f5a:	2b00      	cmp	r3, #0
34004f5c:	d015      	beq.n	34004f8a <HAL_DCMIPP_CSI_IRQHandler+0x742>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EESCDL0);
34004f5e:	69fb      	ldr	r3, [r7, #28]
34004f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004f64:	f023 0204 	bic.w	r2, r3, #4
34004f68:	69fb      	ldr	r3, [r7, #28]
34004f6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_EESCDL0);
34004f6e:	69fb      	ldr	r3, [r7, #28]
34004f70:	2204      	movs	r2, #4
34004f72:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_ESCAPE;
34004f76:	687b      	ldr	r3, [r7, #4]
34004f78:	689b      	ldr	r3, [r3, #8]
34004f7a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
34004f7e:	687b      	ldr	r3, [r7, #4]
34004f80:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34004f82:	2101      	movs	r1, #1
34004f84:	6878      	ldr	r0, [r7, #4]
34004f86:	f000 f934 	bl	340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Low power data transmission synchronization error  */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESYNCESCDL0) != 0U)
34004f8a:	697b      	ldr	r3, [r7, #20]
34004f8c:	f003 0308 	and.w	r3, r3, #8
34004f90:	2b00      	cmp	r3, #0
34004f92:	d01a      	beq.n	34004fca <HAL_DCMIPP_CSI_IRQHandler+0x782>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESYNCESCDL0) != 0U)
34004f94:	68fb      	ldr	r3, [r7, #12]
34004f96:	f003 0308 	and.w	r3, r3, #8
34004f9a:	2b00      	cmp	r3, #0
34004f9c:	d015      	beq.n	34004fca <HAL_DCMIPP_CSI_IRQHandler+0x782>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESYNCESCDL0);
34004f9e:	69fb      	ldr	r3, [r7, #28]
34004fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004fa4:	f023 0208 	bic.w	r2, r3, #8
34004fa8:	69fb      	ldr	r3, [r7, #28]
34004faa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESYNCESCDL0);
34004fae:	69fb      	ldr	r3, [r7, #28]
34004fb0:	2208      	movs	r2, #8
34004fb2:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_LP_SYNC;
34004fb6:	687b      	ldr	r3, [r7, #4]
34004fb8:	689b      	ldr	r3, [r3, #8]
34004fba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
34004fbe:	687b      	ldr	r3, [r7, #4]
34004fc0:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34004fc2:	2101      	movs	r1, #1
34004fc4:	6878      	ldr	r0, [r7, #4]
34004fc6:	f000 f914 	bl	340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Error control on data line */
  if ((sr1flags & DCMIPP_CSI_FLAG_ECTRLDL0) != 0U)
34004fca:	697b      	ldr	r3, [r7, #20]
34004fcc:	f003 0310 	and.w	r3, r3, #16
34004fd0:	2b00      	cmp	r3, #0
34004fd2:	d01a      	beq.n	3400500a <HAL_DCMIPP_CSI_IRQHandler+0x7c2>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ECTRLDL0) != 0U)
34004fd4:	68fb      	ldr	r3, [r7, #12]
34004fd6:	f003 0310 	and.w	r3, r3, #16
34004fda:	2b00      	cmp	r3, #0
34004fdc:	d015      	beq.n	3400500a <HAL_DCMIPP_CSI_IRQHandler+0x7c2>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECTRLDL0);
34004fde:	69fb      	ldr	r3, [r7, #28]
34004fe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34004fe4:	f023 0210 	bic.w	r2, r3, #16
34004fe8:	69fb      	ldr	r3, [r7, #28]
34004fea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ECTRLDL0);
34004fee:	69fb      	ldr	r3, [r7, #28]
34004ff0:	2210      	movs	r2, #16
34004ff2:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_CTRL;
34004ff6:	687b      	ldr	r3, [r7, #4]
34004ff8:	689b      	ldr	r3, [r3, #8]
34004ffa:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
34004ffe:	687b      	ldr	r3, [r7, #4]
34005000:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34005002:	2101      	movs	r1, #1
34005004:	6878      	ldr	r0, [r7, #4]
34005006:	f000 f8f4 	bl	340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>
    }
  }

  /* Lane 1 Errors */
  /* Start Of Transmission error  */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTDL1) != 0U)
3400500a:	697b      	ldr	r3, [r7, #20]
3400500c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34005010:	2b00      	cmp	r3, #0
34005012:	d01e      	beq.n	34005052 <HAL_DCMIPP_CSI_IRQHandler+0x80a>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTDL1) != 0U)
34005014:	68fb      	ldr	r3, [r7, #12]
34005016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3400501a:	2b00      	cmp	r3, #0
3400501c:	d019      	beq.n	34005052 <HAL_DCMIPP_CSI_IRQHandler+0x80a>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTDL1);
3400501e:	69fb      	ldr	r3, [r7, #28]
34005020:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34005024:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
34005028:	69fb      	ldr	r3, [r7, #28]
3400502a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTDL1);
3400502e:	69fb      	ldr	r3, [r7, #28]
34005030:	f44f 7280 	mov.w	r2, #256	@ 0x100
34005034:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT;
34005038:	687b      	ldr	r3, [r7, #4]
3400503a:	689b      	ldr	r3, [r3, #8]
3400503c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
34005040:	687b      	ldr	r3, [r7, #4]
34005042:	609a      	str	r2, [r3, #8]

      /* Change CSI state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34005044:	687b      	ldr	r3, [r7, #4]
34005046:	2204      	movs	r2, #4
34005048:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
3400504a:	2102      	movs	r1, #2
3400504c:	6878      	ldr	r0, [r7, #4]
3400504e:	f000 f8d0 	bl	340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Start Of Transmission Synchronisation error   */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTSYNCDL1) != 0U)
34005052:	697b      	ldr	r3, [r7, #20]
34005054:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34005058:	2b00      	cmp	r3, #0
3400505a:	d01e      	beq.n	3400509a <HAL_DCMIPP_CSI_IRQHandler+0x852>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTSYNCDL1) != 0U)
3400505c:	68fb      	ldr	r3, [r7, #12]
3400505e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34005062:	2b00      	cmp	r3, #0
34005064:	d019      	beq.n	3400509a <HAL_DCMIPP_CSI_IRQHandler+0x852>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTSYNCDL1);
34005066:	69fb      	ldr	r3, [r7, #28]
34005068:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400506c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34005070:	69fb      	ldr	r3, [r7, #28]
34005072:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTSYNCDL1);
34005076:	69fb      	ldr	r3, [r7, #28]
34005078:	f44f 7200 	mov.w	r2, #512	@ 0x200
3400507c:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT_SYNC;
34005080:	687b      	ldr	r3, [r7, #4]
34005082:	689b      	ldr	r3, [r3, #8]
34005084:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
34005088:	687b      	ldr	r3, [r7, #4]
3400508a:	609a      	str	r2, [r3, #8]

      /* Change CSI state */
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
3400508c:	687b      	ldr	r3, [r7, #4]
3400508e:	2204      	movs	r2, #4
34005090:	711a      	strb	r2, [r3, #4]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34005092:	2102      	movs	r1, #2
34005094:	6878      	ldr	r0, [r7, #4]
34005096:	f000 f8ac 	bl	340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Escape entry error   */
  if ((sr1flags & DCMIPP_CSI_FLAG_EESCDL1) != 0U)
3400509a:	697b      	ldr	r3, [r7, #20]
3400509c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340050a0:	2b00      	cmp	r3, #0
340050a2:	d01b      	beq.n	340050dc <HAL_DCMIPP_CSI_IRQHandler+0x894>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_EESCDL1) != 0U)
340050a4:	68fb      	ldr	r3, [r7, #12]
340050a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340050aa:	2b00      	cmp	r3, #0
340050ac:	d016      	beq.n	340050dc <HAL_DCMIPP_CSI_IRQHandler+0x894>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EESCDL1);
340050ae:	69fb      	ldr	r3, [r7, #28]
340050b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340050b4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
340050b8:	69fb      	ldr	r3, [r7, #28]
340050ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_EESCDL1);
340050be:	69fb      	ldr	r3, [r7, #28]
340050c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
340050c4:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_ESCAPE;
340050c8:	687b      	ldr	r3, [r7, #4]
340050ca:	689b      	ldr	r3, [r3, #8]
340050cc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
340050d0:	687b      	ldr	r3, [r7, #4]
340050d2:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
340050d4:	2102      	movs	r1, #2
340050d6:	6878      	ldr	r0, [r7, #4]
340050d8:	f000 f88b 	bl	340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Low power data transmission synchronization error  */
  if ((sr1flags & DCMIPP_CSI_FLAG_ESYNCESCDL1) != 0U)
340050dc:	697b      	ldr	r3, [r7, #20]
340050de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
340050e2:	2b00      	cmp	r3, #0
340050e4:	d01b      	beq.n	3400511e <HAL_DCMIPP_CSI_IRQHandler+0x8d6>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ESYNCESCDL1) != 0U)
340050e6:	68fb      	ldr	r3, [r7, #12]
340050e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
340050ec:	2b00      	cmp	r3, #0
340050ee:	d016      	beq.n	3400511e <HAL_DCMIPP_CSI_IRQHandler+0x8d6>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESYNCESCDL1);
340050f0:	69fb      	ldr	r3, [r7, #28]
340050f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340050f6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
340050fa:	69fb      	ldr	r3, [r7, #28]
340050fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESYNCESCDL1);
34005100:	69fb      	ldr	r3, [r7, #28]
34005102:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34005106:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_LP_SYNC;
3400510a:	687b      	ldr	r3, [r7, #4]
3400510c:	689b      	ldr	r3, [r3, #8]
3400510e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
34005112:	687b      	ldr	r3, [r7, #4]
34005114:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34005116:	2102      	movs	r1, #2
34005118:	6878      	ldr	r0, [r7, #4]
3400511a:	f000 f86a 	bl	340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  /* Error control on data line */
  if ((sr1flags & DCMIPP_CSI_IT_ECTRLDL1) != 0U)
3400511e:	697b      	ldr	r3, [r7, #20]
34005120:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34005124:	2b00      	cmp	r3, #0
34005126:	d01b      	beq.n	34005160 <HAL_DCMIPP_CSI_IRQHandler+0x918>
  {
    if ((ier1_flags & DCMIPP_CSI_IT_ECTRLDL1) != 0U)
34005128:	68fb      	ldr	r3, [r7, #12]
3400512a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
3400512e:	2b00      	cmp	r3, #0
34005130:	d016      	beq.n	34005160 <HAL_DCMIPP_CSI_IRQHandler+0x918>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECTRLDL1);
34005132:	69fb      	ldr	r3, [r7, #28]
34005134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34005138:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
3400513c:	69fb      	ldr	r3, [r7, #28]
3400513e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_IT_ECTRLDL1);
34005142:	69fb      	ldr	r3, [r7, #28]
34005144:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34005148:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

      /* Update error code */
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_CTRL;
3400514c:	687b      	ldr	r3, [r7, #4]
3400514e:	689b      	ldr	r3, [r3, #8]
34005150:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
34005154:	687b      	ldr	r3, [r7, #4]
34005156:	609a      	str	r2, [r3, #8]

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
#else
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34005158:	2102      	movs	r1, #2
3400515a:	6878      	ldr	r0, [r7, #4]
3400515c:	f000 f849 	bl	340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }

  if ((sr0flags & DCMIPP_CSI_FLAG_SPKT) != 0U)
34005160:	69bb      	ldr	r3, [r7, #24]
34005162:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34005166:	2b00      	cmp	r3, #0
34005168:	d014      	beq.n	34005194 <HAL_DCMIPP_CSI_IRQHandler+0x94c>
  {
    if ((ier0_flags & DCMIPP_CSI_IT_SPKT) != 0U)
3400516a:	693b      	ldr	r3, [r7, #16]
3400516c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34005170:	2b00      	cmp	r3, #0
34005172:	d00f      	beq.n	34005194 <HAL_DCMIPP_CSI_IRQHandler+0x94c>
    {
      /* Disable IT */
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SPKT);
34005174:	69fb      	ldr	r3, [r7, #28]
34005176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400517a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
3400517e:	69fb      	ldr	r3, [r7, #28]
34005180:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear Flag */
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SPKT);
34005184:	69fb      	ldr	r3, [r7, #28]
34005186:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
3400518a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

      /* Error Callback */
#if (USE_HAL_DCMIPP_REGISTER_CALLBACKS == 1)
      hdcmipp->ShortPacketDetectionEventCallback(hdcmipp);
#else
      HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback(hdcmipp);
3400518e:	6878      	ldr	r0, [r7, #4]
34005190:	f000 f844 	bl	3400521c <HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback>
#endif /* USE_HAL_DCMIPP_REGISTER_CALLBACKS */
    }
  }
}
34005194:	bf00      	nop
34005196:	3720      	adds	r7, #32
34005198:	46bd      	mov	sp, r7
3400519a:	bd80      	pop	{r7, pc}

3400519c <HAL_DCMIPP_PIPE_LineEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_LineEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
3400519c:	b480      	push	{r7}
3400519e:	b083      	sub	sp, #12
340051a0:	af00      	add	r7, sp, #0
340051a2:	6078      	str	r0, [r7, #4]
340051a4:	6039      	str	r1, [r7, #0]
            the HAL_DCMIPP_LineEventMainPipeCallback could be implemented in the user file
   */
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Pipe);
  UNUSED(hdcmipp);
}
340051a6:	bf00      	nop
340051a8:	370c      	adds	r7, #12
340051aa:	46bd      	mov	sp, r7
340051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
340051b0:	4770      	bx	lr

340051b2 <HAL_DCMIPP_PIPE_LimitEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_LimitEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
340051b2:	b480      	push	{r7}
340051b4:	b083      	sub	sp, #12
340051b6:	af00      	add	r7, sp, #0
340051b8:	6078      	str	r0, [r7, #4]
340051ba:	6039      	str	r1, [r7, #0]
            the HAL_DCMIPP_LimitEventDumpPipeCallback could be implemented in the user file
   */
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Pipe);
  UNUSED(hdcmipp);
}
340051bc:	bf00      	nop
340051be:	370c      	adds	r7, #12
340051c0:	46bd      	mov	sp, r7
340051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
340051c6:	4770      	bx	lr

340051c8 <HAL_DCMIPP_PIPE_ErrorCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_ErrorCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
340051c8:	b480      	push	{r7}
340051ca:	b083      	sub	sp, #12
340051cc:	af00      	add	r7, sp, #0
340051ce:	6078      	str	r0, [r7, #4]
340051d0:	6039      	str	r1, [r7, #0]
            the HAL_DCMIPP_SyncErrorEventCallback could be implemented in the user file
   */
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Pipe);
  UNUSED(hdcmipp);
}
340051d2:	bf00      	nop
340051d4:	370c      	adds	r7, #12
340051d6:	46bd      	mov	sp, r7
340051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
340051dc:	4770      	bx	lr

340051de <HAL_DCMIPP_ErrorCallback>:
  * @brief  Error callback on DCMIPP
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
__weak void HAL_DCMIPP_ErrorCallback(DCMIPP_HandleTypeDef *hdcmipp)
{
340051de:	b480      	push	{r7}
340051e0:	b083      	sub	sp, #12
340051e2:	af00      	add	r7, sp, #0
340051e4:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_ErrorCallback could be implemented in the user file
   */
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmipp);
}
340051e6:	bf00      	nop
340051e8:	370c      	adds	r7, #12
340051ea:	46bd      	mov	sp, r7
340051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
340051f0:	4770      	bx	lr

340051f2 <HAL_DCMIPP_CSI_LineErrorCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  DataLane
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_LineErrorCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t DataLane)
{
340051f2:	b480      	push	{r7}
340051f4:	b083      	sub	sp, #12
340051f6:	af00      	add	r7, sp, #0
340051f8:	6078      	str	r0, [r7, #4]
340051fa:	6039      	str	r1, [r7, #0]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_LineErrorCallback could be implemented in the user file
   */
  UNUSED(DataLane);
  UNUSED(hdcmipp);
}
340051fc:	bf00      	nop
340051fe:	370c      	adds	r7, #12
34005200:	46bd      	mov	sp, r7
34005202:	f85d 7b04 	ldr.w	r7, [sp], #4
34005206:	4770      	bx	lr

34005208 <HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback>:
  * @brief  Clock Changer Fifo Full Event Callback
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback(DCMIPP_HandleTypeDef *hdcmipp)
{
34005208:	b480      	push	{r7}
3400520a:	b083      	sub	sp, #12
3400520c:	af00      	add	r7, sp, #0
3400520e:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback could be implemented in the user file
   */
  UNUSED(hdcmipp);
}
34005210:	bf00      	nop
34005212:	370c      	adds	r7, #12
34005214:	46bd      	mov	sp, r7
34005216:	f85d 7b04 	ldr.w	r7, [sp], #4
3400521a:	4770      	bx	lr

3400521c <HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback>:
  * @brief  Short Packet Detection Event Callback
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback(DCMIPP_HandleTypeDef *hdcmipp)
{
3400521c:	b480      	push	{r7}
3400521e:	b083      	sub	sp, #12
34005220:	af00      	add	r7, sp, #0
34005222:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback could be implemented in the user file
   */
  UNUSED(hdcmipp);
}
34005224:	bf00      	nop
34005226:	370c      	adds	r7, #12
34005228:	46bd      	mov	sp, r7
3400522a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400522e:	4770      	bx	lr

34005230 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  VirtualChannel
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_EndOfFrameEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t VirtualChannel)
{
34005230:	b480      	push	{r7}
34005232:	b083      	sub	sp, #12
34005234:	af00      	add	r7, sp, #0
34005236:	6078      	str	r0, [r7, #4]
34005238:	6039      	str	r1, [r7, #0]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_EndOfFrameEventCallback could be implemented in the user file
   */
  UNUSED(hdcmipp);
  UNUSED(VirtualChannel);
}
3400523a:	bf00      	nop
3400523c:	370c      	adds	r7, #12
3400523e:	46bd      	mov	sp, r7
34005240:	f85d 7b04 	ldr.w	r7, [sp], #4
34005244:	4770      	bx	lr

34005246 <HAL_DCMIPP_CSI_StartOfFrameEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  VirtualChannel
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_StartOfFrameEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t VirtualChannel)
{
34005246:	b480      	push	{r7}
34005248:	b083      	sub	sp, #12
3400524a:	af00      	add	r7, sp, #0
3400524c:	6078      	str	r0, [r7, #4]
3400524e:	6039      	str	r1, [r7, #0]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_StartOfFrameEventCallback could be implemented in the user file
   */
  UNUSED(hdcmipp);
  UNUSED(VirtualChannel);
}
34005250:	bf00      	nop
34005252:	370c      	adds	r7, #12
34005254:	46bd      	mov	sp, r7
34005256:	f85d 7b04 	ldr.w	r7, [sp], #4
3400525a:	4770      	bx	lr

3400525c <HAL_DCMIPP_CSI_TimerCounterEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Timer
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_TimerCounterEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Timer)
{
3400525c:	b480      	push	{r7}
3400525e:	b083      	sub	sp, #12
34005260:	af00      	add	r7, sp, #0
34005262:	6078      	str	r0, [r7, #4]
34005264:	6039      	str	r1, [r7, #0]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMIPP_CSI_TimerCounterEventCallback could be implemented in the user file
   */
  UNUSED(hdcmipp);
  UNUSED(Timer);
}
34005266:	bf00      	nop
34005268:	370c      	adds	r7, #12
3400526a:	46bd      	mov	sp, r7
3400526c:	f85d 7b04 	ldr.w	r7, [sp], #4
34005270:	4770      	bx	lr

34005272 <HAL_DCMIPP_CSI_LineByteEventCallback>:
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Counter
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_LineByteEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Counter)
{
34005272:	b480      	push	{r7}
34005274:	b083      	sub	sp, #12
34005276:	af00      	add	r7, sp, #0
34005278:	6078      	str	r0, [r7, #4]
3400527a:	6039      	str	r1, [r7, #0]
  /* NOTE : This function Should not be modified, when the callback is needed,
          the HAL_DCMIPP_CSI_LineByteEventCallback could be implemented in the user file
  */
  UNUSED(hdcmipp);
  UNUSED(Counter);
}
3400527c:	bf00      	nop
3400527e:	370c      	adds	r7, #12
34005280:	46bd      	mov	sp, r7
34005282:	f85d 7b04 	ldr.w	r7, [sp], #4
34005286:	4770      	bx	lr

34005288 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
34005288:	b580      	push	{r7, lr}
3400528a:	b084      	sub	sp, #16
3400528c:	af00      	add	r7, sp, #0
3400528e:	60f8      	str	r0, [r7, #12]
34005290:	60b9      	str	r1, [r7, #8]
34005292:	607a      	str	r2, [r7, #4]
34005294:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
34005296:	68fb      	ldr	r3, [r7, #12]
34005298:	2b00      	cmp	r3, #0
3400529a:	d101      	bne.n	340052a0 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
3400529c:	2301      	movs	r3, #1
3400529e:	e05b      	b.n	34005358 <HAL_DMA_Start_IT+0xd0>
  }

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));
340052a0:	683b      	ldr	r3, [r7, #0]
340052a2:	2b00      	cmp	r3, #0
340052a4:	d003      	beq.n	340052ae <HAL_DMA_Start_IT+0x26>
340052a6:	683b      	ldr	r3, [r7, #0]
340052a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
340052ac:	d304      	bcc.n	340052b8 <HAL_DMA_Start_IT+0x30>
340052ae:	f240 2143 	movw	r1, #579	@ 0x243
340052b2:	482b      	ldr	r0, [pc, #172]	@ (34005360 <HAL_DMA_Start_IT+0xd8>)
340052b4:	f7fc fd40 	bl	34001d38 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
340052b8:	68fb      	ldr	r3, [r7, #12]
340052ba:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
340052be:	2b01      	cmp	r3, #1
340052c0:	d101      	bne.n	340052c6 <HAL_DMA_Start_IT+0x3e>
340052c2:	2302      	movs	r3, #2
340052c4:	e048      	b.n	34005358 <HAL_DMA_Start_IT+0xd0>
340052c6:	68fb      	ldr	r3, [r7, #12]
340052c8:	2201      	movs	r2, #1
340052ca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
340052ce:	68fb      	ldr	r3, [r7, #12]
340052d0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
340052d4:	b2db      	uxtb	r3, r3
340052d6:	2b01      	cmp	r3, #1
340052d8:	d136      	bne.n	34005348 <HAL_DMA_Start_IT+0xc0>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
340052da:	68fb      	ldr	r3, [r7, #12]
340052dc:	2202      	movs	r2, #2
340052de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
340052e2:	68fb      	ldr	r3, [r7, #12]
340052e4:	2200      	movs	r2, #0
340052e6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
340052e8:	683b      	ldr	r3, [r7, #0]
340052ea:	687a      	ldr	r2, [r7, #4]
340052ec:	68b9      	ldr	r1, [r7, #8]
340052ee:	68f8      	ldr	r0, [r7, #12]
340052f0:	f000 f9d6 	bl	340056a0 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
340052f4:	68fb      	ldr	r3, [r7, #12]
340052f6:	681b      	ldr	r3, [r3, #0]
340052f8:	695a      	ldr	r2, [r3, #20]
340052fa:	68fb      	ldr	r3, [r7, #12]
340052fc:	681b      	ldr	r3, [r3, #0]
340052fe:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
34005302:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
34005304:	68fb      	ldr	r3, [r7, #12]
34005306:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34005308:	2b00      	cmp	r3, #0
3400530a:	d007      	beq.n	3400531c <HAL_DMA_Start_IT+0x94>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
3400530c:	68fb      	ldr	r3, [r7, #12]
3400530e:	681b      	ldr	r3, [r3, #0]
34005310:	695a      	ldr	r2, [r3, #20]
34005312:	68fb      	ldr	r3, [r7, #12]
34005314:	681b      	ldr	r3, [r3, #0]
34005316:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
3400531a:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
3400531c:	68fb      	ldr	r3, [r7, #12]
3400531e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
34005320:	2b00      	cmp	r3, #0
34005322:	d007      	beq.n	34005334 <HAL_DMA_Start_IT+0xac>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
34005324:	68fb      	ldr	r3, [r7, #12]
34005326:	681b      	ldr	r3, [r3, #0]
34005328:	695a      	ldr	r2, [r3, #20]
3400532a:	68fb      	ldr	r3, [r7, #12]
3400532c:	681b      	ldr	r3, [r3, #0]
3400532e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
34005332:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
34005334:	68fb      	ldr	r3, [r7, #12]
34005336:	681b      	ldr	r3, [r3, #0]
34005338:	695a      	ldr	r2, [r3, #20]
3400533a:	68fb      	ldr	r3, [r7, #12]
3400533c:	681b      	ldr	r3, [r3, #0]
3400533e:	f042 0201 	orr.w	r2, r2, #1
34005342:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
34005344:	2300      	movs	r3, #0
34005346:	e007      	b.n	34005358 <HAL_DMA_Start_IT+0xd0>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
34005348:	68fb      	ldr	r3, [r7, #12]
3400534a:	2240      	movs	r2, #64	@ 0x40
3400534c:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
3400534e:	68fb      	ldr	r3, [r7, #12]
34005350:	2200      	movs	r2, #0
34005352:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
34005356:	2301      	movs	r3, #1
}
34005358:	4618      	mov	r0, r3
3400535a:	3710      	adds	r7, #16
3400535c:	46bd      	mov	sp, r7
3400535e:	bd80      	pop	{r7, pc}
34005360:	3401e61c 	.word	0x3401e61c

34005364 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
34005364:	b480      	push	{r7}
34005366:	b083      	sub	sp, #12
34005368:	af00      	add	r7, sp, #0
3400536a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
3400536c:	687b      	ldr	r3, [r7, #4]
3400536e:	2b00      	cmp	r3, #0
34005370:	d101      	bne.n	34005376 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
34005372:	2301      	movs	r3, #1
34005374:	e019      	b.n	340053aa <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
34005376:	687b      	ldr	r3, [r7, #4]
34005378:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
3400537c:	b2db      	uxtb	r3, r3
3400537e:	2b02      	cmp	r3, #2
34005380:	d004      	beq.n	3400538c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
34005382:	687b      	ldr	r3, [r7, #4]
34005384:	2220      	movs	r2, #32
34005386:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
34005388:	2301      	movs	r3, #1
3400538a:	e00e      	b.n	340053aa <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
3400538c:	687b      	ldr	r3, [r7, #4]
3400538e:	2204      	movs	r2, #4
34005390:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
34005394:	687b      	ldr	r3, [r7, #4]
34005396:	681b      	ldr	r3, [r3, #0]
34005398:	695b      	ldr	r3, [r3, #20]
3400539a:	687a      	ldr	r2, [r7, #4]
3400539c:	6812      	ldr	r2, [r2, #0]
3400539e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
340053a2:	f043 0304 	orr.w	r3, r3, #4
340053a6:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
340053a8:	2300      	movs	r3, #0
}
340053aa:	4618      	mov	r0, r3
340053ac:	370c      	adds	r7, #12
340053ae:	46bd      	mov	sp, r7
340053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
340053b4:	4770      	bx	lr

340053b6 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
340053b6:	b580      	push	{r7, lr}
340053b8:	b086      	sub	sp, #24
340053ba:	af00      	add	r7, sp, #0
340053bc:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
340053be:	687b      	ldr	r3, [r7, #4]
340053c0:	681b      	ldr	r3, [r3, #0]
340053c2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
340053c6:	f023 030f 	bic.w	r3, r3, #15
340053ca:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
340053cc:	687b      	ldr	r3, [r7, #4]
340053ce:	681b      	ldr	r3, [r3, #0]
340053d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
340053d4:	3b50      	subs	r3, #80	@ 0x50
340053d6:	09db      	lsrs	r3, r3, #7
340053d8:	f003 031f 	and.w	r3, r3, #31
340053dc:	2201      	movs	r2, #1
340053de:	fa02 f303 	lsl.w	r3, r2, r3
340053e2:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
340053e4:	697b      	ldr	r3, [r7, #20]
340053e6:	68db      	ldr	r3, [r3, #12]
340053e8:	693a      	ldr	r2, [r7, #16]
340053ea:	4013      	ands	r3, r2
340053ec:	60fb      	str	r3, [r7, #12]
#if defined (CPU_IN_SECURE_STATE)
  uint32_t global_active_flag_s = IS_DMA_GLOBAL_ACTIVE_FLAG_S(p_dma_instance, global_it_flag);
340053ee:	697b      	ldr	r3, [r7, #20]
340053f0:	691b      	ldr	r3, [r3, #16]
340053f2:	693a      	ldr	r2, [r7, #16]
340053f4:	4013      	ands	r3, r2
340053f6:	60bb      	str	r3, [r7, #8]
#endif /* CPU_IN_SECURE_STATE */

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (CPU_IN_SECURE_STATE)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
340053f8:	68bb      	ldr	r3, [r7, #8]
340053fa:	2b00      	cmp	r3, #0
340053fc:	d103      	bne.n	34005406 <HAL_DMA_IRQHandler+0x50>
340053fe:	68fb      	ldr	r3, [r7, #12]
34005400:	2b00      	cmp	r3, #0
34005402:	f000 813b 	beq.w	3400567c <HAL_DMA_IRQHandler+0x2c6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
34005406:	687b      	ldr	r3, [r7, #4]
34005408:	681b      	ldr	r3, [r3, #0]
3400540a:	691b      	ldr	r3, [r3, #16]
3400540c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34005410:	2b00      	cmp	r3, #0
34005412:	d011      	beq.n	34005438 <HAL_DMA_IRQHandler+0x82>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
34005414:	687b      	ldr	r3, [r7, #4]
34005416:	681b      	ldr	r3, [r3, #0]
34005418:	695b      	ldr	r3, [r3, #20]
3400541a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3400541e:	2b00      	cmp	r3, #0
34005420:	d00a      	beq.n	34005438 <HAL_DMA_IRQHandler+0x82>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
34005422:	687b      	ldr	r3, [r7, #4]
34005424:	681b      	ldr	r3, [r3, #0]
34005426:	f44f 6280 	mov.w	r2, #1024	@ 0x400
3400542a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
3400542c:	687b      	ldr	r3, [r7, #4]
3400542e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34005430:	f043 0201 	orr.w	r2, r3, #1
34005434:	687b      	ldr	r3, [r7, #4]
34005436:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
34005438:	687b      	ldr	r3, [r7, #4]
3400543a:	681b      	ldr	r3, [r3, #0]
3400543c:	691b      	ldr	r3, [r3, #16]
3400543e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34005442:	2b00      	cmp	r3, #0
34005444:	d011      	beq.n	3400546a <HAL_DMA_IRQHandler+0xb4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
34005446:	687b      	ldr	r3, [r7, #4]
34005448:	681b      	ldr	r3, [r3, #0]
3400544a:	695b      	ldr	r3, [r3, #20]
3400544c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34005450:	2b00      	cmp	r3, #0
34005452:	d00a      	beq.n	3400546a <HAL_DMA_IRQHandler+0xb4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
34005454:	687b      	ldr	r3, [r7, #4]
34005456:	681b      	ldr	r3, [r3, #0]
34005458:	f44f 6200 	mov.w	r2, #2048	@ 0x800
3400545c:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
3400545e:	687b      	ldr	r3, [r7, #4]
34005460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34005462:	f043 0202 	orr.w	r2, r3, #2
34005466:	687b      	ldr	r3, [r7, #4]
34005468:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
3400546a:	687b      	ldr	r3, [r7, #4]
3400546c:	681b      	ldr	r3, [r3, #0]
3400546e:	691b      	ldr	r3, [r3, #16]
34005470:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34005474:	2b00      	cmp	r3, #0
34005476:	d011      	beq.n	3400549c <HAL_DMA_IRQHandler+0xe6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
34005478:	687b      	ldr	r3, [r7, #4]
3400547a:	681b      	ldr	r3, [r3, #0]
3400547c:	695b      	ldr	r3, [r3, #20]
3400547e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34005482:	2b00      	cmp	r3, #0
34005484:	d00a      	beq.n	3400549c <HAL_DMA_IRQHandler+0xe6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
34005486:	687b      	ldr	r3, [r7, #4]
34005488:	681b      	ldr	r3, [r3, #0]
3400548a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
3400548e:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
34005490:	687b      	ldr	r3, [r7, #4]
34005492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34005494:	f043 0204 	orr.w	r2, r3, #4
34005498:	687b      	ldr	r3, [r7, #4]
3400549a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
3400549c:	687b      	ldr	r3, [r7, #4]
3400549e:	681b      	ldr	r3, [r3, #0]
340054a0:	691b      	ldr	r3, [r3, #16]
340054a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
340054a6:	2b00      	cmp	r3, #0
340054a8:	d011      	beq.n	340054ce <HAL_DMA_IRQHandler+0x118>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
340054aa:	687b      	ldr	r3, [r7, #4]
340054ac:	681b      	ldr	r3, [r3, #0]
340054ae:	695b      	ldr	r3, [r3, #20]
340054b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
340054b4:	2b00      	cmp	r3, #0
340054b6:	d00a      	beq.n	340054ce <HAL_DMA_IRQHandler+0x118>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
340054b8:	687b      	ldr	r3, [r7, #4]
340054ba:	681b      	ldr	r3, [r3, #0]
340054bc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
340054c0:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
340054c2:	687b      	ldr	r3, [r7, #4]
340054c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
340054c6:	f043 0208 	orr.w	r2, r3, #8
340054ca:	687b      	ldr	r3, [r7, #4]
340054cc:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
340054ce:	687b      	ldr	r3, [r7, #4]
340054d0:	681b      	ldr	r3, [r3, #0]
340054d2:	691b      	ldr	r3, [r3, #16]
340054d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
340054d8:	2b00      	cmp	r3, #0
340054da:	d013      	beq.n	34005504 <HAL_DMA_IRQHandler+0x14e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
340054dc:	687b      	ldr	r3, [r7, #4]
340054de:	681b      	ldr	r3, [r3, #0]
340054e0:	695b      	ldr	r3, [r3, #20]
340054e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
340054e6:	2b00      	cmp	r3, #0
340054e8:	d00c      	beq.n	34005504 <HAL_DMA_IRQHandler+0x14e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
340054ea:	687b      	ldr	r3, [r7, #4]
340054ec:	681b      	ldr	r3, [r3, #0]
340054ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
340054f2:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
340054f4:	687b      	ldr	r3, [r7, #4]
340054f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
340054f8:	2b00      	cmp	r3, #0
340054fa:	d003      	beq.n	34005504 <HAL_DMA_IRQHandler+0x14e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
340054fc:	687b      	ldr	r3, [r7, #4]
340054fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34005500:	6878      	ldr	r0, [r7, #4]
34005502:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
34005504:	687b      	ldr	r3, [r7, #4]
34005506:	681b      	ldr	r3, [r3, #0]
34005508:	691b      	ldr	r3, [r3, #16]
3400550a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
3400550e:	2b00      	cmp	r3, #0
34005510:	d04c      	beq.n	340055ac <HAL_DMA_IRQHandler+0x1f6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
34005512:	687b      	ldr	r3, [r7, #4]
34005514:	681b      	ldr	r3, [r3, #0]
34005516:	695b      	ldr	r3, [r3, #20]
34005518:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
3400551c:	2b00      	cmp	r3, #0
3400551e:	d045      	beq.n	340055ac <HAL_DMA_IRQHandler+0x1f6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
34005520:	687b      	ldr	r3, [r7, #4]
34005522:	681b      	ldr	r3, [r3, #0]
34005524:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34005528:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
3400552a:	687b      	ldr	r3, [r7, #4]
3400552c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34005530:	b2db      	uxtb	r3, r3
34005532:	2b04      	cmp	r3, #4
34005534:	d12e      	bne.n	34005594 <HAL_DMA_IRQHandler+0x1de>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
34005536:	687b      	ldr	r3, [r7, #4]
34005538:	681b      	ldr	r3, [r3, #0]
3400553a:	695a      	ldr	r2, [r3, #20]
3400553c:	687b      	ldr	r3, [r7, #4]
3400553e:	681b      	ldr	r3, [r3, #0]
34005540:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
34005544:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
34005546:	687b      	ldr	r3, [r7, #4]
34005548:	681b      	ldr	r3, [r3, #0]
3400554a:	695a      	ldr	r2, [r3, #20]
3400554c:	687b      	ldr	r3, [r7, #4]
3400554e:	681b      	ldr	r3, [r3, #0]
34005550:	f042 0202 	orr.w	r2, r2, #2
34005554:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
34005556:	687b      	ldr	r3, [r7, #4]
34005558:	2201      	movs	r2, #1
3400555a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
3400555e:	687b      	ldr	r3, [r7, #4]
34005560:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
34005562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34005566:	2b00      	cmp	r3, #0
34005568:	d007      	beq.n	3400557a <HAL_DMA_IRQHandler+0x1c4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
3400556a:	687b      	ldr	r3, [r7, #4]
3400556c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400556e:	2201      	movs	r2, #1
34005570:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
34005572:	687b      	ldr	r3, [r7, #4]
34005574:	681b      	ldr	r3, [r3, #0]
34005576:	2200      	movs	r2, #0
34005578:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
3400557a:	687b      	ldr	r3, [r7, #4]
3400557c:	2200      	movs	r2, #0
3400557e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
34005582:	687b      	ldr	r3, [r7, #4]
34005584:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
34005586:	2b00      	cmp	r3, #0
34005588:	d07a      	beq.n	34005680 <HAL_DMA_IRQHandler+0x2ca>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
3400558a:	687b      	ldr	r3, [r7, #4]
3400558c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3400558e:	6878      	ldr	r0, [r7, #4]
34005590:	4798      	blx	r3
        }

        return;
34005592:	e075      	b.n	34005680 <HAL_DMA_IRQHandler+0x2ca>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
34005594:	687b      	ldr	r3, [r7, #4]
34005596:	2205      	movs	r2, #5
34005598:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
3400559c:	687b      	ldr	r3, [r7, #4]
3400559e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
340055a0:	2b00      	cmp	r3, #0
340055a2:	d003      	beq.n	340055ac <HAL_DMA_IRQHandler+0x1f6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
340055a4:	687b      	ldr	r3, [r7, #4]
340055a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
340055a8:	6878      	ldr	r0, [r7, #4]
340055aa:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
340055ac:	687b      	ldr	r3, [r7, #4]
340055ae:	681b      	ldr	r3, [r3, #0]
340055b0:	691b      	ldr	r3, [r3, #16]
340055b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
340055b6:	2b00      	cmp	r3, #0
340055b8:	d039      	beq.n	3400562e <HAL_DMA_IRQHandler+0x278>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
340055ba:	687b      	ldr	r3, [r7, #4]
340055bc:	681b      	ldr	r3, [r3, #0]
340055be:	695b      	ldr	r3, [r3, #20]
340055c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
340055c4:	2b00      	cmp	r3, #0
340055c6:	d032      	beq.n	3400562e <HAL_DMA_IRQHandler+0x278>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
340055c8:	687b      	ldr	r3, [r7, #4]
340055ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
340055cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
340055d0:	2b00      	cmp	r3, #0
340055d2:	d012      	beq.n	340055fa <HAL_DMA_IRQHandler+0x244>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
340055d4:	687b      	ldr	r3, [r7, #4]
340055d6:	681b      	ldr	r3, [r3, #0]
340055d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340055da:	2b00      	cmp	r3, #0
340055dc:	d116      	bne.n	3400560c <HAL_DMA_IRQHandler+0x256>
        {
          if (hdma->Instance->CBR1 == 0U)
340055de:	687b      	ldr	r3, [r7, #4]
340055e0:	681b      	ldr	r3, [r3, #0]
340055e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340055e4:	2b00      	cmp	r3, #0
340055e6:	d111      	bne.n	3400560c <HAL_DMA_IRQHandler+0x256>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
340055e8:	687b      	ldr	r3, [r7, #4]
340055ea:	2201      	movs	r2, #1
340055ec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
340055f0:	687b      	ldr	r3, [r7, #4]
340055f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
340055f4:	2201      	movs	r2, #1
340055f6:	731a      	strb	r2, [r3, #12]
340055f8:	e008      	b.n	3400560c <HAL_DMA_IRQHandler+0x256>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
340055fa:	687b      	ldr	r3, [r7, #4]
340055fc:	681b      	ldr	r3, [r3, #0]
340055fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34005600:	2b00      	cmp	r3, #0
34005602:	d103      	bne.n	3400560c <HAL_DMA_IRQHandler+0x256>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
34005604:	687b      	ldr	r3, [r7, #4]
34005606:	2201      	movs	r2, #1
34005608:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
3400560c:	687b      	ldr	r3, [r7, #4]
3400560e:	681b      	ldr	r3, [r3, #0]
34005610:	f44f 7240 	mov.w	r2, #768	@ 0x300
34005614:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
34005616:	687b      	ldr	r3, [r7, #4]
34005618:	2200      	movs	r2, #0
3400561a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
3400561e:	687b      	ldr	r3, [r7, #4]
34005620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34005622:	2b00      	cmp	r3, #0
34005624:	d003      	beq.n	3400562e <HAL_DMA_IRQHandler+0x278>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
34005626:	687b      	ldr	r3, [r7, #4]
34005628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3400562a:	6878      	ldr	r0, [r7, #4]
3400562c:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
3400562e:	687b      	ldr	r3, [r7, #4]
34005630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34005632:	2b00      	cmp	r3, #0
34005634:	d025      	beq.n	34005682 <HAL_DMA_IRQHandler+0x2cc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
34005636:	687b      	ldr	r3, [r7, #4]
34005638:	681b      	ldr	r3, [r3, #0]
3400563a:	695a      	ldr	r2, [r3, #20]
3400563c:	687b      	ldr	r3, [r7, #4]
3400563e:	681b      	ldr	r3, [r3, #0]
34005640:	f042 0202 	orr.w	r2, r2, #2
34005644:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
34005646:	687b      	ldr	r3, [r7, #4]
34005648:	2201      	movs	r2, #1
3400564a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
3400564e:	687b      	ldr	r3, [r7, #4]
34005650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
34005652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34005656:	2b00      	cmp	r3, #0
34005658:	d003      	beq.n	34005662 <HAL_DMA_IRQHandler+0x2ac>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
3400565a:	687b      	ldr	r3, [r7, #4]
3400565c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400565e:	2201      	movs	r2, #1
34005660:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
34005662:	687b      	ldr	r3, [r7, #4]
34005664:	2200      	movs	r2, #0
34005666:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
3400566a:	687b      	ldr	r3, [r7, #4]
3400566c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3400566e:	2b00      	cmp	r3, #0
34005670:	d007      	beq.n	34005682 <HAL_DMA_IRQHandler+0x2cc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
34005672:	687b      	ldr	r3, [r7, #4]
34005674:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
34005676:	6878      	ldr	r0, [r7, #4]
34005678:	4798      	blx	r3
3400567a:	e002      	b.n	34005682 <HAL_DMA_IRQHandler+0x2cc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
3400567c:	bf00      	nop
3400567e:	e000      	b.n	34005682 <HAL_DMA_IRQHandler+0x2cc>
        return;
34005680:	bf00      	nop
    }
  }
}
34005682:	3718      	adds	r7, #24
34005684:	46bd      	mov	sp, r7
34005686:	bd80      	pop	{r7, pc}

34005688 <HAL_DMA_GetError>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA Error Code.
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef const *const hdma)
{
34005688:	b480      	push	{r7}
3400568a:	b083      	sub	sp, #12
3400568c:	af00      	add	r7, sp, #0
3400568e:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel error code */
  return hdma->ErrorCode;
34005690:	687b      	ldr	r3, [r7, #4]
34005692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
34005694:	4618      	mov	r0, r3
34005696:	370c      	adds	r7, #12
34005698:	46bd      	mov	sp, r7
3400569a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400569e:	4770      	bx	lr

340056a0 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
340056a0:	b480      	push	{r7}
340056a2:	b085      	sub	sp, #20
340056a4:	af00      	add	r7, sp, #0
340056a6:	60f8      	str	r0, [r7, #12]
340056a8:	60b9      	str	r1, [r7, #8]
340056aa:	607a      	str	r2, [r7, #4]
340056ac:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
340056ae:	68fb      	ldr	r3, [r7, #12]
340056b0:	681b      	ldr	r3, [r3, #0]
340056b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340056b4:	0c1b      	lsrs	r3, r3, #16
340056b6:	041b      	lsls	r3, r3, #16
340056b8:	683a      	ldr	r2, [r7, #0]
340056ba:	b291      	uxth	r1, r2
340056bc:	68fa      	ldr	r2, [r7, #12]
340056be:	6812      	ldr	r2, [r2, #0]
340056c0:	430b      	orrs	r3, r1
340056c2:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
340056c4:	68fb      	ldr	r3, [r7, #12]
340056c6:	681b      	ldr	r3, [r3, #0]
340056c8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
340056cc:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
340056ce:	68fb      	ldr	r3, [r7, #12]
340056d0:	681b      	ldr	r3, [r3, #0]
340056d2:	68ba      	ldr	r2, [r7, #8]
340056d4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
340056d6:	68fb      	ldr	r3, [r7, #12]
340056d8:	681b      	ldr	r3, [r3, #0]
340056da:	687a      	ldr	r2, [r7, #4]
340056dc:	651a      	str	r2, [r3, #80]	@ 0x50
}
340056de:	bf00      	nop
340056e0:	3714      	adds	r7, #20
340056e2:	46bd      	mov	sp, r7
340056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
340056e8:	4770      	bx	lr

340056ea <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
340056ea:	b580      	push	{r7, lr}
340056ec:	b084      	sub	sp, #16
340056ee:	af00      	add	r7, sp, #0
340056f0:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
340056f2:	687b      	ldr	r3, [r7, #4]
340056f4:	681b      	ldr	r3, [r3, #0]
340056f6:	685b      	ldr	r3, [r3, #4]
340056f8:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
340056fa:	687b      	ldr	r3, [r7, #4]
340056fc:	681b      	ldr	r3, [r3, #0]
340056fe:	681b      	ldr	r3, [r3, #0]
34005700:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
34005702:	68fb      	ldr	r3, [r7, #12]
34005704:	f003 0301 	and.w	r3, r3, #1
34005708:	2b00      	cmp	r3, #0
3400570a:	d026      	beq.n	3400575a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
3400570c:	68bb      	ldr	r3, [r7, #8]
3400570e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34005712:	2b00      	cmp	r3, #0
34005714:	d021      	beq.n	3400575a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
34005716:	687b      	ldr	r3, [r7, #4]
34005718:	681b      	ldr	r3, [r3, #0]
3400571a:	681a      	ldr	r2, [r3, #0]
3400571c:	687b      	ldr	r3, [r7, #4]
3400571e:	681b      	ldr	r3, [r3, #0]
34005720:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
34005724:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
34005726:	687b      	ldr	r3, [r7, #4]
34005728:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3400572a:	f043 0201 	orr.w	r2, r3, #1
3400572e:	687b      	ldr	r3, [r7, #4]
34005730:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
34005732:	687b      	ldr	r3, [r7, #4]
34005734:	681b      	ldr	r3, [r3, #0]
34005736:	2201      	movs	r2, #1
34005738:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
3400573a:	687b      	ldr	r3, [r7, #4]
3400573c:	2204      	movs	r2, #4
3400573e:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
34005742:	687b      	ldr	r3, [r7, #4]
34005744:	2200      	movs	r2, #0
34005746:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
3400574a:	687b      	ldr	r3, [r7, #4]
3400574c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400574e:	2b00      	cmp	r3, #0
34005750:	d003      	beq.n	3400575a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
34005752:	687b      	ldr	r3, [r7, #4]
34005754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34005756:	6878      	ldr	r0, [r7, #4]
34005758:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
3400575a:	68fb      	ldr	r3, [r7, #12]
3400575c:	f003 0320 	and.w	r3, r3, #32
34005760:	2b00      	cmp	r3, #0
34005762:	d026      	beq.n	340057b2 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
34005764:	68bb      	ldr	r3, [r7, #8]
34005766:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
3400576a:	2b00      	cmp	r3, #0
3400576c:	d021      	beq.n	340057b2 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
3400576e:	687b      	ldr	r3, [r7, #4]
34005770:	681b      	ldr	r3, [r3, #0]
34005772:	681a      	ldr	r2, [r3, #0]
34005774:	687b      	ldr	r3, [r7, #4]
34005776:	681b      	ldr	r3, [r3, #0]
34005778:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
3400577c:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
3400577e:	687b      	ldr	r3, [r7, #4]
34005780:	681b      	ldr	r3, [r3, #0]
34005782:	2220      	movs	r2, #32
34005784:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
34005786:	687b      	ldr	r3, [r7, #4]
34005788:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3400578a:	f043 0202 	orr.w	r2, r3, #2
3400578e:	687b      	ldr	r3, [r7, #4]
34005790:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
34005792:	687b      	ldr	r3, [r7, #4]
34005794:	2204      	movs	r2, #4
34005796:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
3400579a:	687b      	ldr	r3, [r7, #4]
3400579c:	2200      	movs	r2, #0
3400579e:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
340057a2:	687b      	ldr	r3, [r7, #4]
340057a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340057a6:	2b00      	cmp	r3, #0
340057a8:	d003      	beq.n	340057b2 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
340057aa:	687b      	ldr	r3, [r7, #4]
340057ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340057ae:	6878      	ldr	r0, [r7, #4]
340057b0:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
340057b2:	68fb      	ldr	r3, [r7, #12]
340057b4:	f003 0308 	and.w	r3, r3, #8
340057b8:	2b00      	cmp	r3, #0
340057ba:	d026      	beq.n	3400580a <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
340057bc:	68bb      	ldr	r3, [r7, #8]
340057be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
340057c2:	2b00      	cmp	r3, #0
340057c4:	d021      	beq.n	3400580a <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
340057c6:	687b      	ldr	r3, [r7, #4]
340057c8:	681b      	ldr	r3, [r3, #0]
340057ca:	681a      	ldr	r2, [r3, #0]
340057cc:	687b      	ldr	r3, [r7, #4]
340057ce:	681b      	ldr	r3, [r3, #0]
340057d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
340057d4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
340057d6:	687b      	ldr	r3, [r7, #4]
340057d8:	681b      	ldr	r3, [r3, #0]
340057da:	2208      	movs	r2, #8
340057dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
340057de:	687b      	ldr	r3, [r7, #4]
340057e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
340057e2:	f043 0204 	orr.w	r2, r3, #4
340057e6:	687b      	ldr	r3, [r7, #4]
340057e8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
340057ea:	687b      	ldr	r3, [r7, #4]
340057ec:	2204      	movs	r2, #4
340057ee:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
340057f2:	687b      	ldr	r3, [r7, #4]
340057f4:	2200      	movs	r2, #0
340057f6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
340057fa:	687b      	ldr	r3, [r7, #4]
340057fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340057fe:	2b00      	cmp	r3, #0
34005800:	d003      	beq.n	3400580a <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
34005802:	687b      	ldr	r3, [r7, #4]
34005804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34005806:	6878      	ldr	r0, [r7, #4]
34005808:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
3400580a:	68fb      	ldr	r3, [r7, #12]
3400580c:	f003 0304 	and.w	r3, r3, #4
34005810:	2b00      	cmp	r3, #0
34005812:	d013      	beq.n	3400583c <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
34005814:	68bb      	ldr	r3, [r7, #8]
34005816:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3400581a:	2b00      	cmp	r3, #0
3400581c:	d00e      	beq.n	3400583c <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
3400581e:	687b      	ldr	r3, [r7, #4]
34005820:	681b      	ldr	r3, [r3, #0]
34005822:	681a      	ldr	r2, [r3, #0]
34005824:	687b      	ldr	r3, [r7, #4]
34005826:	681b      	ldr	r3, [r3, #0]
34005828:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
3400582c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
3400582e:	687b      	ldr	r3, [r7, #4]
34005830:	681b      	ldr	r3, [r3, #0]
34005832:	2204      	movs	r2, #4
34005834:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
34005836:	6878      	ldr	r0, [r7, #4]
34005838:	f000 f853 	bl	340058e2 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
3400583c:	68fb      	ldr	r3, [r7, #12]
3400583e:	f003 0302 	and.w	r3, r3, #2
34005842:	2b00      	cmp	r3, #0
34005844:	d024      	beq.n	34005890 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
34005846:	68bb      	ldr	r3, [r7, #8]
34005848:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400584c:	2b00      	cmp	r3, #0
3400584e:	d01f      	beq.n	34005890 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
34005850:	687b      	ldr	r3, [r7, #4]
34005852:	681b      	ldr	r3, [r3, #0]
34005854:	681a      	ldr	r2, [r3, #0]
34005856:	687b      	ldr	r3, [r7, #4]
34005858:	681b      	ldr	r3, [r3, #0]
3400585a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
3400585e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
34005860:	687b      	ldr	r3, [r7, #4]
34005862:	681b      	ldr	r3, [r3, #0]
34005864:	2202      	movs	r2, #2
34005866:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
34005868:	687b      	ldr	r3, [r7, #4]
3400586a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
3400586c:	687b      	ldr	r3, [r7, #4]
3400586e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
34005870:	687b      	ldr	r3, [r7, #4]
34005872:	2201      	movs	r2, #1
34005874:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
34005878:	687b      	ldr	r3, [r7, #4]
3400587a:	2200      	movs	r2, #0
3400587c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferCpltCallback != NULL)
34005880:	687b      	ldr	r3, [r7, #4]
34005882:	6a1b      	ldr	r3, [r3, #32]
34005884:	2b00      	cmp	r3, #0
34005886:	d003      	beq.n	34005890 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
34005888:	687b      	ldr	r3, [r7, #4]
3400588a:	6a1b      	ldr	r3, [r3, #32]
3400588c:	6878      	ldr	r0, [r7, #4]
3400588e:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
34005890:	68fb      	ldr	r3, [r7, #12]
34005892:	f003 0310 	and.w	r3, r3, #16
34005896:	2b00      	cmp	r3, #0
34005898:	d01f      	beq.n	340058da <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
3400589a:	68bb      	ldr	r3, [r7, #8]
3400589c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
340058a0:	2b00      	cmp	r3, #0
340058a2:	d01a      	beq.n	340058da <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
340058a4:	687b      	ldr	r3, [r7, #4]
340058a6:	681b      	ldr	r3, [r3, #0]
340058a8:	681a      	ldr	r2, [r3, #0]
340058aa:	687b      	ldr	r3, [r7, #4]
340058ac:	681b      	ldr	r3, [r3, #0]
340058ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
340058b2:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
340058b4:	687b      	ldr	r3, [r7, #4]
340058b6:	681b      	ldr	r3, [r3, #0]
340058b8:	2210      	movs	r2, #16
340058ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
340058bc:	687b      	ldr	r3, [r7, #4]
340058be:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
340058c0:	687b      	ldr	r3, [r7, #4]
340058c2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
340058c4:	687b      	ldr	r3, [r7, #4]
340058c6:	2201      	movs	r2, #1
340058c8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
340058cc:	687b      	ldr	r3, [r7, #4]
340058ce:	2200      	movs	r2, #0
340058d0:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
340058d4:	6878      	ldr	r0, [r7, #4]
340058d6:	f000 f80e 	bl	340058f6 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
340058da:	bf00      	nop
340058dc:	3710      	adds	r7, #16
340058de:	46bd      	mov	sp, r7
340058e0:	bd80      	pop	{r7, pc}

340058e2 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
340058e2:	b480      	push	{r7}
340058e4:	b083      	sub	sp, #12
340058e6:	af00      	add	r7, sp, #0
340058e8:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
340058ea:	bf00      	nop
340058ec:	370c      	adds	r7, #12
340058ee:	46bd      	mov	sp, r7
340058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
340058f4:	4770      	bx	lr

340058f6 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
340058f6:	b480      	push	{r7}
340058f8:	b083      	sub	sp, #12
340058fa:	af00      	add	r7, sp, #0
340058fc:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
340058fe:	bf00      	nop
34005900:	370c      	adds	r7, #12
34005902:	46bd      	mov	sp, r7
34005904:	f85d 7b04 	ldr.w	r7, [sp], #4
34005908:	4770      	bx	lr

3400590a <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
3400590a:	b580      	push	{r7, lr}
3400590c:	b086      	sub	sp, #24
3400590e:	af00      	add	r7, sp, #0
34005910:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
34005912:	687b      	ldr	r3, [r7, #4]
34005914:	2b00      	cmp	r3, #0
34005916:	d003      	beq.n	34005920 <HAL_DMAEx_List_Start_IT+0x16>
34005918:	687b      	ldr	r3, [r7, #4]
3400591a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400591c:	2b00      	cmp	r3, #0
3400591e:	d101      	bne.n	34005924 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
34005920:	2301      	movs	r3, #1
34005922:	e082      	b.n	34005a2a <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
34005924:	687b      	ldr	r3, [r7, #4]
34005926:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
3400592a:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
3400592c:	687b      	ldr	r3, [r7, #4]
3400592e:	681b      	ldr	r3, [r3, #0]
34005930:	695b      	ldr	r3, [r3, #20]
34005932:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34005936:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
34005938:	7dfb      	ldrb	r3, [r7, #23]
3400593a:	2b01      	cmp	r3, #1
3400593c:	d005      	beq.n	3400594a <HAL_DMAEx_List_Start_IT+0x40>
3400593e:	7dfb      	ldrb	r3, [r7, #23]
34005940:	2b02      	cmp	r3, #2
34005942:	d16a      	bne.n	34005a1a <HAL_DMAEx_List_Start_IT+0x110>
34005944:	693b      	ldr	r3, [r7, #16]
34005946:	2b00      	cmp	r3, #0
34005948:	d067      	beq.n	34005a1a <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
3400594a:	687b      	ldr	r3, [r7, #4]
3400594c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34005950:	b2db      	uxtb	r3, r3
34005952:	2b01      	cmp	r3, #1
34005954:	d157      	bne.n	34005a06 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
34005956:	687b      	ldr	r3, [r7, #4]
34005958:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
3400595c:	2b01      	cmp	r3, #1
3400595e:	d101      	bne.n	34005964 <HAL_DMAEx_List_Start_IT+0x5a>
34005960:	2302      	movs	r3, #2
34005962:	e062      	b.n	34005a2a <HAL_DMAEx_List_Start_IT+0x120>
34005964:	687b      	ldr	r3, [r7, #4]
34005966:	2201      	movs	r2, #1
34005968:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
3400596c:	687b      	ldr	r3, [r7, #4]
3400596e:	2202      	movs	r2, #2
34005970:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
34005974:	687b      	ldr	r3, [r7, #4]
34005976:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34005978:	2202      	movs	r2, #2
3400597a:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
3400597c:	687b      	ldr	r3, [r7, #4]
3400597e:	2200      	movs	r2, #0
34005980:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
34005982:	687b      	ldr	r3, [r7, #4]
34005984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34005986:	2200      	movs	r2, #0
34005988:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
3400598a:	687b      	ldr	r3, [r7, #4]
3400598c:	681b      	ldr	r3, [r3, #0]
3400598e:	695a      	ldr	r2, [r3, #20]
34005990:	687b      	ldr	r3, [r7, #4]
34005992:	681b      	ldr	r3, [r3, #0]
34005994:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
34005998:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
3400599a:	687b      	ldr	r3, [r7, #4]
3400599c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3400599e:	2b00      	cmp	r3, #0
340059a0:	d007      	beq.n	340059b2 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
340059a2:	687b      	ldr	r3, [r7, #4]
340059a4:	681b      	ldr	r3, [r3, #0]
340059a6:	695a      	ldr	r2, [r3, #20]
340059a8:	687b      	ldr	r3, [r7, #4]
340059aa:	681b      	ldr	r3, [r3, #0]
340059ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
340059b0:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
340059b2:	687b      	ldr	r3, [r7, #4]
340059b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
340059b6:	2b00      	cmp	r3, #0
340059b8:	d007      	beq.n	340059ca <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
340059ba:	687b      	ldr	r3, [r7, #4]
340059bc:	681b      	ldr	r3, [r3, #0]
340059be:	695a      	ldr	r2, [r3, #20]
340059c0:	687b      	ldr	r3, [r7, #4]
340059c2:	681b      	ldr	r3, [r3, #0]
340059c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
340059c8:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
340059ca:	687b      	ldr	r3, [r7, #4]
340059cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
340059ce:	681b      	ldr	r3, [r3, #0]
340059d0:	f107 010c 	add.w	r1, r7, #12
340059d4:	2200      	movs	r2, #0
340059d6:	4618      	mov	r0, r3
340059d8:	f000 f82c 	bl	34005a34 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
340059dc:	687b      	ldr	r3, [r7, #4]
340059de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
340059e0:	681b      	ldr	r3, [r3, #0]
340059e2:	4619      	mov	r1, r3
340059e4:	687b      	ldr	r3, [r7, #4]
340059e6:	681a      	ldr	r2, [r3, #0]
340059e8:	0c0b      	lsrs	r3, r1, #16
340059ea:	041b      	lsls	r3, r3, #16
340059ec:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
340059ee:	687b      	ldr	r3, [r7, #4]
340059f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
340059f2:	681b      	ldr	r3, [r3, #0]
340059f4:	461a      	mov	r2, r3
340059f6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
340059fa:	4013      	ands	r3, r2
340059fc:	68f9      	ldr	r1, [r7, #12]
340059fe:	687a      	ldr	r2, [r7, #4]
34005a00:	6812      	ldr	r2, [r2, #0]
34005a02:	430b      	orrs	r3, r1
34005a04:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
34005a06:	687b      	ldr	r3, [r7, #4]
34005a08:	681b      	ldr	r3, [r3, #0]
34005a0a:	695a      	ldr	r2, [r3, #20]
34005a0c:	687b      	ldr	r3, [r7, #4]
34005a0e:	681b      	ldr	r3, [r3, #0]
34005a10:	f042 0201 	orr.w	r2, r2, #1
34005a14:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
34005a16:	2300      	movs	r3, #0
34005a18:	e007      	b.n	34005a2a <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
34005a1a:	687b      	ldr	r3, [r7, #4]
34005a1c:	2240      	movs	r2, #64	@ 0x40
34005a1e:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
34005a20:	687b      	ldr	r3, [r7, #4]
34005a22:	2200      	movs	r2, #0
34005a24:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
34005a28:	2301      	movs	r3, #1
}
34005a2a:	4618      	mov	r0, r3
34005a2c:	3718      	adds	r7, #24
34005a2e:	46bd      	mov	sp, r7
34005a30:	bd80      	pop	{r7, pc}
	...

34005a34 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
34005a34:	b480      	push	{r7}
34005a36:	b085      	sub	sp, #20
34005a38:	af00      	add	r7, sp, #0
34005a3a:	60f8      	str	r0, [r7, #12]
34005a3c:	60b9      	str	r1, [r7, #8]
34005a3e:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
34005a40:	68fb      	ldr	r3, [r7, #12]
34005a42:	6a1b      	ldr	r3, [r3, #32]
34005a44:	f003 0302 	and.w	r3, r3, #2
34005a48:	2b00      	cmp	r3, #0
34005a4a:	d00c      	beq.n	34005a66 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
34005a4c:	68bb      	ldr	r3, [r7, #8]
34005a4e:	2b00      	cmp	r3, #0
34005a50:	d002      	beq.n	34005a58 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
34005a52:	68bb      	ldr	r3, [r7, #8]
34005a54:	4a0d      	ldr	r2, [pc, #52]	@ (34005a8c <DMA_List_GetCLLRNodeInfo+0x58>)
34005a56:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
34005a58:	687b      	ldr	r3, [r7, #4]
34005a5a:	2b00      	cmp	r3, #0
34005a5c:	d00f      	beq.n	34005a7e <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
34005a5e:	687b      	ldr	r3, [r7, #4]
34005a60:	2207      	movs	r2, #7
34005a62:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
34005a64:	e00b      	b.n	34005a7e <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
34005a66:	68bb      	ldr	r3, [r7, #8]
34005a68:	2b00      	cmp	r3, #0
34005a6a:	d002      	beq.n	34005a72 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
34005a6c:	68bb      	ldr	r3, [r7, #8]
34005a6e:	4a08      	ldr	r2, [pc, #32]	@ (34005a90 <DMA_List_GetCLLRNodeInfo+0x5c>)
34005a70:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
34005a72:	687b      	ldr	r3, [r7, #4]
34005a74:	2b00      	cmp	r3, #0
34005a76:	d002      	beq.n	34005a7e <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
34005a78:	687b      	ldr	r3, [r7, #4]
34005a7a:	2205      	movs	r2, #5
34005a7c:	601a      	str	r2, [r3, #0]
}
34005a7e:	bf00      	nop
34005a80:	3714      	adds	r7, #20
34005a82:	46bd      	mov	sp, r7
34005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
34005a88:	4770      	bx	lr
34005a8a:	bf00      	nop
34005a8c:	fe010000 	.word	0xfe010000
34005a90:	f8010000 	.word	0xf8010000

34005a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
34005a94:	b580      	push	{r7, lr}
34005a96:	b086      	sub	sp, #24
34005a98:	af00      	add	r7, sp, #0
34005a9a:	6078      	str	r0, [r7, #4]
34005a9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
34005a9e:	2300      	movs	r3, #0
34005aa0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
34005aa2:	687b      	ldr	r3, [r7, #4]
34005aa4:	4a5b      	ldr	r2, [pc, #364]	@ (34005c14 <HAL_GPIO_Init+0x180>)
34005aa6:	4293      	cmp	r3, r2
34005aa8:	d05f      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005aaa:	687b      	ldr	r3, [r7, #4]
34005aac:	4a5a      	ldr	r2, [pc, #360]	@ (34005c18 <HAL_GPIO_Init+0x184>)
34005aae:	4293      	cmp	r3, r2
34005ab0:	d05b      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005ab2:	687b      	ldr	r3, [r7, #4]
34005ab4:	4a59      	ldr	r2, [pc, #356]	@ (34005c1c <HAL_GPIO_Init+0x188>)
34005ab6:	4293      	cmp	r3, r2
34005ab8:	d057      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005aba:	687b      	ldr	r3, [r7, #4]
34005abc:	4a58      	ldr	r2, [pc, #352]	@ (34005c20 <HAL_GPIO_Init+0x18c>)
34005abe:	4293      	cmp	r3, r2
34005ac0:	d053      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005ac2:	687b      	ldr	r3, [r7, #4]
34005ac4:	4a57      	ldr	r2, [pc, #348]	@ (34005c24 <HAL_GPIO_Init+0x190>)
34005ac6:	4293      	cmp	r3, r2
34005ac8:	d04f      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005aca:	687b      	ldr	r3, [r7, #4]
34005acc:	4a56      	ldr	r2, [pc, #344]	@ (34005c28 <HAL_GPIO_Init+0x194>)
34005ace:	4293      	cmp	r3, r2
34005ad0:	d04b      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005ad2:	687b      	ldr	r3, [r7, #4]
34005ad4:	4a55      	ldr	r2, [pc, #340]	@ (34005c2c <HAL_GPIO_Init+0x198>)
34005ad6:	4293      	cmp	r3, r2
34005ad8:	d047      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005ada:	687b      	ldr	r3, [r7, #4]
34005adc:	4a54      	ldr	r2, [pc, #336]	@ (34005c30 <HAL_GPIO_Init+0x19c>)
34005ade:	4293      	cmp	r3, r2
34005ae0:	d043      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005ae2:	687b      	ldr	r3, [r7, #4]
34005ae4:	4a53      	ldr	r2, [pc, #332]	@ (34005c34 <HAL_GPIO_Init+0x1a0>)
34005ae6:	4293      	cmp	r3, r2
34005ae8:	d03f      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005aea:	687b      	ldr	r3, [r7, #4]
34005aec:	4a52      	ldr	r2, [pc, #328]	@ (34005c38 <HAL_GPIO_Init+0x1a4>)
34005aee:	4293      	cmp	r3, r2
34005af0:	d03b      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005af2:	687b      	ldr	r3, [r7, #4]
34005af4:	4a51      	ldr	r2, [pc, #324]	@ (34005c3c <HAL_GPIO_Init+0x1a8>)
34005af6:	4293      	cmp	r3, r2
34005af8:	d037      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005afa:	687b      	ldr	r3, [r7, #4]
34005afc:	4a50      	ldr	r2, [pc, #320]	@ (34005c40 <HAL_GPIO_Init+0x1ac>)
34005afe:	4293      	cmp	r3, r2
34005b00:	d033      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b02:	687b      	ldr	r3, [r7, #4]
34005b04:	4a4f      	ldr	r2, [pc, #316]	@ (34005c44 <HAL_GPIO_Init+0x1b0>)
34005b06:	4293      	cmp	r3, r2
34005b08:	d02f      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b0a:	687b      	ldr	r3, [r7, #4]
34005b0c:	4a4e      	ldr	r2, [pc, #312]	@ (34005c48 <HAL_GPIO_Init+0x1b4>)
34005b0e:	4293      	cmp	r3, r2
34005b10:	d02b      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b12:	687b      	ldr	r3, [r7, #4]
34005b14:	4a4d      	ldr	r2, [pc, #308]	@ (34005c4c <HAL_GPIO_Init+0x1b8>)
34005b16:	4293      	cmp	r3, r2
34005b18:	d027      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b1a:	687b      	ldr	r3, [r7, #4]
34005b1c:	4a4c      	ldr	r2, [pc, #304]	@ (34005c50 <HAL_GPIO_Init+0x1bc>)
34005b1e:	4293      	cmp	r3, r2
34005b20:	d023      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b22:	687b      	ldr	r3, [r7, #4]
34005b24:	4a4b      	ldr	r2, [pc, #300]	@ (34005c54 <HAL_GPIO_Init+0x1c0>)
34005b26:	4293      	cmp	r3, r2
34005b28:	d01f      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b2a:	687b      	ldr	r3, [r7, #4]
34005b2c:	4a4a      	ldr	r2, [pc, #296]	@ (34005c58 <HAL_GPIO_Init+0x1c4>)
34005b2e:	4293      	cmp	r3, r2
34005b30:	d01b      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b32:	687b      	ldr	r3, [r7, #4]
34005b34:	4a49      	ldr	r2, [pc, #292]	@ (34005c5c <HAL_GPIO_Init+0x1c8>)
34005b36:	4293      	cmp	r3, r2
34005b38:	d017      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b3a:	687b      	ldr	r3, [r7, #4]
34005b3c:	4a48      	ldr	r2, [pc, #288]	@ (34005c60 <HAL_GPIO_Init+0x1cc>)
34005b3e:	4293      	cmp	r3, r2
34005b40:	d013      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b42:	687b      	ldr	r3, [r7, #4]
34005b44:	4a47      	ldr	r2, [pc, #284]	@ (34005c64 <HAL_GPIO_Init+0x1d0>)
34005b46:	4293      	cmp	r3, r2
34005b48:	d00f      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b4a:	687b      	ldr	r3, [r7, #4]
34005b4c:	4a46      	ldr	r2, [pc, #280]	@ (34005c68 <HAL_GPIO_Init+0x1d4>)
34005b4e:	4293      	cmp	r3, r2
34005b50:	d00b      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b52:	687b      	ldr	r3, [r7, #4]
34005b54:	4a45      	ldr	r2, [pc, #276]	@ (34005c6c <HAL_GPIO_Init+0x1d8>)
34005b56:	4293      	cmp	r3, r2
34005b58:	d007      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b5a:	687b      	ldr	r3, [r7, #4]
34005b5c:	4a44      	ldr	r2, [pc, #272]	@ (34005c70 <HAL_GPIO_Init+0x1dc>)
34005b5e:	4293      	cmp	r3, r2
34005b60:	d003      	beq.n	34005b6a <HAL_GPIO_Init+0xd6>
34005b62:	21ad      	movs	r1, #173	@ 0xad
34005b64:	4843      	ldr	r0, [pc, #268]	@ (34005c74 <HAL_GPIO_Init+0x1e0>)
34005b66:	f7fc f8e7 	bl	34001d38 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
34005b6a:	683b      	ldr	r3, [r7, #0]
34005b6c:	681b      	ldr	r3, [r3, #0]
34005b6e:	b29b      	uxth	r3, r3
34005b70:	2b00      	cmp	r3, #0
34005b72:	d004      	beq.n	34005b7e <HAL_GPIO_Init+0xea>
34005b74:	683b      	ldr	r3, [r7, #0]
34005b76:	681b      	ldr	r3, [r3, #0]
34005b78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34005b7c:	d303      	bcc.n	34005b86 <HAL_GPIO_Init+0xf2>
34005b7e:	21ae      	movs	r1, #174	@ 0xae
34005b80:	483c      	ldr	r0, [pc, #240]	@ (34005c74 <HAL_GPIO_Init+0x1e0>)
34005b82:	f7fc f8d9 	bl	34001d38 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
34005b86:	683b      	ldr	r3, [r7, #0]
34005b88:	685b      	ldr	r3, [r3, #4]
34005b8a:	2b00      	cmp	r3, #0
34005b8c:	f000 82bb 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005b90:	683b      	ldr	r3, [r7, #0]
34005b92:	685b      	ldr	r3, [r3, #4]
34005b94:	2b01      	cmp	r3, #1
34005b96:	f000 82b6 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005b9a:	683b      	ldr	r3, [r7, #0]
34005b9c:	685b      	ldr	r3, [r3, #4]
34005b9e:	2b11      	cmp	r3, #17
34005ba0:	f000 82b1 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005ba4:	683b      	ldr	r3, [r7, #0]
34005ba6:	685b      	ldr	r3, [r3, #4]
34005ba8:	2b02      	cmp	r3, #2
34005baa:	f000 82ac 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005bae:	683b      	ldr	r3, [r7, #0]
34005bb0:	685b      	ldr	r3, [r3, #4]
34005bb2:	2b12      	cmp	r3, #18
34005bb4:	f000 82a7 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005bb8:	683b      	ldr	r3, [r7, #0]
34005bba:	685b      	ldr	r3, [r3, #4]
34005bbc:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
34005bc0:	f000 82a1 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005bc4:	683b      	ldr	r3, [r7, #0]
34005bc6:	685b      	ldr	r3, [r3, #4]
34005bc8:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
34005bcc:	f000 829b 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005bd0:	683b      	ldr	r3, [r7, #0]
34005bd2:	685b      	ldr	r3, [r3, #4]
34005bd4:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
34005bd8:	f000 8295 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005bdc:	683b      	ldr	r3, [r7, #0]
34005bde:	685b      	ldr	r3, [r3, #4]
34005be0:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
34005be4:	f000 828f 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005be8:	683b      	ldr	r3, [r7, #0]
34005bea:	685b      	ldr	r3, [r3, #4]
34005bec:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
34005bf0:	f000 8289 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005bf4:	683b      	ldr	r3, [r7, #0]
34005bf6:	685b      	ldr	r3, [r3, #4]
34005bf8:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
34005bfc:	f000 8283 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005c00:	683b      	ldr	r3, [r7, #0]
34005c02:	685b      	ldr	r3, [r3, #4]
34005c04:	2b03      	cmp	r3, #3
34005c06:	f000 827e 	beq.w	34006106 <HAL_GPIO_Init+0x672>
34005c0a:	21af      	movs	r1, #175	@ 0xaf
34005c0c:	4819      	ldr	r0, [pc, #100]	@ (34005c74 <HAL_GPIO_Init+0x1e0>)
34005c0e:	f7fc f893 	bl	34001d38 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
34005c12:	e278      	b.n	34006106 <HAL_GPIO_Init+0x672>
34005c14:	56020000 	.word	0x56020000
34005c18:	46020000 	.word	0x46020000
34005c1c:	56020400 	.word	0x56020400
34005c20:	46020400 	.word	0x46020400
34005c24:	56020800 	.word	0x56020800
34005c28:	46020800 	.word	0x46020800
34005c2c:	56020c00 	.word	0x56020c00
34005c30:	46020c00 	.word	0x46020c00
34005c34:	56021000 	.word	0x56021000
34005c38:	46021000 	.word	0x46021000
34005c3c:	56021400 	.word	0x56021400
34005c40:	46021400 	.word	0x46021400
34005c44:	56021800 	.word	0x56021800
34005c48:	46021800 	.word	0x46021800
34005c4c:	56021c00 	.word	0x56021c00
34005c50:	46021c00 	.word	0x46021c00
34005c54:	56023400 	.word	0x56023400
34005c58:	46023400 	.word	0x46023400
34005c5c:	56023800 	.word	0x56023800
34005c60:	46023800 	.word	0x46023800
34005c64:	56023c00 	.word	0x56023c00
34005c68:	46023c00 	.word	0x46023c00
34005c6c:	56024000 	.word	0x56024000
34005c70:	46024000 	.word	0x46024000
34005c74:	3401e6c4 	.word	0x3401e6c4
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
34005c78:	683b      	ldr	r3, [r7, #0]
34005c7a:	681a      	ldr	r2, [r3, #0]
34005c7c:	2101      	movs	r1, #1
34005c7e:	697b      	ldr	r3, [r7, #20]
34005c80:	fa01 f303 	lsl.w	r3, r1, r3
34005c84:	4013      	ands	r3, r2
34005c86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
34005c88:	68fb      	ldr	r3, [r7, #12]
34005c8a:	2b00      	cmp	r3, #0
34005c8c:	f000 8238 	beq.w	34006100 <HAL_GPIO_Init+0x66c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
34005c90:	683b      	ldr	r3, [r7, #0]
34005c92:	685b      	ldr	r3, [r3, #4]
34005c94:	f003 0303 	and.w	r3, r3, #3
34005c98:	2b01      	cmp	r3, #1
34005c9a:	d005      	beq.n	34005ca8 <HAL_GPIO_Init+0x214>
34005c9c:	683b      	ldr	r3, [r7, #0]
34005c9e:	685b      	ldr	r3, [r3, #4]
34005ca0:	f003 0303 	and.w	r3, r3, #3
34005ca4:	2b02      	cmp	r3, #2
34005ca6:	d144      	bne.n	34005d32 <HAL_GPIO_Init+0x29e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
34005ca8:	683b      	ldr	r3, [r7, #0]
34005caa:	68db      	ldr	r3, [r3, #12]
34005cac:	2b00      	cmp	r3, #0
34005cae:	d00f      	beq.n	34005cd0 <HAL_GPIO_Init+0x23c>
34005cb0:	683b      	ldr	r3, [r7, #0]
34005cb2:	68db      	ldr	r3, [r3, #12]
34005cb4:	2b01      	cmp	r3, #1
34005cb6:	d00b      	beq.n	34005cd0 <HAL_GPIO_Init+0x23c>
34005cb8:	683b      	ldr	r3, [r7, #0]
34005cba:	68db      	ldr	r3, [r3, #12]
34005cbc:	2b02      	cmp	r3, #2
34005cbe:	d007      	beq.n	34005cd0 <HAL_GPIO_Init+0x23c>
34005cc0:	683b      	ldr	r3, [r7, #0]
34005cc2:	68db      	ldr	r3, [r3, #12]
34005cc4:	2b03      	cmp	r3, #3
34005cc6:	d003      	beq.n	34005cd0 <HAL_GPIO_Init+0x23c>
34005cc8:	21be      	movs	r1, #190	@ 0xbe
34005cca:	4896      	ldr	r0, [pc, #600]	@ (34005f24 <HAL_GPIO_Init+0x490>)
34005ccc:	f7fc f834 	bl	34001d38 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
34005cd0:	687b      	ldr	r3, [r7, #4]
34005cd2:	689b      	ldr	r3, [r3, #8]
34005cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34005cd6:	697b      	ldr	r3, [r7, #20]
34005cd8:	005b      	lsls	r3, r3, #1
34005cda:	2203      	movs	r2, #3
34005cdc:	fa02 f303 	lsl.w	r3, r2, r3
34005ce0:	43db      	mvns	r3, r3
34005ce2:	693a      	ldr	r2, [r7, #16]
34005ce4:	4013      	ands	r3, r2
34005ce6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34005ce8:	683b      	ldr	r3, [r7, #0]
34005cea:	68da      	ldr	r2, [r3, #12]
34005cec:	697b      	ldr	r3, [r7, #20]
34005cee:	005b      	lsls	r3, r3, #1
34005cf0:	fa02 f303 	lsl.w	r3, r2, r3
34005cf4:	693a      	ldr	r2, [r7, #16]
34005cf6:	4313      	orrs	r3, r2
34005cf8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
34005cfa:	687b      	ldr	r3, [r7, #4]
34005cfc:	693a      	ldr	r2, [r7, #16]
34005cfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
34005d00:	687b      	ldr	r3, [r7, #4]
34005d02:	685b      	ldr	r3, [r3, #4]
34005d04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
34005d06:	2201      	movs	r2, #1
34005d08:	697b      	ldr	r3, [r7, #20]
34005d0a:	fa02 f303 	lsl.w	r3, r2, r3
34005d0e:	43db      	mvns	r3, r3
34005d10:	693a      	ldr	r2, [r7, #16]
34005d12:	4013      	ands	r3, r2
34005d14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
34005d16:	683b      	ldr	r3, [r7, #0]
34005d18:	685b      	ldr	r3, [r3, #4]
34005d1a:	091b      	lsrs	r3, r3, #4
34005d1c:	f003 0201 	and.w	r2, r3, #1
34005d20:	697b      	ldr	r3, [r7, #20]
34005d22:	fa02 f303 	lsl.w	r3, r2, r3
34005d26:	693a      	ldr	r2, [r7, #16]
34005d28:	4313      	orrs	r3, r2
34005d2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
34005d2c:	687b      	ldr	r3, [r7, #4]
34005d2e:	693a      	ldr	r2, [r7, #16]
34005d30:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
34005d32:	683b      	ldr	r3, [r7, #0]
34005d34:	685b      	ldr	r3, [r3, #4]
34005d36:	f003 0303 	and.w	r3, r3, #3
34005d3a:	2b03      	cmp	r3, #3
34005d3c:	d109      	bne.n	34005d52 <HAL_GPIO_Init+0x2be>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
34005d3e:	683b      	ldr	r3, [r7, #0]
34005d40:	685b      	ldr	r3, [r3, #4]
34005d42:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
34005d46:	2b03      	cmp	r3, #3
34005d48:	d12b      	bne.n	34005da2 <HAL_GPIO_Init+0x30e>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
34005d4a:	683b      	ldr	r3, [r7, #0]
34005d4c:	689b      	ldr	r3, [r3, #8]
34005d4e:	2b01      	cmp	r3, #1
34005d50:	d027      	beq.n	34005da2 <HAL_GPIO_Init+0x30e>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
34005d52:	683b      	ldr	r3, [r7, #0]
34005d54:	689b      	ldr	r3, [r3, #8]
34005d56:	2b00      	cmp	r3, #0
34005d58:	d00b      	beq.n	34005d72 <HAL_GPIO_Init+0x2de>
34005d5a:	683b      	ldr	r3, [r7, #0]
34005d5c:	689b      	ldr	r3, [r3, #8]
34005d5e:	2b01      	cmp	r3, #1
34005d60:	d007      	beq.n	34005d72 <HAL_GPIO_Init+0x2de>
34005d62:	683b      	ldr	r3, [r7, #0]
34005d64:	689b      	ldr	r3, [r3, #8]
34005d66:	2b02      	cmp	r3, #2
34005d68:	d003      	beq.n	34005d72 <HAL_GPIO_Init+0x2de>
34005d6a:	21d1      	movs	r1, #209	@ 0xd1
34005d6c:	486d      	ldr	r0, [pc, #436]	@ (34005f24 <HAL_GPIO_Init+0x490>)
34005d6e:	f7fb ffe3 	bl	34001d38 <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
34005d72:	687b      	ldr	r3, [r7, #4]
34005d74:	68db      	ldr	r3, [r3, #12]
34005d76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
34005d78:	697b      	ldr	r3, [r7, #20]
34005d7a:	005b      	lsls	r3, r3, #1
34005d7c:	2203      	movs	r2, #3
34005d7e:	fa02 f303 	lsl.w	r3, r2, r3
34005d82:	43db      	mvns	r3, r3
34005d84:	693a      	ldr	r2, [r7, #16]
34005d86:	4013      	ands	r3, r2
34005d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
34005d8a:	683b      	ldr	r3, [r7, #0]
34005d8c:	689a      	ldr	r2, [r3, #8]
34005d8e:	697b      	ldr	r3, [r7, #20]
34005d90:	005b      	lsls	r3, r3, #1
34005d92:	fa02 f303 	lsl.w	r3, r2, r3
34005d96:	693a      	ldr	r2, [r7, #16]
34005d98:	4313      	orrs	r3, r2
34005d9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
34005d9c:	687b      	ldr	r3, [r7, #4]
34005d9e:	693a      	ldr	r2, [r7, #16]
34005da0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
34005da2:	683b      	ldr	r3, [r7, #0]
34005da4:	685b      	ldr	r3, [r3, #4]
34005da6:	f003 0303 	and.w	r3, r3, #3
34005daa:	2b02      	cmp	r3, #2
34005dac:	f040 8090 	bne.w	34005ed0 <HAL_GPIO_Init+0x43c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
34005db0:	687b      	ldr	r3, [r7, #4]
34005db2:	4a5d      	ldr	r2, [pc, #372]	@ (34005f28 <HAL_GPIO_Init+0x494>)
34005db4:	4293      	cmp	r3, r2
34005db6:	d05f      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005db8:	687b      	ldr	r3, [r7, #4]
34005dba:	4a5c      	ldr	r2, [pc, #368]	@ (34005f2c <HAL_GPIO_Init+0x498>)
34005dbc:	4293      	cmp	r3, r2
34005dbe:	d05b      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005dc0:	687b      	ldr	r3, [r7, #4]
34005dc2:	4a5b      	ldr	r2, [pc, #364]	@ (34005f30 <HAL_GPIO_Init+0x49c>)
34005dc4:	4293      	cmp	r3, r2
34005dc6:	d057      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005dc8:	687b      	ldr	r3, [r7, #4]
34005dca:	4a5a      	ldr	r2, [pc, #360]	@ (34005f34 <HAL_GPIO_Init+0x4a0>)
34005dcc:	4293      	cmp	r3, r2
34005dce:	d053      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005dd0:	687b      	ldr	r3, [r7, #4]
34005dd2:	4a59      	ldr	r2, [pc, #356]	@ (34005f38 <HAL_GPIO_Init+0x4a4>)
34005dd4:	4293      	cmp	r3, r2
34005dd6:	d04f      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005dd8:	687b      	ldr	r3, [r7, #4]
34005dda:	4a58      	ldr	r2, [pc, #352]	@ (34005f3c <HAL_GPIO_Init+0x4a8>)
34005ddc:	4293      	cmp	r3, r2
34005dde:	d04b      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005de0:	687b      	ldr	r3, [r7, #4]
34005de2:	4a57      	ldr	r2, [pc, #348]	@ (34005f40 <HAL_GPIO_Init+0x4ac>)
34005de4:	4293      	cmp	r3, r2
34005de6:	d047      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005de8:	687b      	ldr	r3, [r7, #4]
34005dea:	4a56      	ldr	r2, [pc, #344]	@ (34005f44 <HAL_GPIO_Init+0x4b0>)
34005dec:	4293      	cmp	r3, r2
34005dee:	d043      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005df0:	687b      	ldr	r3, [r7, #4]
34005df2:	4a55      	ldr	r2, [pc, #340]	@ (34005f48 <HAL_GPIO_Init+0x4b4>)
34005df4:	4293      	cmp	r3, r2
34005df6:	d03f      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005df8:	687b      	ldr	r3, [r7, #4]
34005dfa:	4a54      	ldr	r2, [pc, #336]	@ (34005f4c <HAL_GPIO_Init+0x4b8>)
34005dfc:	4293      	cmp	r3, r2
34005dfe:	d03b      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e00:	687b      	ldr	r3, [r7, #4]
34005e02:	4a53      	ldr	r2, [pc, #332]	@ (34005f50 <HAL_GPIO_Init+0x4bc>)
34005e04:	4293      	cmp	r3, r2
34005e06:	d037      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e08:	687b      	ldr	r3, [r7, #4]
34005e0a:	4a52      	ldr	r2, [pc, #328]	@ (34005f54 <HAL_GPIO_Init+0x4c0>)
34005e0c:	4293      	cmp	r3, r2
34005e0e:	d033      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e10:	687b      	ldr	r3, [r7, #4]
34005e12:	4a51      	ldr	r2, [pc, #324]	@ (34005f58 <HAL_GPIO_Init+0x4c4>)
34005e14:	4293      	cmp	r3, r2
34005e16:	d02f      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e18:	687b      	ldr	r3, [r7, #4]
34005e1a:	4a50      	ldr	r2, [pc, #320]	@ (34005f5c <HAL_GPIO_Init+0x4c8>)
34005e1c:	4293      	cmp	r3, r2
34005e1e:	d02b      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e20:	687b      	ldr	r3, [r7, #4]
34005e22:	4a4f      	ldr	r2, [pc, #316]	@ (34005f60 <HAL_GPIO_Init+0x4cc>)
34005e24:	4293      	cmp	r3, r2
34005e26:	d027      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e28:	687b      	ldr	r3, [r7, #4]
34005e2a:	4a4e      	ldr	r2, [pc, #312]	@ (34005f64 <HAL_GPIO_Init+0x4d0>)
34005e2c:	4293      	cmp	r3, r2
34005e2e:	d023      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e30:	687b      	ldr	r3, [r7, #4]
34005e32:	4a4d      	ldr	r2, [pc, #308]	@ (34005f68 <HAL_GPIO_Init+0x4d4>)
34005e34:	4293      	cmp	r3, r2
34005e36:	d01f      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e38:	687b      	ldr	r3, [r7, #4]
34005e3a:	4a4c      	ldr	r2, [pc, #304]	@ (34005f6c <HAL_GPIO_Init+0x4d8>)
34005e3c:	4293      	cmp	r3, r2
34005e3e:	d01b      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e40:	687b      	ldr	r3, [r7, #4]
34005e42:	4a4b      	ldr	r2, [pc, #300]	@ (34005f70 <HAL_GPIO_Init+0x4dc>)
34005e44:	4293      	cmp	r3, r2
34005e46:	d017      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e48:	687b      	ldr	r3, [r7, #4]
34005e4a:	4a4a      	ldr	r2, [pc, #296]	@ (34005f74 <HAL_GPIO_Init+0x4e0>)
34005e4c:	4293      	cmp	r3, r2
34005e4e:	d013      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e50:	687b      	ldr	r3, [r7, #4]
34005e52:	4a49      	ldr	r2, [pc, #292]	@ (34005f78 <HAL_GPIO_Init+0x4e4>)
34005e54:	4293      	cmp	r3, r2
34005e56:	d00f      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e58:	687b      	ldr	r3, [r7, #4]
34005e5a:	4a48      	ldr	r2, [pc, #288]	@ (34005f7c <HAL_GPIO_Init+0x4e8>)
34005e5c:	4293      	cmp	r3, r2
34005e5e:	d00b      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e60:	687b      	ldr	r3, [r7, #4]
34005e62:	4a47      	ldr	r2, [pc, #284]	@ (34005f80 <HAL_GPIO_Init+0x4ec>)
34005e64:	4293      	cmp	r3, r2
34005e66:	d007      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e68:	687b      	ldr	r3, [r7, #4]
34005e6a:	4a46      	ldr	r2, [pc, #280]	@ (34005f84 <HAL_GPIO_Init+0x4f0>)
34005e6c:	4293      	cmp	r3, r2
34005e6e:	d003      	beq.n	34005e78 <HAL_GPIO_Init+0x3e4>
34005e70:	21de      	movs	r1, #222	@ 0xde
34005e72:	482c      	ldr	r0, [pc, #176]	@ (34005f24 <HAL_GPIO_Init+0x490>)
34005e74:	f7fb ff60 	bl	34001d38 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
34005e78:	683b      	ldr	r3, [r7, #0]
34005e7a:	691b      	ldr	r3, [r3, #16]
34005e7c:	2b0f      	cmp	r3, #15
34005e7e:	d903      	bls.n	34005e88 <HAL_GPIO_Init+0x3f4>
34005e80:	21df      	movs	r1, #223	@ 0xdf
34005e82:	4828      	ldr	r0, [pc, #160]	@ (34005f24 <HAL_GPIO_Init+0x490>)
34005e84:	f7fb ff58 	bl	34001d38 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
34005e88:	697b      	ldr	r3, [r7, #20]
34005e8a:	08da      	lsrs	r2, r3, #3
34005e8c:	687b      	ldr	r3, [r7, #4]
34005e8e:	3208      	adds	r2, #8
34005e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
34005e94:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34005e96:	697b      	ldr	r3, [r7, #20]
34005e98:	f003 0307 	and.w	r3, r3, #7
34005e9c:	009b      	lsls	r3, r3, #2
34005e9e:	220f      	movs	r2, #15
34005ea0:	fa02 f303 	lsl.w	r3, r2, r3
34005ea4:	43db      	mvns	r3, r3
34005ea6:	693a      	ldr	r2, [r7, #16]
34005ea8:	4013      	ands	r3, r2
34005eaa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34005eac:	683b      	ldr	r3, [r7, #0]
34005eae:	691a      	ldr	r2, [r3, #16]
34005eb0:	697b      	ldr	r3, [r7, #20]
34005eb2:	f003 0307 	and.w	r3, r3, #7
34005eb6:	009b      	lsls	r3, r3, #2
34005eb8:	fa02 f303 	lsl.w	r3, r2, r3
34005ebc:	693a      	ldr	r2, [r7, #16]
34005ebe:	4313      	orrs	r3, r2
34005ec0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
34005ec2:	697b      	ldr	r3, [r7, #20]
34005ec4:	08da      	lsrs	r2, r3, #3
34005ec6:	687b      	ldr	r3, [r7, #4]
34005ec8:	3208      	adds	r2, #8
34005eca:	6939      	ldr	r1, [r7, #16]
34005ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
34005ed0:	687b      	ldr	r3, [r7, #4]
34005ed2:	681b      	ldr	r3, [r3, #0]
34005ed4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
34005ed6:	697b      	ldr	r3, [r7, #20]
34005ed8:	005b      	lsls	r3, r3, #1
34005eda:	2203      	movs	r2, #3
34005edc:	fa02 f303 	lsl.w	r3, r2, r3
34005ee0:	43db      	mvns	r3, r3
34005ee2:	693a      	ldr	r2, [r7, #16]
34005ee4:	4013      	ands	r3, r2
34005ee6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
34005ee8:	683b      	ldr	r3, [r7, #0]
34005eea:	685b      	ldr	r3, [r3, #4]
34005eec:	f003 0203 	and.w	r2, r3, #3
34005ef0:	697b      	ldr	r3, [r7, #20]
34005ef2:	005b      	lsls	r3, r3, #1
34005ef4:	fa02 f303 	lsl.w	r3, r2, r3
34005ef8:	693a      	ldr	r2, [r7, #16]
34005efa:	4313      	orrs	r3, r2
34005efc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
34005efe:	687b      	ldr	r3, [r7, #4]
34005f00:	693a      	ldr	r2, [r7, #16]
34005f02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
34005f04:	683b      	ldr	r3, [r7, #0]
34005f06:	685b      	ldr	r3, [r3, #4]
34005f08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
34005f0c:	2b00      	cmp	r3, #0
34005f0e:	f000 80f7 	beq.w	34006100 <HAL_GPIO_Init+0x66c>
      {
        temp = EXTI->EXTICR[position >> 2u];
34005f12:	4a1d      	ldr	r2, [pc, #116]	@ (34005f88 <HAL_GPIO_Init+0x4f4>)
34005f14:	697b      	ldr	r3, [r7, #20]
34005f16:	089b      	lsrs	r3, r3, #2
34005f18:	3318      	adds	r3, #24
34005f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34005f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34005f20:	697b      	ldr	r3, [r7, #20]
34005f22:	e033      	b.n	34005f8c <HAL_GPIO_Init+0x4f8>
34005f24:	3401e6c4 	.word	0x3401e6c4
34005f28:	56020000 	.word	0x56020000
34005f2c:	46020000 	.word	0x46020000
34005f30:	56020400 	.word	0x56020400
34005f34:	46020400 	.word	0x46020400
34005f38:	56020800 	.word	0x56020800
34005f3c:	46020800 	.word	0x46020800
34005f40:	56020c00 	.word	0x56020c00
34005f44:	46020c00 	.word	0x46020c00
34005f48:	56021000 	.word	0x56021000
34005f4c:	46021000 	.word	0x46021000
34005f50:	56021400 	.word	0x56021400
34005f54:	46021400 	.word	0x46021400
34005f58:	56021800 	.word	0x56021800
34005f5c:	46021800 	.word	0x46021800
34005f60:	56021c00 	.word	0x56021c00
34005f64:	46021c00 	.word	0x46021c00
34005f68:	56023400 	.word	0x56023400
34005f6c:	46023400 	.word	0x46023400
34005f70:	56023800 	.word	0x56023800
34005f74:	46023800 	.word	0x46023800
34005f78:	56023c00 	.word	0x56023c00
34005f7c:	46023c00 	.word	0x46023c00
34005f80:	56024000 	.word	0x56024000
34005f84:	46024000 	.word	0x46024000
34005f88:	56025000 	.word	0x56025000
34005f8c:	f003 0303 	and.w	r3, r3, #3
34005f90:	00db      	lsls	r3, r3, #3
34005f92:	220f      	movs	r2, #15
34005f94:	fa02 f303 	lsl.w	r3, r2, r3
34005f98:	43db      	mvns	r3, r3
34005f9a:	693a      	ldr	r2, [r7, #16]
34005f9c:	4013      	ands	r3, r2
34005f9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34005fa0:	687b      	ldr	r3, [r7, #4]
34005fa2:	4a5f      	ldr	r2, [pc, #380]	@ (34006120 <HAL_GPIO_Init+0x68c>)
34005fa4:	4293      	cmp	r3, r2
34005fa6:	d043      	beq.n	34006030 <HAL_GPIO_Init+0x59c>
34005fa8:	687b      	ldr	r3, [r7, #4]
34005faa:	4a5e      	ldr	r2, [pc, #376]	@ (34006124 <HAL_GPIO_Init+0x690>)
34005fac:	4293      	cmp	r3, r2
34005fae:	d03d      	beq.n	3400602c <HAL_GPIO_Init+0x598>
34005fb0:	687b      	ldr	r3, [r7, #4]
34005fb2:	4a5d      	ldr	r2, [pc, #372]	@ (34006128 <HAL_GPIO_Init+0x694>)
34005fb4:	4293      	cmp	r3, r2
34005fb6:	d037      	beq.n	34006028 <HAL_GPIO_Init+0x594>
34005fb8:	687b      	ldr	r3, [r7, #4]
34005fba:	4a5c      	ldr	r2, [pc, #368]	@ (3400612c <HAL_GPIO_Init+0x698>)
34005fbc:	4293      	cmp	r3, r2
34005fbe:	d031      	beq.n	34006024 <HAL_GPIO_Init+0x590>
34005fc0:	687b      	ldr	r3, [r7, #4]
34005fc2:	4a5b      	ldr	r2, [pc, #364]	@ (34006130 <HAL_GPIO_Init+0x69c>)
34005fc4:	4293      	cmp	r3, r2
34005fc6:	d02b      	beq.n	34006020 <HAL_GPIO_Init+0x58c>
34005fc8:	687b      	ldr	r3, [r7, #4]
34005fca:	4a5a      	ldr	r2, [pc, #360]	@ (34006134 <HAL_GPIO_Init+0x6a0>)
34005fcc:	4293      	cmp	r3, r2
34005fce:	d025      	beq.n	3400601c <HAL_GPIO_Init+0x588>
34005fd0:	687b      	ldr	r3, [r7, #4]
34005fd2:	4a59      	ldr	r2, [pc, #356]	@ (34006138 <HAL_GPIO_Init+0x6a4>)
34005fd4:	4293      	cmp	r3, r2
34005fd6:	d01f      	beq.n	34006018 <HAL_GPIO_Init+0x584>
34005fd8:	687b      	ldr	r3, [r7, #4]
34005fda:	4a58      	ldr	r2, [pc, #352]	@ (3400613c <HAL_GPIO_Init+0x6a8>)
34005fdc:	4293      	cmp	r3, r2
34005fde:	d019      	beq.n	34006014 <HAL_GPIO_Init+0x580>
34005fe0:	687b      	ldr	r3, [r7, #4]
34005fe2:	4a57      	ldr	r2, [pc, #348]	@ (34006140 <HAL_GPIO_Init+0x6ac>)
34005fe4:	4293      	cmp	r3, r2
34005fe6:	d013      	beq.n	34006010 <HAL_GPIO_Init+0x57c>
34005fe8:	687b      	ldr	r3, [r7, #4]
34005fea:	4a56      	ldr	r2, [pc, #344]	@ (34006144 <HAL_GPIO_Init+0x6b0>)
34005fec:	4293      	cmp	r3, r2
34005fee:	d00d      	beq.n	3400600c <HAL_GPIO_Init+0x578>
34005ff0:	687b      	ldr	r3, [r7, #4]
34005ff2:	4a55      	ldr	r2, [pc, #340]	@ (34006148 <HAL_GPIO_Init+0x6b4>)
34005ff4:	4293      	cmp	r3, r2
34005ff6:	d007      	beq.n	34006008 <HAL_GPIO_Init+0x574>
34005ff8:	687b      	ldr	r3, [r7, #4]
34005ffa:	4a54      	ldr	r2, [pc, #336]	@ (3400614c <HAL_GPIO_Init+0x6b8>)
34005ffc:	4293      	cmp	r3, r2
34005ffe:	d101      	bne.n	34006004 <HAL_GPIO_Init+0x570>
34006000:	230b      	movs	r3, #11
34006002:	e016      	b.n	34006032 <HAL_GPIO_Init+0x59e>
34006004:	2310      	movs	r3, #16
34006006:	e014      	b.n	34006032 <HAL_GPIO_Init+0x59e>
34006008:	230a      	movs	r3, #10
3400600a:	e012      	b.n	34006032 <HAL_GPIO_Init+0x59e>
3400600c:	2309      	movs	r3, #9
3400600e:	e010      	b.n	34006032 <HAL_GPIO_Init+0x59e>
34006010:	2308      	movs	r3, #8
34006012:	e00e      	b.n	34006032 <HAL_GPIO_Init+0x59e>
34006014:	2307      	movs	r3, #7
34006016:	e00c      	b.n	34006032 <HAL_GPIO_Init+0x59e>
34006018:	2306      	movs	r3, #6
3400601a:	e00a      	b.n	34006032 <HAL_GPIO_Init+0x59e>
3400601c:	2305      	movs	r3, #5
3400601e:	e008      	b.n	34006032 <HAL_GPIO_Init+0x59e>
34006020:	2304      	movs	r3, #4
34006022:	e006      	b.n	34006032 <HAL_GPIO_Init+0x59e>
34006024:	2303      	movs	r3, #3
34006026:	e004      	b.n	34006032 <HAL_GPIO_Init+0x59e>
34006028:	2302      	movs	r3, #2
3400602a:	e002      	b.n	34006032 <HAL_GPIO_Init+0x59e>
3400602c:	2301      	movs	r3, #1
3400602e:	e000      	b.n	34006032 <HAL_GPIO_Init+0x59e>
34006030:	2300      	movs	r3, #0
34006032:	697a      	ldr	r2, [r7, #20]
34006034:	f002 0203 	and.w	r2, r2, #3
34006038:	00d2      	lsls	r2, r2, #3
3400603a:	4093      	lsls	r3, r2
3400603c:	693a      	ldr	r2, [r7, #16]
3400603e:	4313      	orrs	r3, r2
34006040:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
34006042:	4943      	ldr	r1, [pc, #268]	@ (34006150 <HAL_GPIO_Init+0x6bc>)
34006044:	697b      	ldr	r3, [r7, #20]
34006046:	089b      	lsrs	r3, r3, #2
34006048:	3318      	adds	r3, #24
3400604a:	693a      	ldr	r2, [r7, #16]
3400604c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
34006050:	4b3f      	ldr	r3, [pc, #252]	@ (34006150 <HAL_GPIO_Init+0x6bc>)
34006052:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34006056:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34006058:	68fb      	ldr	r3, [r7, #12]
3400605a:	43db      	mvns	r3, r3
3400605c:	693a      	ldr	r2, [r7, #16]
3400605e:	4013      	ands	r3, r2
34006060:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
34006062:	683b      	ldr	r3, [r7, #0]
34006064:	685b      	ldr	r3, [r3, #4]
34006066:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3400606a:	2b00      	cmp	r3, #0
3400606c:	d003      	beq.n	34006076 <HAL_GPIO_Init+0x5e2>
        {
          temp |= iocurrent;
3400606e:	693a      	ldr	r2, [r7, #16]
34006070:	68fb      	ldr	r3, [r7, #12]
34006072:	4313      	orrs	r3, r2
34006074:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
34006076:	4a36      	ldr	r2, [pc, #216]	@ (34006150 <HAL_GPIO_Init+0x6bc>)
34006078:	693b      	ldr	r3, [r7, #16]
3400607a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
3400607e:	4b34      	ldr	r3, [pc, #208]	@ (34006150 <HAL_GPIO_Init+0x6bc>)
34006080:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34006084:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34006086:	68fb      	ldr	r3, [r7, #12]
34006088:	43db      	mvns	r3, r3
3400608a:	693a      	ldr	r2, [r7, #16]
3400608c:	4013      	ands	r3, r2
3400608e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
34006090:	683b      	ldr	r3, [r7, #0]
34006092:	685b      	ldr	r3, [r3, #4]
34006094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34006098:	2b00      	cmp	r3, #0
3400609a:	d003      	beq.n	340060a4 <HAL_GPIO_Init+0x610>
        {
          temp |= iocurrent;
3400609c:	693a      	ldr	r2, [r7, #16]
3400609e:	68fb      	ldr	r3, [r7, #12]
340060a0:	4313      	orrs	r3, r2
340060a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
340060a4:	4a2a      	ldr	r2, [pc, #168]	@ (34006150 <HAL_GPIO_Init+0x6bc>)
340060a6:	693b      	ldr	r3, [r7, #16]
340060a8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
340060ac:	4b28      	ldr	r3, [pc, #160]	@ (34006150 <HAL_GPIO_Init+0x6bc>)
340060ae:	681b      	ldr	r3, [r3, #0]
340060b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
340060b2:	68fb      	ldr	r3, [r7, #12]
340060b4:	43db      	mvns	r3, r3
340060b6:	693a      	ldr	r2, [r7, #16]
340060b8:	4013      	ands	r3, r2
340060ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
340060bc:	683b      	ldr	r3, [r7, #0]
340060be:	685b      	ldr	r3, [r3, #4]
340060c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
340060c4:	2b00      	cmp	r3, #0
340060c6:	d003      	beq.n	340060d0 <HAL_GPIO_Init+0x63c>
        {
          temp |= iocurrent;
340060c8:	693a      	ldr	r2, [r7, #16]
340060ca:	68fb      	ldr	r3, [r7, #12]
340060cc:	4313      	orrs	r3, r2
340060ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
340060d0:	4a1f      	ldr	r2, [pc, #124]	@ (34006150 <HAL_GPIO_Init+0x6bc>)
340060d2:	693b      	ldr	r3, [r7, #16]
340060d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
340060d6:	4b1e      	ldr	r3, [pc, #120]	@ (34006150 <HAL_GPIO_Init+0x6bc>)
340060d8:	685b      	ldr	r3, [r3, #4]
340060da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
340060dc:	68fb      	ldr	r3, [r7, #12]
340060de:	43db      	mvns	r3, r3
340060e0:	693a      	ldr	r2, [r7, #16]
340060e2:	4013      	ands	r3, r2
340060e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
340060e6:	683b      	ldr	r3, [r7, #0]
340060e8:	685b      	ldr	r3, [r3, #4]
340060ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
340060ee:	2b00      	cmp	r3, #0
340060f0:	d003      	beq.n	340060fa <HAL_GPIO_Init+0x666>
        {
          temp |= iocurrent;
340060f2:	693a      	ldr	r2, [r7, #16]
340060f4:	68fb      	ldr	r3, [r7, #12]
340060f6:	4313      	orrs	r3, r2
340060f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
340060fa:	4a15      	ldr	r2, [pc, #84]	@ (34006150 <HAL_GPIO_Init+0x6bc>)
340060fc:	693b      	ldr	r3, [r7, #16]
340060fe:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
34006100:	697b      	ldr	r3, [r7, #20]
34006102:	3301      	adds	r3, #1
34006104:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
34006106:	683b      	ldr	r3, [r7, #0]
34006108:	681a      	ldr	r2, [r3, #0]
3400610a:	697b      	ldr	r3, [r7, #20]
3400610c:	fa22 f303 	lsr.w	r3, r2, r3
34006110:	2b00      	cmp	r3, #0
34006112:	f47f adb1 	bne.w	34005c78 <HAL_GPIO_Init+0x1e4>
  }
}
34006116:	bf00      	nop
34006118:	bf00      	nop
3400611a:	3718      	adds	r7, #24
3400611c:	46bd      	mov	sp, r7
3400611e:	bd80      	pop	{r7, pc}
34006120:	56020000 	.word	0x56020000
34006124:	56020400 	.word	0x56020400
34006128:	56020800 	.word	0x56020800
3400612c:	56020c00 	.word	0x56020c00
34006130:	56021000 	.word	0x56021000
34006134:	56021400 	.word	0x56021400
34006138:	56021800 	.word	0x56021800
3400613c:	56021c00 	.word	0x56021c00
34006140:	56023400 	.word	0x56023400
34006144:	56023800 	.word	0x56023800
34006148:	56023c00 	.word	0x56023c00
3400614c:	56024000 	.word	0x56024000
34006150:	56025000 	.word	0x56025000

34006154 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
34006154:	b580      	push	{r7, lr}
34006156:	b082      	sub	sp, #8
34006158:	af00      	add	r7, sp, #0
3400615a:	6078      	str	r0, [r7, #4]
3400615c:	460b      	mov	r3, r1
3400615e:	807b      	strh	r3, [r7, #2]
34006160:	4613      	mov	r3, r2
34006162:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
34006164:	887b      	ldrh	r3, [r7, #2]
34006166:	2b00      	cmp	r3, #0
34006168:	d104      	bne.n	34006174 <HAL_GPIO_WritePin+0x20>
3400616a:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
3400616e:	480e      	ldr	r0, [pc, #56]	@ (340061a8 <HAL_GPIO_WritePin+0x54>)
34006170:	f7fb fde2 	bl	34001d38 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
34006174:	787b      	ldrb	r3, [r7, #1]
34006176:	2b00      	cmp	r3, #0
34006178:	d007      	beq.n	3400618a <HAL_GPIO_WritePin+0x36>
3400617a:	787b      	ldrb	r3, [r7, #1]
3400617c:	2b01      	cmp	r3, #1
3400617e:	d004      	beq.n	3400618a <HAL_GPIO_WritePin+0x36>
34006180:	f240 11a1 	movw	r1, #417	@ 0x1a1
34006184:	4808      	ldr	r0, [pc, #32]	@ (340061a8 <HAL_GPIO_WritePin+0x54>)
34006186:	f7fb fdd7 	bl	34001d38 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
3400618a:	787b      	ldrb	r3, [r7, #1]
3400618c:	2b00      	cmp	r3, #0
3400618e:	d003      	beq.n	34006198 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
34006190:	887a      	ldrh	r2, [r7, #2]
34006192:	687b      	ldr	r3, [r7, #4]
34006194:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
34006196:	e002      	b.n	3400619e <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
34006198:	887a      	ldrh	r2, [r7, #2]
3400619a:	687b      	ldr	r3, [r7, #4]
3400619c:	629a      	str	r2, [r3, #40]	@ 0x28
}
3400619e:	bf00      	nop
340061a0:	3708      	adds	r7, #8
340061a2:	46bd      	mov	sp, r7
340061a4:	bd80      	pop	{r7, pc}
340061a6:	bf00      	nop
340061a8:	3401e6c4 	.word	0x3401e6c4

340061ac <HAL_PWREx_ConfigVddIORange>:
  * @note   Setting this configuration while VDDIOx is in 3v3 range
  *         damages the device.
  * @retval None.
  */
void HAL_PWREx_ConfigVddIORange(uint32_t VddIOPort, uint32_t VoltageRange)
{
340061ac:	b580      	push	{r7, lr}
340061ae:	b082      	sub	sp, #8
340061b0:	af00      	add	r7, sp, #0
340061b2:	6078      	str	r0, [r7, #4]
340061b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_VDDIO(VddIOPort));
340061b6:	687b      	ldr	r3, [r7, #4]
340061b8:	2b00      	cmp	r3, #0
340061ba:	d010      	beq.n	340061de <HAL_PWREx_ConfigVddIORange+0x32>
340061bc:	687b      	ldr	r3, [r7, #4]
340061be:	2b01      	cmp	r3, #1
340061c0:	d00d      	beq.n	340061de <HAL_PWREx_ConfigVddIORange+0x32>
340061c2:	687b      	ldr	r3, [r7, #4]
340061c4:	2b02      	cmp	r3, #2
340061c6:	d00a      	beq.n	340061de <HAL_PWREx_ConfigVddIORange+0x32>
340061c8:	687b      	ldr	r3, [r7, #4]
340061ca:	2b03      	cmp	r3, #3
340061cc:	d007      	beq.n	340061de <HAL_PWREx_ConfigVddIORange+0x32>
340061ce:	687b      	ldr	r3, [r7, #4]
340061d0:	2b04      	cmp	r3, #4
340061d2:	d004      	beq.n	340061de <HAL_PWREx_ConfigVddIORange+0x32>
340061d4:	f240 316a 	movw	r1, #874	@ 0x36a
340061d8:	482a      	ldr	r0, [pc, #168]	@ (34006284 <HAL_PWREx_ConfigVddIORange+0xd8>)
340061da:	f7fb fdad 	bl	34001d38 <assert_failed>
  assert_param(IS_PWR_VDDIO_RANGE(VoltageRange));
340061de:	683b      	ldr	r3, [r7, #0]
340061e0:	2b00      	cmp	r3, #0
340061e2:	d007      	beq.n	340061f4 <HAL_PWREx_ConfigVddIORange+0x48>
340061e4:	683b      	ldr	r3, [r7, #0]
340061e6:	2b01      	cmp	r3, #1
340061e8:	d004      	beq.n	340061f4 <HAL_PWREx_ConfigVddIORange+0x48>
340061ea:	f240 316b 	movw	r1, #875	@ 0x36b
340061ee:	4825      	ldr	r0, [pc, #148]	@ (34006284 <HAL_PWREx_ConfigVddIORange+0xd8>)
340061f0:	f7fb fda2 	bl	34001d38 <assert_failed>

  switch (VddIOPort)
340061f4:	687b      	ldr	r3, [r7, #4]
340061f6:	2b04      	cmp	r3, #4
340061f8:	d83e      	bhi.n	34006278 <HAL_PWREx_ConfigVddIORange+0xcc>
340061fa:	a201      	add	r2, pc, #4	@ (adr r2, 34006200 <HAL_PWREx_ConfigVddIORange+0x54>)
340061fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34006200:	34006215 	.word	0x34006215
34006204:	34006229 	.word	0x34006229
34006208:	3400623d 	.word	0x3400623d
3400620c:	34006251 	.word	0x34006251
34006210:	34006265 	.word	0x34006265
  {
    case PWR_VDDIO:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIOVRSEL, VoltageRange << PWR_SVMCR3_VDDIOVRSEL_Pos);
34006214:	4b1c      	ldr	r3, [pc, #112]	@ (34006288 <HAL_PWREx_ConfigVddIORange+0xdc>)
34006216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34006218:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
3400621c:	683b      	ldr	r3, [r7, #0]
3400621e:	061b      	lsls	r3, r3, #24
34006220:	4919      	ldr	r1, [pc, #100]	@ (34006288 <HAL_PWREx_ConfigVddIORange+0xdc>)
34006222:	4313      	orrs	r3, r2
34006224:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
34006226:	e028      	b.n	3400627a <HAL_PWREx_ConfigVddIORange+0xce>

    case PWR_VDDIO2:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO2VRSEL, VoltageRange << PWR_SVMCR3_VDDIO2VRSEL_Pos);
34006228:	4b17      	ldr	r3, [pc, #92]	@ (34006288 <HAL_PWREx_ConfigVddIORange+0xdc>)
3400622a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400622c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
34006230:	683b      	ldr	r3, [r7, #0]
34006232:	065b      	lsls	r3, r3, #25
34006234:	4914      	ldr	r1, [pc, #80]	@ (34006288 <HAL_PWREx_ConfigVddIORange+0xdc>)
34006236:	4313      	orrs	r3, r2
34006238:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
3400623a:	e01e      	b.n	3400627a <HAL_PWREx_ConfigVddIORange+0xce>

    case PWR_VDDIO3:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO3VRSEL, VoltageRange << PWR_SVMCR3_VDDIO3VRSEL_Pos);
3400623c:	4b12      	ldr	r3, [pc, #72]	@ (34006288 <HAL_PWREx_ConfigVddIORange+0xdc>)
3400623e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34006240:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
34006244:	683b      	ldr	r3, [r7, #0]
34006246:	069b      	lsls	r3, r3, #26
34006248:	490f      	ldr	r1, [pc, #60]	@ (34006288 <HAL_PWREx_ConfigVddIORange+0xdc>)
3400624a:	4313      	orrs	r3, r2
3400624c:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
3400624e:	e014      	b.n	3400627a <HAL_PWREx_ConfigVddIORange+0xce>

    case PWR_VDDIO4:
      MODIFY_REG(PWR->SVMCR1, PWR_SVMCR1_VDDIO4VRSEL, VoltageRange << PWR_SVMCR1_VDDIO4VRSEL_Pos);
34006250:	4b0d      	ldr	r3, [pc, #52]	@ (34006288 <HAL_PWREx_ConfigVddIORange+0xdc>)
34006252:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34006254:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34006258:	683b      	ldr	r3, [r7, #0]
3400625a:	061b      	lsls	r3, r3, #24
3400625c:	490a      	ldr	r1, [pc, #40]	@ (34006288 <HAL_PWREx_ConfigVddIORange+0xdc>)
3400625e:	4313      	orrs	r3, r2
34006260:	634b      	str	r3, [r1, #52]	@ 0x34
      break;
34006262:	e00a      	b.n	3400627a <HAL_PWREx_ConfigVddIORange+0xce>

    case PWR_VDDIO5:
      MODIFY_REG(PWR->SVMCR2, PWR_SVMCR2_VDDIO5VRSEL, VoltageRange << PWR_SVMCR2_VDDIO5VRSEL_Pos);
34006264:	4b08      	ldr	r3, [pc, #32]	@ (34006288 <HAL_PWREx_ConfigVddIORange+0xdc>)
34006266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34006268:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
3400626c:	683b      	ldr	r3, [r7, #0]
3400626e:	061b      	lsls	r3, r3, #24
34006270:	4905      	ldr	r1, [pc, #20]	@ (34006288 <HAL_PWREx_ConfigVddIORange+0xdc>)
34006272:	4313      	orrs	r3, r2
34006274:	638b      	str	r3, [r1, #56]	@ 0x38
      break;
34006276:	e000      	b.n	3400627a <HAL_PWREx_ConfigVddIORange+0xce>

    default:
      break;
34006278:	bf00      	nop
  }
}
3400627a:	bf00      	nop
3400627c:	3708      	adds	r7, #8
3400627e:	46bd      	mov	sp, r7
34006280:	bd80      	pop	{r7, pc}
34006282:	bf00      	nop
34006284:	3401e770 	.word	0x3401e770
34006288:	56024800 	.word	0x56024800

3400628c <HAL_PWREx_EnableVddIO3>:
  * @brief  Enable VDDIO3 supply valid.
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO3(void)
{
3400628c:	b480      	push	{r7}
3400628e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO3SV);
34006290:	4b05      	ldr	r3, [pc, #20]	@ (340062a8 <HAL_PWREx_EnableVddIO3+0x1c>)
34006292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34006294:	4a04      	ldr	r2, [pc, #16]	@ (340062a8 <HAL_PWREx_EnableVddIO3+0x1c>)
34006296:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
3400629a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
3400629c:	bf00      	nop
3400629e:	46bd      	mov	sp, r7
340062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
340062a4:	4770      	bx	lr
340062a6:	bf00      	nop
340062a8:	56024800 	.word	0x56024800

340062ac <HAL_RAMCFG_EnableAXISRAM>:
  *                   contains the configuration information for the
  *                   specified RAMCFG instance.
  * @retval None.
  */
void HAL_RAMCFG_EnableAXISRAM(const RAMCFG_HandleTypeDef *hramcfg)
{
340062ac:	b580      	push	{r7, lr}
340062ae:	b082      	sub	sp, #8
340062b0:	af00      	add	r7, sp, #0
340062b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RAMCFG_AXISRAM_POWERDOWN_INSTANCE(hramcfg->Instance));
340062b4:	687b      	ldr	r3, [r7, #4]
340062b6:	681b      	ldr	r3, [r3, #0]
340062b8:	4a20      	ldr	r2, [pc, #128]	@ (3400633c <HAL_RAMCFG_EnableAXISRAM+0x90>)
340062ba:	4293      	cmp	r3, r2
340062bc:	d031      	beq.n	34006322 <HAL_RAMCFG_EnableAXISRAM+0x76>
340062be:	687b      	ldr	r3, [r7, #4]
340062c0:	681b      	ldr	r3, [r3, #0]
340062c2:	4a1f      	ldr	r2, [pc, #124]	@ (34006340 <HAL_RAMCFG_EnableAXISRAM+0x94>)
340062c4:	4293      	cmp	r3, r2
340062c6:	d02c      	beq.n	34006322 <HAL_RAMCFG_EnableAXISRAM+0x76>
340062c8:	687b      	ldr	r3, [r7, #4]
340062ca:	681b      	ldr	r3, [r3, #0]
340062cc:	4a1d      	ldr	r2, [pc, #116]	@ (34006344 <HAL_RAMCFG_EnableAXISRAM+0x98>)
340062ce:	4293      	cmp	r3, r2
340062d0:	d027      	beq.n	34006322 <HAL_RAMCFG_EnableAXISRAM+0x76>
340062d2:	687b      	ldr	r3, [r7, #4]
340062d4:	681b      	ldr	r3, [r3, #0]
340062d6:	4a1c      	ldr	r2, [pc, #112]	@ (34006348 <HAL_RAMCFG_EnableAXISRAM+0x9c>)
340062d8:	4293      	cmp	r3, r2
340062da:	d022      	beq.n	34006322 <HAL_RAMCFG_EnableAXISRAM+0x76>
340062dc:	687b      	ldr	r3, [r7, #4]
340062de:	681b      	ldr	r3, [r3, #0]
340062e0:	4a1a      	ldr	r2, [pc, #104]	@ (3400634c <HAL_RAMCFG_EnableAXISRAM+0xa0>)
340062e2:	4293      	cmp	r3, r2
340062e4:	d01d      	beq.n	34006322 <HAL_RAMCFG_EnableAXISRAM+0x76>
340062e6:	687b      	ldr	r3, [r7, #4]
340062e8:	681b      	ldr	r3, [r3, #0]
340062ea:	4a19      	ldr	r2, [pc, #100]	@ (34006350 <HAL_RAMCFG_EnableAXISRAM+0xa4>)
340062ec:	4293      	cmp	r3, r2
340062ee:	d018      	beq.n	34006322 <HAL_RAMCFG_EnableAXISRAM+0x76>
340062f0:	687b      	ldr	r3, [r7, #4]
340062f2:	681b      	ldr	r3, [r3, #0]
340062f4:	4a17      	ldr	r2, [pc, #92]	@ (34006354 <HAL_RAMCFG_EnableAXISRAM+0xa8>)
340062f6:	4293      	cmp	r3, r2
340062f8:	d013      	beq.n	34006322 <HAL_RAMCFG_EnableAXISRAM+0x76>
340062fa:	687b      	ldr	r3, [r7, #4]
340062fc:	681b      	ldr	r3, [r3, #0]
340062fe:	4a16      	ldr	r2, [pc, #88]	@ (34006358 <HAL_RAMCFG_EnableAXISRAM+0xac>)
34006300:	4293      	cmp	r3, r2
34006302:	d00e      	beq.n	34006322 <HAL_RAMCFG_EnableAXISRAM+0x76>
34006304:	687b      	ldr	r3, [r7, #4]
34006306:	681b      	ldr	r3, [r3, #0]
34006308:	4a14      	ldr	r2, [pc, #80]	@ (3400635c <HAL_RAMCFG_EnableAXISRAM+0xb0>)
3400630a:	4293      	cmp	r3, r2
3400630c:	d009      	beq.n	34006322 <HAL_RAMCFG_EnableAXISRAM+0x76>
3400630e:	687b      	ldr	r3, [r7, #4]
34006310:	681b      	ldr	r3, [r3, #0]
34006312:	4a13      	ldr	r2, [pc, #76]	@ (34006360 <HAL_RAMCFG_EnableAXISRAM+0xb4>)
34006314:	4293      	cmp	r3, r2
34006316:	d004      	beq.n	34006322 <HAL_RAMCFG_EnableAXISRAM+0x76>
34006318:	f240 4107 	movw	r1, #1031	@ 0x407
3400631c:	4811      	ldr	r0, [pc, #68]	@ (34006364 <HAL_RAMCFG_EnableAXISRAM+0xb8>)
3400631e:	f7fb fd0b 	bl	34001d38 <assert_failed>

  /* AXISRAMi power on */
  CLEAR_BIT(hramcfg->Instance->CR, RAMCFG_AXISRAM_POWERDOWN);
34006322:	687b      	ldr	r3, [r7, #4]
34006324:	681b      	ldr	r3, [r3, #0]
34006326:	681a      	ldr	r2, [r3, #0]
34006328:	687b      	ldr	r3, [r7, #4]
3400632a:	681b      	ldr	r3, [r3, #0]
3400632c:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
34006330:	601a      	str	r2, [r3, #0]
}
34006332:	bf00      	nop
34006334:	3708      	adds	r7, #8
34006336:	46bd      	mov	sp, r7
34006338:	bd80      	pop	{r7, pc}
3400633a:	bf00      	nop
3400633c:	52023080 	.word	0x52023080
34006340:	42023080 	.word	0x42023080
34006344:	52023100 	.word	0x52023100
34006348:	42023100 	.word	0x42023100
3400634c:	52023180 	.word	0x52023180
34006350:	42023180 	.word	0x42023180
34006354:	52023200 	.word	0x52023200
34006358:	42023200 	.word	0x42023200
3400635c:	52023280 	.word	0x52023280
34006360:	42023280 	.word	0x42023280
34006364:	3401e81c 	.word	0x3401e81c

34006368 <LL_RCC_HSE_IsReady>:
{
34006368:	b480      	push	{r7}
3400636a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
3400636c:	4b06      	ldr	r3, [pc, #24]	@ (34006388 <LL_RCC_HSE_IsReady+0x20>)
3400636e:	685b      	ldr	r3, [r3, #4]
34006370:	f003 0310 	and.w	r3, r3, #16
34006374:	2b00      	cmp	r3, #0
34006376:	d001      	beq.n	3400637c <LL_RCC_HSE_IsReady+0x14>
34006378:	2301      	movs	r3, #1
3400637a:	e000      	b.n	3400637e <LL_RCC_HSE_IsReady+0x16>
3400637c:	2300      	movs	r3, #0
}
3400637e:	4618      	mov	r0, r3
34006380:	46bd      	mov	sp, r7
34006382:	f85d 7b04 	ldr.w	r7, [sp], #4
34006386:	4770      	bx	lr
34006388:	56028000 	.word	0x56028000

3400638c <LL_RCC_HSI_Enable>:
{
3400638c:	b480      	push	{r7}
3400638e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_HSIONS);
34006390:	4b04      	ldr	r3, [pc, #16]	@ (340063a4 <LL_RCC_HSI_Enable+0x18>)
34006392:	2208      	movs	r2, #8
34006394:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34006398:	bf00      	nop
3400639a:	46bd      	mov	sp, r7
3400639c:	f85d 7b04 	ldr.w	r7, [sp], #4
340063a0:	4770      	bx	lr
340063a2:	bf00      	nop
340063a4:	56028000 	.word	0x56028000

340063a8 <LL_RCC_HSI_Disable>:
{
340063a8:	b480      	push	{r7}
340063aa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_HSIONC);
340063ac:	4b05      	ldr	r3, [pc, #20]	@ (340063c4 <LL_RCC_HSI_Disable+0x1c>)
340063ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
340063b2:	461a      	mov	r2, r3
340063b4:	2308      	movs	r3, #8
340063b6:	6013      	str	r3, [r2, #0]
}
340063b8:	bf00      	nop
340063ba:	46bd      	mov	sp, r7
340063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
340063c0:	4770      	bx	lr
340063c2:	bf00      	nop
340063c4:	56028000 	.word	0x56028000

340063c8 <LL_RCC_HSI_IsReady>:
{
340063c8:	b480      	push	{r7}
340063ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
340063cc:	4b06      	ldr	r3, [pc, #24]	@ (340063e8 <LL_RCC_HSI_IsReady+0x20>)
340063ce:	685b      	ldr	r3, [r3, #4]
340063d0:	f003 0308 	and.w	r3, r3, #8
340063d4:	2b00      	cmp	r3, #0
340063d6:	d001      	beq.n	340063dc <LL_RCC_HSI_IsReady+0x14>
340063d8:	2301      	movs	r3, #1
340063da:	e000      	b.n	340063de <LL_RCC_HSI_IsReady+0x16>
340063dc:	2300      	movs	r3, #0
}
340063de:	4618      	mov	r0, r3
340063e0:	46bd      	mov	sp, r7
340063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
340063e6:	4770      	bx	lr
340063e8:	56028000 	.word	0x56028000

340063ec <LL_RCC_HSI_SetDivider>:
{
340063ec:	b480      	push	{r7}
340063ee:	b083      	sub	sp, #12
340063f0:	af00      	add	r7, sp, #0
340063f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSIDIV, Divider);
340063f4:	4b06      	ldr	r3, [pc, #24]	@ (34006410 <LL_RCC_HSI_SetDivider+0x24>)
340063f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340063f8:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
340063fc:	4904      	ldr	r1, [pc, #16]	@ (34006410 <LL_RCC_HSI_SetDivider+0x24>)
340063fe:	687b      	ldr	r3, [r7, #4]
34006400:	4313      	orrs	r3, r2
34006402:	648b      	str	r3, [r1, #72]	@ 0x48
}
34006404:	bf00      	nop
34006406:	370c      	adds	r7, #12
34006408:	46bd      	mov	sp, r7
3400640a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400640e:	4770      	bx	lr
34006410:	56028000 	.word	0x56028000

34006414 <LL_RCC_HSI_GetDivider>:
{
34006414:	b480      	push	{r7}
34006416:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34006418:	4b04      	ldr	r3, [pc, #16]	@ (3400642c <LL_RCC_HSI_GetDivider+0x18>)
3400641a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400641c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
34006420:	4618      	mov	r0, r3
34006422:	46bd      	mov	sp, r7
34006424:	f85d 7b04 	ldr.w	r7, [sp], #4
34006428:	4770      	bx	lr
3400642a:	bf00      	nop
3400642c:	56028000 	.word	0x56028000

34006430 <LL_RCC_HSI_SetCalibTrimming>:
{
34006430:	b480      	push	{r7}
34006432:	b083      	sub	sp, #12
34006434:	af00      	add	r7, sp, #0
34006436:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
34006438:	4b07      	ldr	r3, [pc, #28]	@ (34006458 <LL_RCC_HSI_SetCalibTrimming+0x28>)
3400643a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400643c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
34006440:	687b      	ldr	r3, [r7, #4]
34006442:	041b      	lsls	r3, r3, #16
34006444:	4904      	ldr	r1, [pc, #16]	@ (34006458 <LL_RCC_HSI_SetCalibTrimming+0x28>)
34006446:	4313      	orrs	r3, r2
34006448:	648b      	str	r3, [r1, #72]	@ 0x48
}
3400644a:	bf00      	nop
3400644c:	370c      	adds	r7, #12
3400644e:	46bd      	mov	sp, r7
34006450:	f85d 7b04 	ldr.w	r7, [sp], #4
34006454:	4770      	bx	lr
34006456:	bf00      	nop
34006458:	56028000 	.word	0x56028000

3400645c <LL_RCC_MSI_Enable>:
{
3400645c:	b480      	push	{r7}
3400645e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_MSIONS);
34006460:	4b04      	ldr	r3, [pc, #16]	@ (34006474 <LL_RCC_MSI_Enable+0x18>)
34006462:	2204      	movs	r2, #4
34006464:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34006468:	bf00      	nop
3400646a:	46bd      	mov	sp, r7
3400646c:	f85d 7b04 	ldr.w	r7, [sp], #4
34006470:	4770      	bx	lr
34006472:	bf00      	nop
34006474:	56028000 	.word	0x56028000

34006478 <LL_RCC_MSI_Disable>:
{
34006478:	b480      	push	{r7}
3400647a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_MSIONC);
3400647c:	4b05      	ldr	r3, [pc, #20]	@ (34006494 <LL_RCC_MSI_Disable+0x1c>)
3400647e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34006482:	461a      	mov	r2, r3
34006484:	2304      	movs	r3, #4
34006486:	6013      	str	r3, [r2, #0]
}
34006488:	bf00      	nop
3400648a:	46bd      	mov	sp, r7
3400648c:	f85d 7b04 	ldr.w	r7, [sp], #4
34006490:	4770      	bx	lr
34006492:	bf00      	nop
34006494:	56028000 	.word	0x56028000

34006498 <LL_RCC_MSI_IsReady>:
{
34006498:	b480      	push	{r7}
3400649a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
3400649c:	4b06      	ldr	r3, [pc, #24]	@ (340064b8 <LL_RCC_MSI_IsReady+0x20>)
3400649e:	685b      	ldr	r3, [r3, #4]
340064a0:	f003 0304 	and.w	r3, r3, #4
340064a4:	2b00      	cmp	r3, #0
340064a6:	d001      	beq.n	340064ac <LL_RCC_MSI_IsReady+0x14>
340064a8:	2301      	movs	r3, #1
340064aa:	e000      	b.n	340064ae <LL_RCC_MSI_IsReady+0x16>
340064ac:	2300      	movs	r3, #0
}
340064ae:	4618      	mov	r0, r3
340064b0:	46bd      	mov	sp, r7
340064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
340064b6:	4770      	bx	lr
340064b8:	56028000 	.word	0x56028000

340064bc <LL_RCC_MSI_SetFrequency>:
{
340064bc:	b480      	push	{r7}
340064be:	b083      	sub	sp, #12
340064c0:	af00      	add	r7, sp, #0
340064c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL, Value);
340064c4:	4b06      	ldr	r3, [pc, #24]	@ (340064e0 <LL_RCC_MSI_SetFrequency+0x24>)
340064c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340064c8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
340064cc:	4904      	ldr	r1, [pc, #16]	@ (340064e0 <LL_RCC_MSI_SetFrequency+0x24>)
340064ce:	687b      	ldr	r3, [r7, #4]
340064d0:	4313      	orrs	r3, r2
340064d2:	644b      	str	r3, [r1, #68]	@ 0x44
}
340064d4:	bf00      	nop
340064d6:	370c      	adds	r7, #12
340064d8:	46bd      	mov	sp, r7
340064da:	f85d 7b04 	ldr.w	r7, [sp], #4
340064de:	4770      	bx	lr
340064e0:	56028000 	.word	0x56028000

340064e4 <LL_RCC_MSI_GetFrequency>:
{
340064e4:	b480      	push	{r7}
340064e6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
340064e8:	4b04      	ldr	r3, [pc, #16]	@ (340064fc <LL_RCC_MSI_GetFrequency+0x18>)
340064ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340064ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
}
340064f0:	4618      	mov	r0, r3
340064f2:	46bd      	mov	sp, r7
340064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
340064f8:	4770      	bx	lr
340064fa:	bf00      	nop
340064fc:	56028000 	.word	0x56028000

34006500 <LL_RCC_MSI_SetCalibTrimming>:
{
34006500:	b480      	push	{r7}
34006502:	b083      	sub	sp, #12
34006504:	af00      	add	r7, sp, #0
34006506:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSITRIM, Value << RCC_MSICFGR_MSITRIM_Pos);
34006508:	4b07      	ldr	r3, [pc, #28]	@ (34006528 <LL_RCC_MSI_SetCalibTrimming+0x28>)
3400650a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400650c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
34006510:	687b      	ldr	r3, [r7, #4]
34006512:	041b      	lsls	r3, r3, #16
34006514:	4904      	ldr	r1, [pc, #16]	@ (34006528 <LL_RCC_MSI_SetCalibTrimming+0x28>)
34006516:	4313      	orrs	r3, r2
34006518:	644b      	str	r3, [r1, #68]	@ 0x44
}
3400651a:	bf00      	nop
3400651c:	370c      	adds	r7, #12
3400651e:	46bd      	mov	sp, r7
34006520:	f85d 7b04 	ldr.w	r7, [sp], #4
34006524:	4770      	bx	lr
34006526:	bf00      	nop
34006528:	56028000 	.word	0x56028000

3400652c <LL_RCC_LSE_IsReady>:
{
3400652c:	b480      	push	{r7}
3400652e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
34006530:	4b06      	ldr	r3, [pc, #24]	@ (3400654c <LL_RCC_LSE_IsReady+0x20>)
34006532:	685b      	ldr	r3, [r3, #4]
34006534:	f003 0302 	and.w	r3, r3, #2
34006538:	2b00      	cmp	r3, #0
3400653a:	d001      	beq.n	34006540 <LL_RCC_LSE_IsReady+0x14>
3400653c:	2301      	movs	r3, #1
3400653e:	e000      	b.n	34006542 <LL_RCC_LSE_IsReady+0x16>
34006540:	2300      	movs	r3, #0
}
34006542:	4618      	mov	r0, r3
34006544:	46bd      	mov	sp, r7
34006546:	f85d 7b04 	ldr.w	r7, [sp], #4
3400654a:	4770      	bx	lr
3400654c:	56028000 	.word	0x56028000

34006550 <LL_RCC_LSI_Enable>:
{
34006550:	b480      	push	{r7}
34006552:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_LSIONS);
34006554:	4b04      	ldr	r3, [pc, #16]	@ (34006568 <LL_RCC_LSI_Enable+0x18>)
34006556:	2201      	movs	r2, #1
34006558:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
3400655c:	bf00      	nop
3400655e:	46bd      	mov	sp, r7
34006560:	f85d 7b04 	ldr.w	r7, [sp], #4
34006564:	4770      	bx	lr
34006566:	bf00      	nop
34006568:	56028000 	.word	0x56028000

3400656c <LL_RCC_LSI_Disable>:
{
3400656c:	b480      	push	{r7}
3400656e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_LSIONC);
34006570:	4b05      	ldr	r3, [pc, #20]	@ (34006588 <LL_RCC_LSI_Disable+0x1c>)
34006572:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34006576:	461a      	mov	r2, r3
34006578:	2301      	movs	r3, #1
3400657a:	6013      	str	r3, [r2, #0]
}
3400657c:	bf00      	nop
3400657e:	46bd      	mov	sp, r7
34006580:	f85d 7b04 	ldr.w	r7, [sp], #4
34006584:	4770      	bx	lr
34006586:	bf00      	nop
34006588:	56028000 	.word	0x56028000

3400658c <LL_RCC_LSI_IsReady>:
{
3400658c:	b480      	push	{r7}
3400658e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34006590:	4b04      	ldr	r3, [pc, #16]	@ (340065a4 <LL_RCC_LSI_IsReady+0x18>)
34006592:	685b      	ldr	r3, [r3, #4]
34006594:	f003 0301 	and.w	r3, r3, #1
}
34006598:	4618      	mov	r0, r3
3400659a:	46bd      	mov	sp, r7
3400659c:	f85d 7b04 	ldr.w	r7, [sp], #4
340065a0:	4770      	bx	lr
340065a2:	bf00      	nop
340065a4:	56028000 	.word	0x56028000

340065a8 <LL_RCC_GetCpuClkSource>:
{
340065a8:	b480      	push	{r7}
340065aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
340065ac:	4b04      	ldr	r3, [pc, #16]	@ (340065c0 <LL_RCC_GetCpuClkSource+0x18>)
340065ae:	6a1b      	ldr	r3, [r3, #32]
340065b0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
340065b4:	4618      	mov	r0, r3
340065b6:	46bd      	mov	sp, r7
340065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340065bc:	4770      	bx	lr
340065be:	bf00      	nop
340065c0:	56028000 	.word	0x56028000

340065c4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_IC2_IC6_IC11
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
340065c4:	b480      	push	{r7}
340065c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
340065c8:	4b04      	ldr	r3, [pc, #16]	@ (340065dc <LL_RCC_GetSysClkSource+0x18>)
340065ca:	6a1b      	ldr	r3, [r3, #32]
340065cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
340065d0:	4618      	mov	r0, r3
340065d2:	46bd      	mov	sp, r7
340065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
340065d8:	4770      	bx	lr
340065da:	bf00      	nop
340065dc:	56028000 	.word	0x56028000

340065e0 <LL_RCC_PLL1_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetSource(void)
{
340065e0:	b480      	push	{r7}
340065e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
340065e4:	4b04      	ldr	r3, [pc, #16]	@ (340065f8 <LL_RCC_PLL1_GetSource+0x18>)
340065e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340065ea:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
340065ee:	4618      	mov	r0, r3
340065f0:	46bd      	mov	sp, r7
340065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
340065f6:	4770      	bx	lr
340065f8:	56028000 	.word	0x56028000

340065fc <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll SR           PLL1RDY         LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
340065fc:	b480      	push	{r7}
340065fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
34006600:	4b07      	ldr	r3, [pc, #28]	@ (34006620 <LL_RCC_PLL1_IsReady+0x24>)
34006602:	685b      	ldr	r3, [r3, #4]
34006604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34006608:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400660c:	d101      	bne.n	34006612 <LL_RCC_PLL1_IsReady+0x16>
3400660e:	2301      	movs	r3, #1
34006610:	e000      	b.n	34006614 <LL_RCC_PLL1_IsReady+0x18>
34006612:	2300      	movs	r3, #0
}
34006614:	4618      	mov	r0, r3
34006616:	46bd      	mov	sp, r7
34006618:	f85d 7b04 	ldr.w	r7, [sp], #4
3400661c:	4770      	bx	lr
3400661e:	bf00      	nop
34006620:	56028000 	.word	0x56028000

34006624 <LL_RCC_PLL1_IsEnabledBypass>:
  * @brief  Check if PLL1 bypass is enabled
  * @rmtoll PLL1CFGR1    PLL1BYP         LL_RCC_PLL1_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsEnabledBypass(void)
{
34006624:	b480      	push	{r7}
34006626:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34006628:	4b07      	ldr	r3, [pc, #28]	@ (34006648 <LL_RCC_PLL1_IsEnabledBypass+0x24>)
3400662a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400662e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34006632:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34006636:	d101      	bne.n	3400663c <LL_RCC_PLL1_IsEnabledBypass+0x18>
34006638:	2301      	movs	r3, #1
3400663a:	e000      	b.n	3400663e <LL_RCC_PLL1_IsEnabledBypass+0x1a>
3400663c:	2300      	movs	r3, #0
}
3400663e:	4618      	mov	r0, r3
34006640:	46bd      	mov	sp, r7
34006642:	f85d 7b04 	ldr.w	r7, [sp], #4
34006646:	4770      	bx	lr
34006648:	56028000 	.word	0x56028000

3400664c <LL_RCC_PLL2_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetSource(void)
{
3400664c:	b480      	push	{r7}
3400664e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
34006650:	4b04      	ldr	r3, [pc, #16]	@ (34006664 <LL_RCC_PLL2_GetSource+0x18>)
34006652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34006656:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
3400665a:	4618      	mov	r0, r3
3400665c:	46bd      	mov	sp, r7
3400665e:	f85d 7b04 	ldr.w	r7, [sp], #4
34006662:	4770      	bx	lr
34006664:	56028000 	.word	0x56028000

34006668 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll SR           PLL2RDY         LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
34006668:	b480      	push	{r7}
3400666a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
3400666c:	4b07      	ldr	r3, [pc, #28]	@ (3400668c <LL_RCC_PLL2_IsReady+0x24>)
3400666e:	685b      	ldr	r3, [r3, #4]
34006670:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34006674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34006678:	d101      	bne.n	3400667e <LL_RCC_PLL2_IsReady+0x16>
3400667a:	2301      	movs	r3, #1
3400667c:	e000      	b.n	34006680 <LL_RCC_PLL2_IsReady+0x18>
3400667e:	2300      	movs	r3, #0
}
34006680:	4618      	mov	r0, r3
34006682:	46bd      	mov	sp, r7
34006684:	f85d 7b04 	ldr.w	r7, [sp], #4
34006688:	4770      	bx	lr
3400668a:	bf00      	nop
3400668c:	56028000 	.word	0x56028000

34006690 <LL_RCC_PLL2_IsEnabledBypass>:
  * @brief  Check if PLL2 bypass is enabled
  * @rmtoll PLL2CFGR1    PLL2BYP         LL_RCC_PLL2_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsEnabledBypass(void)
{
34006690:	b480      	push	{r7}
34006692:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34006694:	4b07      	ldr	r3, [pc, #28]	@ (340066b4 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
34006696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400669a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3400669e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
340066a2:	d101      	bne.n	340066a8 <LL_RCC_PLL2_IsEnabledBypass+0x18>
340066a4:	2301      	movs	r3, #1
340066a6:	e000      	b.n	340066aa <LL_RCC_PLL2_IsEnabledBypass+0x1a>
340066a8:	2300      	movs	r3, #0
}
340066aa:	4618      	mov	r0, r3
340066ac:	46bd      	mov	sp, r7
340066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
340066b2:	4770      	bx	lr
340066b4:	56028000 	.word	0x56028000

340066b8 <LL_RCC_PLL3_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetSource(void)
{
340066b8:	b480      	push	{r7}
340066ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
340066bc:	4b04      	ldr	r3, [pc, #16]	@ (340066d0 <LL_RCC_PLL3_GetSource+0x18>)
340066be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
340066c2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
340066c6:	4618      	mov	r0, r3
340066c8:	46bd      	mov	sp, r7
340066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
340066ce:	4770      	bx	lr
340066d0:	56028000 	.word	0x56028000

340066d4 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll SR           PLL3RDY         LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
340066d4:	b480      	push	{r7}
340066d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
340066d8:	4b07      	ldr	r3, [pc, #28]	@ (340066f8 <LL_RCC_PLL3_IsReady+0x24>)
340066da:	685b      	ldr	r3, [r3, #4]
340066dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340066e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
340066e4:	d101      	bne.n	340066ea <LL_RCC_PLL3_IsReady+0x16>
340066e6:	2301      	movs	r3, #1
340066e8:	e000      	b.n	340066ec <LL_RCC_PLL3_IsReady+0x18>
340066ea:	2300      	movs	r3, #0
}
340066ec:	4618      	mov	r0, r3
340066ee:	46bd      	mov	sp, r7
340066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
340066f4:	4770      	bx	lr
340066f6:	bf00      	nop
340066f8:	56028000 	.word	0x56028000

340066fc <LL_RCC_PLL3_IsEnabledBypass>:
  * @brief  Check if PLL3 bypass is enabled
  * @rmtoll PLL3CFGR1    PLL3BYP         LL_RCC_PLL3_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsEnabledBypass(void)
{
340066fc:	b480      	push	{r7}
340066fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
34006700:	4b07      	ldr	r3, [pc, #28]	@ (34006720 <LL_RCC_PLL3_IsEnabledBypass+0x24>)
34006702:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34006706:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3400670a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3400670e:	d101      	bne.n	34006714 <LL_RCC_PLL3_IsEnabledBypass+0x18>
34006710:	2301      	movs	r3, #1
34006712:	e000      	b.n	34006716 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34006714:	2300      	movs	r3, #0
}
34006716:	4618      	mov	r0, r3
34006718:	46bd      	mov	sp, r7
3400671a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400671e:	4770      	bx	lr
34006720:	56028000 	.word	0x56028000

34006724 <LL_RCC_PLL4_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_GetSource(void)
{
34006724:	b480      	push	{r7}
34006726:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
34006728:	4b04      	ldr	r3, [pc, #16]	@ (3400673c <LL_RCC_PLL4_GetSource+0x18>)
3400672a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3400672e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34006732:	4618      	mov	r0, r3
34006734:	46bd      	mov	sp, r7
34006736:	f85d 7b04 	ldr.w	r7, [sp], #4
3400673a:	4770      	bx	lr
3400673c:	56028000 	.word	0x56028000

34006740 <LL_RCC_PLL4_IsReady>:
  * @brief  Check if PLL4 Ready
  * @rmtoll SR           PLL4RDY         LL_RCC_PLL4_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsReady(void)
{
34006740:	b480      	push	{r7}
34006742:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34006744:	4b07      	ldr	r3, [pc, #28]	@ (34006764 <LL_RCC_PLL4_IsReady+0x24>)
34006746:	685b      	ldr	r3, [r3, #4]
34006748:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
3400674c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34006750:	d101      	bne.n	34006756 <LL_RCC_PLL4_IsReady+0x16>
34006752:	2301      	movs	r3, #1
34006754:	e000      	b.n	34006758 <LL_RCC_PLL4_IsReady+0x18>
34006756:	2300      	movs	r3, #0
}
34006758:	4618      	mov	r0, r3
3400675a:	46bd      	mov	sp, r7
3400675c:	f85d 7b04 	ldr.w	r7, [sp], #4
34006760:	4770      	bx	lr
34006762:	bf00      	nop
34006764:	56028000 	.word	0x56028000

34006768 <LL_RCC_PLL4_IsEnabledBypass>:
  * @brief  Check if PLL4 bypass is enabled
  * @rmtoll PLL4CFGR1    PLL4BYP         LL_RCC_PLL4_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsEnabledBypass(void)
{
34006768:	b480      	push	{r7}
3400676a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
3400676c:	4b07      	ldr	r3, [pc, #28]	@ (3400678c <LL_RCC_PLL4_IsEnabledBypass+0x24>)
3400676e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34006772:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34006776:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3400677a:	d101      	bne.n	34006780 <LL_RCC_PLL4_IsEnabledBypass+0x18>
3400677c:	2301      	movs	r3, #1
3400677e:	e000      	b.n	34006782 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
34006780:	2300      	movs	r3, #0
}
34006782:	4618      	mov	r0, r3
34006784:	46bd      	mov	sp, r7
34006786:	f85d 7b04 	ldr.w	r7, [sp], #4
3400678a:	4770      	bx	lr
3400678c:	56028000 	.word	0x56028000

34006790 <LL_RCC_IC1_Enable>:
  * @brief  Enable IC1
  * @rmtoll DIVENSR      IC1ENS        LL_RCC_IC1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC1_Enable(void)
{
34006790:	b480      	push	{r7}
34006792:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC1ENS);
34006794:	4b04      	ldr	r3, [pc, #16]	@ (340067a8 <LL_RCC_IC1_Enable+0x18>)
34006796:	2201      	movs	r2, #1
34006798:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
3400679c:	bf00      	nop
3400679e:	46bd      	mov	sp, r7
340067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
340067a4:	4770      	bx	lr
340067a6:	bf00      	nop
340067a8:	56028000 	.word	0x56028000

340067ac <LL_RCC_IC1_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetSource(void)
{
340067ac:	b480      	push	{r7}
340067ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
340067b0:	4b04      	ldr	r3, [pc, #16]	@ (340067c4 <LL_RCC_IC1_GetSource+0x18>)
340067b2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
340067b6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
340067ba:	4618      	mov	r0, r3
340067bc:	46bd      	mov	sp, r7
340067be:	f85d 7b04 	ldr.w	r7, [sp], #4
340067c2:	4770      	bx	lr
340067c4:	56028000 	.word	0x56028000

340067c8 <LL_RCC_IC1_GetDivider>:
  * @brief  Get IC1 divider
  * @rmtoll IC1CFGR      IC1INT        LL_RCC_IC1_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetDivider(void)
{
340067c8:	b480      	push	{r7}
340067ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL);
340067cc:	4b05      	ldr	r3, [pc, #20]	@ (340067e4 <LL_RCC_IC1_GetDivider+0x1c>)
340067ce:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
340067d2:	0c1b      	lsrs	r3, r3, #16
340067d4:	b2db      	uxtb	r3, r3
340067d6:	3301      	adds	r3, #1
}
340067d8:	4618      	mov	r0, r3
340067da:	46bd      	mov	sp, r7
340067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
340067e0:	4770      	bx	lr
340067e2:	bf00      	nop
340067e4:	56028000 	.word	0x56028000

340067e8 <LL_RCC_IC2_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetSource(void)
{
340067e8:	b480      	push	{r7}
340067ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
340067ec:	4b04      	ldr	r3, [pc, #16]	@ (34006800 <LL_RCC_IC2_GetSource+0x18>)
340067ee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
340067f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
340067f6:	4618      	mov	r0, r3
340067f8:	46bd      	mov	sp, r7
340067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
340067fe:	4770      	bx	lr
34006800:	56028000 	.word	0x56028000

34006804 <LL_RCC_IC2_GetDivider>:
  * @brief  Get IC2 divider
  * @rmtoll IC2CFGR      IC2INT        LL_RCC_IC2_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetDivider(void)
{
34006804:	b480      	push	{r7}
34006806:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1UL);
34006808:	4b05      	ldr	r3, [pc, #20]	@ (34006820 <LL_RCC_IC2_GetDivider+0x1c>)
3400680a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400680e:	0c1b      	lsrs	r3, r3, #16
34006810:	b2db      	uxtb	r3, r3
34006812:	3301      	adds	r3, #1
}
34006814:	4618      	mov	r0, r3
34006816:	46bd      	mov	sp, r7
34006818:	f85d 7b04 	ldr.w	r7, [sp], #4
3400681c:	4770      	bx	lr
3400681e:	bf00      	nop
34006820:	56028000 	.word	0x56028000

34006824 <LL_RCC_IC6_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC6_GetSource(void)
{
34006824:	b480      	push	{r7}
34006826:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34006828:	4b04      	ldr	r3, [pc, #16]	@ (3400683c <LL_RCC_IC6_GetSource+0x18>)
3400682a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3400682e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34006832:	4618      	mov	r0, r3
34006834:	46bd      	mov	sp, r7
34006836:	f85d 7b04 	ldr.w	r7, [sp], #4
3400683a:	4770      	bx	lr
3400683c:	56028000 	.word	0x56028000

34006840 <LL_RCC_IC11_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC11_GetSource(void)
{
34006840:	b480      	push	{r7}
34006842:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34006844:	4b04      	ldr	r3, [pc, #16]	@ (34006858 <LL_RCC_IC11_GetSource+0x18>)
34006846:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
3400684a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3400684e:	4618      	mov	r0, r3
34006850:	46bd      	mov	sp, r7
34006852:	f85d 7b04 	ldr.w	r7, [sp], #4
34006856:	4770      	bx	lr
34006858:	56028000 	.word	0x56028000

3400685c <HAL_RCC_OscConfig>:
  * @note   This function activates HSE but does not wait for the startup time defined in the datasheet.
  *         This must be ensured by the application when the HSE is selected as PLL source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
3400685c:	b580      	push	{r7, lr}
3400685e:	b0a2      	sub	sp, #136	@ 0x88
34006860:	af00      	add	r7, sp, #0
34006862:	6078      	str	r0, [r7, #4]
  uint32_t pll3src;
  uint32_t pll4src;
  uint32_t rccsr;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
34006864:	687b      	ldr	r3, [r7, #4]
34006866:	2b00      	cmp	r3, #0
34006868:	d102      	bne.n	34006870 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
3400686a:	2301      	movs	r3, #1
3400686c:	f000 bd10 	b.w	34007290 <HAL_RCC_OscConfig+0xa34>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));
34006870:	687b      	ldr	r3, [r7, #4]
34006872:	681b      	ldr	r3, [r3, #0]
34006874:	2b00      	cmp	r3, #0
34006876:	d022      	beq.n	340068be <HAL_RCC_OscConfig+0x62>
34006878:	687b      	ldr	r3, [r7, #4]
3400687a:	681b      	ldr	r3, [r3, #0]
3400687c:	f003 0301 	and.w	r3, r3, #1
34006880:	2b00      	cmp	r3, #0
34006882:	d11c      	bne.n	340068be <HAL_RCC_OscConfig+0x62>
34006884:	687b      	ldr	r3, [r7, #4]
34006886:	681b      	ldr	r3, [r3, #0]
34006888:	f003 0302 	and.w	r3, r3, #2
3400688c:	2b00      	cmp	r3, #0
3400688e:	d116      	bne.n	340068be <HAL_RCC_OscConfig+0x62>
34006890:	687b      	ldr	r3, [r7, #4]
34006892:	681b      	ldr	r3, [r3, #0]
34006894:	f003 0310 	and.w	r3, r3, #16
34006898:	2b00      	cmp	r3, #0
3400689a:	d110      	bne.n	340068be <HAL_RCC_OscConfig+0x62>
3400689c:	687b      	ldr	r3, [r7, #4]
3400689e:	681b      	ldr	r3, [r3, #0]
340068a0:	f003 0308 	and.w	r3, r3, #8
340068a4:	2b00      	cmp	r3, #0
340068a6:	d10a      	bne.n	340068be <HAL_RCC_OscConfig+0x62>
340068a8:	687b      	ldr	r3, [r7, #4]
340068aa:	681b      	ldr	r3, [r3, #0]
340068ac:	f003 0304 	and.w	r3, r3, #4
340068b0:	2b00      	cmp	r3, #0
340068b2:	d104      	bne.n	340068be <HAL_RCC_OscConfig+0x62>
340068b4:	f44f 71b9 	mov.w	r1, #370	@ 0x172
340068b8:	4892      	ldr	r0, [pc, #584]	@ (34006b04 <HAL_RCC_OscConfig+0x2a8>)
340068ba:	f7fb fa3d 	bl	34001d38 <assert_failed>

  cpuclksrc = LL_RCC_GetCpuClkSource();
340068be:	f7ff fe73 	bl	340065a8 <LL_RCC_GetCpuClkSource>
340068c2:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  sysclksrc = LL_RCC_GetSysClkSource();
340068c6:	f7ff fe7d 	bl	340065c4 <LL_RCC_GetSysClkSource>
340068ca:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  pll1src = LL_RCC_PLL1_GetSource();
340068ce:	f7ff fe87 	bl	340065e0 <LL_RCC_PLL1_GetSource>
340068d2:	67f8      	str	r0, [r7, #124]	@ 0x7c
  pll2src = LL_RCC_PLL2_GetSource();
340068d4:	f7ff feba 	bl	3400664c <LL_RCC_PLL2_GetSource>
340068d8:	67b8      	str	r0, [r7, #120]	@ 0x78
  pll3src = LL_RCC_PLL3_GetSource();
340068da:	f7ff feed 	bl	340066b8 <LL_RCC_PLL3_GetSource>
340068de:	6778      	str	r0, [r7, #116]	@ 0x74
  pll4src = LL_RCC_PLL4_GetSource();
340068e0:	f7ff ff20 	bl	34006724 <LL_RCC_PLL4_GetSource>
340068e4:	6738      	str	r0, [r7, #112]	@ 0x70
  rccsr = RCC->SR;
340068e6:	4b88      	ldr	r3, [pc, #544]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
340068e8:	685b      	ldr	r3, [r3, #4]
340068ea:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
340068ec:	687b      	ldr	r3, [r7, #4]
340068ee:	681b      	ldr	r3, [r3, #0]
340068f0:	f003 0301 	and.w	r3, r3, #1
340068f4:	2b00      	cmp	r3, #0
340068f6:	f000 80c3 	beq.w	34006a80 <HAL_RCC_OscConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));
340068fa:	687b      	ldr	r3, [r7, #4]
340068fc:	685b      	ldr	r3, [r3, #4]
340068fe:	2b00      	cmp	r3, #0
34006900:	d013      	beq.n	3400692a <HAL_RCC_OscConfig+0xce>
34006902:	687b      	ldr	r3, [r7, #4]
34006904:	685b      	ldr	r3, [r3, #4]
34006906:	2b10      	cmp	r3, #16
34006908:	d00f      	beq.n	3400692a <HAL_RCC_OscConfig+0xce>
3400690a:	687b      	ldr	r3, [r7, #4]
3400690c:	685b      	ldr	r3, [r3, #4]
3400690e:	f248 0210 	movw	r2, #32784	@ 0x8010
34006912:	4293      	cmp	r3, r2
34006914:	d009      	beq.n	3400692a <HAL_RCC_OscConfig+0xce>
34006916:	687b      	ldr	r3, [r7, #4]
34006918:	685b      	ldr	r3, [r3, #4]
3400691a:	4a7c      	ldr	r2, [pc, #496]	@ (34006b0c <HAL_RCC_OscConfig+0x2b0>)
3400691c:	4293      	cmp	r3, r2
3400691e:	d004      	beq.n	3400692a <HAL_RCC_OscConfig+0xce>
34006920:	f44f 71c0 	mov.w	r1, #384	@ 0x180
34006924:	4877      	ldr	r0, [pc, #476]	@ (34006b04 <HAL_RCC_OscConfig+0x2a8>)
34006926:	f7fb fa07 	bl	34001d38 <assert_failed>

    /* When the HSE is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSE) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
3400692a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3400692e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34006932:	d028      	beq.n	34006986 <HAL_RCC_OscConfig+0x12a>
34006934:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34006938:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400693c:	d023      	beq.n	34006986 <HAL_RCC_OscConfig+0x12a>
3400693e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34006940:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34006944:	d104      	bne.n	34006950 <HAL_RCC_OscConfig+0xf4>
        ((pll1src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34006946:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3400694c:	2b00      	cmp	r3, #0
3400694e:	d11a      	bne.n	34006986 <HAL_RCC_OscConfig+0x12a>
34006950:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34006952:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34006956:	d104      	bne.n	34006962 <HAL_RCC_OscConfig+0x106>
        ((pll2src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34006958:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3400695a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400695e:	2b00      	cmp	r3, #0
34006960:	d111      	bne.n	34006986 <HAL_RCC_OscConfig+0x12a>
34006962:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34006964:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34006968:	d104      	bne.n	34006974 <HAL_RCC_OscConfig+0x118>
        ((pll3src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
3400696a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3400696c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34006970:	2b00      	cmp	r3, #0
34006972:	d108      	bne.n	34006986 <HAL_RCC_OscConfig+0x12a>
34006974:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34006976:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400697a:	d10b      	bne.n	34006994 <HAL_RCC_OscConfig+0x138>
        ((pll4src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
3400697c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3400697e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34006982:	2b00      	cmp	r3, #0
34006984:	d006      	beq.n	34006994 <HAL_RCC_OscConfig+0x138>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
34006986:	687b      	ldr	r3, [r7, #4]
34006988:	685b      	ldr	r3, [r3, #4]
3400698a:	2b00      	cmp	r3, #0
3400698c:	d178      	bne.n	34006a80 <HAL_RCC_OscConfig+0x224>
      {
        return HAL_ERROR;
3400698e:	2301      	movs	r3, #1
34006990:	f000 bc7e 	b.w	34007290 <HAL_RCC_OscConfig+0xa34>
      /* HSE ON , nothing to do */
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
34006994:	687b      	ldr	r3, [r7, #4]
34006996:	685b      	ldr	r3, [r3, #4]
34006998:	2b10      	cmp	r3, #16
3400699a:	d104      	bne.n	340069a6 <HAL_RCC_OscConfig+0x14a>
3400699c:	4b5a      	ldr	r3, [pc, #360]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
3400699e:	2210      	movs	r2, #16
340069a0:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
340069a4:	e043      	b.n	34006a2e <HAL_RCC_OscConfig+0x1d2>
340069a6:	687b      	ldr	r3, [r7, #4]
340069a8:	685b      	ldr	r3, [r3, #4]
340069aa:	2b00      	cmp	r3, #0
340069ac:	d10c      	bne.n	340069c8 <HAL_RCC_OscConfig+0x16c>
340069ae:	4b56      	ldr	r3, [pc, #344]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
340069b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
340069b4:	461a      	mov	r2, r3
340069b6:	2310      	movs	r3, #16
340069b8:	6013      	str	r3, [r2, #0]
340069ba:	4b53      	ldr	r3, [pc, #332]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
340069bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
340069be:	4a52      	ldr	r2, [pc, #328]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
340069c0:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
340069c4:	6553      	str	r3, [r2, #84]	@ 0x54
340069c6:	e032      	b.n	34006a2e <HAL_RCC_OscConfig+0x1d2>
340069c8:	687b      	ldr	r3, [r7, #4]
340069ca:	685b      	ldr	r3, [r3, #4]
340069cc:	f248 0210 	movw	r2, #32784	@ 0x8010
340069d0:	4293      	cmp	r3, r2
340069d2:	d110      	bne.n	340069f6 <HAL_RCC_OscConfig+0x19a>
340069d4:	4b4c      	ldr	r3, [pc, #304]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
340069d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
340069d8:	4a4b      	ldr	r2, [pc, #300]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
340069da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
340069de:	6553      	str	r3, [r2, #84]	@ 0x54
340069e0:	4b49      	ldr	r3, [pc, #292]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
340069e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
340069e4:	4a48      	ldr	r2, [pc, #288]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
340069e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
340069ea:	6553      	str	r3, [r2, #84]	@ 0x54
340069ec:	4b46      	ldr	r3, [pc, #280]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
340069ee:	2210      	movs	r2, #16
340069f0:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
340069f4:	e01b      	b.n	34006a2e <HAL_RCC_OscConfig+0x1d2>
340069f6:	687b      	ldr	r3, [r7, #4]
340069f8:	685b      	ldr	r3, [r3, #4]
340069fa:	4a44      	ldr	r2, [pc, #272]	@ (34006b0c <HAL_RCC_OscConfig+0x2b0>)
340069fc:	4293      	cmp	r3, r2
340069fe:	d10a      	bne.n	34006a16 <HAL_RCC_OscConfig+0x1ba>
34006a00:	4b41      	ldr	r3, [pc, #260]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
34006a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34006a04:	4a40      	ldr	r2, [pc, #256]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
34006a06:	f443 33c0 	orr.w	r3, r3, #98304	@ 0x18000
34006a0a:	6553      	str	r3, [r2, #84]	@ 0x54
34006a0c:	4b3e      	ldr	r3, [pc, #248]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
34006a0e:	2210      	movs	r2, #16
34006a10:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34006a14:	e00b      	b.n	34006a2e <HAL_RCC_OscConfig+0x1d2>
34006a16:	4b3c      	ldr	r3, [pc, #240]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
34006a18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34006a1c:	461a      	mov	r2, r3
34006a1e:	2310      	movs	r3, #16
34006a20:	6013      	str	r3, [r2, #0]
34006a22:	4b39      	ldr	r3, [pc, #228]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
34006a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34006a26:	4a38      	ldr	r2, [pc, #224]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
34006a28:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
34006a2c:	6553      	str	r3, [r2, #84]	@ 0x54

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34006a2e:	f7fd f9a5 	bl	34003d7c <HAL_GetTick>
34006a32:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
34006a34:	687b      	ldr	r3, [r7, #4]
34006a36:	685b      	ldr	r3, [r3, #4]
34006a38:	2b00      	cmp	r3, #0
34006a3a:	d01b      	beq.n	34006a74 <HAL_RCC_OscConfig+0x218>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
34006a3c:	e009      	b.n	34006a52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34006a3e:	f7fd f99d 	bl	34003d7c <HAL_GetTick>
34006a42:	4602      	mov	r2, r0
34006a44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006a46:	1ad3      	subs	r3, r2, r3
34006a48:	2b64      	cmp	r3, #100	@ 0x64
34006a4a:	d902      	bls.n	34006a52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
34006a4c:	2303      	movs	r3, #3
34006a4e:	f000 bc1f 	b.w	34007290 <HAL_RCC_OscConfig+0xa34>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
34006a52:	4b2d      	ldr	r3, [pc, #180]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
34006a54:	685b      	ldr	r3, [r3, #4]
34006a56:	f003 0310 	and.w	r3, r3, #16
34006a5a:	2b00      	cmp	r3, #0
34006a5c:	d0ef      	beq.n	34006a3e <HAL_RCC_OscConfig+0x1e2>
34006a5e:	e00f      	b.n	34006a80 <HAL_RCC_OscConfig+0x224>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34006a60:	f7fd f98c 	bl	34003d7c <HAL_GetTick>
34006a64:	4602      	mov	r2, r0
34006a66:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006a68:	1ad3      	subs	r3, r2, r3
34006a6a:	2b64      	cmp	r3, #100	@ 0x64
34006a6c:	d902      	bls.n	34006a74 <HAL_RCC_OscConfig+0x218>
          {
            return HAL_TIMEOUT;
34006a6e:	2303      	movs	r3, #3
34006a70:	f000 bc0e 	b.w	34007290 <HAL_RCC_OscConfig+0xa34>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
34006a74:	4b24      	ldr	r3, [pc, #144]	@ (34006b08 <HAL_RCC_OscConfig+0x2ac>)
34006a76:	685b      	ldr	r3, [r3, #4]
34006a78:	f003 0310 	and.w	r3, r3, #16
34006a7c:	2b00      	cmp	r3, #0
34006a7e:	d1ef      	bne.n	34006a60 <HAL_RCC_OscConfig+0x204>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
34006a80:	687b      	ldr	r3, [r7, #4]
34006a82:	681b      	ldr	r3, [r3, #0]
34006a84:	f003 0302 	and.w	r3, r3, #2
34006a88:	2b00      	cmp	r3, #0
34006a8a:	f000 80c3 	beq.w	34006c14 <HAL_RCC_OscConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
34006a8e:	687b      	ldr	r3, [r7, #4]
34006a90:	68db      	ldr	r3, [r3, #12]
34006a92:	2b00      	cmp	r3, #0
34006a94:	d008      	beq.n	34006aa8 <HAL_RCC_OscConfig+0x24c>
34006a96:	687b      	ldr	r3, [r7, #4]
34006a98:	68db      	ldr	r3, [r3, #12]
34006a9a:	2b08      	cmp	r3, #8
34006a9c:	d004      	beq.n	34006aa8 <HAL_RCC_OscConfig+0x24c>
34006a9e:	f240 11b5 	movw	r1, #437	@ 0x1b5
34006aa2:	4818      	ldr	r0, [pc, #96]	@ (34006b04 <HAL_RCC_OscConfig+0x2a8>)
34006aa4:	f7fb f948 	bl	34001d38 <assert_failed>

    /* When the HSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
34006aa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34006aac:	2b00      	cmp	r3, #0
34006aae:	d023      	beq.n	34006af8 <HAL_RCC_OscConfig+0x29c>
34006ab0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34006ab4:	2b00      	cmp	r3, #0
34006ab6:	d01f      	beq.n	34006af8 <HAL_RCC_OscConfig+0x29c>
34006ab8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34006aba:	2b00      	cmp	r3, #0
34006abc:	d104      	bne.n	34006ac8 <HAL_RCC_OscConfig+0x26c>
        ((pll1src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34006abe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34006ac4:	2b00      	cmp	r3, #0
34006ac6:	d117      	bne.n	34006af8 <HAL_RCC_OscConfig+0x29c>
34006ac8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34006aca:	2b00      	cmp	r3, #0
34006acc:	d104      	bne.n	34006ad8 <HAL_RCC_OscConfig+0x27c>
        ((pll2src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34006ace:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006ad0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34006ad4:	2b00      	cmp	r3, #0
34006ad6:	d10f      	bne.n	34006af8 <HAL_RCC_OscConfig+0x29c>
34006ad8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34006ada:	2b00      	cmp	r3, #0
34006adc:	d104      	bne.n	34006ae8 <HAL_RCC_OscConfig+0x28c>
        ((pll3src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34006ade:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006ae0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34006ae4:	2b00      	cmp	r3, #0
34006ae6:	d107      	bne.n	34006af8 <HAL_RCC_OscConfig+0x29c>
34006ae8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34006aea:	2b00      	cmp	r3, #0
34006aec:	d13b      	bne.n	34006b66 <HAL_RCC_OscConfig+0x30a>
        ((pll4src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34006aee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006af0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34006af4:	2b00      	cmp	r3, #0
34006af6:	d036      	beq.n	34006b66 <HAL_RCC_OscConfig+0x30a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
34006af8:	687b      	ldr	r3, [r7, #4]
34006afa:	68db      	ldr	r3, [r3, #12]
34006afc:	2b00      	cmp	r3, #0
34006afe:	d107      	bne.n	34006b10 <HAL_RCC_OscConfig+0x2b4>
      {
        return HAL_ERROR;
34006b00:	2301      	movs	r3, #1
34006b02:	e3c5      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
34006b04:	3401e8c8 	.word	0x3401e8c8
34006b08:	56028000 	.word	0x56028000
34006b0c:	00018010 	.word	0x00018010
      }
      /* Otherwise, just the divider and calibration is allowed */
      else
      {
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
34006b10:	687b      	ldr	r3, [r7, #4]
34006b12:	691b      	ldr	r3, [r3, #16]
34006b14:	2b00      	cmp	r3, #0
34006b16:	d012      	beq.n	34006b3e <HAL_RCC_OscConfig+0x2e2>
34006b18:	687b      	ldr	r3, [r7, #4]
34006b1a:	691b      	ldr	r3, [r3, #16]
34006b1c:	2b80      	cmp	r3, #128	@ 0x80
34006b1e:	d00e      	beq.n	34006b3e <HAL_RCC_OscConfig+0x2e2>
34006b20:	687b      	ldr	r3, [r7, #4]
34006b22:	691b      	ldr	r3, [r3, #16]
34006b24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34006b28:	d009      	beq.n	34006b3e <HAL_RCC_OscConfig+0x2e2>
34006b2a:	687b      	ldr	r3, [r7, #4]
34006b2c:	691b      	ldr	r3, [r3, #16]
34006b2e:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
34006b32:	d004      	beq.n	34006b3e <HAL_RCC_OscConfig+0x2e2>
34006b34:	f240 11c7 	movw	r1, #455	@ 0x1c7
34006b38:	48a2      	ldr	r0, [pc, #648]	@ (34006dc4 <HAL_RCC_OscConfig+0x568>)
34006b3a:	f7fb f8fd 	bl	34001d38 <assert_failed>
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));
34006b3e:	687b      	ldr	r3, [r7, #4]
34006b40:	695b      	ldr	r3, [r3, #20]
34006b42:	2b7f      	cmp	r3, #127	@ 0x7f
34006b44:	d904      	bls.n	34006b50 <HAL_RCC_OscConfig+0x2f4>
34006b46:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
34006b4a:	489e      	ldr	r0, [pc, #632]	@ (34006dc4 <HAL_RCC_OscConfig+0x568>)
34006b4c:	f7fb f8f4 	bl	34001d38 <assert_failed>

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34006b50:	687b      	ldr	r3, [r7, #4]
34006b52:	691b      	ldr	r3, [r3, #16]
34006b54:	4618      	mov	r0, r3
34006b56:	f7ff fc49 	bl	340063ec <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
34006b5a:	687b      	ldr	r3, [r7, #4]
34006b5c:	695b      	ldr	r3, [r3, #20]
34006b5e:	4618      	mov	r0, r3
34006b60:	f7ff fc66 	bl	34006430 <LL_RCC_HSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
34006b64:	e056      	b.n	34006c14 <HAL_RCC_OscConfig+0x3b8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
34006b66:	687b      	ldr	r3, [r7, #4]
34006b68:	68db      	ldr	r3, [r3, #12]
34006b6a:	2b00      	cmp	r3, #0
34006b6c:	d03e      	beq.n	34006bec <HAL_RCC_OscConfig+0x390>
      {
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
34006b6e:	687b      	ldr	r3, [r7, #4]
34006b70:	691b      	ldr	r3, [r3, #16]
34006b72:	2b00      	cmp	r3, #0
34006b74:	d012      	beq.n	34006b9c <HAL_RCC_OscConfig+0x340>
34006b76:	687b      	ldr	r3, [r7, #4]
34006b78:	691b      	ldr	r3, [r3, #16]
34006b7a:	2b80      	cmp	r3, #128	@ 0x80
34006b7c:	d00e      	beq.n	34006b9c <HAL_RCC_OscConfig+0x340>
34006b7e:	687b      	ldr	r3, [r7, #4]
34006b80:	691b      	ldr	r3, [r3, #16]
34006b82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34006b86:	d009      	beq.n	34006b9c <HAL_RCC_OscConfig+0x340>
34006b88:	687b      	ldr	r3, [r7, #4]
34006b8a:	691b      	ldr	r3, [r3, #16]
34006b8c:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
34006b90:	d004      	beq.n	34006b9c <HAL_RCC_OscConfig+0x340>
34006b92:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
34006b96:	488b      	ldr	r0, [pc, #556]	@ (34006dc4 <HAL_RCC_OscConfig+0x568>)
34006b98:	f7fb f8ce 	bl	34001d38 <assert_failed>
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));
34006b9c:	687b      	ldr	r3, [r7, #4]
34006b9e:	695b      	ldr	r3, [r3, #20]
34006ba0:	2b7f      	cmp	r3, #127	@ 0x7f
34006ba2:	d904      	bls.n	34006bae <HAL_RCC_OscConfig+0x352>
34006ba4:	f240 11d7 	movw	r1, #471	@ 0x1d7
34006ba8:	4886      	ldr	r0, [pc, #536]	@ (34006dc4 <HAL_RCC_OscConfig+0x568>)
34006baa:	f7fb f8c5 	bl	34001d38 <assert_failed>

        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
34006bae:	f7ff fbed 	bl	3400638c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34006bb2:	f7fd f8e3 	bl	34003d7c <HAL_GetTick>
34006bb6:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
34006bb8:	e008      	b.n	34006bcc <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
34006bba:	f7fd f8df 	bl	34003d7c <HAL_GetTick>
34006bbe:	4602      	mov	r2, r0
34006bc0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006bc2:	1ad3      	subs	r3, r2, r3
34006bc4:	2b01      	cmp	r3, #1
34006bc6:	d901      	bls.n	34006bcc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
34006bc8:	2303      	movs	r3, #3
34006bca:	e361      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
        while (LL_RCC_HSI_IsReady() == 0U)
34006bcc:	f7ff fbfc 	bl	340063c8 <LL_RCC_HSI_IsReady>
34006bd0:	4603      	mov	r3, r0
34006bd2:	2b00      	cmp	r3, #0
34006bd4:	d0f1      	beq.n	34006bba <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34006bd6:	687b      	ldr	r3, [r7, #4]
34006bd8:	691b      	ldr	r3, [r3, #16]
34006bda:	4618      	mov	r0, r3
34006bdc:	f7ff fc06 	bl	340063ec <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
34006be0:	687b      	ldr	r3, [r7, #4]
34006be2:	695b      	ldr	r3, [r3, #20]
34006be4:	4618      	mov	r0, r3
34006be6:	f7ff fc23 	bl	34006430 <LL_RCC_HSI_SetCalibTrimming>
34006bea:	e013      	b.n	34006c14 <HAL_RCC_OscConfig+0x3b8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
34006bec:	f7ff fbdc 	bl	340063a8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34006bf0:	f7fd f8c4 	bl	34003d7c <HAL_GetTick>
34006bf4:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
34006bf6:	e008      	b.n	34006c0a <HAL_RCC_OscConfig+0x3ae>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
34006bf8:	f7fd f8c0 	bl	34003d7c <HAL_GetTick>
34006bfc:	4602      	mov	r2, r0
34006bfe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006c00:	1ad3      	subs	r3, r2, r3
34006c02:	2b01      	cmp	r3, #1
34006c04:	d901      	bls.n	34006c0a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
34006c06:	2303      	movs	r3, #3
34006c08:	e342      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
        while (LL_RCC_HSI_IsReady() != 0U)
34006c0a:	f7ff fbdd 	bl	340063c8 <LL_RCC_HSI_IsReady>
34006c0e:	4603      	mov	r3, r0
34006c10:	2b00      	cmp	r3, #0
34006c12:	d1f1      	bne.n	34006bf8 <HAL_RCC_OscConfig+0x39c>
      }
    }
  }

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
34006c14:	687b      	ldr	r3, [r7, #4]
34006c16:	681b      	ldr	r3, [r3, #0]
34006c18:	f003 0310 	and.w	r3, r3, #16
34006c1c:	2b00      	cmp	r3, #0
34006c1e:	f000 809e 	beq.w	34006d5e <HAL_RCC_OscConfig+0x502>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(pRCC_OscInitStruct->MSIState));
34006c22:	687b      	ldr	r3, [r7, #4]
34006c24:	69db      	ldr	r3, [r3, #28]
34006c26:	2b00      	cmp	r3, #0
34006c28:	d008      	beq.n	34006c3c <HAL_RCC_OscConfig+0x3e0>
34006c2a:	687b      	ldr	r3, [r7, #4]
34006c2c:	69db      	ldr	r3, [r3, #28]
34006c2e:	2b04      	cmp	r3, #4
34006c30:	d004      	beq.n	34006c3c <HAL_RCC_OscConfig+0x3e0>
34006c32:	f240 2105 	movw	r1, #517	@ 0x205
34006c36:	4863      	ldr	r0, [pc, #396]	@ (34006dc4 <HAL_RCC_OscConfig+0x568>)
34006c38:	f7fb f87e 	bl	34001d38 <assert_failed>

    /* When the MSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    /* but just to update the MSI calibration value */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_MSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
34006c3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34006c40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34006c44:	d028      	beq.n	34006c98 <HAL_RCC_OscConfig+0x43c>
34006c46:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34006c4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34006c4e:	d023      	beq.n	34006c98 <HAL_RCC_OscConfig+0x43c>
34006c50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34006c52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34006c56:	d104      	bne.n	34006c62 <HAL_RCC_OscConfig+0x406>
        ((pll1src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34006c58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34006c5e:	2b00      	cmp	r3, #0
34006c60:	d11a      	bne.n	34006c98 <HAL_RCC_OscConfig+0x43c>
34006c62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34006c64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34006c68:	d104      	bne.n	34006c74 <HAL_RCC_OscConfig+0x418>
        ((pll2src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34006c6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006c6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34006c70:	2b00      	cmp	r3, #0
34006c72:	d111      	bne.n	34006c98 <HAL_RCC_OscConfig+0x43c>
34006c74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34006c76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34006c7a:	d104      	bne.n	34006c86 <HAL_RCC_OscConfig+0x42a>
        ((pll3src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34006c7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006c7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34006c82:	2b00      	cmp	r3, #0
34006c84:	d108      	bne.n	34006c98 <HAL_RCC_OscConfig+0x43c>
34006c86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34006c88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34006c8c:	d119      	bne.n	34006cc2 <HAL_RCC_OscConfig+0x466>
        ((pll4src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34006c8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34006c90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34006c94:	2b00      	cmp	r3, #0
34006c96:	d014      	beq.n	34006cc2 <HAL_RCC_OscConfig+0x466>
    {
      /* When MSI is used as system clock it will not disabled */
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
34006c98:	687b      	ldr	r3, [r7, #4]
34006c9a:	69db      	ldr	r3, [r3, #28]
34006c9c:	2b00      	cmp	r3, #0
34006c9e:	d101      	bne.n	34006ca4 <HAL_RCC_OscConfig+0x448>
      {
        return HAL_ERROR;
34006ca0:	2301      	movs	r3, #1
34006ca2:	e2f5      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Check the parameters */
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
34006ca4:	687b      	ldr	r3, [r7, #4]
34006ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34006ca8:	2b1f      	cmp	r3, #31
34006caa:	d904      	bls.n	34006cb6 <HAL_RCC_OscConfig+0x45a>
34006cac:	f44f 7106 	mov.w	r1, #536	@ 0x218
34006cb0:	4844      	ldr	r0, [pc, #272]	@ (34006dc4 <HAL_RCC_OscConfig+0x568>)
34006cb2:	f7fb f841 	bl	34001d38 <assert_failed>

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34006cb6:	687b      	ldr	r3, [r7, #4]
34006cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34006cba:	4618      	mov	r0, r3
34006cbc:	f7ff fc20 	bl	34006500 <LL_RCC_MSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
34006cc0:	e04d      	b.n	34006d5e <HAL_RCC_OscConfig+0x502>
      }
    }
    else
    {
      /* Check the MSI State */
      if ((pRCC_OscInitStruct->MSIState) != RCC_MSI_OFF)
34006cc2:	687b      	ldr	r3, [r7, #4]
34006cc4:	69db      	ldr	r3, [r3, #28]
34006cc6:	2b00      	cmp	r3, #0
34006cc8:	d035      	beq.n	34006d36 <HAL_RCC_OscConfig+0x4da>
      {
        /* Check the parameters */
        assert_param(IS_RCC_MSI_FREQUENCY(pRCC_OscInitStruct->MSIFrequency));
34006cca:	687b      	ldr	r3, [r7, #4]
34006ccc:	6a1b      	ldr	r3, [r3, #32]
34006cce:	2b00      	cmp	r3, #0
34006cd0:	d009      	beq.n	34006ce6 <HAL_RCC_OscConfig+0x48a>
34006cd2:	687b      	ldr	r3, [r7, #4]
34006cd4:	6a1b      	ldr	r3, [r3, #32]
34006cd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34006cda:	d004      	beq.n	34006ce6 <HAL_RCC_OscConfig+0x48a>
34006cdc:	f44f 7109 	mov.w	r1, #548	@ 0x224
34006ce0:	4838      	ldr	r0, [pc, #224]	@ (34006dc4 <HAL_RCC_OscConfig+0x568>)
34006ce2:	f7fb f829 	bl	34001d38 <assert_failed>
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
34006ce6:	687b      	ldr	r3, [r7, #4]
34006ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34006cea:	2b1f      	cmp	r3, #31
34006cec:	d904      	bls.n	34006cf8 <HAL_RCC_OscConfig+0x49c>
34006cee:	f240 2125 	movw	r1, #549	@ 0x225
34006cf2:	4834      	ldr	r0, [pc, #208]	@ (34006dc4 <HAL_RCC_OscConfig+0x568>)
34006cf4:	f7fb f820 	bl	34001d38 <assert_failed>

        /* Set the frequency */
        __HAL_RCC_MSI_FREQUENCY_CONFIG(pRCC_OscInitStruct->MSIFrequency);
34006cf8:	687b      	ldr	r3, [r7, #4]
34006cfa:	6a1b      	ldr	r3, [r3, #32]
34006cfc:	4618      	mov	r0, r3
34006cfe:	f7ff fbdd 	bl	340064bc <LL_RCC_MSI_SetFrequency>

        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
34006d02:	f7ff fbab 	bl	3400645c <LL_RCC_MSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34006d06:	f7fd f839 	bl	34003d7c <HAL_GetTick>
34006d0a:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
34006d0c:	e008      	b.n	34006d20 <HAL_RCC_OscConfig+0x4c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34006d0e:	f7fd f835 	bl	34003d7c <HAL_GetTick>
34006d12:	4602      	mov	r2, r0
34006d14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006d16:	1ad3      	subs	r3, r2, r3
34006d18:	2b01      	cmp	r3, #1
34006d1a:	d901      	bls.n	34006d20 <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
34006d1c:	2303      	movs	r3, #3
34006d1e:	e2b7      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
        while (LL_RCC_MSI_IsReady() == 0U)
34006d20:	f7ff fbba 	bl	34006498 <LL_RCC_MSI_IsReady>
34006d24:	4603      	mov	r3, r0
34006d26:	2b00      	cmp	r3, #0
34006d28:	d0f1      	beq.n	34006d0e <HAL_RCC_OscConfig+0x4b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34006d2a:	687b      	ldr	r3, [r7, #4]
34006d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34006d2e:	4618      	mov	r0, r3
34006d30:	f7ff fbe6 	bl	34006500 <LL_RCC_MSI_SetCalibTrimming>
34006d34:	e013      	b.n	34006d5e <HAL_RCC_OscConfig+0x502>
      }
      else
      {
        /* Ignore MSI frequency and calibration values in disable case */
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
34006d36:	f7ff fb9f 	bl	34006478 <LL_RCC_MSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34006d3a:	f7fd f81f 	bl	34003d7c <HAL_GetTick>
34006d3e:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
34006d40:	e008      	b.n	34006d54 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34006d42:	f7fd f81b 	bl	34003d7c <HAL_GetTick>
34006d46:	4602      	mov	r2, r0
34006d48:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006d4a:	1ad3      	subs	r3, r2, r3
34006d4c:	2b01      	cmp	r3, #1
34006d4e:	d901      	bls.n	34006d54 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
34006d50:	2303      	movs	r3, #3
34006d52:	e29d      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
        while (LL_RCC_MSI_IsReady() != 0U)
34006d54:	f7ff fba0 	bl	34006498 <LL_RCC_MSI_IsReady>
34006d58:	4603      	mov	r3, r0
34006d5a:	2b00      	cmp	r3, #0
34006d5c:	d1f1      	bne.n	34006d42 <HAL_RCC_OscConfig+0x4e6>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
34006d5e:	687b      	ldr	r3, [r7, #4]
34006d60:	681b      	ldr	r3, [r3, #0]
34006d62:	f003 0308 	and.w	r3, r3, #8
34006d66:	2b00      	cmp	r3, #0
34006d68:	d03c      	beq.n	34006de4 <HAL_RCC_OscConfig+0x588>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));
34006d6a:	687b      	ldr	r3, [r7, #4]
34006d6c:	699b      	ldr	r3, [r3, #24]
34006d6e:	2b00      	cmp	r3, #0
34006d70:	d008      	beq.n	34006d84 <HAL_RCC_OscConfig+0x528>
34006d72:	687b      	ldr	r3, [r7, #4]
34006d74:	699b      	ldr	r3, [r3, #24]
34006d76:	2b01      	cmp	r3, #1
34006d78:	d004      	beq.n	34006d84 <HAL_RCC_OscConfig+0x528>
34006d7a:	f240 2155 	movw	r1, #597	@ 0x255
34006d7e:	4811      	ldr	r0, [pc, #68]	@ (34006dc4 <HAL_RCC_OscConfig+0x568>)
34006d80:	f7fa ffda 	bl	34001d38 <assert_failed>

    /* Check the LSI State */
    if ((pRCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
34006d84:	687b      	ldr	r3, [r7, #4]
34006d86:	699b      	ldr	r3, [r3, #24]
34006d88:	2b00      	cmp	r3, #0
34006d8a:	d014      	beq.n	34006db6 <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
34006d8c:	f7ff fbe0 	bl	34006550 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34006d90:	f7fc fff4 	bl	34003d7c <HAL_GetTick>
34006d94:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
34006d96:	e008      	b.n	34006daa <HAL_RCC_OscConfig+0x54e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
34006d98:	f7fc fff0 	bl	34003d7c <HAL_GetTick>
34006d9c:	4602      	mov	r2, r0
34006d9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006da0:	1ad3      	subs	r3, r2, r3
34006da2:	2b01      	cmp	r3, #1
34006da4:	d901      	bls.n	34006daa <HAL_RCC_OscConfig+0x54e>
        {
          return HAL_TIMEOUT;
34006da6:	2303      	movs	r3, #3
34006da8:	e272      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      while (LL_RCC_LSI_IsReady() == 0U)
34006daa:	f7ff fbef 	bl	3400658c <LL_RCC_LSI_IsReady>
34006dae:	4603      	mov	r3, r0
34006db0:	2b00      	cmp	r3, #0
34006db2:	d0f1      	beq.n	34006d98 <HAL_RCC_OscConfig+0x53c>
34006db4:	e016      	b.n	34006de4 <HAL_RCC_OscConfig+0x588>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
34006db6:	f7ff fbd9 	bl	3400656c <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34006dba:	f7fc ffdf 	bl	34003d7c <HAL_GetTick>
34006dbe:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() != 0U)
34006dc0:	e00b      	b.n	34006dda <HAL_RCC_OscConfig+0x57e>
34006dc2:	bf00      	nop
34006dc4:	3401e8c8 	.word	0x3401e8c8
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
34006dc8:	f7fc ffd8 	bl	34003d7c <HAL_GetTick>
34006dcc:	4602      	mov	r2, r0
34006dce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006dd0:	1ad3      	subs	r3, r2, r3
34006dd2:	2b01      	cmp	r3, #1
34006dd4:	d901      	bls.n	34006dda <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
34006dd6:	2303      	movs	r3, #3
34006dd8:	e25a      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      while (LL_RCC_LSI_IsReady() != 0U)
34006dda:	f7ff fbd7 	bl	3400658c <LL_RCC_LSI_IsReady>
34006dde:	4603      	mov	r3, r0
34006de0:	2b00      	cmp	r3, #0
34006de2:	d1f1      	bne.n	34006dc8 <HAL_RCC_OscConfig+0x56c>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
34006de4:	687b      	ldr	r3, [r7, #4]
34006de6:	681b      	ldr	r3, [r3, #0]
34006de8:	f003 0304 	and.w	r3, r3, #4
34006dec:	2b00      	cmp	r3, #0
34006dee:	f000 80a4 	beq.w	34006f3a <HAL_RCC_OscConfig+0x6de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));
34006df2:	687b      	ldr	r3, [r7, #4]
34006df4:	689b      	ldr	r3, [r3, #8]
34006df6:	2b00      	cmp	r3, #0
34006df8:	d013      	beq.n	34006e22 <HAL_RCC_OscConfig+0x5c6>
34006dfa:	687b      	ldr	r3, [r7, #4]
34006dfc:	689b      	ldr	r3, [r3, #8]
34006dfe:	2b02      	cmp	r3, #2
34006e00:	d00f      	beq.n	34006e22 <HAL_RCC_OscConfig+0x5c6>
34006e02:	687b      	ldr	r3, [r7, #4]
34006e04:	689b      	ldr	r3, [r3, #8]
34006e06:	f248 0202 	movw	r2, #32770	@ 0x8002
34006e0a:	4293      	cmp	r3, r2
34006e0c:	d009      	beq.n	34006e22 <HAL_RCC_OscConfig+0x5c6>
34006e0e:	687b      	ldr	r3, [r7, #4]
34006e10:	689b      	ldr	r3, [r3, #8]
34006e12:	4a9b      	ldr	r2, [pc, #620]	@ (34007080 <HAL_RCC_OscConfig+0x824>)
34006e14:	4293      	cmp	r3, r2
34006e16:	d004      	beq.n	34006e22 <HAL_RCC_OscConfig+0x5c6>
34006e18:	f44f 7120 	mov.w	r1, #640	@ 0x280
34006e1c:	4899      	ldr	r0, [pc, #612]	@ (34007084 <HAL_RCC_OscConfig+0x828>)
34006e1e:	f7fa ff8b 	bl	34001d38 <assert_failed>

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
34006e22:	687b      	ldr	r3, [r7, #4]
34006e24:	689b      	ldr	r3, [r3, #8]
34006e26:	2b02      	cmp	r3, #2
34006e28:	d104      	bne.n	34006e34 <HAL_RCC_OscConfig+0x5d8>
34006e2a:	4b97      	ldr	r3, [pc, #604]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e2c:	2202      	movs	r2, #2
34006e2e:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34006e32:	e055      	b.n	34006ee0 <HAL_RCC_OscConfig+0x684>
34006e34:	687b      	ldr	r3, [r7, #4]
34006e36:	689b      	ldr	r3, [r3, #8]
34006e38:	2b00      	cmp	r3, #0
34006e3a:	d112      	bne.n	34006e62 <HAL_RCC_OscConfig+0x606>
34006e3c:	4b92      	ldr	r3, [pc, #584]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34006e42:	461a      	mov	r2, r3
34006e44:	2302      	movs	r3, #2
34006e46:	6013      	str	r3, [r2, #0]
34006e48:	4b8f      	ldr	r3, [pc, #572]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34006e4c:	4a8e      	ldr	r2, [pc, #568]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34006e52:	6413      	str	r3, [r2, #64]	@ 0x40
34006e54:	4b8c      	ldr	r3, [pc, #560]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34006e58:	4a8b      	ldr	r2, [pc, #556]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34006e5e:	6413      	str	r3, [r2, #64]	@ 0x40
34006e60:	e03e      	b.n	34006ee0 <HAL_RCC_OscConfig+0x684>
34006e62:	687b      	ldr	r3, [r7, #4]
34006e64:	689b      	ldr	r3, [r3, #8]
34006e66:	f248 0202 	movw	r2, #32770	@ 0x8002
34006e6a:	4293      	cmp	r3, r2
34006e6c:	d110      	bne.n	34006e90 <HAL_RCC_OscConfig+0x634>
34006e6e:	4b86      	ldr	r3, [pc, #536]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34006e72:	4a85      	ldr	r2, [pc, #532]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34006e78:	6413      	str	r3, [r2, #64]	@ 0x40
34006e7a:	4b83      	ldr	r3, [pc, #524]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34006e7e:	4a82      	ldr	r2, [pc, #520]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34006e84:	6413      	str	r3, [r2, #64]	@ 0x40
34006e86:	4b80      	ldr	r3, [pc, #512]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e88:	2202      	movs	r2, #2
34006e8a:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34006e8e:	e027      	b.n	34006ee0 <HAL_RCC_OscConfig+0x684>
34006e90:	687b      	ldr	r3, [r7, #4]
34006e92:	689b      	ldr	r3, [r3, #8]
34006e94:	4a7a      	ldr	r2, [pc, #488]	@ (34007080 <HAL_RCC_OscConfig+0x824>)
34006e96:	4293      	cmp	r3, r2
34006e98:	d110      	bne.n	34006ebc <HAL_RCC_OscConfig+0x660>
34006e9a:	4b7b      	ldr	r3, [pc, #492]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34006e9e:	4a7a      	ldr	r2, [pc, #488]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006ea0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34006ea4:	6413      	str	r3, [r2, #64]	@ 0x40
34006ea6:	4b78      	ldr	r3, [pc, #480]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34006eaa:	4a77      	ldr	r2, [pc, #476]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006eac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
34006eb0:	6413      	str	r3, [r2, #64]	@ 0x40
34006eb2:	4b75      	ldr	r3, [pc, #468]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006eb4:	2202      	movs	r2, #2
34006eb6:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34006eba:	e011      	b.n	34006ee0 <HAL_RCC_OscConfig+0x684>
34006ebc:	4b72      	ldr	r3, [pc, #456]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006ebe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34006ec2:	461a      	mov	r2, r3
34006ec4:	2302      	movs	r3, #2
34006ec6:	6013      	str	r3, [r2, #0]
34006ec8:	4b6f      	ldr	r3, [pc, #444]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34006ecc:	4a6e      	ldr	r2, [pc, #440]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006ece:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34006ed2:	6413      	str	r3, [r2, #64]	@ 0x40
34006ed4:	4b6c      	ldr	r3, [pc, #432]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34006ed8:	4a6b      	ldr	r2, [pc, #428]	@ (34007088 <HAL_RCC_OscConfig+0x82c>)
34006eda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34006ede:	6413      	str	r3, [r2, #64]	@ 0x40
    /* Check the LSE State */
    if ((pRCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
34006ee0:	687b      	ldr	r3, [r7, #4]
34006ee2:	689b      	ldr	r3, [r3, #8]
34006ee4:	2b00      	cmp	r3, #0
34006ee6:	d014      	beq.n	34006f12 <HAL_RCC_OscConfig+0x6b6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34006ee8:	f7fc ff48 	bl	34003d7c <HAL_GetTick>
34006eec:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
34006eee:	e00a      	b.n	34006f06 <HAL_RCC_OscConfig+0x6aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34006ef0:	f7fc ff44 	bl	34003d7c <HAL_GetTick>
34006ef4:	4602      	mov	r2, r0
34006ef6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006ef8:	1ad3      	subs	r3, r2, r3
34006efa:	f241 3288 	movw	r2, #5000	@ 0x1388
34006efe:	4293      	cmp	r3, r2
34006f00:	d901      	bls.n	34006f06 <HAL_RCC_OscConfig+0x6aa>
        {
          return HAL_TIMEOUT;
34006f02:	2303      	movs	r3, #3
34006f04:	e1c4      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      while (LL_RCC_LSE_IsReady() == 0U)
34006f06:	f7ff fb11 	bl	3400652c <LL_RCC_LSE_IsReady>
34006f0a:	4603      	mov	r3, r0
34006f0c:	2b00      	cmp	r3, #0
34006f0e:	d0ef      	beq.n	34006ef0 <HAL_RCC_OscConfig+0x694>
34006f10:	e013      	b.n	34006f3a <HAL_RCC_OscConfig+0x6de>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34006f12:	f7fc ff33 	bl	34003d7c <HAL_GetTick>
34006f16:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
34006f18:	e00a      	b.n	34006f30 <HAL_RCC_OscConfig+0x6d4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34006f1a:	f7fc ff2f 	bl	34003d7c <HAL_GetTick>
34006f1e:	4602      	mov	r2, r0
34006f20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34006f22:	1ad3      	subs	r3, r2, r3
34006f24:	f241 3288 	movw	r2, #5000	@ 0x1388
34006f28:	4293      	cmp	r3, r2
34006f2a:	d901      	bls.n	34006f30 <HAL_RCC_OscConfig+0x6d4>
        {
          return HAL_TIMEOUT;
34006f2c:	2303      	movs	r3, #3
34006f2e:	e1af      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      while (LL_RCC_LSE_IsReady() != 0U)
34006f30:	f7ff fafc 	bl	3400652c <LL_RCC_LSE_IsReady>
34006f34:	4603      	mov	r3, r0
34006f36:	2b00      	cmp	r3, #0
34006f38:	d1ef      	bne.n	34006f1a <HAL_RCC_OscConfig+0x6be>
    }
  }

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL1.PLLState));
34006f3a:	687b      	ldr	r3, [r7, #4]
34006f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34006f3e:	2b00      	cmp	r3, #0
34006f40:	d010      	beq.n	34006f64 <HAL_RCC_OscConfig+0x708>
34006f42:	687b      	ldr	r3, [r7, #4]
34006f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34006f46:	2b01      	cmp	r3, #1
34006f48:	d00c      	beq.n	34006f64 <HAL_RCC_OscConfig+0x708>
34006f4a:	687b      	ldr	r3, [r7, #4]
34006f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34006f4e:	2b02      	cmp	r3, #2
34006f50:	d008      	beq.n	34006f64 <HAL_RCC_OscConfig+0x708>
34006f52:	687b      	ldr	r3, [r7, #4]
34006f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34006f56:	2b03      	cmp	r3, #3
34006f58:	d004      	beq.n	34006f64 <HAL_RCC_OscConfig+0x708>
34006f5a:	f240 21a5 	movw	r1, #677	@ 0x2a5
34006f5e:	4849      	ldr	r0, [pc, #292]	@ (34007084 <HAL_RCC_OscConfig+0x828>)
34006f60:	f7fa feea 	bl	34001d38 <assert_failed>

  if (pRCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
34006f64:	687b      	ldr	r3, [r7, #4]
34006f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34006f68:	2b00      	cmp	r3, #0
34006f6a:	d04c      	beq.n	34007006 <HAL_RCC_OscConfig+0x7aa>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1));
34006f6c:	687b      	ldr	r3, [r7, #4]
34006f6e:	3328      	adds	r3, #40	@ 0x28
34006f70:	4619      	mov	r1, r3
34006f72:	2000      	movs	r0, #0
34006f74:	f001 f8e0 	bl	34008138 <RCC_PLL_IsNewConfig>
34006f78:	6678      	str	r0, [r7, #100]	@ 0x64
    uint32_t pll1_ready = LL_RCC_PLL1_IsReady();
34006f7a:	f7ff fb3f 	bl	340065fc <LL_RCC_PLL1_IsReady>
34006f7e:	6638      	str	r0, [r7, #96]	@ 0x60
    if (new_pll_config == 1U)
34006f80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
34006f82:	2b01      	cmp	r3, #1
34006f84:	d130      	bne.n	34006fe8 <HAL_RCC_OscConfig+0x78c>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34006f86:	f7ff fc11 	bl	340067ac <LL_RCC_IC1_GetSource>
34006f8a:	65f8      	str	r0, [r7, #92]	@ 0x5c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34006f8c:	f7ff fc2c 	bl	340067e8 <LL_RCC_IC2_GetSource>
34006f90:	65b8      	str	r0, [r7, #88]	@ 0x58
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34006f92:	f7ff fc47 	bl	34006824 <LL_RCC_IC6_GetSource>
34006f96:	6578      	str	r0, [r7, #84]	@ 0x54
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34006f98:	f7ff fc52 	bl	34006840 <LL_RCC_IC11_GetSource>
34006f9c:	6538      	str	r0, [r7, #80]	@ 0x50
      /* PLL1 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL1))
34006f9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34006fa2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34006fa6:	d104      	bne.n	34006fb2 <HAL_RCC_OscConfig+0x756>
34006fa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
34006faa:	2b00      	cmp	r3, #0
34006fac:	d101      	bne.n	34006fb2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
34006fae:	2301      	movs	r3, #1
34006fb0:	e16e      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }

      /* PLL1 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL1) ||
34006fb2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34006fb6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34006fba:	d10a      	bne.n	34006fd2 <HAL_RCC_OscConfig+0x776>
34006fbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
34006fbe:	2b00      	cmp	r3, #0
34006fc0:	d005      	beq.n	34006fce <HAL_RCC_OscConfig+0x772>
34006fc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34006fc4:	2b00      	cmp	r3, #0
34006fc6:	d002      	beq.n	34006fce <HAL_RCC_OscConfig+0x772>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL1) ||
34006fc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
34006fca:	2b00      	cmp	r3, #0
34006fcc:	d101      	bne.n	34006fd2 <HAL_RCC_OscConfig+0x776>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL1)))
      {
        return HAL_ERROR;
34006fce:	2301      	movs	r3, #1
34006fd0:	e15e      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL1 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1)) != HAL_OK)
34006fd2:	687b      	ldr	r3, [r7, #4]
34006fd4:	3328      	adds	r3, #40	@ 0x28
34006fd6:	4619      	mov	r1, r3
34006fd8:	2000      	movs	r0, #0
34006fda:	f000 fedd 	bl	34007d98 <RCC_PLL_Config>
34006fde:	4603      	mov	r3, r0
34006fe0:	2b00      	cmp	r3, #0
34006fe2:	d010      	beq.n	34007006 <HAL_RCC_OscConfig+0x7aa>
      {
        return HAL_ERROR;
34006fe4:	2301      	movs	r3, #1
34006fe6:	e153      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
    }
    else if ((pRCC_OscInitStruct->PLL1.PLLState == RCC_PLL_ON) && (pll1_ready == 0U))
34006fe8:	687b      	ldr	r3, [r7, #4]
34006fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34006fec:	2b02      	cmp	r3, #2
34006fee:	d10a      	bne.n	34007006 <HAL_RCC_OscConfig+0x7aa>
34006ff0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
34006ff2:	2b00      	cmp	r3, #0
34006ff4:	d107      	bne.n	34007006 <HAL_RCC_OscConfig+0x7aa>
    {
      if (RCC_PLL_Enable(RCC_PLL1_CONFIG) != HAL_OK)
34006ff6:	2000      	movs	r0, #0
34006ff8:	f001 f872 	bl	340080e0 <RCC_PLL_Enable>
34006ffc:	4603      	mov	r3, r0
34006ffe:	2b00      	cmp	r3, #0
34007000:	d001      	beq.n	34007006 <HAL_RCC_OscConfig+0x7aa>
      {
        return HAL_ERROR;
34007002:	2301      	movs	r3, #1
34007004:	e144      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
    }
  }

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL2.PLLState));
34007006:	687b      	ldr	r3, [r7, #4]
34007008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400700a:	2b00      	cmp	r3, #0
3400700c:	d010      	beq.n	34007030 <HAL_RCC_OscConfig+0x7d4>
3400700e:	687b      	ldr	r3, [r7, #4]
34007010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34007012:	2b01      	cmp	r3, #1
34007014:	d00c      	beq.n	34007030 <HAL_RCC_OscConfig+0x7d4>
34007016:	687b      	ldr	r3, [r7, #4]
34007018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400701a:	2b02      	cmp	r3, #2
3400701c:	d008      	beq.n	34007030 <HAL_RCC_OscConfig+0x7d4>
3400701e:	687b      	ldr	r3, [r7, #4]
34007020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34007022:	2b03      	cmp	r3, #3
34007024:	d004      	beq.n	34007030 <HAL_RCC_OscConfig+0x7d4>
34007026:	f240 21d3 	movw	r1, #723	@ 0x2d3
3400702a:	4816      	ldr	r0, [pc, #88]	@ (34007084 <HAL_RCC_OscConfig+0x828>)
3400702c:	f7fa fe84 	bl	34001d38 <assert_failed>

  if (pRCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
34007030:	687b      	ldr	r3, [r7, #4]
34007032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34007034:	2b00      	cmp	r3, #0
34007036:	d056      	beq.n	340070e6 <HAL_RCC_OscConfig+0x88a>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2));
34007038:	687b      	ldr	r3, [r7, #4]
3400703a:	3344      	adds	r3, #68	@ 0x44
3400703c:	4619      	mov	r1, r3
3400703e:	2001      	movs	r0, #1
34007040:	f001 f87a 	bl	34008138 <RCC_PLL_IsNewConfig>
34007044:	64f8      	str	r0, [r7, #76]	@ 0x4c
    uint32_t pll2_ready = LL_RCC_PLL2_IsReady();
34007046:	f7ff fb0f 	bl	34006668 <LL_RCC_PLL2_IsReady>
3400704a:	64b8      	str	r0, [r7, #72]	@ 0x48
    if (new_pll_config == 1U)
3400704c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
3400704e:	2b01      	cmp	r3, #1
34007050:	d13a      	bne.n	340070c8 <HAL_RCC_OscConfig+0x86c>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34007052:	f7ff fbab 	bl	340067ac <LL_RCC_IC1_GetSource>
34007056:	6478      	str	r0, [r7, #68]	@ 0x44
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34007058:	f7ff fbc6 	bl	340067e8 <LL_RCC_IC2_GetSource>
3400705c:	6438      	str	r0, [r7, #64]	@ 0x40
      uint32_t ic6src = LL_RCC_IC6_GetSource();
3400705e:	f7ff fbe1 	bl	34006824 <LL_RCC_IC6_GetSource>
34007062:	63f8      	str	r0, [r7, #60]	@ 0x3c
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34007064:	f7ff fbec 	bl	34006840 <LL_RCC_IC11_GetSource>
34007068:	63b8      	str	r0, [r7, #56]	@ 0x38
      /* PLL2 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL2))
3400706a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3400706e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34007072:	d10b      	bne.n	3400708c <HAL_RCC_OscConfig+0x830>
34007074:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34007076:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400707a:	d107      	bne.n	3400708c <HAL_RCC_OscConfig+0x830>
      {
        return HAL_ERROR;
3400707c:	2301      	movs	r3, #1
3400707e:	e107      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
34007080:	00018002 	.word	0x00018002
34007084:	3401e8c8 	.word	0x3401e8c8
34007088:	56028000 	.word	0x56028000
      }

      /* PLL2 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL2) ||
3400708c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34007090:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007094:	d10d      	bne.n	340070b2 <HAL_RCC_OscConfig+0x856>
34007096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34007098:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400709c:	d007      	beq.n	340070ae <HAL_RCC_OscConfig+0x852>
3400709e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
340070a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340070a4:	d003      	beq.n	340070ae <HAL_RCC_OscConfig+0x852>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL2) ||
340070a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
340070a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340070ac:	d101      	bne.n	340070b2 <HAL_RCC_OscConfig+0x856>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL2)))
      {
        return HAL_ERROR;
340070ae:	2301      	movs	r3, #1
340070b0:	e0ee      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL2 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2)) != HAL_OK)
340070b2:	687b      	ldr	r3, [r7, #4]
340070b4:	3344      	adds	r3, #68	@ 0x44
340070b6:	4619      	mov	r1, r3
340070b8:	2001      	movs	r0, #1
340070ba:	f000 fe6d 	bl	34007d98 <RCC_PLL_Config>
340070be:	4603      	mov	r3, r0
340070c0:	2b00      	cmp	r3, #0
340070c2:	d010      	beq.n	340070e6 <HAL_RCC_OscConfig+0x88a>
      {
        return HAL_ERROR;
340070c4:	2301      	movs	r3, #1
340070c6:	e0e3      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
    }
    else if ((pRCC_OscInitStruct->PLL2.PLLState == RCC_PLL_ON) && (pll2_ready == 0U))
340070c8:	687b      	ldr	r3, [r7, #4]
340070ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340070cc:	2b02      	cmp	r3, #2
340070ce:	d10a      	bne.n	340070e6 <HAL_RCC_OscConfig+0x88a>
340070d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
340070d2:	2b00      	cmp	r3, #0
340070d4:	d107      	bne.n	340070e6 <HAL_RCC_OscConfig+0x88a>
    {
      if (RCC_PLL_Enable(RCC_PLL2_CONFIG) != HAL_OK)
340070d6:	2001      	movs	r0, #1
340070d8:	f001 f802 	bl	340080e0 <RCC_PLL_Enable>
340070dc:	4603      	mov	r3, r0
340070de:	2b00      	cmp	r3, #0
340070e0:	d001      	beq.n	340070e6 <HAL_RCC_OscConfig+0x88a>
      {
        return HAL_ERROR;
340070e2:	2301      	movs	r3, #1
340070e4:	e0d4      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
    }
  }

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL3.PLLState));
340070e6:	687b      	ldr	r3, [r7, #4]
340070e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340070ea:	2b00      	cmp	r3, #0
340070ec:	d010      	beq.n	34007110 <HAL_RCC_OscConfig+0x8b4>
340070ee:	687b      	ldr	r3, [r7, #4]
340070f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340070f2:	2b01      	cmp	r3, #1
340070f4:	d00c      	beq.n	34007110 <HAL_RCC_OscConfig+0x8b4>
340070f6:	687b      	ldr	r3, [r7, #4]
340070f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340070fa:	2b02      	cmp	r3, #2
340070fc:	d008      	beq.n	34007110 <HAL_RCC_OscConfig+0x8b4>
340070fe:	687b      	ldr	r3, [r7, #4]
34007100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34007102:	2b03      	cmp	r3, #3
34007104:	d004      	beq.n	34007110 <HAL_RCC_OscConfig+0x8b4>
34007106:	f240 3101 	movw	r1, #769	@ 0x301
3400710a:	4863      	ldr	r0, [pc, #396]	@ (34007298 <HAL_RCC_OscConfig+0xa3c>)
3400710c:	f7fa fe14 	bl	34001d38 <assert_failed>

  if (pRCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
34007110:	687b      	ldr	r3, [r7, #4]
34007112:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34007114:	2b00      	cmp	r3, #0
34007116:	d050      	beq.n	340071ba <HAL_RCC_OscConfig+0x95e>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3));
34007118:	687b      	ldr	r3, [r7, #4]
3400711a:	3360      	adds	r3, #96	@ 0x60
3400711c:	4619      	mov	r1, r3
3400711e:	2002      	movs	r0, #2
34007120:	f001 f80a 	bl	34008138 <RCC_PLL_IsNewConfig>
34007124:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t pll3_ready = LL_RCC_PLL1_IsReady();
34007126:	f7ff fa69 	bl	340065fc <LL_RCC_PLL1_IsReady>
3400712a:	6338      	str	r0, [r7, #48]	@ 0x30
    if (new_pll_config == 1U)
3400712c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3400712e:	2b01      	cmp	r3, #1
34007130:	d134      	bne.n	3400719c <HAL_RCC_OscConfig+0x940>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34007132:	f7ff fb3b 	bl	340067ac <LL_RCC_IC1_GetSource>
34007136:	62f8      	str	r0, [r7, #44]	@ 0x2c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34007138:	f7ff fb56 	bl	340067e8 <LL_RCC_IC2_GetSource>
3400713c:	62b8      	str	r0, [r7, #40]	@ 0x28
      uint32_t ic6src = LL_RCC_IC6_GetSource();
3400713e:	f7ff fb71 	bl	34006824 <LL_RCC_IC6_GetSource>
34007142:	6278      	str	r0, [r7, #36]	@ 0x24
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34007144:	f7ff fb7c 	bl	34006840 <LL_RCC_IC11_GetSource>
34007148:	6238      	str	r0, [r7, #32]
      /* PLL3 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL3))
3400714a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3400714e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34007152:	d105      	bne.n	34007160 <HAL_RCC_OscConfig+0x904>
34007154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34007156:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400715a:	d101      	bne.n	34007160 <HAL_RCC_OscConfig+0x904>
      {
        return HAL_ERROR;
3400715c:	2301      	movs	r3, #1
3400715e:	e097      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL3 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL3) ||
34007160:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34007164:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007168:	d10d      	bne.n	34007186 <HAL_RCC_OscConfig+0x92a>
3400716a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3400716c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007170:	d007      	beq.n	34007182 <HAL_RCC_OscConfig+0x926>
34007172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34007174:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007178:	d003      	beq.n	34007182 <HAL_RCC_OscConfig+0x926>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL3) ||
3400717a:	6a3b      	ldr	r3, [r7, #32]
3400717c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007180:	d101      	bne.n	34007186 <HAL_RCC_OscConfig+0x92a>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL3)))
      {
        return HAL_ERROR;
34007182:	2301      	movs	r3, #1
34007184:	e084      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL3 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3)) != HAL_OK)
34007186:	687b      	ldr	r3, [r7, #4]
34007188:	3360      	adds	r3, #96	@ 0x60
3400718a:	4619      	mov	r1, r3
3400718c:	2002      	movs	r0, #2
3400718e:	f000 fe03 	bl	34007d98 <RCC_PLL_Config>
34007192:	4603      	mov	r3, r0
34007194:	2b00      	cmp	r3, #0
34007196:	d010      	beq.n	340071ba <HAL_RCC_OscConfig+0x95e>
      {
        return HAL_ERROR;
34007198:	2301      	movs	r3, #1
3400719a:	e079      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
    }
    else if ((pRCC_OscInitStruct->PLL3.PLLState == RCC_PLL_ON) && (pll3_ready == 0U))
3400719c:	687b      	ldr	r3, [r7, #4]
3400719e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
340071a0:	2b02      	cmp	r3, #2
340071a2:	d10a      	bne.n	340071ba <HAL_RCC_OscConfig+0x95e>
340071a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
340071a6:	2b00      	cmp	r3, #0
340071a8:	d107      	bne.n	340071ba <HAL_RCC_OscConfig+0x95e>
    {
      if (RCC_PLL_Enable(RCC_PLL3_CONFIG) != HAL_OK)
340071aa:	2002      	movs	r0, #2
340071ac:	f000 ff98 	bl	340080e0 <RCC_PLL_Enable>
340071b0:	4603      	mov	r3, r0
340071b2:	2b00      	cmp	r3, #0
340071b4:	d001      	beq.n	340071ba <HAL_RCC_OscConfig+0x95e>
      {
        return HAL_ERROR;
340071b6:	2301      	movs	r3, #1
340071b8:	e06a      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
    }
  }

  /*-------------------------------- PLL4 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL4.PLLState));
340071ba:	687b      	ldr	r3, [r7, #4]
340071bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340071be:	2b00      	cmp	r3, #0
340071c0:	d010      	beq.n	340071e4 <HAL_RCC_OscConfig+0x988>
340071c2:	687b      	ldr	r3, [r7, #4]
340071c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340071c6:	2b01      	cmp	r3, #1
340071c8:	d00c      	beq.n	340071e4 <HAL_RCC_OscConfig+0x988>
340071ca:	687b      	ldr	r3, [r7, #4]
340071cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340071ce:	2b02      	cmp	r3, #2
340071d0:	d008      	beq.n	340071e4 <HAL_RCC_OscConfig+0x988>
340071d2:	687b      	ldr	r3, [r7, #4]
340071d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340071d6:	2b03      	cmp	r3, #3
340071d8:	d004      	beq.n	340071e4 <HAL_RCC_OscConfig+0x988>
340071da:	f240 312e 	movw	r1, #814	@ 0x32e
340071de:	482e      	ldr	r0, [pc, #184]	@ (34007298 <HAL_RCC_OscConfig+0xa3c>)
340071e0:	f7fa fdaa 	bl	34001d38 <assert_failed>

  if (pRCC_OscInitStruct->PLL4.PLLState != RCC_PLL_NONE)
340071e4:	687b      	ldr	r3, [r7, #4]
340071e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340071e8:	2b00      	cmp	r3, #0
340071ea:	d050      	beq.n	3400728e <HAL_RCC_OscConfig+0xa32>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4));
340071ec:	687b      	ldr	r3, [r7, #4]
340071ee:	337c      	adds	r3, #124	@ 0x7c
340071f0:	4619      	mov	r1, r3
340071f2:	2003      	movs	r0, #3
340071f4:	f000 ffa0 	bl	34008138 <RCC_PLL_IsNewConfig>
340071f8:	61f8      	str	r0, [r7, #28]
    uint32_t pll4_ready = LL_RCC_PLL4_IsReady();
340071fa:	f7ff faa1 	bl	34006740 <LL_RCC_PLL4_IsReady>
340071fe:	61b8      	str	r0, [r7, #24]

    if (new_pll_config == 1U)
34007200:	69fb      	ldr	r3, [r7, #28]
34007202:	2b01      	cmp	r3, #1
34007204:	d134      	bne.n	34007270 <HAL_RCC_OscConfig+0xa14>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34007206:	f7ff fad1 	bl	340067ac <LL_RCC_IC1_GetSource>
3400720a:	6178      	str	r0, [r7, #20]
      uint32_t ic2src = LL_RCC_IC2_GetSource();
3400720c:	f7ff faec 	bl	340067e8 <LL_RCC_IC2_GetSource>
34007210:	6138      	str	r0, [r7, #16]
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34007212:	f7ff fb07 	bl	34006824 <LL_RCC_IC6_GetSource>
34007216:	60f8      	str	r0, [r7, #12]
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34007218:	f7ff fb12 	bl	34006840 <LL_RCC_IC11_GetSource>
3400721c:	60b8      	str	r0, [r7, #8]
      /* PLL4 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL4))
3400721e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34007222:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34007226:	d105      	bne.n	34007234 <HAL_RCC_OscConfig+0x9d8>
34007228:	697b      	ldr	r3, [r7, #20]
3400722a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400722e:	d101      	bne.n	34007234 <HAL_RCC_OscConfig+0x9d8>
      {
        return HAL_ERROR;
34007230:	2301      	movs	r3, #1
34007232:	e02d      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL4 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL4) ||
34007234:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34007238:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400723c:	d10d      	bne.n	3400725a <HAL_RCC_OscConfig+0x9fe>
3400723e:	693b      	ldr	r3, [r7, #16]
34007240:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007244:	d007      	beq.n	34007256 <HAL_RCC_OscConfig+0x9fa>
34007246:	68fb      	ldr	r3, [r7, #12]
34007248:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400724c:	d003      	beq.n	34007256 <HAL_RCC_OscConfig+0x9fa>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL4) ||
3400724e:	68bb      	ldr	r3, [r7, #8]
34007250:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007254:	d101      	bne.n	3400725a <HAL_RCC_OscConfig+0x9fe>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL4)))
      {
        return HAL_ERROR;
34007256:	2301      	movs	r3, #1
34007258:	e01a      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
      /* PLL4 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4)) != HAL_OK)
3400725a:	687b      	ldr	r3, [r7, #4]
3400725c:	337c      	adds	r3, #124	@ 0x7c
3400725e:	4619      	mov	r1, r3
34007260:	2003      	movs	r0, #3
34007262:	f000 fd99 	bl	34007d98 <RCC_PLL_Config>
34007266:	4603      	mov	r3, r0
34007268:	2b00      	cmp	r3, #0
3400726a:	d010      	beq.n	3400728e <HAL_RCC_OscConfig+0xa32>
      {
        return HAL_ERROR;
3400726c:	2301      	movs	r3, #1
3400726e:	e00f      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
      }
    }
    else if ((pRCC_OscInitStruct->PLL4.PLLState == RCC_PLL_ON) && (pll4_ready == 0U))
34007270:	687b      	ldr	r3, [r7, #4]
34007272:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34007274:	2b02      	cmp	r3, #2
34007276:	d10a      	bne.n	3400728e <HAL_RCC_OscConfig+0xa32>
34007278:	69bb      	ldr	r3, [r7, #24]
3400727a:	2b00      	cmp	r3, #0
3400727c:	d107      	bne.n	3400728e <HAL_RCC_OscConfig+0xa32>
    {
      if (RCC_PLL_Enable(RCC_PLL4_CONFIG) != HAL_OK)
3400727e:	2003      	movs	r0, #3
34007280:	f000 ff2e 	bl	340080e0 <RCC_PLL_Enable>
34007284:	4603      	mov	r3, r0
34007286:	2b00      	cmp	r3, #0
34007288:	d001      	beq.n	3400728e <HAL_RCC_OscConfig+0xa32>
      {
        return HAL_ERROR;
3400728a:	2301      	movs	r3, #1
3400728c:	e000      	b.n	34007290 <HAL_RCC_OscConfig+0xa34>
    {
      /* Nothing to do */
    }
  }

  return HAL_OK;
3400728e:	2300      	movs	r3, #0
}
34007290:	4618      	mov	r0, r3
34007292:	3788      	adds	r7, #136	@ 0x88
34007294:	46bd      	mov	sp, r7
34007296:	bd80      	pop	{r7, pc}
34007298:	3401e8c8 	.word	0x3401e8c8

3400729c <HAL_RCC_ClockConfig>:
  *         You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
3400729c:	b580      	push	{r7, lr}
3400729e:	b084      	sub	sp, #16
340072a0:	af00      	add	r7, sp, #0
340072a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
340072a4:	687b      	ldr	r3, [r7, #4]
340072a6:	2b00      	cmp	r3, #0
340072a8:	d102      	bne.n	340072b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
340072aa:	2301      	movs	r3, #1
340072ac:	f000 bc6d 	b.w	34007b8a <HAL_RCC_ClockConfig+0x8ee>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(pRCC_ClkInitStruct->ClockType));
340072b0:	687b      	ldr	r3, [r7, #4]
340072b2:	681b      	ldr	r3, [r3, #0]
340072b4:	2b7f      	cmp	r3, #127	@ 0x7f
340072b6:	d904      	bls.n	340072c2 <HAL_RCC_ClockConfig+0x26>
340072b8:	f240 317e 	movw	r1, #894	@ 0x37e
340072bc:	4880      	ldr	r0, [pc, #512]	@ (340074c0 <HAL_RCC_ClockConfig+0x224>)
340072be:	f7fa fd3b 	bl	34001d38 <assert_failed>

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
340072c2:	687b      	ldr	r3, [r7, #4]
340072c4:	681b      	ldr	r3, [r3, #0]
340072c6:	f003 0308 	and.w	r3, r3, #8
340072ca:	2b00      	cmp	r3, #0
340072cc:	d035      	beq.n	3400733a <HAL_RCC_ClockConfig+0x9e>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
340072ce:	687b      	ldr	r3, [r7, #4]
340072d0:	691b      	ldr	r3, [r3, #16]
340072d2:	2b00      	cmp	r3, #0
340072d4:	d020      	beq.n	34007318 <HAL_RCC_ClockConfig+0x7c>
340072d6:	687b      	ldr	r3, [r7, #4]
340072d8:	691b      	ldr	r3, [r3, #16]
340072da:	2b01      	cmp	r3, #1
340072dc:	d01c      	beq.n	34007318 <HAL_RCC_ClockConfig+0x7c>
340072de:	687b      	ldr	r3, [r7, #4]
340072e0:	691b      	ldr	r3, [r3, #16]
340072e2:	2b02      	cmp	r3, #2
340072e4:	d018      	beq.n	34007318 <HAL_RCC_ClockConfig+0x7c>
340072e6:	687b      	ldr	r3, [r7, #4]
340072e8:	691b      	ldr	r3, [r3, #16]
340072ea:	2b03      	cmp	r3, #3
340072ec:	d014      	beq.n	34007318 <HAL_RCC_ClockConfig+0x7c>
340072ee:	687b      	ldr	r3, [r7, #4]
340072f0:	691b      	ldr	r3, [r3, #16]
340072f2:	2b04      	cmp	r3, #4
340072f4:	d010      	beq.n	34007318 <HAL_RCC_ClockConfig+0x7c>
340072f6:	687b      	ldr	r3, [r7, #4]
340072f8:	691b      	ldr	r3, [r3, #16]
340072fa:	2b05      	cmp	r3, #5
340072fc:	d00c      	beq.n	34007318 <HAL_RCC_ClockConfig+0x7c>
340072fe:	687b      	ldr	r3, [r7, #4]
34007300:	691b      	ldr	r3, [r3, #16]
34007302:	2b06      	cmp	r3, #6
34007304:	d008      	beq.n	34007318 <HAL_RCC_ClockConfig+0x7c>
34007306:	687b      	ldr	r3, [r7, #4]
34007308:	691b      	ldr	r3, [r3, #16]
3400730a:	2b07      	cmp	r3, #7
3400730c:	d004      	beq.n	34007318 <HAL_RCC_ClockConfig+0x7c>
3400730e:	f240 3185 	movw	r1, #901	@ 0x385
34007312:	486b      	ldr	r0, [pc, #428]	@ (340074c0 <HAL_RCC_ClockConfig+0x224>)
34007314:	f7fa fd10 	bl	34001d38 <assert_failed>
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
34007318:	687b      	ldr	r3, [r7, #4]
3400731a:	691a      	ldr	r2, [r3, #16]
3400731c:	4b69      	ldr	r3, [pc, #420]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
3400731e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007320:	f003 0307 	and.w	r3, r3, #7
34007324:	429a      	cmp	r2, r3
34007326:	d908      	bls.n	3400733a <HAL_RCC_ClockConfig+0x9e>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
34007328:	4b66      	ldr	r3, [pc, #408]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
3400732a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400732c:	f023 0207 	bic.w	r2, r3, #7
34007330:	687b      	ldr	r3, [r7, #4]
34007332:	691b      	ldr	r3, [r3, #16]
34007334:	4963      	ldr	r1, [pc, #396]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
34007336:	4313      	orrs	r3, r2
34007338:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
3400733a:	687b      	ldr	r3, [r7, #4]
3400733c:	681b      	ldr	r3, [r3, #0]
3400733e:	f003 0310 	and.w	r3, r3, #16
34007342:	2b00      	cmp	r3, #0
34007344:	d035      	beq.n	340073b2 <HAL_RCC_ClockConfig+0x116>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
34007346:	687b      	ldr	r3, [r7, #4]
34007348:	695b      	ldr	r3, [r3, #20]
3400734a:	2b00      	cmp	r3, #0
3400734c:	d020      	beq.n	34007390 <HAL_RCC_ClockConfig+0xf4>
3400734e:	687b      	ldr	r3, [r7, #4]
34007350:	695b      	ldr	r3, [r3, #20]
34007352:	2b10      	cmp	r3, #16
34007354:	d01c      	beq.n	34007390 <HAL_RCC_ClockConfig+0xf4>
34007356:	687b      	ldr	r3, [r7, #4]
34007358:	695b      	ldr	r3, [r3, #20]
3400735a:	2b20      	cmp	r3, #32
3400735c:	d018      	beq.n	34007390 <HAL_RCC_ClockConfig+0xf4>
3400735e:	687b      	ldr	r3, [r7, #4]
34007360:	695b      	ldr	r3, [r3, #20]
34007362:	2b30      	cmp	r3, #48	@ 0x30
34007364:	d014      	beq.n	34007390 <HAL_RCC_ClockConfig+0xf4>
34007366:	687b      	ldr	r3, [r7, #4]
34007368:	695b      	ldr	r3, [r3, #20]
3400736a:	2b40      	cmp	r3, #64	@ 0x40
3400736c:	d010      	beq.n	34007390 <HAL_RCC_ClockConfig+0xf4>
3400736e:	687b      	ldr	r3, [r7, #4]
34007370:	695b      	ldr	r3, [r3, #20]
34007372:	2b50      	cmp	r3, #80	@ 0x50
34007374:	d00c      	beq.n	34007390 <HAL_RCC_ClockConfig+0xf4>
34007376:	687b      	ldr	r3, [r7, #4]
34007378:	695b      	ldr	r3, [r3, #20]
3400737a:	2b60      	cmp	r3, #96	@ 0x60
3400737c:	d008      	beq.n	34007390 <HAL_RCC_ClockConfig+0xf4>
3400737e:	687b      	ldr	r3, [r7, #4]
34007380:	695b      	ldr	r3, [r3, #20]
34007382:	2b70      	cmp	r3, #112	@ 0x70
34007384:	d004      	beq.n	34007390 <HAL_RCC_ClockConfig+0xf4>
34007386:	f240 318f 	movw	r1, #911	@ 0x38f
3400738a:	484d      	ldr	r0, [pc, #308]	@ (340074c0 <HAL_RCC_ClockConfig+0x224>)
3400738c:	f7fa fcd4 	bl	34001d38 <assert_failed>
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE2))
34007390:	687b      	ldr	r3, [r7, #4]
34007392:	695a      	ldr	r2, [r3, #20]
34007394:	4b4b      	ldr	r3, [pc, #300]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
34007396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007398:	f003 0370 	and.w	r3, r3, #112	@ 0x70
3400739c:	429a      	cmp	r2, r3
3400739e:	d908      	bls.n	340073b2 <HAL_RCC_ClockConfig+0x116>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
340073a0:	4b48      	ldr	r3, [pc, #288]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
340073a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340073a4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
340073a8:	687b      	ldr	r3, [r7, #4]
340073aa:	695b      	ldr	r3, [r3, #20]
340073ac:	4945      	ldr	r1, [pc, #276]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
340073ae:	4313      	orrs	r3, r2
340073b0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
340073b2:	687b      	ldr	r3, [r7, #4]
340073b4:	681b      	ldr	r3, [r3, #0]
340073b6:	f003 0320 	and.w	r3, r3, #32
340073ba:	2b00      	cmp	r3, #0
340073bc:	d03c      	beq.n	34007438 <HAL_RCC_ClockConfig+0x19c>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
340073be:	687b      	ldr	r3, [r7, #4]
340073c0:	699b      	ldr	r3, [r3, #24]
340073c2:	2b00      	cmp	r3, #0
340073c4:	d027      	beq.n	34007416 <HAL_RCC_ClockConfig+0x17a>
340073c6:	687b      	ldr	r3, [r7, #4]
340073c8:	699b      	ldr	r3, [r3, #24]
340073ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
340073ce:	d022      	beq.n	34007416 <HAL_RCC_ClockConfig+0x17a>
340073d0:	687b      	ldr	r3, [r7, #4]
340073d2:	699b      	ldr	r3, [r3, #24]
340073d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
340073d8:	d01d      	beq.n	34007416 <HAL_RCC_ClockConfig+0x17a>
340073da:	687b      	ldr	r3, [r7, #4]
340073dc:	699b      	ldr	r3, [r3, #24]
340073de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
340073e2:	d018      	beq.n	34007416 <HAL_RCC_ClockConfig+0x17a>
340073e4:	687b      	ldr	r3, [r7, #4]
340073e6:	699b      	ldr	r3, [r3, #24]
340073e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
340073ec:	d013      	beq.n	34007416 <HAL_RCC_ClockConfig+0x17a>
340073ee:	687b      	ldr	r3, [r7, #4]
340073f0:	699b      	ldr	r3, [r3, #24]
340073f2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
340073f6:	d00e      	beq.n	34007416 <HAL_RCC_ClockConfig+0x17a>
340073f8:	687b      	ldr	r3, [r7, #4]
340073fa:	699b      	ldr	r3, [r3, #24]
340073fc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
34007400:	d009      	beq.n	34007416 <HAL_RCC_ClockConfig+0x17a>
34007402:	687b      	ldr	r3, [r7, #4]
34007404:	699b      	ldr	r3, [r3, #24]
34007406:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
3400740a:	d004      	beq.n	34007416 <HAL_RCC_ClockConfig+0x17a>
3400740c:	f240 3199 	movw	r1, #921	@ 0x399
34007410:	482b      	ldr	r0, [pc, #172]	@ (340074c0 <HAL_RCC_ClockConfig+0x224>)
34007412:	f7fa fc91 	bl	34001d38 <assert_failed>
    if ((pRCC_ClkInitStruct->APB4CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34007416:	687b      	ldr	r3, [r7, #4]
34007418:	699a      	ldr	r2, [r3, #24]
3400741a:	4b2a      	ldr	r3, [pc, #168]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
3400741c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400741e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34007422:	429a      	cmp	r2, r3
34007424:	d908      	bls.n	34007438 <HAL_RCC_ClockConfig+0x19c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34007426:	4b27      	ldr	r3, [pc, #156]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
34007428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400742a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
3400742e:	687b      	ldr	r3, [r7, #4]
34007430:	699b      	ldr	r3, [r3, #24]
34007432:	4924      	ldr	r1, [pc, #144]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
34007434:	4313      	orrs	r3, r2
34007436:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34007438:	687b      	ldr	r3, [r7, #4]
3400743a:	681b      	ldr	r3, [r3, #0]
3400743c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34007440:	2b00      	cmp	r3, #0
34007442:	d041      	beq.n	340074c8 <HAL_RCC_ClockConfig+0x22c>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
34007444:	687b      	ldr	r3, [r7, #4]
34007446:	69db      	ldr	r3, [r3, #28]
34007448:	2b00      	cmp	r3, #0
3400744a:	d027      	beq.n	3400749c <HAL_RCC_ClockConfig+0x200>
3400744c:	687b      	ldr	r3, [r7, #4]
3400744e:	69db      	ldr	r3, [r3, #28]
34007450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34007454:	d022      	beq.n	3400749c <HAL_RCC_ClockConfig+0x200>
34007456:	687b      	ldr	r3, [r7, #4]
34007458:	69db      	ldr	r3, [r3, #28]
3400745a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3400745e:	d01d      	beq.n	3400749c <HAL_RCC_ClockConfig+0x200>
34007460:	687b      	ldr	r3, [r7, #4]
34007462:	69db      	ldr	r3, [r3, #28]
34007464:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34007468:	d018      	beq.n	3400749c <HAL_RCC_ClockConfig+0x200>
3400746a:	687b      	ldr	r3, [r7, #4]
3400746c:	69db      	ldr	r3, [r3, #28]
3400746e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34007472:	d013      	beq.n	3400749c <HAL_RCC_ClockConfig+0x200>
34007474:	687b      	ldr	r3, [r7, #4]
34007476:	69db      	ldr	r3, [r3, #28]
34007478:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
3400747c:	d00e      	beq.n	3400749c <HAL_RCC_ClockConfig+0x200>
3400747e:	687b      	ldr	r3, [r7, #4]
34007480:	69db      	ldr	r3, [r3, #28]
34007482:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
34007486:	d009      	beq.n	3400749c <HAL_RCC_ClockConfig+0x200>
34007488:	687b      	ldr	r3, [r7, #4]
3400748a:	69db      	ldr	r3, [r3, #28]
3400748c:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
34007490:	d004      	beq.n	3400749c <HAL_RCC_ClockConfig+0x200>
34007492:	f240 31a3 	movw	r1, #931	@ 0x3a3
34007496:	480a      	ldr	r0, [pc, #40]	@ (340074c0 <HAL_RCC_ClockConfig+0x224>)
34007498:	f7fa fc4e 	bl	34001d38 <assert_failed>
    if ((pRCC_ClkInitStruct->APB5CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE5))
3400749c:	687b      	ldr	r3, [r7, #4]
3400749e:	69da      	ldr	r2, [r3, #28]
340074a0:	4b08      	ldr	r3, [pc, #32]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
340074a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340074a4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
340074a8:	429a      	cmp	r2, r3
340074aa:	d90d      	bls.n	340074c8 <HAL_RCC_ClockConfig+0x22c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
340074ac:	4b05      	ldr	r3, [pc, #20]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
340074ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340074b0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
340074b4:	687b      	ldr	r3, [r7, #4]
340074b6:	69db      	ldr	r3, [r3, #28]
340074b8:	4902      	ldr	r1, [pc, #8]	@ (340074c4 <HAL_RCC_ClockConfig+0x228>)
340074ba:	4313      	orrs	r3, r2
340074bc:	624b      	str	r3, [r1, #36]	@ 0x24
340074be:	e003      	b.n	340074c8 <HAL_RCC_ClockConfig+0x22c>
340074c0:	3401e8c8 	.word	0x3401e8c8
340074c4:	56028000 	.word	0x56028000
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
340074c8:	687b      	ldr	r3, [r7, #4]
340074ca:	681b      	ldr	r3, [r3, #0]
340074cc:	f003 0304 	and.w	r3, r3, #4
340074d0:	2b00      	cmp	r3, #0
340074d2:	d03c      	beq.n	3400754e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
340074d4:	687b      	ldr	r3, [r7, #4]
340074d6:	68db      	ldr	r3, [r3, #12]
340074d8:	2b00      	cmp	r3, #0
340074da:	d027      	beq.n	3400752c <HAL_RCC_ClockConfig+0x290>
340074dc:	687b      	ldr	r3, [r7, #4]
340074de:	68db      	ldr	r3, [r3, #12]
340074e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
340074e4:	d022      	beq.n	3400752c <HAL_RCC_ClockConfig+0x290>
340074e6:	687b      	ldr	r3, [r7, #4]
340074e8:	68db      	ldr	r3, [r3, #12]
340074ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
340074ee:	d01d      	beq.n	3400752c <HAL_RCC_ClockConfig+0x290>
340074f0:	687b      	ldr	r3, [r7, #4]
340074f2:	68db      	ldr	r3, [r3, #12]
340074f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
340074f8:	d018      	beq.n	3400752c <HAL_RCC_ClockConfig+0x290>
340074fa:	687b      	ldr	r3, [r7, #4]
340074fc:	68db      	ldr	r3, [r3, #12]
340074fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
34007502:	d013      	beq.n	3400752c <HAL_RCC_ClockConfig+0x290>
34007504:	687b      	ldr	r3, [r7, #4]
34007506:	68db      	ldr	r3, [r3, #12]
34007508:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
3400750c:	d00e      	beq.n	3400752c <HAL_RCC_ClockConfig+0x290>
3400750e:	687b      	ldr	r3, [r7, #4]
34007510:	68db      	ldr	r3, [r3, #12]
34007512:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
34007516:	d009      	beq.n	3400752c <HAL_RCC_ClockConfig+0x290>
34007518:	687b      	ldr	r3, [r7, #4]
3400751a:	68db      	ldr	r3, [r3, #12]
3400751c:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
34007520:	d004      	beq.n	3400752c <HAL_RCC_ClockConfig+0x290>
34007522:	f240 31ad 	movw	r1, #941	@ 0x3ad
34007526:	4874      	ldr	r0, [pc, #464]	@ (340076f8 <HAL_RCC_ClockConfig+0x45c>)
34007528:	f7fa fc06 	bl	34001d38 <assert_failed>
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
3400752c:	687b      	ldr	r3, [r7, #4]
3400752e:	68da      	ldr	r2, [r3, #12]
34007530:	4b72      	ldr	r3, [pc, #456]	@ (340076fc <HAL_RCC_ClockConfig+0x460>)
34007532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007534:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
34007538:	429a      	cmp	r2, r3
3400753a:	d908      	bls.n	3400754e <HAL_RCC_ClockConfig+0x2b2>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
3400753c:	4b6f      	ldr	r3, [pc, #444]	@ (340076fc <HAL_RCC_ClockConfig+0x460>)
3400753e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007540:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
34007544:	687b      	ldr	r3, [r7, #4]
34007546:	68db      	ldr	r3, [r3, #12]
34007548:	496c      	ldr	r1, [pc, #432]	@ (340076fc <HAL_RCC_ClockConfig+0x460>)
3400754a:	4313      	orrs	r3, r2
3400754c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*------------------------- CPUCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_CPUCLK) == RCC_CLOCKTYPE_CPUCLK)
3400754e:	687b      	ldr	r3, [r7, #4]
34007550:	681b      	ldr	r3, [r3, #0]
34007552:	f003 0301 	and.w	r3, r3, #1
34007556:	2b00      	cmp	r3, #0
34007558:	f000 80a2 	beq.w	340076a0 <HAL_RCC_ClockConfig+0x404>
  {
    assert_param(IS_RCC_CPUCLKSOURCE(pRCC_ClkInitStruct->CPUCLKSource));
3400755c:	687b      	ldr	r3, [r7, #4]
3400755e:	685b      	ldr	r3, [r3, #4]
34007560:	2b00      	cmp	r3, #0
34007562:	d013      	beq.n	3400758c <HAL_RCC_ClockConfig+0x2f0>
34007564:	687b      	ldr	r3, [r7, #4]
34007566:	685b      	ldr	r3, [r3, #4]
34007568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3400756c:	d00e      	beq.n	3400758c <HAL_RCC_ClockConfig+0x2f0>
3400756e:	687b      	ldr	r3, [r7, #4]
34007570:	685b      	ldr	r3, [r3, #4]
34007572:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34007576:	d009      	beq.n	3400758c <HAL_RCC_ClockConfig+0x2f0>
34007578:	687b      	ldr	r3, [r7, #4]
3400757a:	685b      	ldr	r3, [r3, #4]
3400757c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34007580:	d004      	beq.n	3400758c <HAL_RCC_ClockConfig+0x2f0>
34007582:	f44f 716e 	mov.w	r1, #952	@ 0x3b8
34007586:	485c      	ldr	r0, [pc, #368]	@ (340076f8 <HAL_RCC_ClockConfig+0x45c>)
34007588:	f7fa fbd6 	bl	34001d38 <assert_failed>

    /* HSE is selected as CPU Clock Source */
    if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_HSE)
3400758c:	687b      	ldr	r3, [r7, #4]
3400758e:	685b      	ldr	r3, [r3, #4]
34007590:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34007594:	d106      	bne.n	340075a4 <HAL_RCC_ClockConfig+0x308>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
34007596:	f7fe fee7 	bl	34006368 <LL_RCC_HSE_IsReady>
3400759a:	4603      	mov	r3, r0
3400759c:	2b00      	cmp	r3, #0
3400759e:	d15a      	bne.n	34007656 <HAL_RCC_ClockConfig+0x3ba>
      {
        return HAL_ERROR;
340075a0:	2301      	movs	r3, #1
340075a2:	e2f2      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
      }
    }
    /* PLL is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_IC1)
340075a4:	687b      	ldr	r3, [r7, #4]
340075a6:	685b      	ldr	r3, [r3, #4]
340075a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
340075ac:	d140      	bne.n	34007630 <HAL_RCC_ClockConfig+0x394>
    {
      /* Check parameters */
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC1Selection.ClockSelection));
340075ae:	687b      	ldr	r3, [r7, #4]
340075b0:	6a1b      	ldr	r3, [r3, #32]
340075b2:	2b00      	cmp	r3, #0
340075b4:	d013      	beq.n	340075de <HAL_RCC_ClockConfig+0x342>
340075b6:	687b      	ldr	r3, [r7, #4]
340075b8:	6a1b      	ldr	r3, [r3, #32]
340075ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340075be:	d00e      	beq.n	340075de <HAL_RCC_ClockConfig+0x342>
340075c0:	687b      	ldr	r3, [r7, #4]
340075c2:	6a1b      	ldr	r3, [r3, #32]
340075c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340075c8:	d009      	beq.n	340075de <HAL_RCC_ClockConfig+0x342>
340075ca:	687b      	ldr	r3, [r7, #4]
340075cc:	6a1b      	ldr	r3, [r3, #32]
340075ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340075d2:	d004      	beq.n	340075de <HAL_RCC_ClockConfig+0x342>
340075d4:	f240 31c7 	movw	r1, #967	@ 0x3c7
340075d8:	4847      	ldr	r0, [pc, #284]	@ (340076f8 <HAL_RCC_ClockConfig+0x45c>)
340075da:	f7fa fbad 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC1Selection.ClockDivider));
340075de:	687b      	ldr	r3, [r7, #4]
340075e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340075e2:	2b00      	cmp	r3, #0
340075e4:	d004      	beq.n	340075f0 <HAL_RCC_ClockConfig+0x354>
340075e6:	687b      	ldr	r3, [r7, #4]
340075e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340075ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340075ee:	d904      	bls.n	340075fa <HAL_RCC_ClockConfig+0x35e>
340075f0:	f44f 7172 	mov.w	r1, #968	@ 0x3c8
340075f4:	4840      	ldr	r0, [pc, #256]	@ (340076f8 <HAL_RCC_ClockConfig+0x45c>)
340075f6:	f7fa fb9f 	bl	34001d38 <assert_failed>

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC1 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC1_GetSource(), pRCC_ClkInitStruct->IC1Selection.ClockSelection) != 1U)
340075fa:	f7ff f8d7 	bl	340067ac <LL_RCC_IC1_GetSource>
340075fe:	4602      	mov	r2, r0
34007600:	687b      	ldr	r3, [r7, #4]
34007602:	6a1b      	ldr	r3, [r3, #32]
34007604:	4619      	mov	r1, r3
34007606:	4610      	mov	r0, r2
34007608:	f000 fe4a 	bl	340082a0 <RCC_IC_CheckPLLSources>
3400760c:	4603      	mov	r3, r0
3400760e:	2b01      	cmp	r3, #1
34007610:	d001      	beq.n	34007616 <HAL_RCC_ClockConfig+0x37a>
      {
        return HAL_ERROR;
34007612:	2301      	movs	r3, #1
34007614:	e2b9      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
      }

      /* Configure IC1 source and divider */
      WRITE_REG(RCC->IC1CFGR, pRCC_ClkInitStruct->IC1Selection.ClockSelection | \
34007616:	687b      	ldr	r3, [r7, #4]
34007618:	6a1a      	ldr	r2, [r3, #32]
3400761a:	687b      	ldr	r3, [r7, #4]
3400761c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400761e:	3b01      	subs	r3, #1
34007620:	041b      	lsls	r3, r3, #16
34007622:	4936      	ldr	r1, [pc, #216]	@ (340076fc <HAL_RCC_ClockConfig+0x460>)
34007624:	4313      	orrs	r3, r2
34007626:	f8c1 30c4 	str.w	r3, [r1, #196]	@ 0xc4
                ((pRCC_ClkInitStruct->IC1Selection.ClockDivider - 1U) << RCC_IC1CFGR_IC1INT_Pos));

      /* Enable IC1 */
      LL_RCC_IC1_Enable();
3400762a:	f7ff f8b1 	bl	34006790 <LL_RCC_IC1_Enable>
3400762e:	e012      	b.n	34007656 <HAL_RCC_ClockConfig+0x3ba>
    }
    /* MSI is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_MSI)
34007630:	687b      	ldr	r3, [r7, #4]
34007632:	685b      	ldr	r3, [r3, #4]
34007634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34007638:	d106      	bne.n	34007648 <HAL_RCC_ClockConfig+0x3ac>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
3400763a:	f7fe ff2d 	bl	34006498 <LL_RCC_MSI_IsReady>
3400763e:	4603      	mov	r3, r0
34007640:	2b00      	cmp	r3, #0
34007642:	d108      	bne.n	34007656 <HAL_RCC_ClockConfig+0x3ba>
      {
        return HAL_ERROR;
34007644:	2301      	movs	r3, #1
34007646:	e2a0      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
    }
    /* HSI is selected as CPU Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
34007648:	f7fe febe 	bl	340063c8 <LL_RCC_HSI_IsReady>
3400764c:	4603      	mov	r3, r0
3400764e:	2b00      	cmp	r3, #0
34007650:	d101      	bne.n	34007656 <HAL_RCC_ClockConfig+0x3ba>
      {
        return HAL_ERROR;
34007652:	2301      	movs	r3, #1
34007654:	e299      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
      }
    }

    /* Switch the CPU clock */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, pRCC_ClkInitStruct->CPUCLKSource);
34007656:	4b29      	ldr	r3, [pc, #164]	@ (340076fc <HAL_RCC_ClockConfig+0x460>)
34007658:	6a1b      	ldr	r3, [r3, #32]
3400765a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
3400765e:	687b      	ldr	r3, [r7, #4]
34007660:	685b      	ldr	r3, [r3, #4]
34007662:	4926      	ldr	r1, [pc, #152]	@ (340076fc <HAL_RCC_ClockConfig+0x460>)
34007664:	4313      	orrs	r3, r2
34007666:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34007668:	f7fc fb88 	bl	34003d7c <HAL_GetTick>
3400766c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
3400766e:	e00a      	b.n	34007686 <HAL_RCC_ClockConfig+0x3ea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34007670:	f7fc fb84 	bl	34003d7c <HAL_GetTick>
34007674:	4602      	mov	r2, r0
34007676:	68fb      	ldr	r3, [r7, #12]
34007678:	1ad3      	subs	r3, r2, r3
3400767a:	f241 3288 	movw	r2, #5000	@ 0x1388
3400767e:	4293      	cmp	r3, r2
34007680:	d901      	bls.n	34007686 <HAL_RCC_ClockConfig+0x3ea>
      {
        return HAL_TIMEOUT;
34007682:	2303      	movs	r3, #3
34007684:	e281      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
34007686:	f7fe ff8f 	bl	340065a8 <LL_RCC_GetCpuClkSource>
3400768a:	4602      	mov	r2, r0
3400768c:	687b      	ldr	r3, [r7, #4]
3400768e:	685b      	ldr	r3, [r3, #4]
34007690:	011b      	lsls	r3, r3, #4
34007692:	429a      	cmp	r2, r3
34007694:	d1ec      	bne.n	34007670 <HAL_RCC_ClockConfig+0x3d4>
      }
    }

    /* Update the SystemCoreClock global variable with CPU clock */
    SystemCoreClock = HAL_RCC_GetCpuClockFreq();
34007696:	f000 fa83 	bl	34007ba0 <HAL_RCC_GetCpuClockFreq>
3400769a:	4603      	mov	r3, r0
3400769c:	4a18      	ldr	r2, [pc, #96]	@ (34007700 <HAL_RCC_ClockConfig+0x464>)
3400769e:	6013      	str	r3, [r2, #0]

  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
340076a0:	687b      	ldr	r3, [r7, #4]
340076a2:	681b      	ldr	r3, [r3, #0]
340076a4:	f003 0302 	and.w	r3, r3, #2
340076a8:	2b00      	cmp	r3, #0
340076aa:	f000 8127 	beq.w	340078fc <HAL_RCC_ClockConfig+0x660>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
340076ae:	687b      	ldr	r3, [r7, #4]
340076b0:	689b      	ldr	r3, [r3, #8]
340076b2:	2b00      	cmp	r3, #0
340076b4:	d013      	beq.n	340076de <HAL_RCC_ClockConfig+0x442>
340076b6:	687b      	ldr	r3, [r7, #4]
340076b8:	689b      	ldr	r3, [r3, #8]
340076ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
340076be:	d00e      	beq.n	340076de <HAL_RCC_ClockConfig+0x442>
340076c0:	687b      	ldr	r3, [r7, #4]
340076c2:	689b      	ldr	r3, [r3, #8]
340076c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
340076c8:	d009      	beq.n	340076de <HAL_RCC_ClockConfig+0x442>
340076ca:	687b      	ldr	r3, [r7, #4]
340076cc:	689b      	ldr	r3, [r3, #8]
340076ce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
340076d2:	d004      	beq.n	340076de <HAL_RCC_ClockConfig+0x442>
340076d4:	f240 4101 	movw	r1, #1025	@ 0x401
340076d8:	4807      	ldr	r0, [pc, #28]	@ (340076f8 <HAL_RCC_ClockConfig+0x45c>)
340076da:	f7fa fb2d 	bl	34001d38 <assert_failed>

    /* HSE is selected as System bus clock source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
340076de:	687b      	ldr	r3, [r7, #4]
340076e0:	689b      	ldr	r3, [r3, #8]
340076e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
340076e6:	d10d      	bne.n	34007704 <HAL_RCC_ClockConfig+0x468>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
340076e8:	f7fe fe3e 	bl	34006368 <LL_RCC_HSE_IsReady>
340076ec:	4603      	mov	r3, r0
340076ee:	2b00      	cmp	r3, #0
340076f0:	f040 80e0 	bne.w	340078b4 <HAL_RCC_ClockConfig+0x618>
      {
        return HAL_ERROR;
340076f4:	2301      	movs	r3, #1
340076f6:	e248      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
340076f8:	3401e8c8 	.word	0x3401e8c8
340076fc:	56028000 	.word	0x56028000
34007700:	34020764 	.word	0x34020764
      }
    }
    /* PLL output is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11)
34007704:	687b      	ldr	r3, [r7, #4]
34007706:	689b      	ldr	r3, [r3, #8]
34007708:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3400770c:	f040 80c0 	bne.w	34007890 <HAL_RCC_ClockConfig+0x5f4>
    {
      /* Check parameters */
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC2Selection.ClockSelection));
34007710:	687b      	ldr	r3, [r7, #4]
34007712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34007714:	2b00      	cmp	r3, #0
34007716:	d013      	beq.n	34007740 <HAL_RCC_ClockConfig+0x4a4>
34007718:	687b      	ldr	r3, [r7, #4]
3400771a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400771c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007720:	d00e      	beq.n	34007740 <HAL_RCC_ClockConfig+0x4a4>
34007722:	687b      	ldr	r3, [r7, #4]
34007724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34007726:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400772a:	d009      	beq.n	34007740 <HAL_RCC_ClockConfig+0x4a4>
3400772c:	687b      	ldr	r3, [r7, #4]
3400772e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34007730:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007734:	d004      	beq.n	34007740 <HAL_RCC_ClockConfig+0x4a4>
34007736:	f44f 6182 	mov.w	r1, #1040	@ 0x410
3400773a:	486a      	ldr	r0, [pc, #424]	@ (340078e4 <HAL_RCC_ClockConfig+0x648>)
3400773c:	f7fa fafc 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC2Selection.ClockDivider));
34007740:	687b      	ldr	r3, [r7, #4]
34007742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34007744:	2b00      	cmp	r3, #0
34007746:	d004      	beq.n	34007752 <HAL_RCC_ClockConfig+0x4b6>
34007748:	687b      	ldr	r3, [r7, #4]
3400774a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400774c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34007750:	d904      	bls.n	3400775c <HAL_RCC_ClockConfig+0x4c0>
34007752:	f240 4111 	movw	r1, #1041	@ 0x411
34007756:	4863      	ldr	r0, [pc, #396]	@ (340078e4 <HAL_RCC_ClockConfig+0x648>)
34007758:	f7fa faee 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC6Selection.ClockSelection));
3400775c:	687b      	ldr	r3, [r7, #4]
3400775e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34007760:	2b00      	cmp	r3, #0
34007762:	d013      	beq.n	3400778c <HAL_RCC_ClockConfig+0x4f0>
34007764:	687b      	ldr	r3, [r7, #4]
34007766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34007768:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400776c:	d00e      	beq.n	3400778c <HAL_RCC_ClockConfig+0x4f0>
3400776e:	687b      	ldr	r3, [r7, #4]
34007770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34007772:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007776:	d009      	beq.n	3400778c <HAL_RCC_ClockConfig+0x4f0>
34007778:	687b      	ldr	r3, [r7, #4]
3400777a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3400777c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007780:	d004      	beq.n	3400778c <HAL_RCC_ClockConfig+0x4f0>
34007782:	f240 4112 	movw	r1, #1042	@ 0x412
34007786:	4857      	ldr	r0, [pc, #348]	@ (340078e4 <HAL_RCC_ClockConfig+0x648>)
34007788:	f7fa fad6 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC6Selection.ClockDivider));
3400778c:	687b      	ldr	r3, [r7, #4]
3400778e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34007790:	2b00      	cmp	r3, #0
34007792:	d004      	beq.n	3400779e <HAL_RCC_ClockConfig+0x502>
34007794:	687b      	ldr	r3, [r7, #4]
34007796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34007798:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400779c:	d904      	bls.n	340077a8 <HAL_RCC_ClockConfig+0x50c>
3400779e:	f240 4113 	movw	r1, #1043	@ 0x413
340077a2:	4850      	ldr	r0, [pc, #320]	@ (340078e4 <HAL_RCC_ClockConfig+0x648>)
340077a4:	f7fa fac8 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC11Selection.ClockSelection));
340077a8:	687b      	ldr	r3, [r7, #4]
340077aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
340077ac:	2b00      	cmp	r3, #0
340077ae:	d013      	beq.n	340077d8 <HAL_RCC_ClockConfig+0x53c>
340077b0:	687b      	ldr	r3, [r7, #4]
340077b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
340077b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340077b8:	d00e      	beq.n	340077d8 <HAL_RCC_ClockConfig+0x53c>
340077ba:	687b      	ldr	r3, [r7, #4]
340077bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
340077be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340077c2:	d009      	beq.n	340077d8 <HAL_RCC_ClockConfig+0x53c>
340077c4:	687b      	ldr	r3, [r7, #4]
340077c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
340077c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340077cc:	d004      	beq.n	340077d8 <HAL_RCC_ClockConfig+0x53c>
340077ce:	f240 4114 	movw	r1, #1044	@ 0x414
340077d2:	4844      	ldr	r0, [pc, #272]	@ (340078e4 <HAL_RCC_ClockConfig+0x648>)
340077d4:	f7fa fab0 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC11Selection.ClockDivider));
340077d8:	687b      	ldr	r3, [r7, #4]
340077da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
340077dc:	2b00      	cmp	r3, #0
340077de:	d004      	beq.n	340077ea <HAL_RCC_ClockConfig+0x54e>
340077e0:	687b      	ldr	r3, [r7, #4]
340077e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
340077e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340077e8:	d904      	bls.n	340077f4 <HAL_RCC_ClockConfig+0x558>
340077ea:	f240 4115 	movw	r1, #1045	@ 0x415
340077ee:	483d      	ldr	r0, [pc, #244]	@ (340078e4 <HAL_RCC_ClockConfig+0x648>)
340077f0:	f7fa faa2 	bl	34001d38 <assert_failed>

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC2/IC6/IC11 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC2_GetSource(), pRCC_ClkInitStruct->IC2Selection.ClockSelection) != 1U)
340077f4:	f7fe fff8 	bl	340067e8 <LL_RCC_IC2_GetSource>
340077f8:	4602      	mov	r2, r0
340077fa:	687b      	ldr	r3, [r7, #4]
340077fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340077fe:	4619      	mov	r1, r3
34007800:	4610      	mov	r0, r2
34007802:	f000 fd4d 	bl	340082a0 <RCC_IC_CheckPLLSources>
34007806:	4603      	mov	r3, r0
34007808:	2b01      	cmp	r3, #1
3400780a:	d001      	beq.n	34007810 <HAL_RCC_ClockConfig+0x574>
      {
        return HAL_ERROR;
3400780c:	2301      	movs	r3, #1
3400780e:	e1bc      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC6_GetSource(), pRCC_ClkInitStruct->IC6Selection.ClockSelection) != 1U)
34007810:	f7ff f808 	bl	34006824 <LL_RCC_IC6_GetSource>
34007814:	4602      	mov	r2, r0
34007816:	687b      	ldr	r3, [r7, #4]
34007818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3400781a:	4619      	mov	r1, r3
3400781c:	4610      	mov	r0, r2
3400781e:	f000 fd3f 	bl	340082a0 <RCC_IC_CheckPLLSources>
34007822:	4603      	mov	r3, r0
34007824:	2b01      	cmp	r3, #1
34007826:	d001      	beq.n	3400782c <HAL_RCC_ClockConfig+0x590>
      {
        return HAL_ERROR;
34007828:	2301      	movs	r3, #1
3400782a:	e1ae      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC11_GetSource(), pRCC_ClkInitStruct->IC11Selection.ClockSelection) != 1U)
3400782c:	f7ff f808 	bl	34006840 <LL_RCC_IC11_GetSource>
34007830:	4602      	mov	r2, r0
34007832:	687b      	ldr	r3, [r7, #4]
34007834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34007836:	4619      	mov	r1, r3
34007838:	4610      	mov	r0, r2
3400783a:	f000 fd31 	bl	340082a0 <RCC_IC_CheckPLLSources>
3400783e:	4603      	mov	r3, r0
34007840:	2b01      	cmp	r3, #1
34007842:	d001      	beq.n	34007848 <HAL_RCC_ClockConfig+0x5ac>
      {
        return HAL_ERROR;
34007844:	2301      	movs	r3, #1
34007846:	e1a0      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
      }

      /* Configure IC2, IC6 and IC11 sources and dividers */
      WRITE_REG(RCC->IC2CFGR, pRCC_ClkInitStruct->IC2Selection.ClockSelection | \
34007848:	687b      	ldr	r3, [r7, #4]
3400784a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3400784c:	687b      	ldr	r3, [r7, #4]
3400784e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34007850:	3b01      	subs	r3, #1
34007852:	041b      	lsls	r3, r3, #16
34007854:	4924      	ldr	r1, [pc, #144]	@ (340078e8 <HAL_RCC_ClockConfig+0x64c>)
34007856:	4313      	orrs	r3, r2
34007858:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
                ((pRCC_ClkInitStruct->IC2Selection.ClockDivider - 1U) << RCC_IC2CFGR_IC2INT_Pos));
      WRITE_REG(RCC->IC6CFGR, pRCC_ClkInitStruct->IC6Selection.ClockSelection | \
3400785c:	687b      	ldr	r3, [r7, #4]
3400785e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
34007860:	687b      	ldr	r3, [r7, #4]
34007862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34007864:	3b01      	subs	r3, #1
34007866:	041b      	lsls	r3, r3, #16
34007868:	491f      	ldr	r1, [pc, #124]	@ (340078e8 <HAL_RCC_ClockConfig+0x64c>)
3400786a:	4313      	orrs	r3, r2
3400786c:	f8c1 30d8 	str.w	r3, [r1, #216]	@ 0xd8
                ((pRCC_ClkInitStruct->IC6Selection.ClockDivider - 1U) << RCC_IC6CFGR_IC6INT_Pos));
      WRITE_REG(RCC->IC11CFGR, pRCC_ClkInitStruct->IC11Selection.ClockSelection | \
34007870:	687b      	ldr	r3, [r7, #4]
34007872:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34007874:	687b      	ldr	r3, [r7, #4]
34007876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34007878:	3b01      	subs	r3, #1
3400787a:	041b      	lsls	r3, r3, #16
3400787c:	491a      	ldr	r1, [pc, #104]	@ (340078e8 <HAL_RCC_ClockConfig+0x64c>)
3400787e:	4313      	orrs	r3, r2
34007880:	f8c1 30ec 	str.w	r3, [r1, #236]	@ 0xec
                ((pRCC_ClkInitStruct->IC11Selection.ClockDivider - 1U) << RCC_IC11CFGR_IC11INT_Pos));

      /* Require to have IC2, IC6 and IC11 outputs enabled */
      WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC2ENS | RCC_DIVENSR_IC6ENS | RCC_DIVENSR_IC11ENS);
34007884:	4b18      	ldr	r3, [pc, #96]	@ (340078e8 <HAL_RCC_ClockConfig+0x64c>)
34007886:	f240 4222 	movw	r2, #1058	@ 0x422
3400788a:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
3400788e:	e011      	b.n	340078b4 <HAL_RCC_ClockConfig+0x618>
    }
    /* HSI is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
34007890:	687b      	ldr	r3, [r7, #4]
34007892:	689b      	ldr	r3, [r3, #8]
34007894:	2b00      	cmp	r3, #0
34007896:	d106      	bne.n	340078a6 <HAL_RCC_ClockConfig+0x60a>
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
34007898:	f7fe fd96 	bl	340063c8 <LL_RCC_HSI_IsReady>
3400789c:	4603      	mov	r3, r0
3400789e:	2b00      	cmp	r3, #0
340078a0:	d108      	bne.n	340078b4 <HAL_RCC_ClockConfig+0x618>
      {
        return HAL_ERROR;
340078a2:	2301      	movs	r3, #1
340078a4:	e171      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
    }
    /* MSI is selected as System bus clock source */
    else
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
340078a6:	f7fe fdf7 	bl	34006498 <LL_RCC_MSI_IsReady>
340078aa:	4603      	mov	r3, r0
340078ac:	2b00      	cmp	r3, #0
340078ae:	d101      	bne.n	340078b4 <HAL_RCC_ClockConfig+0x618>
      {
        return HAL_ERROR;
340078b0:	2301      	movs	r3, #1
340078b2:	e16a      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
      }
    }

    /* Switch the system bus clocks */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, pRCC_ClkInitStruct->SYSCLKSource);
340078b4:	4b0c      	ldr	r3, [pc, #48]	@ (340078e8 <HAL_RCC_ClockConfig+0x64c>)
340078b6:	6a1b      	ldr	r3, [r3, #32]
340078b8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
340078bc:	687b      	ldr	r3, [r7, #4]
340078be:	689b      	ldr	r3, [r3, #8]
340078c0:	4909      	ldr	r1, [pc, #36]	@ (340078e8 <HAL_RCC_ClockConfig+0x64c>)
340078c2:	4313      	orrs	r3, r2
340078c4:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
340078c6:	f7fc fa59 	bl	34003d7c <HAL_GetTick>
340078ca:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
340078cc:	e00e      	b.n	340078ec <HAL_RCC_ClockConfig+0x650>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
340078ce:	f7fc fa55 	bl	34003d7c <HAL_GetTick>
340078d2:	4602      	mov	r2, r0
340078d4:	68fb      	ldr	r3, [r7, #12]
340078d6:	1ad3      	subs	r3, r2, r3
340078d8:	f241 3288 	movw	r2, #5000	@ 0x1388
340078dc:	4293      	cmp	r3, r2
340078de:	d905      	bls.n	340078ec <HAL_RCC_ClockConfig+0x650>
      {
        return HAL_TIMEOUT;
340078e0:	2303      	movs	r3, #3
340078e2:	e152      	b.n	34007b8a <HAL_RCC_ClockConfig+0x8ee>
340078e4:	3401e8c8 	.word	0x3401e8c8
340078e8:	56028000 	.word	0x56028000
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
340078ec:	f7fe fe6a 	bl	340065c4 <LL_RCC_GetSysClkSource>
340078f0:	4602      	mov	r2, r0
340078f2:	687b      	ldr	r3, [r7, #4]
340078f4:	689b      	ldr	r3, [r3, #8]
340078f6:	011b      	lsls	r3, r3, #4
340078f8:	429a      	cmp	r2, r3
340078fa:	d1e8      	bne.n	340078ce <HAL_RCC_ClockConfig+0x632>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
340078fc:	687b      	ldr	r3, [r7, #4]
340078fe:	681b      	ldr	r3, [r3, #0]
34007900:	f003 0304 	and.w	r3, r3, #4
34007904:	2b00      	cmp	r3, #0
34007906:	d03c      	beq.n	34007982 <HAL_RCC_ClockConfig+0x6e6>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
34007908:	687b      	ldr	r3, [r7, #4]
3400790a:	68db      	ldr	r3, [r3, #12]
3400790c:	2b00      	cmp	r3, #0
3400790e:	d027      	beq.n	34007960 <HAL_RCC_ClockConfig+0x6c4>
34007910:	687b      	ldr	r3, [r7, #4]
34007912:	68db      	ldr	r3, [r3, #12]
34007914:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34007918:	d022      	beq.n	34007960 <HAL_RCC_ClockConfig+0x6c4>
3400791a:	687b      	ldr	r3, [r7, #4]
3400791c:	68db      	ldr	r3, [r3, #12]
3400791e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34007922:	d01d      	beq.n	34007960 <HAL_RCC_ClockConfig+0x6c4>
34007924:	687b      	ldr	r3, [r7, #4]
34007926:	68db      	ldr	r3, [r3, #12]
34007928:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3400792c:	d018      	beq.n	34007960 <HAL_RCC_ClockConfig+0x6c4>
3400792e:	687b      	ldr	r3, [r7, #4]
34007930:	68db      	ldr	r3, [r3, #12]
34007932:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
34007936:	d013      	beq.n	34007960 <HAL_RCC_ClockConfig+0x6c4>
34007938:	687b      	ldr	r3, [r7, #4]
3400793a:	68db      	ldr	r3, [r3, #12]
3400793c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
34007940:	d00e      	beq.n	34007960 <HAL_RCC_ClockConfig+0x6c4>
34007942:	687b      	ldr	r3, [r7, #4]
34007944:	68db      	ldr	r3, [r3, #12]
34007946:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
3400794a:	d009      	beq.n	34007960 <HAL_RCC_ClockConfig+0x6c4>
3400794c:	687b      	ldr	r3, [r7, #4]
3400794e:	68db      	ldr	r3, [r3, #12]
34007950:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
34007954:	d004      	beq.n	34007960 <HAL_RCC_ClockConfig+0x6c4>
34007956:	f44f 618b 	mov.w	r1, #1112	@ 0x458
3400795a:	488e      	ldr	r0, [pc, #568]	@ (34007b94 <HAL_RCC_ClockConfig+0x8f8>)
3400795c:	f7fa f9ec 	bl	34001d38 <assert_failed>
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
34007960:	687b      	ldr	r3, [r7, #4]
34007962:	68da      	ldr	r2, [r3, #12]
34007964:	4b8c      	ldr	r3, [pc, #560]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007968:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
3400796c:	429a      	cmp	r2, r3
3400796e:	d208      	bcs.n	34007982 <HAL_RCC_ClockConfig+0x6e6>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34007970:	4b89      	ldr	r3, [pc, #548]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007974:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
34007978:	687b      	ldr	r3, [r7, #4]
3400797a:	68db      	ldr	r3, [r3, #12]
3400797c:	4986      	ldr	r1, [pc, #536]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
3400797e:	4313      	orrs	r3, r2
34007980:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
34007982:	687b      	ldr	r3, [r7, #4]
34007984:	681b      	ldr	r3, [r3, #0]
34007986:	f003 0308 	and.w	r3, r3, #8
3400798a:	2b00      	cmp	r3, #0
3400798c:	d035      	beq.n	340079fa <HAL_RCC_ClockConfig+0x75e>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
3400798e:	687b      	ldr	r3, [r7, #4]
34007990:	691b      	ldr	r3, [r3, #16]
34007992:	2b00      	cmp	r3, #0
34007994:	d020      	beq.n	340079d8 <HAL_RCC_ClockConfig+0x73c>
34007996:	687b      	ldr	r3, [r7, #4]
34007998:	691b      	ldr	r3, [r3, #16]
3400799a:	2b01      	cmp	r3, #1
3400799c:	d01c      	beq.n	340079d8 <HAL_RCC_ClockConfig+0x73c>
3400799e:	687b      	ldr	r3, [r7, #4]
340079a0:	691b      	ldr	r3, [r3, #16]
340079a2:	2b02      	cmp	r3, #2
340079a4:	d018      	beq.n	340079d8 <HAL_RCC_ClockConfig+0x73c>
340079a6:	687b      	ldr	r3, [r7, #4]
340079a8:	691b      	ldr	r3, [r3, #16]
340079aa:	2b03      	cmp	r3, #3
340079ac:	d014      	beq.n	340079d8 <HAL_RCC_ClockConfig+0x73c>
340079ae:	687b      	ldr	r3, [r7, #4]
340079b0:	691b      	ldr	r3, [r3, #16]
340079b2:	2b04      	cmp	r3, #4
340079b4:	d010      	beq.n	340079d8 <HAL_RCC_ClockConfig+0x73c>
340079b6:	687b      	ldr	r3, [r7, #4]
340079b8:	691b      	ldr	r3, [r3, #16]
340079ba:	2b05      	cmp	r3, #5
340079bc:	d00c      	beq.n	340079d8 <HAL_RCC_ClockConfig+0x73c>
340079be:	687b      	ldr	r3, [r7, #4]
340079c0:	691b      	ldr	r3, [r3, #16]
340079c2:	2b06      	cmp	r3, #6
340079c4:	d008      	beq.n	340079d8 <HAL_RCC_ClockConfig+0x73c>
340079c6:	687b      	ldr	r3, [r7, #4]
340079c8:	691b      	ldr	r3, [r3, #16]
340079ca:	2b07      	cmp	r3, #7
340079cc:	d004      	beq.n	340079d8 <HAL_RCC_ClockConfig+0x73c>
340079ce:	f240 4163 	movw	r1, #1123	@ 0x463
340079d2:	4870      	ldr	r0, [pc, #448]	@ (34007b94 <HAL_RCC_ClockConfig+0x8f8>)
340079d4:	f7fa f9b0 	bl	34001d38 <assert_failed>
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
340079d8:	687b      	ldr	r3, [r7, #4]
340079da:	691a      	ldr	r2, [r3, #16]
340079dc:	4b6e      	ldr	r3, [pc, #440]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
340079de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340079e0:	f003 0307 	and.w	r3, r3, #7
340079e4:	429a      	cmp	r2, r3
340079e6:	d208      	bcs.n	340079fa <HAL_RCC_ClockConfig+0x75e>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
340079e8:	4b6b      	ldr	r3, [pc, #428]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
340079ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340079ec:	f023 0207 	bic.w	r2, r3, #7
340079f0:	687b      	ldr	r3, [r7, #4]
340079f2:	691b      	ldr	r3, [r3, #16]
340079f4:	4968      	ldr	r1, [pc, #416]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
340079f6:	4313      	orrs	r3, r2
340079f8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
340079fa:	687b      	ldr	r3, [r7, #4]
340079fc:	681b      	ldr	r3, [r3, #0]
340079fe:	f003 0310 	and.w	r3, r3, #16
34007a02:	2b00      	cmp	r3, #0
34007a04:	d035      	beq.n	34007a72 <HAL_RCC_ClockConfig+0x7d6>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
34007a06:	687b      	ldr	r3, [r7, #4]
34007a08:	695b      	ldr	r3, [r3, #20]
34007a0a:	2b00      	cmp	r3, #0
34007a0c:	d020      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x7b4>
34007a0e:	687b      	ldr	r3, [r7, #4]
34007a10:	695b      	ldr	r3, [r3, #20]
34007a12:	2b10      	cmp	r3, #16
34007a14:	d01c      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x7b4>
34007a16:	687b      	ldr	r3, [r7, #4]
34007a18:	695b      	ldr	r3, [r3, #20]
34007a1a:	2b20      	cmp	r3, #32
34007a1c:	d018      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x7b4>
34007a1e:	687b      	ldr	r3, [r7, #4]
34007a20:	695b      	ldr	r3, [r3, #20]
34007a22:	2b30      	cmp	r3, #48	@ 0x30
34007a24:	d014      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x7b4>
34007a26:	687b      	ldr	r3, [r7, #4]
34007a28:	695b      	ldr	r3, [r3, #20]
34007a2a:	2b40      	cmp	r3, #64	@ 0x40
34007a2c:	d010      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x7b4>
34007a2e:	687b      	ldr	r3, [r7, #4]
34007a30:	695b      	ldr	r3, [r3, #20]
34007a32:	2b50      	cmp	r3, #80	@ 0x50
34007a34:	d00c      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x7b4>
34007a36:	687b      	ldr	r3, [r7, #4]
34007a38:	695b      	ldr	r3, [r3, #20]
34007a3a:	2b60      	cmp	r3, #96	@ 0x60
34007a3c:	d008      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x7b4>
34007a3e:	687b      	ldr	r3, [r7, #4]
34007a40:	695b      	ldr	r3, [r3, #20]
34007a42:	2b70      	cmp	r3, #112	@ 0x70
34007a44:	d004      	beq.n	34007a50 <HAL_RCC_ClockConfig+0x7b4>
34007a46:	f240 416d 	movw	r1, #1133	@ 0x46d
34007a4a:	4852      	ldr	r0, [pc, #328]	@ (34007b94 <HAL_RCC_ClockConfig+0x8f8>)
34007a4c:	f7fa f974 	bl	34001d38 <assert_failed>
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE2))
34007a50:	687b      	ldr	r3, [r7, #4]
34007a52:	695a      	ldr	r2, [r3, #20]
34007a54:	4b50      	ldr	r3, [pc, #320]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007a58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34007a5c:	429a      	cmp	r2, r3
34007a5e:	d208      	bcs.n	34007a72 <HAL_RCC_ClockConfig+0x7d6>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
34007a60:	4b4d      	ldr	r3, [pc, #308]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007a64:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
34007a68:	687b      	ldr	r3, [r7, #4]
34007a6a:	695b      	ldr	r3, [r3, #20]
34007a6c:	494a      	ldr	r1, [pc, #296]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007a6e:	4313      	orrs	r3, r2
34007a70:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34007a72:	687b      	ldr	r3, [r7, #4]
34007a74:	681b      	ldr	r3, [r3, #0]
34007a76:	f003 0320 	and.w	r3, r3, #32
34007a7a:	2b00      	cmp	r3, #0
34007a7c:	d03c      	beq.n	34007af8 <HAL_RCC_ClockConfig+0x85c>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
34007a7e:	687b      	ldr	r3, [r7, #4]
34007a80:	699b      	ldr	r3, [r3, #24]
34007a82:	2b00      	cmp	r3, #0
34007a84:	d027      	beq.n	34007ad6 <HAL_RCC_ClockConfig+0x83a>
34007a86:	687b      	ldr	r3, [r7, #4]
34007a88:	699b      	ldr	r3, [r3, #24]
34007a8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34007a8e:	d022      	beq.n	34007ad6 <HAL_RCC_ClockConfig+0x83a>
34007a90:	687b      	ldr	r3, [r7, #4]
34007a92:	699b      	ldr	r3, [r3, #24]
34007a94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34007a98:	d01d      	beq.n	34007ad6 <HAL_RCC_ClockConfig+0x83a>
34007a9a:	687b      	ldr	r3, [r7, #4]
34007a9c:	699b      	ldr	r3, [r3, #24]
34007a9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34007aa2:	d018      	beq.n	34007ad6 <HAL_RCC_ClockConfig+0x83a>
34007aa4:	687b      	ldr	r3, [r7, #4]
34007aa6:	699b      	ldr	r3, [r3, #24]
34007aa8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
34007aac:	d013      	beq.n	34007ad6 <HAL_RCC_ClockConfig+0x83a>
34007aae:	687b      	ldr	r3, [r7, #4]
34007ab0:	699b      	ldr	r3, [r3, #24]
34007ab2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
34007ab6:	d00e      	beq.n	34007ad6 <HAL_RCC_ClockConfig+0x83a>
34007ab8:	687b      	ldr	r3, [r7, #4]
34007aba:	699b      	ldr	r3, [r3, #24]
34007abc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
34007ac0:	d009      	beq.n	34007ad6 <HAL_RCC_ClockConfig+0x83a>
34007ac2:	687b      	ldr	r3, [r7, #4]
34007ac4:	699b      	ldr	r3, [r3, #24]
34007ac6:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
34007aca:	d004      	beq.n	34007ad6 <HAL_RCC_ClockConfig+0x83a>
34007acc:	f240 4177 	movw	r1, #1143	@ 0x477
34007ad0:	4830      	ldr	r0, [pc, #192]	@ (34007b94 <HAL_RCC_ClockConfig+0x8f8>)
34007ad2:	f7fa f931 	bl	34001d38 <assert_failed>
    if ((pRCC_ClkInitStruct->APB4CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34007ad6:	687b      	ldr	r3, [r7, #4]
34007ad8:	699a      	ldr	r2, [r3, #24]
34007ada:	4b2f      	ldr	r3, [pc, #188]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007ade:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34007ae2:	429a      	cmp	r2, r3
34007ae4:	d208      	bcs.n	34007af8 <HAL_RCC_ClockConfig+0x85c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34007ae6:	4b2c      	ldr	r3, [pc, #176]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007aea:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
34007aee:	687b      	ldr	r3, [r7, #4]
34007af0:	699b      	ldr	r3, [r3, #24]
34007af2:	4929      	ldr	r1, [pc, #164]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007af4:	4313      	orrs	r3, r2
34007af6:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34007af8:	687b      	ldr	r3, [r7, #4]
34007afa:	681b      	ldr	r3, [r3, #0]
34007afc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34007b00:	2b00      	cmp	r3, #0
34007b02:	d03c      	beq.n	34007b7e <HAL_RCC_ClockConfig+0x8e2>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
34007b04:	687b      	ldr	r3, [r7, #4]
34007b06:	69db      	ldr	r3, [r3, #28]
34007b08:	2b00      	cmp	r3, #0
34007b0a:	d027      	beq.n	34007b5c <HAL_RCC_ClockConfig+0x8c0>
34007b0c:	687b      	ldr	r3, [r7, #4]
34007b0e:	69db      	ldr	r3, [r3, #28]
34007b10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34007b14:	d022      	beq.n	34007b5c <HAL_RCC_ClockConfig+0x8c0>
34007b16:	687b      	ldr	r3, [r7, #4]
34007b18:	69db      	ldr	r3, [r3, #28]
34007b1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34007b1e:	d01d      	beq.n	34007b5c <HAL_RCC_ClockConfig+0x8c0>
34007b20:	687b      	ldr	r3, [r7, #4]
34007b22:	69db      	ldr	r3, [r3, #28]
34007b24:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34007b28:	d018      	beq.n	34007b5c <HAL_RCC_ClockConfig+0x8c0>
34007b2a:	687b      	ldr	r3, [r7, #4]
34007b2c:	69db      	ldr	r3, [r3, #28]
34007b2e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34007b32:	d013      	beq.n	34007b5c <HAL_RCC_ClockConfig+0x8c0>
34007b34:	687b      	ldr	r3, [r7, #4]
34007b36:	69db      	ldr	r3, [r3, #28]
34007b38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
34007b3c:	d00e      	beq.n	34007b5c <HAL_RCC_ClockConfig+0x8c0>
34007b3e:	687b      	ldr	r3, [r7, #4]
34007b40:	69db      	ldr	r3, [r3, #28]
34007b42:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
34007b46:	d009      	beq.n	34007b5c <HAL_RCC_ClockConfig+0x8c0>
34007b48:	687b      	ldr	r3, [r7, #4]
34007b4a:	69db      	ldr	r3, [r3, #28]
34007b4c:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
34007b50:	d004      	beq.n	34007b5c <HAL_RCC_ClockConfig+0x8c0>
34007b52:	f240 4181 	movw	r1, #1153	@ 0x481
34007b56:	480f      	ldr	r0, [pc, #60]	@ (34007b94 <HAL_RCC_ClockConfig+0x8f8>)
34007b58:	f7fa f8ee 	bl	34001d38 <assert_failed>
    if ((pRCC_ClkInitStruct->APB5CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34007b5c:	687b      	ldr	r3, [r7, #4]
34007b5e:	69da      	ldr	r2, [r3, #28]
34007b60:	4b0d      	ldr	r3, [pc, #52]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007b64:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
34007b68:	429a      	cmp	r2, r3
34007b6a:	d208      	bcs.n	34007b7e <HAL_RCC_ClockConfig+0x8e2>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34007b6c:	4b0a      	ldr	r3, [pc, #40]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34007b70:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34007b74:	687b      	ldr	r3, [r7, #4]
34007b76:	69db      	ldr	r3, [r3, #28]
34007b78:	4907      	ldr	r1, [pc, #28]	@ (34007b98 <HAL_RCC_ClockConfig+0x8fc>)
34007b7a:	4313      	orrs	r3, r2
34007b7c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
34007b7e:	4b07      	ldr	r3, [pc, #28]	@ (34007b9c <HAL_RCC_ClockConfig+0x900>)
34007b80:	681b      	ldr	r3, [r3, #0]
34007b82:	4618      	mov	r0, r3
34007b84:	f7fc f8b0 	bl	34003ce8 <HAL_InitTick>
34007b88:	4603      	mov	r3, r0
}
34007b8a:	4618      	mov	r0, r3
34007b8c:	3710      	adds	r7, #16
34007b8e:	46bd      	mov	sp, r7
34007b90:	bd80      	pop	{r7, pc}
34007b92:	bf00      	nop
34007b94:	3401e8c8 	.word	0x3401e8c8
34007b98:	56028000 	.word	0x56028000
34007b9c:	34020768 	.word	0x34020768

34007ba0 <HAL_RCC_GetCpuClockFreq>:
  *         will be incorrect.
  *
  * @retval CPUCLK frequency
  */
uint32_t HAL_RCC_GetCpuClockFreq(void)
{
34007ba0:	b580      	push	{r7, lr}
34007ba2:	b082      	sub	sp, #8
34007ba4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
34007ba6:	2300      	movs	r3, #0
34007ba8:	607b      	str	r3, [r7, #4]
  uint32_t ic_divider;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetCpuClkSource())
34007baa:	f7fe fcfd 	bl	340065a8 <LL_RCC_GetCpuClkSource>
34007bae:	4603      	mov	r3, r0
34007bb0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34007bb4:	d025      	beq.n	34007c02 <HAL_RCC_GetCpuClockFreq+0x62>
34007bb6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34007bba:	d860      	bhi.n	34007c7e <HAL_RCC_GetCpuClockFreq+0xde>
34007bbc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34007bc0:	d01c      	beq.n	34007bfc <HAL_RCC_GetCpuClockFreq+0x5c>
34007bc2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34007bc6:	d85a      	bhi.n	34007c7e <HAL_RCC_GetCpuClockFreq+0xde>
34007bc8:	2b00      	cmp	r3, #0
34007bca:	d003      	beq.n	34007bd4 <HAL_RCC_GetCpuClockFreq+0x34>
34007bcc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34007bd0:	d009      	beq.n	34007be6 <HAL_RCC_GetCpuClockFreq+0x46>
      }
      break;

    default:
      /* Unexpected case */
      break;
34007bd2:	e054      	b.n	34007c7e <HAL_RCC_GetCpuClockFreq+0xde>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34007bd4:	f7fe fc1e 	bl	34006414 <LL_RCC_HSI_GetDivider>
34007bd8:	4603      	mov	r3, r0
34007bda:	09db      	lsrs	r3, r3, #7
34007bdc:	4a2b      	ldr	r2, [pc, #172]	@ (34007c8c <HAL_RCC_GetCpuClockFreq+0xec>)
34007bde:	fa22 f303 	lsr.w	r3, r2, r3
34007be2:	607b      	str	r3, [r7, #4]
      break;
34007be4:	e04c      	b.n	34007c80 <HAL_RCC_GetCpuClockFreq+0xe0>
      if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
34007be6:	f7fe fc7d 	bl	340064e4 <LL_RCC_MSI_GetFrequency>
34007bea:	4603      	mov	r3, r0
34007bec:	2b00      	cmp	r3, #0
34007bee:	d102      	bne.n	34007bf6 <HAL_RCC_GetCpuClockFreq+0x56>
        frequency = MSI_VALUE;
34007bf0:	4b27      	ldr	r3, [pc, #156]	@ (34007c90 <HAL_RCC_GetCpuClockFreq+0xf0>)
34007bf2:	607b      	str	r3, [r7, #4]
      break;
34007bf4:	e044      	b.n	34007c80 <HAL_RCC_GetCpuClockFreq+0xe0>
        frequency = 16000000UL;
34007bf6:	4b27      	ldr	r3, [pc, #156]	@ (34007c94 <HAL_RCC_GetCpuClockFreq+0xf4>)
34007bf8:	607b      	str	r3, [r7, #4]
      break;
34007bfa:	e041      	b.n	34007c80 <HAL_RCC_GetCpuClockFreq+0xe0>
      frequency = HSE_VALUE;
34007bfc:	4b26      	ldr	r3, [pc, #152]	@ (34007c98 <HAL_RCC_GetCpuClockFreq+0xf8>)
34007bfe:	607b      	str	r3, [r7, #4]
      break;
34007c00:	e03e      	b.n	34007c80 <HAL_RCC_GetCpuClockFreq+0xe0>
      ic_divider = LL_RCC_IC1_GetDivider();
34007c02:	f7fe fde1 	bl	340067c8 <LL_RCC_IC1_GetDivider>
34007c06:	6038      	str	r0, [r7, #0]
      switch (LL_RCC_IC1_GetSource())
34007c08:	f7fe fdd0 	bl	340067ac <LL_RCC_IC1_GetSource>
34007c0c:	4603      	mov	r3, r0
34007c0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007c12:	d029      	beq.n	34007c68 <HAL_RCC_GetCpuClockFreq+0xc8>
34007c14:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007c18:	d82f      	bhi.n	34007c7a <HAL_RCC_GetCpuClockFreq+0xda>
34007c1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007c1e:	d01a      	beq.n	34007c56 <HAL_RCC_GetCpuClockFreq+0xb6>
34007c20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007c24:	d829      	bhi.n	34007c7a <HAL_RCC_GetCpuClockFreq+0xda>
34007c26:	2b00      	cmp	r3, #0
34007c28:	d003      	beq.n	34007c32 <HAL_RCC_GetCpuClockFreq+0x92>
34007c2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007c2e:	d009      	beq.n	34007c44 <HAL_RCC_GetCpuClockFreq+0xa4>
          break;
34007c30:	e023      	b.n	34007c7a <HAL_RCC_GetCpuClockFreq+0xda>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34007c32:	f009 f813 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34007c36:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007c38:	687a      	ldr	r2, [r7, #4]
34007c3a:	683b      	ldr	r3, [r7, #0]
34007c3c:	fbb2 f3f3 	udiv	r3, r2, r3
34007c40:	607b      	str	r3, [r7, #4]
          break;
34007c42:	e01b      	b.n	34007c7c <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34007c44:	f009 f850 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34007c48:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007c4a:	687a      	ldr	r2, [r7, #4]
34007c4c:	683b      	ldr	r3, [r7, #0]
34007c4e:	fbb2 f3f3 	udiv	r3, r2, r3
34007c52:	607b      	str	r3, [r7, #4]
          break;
34007c54:	e012      	b.n	34007c7c <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34007c56:	f009 f88d 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34007c5a:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007c5c:	687a      	ldr	r2, [r7, #4]
34007c5e:	683b      	ldr	r3, [r7, #0]
34007c60:	fbb2 f3f3 	udiv	r3, r2, r3
34007c64:	607b      	str	r3, [r7, #4]
          break;
34007c66:	e009      	b.n	34007c7c <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
34007c68:	f009 f8ca 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34007c6c:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007c6e:	687a      	ldr	r2, [r7, #4]
34007c70:	683b      	ldr	r3, [r7, #0]
34007c72:	fbb2 f3f3 	udiv	r3, r2, r3
34007c76:	607b      	str	r3, [r7, #4]
          break;
34007c78:	e000      	b.n	34007c7c <HAL_RCC_GetCpuClockFreq+0xdc>
          break;
34007c7a:	bf00      	nop
      break;
34007c7c:	e000      	b.n	34007c80 <HAL_RCC_GetCpuClockFreq+0xe0>
      break;
34007c7e:	bf00      	nop
  }

  return frequency;
34007c80:	687b      	ldr	r3, [r7, #4]
}
34007c82:	4618      	mov	r0, r3
34007c84:	3708      	adds	r7, #8
34007c86:	46bd      	mov	sp, r7
34007c88:	bd80      	pop	{r7, pc}
34007c8a:	bf00      	nop
34007c8c:	03d09000 	.word	0x03d09000
34007c90:	003d0900 	.word	0x003d0900
34007c94:	00f42400 	.word	0x00f42400
34007c98:	02dc6c00 	.word	0x02dc6c00

34007c9c <HAL_RCC_GetSysClockFreq>:
  *         will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
34007c9c:	b580      	push	{r7, lr}
34007c9e:	b082      	sub	sp, #8
34007ca0:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
34007ca2:	2300      	movs	r3, #0
34007ca4:	607b      	str	r3, [r7, #4]
  uint32_t ic_divider;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
34007ca6:	f7fe fc8d 	bl	340065c4 <LL_RCC_GetSysClkSource>
34007caa:	4603      	mov	r3, r0
34007cac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007cb0:	d025      	beq.n	34007cfe <HAL_RCC_GetSysClockFreq+0x62>
34007cb2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007cb6:	d860      	bhi.n	34007d7a <HAL_RCC_GetSysClockFreq+0xde>
34007cb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007cbc:	d01c      	beq.n	34007cf8 <HAL_RCC_GetSysClockFreq+0x5c>
34007cbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007cc2:	d85a      	bhi.n	34007d7a <HAL_RCC_GetSysClockFreq+0xde>
34007cc4:	2b00      	cmp	r3, #0
34007cc6:	d003      	beq.n	34007cd0 <HAL_RCC_GetSysClockFreq+0x34>
34007cc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007ccc:	d009      	beq.n	34007ce2 <HAL_RCC_GetSysClockFreq+0x46>
      }
      break;

    default:
      /* Unexpected case */
      break;
34007cce:	e054      	b.n	34007d7a <HAL_RCC_GetSysClockFreq+0xde>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34007cd0:	f7fe fba0 	bl	34006414 <LL_RCC_HSI_GetDivider>
34007cd4:	4603      	mov	r3, r0
34007cd6:	09db      	lsrs	r3, r3, #7
34007cd8:	4a2b      	ldr	r2, [pc, #172]	@ (34007d88 <HAL_RCC_GetSysClockFreq+0xec>)
34007cda:	fa22 f303 	lsr.w	r3, r2, r3
34007cde:	607b      	str	r3, [r7, #4]
      break;
34007ce0:	e04c      	b.n	34007d7c <HAL_RCC_GetSysClockFreq+0xe0>
      if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
34007ce2:	f7fe fbff 	bl	340064e4 <LL_RCC_MSI_GetFrequency>
34007ce6:	4603      	mov	r3, r0
34007ce8:	2b00      	cmp	r3, #0
34007cea:	d102      	bne.n	34007cf2 <HAL_RCC_GetSysClockFreq+0x56>
        frequency = MSI_VALUE;
34007cec:	4b27      	ldr	r3, [pc, #156]	@ (34007d8c <HAL_RCC_GetSysClockFreq+0xf0>)
34007cee:	607b      	str	r3, [r7, #4]
      break;
34007cf0:	e044      	b.n	34007d7c <HAL_RCC_GetSysClockFreq+0xe0>
        frequency = 16000000UL;
34007cf2:	4b27      	ldr	r3, [pc, #156]	@ (34007d90 <HAL_RCC_GetSysClockFreq+0xf4>)
34007cf4:	607b      	str	r3, [r7, #4]
      break;
34007cf6:	e041      	b.n	34007d7c <HAL_RCC_GetSysClockFreq+0xe0>
      frequency = HSE_VALUE;
34007cf8:	4b26      	ldr	r3, [pc, #152]	@ (34007d94 <HAL_RCC_GetSysClockFreq+0xf8>)
34007cfa:	607b      	str	r3, [r7, #4]
      break;
34007cfc:	e03e      	b.n	34007d7c <HAL_RCC_GetSysClockFreq+0xe0>
      ic_divider = LL_RCC_IC2_GetDivider();
34007cfe:	f7fe fd81 	bl	34006804 <LL_RCC_IC2_GetDivider>
34007d02:	6038      	str	r0, [r7, #0]
      switch (LL_RCC_IC2_GetSource())
34007d04:	f7fe fd70 	bl	340067e8 <LL_RCC_IC2_GetSource>
34007d08:	4603      	mov	r3, r0
34007d0a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007d0e:	d029      	beq.n	34007d64 <HAL_RCC_GetSysClockFreq+0xc8>
34007d10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007d14:	d82f      	bhi.n	34007d76 <HAL_RCC_GetSysClockFreq+0xda>
34007d16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007d1a:	d01a      	beq.n	34007d52 <HAL_RCC_GetSysClockFreq+0xb6>
34007d1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007d20:	d829      	bhi.n	34007d76 <HAL_RCC_GetSysClockFreq+0xda>
34007d22:	2b00      	cmp	r3, #0
34007d24:	d003      	beq.n	34007d2e <HAL_RCC_GetSysClockFreq+0x92>
34007d26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007d2a:	d009      	beq.n	34007d40 <HAL_RCC_GetSysClockFreq+0xa4>
          break;
34007d2c:	e023      	b.n	34007d76 <HAL_RCC_GetSysClockFreq+0xda>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34007d2e:	f008 ff95 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34007d32:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007d34:	687a      	ldr	r2, [r7, #4]
34007d36:	683b      	ldr	r3, [r7, #0]
34007d38:	fbb2 f3f3 	udiv	r3, r2, r3
34007d3c:	607b      	str	r3, [r7, #4]
          break;
34007d3e:	e01b      	b.n	34007d78 <HAL_RCC_GetSysClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34007d40:	f008 ffd2 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34007d44:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007d46:	687a      	ldr	r2, [r7, #4]
34007d48:	683b      	ldr	r3, [r7, #0]
34007d4a:	fbb2 f3f3 	udiv	r3, r2, r3
34007d4e:	607b      	str	r3, [r7, #4]
          break;
34007d50:	e012      	b.n	34007d78 <HAL_RCC_GetSysClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34007d52:	f009 f80f 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34007d56:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007d58:	687a      	ldr	r2, [r7, #4]
34007d5a:	683b      	ldr	r3, [r7, #0]
34007d5c:	fbb2 f3f3 	udiv	r3, r2, r3
34007d60:	607b      	str	r3, [r7, #4]
          break;
34007d62:	e009      	b.n	34007d78 <HAL_RCC_GetSysClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
34007d64:	f009 f84c 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34007d68:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34007d6a:	687a      	ldr	r2, [r7, #4]
34007d6c:	683b      	ldr	r3, [r7, #0]
34007d6e:	fbb2 f3f3 	udiv	r3, r2, r3
34007d72:	607b      	str	r3, [r7, #4]
          break;
34007d74:	e000      	b.n	34007d78 <HAL_RCC_GetSysClockFreq+0xdc>
          break;
34007d76:	bf00      	nop
      break;
34007d78:	e000      	b.n	34007d7c <HAL_RCC_GetSysClockFreq+0xe0>
      break;
34007d7a:	bf00      	nop
  }

  return frequency;
34007d7c:	687b      	ldr	r3, [r7, #4]
}
34007d7e:	4618      	mov	r0, r3
34007d80:	3708      	adds	r7, #8
34007d82:	46bd      	mov	sp, r7
34007d84:	bd80      	pop	{r7, pc}
34007d86:	bf00      	nop
34007d88:	03d09000 	.word	0x03d09000
34007d8c:	003d0900 	.word	0x003d0900
34007d90:	00f42400 	.word	0x00f42400
34007d94:	02dc6c00 	.word	0x02dc6c00

34007d98 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
34007d98:	b580      	push	{r7, lr}
34007d9a:	b088      	sub	sp, #32
34007d9c:	af00      	add	r7, sp, #0
34007d9e:	6078      	str	r0, [r7, #4]
34007da0:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_cfgr1_reg;
  __IO uint32_t *p_rcc_pll_cfgr2_reg;
  __IO uint32_t *p_rcc_pll_cfgr3_reg;
  HAL_StatusTypeDef ret = HAL_OK;
34007da2:	2300      	movs	r3, #0
34007da4:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
34007da6:	687b      	ldr	r3, [r7, #4]
34007da8:	011a      	lsls	r2, r3, #4
34007daa:	4b9a      	ldr	r3, [pc, #616]	@ (34008014 <RCC_PLL_Config+0x27c>)
34007dac:	4413      	add	r3, r2
34007dae:	61bb      	str	r3, [r7, #24]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34007db0:	687b      	ldr	r3, [r7, #4]
34007db2:	011a      	lsls	r2, r3, #4
34007db4:	4b98      	ldr	r3, [pc, #608]	@ (34008018 <RCC_PLL_Config+0x280>)
34007db6:	4413      	add	r3, r2
34007db8:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
34007dba:	687b      	ldr	r3, [r7, #4]
34007dbc:	011a      	lsls	r2, r3, #4
34007dbe:	4b97      	ldr	r3, [pc, #604]	@ (3400801c <RCC_PLL_Config+0x284>)
34007dc0:	4413      	add	r3, r2
34007dc2:	613b      	str	r3, [r7, #16]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */
  if (pPLLInit->PLLState == RCC_PLL_ON)
34007dc4:	683b      	ldr	r3, [r7, #0]
34007dc6:	681b      	ldr	r3, [r3, #0]
34007dc8:	2b02      	cmp	r3, #2
34007dca:	f040 80e9 	bne.w	34007fa0 <RCC_PLL_Config+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));
34007dce:	683b      	ldr	r3, [r7, #0]
34007dd0:	685b      	ldr	r3, [r3, #4]
34007dd2:	2b00      	cmp	r3, #0
34007dd4:	d013      	beq.n	34007dfe <RCC_PLL_Config+0x66>
34007dd6:	683b      	ldr	r3, [r7, #0]
34007dd8:	685b      	ldr	r3, [r3, #4]
34007dda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007dde:	d00e      	beq.n	34007dfe <RCC_PLL_Config+0x66>
34007de0:	683b      	ldr	r3, [r7, #0]
34007de2:	685b      	ldr	r3, [r3, #4]
34007de4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007de8:	d009      	beq.n	34007dfe <RCC_PLL_Config+0x66>
34007dea:	683b      	ldr	r3, [r7, #0]
34007dec:	685b      	ldr	r3, [r3, #4]
34007dee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007df2:	d004      	beq.n	34007dfe <RCC_PLL_Config+0x66>
34007df4:	f240 71fa 	movw	r1, #2042	@ 0x7fa
34007df8:	4889      	ldr	r0, [pc, #548]	@ (34008020 <RCC_PLL_Config+0x288>)
34007dfa:	f7f9 ff9d 	bl	34001d38 <assert_failed>
    assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));
34007dfe:	683b      	ldr	r3, [r7, #0]
34007e00:	68db      	ldr	r3, [r3, #12]
34007e02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34007e06:	d304      	bcc.n	34007e12 <RCC_PLL_Config+0x7a>
34007e08:	f240 71fb 	movw	r1, #2043	@ 0x7fb
34007e0c:	4884      	ldr	r0, [pc, #528]	@ (34008020 <RCC_PLL_Config+0x288>)
34007e0e:	f7f9 ff93 	bl	34001d38 <assert_failed>
    assert_param(IS_RCC_PLLM_VALUE(pPLLInit->PLLM));
34007e12:	683b      	ldr	r3, [r7, #0]
34007e14:	689b      	ldr	r3, [r3, #8]
34007e16:	2b00      	cmp	r3, #0
34007e18:	d003      	beq.n	34007e22 <RCC_PLL_Config+0x8a>
34007e1a:	683b      	ldr	r3, [r7, #0]
34007e1c:	689b      	ldr	r3, [r3, #8]
34007e1e:	2b3f      	cmp	r3, #63	@ 0x3f
34007e20:	d904      	bls.n	34007e2c <RCC_PLL_Config+0x94>
34007e22:	f240 71fc 	movw	r1, #2044	@ 0x7fc
34007e26:	487e      	ldr	r0, [pc, #504]	@ (34008020 <RCC_PLL_Config+0x288>)
34007e28:	f7f9 ff86 	bl	34001d38 <assert_failed>
    assert_param(IS_RCC_PLLN_VALUE(pPLLInit->PLLN));
34007e2c:	683b      	ldr	r3, [r7, #0]
34007e2e:	691b      	ldr	r3, [r3, #16]
34007e30:	2b09      	cmp	r3, #9
34007e32:	d905      	bls.n	34007e40 <RCC_PLL_Config+0xa8>
34007e34:	683b      	ldr	r3, [r7, #0]
34007e36:	691b      	ldr	r3, [r3, #16]
34007e38:	f640 12c4 	movw	r2, #2500	@ 0x9c4
34007e3c:	4293      	cmp	r3, r2
34007e3e:	d904      	bls.n	34007e4a <RCC_PLL_Config+0xb2>
34007e40:	f240 71fd 	movw	r1, #2045	@ 0x7fd
34007e44:	4876      	ldr	r0, [pc, #472]	@ (34008020 <RCC_PLL_Config+0x288>)
34007e46:	f7f9 ff77 	bl	34001d38 <assert_failed>
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP1));
34007e4a:	683b      	ldr	r3, [r7, #0]
34007e4c:	695b      	ldr	r3, [r3, #20]
34007e4e:	2b00      	cmp	r3, #0
34007e50:	d003      	beq.n	34007e5a <RCC_PLL_Config+0xc2>
34007e52:	683b      	ldr	r3, [r7, #0]
34007e54:	695b      	ldr	r3, [r3, #20]
34007e56:	2b07      	cmp	r3, #7
34007e58:	d904      	bls.n	34007e64 <RCC_PLL_Config+0xcc>
34007e5a:	f240 71fe 	movw	r1, #2046	@ 0x7fe
34007e5e:	4870      	ldr	r0, [pc, #448]	@ (34008020 <RCC_PLL_Config+0x288>)
34007e60:	f7f9 ff6a 	bl	34001d38 <assert_failed>
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP2));
34007e64:	683b      	ldr	r3, [r7, #0]
34007e66:	699b      	ldr	r3, [r3, #24]
34007e68:	2b00      	cmp	r3, #0
34007e6a:	d003      	beq.n	34007e74 <RCC_PLL_Config+0xdc>
34007e6c:	683b      	ldr	r3, [r7, #0]
34007e6e:	699b      	ldr	r3, [r3, #24]
34007e70:	2b07      	cmp	r3, #7
34007e72:	d904      	bls.n	34007e7e <RCC_PLL_Config+0xe6>
34007e74:	f240 71ff 	movw	r1, #2047	@ 0x7ff
34007e78:	4869      	ldr	r0, [pc, #420]	@ (34008020 <RCC_PLL_Config+0x288>)
34007e7a:	f7f9 ff5d 	bl	34001d38 <assert_failed>

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34007e7e:	4a69      	ldr	r2, [pc, #420]	@ (34008024 <RCC_PLL_Config+0x28c>)
34007e80:	f44f 7180 	mov.w	r1, #256	@ 0x100
34007e84:	687b      	ldr	r3, [r7, #4]
34007e86:	fa01 f303 	lsl.w	r3, r1, r3
34007e8a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34007e8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34007e90:	f7fb ff74 	bl	34003d7c <HAL_GetTick>
34007e94:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34007e96:	e008      	b.n	34007eaa <RCC_PLL_Config+0x112>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34007e98:	f7fb ff70 	bl	34003d7c <HAL_GetTick>
34007e9c:	4602      	mov	r2, r0
34007e9e:	68fb      	ldr	r3, [r7, #12]
34007ea0:	1ad3      	subs	r3, r2, r3
34007ea2:	2b01      	cmp	r3, #1
34007ea4:	d901      	bls.n	34007eaa <RCC_PLL_Config+0x112>
      {
        return HAL_TIMEOUT;
34007ea6:	2303      	movs	r3, #3
34007ea8:	e114      	b.n	340080d4 <RCC_PLL_Config+0x33c>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34007eaa:	4b5e      	ldr	r3, [pc, #376]	@ (34008024 <RCC_PLL_Config+0x28c>)
34007eac:	685a      	ldr	r2, [r3, #4]
34007eae:	f44f 7180 	mov.w	r1, #256	@ 0x100
34007eb2:	687b      	ldr	r3, [r7, #4]
34007eb4:	fa01 f303 	lsl.w	r3, r1, r3
34007eb8:	401a      	ands	r2, r3
34007eba:	f44f 7180 	mov.w	r1, #256	@ 0x100
34007ebe:	687b      	ldr	r3, [r7, #4]
34007ec0:	fa01 f303 	lsl.w	r3, r1, r3
34007ec4:	429a      	cmp	r2, r3
34007ec6:	d0e7      	beq.n	34007e98 <RCC_PLL_Config+0x100>
      }
    }

    /* Ensure PLLxMODSSDIS='1' */
    SET_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODSSDIS);
34007ec8:	693b      	ldr	r3, [r7, #16]
34007eca:	681b      	ldr	r3, [r3, #0]
34007ecc:	f043 0204 	orr.w	r2, r3, #4
34007ed0:	693b      	ldr	r3, [r7, #16]
34007ed2:	601a      	str	r2, [r3, #0]

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
34007ed4:	69bb      	ldr	r3, [r7, #24]
34007ed6:	681b      	ldr	r3, [r3, #0]
34007ed8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
34007edc:	69bb      	ldr	r3, [r7, #24]
34007ede:	601a      	str	r2, [r3, #0]

    /* Configure the PLLx clock source, multiplication and division factors. */
    MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN), \
34007ee0:	69bb      	ldr	r3, [r7, #24]
34007ee2:	681a      	ldr	r2, [r3, #0]
34007ee4:	4b50      	ldr	r3, [pc, #320]	@ (34008028 <RCC_PLL_Config+0x290>)
34007ee6:	4013      	ands	r3, r2
34007ee8:	683a      	ldr	r2, [r7, #0]
34007eea:	6851      	ldr	r1, [r2, #4]
34007eec:	683a      	ldr	r2, [r7, #0]
34007eee:	6892      	ldr	r2, [r2, #8]
34007ef0:	0512      	lsls	r2, r2, #20
34007ef2:	4311      	orrs	r1, r2
34007ef4:	683a      	ldr	r2, [r7, #0]
34007ef6:	6912      	ldr	r2, [r2, #16]
34007ef8:	0212      	lsls	r2, r2, #8
34007efa:	430a      	orrs	r2, r1
34007efc:	431a      	orrs	r2, r3
34007efe:	69bb      	ldr	r3, [r7, #24]
34007f00:	601a      	str	r2, [r3, #0]
               (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
                | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)));
    MODIFY_REG(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2), \
34007f02:	693b      	ldr	r3, [r7, #16]
34007f04:	681b      	ldr	r3, [r3, #0]
34007f06:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34007f0a:	683b      	ldr	r3, [r7, #0]
34007f0c:	695b      	ldr	r3, [r3, #20]
34007f0e:	06d9      	lsls	r1, r3, #27
34007f10:	683b      	ldr	r3, [r7, #0]
34007f12:	699b      	ldr	r3, [r3, #24]
34007f14:	061b      	lsls	r3, r3, #24
34007f16:	430b      	orrs	r3, r1
34007f18:	431a      	orrs	r2, r3
34007f1a:	693b      	ldr	r3, [r7, #16]
34007f1c:	601a      	str	r2, [r3, #0]
               ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)));

    /* Configure PLLx DIVNFRAC */
    MODIFY_REG(*p_rcc_pll_cfgr2_reg, RCC_PLL1CFGR2_PLL1DIVNFRAC, \
34007f1e:	697b      	ldr	r3, [r7, #20]
34007f20:	681b      	ldr	r3, [r3, #0]
34007f22:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
34007f26:	683b      	ldr	r3, [r7, #0]
34007f28:	68db      	ldr	r3, [r3, #12]
34007f2a:	431a      	orrs	r2, r3
34007f2c:	697b      	ldr	r3, [r7, #20]
34007f2e:	601a      	str	r2, [r3, #0]
               pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);

    /* Clear PLLxMODDSEN (Also clear in Fractional Mode to ensure the latch of updated FRAC value when set again) */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODDSEN);
34007f30:	693b      	ldr	r3, [r7, #16]
34007f32:	681b      	ldr	r3, [r3, #0]
34007f34:	f023 0208 	bic.w	r2, r3, #8
34007f38:	693b      	ldr	r3, [r7, #16]
34007f3a:	601a      	str	r2, [r3, #0]

    /* Fractional Mode specificities Management */
    if (pPLLInit->PLLFractional != 0U)
34007f3c:	683b      	ldr	r3, [r7, #0]
34007f3e:	68db      	ldr	r3, [r3, #12]
34007f40:	2b00      	cmp	r3, #0
34007f42:	d005      	beq.n	34007f50 <RCC_PLL_Config+0x1b8>
    {
      /* Set PLLxMODDSEN and DACEN */
      SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODDSEN | RCC_PLL1CFGR3_PLL1DACEN));
34007f44:	693b      	ldr	r3, [r7, #16]
34007f46:	681b      	ldr	r3, [r3, #0]
34007f48:	f043 020a 	orr.w	r2, r3, #10
34007f4c:	693b      	ldr	r3, [r7, #16]
34007f4e:	601a      	str	r2, [r3, #0]
    }

    /* Ensure PLLxMODSSRST='1' and Enable PLLx post divider output */
    SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODSSRST | RCC_PLL1CFGR3_PLL1PDIVEN));
34007f50:	693b      	ldr	r3, [r7, #16]
34007f52:	681b      	ldr	r3, [r3, #0]
34007f54:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34007f58:	f043 0301 	orr.w	r3, r3, #1
34007f5c:	693a      	ldr	r2, [r7, #16]
34007f5e:	6013      	str	r3, [r2, #0]

    /* Enable the PLLx */
    WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
34007f60:	4a30      	ldr	r2, [pc, #192]	@ (34008024 <RCC_PLL_Config+0x28c>)
34007f62:	f44f 7180 	mov.w	r1, #256	@ 0x100
34007f66:	687b      	ldr	r3, [r7, #4]
34007f68:	fa01 f303 	lsl.w	r3, r1, r3
34007f6c:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34007f70:	f7fb ff04 	bl	34003d7c <HAL_GetTick>
34007f74:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34007f76:	e008      	b.n	34007f8a <RCC_PLL_Config+0x1f2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34007f78:	f7fb ff00 	bl	34003d7c <HAL_GetTick>
34007f7c:	4602      	mov	r2, r0
34007f7e:	68fb      	ldr	r3, [r7, #12]
34007f80:	1ad3      	subs	r3, r2, r3
34007f82:	2b01      	cmp	r3, #1
34007f84:	d901      	bls.n	34007f8a <RCC_PLL_Config+0x1f2>
      {
        return HAL_TIMEOUT;
34007f86:	2303      	movs	r3, #3
34007f88:	e0a4      	b.n	340080d4 <RCC_PLL_Config+0x33c>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34007f8a:	4b26      	ldr	r3, [pc, #152]	@ (34008024 <RCC_PLL_Config+0x28c>)
34007f8c:	685a      	ldr	r2, [r3, #4]
34007f8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
34007f92:	687b      	ldr	r3, [r7, #4]
34007f94:	fa01 f303 	lsl.w	r3, r1, r3
34007f98:	4013      	ands	r3, r2
34007f9a:	2b00      	cmp	r3, #0
34007f9c:	d0ec      	beq.n	34007f78 <RCC_PLL_Config+0x1e0>
34007f9e:	e098      	b.n	340080d2 <RCC_PLL_Config+0x33a>
      }
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_BYPASS)
34007fa0:	683b      	ldr	r3, [r7, #0]
34007fa2:	681b      	ldr	r3, [r3, #0]
34007fa4:	2b03      	cmp	r3, #3
34007fa6:	d15f      	bne.n	34008068 <RCC_PLL_Config+0x2d0>
  {
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));
34007fa8:	683b      	ldr	r3, [r7, #0]
34007faa:	685b      	ldr	r3, [r3, #4]
34007fac:	2b00      	cmp	r3, #0
34007fae:	d013      	beq.n	34007fd8 <RCC_PLL_Config+0x240>
34007fb0:	683b      	ldr	r3, [r7, #0]
34007fb2:	685b      	ldr	r3, [r3, #4]
34007fb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34007fb8:	d00e      	beq.n	34007fd8 <RCC_PLL_Config+0x240>
34007fba:	683b      	ldr	r3, [r7, #0]
34007fbc:	685b      	ldr	r3, [r3, #4]
34007fbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34007fc2:	d009      	beq.n	34007fd8 <RCC_PLL_Config+0x240>
34007fc4:	683b      	ldr	r3, [r7, #0]
34007fc6:	685b      	ldr	r3, [r3, #4]
34007fc8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34007fcc:	d004      	beq.n	34007fd8 <RCC_PLL_Config+0x240>
34007fce:	f640 013f 	movw	r1, #2111	@ 0x83f
34007fd2:	4813      	ldr	r0, [pc, #76]	@ (34008020 <RCC_PLL_Config+0x288>)
34007fd4:	f7f9 feb0 	bl	34001d38 <assert_failed>

    /* Check selected source is ready */
    if (RCC_PLL_Source_IsReady(pPLLInit->PLLSource) == 1U)
34007fd8:	683b      	ldr	r3, [r7, #0]
34007fda:	685b      	ldr	r3, [r3, #4]
34007fdc:	4618      	mov	r0, r3
34007fde:	f000 f925 	bl	3400822c <RCC_PLL_Source_IsReady>
34007fe2:	4603      	mov	r3, r0
34007fe4:	2b01      	cmp	r3, #1
34007fe6:	d13c      	bne.n	34008062 <RCC_PLL_Config+0x2ca>
    {
      /* Ensure PLLx is disabled */
      WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34007fe8:	4a0e      	ldr	r2, [pc, #56]	@ (34008024 <RCC_PLL_Config+0x28c>)
34007fea:	f44f 7180 	mov.w	r1, #256	@ 0x100
34007fee:	687b      	ldr	r3, [r7, #4]
34007ff0:	fa01 f303 	lsl.w	r3, r1, r3
34007ff4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34007ff8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34007ffa:	f7fb febf 	bl	34003d7c <HAL_GetTick>
34007ffe:	60f8      	str	r0, [r7, #12]

      /* Wait till PLLx is disabled */
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34008000:	e014      	b.n	3400802c <RCC_PLL_Config+0x294>
      {
        if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34008002:	f7fb febb 	bl	34003d7c <HAL_GetTick>
34008006:	4602      	mov	r2, r0
34008008:	68fb      	ldr	r3, [r7, #12]
3400800a:	1ad3      	subs	r3, r2, r3
3400800c:	2b01      	cmp	r3, #1
3400800e:	d90d      	bls.n	3400802c <RCC_PLL_Config+0x294>
        {
          return HAL_TIMEOUT;
34008010:	2303      	movs	r3, #3
34008012:	e05f      	b.n	340080d4 <RCC_PLL_Config+0x33c>
34008014:	56028080 	.word	0x56028080
34008018:	56028084 	.word	0x56028084
3400801c:	56028088 	.word	0x56028088
34008020:	3401e8c8 	.word	0x3401e8c8
34008024:	56028000 	.word	0x56028000
34008028:	8c0000ff 	.word	0x8c0000ff
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
3400802c:	4b2b      	ldr	r3, [pc, #172]	@ (340080dc <RCC_PLL_Config+0x344>)
3400802e:	685a      	ldr	r2, [r3, #4]
34008030:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008034:	687b      	ldr	r3, [r7, #4]
34008036:	fa01 f303 	lsl.w	r3, r1, r3
3400803a:	401a      	ands	r2, r3
3400803c:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008040:	687b      	ldr	r3, [r7, #4]
34008042:	fa01 f303 	lsl.w	r3, r1, r3
34008046:	429a      	cmp	r2, r3
34008048:	d0db      	beq.n	34008002 <RCC_PLL_Config+0x26a>
        }
      }

      /* Set bypass mode with selected source */
      MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1BYP | RCC_PLL1CFGR1_PLL1SEL), \
3400804a:	69bb      	ldr	r3, [r7, #24]
3400804c:	681b      	ldr	r3, [r3, #0]
3400804e:	f023 42f0 	bic.w	r2, r3, #2013265920	@ 0x78000000
34008052:	683b      	ldr	r3, [r7, #0]
34008054:	685b      	ldr	r3, [r3, #4]
34008056:	4313      	orrs	r3, r2
34008058:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
3400805c:	69bb      	ldr	r3, [r7, #24]
3400805e:	601a      	str	r2, [r3, #0]
34008060:	e037      	b.n	340080d2 <RCC_PLL_Config+0x33a>
                 (RCC_PLL1CFGR1_PLL1BYP | pPLLInit->PLLSource));
    }
    else
    {
      ret = HAL_ERROR;
34008062:	2301      	movs	r3, #1
34008064:	77fb      	strb	r3, [r7, #31]
34008066:	e034      	b.n	340080d2 <RCC_PLL_Config+0x33a>
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_OFF)
34008068:	683b      	ldr	r3, [r7, #0]
3400806a:	681b      	ldr	r3, [r3, #0]
3400806c:	2b01      	cmp	r3, #1
3400806e:	d130      	bne.n	340080d2 <RCC_PLL_Config+0x33a>
  {
    /* Disable PLLx post divider output */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1PDIVEN);
34008070:	693b      	ldr	r3, [r7, #16]
34008072:	681b      	ldr	r3, [r3, #0]
34008074:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
34008078:	693b      	ldr	r3, [r7, #16]
3400807a:	601a      	str	r2, [r3, #0]

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
3400807c:	4a17      	ldr	r2, [pc, #92]	@ (340080dc <RCC_PLL_Config+0x344>)
3400807e:	f44f 7180 	mov.w	r1, #256	@ 0x100
34008082:	687b      	ldr	r3, [r7, #4]
34008084:	fa01 f303 	lsl.w	r3, r1, r3
34008088:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
3400808c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
3400808e:	f7fb fe75 	bl	34003d7c <HAL_GetTick>
34008092:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34008094:	e008      	b.n	340080a8 <RCC_PLL_Config+0x310>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34008096:	f7fb fe71 	bl	34003d7c <HAL_GetTick>
3400809a:	4602      	mov	r2, r0
3400809c:	68fb      	ldr	r3, [r7, #12]
3400809e:	1ad3      	subs	r3, r2, r3
340080a0:	2b01      	cmp	r3, #1
340080a2:	d901      	bls.n	340080a8 <RCC_PLL_Config+0x310>
      {
        return HAL_TIMEOUT;
340080a4:	2303      	movs	r3, #3
340080a6:	e015      	b.n	340080d4 <RCC_PLL_Config+0x33c>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
340080a8:	4b0c      	ldr	r3, [pc, #48]	@ (340080dc <RCC_PLL_Config+0x344>)
340080aa:	685a      	ldr	r2, [r3, #4]
340080ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
340080b0:	687b      	ldr	r3, [r7, #4]
340080b2:	fa01 f303 	lsl.w	r3, r1, r3
340080b6:	401a      	ands	r2, r3
340080b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
340080bc:	687b      	ldr	r3, [r7, #4]
340080be:	fa01 f303 	lsl.w	r3, r1, r3
340080c2:	429a      	cmp	r2, r3
340080c4:	d0e7      	beq.n	34008096 <RCC_PLL_Config+0x2fe>
      }
    }

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
340080c6:	69bb      	ldr	r3, [r7, #24]
340080c8:	681b      	ldr	r3, [r3, #0]
340080ca:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
340080ce:	69bb      	ldr	r3, [r7, #24]
340080d0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  return ret;
340080d2:	7ffb      	ldrb	r3, [r7, #31]
}
340080d4:	4618      	mov	r0, r3
340080d6:	3720      	adds	r7, #32
340080d8:	46bd      	mov	sp, r7
340080da:	bd80      	pop	{r7, pc}
340080dc:	56028000 	.word	0x56028000

340080e0 <RCC_PLL_Enable>:
  * @param  PLLnumber PLL number to enable
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Enable(uint32_t PLLnumber)
{
340080e0:	b580      	push	{r7, lr}
340080e2:	b084      	sub	sp, #16
340080e4:	af00      	add	r7, sp, #0
340080e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
340080e8:	2300      	movs	r3, #0
340080ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Enable the PLLx */
  WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
340080ec:	4a11      	ldr	r2, [pc, #68]	@ (34008134 <RCC_PLL_Enable+0x54>)
340080ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
340080f2:	687b      	ldr	r3, [r7, #4]
340080f4:	fa01 f303 	lsl.w	r3, r1, r3
340080f8:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
340080fc:	f7fb fe3e 	bl	34003d7c <HAL_GetTick>
34008100:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLx is ready */
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34008102:	e008      	b.n	34008116 <RCC_PLL_Enable+0x36>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34008104:	f7fb fe3a 	bl	34003d7c <HAL_GetTick>
34008108:	4602      	mov	r2, r0
3400810a:	68bb      	ldr	r3, [r7, #8]
3400810c:	1ad3      	subs	r3, r2, r3
3400810e:	2b01      	cmp	r3, #1
34008110:	d901      	bls.n	34008116 <RCC_PLL_Enable+0x36>
    {
      return HAL_TIMEOUT;
34008112:	2303      	movs	r3, #3
34008114:	e00a      	b.n	3400812c <RCC_PLL_Enable+0x4c>
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34008116:	4b07      	ldr	r3, [pc, #28]	@ (34008134 <RCC_PLL_Enable+0x54>)
34008118:	685a      	ldr	r2, [r3, #4]
3400811a:	f44f 7180 	mov.w	r1, #256	@ 0x100
3400811e:	687b      	ldr	r3, [r7, #4]
34008120:	fa01 f303 	lsl.w	r3, r1, r3
34008124:	4013      	ands	r3, r2
34008126:	2b00      	cmp	r3, #0
34008128:	d0ec      	beq.n	34008104 <RCC_PLL_Enable+0x24>
    }
  }

  return ret;
3400812a:	7bfb      	ldrb	r3, [r7, #15]
}
3400812c:	4618      	mov	r0, r3
3400812e:	3710      	adds	r7, #16
34008130:	46bd      	mov	sp, r7
34008132:	bd80      	pop	{r7, pc}
34008134:	56028000 	.word	0x56028000

34008138 <RCC_PLL_IsNewConfig>:
  * @param  pPLLInit Pointer to an RCC_PLLInitTypeDef structure that
  *                  contains the configuration parameters.  *
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_IsNewConfig(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
34008138:	b480      	push	{r7}
3400813a:	b089      	sub	sp, #36	@ 0x24
3400813c:	af00      	add	r7, sp, #0
3400813e:	6078      	str	r0, [r7, #4]
34008140:	6039      	str	r1, [r7, #0]
  __IO const uint32_t *p_rcc_pll_cfgr1_reg, *p_rcc_pll_cfgr2_reg, *p_rcc_pll_cfgr3_reg;
  uint32_t ret = 0U;
34008142:	2300      	movs	r3, #0
34008144:	61fb      	str	r3, [r7, #28]

  /* No assert since done in calling function */

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
34008146:	687b      	ldr	r3, [r7, #4]
34008148:	011a      	lsls	r2, r3, #4
3400814a:	4b34      	ldr	r3, [pc, #208]	@ (3400821c <RCC_PLL_IsNewConfig+0xe4>)
3400814c:	4413      	add	r3, r2
3400814e:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34008150:	687b      	ldr	r3, [r7, #4]
34008152:	011a      	lsls	r2, r3, #4
34008154:	4b32      	ldr	r3, [pc, #200]	@ (34008220 <RCC_PLL_IsNewConfig+0xe8>)
34008156:	4413      	add	r3, r2
34008158:	613b      	str	r3, [r7, #16]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
3400815a:	687b      	ldr	r3, [r7, #4]
3400815c:	011a      	lsls	r2, r3, #4
3400815e:	4b31      	ldr	r3, [pc, #196]	@ (34008224 <RCC_PLL_IsNewConfig+0xec>)
34008160:	4413      	add	r3, r2
34008162:	60fb      	str	r3, [r7, #12]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */

  /* Check for PLLCFGR1, PLLCFGR2 and PLLCFGR3 parameters updates */
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34008164:	697b      	ldr	r3, [r7, #20]
34008166:	681b      	ldr	r3, [r3, #0]
34008168:	f023 430c 	bic.w	r3, r3, #2348810240	@ 0x8c000000
3400816c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
      (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
34008170:	683a      	ldr	r2, [r7, #0]
34008172:	6851      	ldr	r1, [r2, #4]
34008174:	683a      	ldr	r2, [r7, #0]
34008176:	6892      	ldr	r2, [r2, #8]
34008178:	0512      	lsls	r2, r2, #20
3400817a:	4311      	orrs	r1, r2
       | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)))
3400817c:	683a      	ldr	r2, [r7, #0]
3400817e:	6912      	ldr	r2, [r2, #16]
34008180:	0212      	lsls	r2, r2, #8
34008182:	430a      	orrs	r2, r1
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34008184:	4293      	cmp	r3, r2
34008186:	d002      	beq.n	3400818e <RCC_PLL_IsNewConfig+0x56>
  {
    ret = 1U; /* New PLL configuration */
34008188:	2301      	movs	r3, #1
3400818a:	61fb      	str	r3, [r7, #28]
3400818c:	e03e      	b.n	3400820c <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
3400818e:	693b      	ldr	r3, [r7, #16]
34008190:	681b      	ldr	r3, [r3, #0]
34008192:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
           (pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos))
34008196:	683b      	ldr	r3, [r7, #0]
34008198:	68db      	ldr	r3, [r3, #12]
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
3400819a:	429a      	cmp	r2, r3
3400819c:	d002      	beq.n	340081a4 <RCC_PLL_IsNewConfig+0x6c>
  {
    ret = 1U; /* New PLL configuration */
3400819e:	2301      	movs	r3, #1
340081a0:	61fb      	str	r3, [r7, #28]
340081a2:	e033      	b.n	3400820c <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
340081a4:	68fb      	ldr	r3, [r7, #12]
340081a6:	681b      	ldr	r3, [r3, #0]
340081a8:	f003 527c 	and.w	r2, r3, #1056964608	@ 0x3f000000
           ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)))
340081ac:	683b      	ldr	r3, [r7, #0]
340081ae:	695b      	ldr	r3, [r3, #20]
340081b0:	06d9      	lsls	r1, r3, #27
340081b2:	683b      	ldr	r3, [r7, #0]
340081b4:	699b      	ldr	r3, [r3, #24]
340081b6:	061b      	lsls	r3, r3, #24
340081b8:	430b      	orrs	r3, r1
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
340081ba:	429a      	cmp	r2, r3
340081bc:	d002      	beq.n	340081c4 <RCC_PLL_IsNewConfig+0x8c>
  {
    ret = 1U; /* New PLL configuration */
340081be:	2301      	movs	r3, #1
340081c0:	61fb      	str	r3, [r7, #28]
340081c2:	e023      	b.n	3400820c <RCC_PLL_IsNewConfig+0xd4>
  {
    /* Mode change detection*/
    uint32_t pllState;

    /* Get current Mode*/
    if (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
340081c4:	4b18      	ldr	r3, [pc, #96]	@ (34008228 <RCC_PLL_IsNewConfig+0xf0>)
340081c6:	685a      	ldr	r2, [r3, #4]
340081c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
340081cc:	687b      	ldr	r3, [r7, #4]
340081ce:	fa01 f303 	lsl.w	r3, r1, r3
340081d2:	401a      	ands	r2, r3
340081d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
340081d8:	687b      	ldr	r3, [r7, #4]
340081da:	fa01 f303 	lsl.w	r3, r1, r3
340081de:	429a      	cmp	r2, r3
340081e0:	d102      	bne.n	340081e8 <RCC_PLL_IsNewConfig+0xb0>
    {
      pllState = RCC_PLL_ON;
340081e2:	2302      	movs	r3, #2
340081e4:	61bb      	str	r3, [r7, #24]
340081e6:	e00a      	b.n	340081fe <RCC_PLL_IsNewConfig+0xc6>
    }
    else
    {
      if ((*p_rcc_pll_cfgr1_reg & RCC_PLL1CFGR1_PLL1BYP) != 0UL)
340081e8:	697b      	ldr	r3, [r7, #20]
340081ea:	681b      	ldr	r3, [r3, #0]
340081ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
340081f0:	2b00      	cmp	r3, #0
340081f2:	d002      	beq.n	340081fa <RCC_PLL_IsNewConfig+0xc2>
      {
        pllState = RCC_PLL_BYPASS;
340081f4:	2303      	movs	r3, #3
340081f6:	61bb      	str	r3, [r7, #24]
340081f8:	e001      	b.n	340081fe <RCC_PLL_IsNewConfig+0xc6>
      }
      else
      {
        pllState = RCC_PLL_OFF;
340081fa:	2301      	movs	r3, #1
340081fc:	61bb      	str	r3, [r7, #24]
      }
    }

    /* Compare with new mode */
    if (pllState != pPLLInit->PLLState)
340081fe:	683b      	ldr	r3, [r7, #0]
34008200:	681b      	ldr	r3, [r3, #0]
34008202:	69ba      	ldr	r2, [r7, #24]
34008204:	429a      	cmp	r2, r3
34008206:	d001      	beq.n	3400820c <RCC_PLL_IsNewConfig+0xd4>
    {
      ret = 1U; /* New PLL configuration */
34008208:	2301      	movs	r3, #1
3400820a:	61fb      	str	r3, [r7, #28]
    }
  }

  return ret;
3400820c:	69fb      	ldr	r3, [r7, #28]
}
3400820e:	4618      	mov	r0, r3
34008210:	3724      	adds	r7, #36	@ 0x24
34008212:	46bd      	mov	sp, r7
34008214:	f85d 7b04 	ldr.w	r7, [sp], #4
34008218:	4770      	bx	lr
3400821a:	bf00      	nop
3400821c:	56028080 	.word	0x56028080
34008220:	56028084 	.word	0x56028084
34008224:	56028088 	.word	0x56028088
34008228:	56028000 	.word	0x56028000

3400822c <RCC_PLL_Source_IsReady>:
  * @brief  Check whether the PLL source is ready
  * @param  PLLSource PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_Source_IsReady(uint32_t PLLSource)
{
3400822c:	b580      	push	{r7, lr}
3400822e:	b084      	sub	sp, #16
34008230:	af00      	add	r7, sp, #0
34008232:	6078      	str	r0, [r7, #4]
  uint32_t ret = 1U;
34008234:	2301      	movs	r3, #1
34008236:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  switch (PLLSource)
34008238:	687b      	ldr	r3, [r7, #4]
3400823a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400823e:	d01b      	beq.n	34008278 <RCC_PLL_Source_IsReady+0x4c>
34008240:	687b      	ldr	r3, [r7, #4]
34008242:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008246:	d81f      	bhi.n	34008288 <RCC_PLL_Source_IsReady+0x5c>
34008248:	687b      	ldr	r3, [r7, #4]
3400824a:	2b00      	cmp	r3, #0
3400824c:	d004      	beq.n	34008258 <RCC_PLL_Source_IsReady+0x2c>
3400824e:	687b      	ldr	r3, [r7, #4]
34008250:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34008254:	d008      	beq.n	34008268 <RCC_PLL_Source_IsReady+0x3c>
        ret = 0U;
      }
      break;
    case RCC_PLLSOURCE_PIN:
    default:
      break;
34008256:	e017      	b.n	34008288 <RCC_PLL_Source_IsReady+0x5c>
      if (LL_RCC_HSI_IsReady() == 0U)
34008258:	f7fe f8b6 	bl	340063c8 <LL_RCC_HSI_IsReady>
3400825c:	4603      	mov	r3, r0
3400825e:	2b00      	cmp	r3, #0
34008260:	d114      	bne.n	3400828c <RCC_PLL_Source_IsReady+0x60>
        ret = 0U;
34008262:	2300      	movs	r3, #0
34008264:	60fb      	str	r3, [r7, #12]
      break;
34008266:	e011      	b.n	3400828c <RCC_PLL_Source_IsReady+0x60>
      if (LL_RCC_MSI_IsReady() == 0U)
34008268:	f7fe f916 	bl	34006498 <LL_RCC_MSI_IsReady>
3400826c:	4603      	mov	r3, r0
3400826e:	2b00      	cmp	r3, #0
34008270:	d10e      	bne.n	34008290 <RCC_PLL_Source_IsReady+0x64>
        ret = 0U;
34008272:	2300      	movs	r3, #0
34008274:	60fb      	str	r3, [r7, #12]
      break;
34008276:	e00b      	b.n	34008290 <RCC_PLL_Source_IsReady+0x64>
      if (LL_RCC_HSE_IsReady() == 0U)
34008278:	f7fe f876 	bl	34006368 <LL_RCC_HSE_IsReady>
3400827c:	4603      	mov	r3, r0
3400827e:	2b00      	cmp	r3, #0
34008280:	d108      	bne.n	34008294 <RCC_PLL_Source_IsReady+0x68>
        ret = 0U;
34008282:	2300      	movs	r3, #0
34008284:	60fb      	str	r3, [r7, #12]
      break;
34008286:	e005      	b.n	34008294 <RCC_PLL_Source_IsReady+0x68>
      break;
34008288:	bf00      	nop
3400828a:	e004      	b.n	34008296 <RCC_PLL_Source_IsReady+0x6a>
      break;
3400828c:	bf00      	nop
3400828e:	e002      	b.n	34008296 <RCC_PLL_Source_IsReady+0x6a>
      break;
34008290:	bf00      	nop
34008292:	e000      	b.n	34008296 <RCC_PLL_Source_IsReady+0x6a>
      break;
34008294:	bf00      	nop
  }

  return ret;
34008296:	68fb      	ldr	r3, [r7, #12]
}
34008298:	4618      	mov	r0, r3
3400829a:	3710      	adds	r7, #16
3400829c:	46bd      	mov	sp, r7
3400829e:	bd80      	pop	{r7, pc}

340082a0 <RCC_IC_CheckPLLSources>:
  * @param  PLLSource1 First PLL source
  * @param  PLLSource2 Second PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_IC_CheckPLLSources(uint32_t PLLSource1, uint32_t PLLSource2)
{
340082a0:	b580      	push	{r7, lr}
340082a2:	b084      	sub	sp, #16
340082a4:	af00      	add	r7, sp, #0
340082a6:	6078      	str	r0, [r7, #4]
340082a8:	6039      	str	r1, [r7, #0]
  uint32_t ret = 1U;
340082aa:	2301      	movs	r3, #1
340082ac:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  /* Check PLLSource1 clock source */
  switch (PLLSource1)
340082ae:	687b      	ldr	r3, [r7, #4]
340082b0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340082b4:	d03a      	beq.n	3400832c <RCC_IC_CheckPLLSources+0x8c>
340082b6:	687b      	ldr	r3, [r7, #4]
340082b8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340082bc:	d843      	bhi.n	34008346 <RCC_IC_CheckPLLSources+0xa6>
340082be:	687b      	ldr	r3, [r7, #4]
340082c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340082c4:	d025      	beq.n	34008312 <RCC_IC_CheckPLLSources+0x72>
340082c6:	687b      	ldr	r3, [r7, #4]
340082c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340082cc:	d83b      	bhi.n	34008346 <RCC_IC_CheckPLLSources+0xa6>
340082ce:	687b      	ldr	r3, [r7, #4]
340082d0:	2b00      	cmp	r3, #0
340082d2:	d004      	beq.n	340082de <RCC_IC_CheckPLLSources+0x3e>
340082d4:	687b      	ldr	r3, [r7, #4]
340082d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340082da:	d00d      	beq.n	340082f8 <RCC_IC_CheckPLLSources+0x58>
340082dc:	e033      	b.n	34008346 <RCC_IC_CheckPLLSources+0xa6>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
340082de:	f7fe f98d 	bl	340065fc <LL_RCC_PLL1_IsReady>
340082e2:	4603      	mov	r3, r0
340082e4:	2b00      	cmp	r3, #0
340082e6:	d131      	bne.n	3400834c <RCC_IC_CheckPLLSources+0xac>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
340082e8:	f7fe f99c 	bl	34006624 <LL_RCC_PLL1_IsEnabledBypass>
340082ec:	4603      	mov	r3, r0
340082ee:	2b00      	cmp	r3, #0
340082f0:	d12c      	bne.n	3400834c <RCC_IC_CheckPLLSources+0xac>
        {
          ret = 0U;
340082f2:	2300      	movs	r3, #0
340082f4:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
340082f6:	e029      	b.n	3400834c <RCC_IC_CheckPLLSources+0xac>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
340082f8:	f7fe f9b6 	bl	34006668 <LL_RCC_PLL2_IsReady>
340082fc:	4603      	mov	r3, r0
340082fe:	2b00      	cmp	r3, #0
34008300:	d126      	bne.n	34008350 <RCC_IC_CheckPLLSources+0xb0>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
34008302:	f7fe f9c5 	bl	34006690 <LL_RCC_PLL2_IsEnabledBypass>
34008306:	4603      	mov	r3, r0
34008308:	2b00      	cmp	r3, #0
3400830a:	d121      	bne.n	34008350 <RCC_IC_CheckPLLSources+0xb0>
        {
          ret = 0U;
3400830c:	2300      	movs	r3, #0
3400830e:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34008310:	e01e      	b.n	34008350 <RCC_IC_CheckPLLSources+0xb0>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
34008312:	f7fe f9df 	bl	340066d4 <LL_RCC_PLL3_IsReady>
34008316:	4603      	mov	r3, r0
34008318:	2b00      	cmp	r3, #0
3400831a:	d11b      	bne.n	34008354 <RCC_IC_CheckPLLSources+0xb4>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
3400831c:	f7fe f9ee 	bl	340066fc <LL_RCC_PLL3_IsEnabledBypass>
34008320:	4603      	mov	r3, r0
34008322:	2b00      	cmp	r3, #0
34008324:	d116      	bne.n	34008354 <RCC_IC_CheckPLLSources+0xb4>
        {
          ret = 0U;
34008326:	2300      	movs	r3, #0
34008328:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
3400832a:	e013      	b.n	34008354 <RCC_IC_CheckPLLSources+0xb4>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
3400832c:	f7fe fa08 	bl	34006740 <LL_RCC_PLL4_IsReady>
34008330:	4603      	mov	r3, r0
34008332:	2b00      	cmp	r3, #0
34008334:	d110      	bne.n	34008358 <RCC_IC_CheckPLLSources+0xb8>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
34008336:	f7fe fa17 	bl	34006768 <LL_RCC_PLL4_IsEnabledBypass>
3400833a:	4603      	mov	r3, r0
3400833c:	2b00      	cmp	r3, #0
3400833e:	d10b      	bne.n	34008358 <RCC_IC_CheckPLLSources+0xb8>
        {
          ret = 0U;
34008340:	2300      	movs	r3, #0
34008342:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34008344:	e008      	b.n	34008358 <RCC_IC_CheckPLLSources+0xb8>
    default:
      /* Unexpected */
      ret = 0U;
34008346:	2300      	movs	r3, #0
34008348:	60fb      	str	r3, [r7, #12]
      break;
3400834a:	e006      	b.n	3400835a <RCC_IC_CheckPLLSources+0xba>
      break;
3400834c:	bf00      	nop
3400834e:	e004      	b.n	3400835a <RCC_IC_CheckPLLSources+0xba>
      break;
34008350:	bf00      	nop
34008352:	e002      	b.n	3400835a <RCC_IC_CheckPLLSources+0xba>
      break;
34008354:	bf00      	nop
34008356:	e000      	b.n	3400835a <RCC_IC_CheckPLLSources+0xba>
      break;
34008358:	bf00      	nop
  }

  /* Check PLLSource2 clock source */
  switch (PLLSource2)
3400835a:	683b      	ldr	r3, [r7, #0]
3400835c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008360:	d03a      	beq.n	340083d8 <RCC_IC_CheckPLLSources+0x138>
34008362:	683b      	ldr	r3, [r7, #0]
34008364:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008368:	d843      	bhi.n	340083f2 <RCC_IC_CheckPLLSources+0x152>
3400836a:	683b      	ldr	r3, [r7, #0]
3400836c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008370:	d025      	beq.n	340083be <RCC_IC_CheckPLLSources+0x11e>
34008372:	683b      	ldr	r3, [r7, #0]
34008374:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008378:	d83b      	bhi.n	340083f2 <RCC_IC_CheckPLLSources+0x152>
3400837a:	683b      	ldr	r3, [r7, #0]
3400837c:	2b00      	cmp	r3, #0
3400837e:	d004      	beq.n	3400838a <RCC_IC_CheckPLLSources+0xea>
34008380:	683b      	ldr	r3, [r7, #0]
34008382:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34008386:	d00d      	beq.n	340083a4 <RCC_IC_CheckPLLSources+0x104>
34008388:	e033      	b.n	340083f2 <RCC_IC_CheckPLLSources+0x152>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
3400838a:	f7fe f937 	bl	340065fc <LL_RCC_PLL1_IsReady>
3400838e:	4603      	mov	r3, r0
34008390:	2b00      	cmp	r3, #0
34008392:	d131      	bne.n	340083f8 <RCC_IC_CheckPLLSources+0x158>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
34008394:	f7fe f946 	bl	34006624 <LL_RCC_PLL1_IsEnabledBypass>
34008398:	4603      	mov	r3, r0
3400839a:	2b00      	cmp	r3, #0
3400839c:	d12c      	bne.n	340083f8 <RCC_IC_CheckPLLSources+0x158>
        {
          ret = 0U;
3400839e:	2300      	movs	r3, #0
340083a0:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
340083a2:	e029      	b.n	340083f8 <RCC_IC_CheckPLLSources+0x158>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
340083a4:	f7fe f960 	bl	34006668 <LL_RCC_PLL2_IsReady>
340083a8:	4603      	mov	r3, r0
340083aa:	2b00      	cmp	r3, #0
340083ac:	d126      	bne.n	340083fc <RCC_IC_CheckPLLSources+0x15c>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
340083ae:	f7fe f96f 	bl	34006690 <LL_RCC_PLL2_IsEnabledBypass>
340083b2:	4603      	mov	r3, r0
340083b4:	2b00      	cmp	r3, #0
340083b6:	d121      	bne.n	340083fc <RCC_IC_CheckPLLSources+0x15c>
        {
          ret = 0U;
340083b8:	2300      	movs	r3, #0
340083ba:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
340083bc:	e01e      	b.n	340083fc <RCC_IC_CheckPLLSources+0x15c>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
340083be:	f7fe f989 	bl	340066d4 <LL_RCC_PLL3_IsReady>
340083c2:	4603      	mov	r3, r0
340083c4:	2b00      	cmp	r3, #0
340083c6:	d11b      	bne.n	34008400 <RCC_IC_CheckPLLSources+0x160>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
340083c8:	f7fe f998 	bl	340066fc <LL_RCC_PLL3_IsEnabledBypass>
340083cc:	4603      	mov	r3, r0
340083ce:	2b00      	cmp	r3, #0
340083d0:	d116      	bne.n	34008400 <RCC_IC_CheckPLLSources+0x160>
        {
          ret = 0U;
340083d2:	2300      	movs	r3, #0
340083d4:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
340083d6:	e013      	b.n	34008400 <RCC_IC_CheckPLLSources+0x160>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
340083d8:	f7fe f9b2 	bl	34006740 <LL_RCC_PLL4_IsReady>
340083dc:	4603      	mov	r3, r0
340083de:	2b00      	cmp	r3, #0
340083e0:	d110      	bne.n	34008404 <RCC_IC_CheckPLLSources+0x164>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
340083e2:	f7fe f9c1 	bl	34006768 <LL_RCC_PLL4_IsEnabledBypass>
340083e6:	4603      	mov	r3, r0
340083e8:	2b00      	cmp	r3, #0
340083ea:	d10b      	bne.n	34008404 <RCC_IC_CheckPLLSources+0x164>
        {
          ret = 0U;
340083ec:	2300      	movs	r3, #0
340083ee:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
340083f0:	e008      	b.n	34008404 <RCC_IC_CheckPLLSources+0x164>
    default:
      /* Unexpected */
      ret = 0U;
340083f2:	2300      	movs	r3, #0
340083f4:	60fb      	str	r3, [r7, #12]
      break;
340083f6:	e006      	b.n	34008406 <RCC_IC_CheckPLLSources+0x166>
      break;
340083f8:	bf00      	nop
340083fa:	e004      	b.n	34008406 <RCC_IC_CheckPLLSources+0x166>
      break;
340083fc:	bf00      	nop
340083fe:	e002      	b.n	34008406 <RCC_IC_CheckPLLSources+0x166>
      break;
34008400:	bf00      	nop
34008402:	e000      	b.n	34008406 <RCC_IC_CheckPLLSources+0x166>
      break;
34008404:	bf00      	nop
  }

  return ret;
34008406:	68fb      	ldr	r3, [r7, #12]
}
34008408:	4618      	mov	r0, r3
3400840a:	3710      	adds	r7, #16
3400840c:	46bd      	mov	sp, r7
3400840e:	bd80      	pop	{r7, pc}

34008410 <LL_RCC_HSE_SelectHSEAsDiv2Clock>:
{
34008410:	b480      	push	{r7}
34008412:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34008414:	4b05      	ldr	r3, [pc, #20]	@ (3400842c <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
34008416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34008418:	4a04      	ldr	r2, [pc, #16]	@ (3400842c <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
3400841a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
3400841e:	6553      	str	r3, [r2, #84]	@ 0x54
}
34008420:	bf00      	nop
34008422:	46bd      	mov	sp, r7
34008424:	f85d 7b04 	ldr.w	r7, [sp], #4
34008428:	4770      	bx	lr
3400842a:	bf00      	nop
3400842c:	56028000 	.word	0x56028000

34008430 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>:
{
34008430:	b480      	push	{r7}
34008432:	af00      	add	r7, sp, #0
  SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34008434:	4b05      	ldr	r3, [pc, #20]	@ (3400844c <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
34008436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34008438:	4a04      	ldr	r2, [pc, #16]	@ (3400844c <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
3400843a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3400843e:	6553      	str	r3, [r2, #84]	@ 0x54
}
34008440:	bf00      	nop
34008442:	46bd      	mov	sp, r7
34008444:	f85d 7b04 	ldr.w	r7, [sp], #4
34008448:	4770      	bx	lr
3400844a:	bf00      	nop
3400844c:	56028000 	.word	0x56028000

34008450 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>:
{
34008450:	b480      	push	{r7}
34008452:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL) == RCC_HSECFGR_HSEDIV2SEL) ? 1UL : 0UL);
34008454:	4b06      	ldr	r3, [pc, #24]	@ (34008470 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x20>)
34008456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34008458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3400845c:	2b40      	cmp	r3, #64	@ 0x40
3400845e:	d101      	bne.n	34008464 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x14>
34008460:	2301      	movs	r3, #1
34008462:	e000      	b.n	34008466 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x16>
34008464:	2300      	movs	r3, #0
}
34008466:	4618      	mov	r0, r3
34008468:	46bd      	mov	sp, r7
3400846a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400846e:	4770      	bx	lr
34008470:	56028000 	.word	0x56028000

34008474 <LL_RCC_HSE_IsReady>:
{
34008474:	b480      	push	{r7}
34008476:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
34008478:	4b06      	ldr	r3, [pc, #24]	@ (34008494 <LL_RCC_HSE_IsReady+0x20>)
3400847a:	685b      	ldr	r3, [r3, #4]
3400847c:	f003 0310 	and.w	r3, r3, #16
34008480:	2b00      	cmp	r3, #0
34008482:	d001      	beq.n	34008488 <LL_RCC_HSE_IsReady+0x14>
34008484:	2301      	movs	r3, #1
34008486:	e000      	b.n	3400848a <LL_RCC_HSE_IsReady+0x16>
34008488:	2300      	movs	r3, #0
}
3400848a:	4618      	mov	r0, r3
3400848c:	46bd      	mov	sp, r7
3400848e:	f85d 7b04 	ldr.w	r7, [sp], #4
34008492:	4770      	bx	lr
34008494:	56028000 	.word	0x56028000

34008498 <LL_RCC_HSI_IsReady>:
{
34008498:	b480      	push	{r7}
3400849a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
3400849c:	4b06      	ldr	r3, [pc, #24]	@ (340084b8 <LL_RCC_HSI_IsReady+0x20>)
3400849e:	685b      	ldr	r3, [r3, #4]
340084a0:	f003 0308 	and.w	r3, r3, #8
340084a4:	2b00      	cmp	r3, #0
340084a6:	d001      	beq.n	340084ac <LL_RCC_HSI_IsReady+0x14>
340084a8:	2301      	movs	r3, #1
340084aa:	e000      	b.n	340084ae <LL_RCC_HSI_IsReady+0x16>
340084ac:	2300      	movs	r3, #0
}
340084ae:	4618      	mov	r0, r3
340084b0:	46bd      	mov	sp, r7
340084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
340084b6:	4770      	bx	lr
340084b8:	56028000 	.word	0x56028000

340084bc <LL_RCC_HSI_GetDivider>:
{
340084bc:	b480      	push	{r7}
340084be:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
340084c0:	4b04      	ldr	r3, [pc, #16]	@ (340084d4 <LL_RCC_HSI_GetDivider+0x18>)
340084c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340084c4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
340084c8:	4618      	mov	r0, r3
340084ca:	46bd      	mov	sp, r7
340084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
340084d0:	4770      	bx	lr
340084d2:	bf00      	nop
340084d4:	56028000 	.word	0x56028000

340084d8 <LL_RCC_MSI_IsReady>:
{
340084d8:	b480      	push	{r7}
340084da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
340084dc:	4b06      	ldr	r3, [pc, #24]	@ (340084f8 <LL_RCC_MSI_IsReady+0x20>)
340084de:	685b      	ldr	r3, [r3, #4]
340084e0:	f003 0304 	and.w	r3, r3, #4
340084e4:	2b00      	cmp	r3, #0
340084e6:	d001      	beq.n	340084ec <LL_RCC_MSI_IsReady+0x14>
340084e8:	2301      	movs	r3, #1
340084ea:	e000      	b.n	340084ee <LL_RCC_MSI_IsReady+0x16>
340084ec:	2300      	movs	r3, #0
}
340084ee:	4618      	mov	r0, r3
340084f0:	46bd      	mov	sp, r7
340084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
340084f6:	4770      	bx	lr
340084f8:	56028000 	.word	0x56028000

340084fc <LL_RCC_MSI_GetFrequency>:
{
340084fc:	b480      	push	{r7}
340084fe:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
34008500:	4b04      	ldr	r3, [pc, #16]	@ (34008514 <LL_RCC_MSI_GetFrequency+0x18>)
34008502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34008504:	f403 7300 	and.w	r3, r3, #512	@ 0x200
}
34008508:	4618      	mov	r0, r3
3400850a:	46bd      	mov	sp, r7
3400850c:	f85d 7b04 	ldr.w	r7, [sp], #4
34008510:	4770      	bx	lr
34008512:	bf00      	nop
34008514:	56028000 	.word	0x56028000

34008518 <LL_RCC_LSE_IsReady>:
{
34008518:	b480      	push	{r7}
3400851a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
3400851c:	4b06      	ldr	r3, [pc, #24]	@ (34008538 <LL_RCC_LSE_IsReady+0x20>)
3400851e:	685b      	ldr	r3, [r3, #4]
34008520:	f003 0302 	and.w	r3, r3, #2
34008524:	2b00      	cmp	r3, #0
34008526:	d001      	beq.n	3400852c <LL_RCC_LSE_IsReady+0x14>
34008528:	2301      	movs	r3, #1
3400852a:	e000      	b.n	3400852e <LL_RCC_LSE_IsReady+0x16>
3400852c:	2300      	movs	r3, #0
}
3400852e:	4618      	mov	r0, r3
34008530:	46bd      	mov	sp, r7
34008532:	f85d 7b04 	ldr.w	r7, [sp], #4
34008536:	4770      	bx	lr
34008538:	56028000 	.word	0x56028000

3400853c <LL_RCC_LSI_IsReady>:
{
3400853c:	b480      	push	{r7}
3400853e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34008540:	4b04      	ldr	r3, [pc, #16]	@ (34008554 <LL_RCC_LSI_IsReady+0x18>)
34008542:	685b      	ldr	r3, [r3, #4]
34008544:	f003 0301 	and.w	r3, r3, #1
}
34008548:	4618      	mov	r0, r3
3400854a:	46bd      	mov	sp, r7
3400854c:	f85d 7b04 	ldr.w	r7, [sp], #4
34008550:	4770      	bx	lr
34008552:	bf00      	nop
34008554:	56028000 	.word	0x56028000

34008558 <LL_RCC_GetAHBPrescaler>:
{
34008558:	b480      	push	{r7}
3400855a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_HPRE));
3400855c:	4b04      	ldr	r3, [pc, #16]	@ (34008570 <LL_RCC_GetAHBPrescaler+0x18>)
3400855e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34008560:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
}
34008564:	4618      	mov	r0, r3
34008566:	46bd      	mov	sp, r7
34008568:	f85d 7b04 	ldr.w	r7, [sp], #4
3400856c:	4770      	bx	lr
3400856e:	bf00      	nop
34008570:	56028000 	.word	0x56028000

34008574 <LL_RCC_GetAPB1Prescaler>:
{
34008574:	b480      	push	{r7}
34008576:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
34008578:	4b04      	ldr	r3, [pc, #16]	@ (3400858c <LL_RCC_GetAPB1Prescaler+0x18>)
3400857a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400857c:	f003 0307 	and.w	r3, r3, #7
}
34008580:	4618      	mov	r0, r3
34008582:	46bd      	mov	sp, r7
34008584:	f85d 7b04 	ldr.w	r7, [sp], #4
34008588:	4770      	bx	lr
3400858a:	bf00      	nop
3400858c:	56028000 	.word	0x56028000

34008590 <LL_RCC_GetAPB2Prescaler>:
{
34008590:	b480      	push	{r7}
34008592:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
34008594:	4b04      	ldr	r3, [pc, #16]	@ (340085a8 <LL_RCC_GetAPB2Prescaler+0x18>)
34008596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34008598:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
3400859c:	4618      	mov	r0, r3
3400859e:	46bd      	mov	sp, r7
340085a0:	f85d 7b04 	ldr.w	r7, [sp], #4
340085a4:	4770      	bx	lr
340085a6:	bf00      	nop
340085a8:	56028000 	.word	0x56028000

340085ac <LL_RCC_GetAPB4Prescaler>:
{
340085ac:	b480      	push	{r7}
340085ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE4));
340085b0:	4b04      	ldr	r3, [pc, #16]	@ (340085c4 <LL_RCC_GetAPB4Prescaler+0x18>)
340085b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340085b4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
}
340085b8:	4618      	mov	r0, r3
340085ba:	46bd      	mov	sp, r7
340085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
340085c0:	4770      	bx	lr
340085c2:	bf00      	nop
340085c4:	56028000 	.word	0x56028000

340085c8 <LL_RCC_GetAPB5Prescaler>:
{
340085c8:	b480      	push	{r7}
340085ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE5));
340085cc:	4b04      	ldr	r3, [pc, #16]	@ (340085e0 <LL_RCC_GetAPB5Prescaler+0x18>)
340085ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340085d0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
340085d4:	4618      	mov	r0, r3
340085d6:	46bd      	mov	sp, r7
340085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
340085dc:	4770      	bx	lr
340085de:	bf00      	nop
340085e0:	56028000 	.word	0x56028000

340085e4 <LL_RCC_SetClockSource>:
{
340085e4:	b480      	push	{r7}
340085e6:	b085      	sub	sp, #20
340085e8:	af00      	add	r7, sp, #0
340085ea:	6078      	str	r0, [r7, #4]
  volatile uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CCIPR1 + LL_CLKSOURCE_REG(ClkSource));
340085ec:	687b      	ldr	r3, [r7, #4]
340085ee:	b2da      	uxtb	r2, r3
340085f0:	4b10      	ldr	r3, [pc, #64]	@ (34008634 <LL_RCC_SetClockSource+0x50>)
340085f2:	4413      	add	r3, r2
340085f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
340085f6:	68fb      	ldr	r3, [r7, #12]
340085f8:	681a      	ldr	r2, [r3, #0]
340085fa:	687b      	ldr	r3, [r7, #4]
340085fc:	0e19      	lsrs	r1, r3, #24
340085fe:	687b      	ldr	r3, [r7, #4]
34008600:	0a1b      	lsrs	r3, r3, #8
34008602:	f003 031f 	and.w	r3, r3, #31
34008606:	fa01 f303 	lsl.w	r3, r1, r3
3400860a:	43db      	mvns	r3, r3
3400860c:	401a      	ands	r2, r3
3400860e:	687b      	ldr	r3, [r7, #4]
34008610:	0c1b      	lsrs	r3, r3, #16
34008612:	b2d9      	uxtb	r1, r3
34008614:	687b      	ldr	r3, [r7, #4]
34008616:	0a1b      	lsrs	r3, r3, #8
34008618:	f003 031f 	and.w	r3, r3, #31
3400861c:	fa01 f303 	lsl.w	r3, r1, r3
34008620:	431a      	orrs	r2, r3
34008622:	68fb      	ldr	r3, [r7, #12]
34008624:	601a      	str	r2, [r3, #0]
}
34008626:	bf00      	nop
34008628:	3714      	adds	r7, #20
3400862a:	46bd      	mov	sp, r7
3400862c:	f85d 7b04 	ldr.w	r7, [sp], #4
34008630:	4770      	bx	lr
34008632:	bf00      	nop
34008634:	56028144 	.word	0x56028144

34008638 <LL_RCC_GetADCPrescaler>:
{
34008638:	b480      	push	{r7}
3400863a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADCPRE) >> RCC_CCIPR1_ADCPRE_Pos);
3400863c:	4b04      	ldr	r3, [pc, #16]	@ (34008650 <LL_RCC_GetADCPrescaler+0x18>)
3400863e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34008642:	0a1b      	lsrs	r3, r3, #8
34008644:	b2db      	uxtb	r3, r3
}
34008646:	4618      	mov	r0, r3
34008648:	46bd      	mov	sp, r7
3400864a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400864e:	4770      	bx	lr
34008650:	56028000 	.word	0x56028000

34008654 <LL_RCC_SetADFClockSource>:
{
34008654:	b480      	push	{r7}
34008656:	b083      	sub	sp, #12
34008658:	af00      	add	r7, sp, #0
3400865a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL, ClkSource);
3400865c:	4b07      	ldr	r3, [pc, #28]	@ (3400867c <LL_RCC_SetADFClockSource+0x28>)
3400865e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34008662:	f023 0207 	bic.w	r2, r3, #7
34008666:	4905      	ldr	r1, [pc, #20]	@ (3400867c <LL_RCC_SetADFClockSource+0x28>)
34008668:	687b      	ldr	r3, [r7, #4]
3400866a:	4313      	orrs	r3, r2
3400866c:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
34008670:	bf00      	nop
34008672:	370c      	adds	r7, #12
34008674:	46bd      	mov	sp, r7
34008676:	f85d 7b04 	ldr.w	r7, [sp], #4
3400867a:	4770      	bx	lr
3400867c:	56028000 	.word	0x56028000

34008680 <LL_RCC_SetCLKPClockSource>:
{
34008680:	b480      	push	{r7}
34008682:	b083      	sub	sp, #12
34008684:	af00      	add	r7, sp, #0
34008686:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PERSEL, ClkSource);
34008688:	4b07      	ldr	r3, [pc, #28]	@ (340086a8 <LL_RCC_SetCLKPClockSource+0x28>)
3400868a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3400868e:	f023 0207 	bic.w	r2, r3, #7
34008692:	4905      	ldr	r1, [pc, #20]	@ (340086a8 <LL_RCC_SetCLKPClockSource+0x28>)
34008694:	687b      	ldr	r3, [r7, #4]
34008696:	4313      	orrs	r3, r2
34008698:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
3400869c:	bf00      	nop
3400869e:	370c      	adds	r7, #12
340086a0:	46bd      	mov	sp, r7
340086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
340086a6:	4770      	bx	lr
340086a8:	56028000 	.word	0x56028000

340086ac <LL_RCC_SetDCMIPPClockSource>:
{
340086ac:	b480      	push	{r7}
340086ae:	b083      	sub	sp, #12
340086b0:	af00      	add	r7, sp, #0
340086b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL, ClkSource);
340086b4:	4b07      	ldr	r3, [pc, #28]	@ (340086d4 <LL_RCC_SetDCMIPPClockSource+0x28>)
340086b6:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
340086ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
340086be:	4905      	ldr	r1, [pc, #20]	@ (340086d4 <LL_RCC_SetDCMIPPClockSource+0x28>)
340086c0:	687b      	ldr	r3, [r7, #4]
340086c2:	4313      	orrs	r3, r2
340086c4:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
340086c8:	bf00      	nop
340086ca:	370c      	adds	r7, #12
340086cc:	46bd      	mov	sp, r7
340086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
340086d2:	4770      	bx	lr
340086d4:	56028000 	.word	0x56028000

340086d8 <LL_RCC_SetETHClockSource>:
{
340086d8:	b480      	push	{r7}
340086da:	b083      	sub	sp, #12
340086dc:	af00      	add	r7, sp, #0
340086de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL, ClkSource);
340086e0:	4b07      	ldr	r3, [pc, #28]	@ (34008700 <LL_RCC_SetETHClockSource+0x28>)
340086e2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
340086e6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
340086ea:	4905      	ldr	r1, [pc, #20]	@ (34008700 <LL_RCC_SetETHClockSource+0x28>)
340086ec:	687b      	ldr	r3, [r7, #4]
340086ee:	4313      	orrs	r3, r2
340086f0:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
340086f4:	bf00      	nop
340086f6:	370c      	adds	r7, #12
340086f8:	46bd      	mov	sp, r7
340086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
340086fe:	4770      	bx	lr
34008700:	56028000 	.word	0x56028000

34008704 <LL_RCC_SetETHPHYInterface>:
{
34008704:	b480      	push	{r7}
34008706:	b083      	sub	sp, #12
34008708:	af00      	add	r7, sp, #0
3400870a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1SEL, Interface);
3400870c:	4b07      	ldr	r3, [pc, #28]	@ (3400872c <LL_RCC_SetETHPHYInterface+0x28>)
3400870e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34008712:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34008716:	4905      	ldr	r1, [pc, #20]	@ (3400872c <LL_RCC_SetETHPHYInterface+0x28>)
34008718:	687b      	ldr	r3, [r7, #4]
3400871a:	4313      	orrs	r3, r2
3400871c:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34008720:	bf00      	nop
34008722:	370c      	adds	r7, #12
34008724:	46bd      	mov	sp, r7
34008726:	f85d 7b04 	ldr.w	r7, [sp], #4
3400872a:	4770      	bx	lr
3400872c:	56028000 	.word	0x56028000

34008730 <LL_RCC_GetETH1PTPDivider>:
{
34008730:	b480      	push	{r7}
34008732:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPDIV));
34008734:	4b04      	ldr	r3, [pc, #16]	@ (34008748 <LL_RCC_GetETH1PTPDivider+0x18>)
34008736:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3400873a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
3400873e:	4618      	mov	r0, r3
34008740:	46bd      	mov	sp, r7
34008742:	f85d 7b04 	ldr.w	r7, [sp], #4
34008746:	4770      	bx	lr
34008748:	56028000 	.word	0x56028000

3400874c <LL_RCC_SetETHREFRXClockSource>:
{
3400874c:	b480      	push	{r7}
3400874e:	b083      	sub	sp, #12
34008750:	af00      	add	r7, sp, #0
34008752:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1REFCLKSEL, ClkSource);
34008754:	4b07      	ldr	r3, [pc, #28]	@ (34008774 <LL_RCC_SetETHREFRXClockSource+0x28>)
34008756:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3400875a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
3400875e:	4905      	ldr	r1, [pc, #20]	@ (34008774 <LL_RCC_SetETHREFRXClockSource+0x28>)
34008760:	687b      	ldr	r3, [r7, #4]
34008762:	4313      	orrs	r3, r2
34008764:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34008768:	bf00      	nop
3400876a:	370c      	adds	r7, #12
3400876c:	46bd      	mov	sp, r7
3400876e:	f85d 7b04 	ldr.w	r7, [sp], #4
34008772:	4770      	bx	lr
34008774:	56028000 	.word	0x56028000

34008778 <LL_RCC_SetETHREFTXClockSource>:
{
34008778:	b480      	push	{r7}
3400877a:	b083      	sub	sp, #12
3400877c:	af00      	add	r7, sp, #0
3400877e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1GTXCLKSEL, ClkSource);
34008780:	4b07      	ldr	r3, [pc, #28]	@ (340087a0 <LL_RCC_SetETHREFTXClockSource+0x28>)
34008782:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34008786:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
3400878a:	4905      	ldr	r1, [pc, #20]	@ (340087a0 <LL_RCC_SetETHREFTXClockSource+0x28>)
3400878c:	687b      	ldr	r3, [r7, #4]
3400878e:	4313      	orrs	r3, r2
34008790:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34008794:	bf00      	nop
34008796:	370c      	adds	r7, #12
34008798:	46bd      	mov	sp, r7
3400879a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400879e:	4770      	bx	lr
340087a0:	56028000 	.word	0x56028000

340087a4 <LL_RCC_SetFDCANClockSource>:
{
340087a4:	b480      	push	{r7}
340087a6:	b083      	sub	sp, #12
340087a8:	af00      	add	r7, sp, #0
340087aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL, ClkSource);
340087ac:	4b07      	ldr	r3, [pc, #28]	@ (340087cc <LL_RCC_SetFDCANClockSource+0x28>)
340087ae:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
340087b2:	f023 0203 	bic.w	r2, r3, #3
340087b6:	4905      	ldr	r1, [pc, #20]	@ (340087cc <LL_RCC_SetFDCANClockSource+0x28>)
340087b8:	687b      	ldr	r3, [r7, #4]
340087ba:	4313      	orrs	r3, r2
340087bc:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
340087c0:	bf00      	nop
340087c2:	370c      	adds	r7, #12
340087c4:	46bd      	mov	sp, r7
340087c6:	f85d 7b04 	ldr.w	r7, [sp], #4
340087ca:	4770      	bx	lr
340087cc:	56028000 	.word	0x56028000

340087d0 <LL_RCC_SetFMCClockSource>:
{
340087d0:	b480      	push	{r7}
340087d2:	b083      	sub	sp, #12
340087d4:	af00      	add	r7, sp, #0
340087d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FMCSEL, ClkSource);
340087d8:	4b07      	ldr	r3, [pc, #28]	@ (340087f8 <LL_RCC_SetFMCClockSource+0x28>)
340087da:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
340087de:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
340087e2:	4905      	ldr	r1, [pc, #20]	@ (340087f8 <LL_RCC_SetFMCClockSource+0x28>)
340087e4:	687b      	ldr	r3, [r7, #4]
340087e6:	4313      	orrs	r3, r2
340087e8:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
340087ec:	bf00      	nop
340087ee:	370c      	adds	r7, #12
340087f0:	46bd      	mov	sp, r7
340087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
340087f6:	4770      	bx	lr
340087f8:	56028000 	.word	0x56028000

340087fc <LL_RCC_SetI2CClockSource>:
{
340087fc:	b580      	push	{r7, lr}
340087fe:	b082      	sub	sp, #8
34008800:	af00      	add	r7, sp, #0
34008802:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008804:	6878      	ldr	r0, [r7, #4]
34008806:	f7ff feed 	bl	340085e4 <LL_RCC_SetClockSource>
}
3400880a:	bf00      	nop
3400880c:	3708      	adds	r7, #8
3400880e:	46bd      	mov	sp, r7
34008810:	bd80      	pop	{r7, pc}

34008812 <LL_RCC_SetI3CClockSource>:
{
34008812:	b580      	push	{r7, lr}
34008814:	b082      	sub	sp, #8
34008816:	af00      	add	r7, sp, #0
34008818:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
3400881a:	6878      	ldr	r0, [r7, #4]
3400881c:	f7ff fee2 	bl	340085e4 <LL_RCC_SetClockSource>
}
34008820:	bf00      	nop
34008822:	3708      	adds	r7, #8
34008824:	46bd      	mov	sp, r7
34008826:	bd80      	pop	{r7, pc}

34008828 <LL_RCC_SetLPTIMClockSource>:
{
34008828:	b580      	push	{r7, lr}
3400882a:	b082      	sub	sp, #8
3400882c:	af00      	add	r7, sp, #0
3400882e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008830:	6878      	ldr	r0, [r7, #4]
34008832:	f7ff fed7 	bl	340085e4 <LL_RCC_SetClockSource>
}
34008836:	bf00      	nop
34008838:	3708      	adds	r7, #8
3400883a:	46bd      	mov	sp, r7
3400883c:	bd80      	pop	{r7, pc}
	...

34008840 <LL_RCC_SetLPUARTClockSource>:
{
34008840:	b480      	push	{r7}
34008842:	b083      	sub	sp, #12
34008844:	af00      	add	r7, sp, #0
34008846:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL, ClkSource);
34008848:	4b07      	ldr	r3, [pc, #28]	@ (34008868 <LL_RCC_SetLPUARTClockSource+0x28>)
3400884a:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3400884e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
34008852:	4905      	ldr	r1, [pc, #20]	@ (34008868 <LL_RCC_SetLPUARTClockSource+0x28>)
34008854:	687b      	ldr	r3, [r7, #4]
34008856:	4313      	orrs	r3, r2
34008858:	f8c1 3178 	str.w	r3, [r1, #376]	@ 0x178
}
3400885c:	bf00      	nop
3400885e:	370c      	adds	r7, #12
34008860:	46bd      	mov	sp, r7
34008862:	f85d 7b04 	ldr.w	r7, [sp], #4
34008866:	4770      	bx	lr
34008868:	56028000 	.word	0x56028000

3400886c <LL_RCC_SetLTDCClockSource>:
{
3400886c:	b480      	push	{r7}
3400886e:	b083      	sub	sp, #12
34008870:	af00      	add	r7, sp, #0
34008872:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL, ClkSource);
34008874:	4b07      	ldr	r3, [pc, #28]	@ (34008894 <LL_RCC_SetLTDCClockSource+0x28>)
34008876:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
3400887a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
3400887e:	4905      	ldr	r1, [pc, #20]	@ (34008894 <LL_RCC_SetLTDCClockSource+0x28>)
34008880:	687b      	ldr	r3, [r7, #4]
34008882:	4313      	orrs	r3, r2
34008884:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
}
34008888:	bf00      	nop
3400888a:	370c      	adds	r7, #12
3400888c:	46bd      	mov	sp, r7
3400888e:	f85d 7b04 	ldr.w	r7, [sp], #4
34008892:	4770      	bx	lr
34008894:	56028000 	.word	0x56028000

34008898 <LL_RCC_SetMDFClockSource>:
{
34008898:	b480      	push	{r7}
3400889a:	b083      	sub	sp, #12
3400889c:	af00      	add	r7, sp, #0
3400889e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL, ClkSource);
340088a0:	4b07      	ldr	r3, [pc, #28]	@ (340088c0 <LL_RCC_SetMDFClockSource+0x28>)
340088a2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
340088a6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
340088aa:	4905      	ldr	r1, [pc, #20]	@ (340088c0 <LL_RCC_SetMDFClockSource+0x28>)
340088ac:	687b      	ldr	r3, [r7, #4]
340088ae:	4313      	orrs	r3, r2
340088b0:	f8c1 3154 	str.w	r3, [r1, #340]	@ 0x154
}
340088b4:	bf00      	nop
340088b6:	370c      	adds	r7, #12
340088b8:	46bd      	mov	sp, r7
340088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
340088be:	4770      	bx	lr
340088c0:	56028000 	.word	0x56028000

340088c4 <LL_RCC_SetOTGPHYClockSource>:
{
340088c4:	b580      	push	{r7, lr}
340088c6:	b082      	sub	sp, #8
340088c8:	af00      	add	r7, sp, #0
340088ca:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
340088cc:	6878      	ldr	r0, [r7, #4]
340088ce:	f7ff fe89 	bl	340085e4 <LL_RCC_SetClockSource>
}
340088d2:	bf00      	nop
340088d4:	3708      	adds	r7, #8
340088d6:	46bd      	mov	sp, r7
340088d8:	bd80      	pop	{r7, pc}

340088da <LL_RCC_SetOTGPHYCKREFClockSource>:
{
340088da:	b580      	push	{r7, lr}
340088dc:	b082      	sub	sp, #8
340088de:	af00      	add	r7, sp, #0
340088e0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
340088e2:	6878      	ldr	r0, [r7, #4]
340088e4:	f7ff fe7e 	bl	340085e4 <LL_RCC_SetClockSource>
}
340088e8:	bf00      	nop
340088ea:	3708      	adds	r7, #8
340088ec:	46bd      	mov	sp, r7
340088ee:	bd80      	pop	{r7, pc}

340088f0 <LL_RCC_SetPSSIClockSource>:
{
340088f0:	b480      	push	{r7}
340088f2:	b083      	sub	sp, #12
340088f4:	af00      	add	r7, sp, #0
340088f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PSSISEL, ClkSource);
340088f8:	4b07      	ldr	r3, [pc, #28]	@ (34008918 <LL_RCC_SetPSSIClockSource+0x28>)
340088fa:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
340088fe:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34008902:	4905      	ldr	r1, [pc, #20]	@ (34008918 <LL_RCC_SetPSSIClockSource+0x28>)
34008904:	687b      	ldr	r3, [r7, #4]
34008906:	4313      	orrs	r3, r2
34008908:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
3400890c:	bf00      	nop
3400890e:	370c      	adds	r7, #12
34008910:	46bd      	mov	sp, r7
34008912:	f85d 7b04 	ldr.w	r7, [sp], #4
34008916:	4770      	bx	lr
34008918:	56028000 	.word	0x56028000

3400891c <LL_RCC_SetSAIClockSource>:
{
3400891c:	b580      	push	{r7, lr}
3400891e:	b082      	sub	sp, #8
34008920:	af00      	add	r7, sp, #0
34008922:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008924:	6878      	ldr	r0, [r7, #4]
34008926:	f7ff fe5d 	bl	340085e4 <LL_RCC_SetClockSource>
}
3400892a:	bf00      	nop
3400892c:	3708      	adds	r7, #8
3400892e:	46bd      	mov	sp, r7
34008930:	bd80      	pop	{r7, pc}

34008932 <LL_RCC_SetSDMMCClockSource>:
{
34008932:	b580      	push	{r7, lr}
34008934:	b082      	sub	sp, #8
34008936:	af00      	add	r7, sp, #0
34008938:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
3400893a:	6878      	ldr	r0, [r7, #4]
3400893c:	f7ff fe52 	bl	340085e4 <LL_RCC_SetClockSource>
}
34008940:	bf00      	nop
34008942:	3708      	adds	r7, #8
34008944:	46bd      	mov	sp, r7
34008946:	bd80      	pop	{r7, pc}

34008948 <LL_RCC_SetSPDIFRXClockSource>:
{
34008948:	b480      	push	{r7}
3400894a:	b083      	sub	sp, #12
3400894c:	af00      	add	r7, sp, #0
3400894e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL, ClkSource);
34008950:	4b07      	ldr	r3, [pc, #28]	@ (34008970 <LL_RCC_SetSPDIFRXClockSource+0x28>)
34008952:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34008956:	f023 0207 	bic.w	r2, r3, #7
3400895a:	4905      	ldr	r1, [pc, #20]	@ (34008970 <LL_RCC_SetSPDIFRXClockSource+0x28>)
3400895c:	687b      	ldr	r3, [r7, #4]
3400895e:	4313      	orrs	r3, r2
34008960:	f8c1 3164 	str.w	r3, [r1, #356]	@ 0x164
}
34008964:	bf00      	nop
34008966:	370c      	adds	r7, #12
34008968:	46bd      	mov	sp, r7
3400896a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400896e:	4770      	bx	lr
34008970:	56028000 	.word	0x56028000

34008974 <LL_RCC_SetSPIClockSource>:
{
34008974:	b580      	push	{r7, lr}
34008976:	b082      	sub	sp, #8
34008978:	af00      	add	r7, sp, #0
3400897a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
3400897c:	6878      	ldr	r0, [r7, #4]
3400897e:	f7ff fe31 	bl	340085e4 <LL_RCC_SetClockSource>
}
34008982:	bf00      	nop
34008984:	3708      	adds	r7, #8
34008986:	46bd      	mov	sp, r7
34008988:	bd80      	pop	{r7, pc}

3400898a <LL_RCC_SetUSARTClockSource>:
{
3400898a:	b580      	push	{r7, lr}
3400898c:	b082      	sub	sp, #8
3400898e:	af00      	add	r7, sp, #0
34008990:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34008992:	6878      	ldr	r0, [r7, #4]
34008994:	f7ff fe26 	bl	340085e4 <LL_RCC_SetClockSource>
}
34008998:	bf00      	nop
3400899a:	3708      	adds	r7, #8
3400899c:	46bd      	mov	sp, r7
3400899e:	bd80      	pop	{r7, pc}

340089a0 <LL_RCC_SetXSPIClockSource>:
{
340089a0:	b580      	push	{r7, lr}
340089a2:	b082      	sub	sp, #8
340089a4:	af00      	add	r7, sp, #0
340089a6:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
340089a8:	6878      	ldr	r0, [r7, #4]
340089aa:	f7ff fe1b 	bl	340085e4 <LL_RCC_SetClockSource>
}
340089ae:	bf00      	nop
340089b0:	3708      	adds	r7, #8
340089b2:	46bd      	mov	sp, r7
340089b4:	bd80      	pop	{r7, pc}
	...

340089b8 <LL_RCC_GetClockSource>:
{
340089b8:	b480      	push	{r7}
340089ba:	b085      	sub	sp, #20
340089bc:	af00      	add	r7, sp, #0
340089be:	6078      	str	r0, [r7, #4]
  const volatile uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CCIPR1) + LL_CLKSOURCE_REG(Periph)));
340089c0:	687b      	ldr	r3, [r7, #4]
340089c2:	b2da      	uxtb	r2, r3
340089c4:	4b0e      	ldr	r3, [pc, #56]	@ (34008a00 <LL_RCC_GetClockSource+0x48>)
340089c6:	4413      	add	r3, r2
340089c8:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
340089ca:	68fb      	ldr	r3, [r7, #12]
340089cc:	681a      	ldr	r2, [r3, #0]
340089ce:	687b      	ldr	r3, [r7, #4]
340089d0:	0e19      	lsrs	r1, r3, #24
340089d2:	687b      	ldr	r3, [r7, #4]
340089d4:	0a1b      	lsrs	r3, r3, #8
340089d6:	f003 031f 	and.w	r3, r3, #31
340089da:	fa01 f303 	lsl.w	r3, r1, r3
340089de:	401a      	ands	r2, r3
340089e0:	687b      	ldr	r3, [r7, #4]
340089e2:	0a1b      	lsrs	r3, r3, #8
340089e4:	f003 031f 	and.w	r3, r3, #31
340089e8:	fa22 f303 	lsr.w	r3, r2, r3
340089ec:	041a      	lsls	r2, r3, #16
340089ee:	687b      	ldr	r3, [r7, #4]
340089f0:	4313      	orrs	r3, r2
}
340089f2:	4618      	mov	r0, r3
340089f4:	3714      	adds	r7, #20
340089f6:	46bd      	mov	sp, r7
340089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
340089fc:	4770      	bx	lr
340089fe:	bf00      	nop
34008a00:	56028144 	.word	0x56028144

34008a04 <LL_RCC_GetADCClockSource>:
{
34008a04:	b480      	push	{r7}
34008a06:	b083      	sub	sp, #12
34008a08:	af00      	add	r7, sp, #0
34008a0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADC12SEL));
34008a0c:	4b05      	ldr	r3, [pc, #20]	@ (34008a24 <LL_RCC_GetADCClockSource+0x20>)
34008a0e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34008a12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
34008a16:	4618      	mov	r0, r3
34008a18:	370c      	adds	r7, #12
34008a1a:	46bd      	mov	sp, r7
34008a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
34008a20:	4770      	bx	lr
34008a22:	bf00      	nop
34008a24:	56028000 	.word	0x56028000

34008a28 <LL_RCC_GetADFClockSource>:
{
34008a28:	b480      	push	{r7}
34008a2a:	b083      	sub	sp, #12
34008a2c:	af00      	add	r7, sp, #0
34008a2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL));
34008a30:	4b05      	ldr	r3, [pc, #20]	@ (34008a48 <LL_RCC_GetADFClockSource+0x20>)
34008a32:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34008a36:	f003 0307 	and.w	r3, r3, #7
}
34008a3a:	4618      	mov	r0, r3
34008a3c:	370c      	adds	r7, #12
34008a3e:	46bd      	mov	sp, r7
34008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
34008a44:	4770      	bx	lr
34008a46:	bf00      	nop
34008a48:	56028000 	.word	0x56028000

34008a4c <LL_RCC_GetCLKPClockSource>:
{
34008a4c:	b480      	push	{r7}
34008a4e:	b083      	sub	sp, #12
34008a50:	af00      	add	r7, sp, #0
34008a52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PERSEL));
34008a54:	4b05      	ldr	r3, [pc, #20]	@ (34008a6c <LL_RCC_GetCLKPClockSource+0x20>)
34008a56:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008a5a:	f003 0307 	and.w	r3, r3, #7
}
34008a5e:	4618      	mov	r0, r3
34008a60:	370c      	adds	r7, #12
34008a62:	46bd      	mov	sp, r7
34008a64:	f85d 7b04 	ldr.w	r7, [sp], #4
34008a68:	4770      	bx	lr
34008a6a:	bf00      	nop
34008a6c:	56028000 	.word	0x56028000

34008a70 <LL_RCC_GetDCMIPPClockSource>:
{
34008a70:	b480      	push	{r7}
34008a72:	b083      	sub	sp, #12
34008a74:	af00      	add	r7, sp, #0
34008a76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL));
34008a78:	4b05      	ldr	r3, [pc, #20]	@ (34008a90 <LL_RCC_GetDCMIPPClockSource+0x20>)
34008a7a:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34008a7e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
34008a82:	4618      	mov	r0, r3
34008a84:	370c      	adds	r7, #12
34008a86:	46bd      	mov	sp, r7
34008a88:	f85d 7b04 	ldr.w	r7, [sp], #4
34008a8c:	4770      	bx	lr
34008a8e:	bf00      	nop
34008a90:	56028000 	.word	0x56028000

34008a94 <LL_RCC_GetETHClockSource>:
{
34008a94:	b480      	push	{r7}
34008a96:	b083      	sub	sp, #12
34008a98:	af00      	add	r7, sp, #0
34008a9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL));
34008a9c:	4b05      	ldr	r3, [pc, #20]	@ (34008ab4 <LL_RCC_GetETHClockSource+0x20>)
34008a9e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34008aa2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
}
34008aa6:	4618      	mov	r0, r3
34008aa8:	370c      	adds	r7, #12
34008aaa:	46bd      	mov	sp, r7
34008aac:	f85d 7b04 	ldr.w	r7, [sp], #4
34008ab0:	4770      	bx	lr
34008ab2:	bf00      	nop
34008ab4:	56028000 	.word	0x56028000

34008ab8 <LL_RCC_GetETHPTPClockSource>:
{
34008ab8:	b480      	push	{r7}
34008aba:	b083      	sub	sp, #12
34008abc:	af00      	add	r7, sp, #0
34008abe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPSEL));
34008ac0:	4b05      	ldr	r3, [pc, #20]	@ (34008ad8 <LL_RCC_GetETHPTPClockSource+0x20>)
34008ac2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34008ac6:	f003 0303 	and.w	r3, r3, #3
}
34008aca:	4618      	mov	r0, r3
34008acc:	370c      	adds	r7, #12
34008ace:	46bd      	mov	sp, r7
34008ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
34008ad4:	4770      	bx	lr
34008ad6:	bf00      	nop
34008ad8:	56028000 	.word	0x56028000

34008adc <LL_RCC_GetFDCANClockSource>:
{
34008adc:	b480      	push	{r7}
34008ade:	b083      	sub	sp, #12
34008ae0:	af00      	add	r7, sp, #0
34008ae2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL));
34008ae4:	4b05      	ldr	r3, [pc, #20]	@ (34008afc <LL_RCC_GetFDCANClockSource+0x20>)
34008ae6:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34008aea:	f003 0303 	and.w	r3, r3, #3
}
34008aee:	4618      	mov	r0, r3
34008af0:	370c      	adds	r7, #12
34008af2:	46bd      	mov	sp, r7
34008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
34008af8:	4770      	bx	lr
34008afa:	bf00      	nop
34008afc:	56028000 	.word	0x56028000

34008b00 <LL_RCC_GetFMCClockSource>:
{
34008b00:	b480      	push	{r7}
34008b02:	b083      	sub	sp, #12
34008b04:	af00      	add	r7, sp, #0
34008b06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FMCSEL));
34008b08:	4b05      	ldr	r3, [pc, #20]	@ (34008b20 <LL_RCC_GetFMCClockSource+0x20>)
34008b0a:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34008b0e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34008b12:	4618      	mov	r0, r3
34008b14:	370c      	adds	r7, #12
34008b16:	46bd      	mov	sp, r7
34008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
34008b1c:	4770      	bx	lr
34008b1e:	bf00      	nop
34008b20:	56028000 	.word	0x56028000

34008b24 <LL_RCC_GetI2CClockSource>:
{
34008b24:	b580      	push	{r7, lr}
34008b26:	b082      	sub	sp, #8
34008b28:	af00      	add	r7, sp, #0
34008b2a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008b2c:	6878      	ldr	r0, [r7, #4]
34008b2e:	f7ff ff43 	bl	340089b8 <LL_RCC_GetClockSource>
34008b32:	4603      	mov	r3, r0
}
34008b34:	4618      	mov	r0, r3
34008b36:	3708      	adds	r7, #8
34008b38:	46bd      	mov	sp, r7
34008b3a:	bd80      	pop	{r7, pc}

34008b3c <LL_RCC_GetI3CClockSource>:
{
34008b3c:	b580      	push	{r7, lr}
34008b3e:	b082      	sub	sp, #8
34008b40:	af00      	add	r7, sp, #0
34008b42:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008b44:	6878      	ldr	r0, [r7, #4]
34008b46:	f7ff ff37 	bl	340089b8 <LL_RCC_GetClockSource>
34008b4a:	4603      	mov	r3, r0
}
34008b4c:	4618      	mov	r0, r3
34008b4e:	3708      	adds	r7, #8
34008b50:	46bd      	mov	sp, r7
34008b52:	bd80      	pop	{r7, pc}

34008b54 <LL_RCC_GetLPTIMClockSource>:
{
34008b54:	b580      	push	{r7, lr}
34008b56:	b082      	sub	sp, #8
34008b58:	af00      	add	r7, sp, #0
34008b5a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008b5c:	6878      	ldr	r0, [r7, #4]
34008b5e:	f7ff ff2b 	bl	340089b8 <LL_RCC_GetClockSource>
34008b62:	4603      	mov	r3, r0
}
34008b64:	4618      	mov	r0, r3
34008b66:	3708      	adds	r7, #8
34008b68:	46bd      	mov	sp, r7
34008b6a:	bd80      	pop	{r7, pc}

34008b6c <LL_RCC_GetLPUARTClockSource>:
{
34008b6c:	b480      	push	{r7}
34008b6e:	b083      	sub	sp, #12
34008b70:	af00      	add	r7, sp, #0
34008b72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL));
34008b74:	4b05      	ldr	r3, [pc, #20]	@ (34008b8c <LL_RCC_GetLPUARTClockSource+0x20>)
34008b76:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34008b7a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
34008b7e:	4618      	mov	r0, r3
34008b80:	370c      	adds	r7, #12
34008b82:	46bd      	mov	sp, r7
34008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
34008b88:	4770      	bx	lr
34008b8a:	bf00      	nop
34008b8c:	56028000 	.word	0x56028000

34008b90 <LL_RCC_GetLTDCClockSource>:
{
34008b90:	b480      	push	{r7}
34008b92:	b083      	sub	sp, #12
34008b94:	af00      	add	r7, sp, #0
34008b96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL));
34008b98:	4b05      	ldr	r3, [pc, #20]	@ (34008bb0 <LL_RCC_GetLTDCClockSource+0x20>)
34008b9a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34008b9e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
}
34008ba2:	4618      	mov	r0, r3
34008ba4:	370c      	adds	r7, #12
34008ba6:	46bd      	mov	sp, r7
34008ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
34008bac:	4770      	bx	lr
34008bae:	bf00      	nop
34008bb0:	56028000 	.word	0x56028000

34008bb4 <LL_RCC_GetMDFClockSource>:
{
34008bb4:	b480      	push	{r7}
34008bb6:	b083      	sub	sp, #12
34008bb8:	af00      	add	r7, sp, #0
34008bba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL));
34008bbc:	4b05      	ldr	r3, [pc, #20]	@ (34008bd4 <LL_RCC_GetMDFClockSource+0x20>)
34008bbe:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34008bc2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
34008bc6:	4618      	mov	r0, r3
34008bc8:	370c      	adds	r7, #12
34008bca:	46bd      	mov	sp, r7
34008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
34008bd0:	4770      	bx	lr
34008bd2:	bf00      	nop
34008bd4:	56028000 	.word	0x56028000

34008bd8 <LL_RCC_GetPSSIClockSource>:
{
34008bd8:	b480      	push	{r7}
34008bda:	b083      	sub	sp, #12
34008bdc:	af00      	add	r7, sp, #0
34008bde:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PSSISEL));
34008be0:	4b05      	ldr	r3, [pc, #20]	@ (34008bf8 <LL_RCC_GetPSSIClockSource+0x20>)
34008be2:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008be6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34008bea:	4618      	mov	r0, r3
34008bec:	370c      	adds	r7, #12
34008bee:	46bd      	mov	sp, r7
34008bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
34008bf4:	4770      	bx	lr
34008bf6:	bf00      	nop
34008bf8:	56028000 	.word	0x56028000

34008bfc <LL_RCC_GetSAIClockSource>:
{
34008bfc:	b580      	push	{r7, lr}
34008bfe:	b082      	sub	sp, #8
34008c00:	af00      	add	r7, sp, #0
34008c02:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008c04:	6878      	ldr	r0, [r7, #4]
34008c06:	f7ff fed7 	bl	340089b8 <LL_RCC_GetClockSource>
34008c0a:	4603      	mov	r3, r0
}
34008c0c:	4618      	mov	r0, r3
34008c0e:	3708      	adds	r7, #8
34008c10:	46bd      	mov	sp, r7
34008c12:	bd80      	pop	{r7, pc}

34008c14 <LL_RCC_GetSDMMCClockSource>:
{
34008c14:	b580      	push	{r7, lr}
34008c16:	b082      	sub	sp, #8
34008c18:	af00      	add	r7, sp, #0
34008c1a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008c1c:	6878      	ldr	r0, [r7, #4]
34008c1e:	f7ff fecb 	bl	340089b8 <LL_RCC_GetClockSource>
34008c22:	4603      	mov	r3, r0
}
34008c24:	4618      	mov	r0, r3
34008c26:	3708      	adds	r7, #8
34008c28:	46bd      	mov	sp, r7
34008c2a:	bd80      	pop	{r7, pc}

34008c2c <LL_RCC_GetSPDIFRXClockSource>:
{
34008c2c:	b480      	push	{r7}
34008c2e:	b083      	sub	sp, #12
34008c30:	af00      	add	r7, sp, #0
34008c32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL));
34008c34:	4b05      	ldr	r3, [pc, #20]	@ (34008c4c <LL_RCC_GetSPDIFRXClockSource+0x20>)
34008c36:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34008c3a:	f003 0307 	and.w	r3, r3, #7
}
34008c3e:	4618      	mov	r0, r3
34008c40:	370c      	adds	r7, #12
34008c42:	46bd      	mov	sp, r7
34008c44:	f85d 7b04 	ldr.w	r7, [sp], #4
34008c48:	4770      	bx	lr
34008c4a:	bf00      	nop
34008c4c:	56028000 	.word	0x56028000

34008c50 <LL_RCC_GetSPIClockSource>:
{
34008c50:	b580      	push	{r7, lr}
34008c52:	b082      	sub	sp, #8
34008c54:	af00      	add	r7, sp, #0
34008c56:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008c58:	6878      	ldr	r0, [r7, #4]
34008c5a:	f7ff fead 	bl	340089b8 <LL_RCC_GetClockSource>
34008c5e:	4603      	mov	r3, r0
}
34008c60:	4618      	mov	r0, r3
34008c62:	3708      	adds	r7, #8
34008c64:	46bd      	mov	sp, r7
34008c66:	bd80      	pop	{r7, pc}

34008c68 <LL_RCC_GetUSARTClockSource>:
{
34008c68:	b580      	push	{r7, lr}
34008c6a:	b082      	sub	sp, #8
34008c6c:	af00      	add	r7, sp, #0
34008c6e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008c70:	6878      	ldr	r0, [r7, #4]
34008c72:	f7ff fea1 	bl	340089b8 <LL_RCC_GetClockSource>
34008c76:	4603      	mov	r3, r0
}
34008c78:	4618      	mov	r0, r3
34008c7a:	3708      	adds	r7, #8
34008c7c:	46bd      	mov	sp, r7
34008c7e:	bd80      	pop	{r7, pc}

34008c80 <LL_RCC_GetUARTClockSource>:
{
34008c80:	b580      	push	{r7, lr}
34008c82:	b082      	sub	sp, #8
34008c84:	af00      	add	r7, sp, #0
34008c86:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008c88:	6878      	ldr	r0, [r7, #4]
34008c8a:	f7ff fe95 	bl	340089b8 <LL_RCC_GetClockSource>
34008c8e:	4603      	mov	r3, r0
}
34008c90:	4618      	mov	r0, r3
34008c92:	3708      	adds	r7, #8
34008c94:	46bd      	mov	sp, r7
34008c96:	bd80      	pop	{r7, pc}

34008c98 <LL_RCC_GetUSBClockSource>:
{
34008c98:	b580      	push	{r7, lr}
34008c9a:	b082      	sub	sp, #8
34008c9c:	af00      	add	r7, sp, #0
34008c9e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008ca0:	6878      	ldr	r0, [r7, #4]
34008ca2:	f7ff fe89 	bl	340089b8 <LL_RCC_GetClockSource>
34008ca6:	4603      	mov	r3, r0
}
34008ca8:	4618      	mov	r0, r3
34008caa:	3708      	adds	r7, #8
34008cac:	46bd      	mov	sp, r7
34008cae:	bd80      	pop	{r7, pc}

34008cb0 <LL_RCC_GetXSPIClockSource>:
{
34008cb0:	b580      	push	{r7, lr}
34008cb2:	b082      	sub	sp, #8
34008cb4:	af00      	add	r7, sp, #0
34008cb6:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34008cb8:	6878      	ldr	r0, [r7, #4]
34008cba:	f7ff fe7d 	bl	340089b8 <LL_RCC_GetClockSource>
34008cbe:	4603      	mov	r3, r0
}
34008cc0:	4618      	mov	r0, r3
34008cc2:	3708      	adds	r7, #8
34008cc4:	46bd      	mov	sp, r7
34008cc6:	bd80      	pop	{r7, pc}

34008cc8 <LL_RCC_SetRTCClockSource>:
{
34008cc8:	b480      	push	{r7}
34008cca:	b083      	sub	sp, #12
34008ccc:	af00      	add	r7, sp, #0
34008cce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCSEL, Source);
34008cd0:	4b07      	ldr	r3, [pc, #28]	@ (34008cf0 <LL_RCC_SetRTCClockSource+0x28>)
34008cd2:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008cd6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
34008cda:	4905      	ldr	r1, [pc, #20]	@ (34008cf0 <LL_RCC_SetRTCClockSource+0x28>)
34008cdc:	687b      	ldr	r3, [r7, #4]
34008cde:	4313      	orrs	r3, r2
34008ce0:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34008ce4:	bf00      	nop
34008ce6:	370c      	adds	r7, #12
34008ce8:	46bd      	mov	sp, r7
34008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
34008cee:	4770      	bx	lr
34008cf0:	56028000 	.word	0x56028000

34008cf4 <LL_RCC_GetRTCClockSource>:
{
34008cf4:	b480      	push	{r7}
34008cf6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCSEL));
34008cf8:	4b04      	ldr	r3, [pc, #16]	@ (34008d0c <LL_RCC_GetRTCClockSource+0x18>)
34008cfa:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
34008d02:	4618      	mov	r0, r3
34008d04:	46bd      	mov	sp, r7
34008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
34008d0a:	4770      	bx	lr
34008d0c:	56028000 	.word	0x56028000

34008d10 <LL_RCC_SetRTC_HSEPrescaler>:
{
34008d10:	b480      	push	{r7}
34008d12:	b083      	sub	sp, #12
34008d14:	af00      	add	r7, sp, #0
34008d16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCPRE, Prescaler);
34008d18:	4b07      	ldr	r3, [pc, #28]	@ (34008d38 <LL_RCC_SetRTC_HSEPrescaler+0x28>)
34008d1a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34008d1e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
34008d22:	4905      	ldr	r1, [pc, #20]	@ (34008d38 <LL_RCC_SetRTC_HSEPrescaler+0x28>)
34008d24:	687b      	ldr	r3, [r7, #4]
34008d26:	4313      	orrs	r3, r2
34008d28:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34008d2c:	bf00      	nop
34008d2e:	370c      	adds	r7, #12
34008d30:	46bd      	mov	sp, r7
34008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
34008d36:	4770      	bx	lr
34008d38:	56028000 	.word	0x56028000

34008d3c <LL_RCC_SetTIMPrescaler>:
{
34008d3c:	b480      	push	{r7}
34008d3e:	b083      	sub	sp, #12
34008d40:	af00      	add	r7, sp, #0
34008d42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_TIMPRE, Prescaler << RCC_CFGR2_TIMPRE_Pos);
34008d44:	4b07      	ldr	r3, [pc, #28]	@ (34008d64 <LL_RCC_SetTIMPrescaler+0x28>)
34008d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34008d48:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34008d4c:	687b      	ldr	r3, [r7, #4]
34008d4e:	061b      	lsls	r3, r3, #24
34008d50:	4904      	ldr	r1, [pc, #16]	@ (34008d64 <LL_RCC_SetTIMPrescaler+0x28>)
34008d52:	4313      	orrs	r3, r2
34008d54:	624b      	str	r3, [r1, #36]	@ 0x24
}
34008d56:	bf00      	nop
34008d58:	370c      	adds	r7, #12
34008d5a:	46bd      	mov	sp, r7
34008d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
34008d60:	4770      	bx	lr
34008d62:	bf00      	nop
34008d64:	56028000 	.word	0x56028000

34008d68 <LL_RCC_GetTIMPrescaler>:
{
34008d68:	b480      	push	{r7}
34008d6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_TIMPRE) >> RCC_CFGR2_TIMPRE_Pos);
34008d6c:	4b04      	ldr	r3, [pc, #16]	@ (34008d80 <LL_RCC_GetTIMPrescaler+0x18>)
34008d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34008d70:	0e1b      	lsrs	r3, r3, #24
34008d72:	f003 0303 	and.w	r3, r3, #3
}
34008d76:	4618      	mov	r0, r3
34008d78:	46bd      	mov	sp, r7
34008d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
34008d7e:	4770      	bx	lr
34008d80:	56028000 	.word	0x56028000

34008d84 <LL_RCC_PLL1_GetSource>:
{
34008d84:	b480      	push	{r7}
34008d86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
34008d88:	4b04      	ldr	r3, [pc, #16]	@ (34008d9c <LL_RCC_PLL1_GetSource+0x18>)
34008d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34008d8e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34008d92:	4618      	mov	r0, r3
34008d94:	46bd      	mov	sp, r7
34008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
34008d9a:	4770      	bx	lr
34008d9c:	56028000 	.word	0x56028000

34008da0 <LL_RCC_PLL1_IsReady>:
{
34008da0:	b480      	push	{r7}
34008da2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
34008da4:	4b07      	ldr	r3, [pc, #28]	@ (34008dc4 <LL_RCC_PLL1_IsReady+0x24>)
34008da6:	685b      	ldr	r3, [r3, #4]
34008da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34008dac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34008db0:	d101      	bne.n	34008db6 <LL_RCC_PLL1_IsReady+0x16>
34008db2:	2301      	movs	r3, #1
34008db4:	e000      	b.n	34008db8 <LL_RCC_PLL1_IsReady+0x18>
34008db6:	2300      	movs	r3, #0
}
34008db8:	4618      	mov	r0, r3
34008dba:	46bd      	mov	sp, r7
34008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
34008dc0:	4770      	bx	lr
34008dc2:	bf00      	nop
34008dc4:	56028000 	.word	0x56028000

34008dc8 <LL_RCC_PLL1_IsEnabledBypass>:
{
34008dc8:	b480      	push	{r7}
34008dca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34008dcc:	4b07      	ldr	r3, [pc, #28]	@ (34008dec <LL_RCC_PLL1_IsEnabledBypass+0x24>)
34008dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34008dd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34008dd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34008dda:	d101      	bne.n	34008de0 <LL_RCC_PLL1_IsEnabledBypass+0x18>
34008ddc:	2301      	movs	r3, #1
34008dde:	e000      	b.n	34008de2 <LL_RCC_PLL1_IsEnabledBypass+0x1a>
34008de0:	2300      	movs	r3, #0
}
34008de2:	4618      	mov	r0, r3
34008de4:	46bd      	mov	sp, r7
34008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
34008dea:	4770      	bx	lr
34008dec:	56028000 	.word	0x56028000

34008df0 <LL_RCC_PLL1_GetN>:
{
34008df0:	b480      	push	{r7}
34008df2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVN) >> RCC_PLL1CFGR1_PLL1DIVN_Pos));
34008df4:	4b05      	ldr	r3, [pc, #20]	@ (34008e0c <LL_RCC_PLL1_GetN+0x1c>)
34008df6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34008dfa:	0a1b      	lsrs	r3, r3, #8
34008dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34008e00:	4618      	mov	r0, r3
34008e02:	46bd      	mov	sp, r7
34008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
34008e08:	4770      	bx	lr
34008e0a:	bf00      	nop
34008e0c:	56028000 	.word	0x56028000

34008e10 <LL_RCC_PLL1_GetM>:
{
34008e10:	b480      	push	{r7}
34008e12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVM) >> RCC_PLL1CFGR1_PLL1DIVM_Pos);
34008e14:	4b05      	ldr	r3, [pc, #20]	@ (34008e2c <LL_RCC_PLL1_GetM+0x1c>)
34008e16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34008e1a:	0d1b      	lsrs	r3, r3, #20
34008e1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34008e20:	4618      	mov	r0, r3
34008e22:	46bd      	mov	sp, r7
34008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
34008e28:	4770      	bx	lr
34008e2a:	bf00      	nop
34008e2c:	56028000 	.word	0x56028000

34008e30 <LL_RCC_PLL1_GetP1>:
{
34008e30:	b480      	push	{r7}
34008e32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV1) >> RCC_PLL1CFGR3_PLL1PDIV1_Pos);
34008e34:	4b05      	ldr	r3, [pc, #20]	@ (34008e4c <LL_RCC_PLL1_GetP1+0x1c>)
34008e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34008e3a:	0edb      	lsrs	r3, r3, #27
34008e3c:	f003 0307 	and.w	r3, r3, #7
}
34008e40:	4618      	mov	r0, r3
34008e42:	46bd      	mov	sp, r7
34008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
34008e48:	4770      	bx	lr
34008e4a:	bf00      	nop
34008e4c:	56028000 	.word	0x56028000

34008e50 <LL_RCC_PLL1_GetP2>:
{
34008e50:	b480      	push	{r7}
34008e52:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV2) >> RCC_PLL1CFGR3_PLL1PDIV2_Pos);
34008e54:	4b05      	ldr	r3, [pc, #20]	@ (34008e6c <LL_RCC_PLL1_GetP2+0x1c>)
34008e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34008e5a:	0e1b      	lsrs	r3, r3, #24
34008e5c:	f003 0307 	and.w	r3, r3, #7
}
34008e60:	4618      	mov	r0, r3
34008e62:	46bd      	mov	sp, r7
34008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
34008e68:	4770      	bx	lr
34008e6a:	bf00      	nop
34008e6c:	56028000 	.word	0x56028000

34008e70 <LL_RCC_PLL1P_IsEnabled>:
{
34008e70:	b480      	push	{r7}
34008e72:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIVEN) == RCC_PLL1CFGR3_PLL1PDIVEN) ? 1UL : 0UL);
34008e74:	4b07      	ldr	r3, [pc, #28]	@ (34008e94 <LL_RCC_PLL1P_IsEnabled+0x24>)
34008e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34008e7a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34008e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34008e82:	d101      	bne.n	34008e88 <LL_RCC_PLL1P_IsEnabled+0x18>
34008e84:	2301      	movs	r3, #1
34008e86:	e000      	b.n	34008e8a <LL_RCC_PLL1P_IsEnabled+0x1a>
34008e88:	2300      	movs	r3, #0
}
34008e8a:	4618      	mov	r0, r3
34008e8c:	46bd      	mov	sp, r7
34008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
34008e92:	4770      	bx	lr
34008e94:	56028000 	.word	0x56028000

34008e98 <LL_RCC_PLL1_GetFRACN>:
{
34008e98:	b480      	push	{r7}
34008e9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >> RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);
34008e9c:	4b04      	ldr	r3, [pc, #16]	@ (34008eb0 <LL_RCC_PLL1_GetFRACN+0x18>)
34008e9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34008ea2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34008ea6:	4618      	mov	r0, r3
34008ea8:	46bd      	mov	sp, r7
34008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
34008eae:	4770      	bx	lr
34008eb0:	56028000 	.word	0x56028000

34008eb4 <LL_RCC_PLL2_GetSource>:
{
34008eb4:	b480      	push	{r7}
34008eb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
34008eb8:	4b04      	ldr	r3, [pc, #16]	@ (34008ecc <LL_RCC_PLL2_GetSource+0x18>)
34008eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34008ebe:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34008ec2:	4618      	mov	r0, r3
34008ec4:	46bd      	mov	sp, r7
34008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
34008eca:	4770      	bx	lr
34008ecc:	56028000 	.word	0x56028000

34008ed0 <LL_RCC_PLL2_IsReady>:
{
34008ed0:	b480      	push	{r7}
34008ed2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34008ed4:	4b07      	ldr	r3, [pc, #28]	@ (34008ef4 <LL_RCC_PLL2_IsReady+0x24>)
34008ed6:	685b      	ldr	r3, [r3, #4]
34008ed8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34008edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34008ee0:	d101      	bne.n	34008ee6 <LL_RCC_PLL2_IsReady+0x16>
34008ee2:	2301      	movs	r3, #1
34008ee4:	e000      	b.n	34008ee8 <LL_RCC_PLL2_IsReady+0x18>
34008ee6:	2300      	movs	r3, #0
}
34008ee8:	4618      	mov	r0, r3
34008eea:	46bd      	mov	sp, r7
34008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
34008ef0:	4770      	bx	lr
34008ef2:	bf00      	nop
34008ef4:	56028000 	.word	0x56028000

34008ef8 <LL_RCC_PLL2_IsEnabledBypass>:
{
34008ef8:	b480      	push	{r7}
34008efa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34008efc:	4b07      	ldr	r3, [pc, #28]	@ (34008f1c <LL_RCC_PLL2_IsEnabledBypass+0x24>)
34008efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34008f02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34008f06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34008f0a:	d101      	bne.n	34008f10 <LL_RCC_PLL2_IsEnabledBypass+0x18>
34008f0c:	2301      	movs	r3, #1
34008f0e:	e000      	b.n	34008f12 <LL_RCC_PLL2_IsEnabledBypass+0x1a>
34008f10:	2300      	movs	r3, #0
}
34008f12:	4618      	mov	r0, r3
34008f14:	46bd      	mov	sp, r7
34008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
34008f1a:	4770      	bx	lr
34008f1c:	56028000 	.word	0x56028000

34008f20 <LL_RCC_PLL2_GetN>:
{
34008f20:	b480      	push	{r7}
34008f22:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVN) >> RCC_PLL2CFGR1_PLL2DIVN_Pos));
34008f24:	4b05      	ldr	r3, [pc, #20]	@ (34008f3c <LL_RCC_PLL2_GetN+0x1c>)
34008f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34008f2a:	0a1b      	lsrs	r3, r3, #8
34008f2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34008f30:	4618      	mov	r0, r3
34008f32:	46bd      	mov	sp, r7
34008f34:	f85d 7b04 	ldr.w	r7, [sp], #4
34008f38:	4770      	bx	lr
34008f3a:	bf00      	nop
34008f3c:	56028000 	.word	0x56028000

34008f40 <LL_RCC_PLL2_GetM>:
{
34008f40:	b480      	push	{r7}
34008f42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVM) >> RCC_PLL2CFGR1_PLL2DIVM_Pos);
34008f44:	4b05      	ldr	r3, [pc, #20]	@ (34008f5c <LL_RCC_PLL2_GetM+0x1c>)
34008f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34008f4a:	0d1b      	lsrs	r3, r3, #20
34008f4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34008f50:	4618      	mov	r0, r3
34008f52:	46bd      	mov	sp, r7
34008f54:	f85d 7b04 	ldr.w	r7, [sp], #4
34008f58:	4770      	bx	lr
34008f5a:	bf00      	nop
34008f5c:	56028000 	.word	0x56028000

34008f60 <LL_RCC_PLL2_GetP1>:
{
34008f60:	b480      	push	{r7}
34008f62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV1) >> RCC_PLL2CFGR3_PLL2PDIV1_Pos);
34008f64:	4b05      	ldr	r3, [pc, #20]	@ (34008f7c <LL_RCC_PLL2_GetP1+0x1c>)
34008f66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34008f6a:	0edb      	lsrs	r3, r3, #27
34008f6c:	f003 0307 	and.w	r3, r3, #7
}
34008f70:	4618      	mov	r0, r3
34008f72:	46bd      	mov	sp, r7
34008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
34008f78:	4770      	bx	lr
34008f7a:	bf00      	nop
34008f7c:	56028000 	.word	0x56028000

34008f80 <LL_RCC_PLL2_GetP2>:
{
34008f80:	b480      	push	{r7}
34008f82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV2) >> RCC_PLL2CFGR3_PLL2PDIV2_Pos);
34008f84:	4b05      	ldr	r3, [pc, #20]	@ (34008f9c <LL_RCC_PLL2_GetP2+0x1c>)
34008f86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34008f8a:	0e1b      	lsrs	r3, r3, #24
34008f8c:	f003 0307 	and.w	r3, r3, #7
}
34008f90:	4618      	mov	r0, r3
34008f92:	46bd      	mov	sp, r7
34008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
34008f98:	4770      	bx	lr
34008f9a:	bf00      	nop
34008f9c:	56028000 	.word	0x56028000

34008fa0 <LL_RCC_PLL2P_IsEnabled>:
{
34008fa0:	b480      	push	{r7}
34008fa2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIVEN) == RCC_PLL2CFGR3_PLL2PDIVEN) ? 1UL : 0UL);
34008fa4:	4b07      	ldr	r3, [pc, #28]	@ (34008fc4 <LL_RCC_PLL2P_IsEnabled+0x24>)
34008fa6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34008faa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34008fae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34008fb2:	d101      	bne.n	34008fb8 <LL_RCC_PLL2P_IsEnabled+0x18>
34008fb4:	2301      	movs	r3, #1
34008fb6:	e000      	b.n	34008fba <LL_RCC_PLL2P_IsEnabled+0x1a>
34008fb8:	2300      	movs	r3, #0
}
34008fba:	4618      	mov	r0, r3
34008fbc:	46bd      	mov	sp, r7
34008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
34008fc2:	4770      	bx	lr
34008fc4:	56028000 	.word	0x56028000

34008fc8 <LL_RCC_PLL2_GetFRACN>:
{
34008fc8:	b480      	push	{r7}
34008fca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >> RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos);
34008fcc:	4b04      	ldr	r3, [pc, #16]	@ (34008fe0 <LL_RCC_PLL2_GetFRACN+0x18>)
34008fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34008fd2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34008fd6:	4618      	mov	r0, r3
34008fd8:	46bd      	mov	sp, r7
34008fda:	f85d 7b04 	ldr.w	r7, [sp], #4
34008fde:	4770      	bx	lr
34008fe0:	56028000 	.word	0x56028000

34008fe4 <LL_RCC_PLL3_GetSource>:
{
34008fe4:	b480      	push	{r7}
34008fe6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
34008fe8:	4b04      	ldr	r3, [pc, #16]	@ (34008ffc <LL_RCC_PLL3_GetSource+0x18>)
34008fea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34008fee:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34008ff2:	4618      	mov	r0, r3
34008ff4:	46bd      	mov	sp, r7
34008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
34008ffa:	4770      	bx	lr
34008ffc:	56028000 	.word	0x56028000

34009000 <LL_RCC_PLL3_IsReady>:
{
34009000:	b480      	push	{r7}
34009002:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
34009004:	4b07      	ldr	r3, [pc, #28]	@ (34009024 <LL_RCC_PLL3_IsReady+0x24>)
34009006:	685b      	ldr	r3, [r3, #4]
34009008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3400900c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34009010:	d101      	bne.n	34009016 <LL_RCC_PLL3_IsReady+0x16>
34009012:	2301      	movs	r3, #1
34009014:	e000      	b.n	34009018 <LL_RCC_PLL3_IsReady+0x18>
34009016:	2300      	movs	r3, #0
}
34009018:	4618      	mov	r0, r3
3400901a:	46bd      	mov	sp, r7
3400901c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009020:	4770      	bx	lr
34009022:	bf00      	nop
34009024:	56028000 	.word	0x56028000

34009028 <LL_RCC_PLL3_IsEnabledBypass>:
{
34009028:	b480      	push	{r7}
3400902a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
3400902c:	4b07      	ldr	r3, [pc, #28]	@ (3400904c <LL_RCC_PLL3_IsEnabledBypass+0x24>)
3400902e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34009032:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34009036:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3400903a:	d101      	bne.n	34009040 <LL_RCC_PLL3_IsEnabledBypass+0x18>
3400903c:	2301      	movs	r3, #1
3400903e:	e000      	b.n	34009042 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34009040:	2300      	movs	r3, #0
}
34009042:	4618      	mov	r0, r3
34009044:	46bd      	mov	sp, r7
34009046:	f85d 7b04 	ldr.w	r7, [sp], #4
3400904a:	4770      	bx	lr
3400904c:	56028000 	.word	0x56028000

34009050 <LL_RCC_PLL3_GetN>:
{
34009050:	b480      	push	{r7}
34009052:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVN) >> RCC_PLL3CFGR1_PLL3DIVN_Pos));
34009054:	4b05      	ldr	r3, [pc, #20]	@ (3400906c <LL_RCC_PLL3_GetN+0x1c>)
34009056:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400905a:	0a1b      	lsrs	r3, r3, #8
3400905c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34009060:	4618      	mov	r0, r3
34009062:	46bd      	mov	sp, r7
34009064:	f85d 7b04 	ldr.w	r7, [sp], #4
34009068:	4770      	bx	lr
3400906a:	bf00      	nop
3400906c:	56028000 	.word	0x56028000

34009070 <LL_RCC_PLL3_GetM>:
{
34009070:	b480      	push	{r7}
34009072:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVM) >> RCC_PLL3CFGR1_PLL3DIVM_Pos);
34009074:	4b05      	ldr	r3, [pc, #20]	@ (3400908c <LL_RCC_PLL3_GetM+0x1c>)
34009076:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400907a:	0d1b      	lsrs	r3, r3, #20
3400907c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34009080:	4618      	mov	r0, r3
34009082:	46bd      	mov	sp, r7
34009084:	f85d 7b04 	ldr.w	r7, [sp], #4
34009088:	4770      	bx	lr
3400908a:	bf00      	nop
3400908c:	56028000 	.word	0x56028000

34009090 <LL_RCC_PLL3_GetP1>:
{
34009090:	b480      	push	{r7}
34009092:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV1) >> RCC_PLL3CFGR3_PLL3PDIV1_Pos);
34009094:	4b05      	ldr	r3, [pc, #20]	@ (340090ac <LL_RCC_PLL3_GetP1+0x1c>)
34009096:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400909a:	0edb      	lsrs	r3, r3, #27
3400909c:	f003 0307 	and.w	r3, r3, #7
}
340090a0:	4618      	mov	r0, r3
340090a2:	46bd      	mov	sp, r7
340090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
340090a8:	4770      	bx	lr
340090aa:	bf00      	nop
340090ac:	56028000 	.word	0x56028000

340090b0 <LL_RCC_PLL3_GetP2>:
{
340090b0:	b480      	push	{r7}
340090b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV2) >> RCC_PLL3CFGR3_PLL3PDIV2_Pos);
340090b4:	4b05      	ldr	r3, [pc, #20]	@ (340090cc <LL_RCC_PLL3_GetP2+0x1c>)
340090b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
340090ba:	0e1b      	lsrs	r3, r3, #24
340090bc:	f003 0307 	and.w	r3, r3, #7
}
340090c0:	4618      	mov	r0, r3
340090c2:	46bd      	mov	sp, r7
340090c4:	f85d 7b04 	ldr.w	r7, [sp], #4
340090c8:	4770      	bx	lr
340090ca:	bf00      	nop
340090cc:	56028000 	.word	0x56028000

340090d0 <LL_RCC_PLL3P_IsEnabled>:
{
340090d0:	b480      	push	{r7}
340090d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIVEN) == RCC_PLL3CFGR3_PLL3PDIVEN) ? 1UL : 0UL);
340090d4:	4b07      	ldr	r3, [pc, #28]	@ (340090f4 <LL_RCC_PLL3P_IsEnabled+0x24>)
340090d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
340090da:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
340090de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
340090e2:	d101      	bne.n	340090e8 <LL_RCC_PLL3P_IsEnabled+0x18>
340090e4:	2301      	movs	r3, #1
340090e6:	e000      	b.n	340090ea <LL_RCC_PLL3P_IsEnabled+0x1a>
340090e8:	2300      	movs	r3, #0
}
340090ea:	4618      	mov	r0, r3
340090ec:	46bd      	mov	sp, r7
340090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
340090f2:	4770      	bx	lr
340090f4:	56028000 	.word	0x56028000

340090f8 <LL_RCC_PLL3_GetFRACN>:
{
340090f8:	b480      	push	{r7}
340090fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >> RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos);
340090fc:	4b04      	ldr	r3, [pc, #16]	@ (34009110 <LL_RCC_PLL3_GetFRACN+0x18>)
340090fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34009102:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34009106:	4618      	mov	r0, r3
34009108:	46bd      	mov	sp, r7
3400910a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400910e:	4770      	bx	lr
34009110:	56028000 	.word	0x56028000

34009114 <LL_RCC_PLL4_GetSource>:
{
34009114:	b480      	push	{r7}
34009116:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
34009118:	4b04      	ldr	r3, [pc, #16]	@ (3400912c <LL_RCC_PLL4_GetSource+0x18>)
3400911a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3400911e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34009122:	4618      	mov	r0, r3
34009124:	46bd      	mov	sp, r7
34009126:	f85d 7b04 	ldr.w	r7, [sp], #4
3400912a:	4770      	bx	lr
3400912c:	56028000 	.word	0x56028000

34009130 <LL_RCC_PLL4_IsReady>:
{
34009130:	b480      	push	{r7}
34009132:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34009134:	4b07      	ldr	r3, [pc, #28]	@ (34009154 <LL_RCC_PLL4_IsReady+0x24>)
34009136:	685b      	ldr	r3, [r3, #4]
34009138:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
3400913c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34009140:	d101      	bne.n	34009146 <LL_RCC_PLL4_IsReady+0x16>
34009142:	2301      	movs	r3, #1
34009144:	e000      	b.n	34009148 <LL_RCC_PLL4_IsReady+0x18>
34009146:	2300      	movs	r3, #0
}
34009148:	4618      	mov	r0, r3
3400914a:	46bd      	mov	sp, r7
3400914c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009150:	4770      	bx	lr
34009152:	bf00      	nop
34009154:	56028000 	.word	0x56028000

34009158 <LL_RCC_PLL4_IsEnabledBypass>:
{
34009158:	b480      	push	{r7}
3400915a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
3400915c:	4b07      	ldr	r3, [pc, #28]	@ (3400917c <LL_RCC_PLL4_IsEnabledBypass+0x24>)
3400915e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34009162:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34009166:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3400916a:	d101      	bne.n	34009170 <LL_RCC_PLL4_IsEnabledBypass+0x18>
3400916c:	2301      	movs	r3, #1
3400916e:	e000      	b.n	34009172 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
34009170:	2300      	movs	r3, #0
}
34009172:	4618      	mov	r0, r3
34009174:	46bd      	mov	sp, r7
34009176:	f85d 7b04 	ldr.w	r7, [sp], #4
3400917a:	4770      	bx	lr
3400917c:	56028000 	.word	0x56028000

34009180 <LL_RCC_PLL4_GetN>:
{
34009180:	b480      	push	{r7}
34009182:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVN) >> RCC_PLL4CFGR1_PLL4DIVN_Pos));
34009184:	4b05      	ldr	r3, [pc, #20]	@ (3400919c <LL_RCC_PLL4_GetN+0x1c>)
34009186:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3400918a:	0a1b      	lsrs	r3, r3, #8
3400918c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34009190:	4618      	mov	r0, r3
34009192:	46bd      	mov	sp, r7
34009194:	f85d 7b04 	ldr.w	r7, [sp], #4
34009198:	4770      	bx	lr
3400919a:	bf00      	nop
3400919c:	56028000 	.word	0x56028000

340091a0 <LL_RCC_PLL4_GetM>:
{
340091a0:	b480      	push	{r7}
340091a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVM) >> RCC_PLL4CFGR1_PLL4DIVM_Pos);
340091a4:	4b05      	ldr	r3, [pc, #20]	@ (340091bc <LL_RCC_PLL4_GetM+0x1c>)
340091a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
340091aa:	0d1b      	lsrs	r3, r3, #20
340091ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
340091b0:	4618      	mov	r0, r3
340091b2:	46bd      	mov	sp, r7
340091b4:	f85d 7b04 	ldr.w	r7, [sp], #4
340091b8:	4770      	bx	lr
340091ba:	bf00      	nop
340091bc:	56028000 	.word	0x56028000

340091c0 <LL_RCC_PLL4_GetP1>:
{
340091c0:	b480      	push	{r7}
340091c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV1) >> RCC_PLL4CFGR3_PLL4PDIV1_Pos);
340091c4:	4b05      	ldr	r3, [pc, #20]	@ (340091dc <LL_RCC_PLL4_GetP1+0x1c>)
340091c6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
340091ca:	0edb      	lsrs	r3, r3, #27
340091cc:	f003 0307 	and.w	r3, r3, #7
}
340091d0:	4618      	mov	r0, r3
340091d2:	46bd      	mov	sp, r7
340091d4:	f85d 7b04 	ldr.w	r7, [sp], #4
340091d8:	4770      	bx	lr
340091da:	bf00      	nop
340091dc:	56028000 	.word	0x56028000

340091e0 <LL_RCC_PLL4_GetP2>:
{
340091e0:	b480      	push	{r7}
340091e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV2) >> RCC_PLL4CFGR3_PLL4PDIV2_Pos);
340091e4:	4b05      	ldr	r3, [pc, #20]	@ (340091fc <LL_RCC_PLL4_GetP2+0x1c>)
340091e6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
340091ea:	0e1b      	lsrs	r3, r3, #24
340091ec:	f003 0307 	and.w	r3, r3, #7
}
340091f0:	4618      	mov	r0, r3
340091f2:	46bd      	mov	sp, r7
340091f4:	f85d 7b04 	ldr.w	r7, [sp], #4
340091f8:	4770      	bx	lr
340091fa:	bf00      	nop
340091fc:	56028000 	.word	0x56028000

34009200 <LL_RCC_PLL4P_IsEnabled>:
{
34009200:	b480      	push	{r7}
34009202:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIVEN) == RCC_PLL4CFGR3_PLL4PDIVEN) ? 1UL : 0UL);
34009204:	4b07      	ldr	r3, [pc, #28]	@ (34009224 <LL_RCC_PLL4P_IsEnabled+0x24>)
34009206:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400920a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
3400920e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34009212:	d101      	bne.n	34009218 <LL_RCC_PLL4P_IsEnabled+0x18>
34009214:	2301      	movs	r3, #1
34009216:	e000      	b.n	3400921a <LL_RCC_PLL4P_IsEnabled+0x1a>
34009218:	2300      	movs	r3, #0
}
3400921a:	4618      	mov	r0, r3
3400921c:	46bd      	mov	sp, r7
3400921e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009222:	4770      	bx	lr
34009224:	56028000 	.word	0x56028000

34009228 <LL_RCC_PLL4_GetFRACN>:
{
34009228:	b480      	push	{r7}
3400922a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos);
3400922c:	4b04      	ldr	r3, [pc, #16]	@ (34009240 <LL_RCC_PLL4_GetFRACN+0x18>)
3400922e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34009232:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34009236:	4618      	mov	r0, r3
34009238:	46bd      	mov	sp, r7
3400923a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400923e:	4770      	bx	lr
34009240:	56028000 	.word	0x56028000

34009244 <LL_RCC_IC3_Enable>:
{
34009244:	b480      	push	{r7}
34009246:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
34009248:	4b04      	ldr	r3, [pc, #16]	@ (3400925c <LL_RCC_IC3_Enable+0x18>)
3400924a:	2204      	movs	r2, #4
3400924c:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009250:	bf00      	nop
34009252:	46bd      	mov	sp, r7
34009254:	f85d 7b04 	ldr.w	r7, [sp], #4
34009258:	4770      	bx	lr
3400925a:	bf00      	nop
3400925c:	56028000 	.word	0x56028000

34009260 <LL_RCC_IC3_IsEnabled>:
{
34009260:	b480      	push	{r7}
34009262:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC3EN) == RCC_DIVENR_IC3EN) ? 1UL : 0UL);
34009264:	4b07      	ldr	r3, [pc, #28]	@ (34009284 <LL_RCC_IC3_IsEnabled+0x24>)
34009266:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400926a:	f003 0304 	and.w	r3, r3, #4
3400926e:	2b04      	cmp	r3, #4
34009270:	d101      	bne.n	34009276 <LL_RCC_IC3_IsEnabled+0x16>
34009272:	2301      	movs	r3, #1
34009274:	e000      	b.n	34009278 <LL_RCC_IC3_IsEnabled+0x18>
34009276:	2300      	movs	r3, #0
}
34009278:	4618      	mov	r0, r3
3400927a:	46bd      	mov	sp, r7
3400927c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009280:	4770      	bx	lr
34009282:	bf00      	nop
34009284:	56028000 	.word	0x56028000

34009288 <LL_RCC_IC3_GetSource>:
{
34009288:	b480      	push	{r7}
3400928a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL));
3400928c:	4b04      	ldr	r3, [pc, #16]	@ (340092a0 <LL_RCC_IC3_GetSource+0x18>)
3400928e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34009292:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009296:	4618      	mov	r0, r3
34009298:	46bd      	mov	sp, r7
3400929a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400929e:	4770      	bx	lr
340092a0:	56028000 	.word	0x56028000

340092a4 <LL_RCC_IC3_GetDivider>:
{
340092a4:	b480      	push	{r7}
340092a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
340092a8:	4b05      	ldr	r3, [pc, #20]	@ (340092c0 <LL_RCC_IC3_GetDivider+0x1c>)
340092aa:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
340092ae:	0c1b      	lsrs	r3, r3, #16
340092b0:	b2db      	uxtb	r3, r3
340092b2:	3301      	adds	r3, #1
}
340092b4:	4618      	mov	r0, r3
340092b6:	46bd      	mov	sp, r7
340092b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340092bc:	4770      	bx	lr
340092be:	bf00      	nop
340092c0:	56028000 	.word	0x56028000

340092c4 <LL_RCC_IC4_Enable>:
{
340092c4:	b480      	push	{r7}
340092c6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
340092c8:	4b04      	ldr	r3, [pc, #16]	@ (340092dc <LL_RCC_IC4_Enable+0x18>)
340092ca:	2208      	movs	r2, #8
340092cc:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
340092d0:	bf00      	nop
340092d2:	46bd      	mov	sp, r7
340092d4:	f85d 7b04 	ldr.w	r7, [sp], #4
340092d8:	4770      	bx	lr
340092da:	bf00      	nop
340092dc:	56028000 	.word	0x56028000

340092e0 <LL_RCC_IC4_IsEnabled>:
{
340092e0:	b480      	push	{r7}
340092e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC4EN) == RCC_DIVENR_IC4EN) ? 1UL : 0UL);
340092e4:	4b07      	ldr	r3, [pc, #28]	@ (34009304 <LL_RCC_IC4_IsEnabled+0x24>)
340092e6:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340092ea:	f003 0308 	and.w	r3, r3, #8
340092ee:	2b08      	cmp	r3, #8
340092f0:	d101      	bne.n	340092f6 <LL_RCC_IC4_IsEnabled+0x16>
340092f2:	2301      	movs	r3, #1
340092f4:	e000      	b.n	340092f8 <LL_RCC_IC4_IsEnabled+0x18>
340092f6:	2300      	movs	r3, #0
}
340092f8:	4618      	mov	r0, r3
340092fa:	46bd      	mov	sp, r7
340092fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34009300:	4770      	bx	lr
34009302:	bf00      	nop
34009304:	56028000 	.word	0x56028000

34009308 <LL_RCC_IC4_GetSource>:
{
34009308:	b480      	push	{r7}
3400930a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
3400930c:	4b04      	ldr	r3, [pc, #16]	@ (34009320 <LL_RCC_IC4_GetSource+0x18>)
3400930e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34009312:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009316:	4618      	mov	r0, r3
34009318:	46bd      	mov	sp, r7
3400931a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400931e:	4770      	bx	lr
34009320:	56028000 	.word	0x56028000

34009324 <LL_RCC_IC4_GetDivider>:
{
34009324:	b480      	push	{r7}
34009326:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
34009328:	4b05      	ldr	r3, [pc, #20]	@ (34009340 <LL_RCC_IC4_GetDivider+0x1c>)
3400932a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400932e:	0c1b      	lsrs	r3, r3, #16
34009330:	b2db      	uxtb	r3, r3
34009332:	3301      	adds	r3, #1
}
34009334:	4618      	mov	r0, r3
34009336:	46bd      	mov	sp, r7
34009338:	f85d 7b04 	ldr.w	r7, [sp], #4
3400933c:	4770      	bx	lr
3400933e:	bf00      	nop
34009340:	56028000 	.word	0x56028000

34009344 <LL_RCC_IC5_Enable>:
{
34009344:	b480      	push	{r7}
34009346:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
34009348:	4b04      	ldr	r3, [pc, #16]	@ (3400935c <LL_RCC_IC5_Enable+0x18>)
3400934a:	2210      	movs	r2, #16
3400934c:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009350:	bf00      	nop
34009352:	46bd      	mov	sp, r7
34009354:	f85d 7b04 	ldr.w	r7, [sp], #4
34009358:	4770      	bx	lr
3400935a:	bf00      	nop
3400935c:	56028000 	.word	0x56028000

34009360 <LL_RCC_IC5_IsEnabled>:
{
34009360:	b480      	push	{r7}
34009362:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC5EN) == RCC_DIVENR_IC5EN) ? 1UL : 0UL);
34009364:	4b07      	ldr	r3, [pc, #28]	@ (34009384 <LL_RCC_IC5_IsEnabled+0x24>)
34009366:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400936a:	f003 0310 	and.w	r3, r3, #16
3400936e:	2b10      	cmp	r3, #16
34009370:	d101      	bne.n	34009376 <LL_RCC_IC5_IsEnabled+0x16>
34009372:	2301      	movs	r3, #1
34009374:	e000      	b.n	34009378 <LL_RCC_IC5_IsEnabled+0x18>
34009376:	2300      	movs	r3, #0
}
34009378:	4618      	mov	r0, r3
3400937a:	46bd      	mov	sp, r7
3400937c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009380:	4770      	bx	lr
34009382:	bf00      	nop
34009384:	56028000 	.word	0x56028000

34009388 <LL_RCC_IC5_GetSource>:
{
34009388:	b480      	push	{r7}
3400938a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
3400938c:	4b04      	ldr	r3, [pc, #16]	@ (340093a0 <LL_RCC_IC5_GetSource+0x18>)
3400938e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34009392:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009396:	4618      	mov	r0, r3
34009398:	46bd      	mov	sp, r7
3400939a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400939e:	4770      	bx	lr
340093a0:	56028000 	.word	0x56028000

340093a4 <LL_RCC_IC5_GetDivider>:
{
340093a4:	b480      	push	{r7}
340093a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
340093a8:	4b05      	ldr	r3, [pc, #20]	@ (340093c0 <LL_RCC_IC5_GetDivider+0x1c>)
340093aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
340093ae:	0c1b      	lsrs	r3, r3, #16
340093b0:	b2db      	uxtb	r3, r3
340093b2:	3301      	adds	r3, #1
}
340093b4:	4618      	mov	r0, r3
340093b6:	46bd      	mov	sp, r7
340093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340093bc:	4770      	bx	lr
340093be:	bf00      	nop
340093c0:	56028000 	.word	0x56028000

340093c4 <LL_RCC_IC7_Enable>:
{
340093c4:	b480      	push	{r7}
340093c6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
340093c8:	4b04      	ldr	r3, [pc, #16]	@ (340093dc <LL_RCC_IC7_Enable+0x18>)
340093ca:	2240      	movs	r2, #64	@ 0x40
340093cc:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
340093d0:	bf00      	nop
340093d2:	46bd      	mov	sp, r7
340093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
340093d8:	4770      	bx	lr
340093da:	bf00      	nop
340093dc:	56028000 	.word	0x56028000

340093e0 <LL_RCC_IC7_IsEnabled>:
{
340093e0:	b480      	push	{r7}
340093e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC7EN) == RCC_DIVENR_IC7EN) ? 1UL : 0UL);
340093e4:	4b07      	ldr	r3, [pc, #28]	@ (34009404 <LL_RCC_IC7_IsEnabled+0x24>)
340093e6:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340093ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
340093ee:	2b40      	cmp	r3, #64	@ 0x40
340093f0:	d101      	bne.n	340093f6 <LL_RCC_IC7_IsEnabled+0x16>
340093f2:	2301      	movs	r3, #1
340093f4:	e000      	b.n	340093f8 <LL_RCC_IC7_IsEnabled+0x18>
340093f6:	2300      	movs	r3, #0
}
340093f8:	4618      	mov	r0, r3
340093fa:	46bd      	mov	sp, r7
340093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34009400:	4770      	bx	lr
34009402:	bf00      	nop
34009404:	56028000 	.word	0x56028000

34009408 <LL_RCC_IC7_GetSource>:
{
34009408:	b480      	push	{r7}
3400940a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
3400940c:	4b04      	ldr	r3, [pc, #16]	@ (34009420 <LL_RCC_IC7_GetSource+0x18>)
3400940e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34009412:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009416:	4618      	mov	r0, r3
34009418:	46bd      	mov	sp, r7
3400941a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400941e:	4770      	bx	lr
34009420:	56028000 	.word	0x56028000

34009424 <LL_RCC_IC7_GetDivider>:
{
34009424:	b480      	push	{r7}
34009426:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7INT) >> RCC_IC7CFGR_IC7INT_Pos) + 1UL);
34009428:	4b05      	ldr	r3, [pc, #20]	@ (34009440 <LL_RCC_IC7_GetDivider+0x1c>)
3400942a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400942e:	0c1b      	lsrs	r3, r3, #16
34009430:	b2db      	uxtb	r3, r3
34009432:	3301      	adds	r3, #1
}
34009434:	4618      	mov	r0, r3
34009436:	46bd      	mov	sp, r7
34009438:	f85d 7b04 	ldr.w	r7, [sp], #4
3400943c:	4770      	bx	lr
3400943e:	bf00      	nop
34009440:	56028000 	.word	0x56028000

34009444 <LL_RCC_IC8_Enable>:
{
34009444:	b480      	push	{r7}
34009446:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34009448:	4b04      	ldr	r3, [pc, #16]	@ (3400945c <LL_RCC_IC8_Enable+0x18>)
3400944a:	2280      	movs	r2, #128	@ 0x80
3400944c:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009450:	bf00      	nop
34009452:	46bd      	mov	sp, r7
34009454:	f85d 7b04 	ldr.w	r7, [sp], #4
34009458:	4770      	bx	lr
3400945a:	bf00      	nop
3400945c:	56028000 	.word	0x56028000

34009460 <LL_RCC_IC8_IsEnabled>:
{
34009460:	b480      	push	{r7}
34009462:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC8EN) == RCC_DIVENR_IC8EN) ? 1UL : 0UL);
34009464:	4b07      	ldr	r3, [pc, #28]	@ (34009484 <LL_RCC_IC8_IsEnabled+0x24>)
34009466:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400946a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3400946e:	2b80      	cmp	r3, #128	@ 0x80
34009470:	d101      	bne.n	34009476 <LL_RCC_IC8_IsEnabled+0x16>
34009472:	2301      	movs	r3, #1
34009474:	e000      	b.n	34009478 <LL_RCC_IC8_IsEnabled+0x18>
34009476:	2300      	movs	r3, #0
}
34009478:	4618      	mov	r0, r3
3400947a:	46bd      	mov	sp, r7
3400947c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009480:	4770      	bx	lr
34009482:	bf00      	nop
34009484:	56028000 	.word	0x56028000

34009488 <LL_RCC_IC8_GetSource>:
{
34009488:	b480      	push	{r7}
3400948a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
3400948c:	4b04      	ldr	r3, [pc, #16]	@ (340094a0 <LL_RCC_IC8_GetSource+0x18>)
3400948e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34009492:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009496:	4618      	mov	r0, r3
34009498:	46bd      	mov	sp, r7
3400949a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400949e:	4770      	bx	lr
340094a0:	56028000 	.word	0x56028000

340094a4 <LL_RCC_IC8_GetDivider>:
{
340094a4:	b480      	push	{r7}
340094a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8INT) >> RCC_IC8CFGR_IC8INT_Pos) + 1UL);
340094a8:	4b05      	ldr	r3, [pc, #20]	@ (340094c0 <LL_RCC_IC8_GetDivider+0x1c>)
340094aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
340094ae:	0c1b      	lsrs	r3, r3, #16
340094b0:	b2db      	uxtb	r3, r3
340094b2:	3301      	adds	r3, #1
}
340094b4:	4618      	mov	r0, r3
340094b6:	46bd      	mov	sp, r7
340094b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340094bc:	4770      	bx	lr
340094be:	bf00      	nop
340094c0:	56028000 	.word	0x56028000

340094c4 <LL_RCC_IC9_Enable>:
{
340094c4:	b480      	push	{r7}
340094c6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
340094c8:	4b04      	ldr	r3, [pc, #16]	@ (340094dc <LL_RCC_IC9_Enable+0x18>)
340094ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
340094ce:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
340094d2:	bf00      	nop
340094d4:	46bd      	mov	sp, r7
340094d6:	f85d 7b04 	ldr.w	r7, [sp], #4
340094da:	4770      	bx	lr
340094dc:	56028000 	.word	0x56028000

340094e0 <LL_RCC_IC9_IsEnabled>:
{
340094e0:	b480      	push	{r7}
340094e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC9EN) == RCC_DIVENR_IC9EN) ? 1UL : 0UL);
340094e4:	4b07      	ldr	r3, [pc, #28]	@ (34009504 <LL_RCC_IC9_IsEnabled+0x24>)
340094e6:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340094ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
340094ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340094f2:	d101      	bne.n	340094f8 <LL_RCC_IC9_IsEnabled+0x18>
340094f4:	2301      	movs	r3, #1
340094f6:	e000      	b.n	340094fa <LL_RCC_IC9_IsEnabled+0x1a>
340094f8:	2300      	movs	r3, #0
}
340094fa:	4618      	mov	r0, r3
340094fc:	46bd      	mov	sp, r7
340094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34009502:	4770      	bx	lr
34009504:	56028000 	.word	0x56028000

34009508 <LL_RCC_IC9_GetSource>:
{
34009508:	b480      	push	{r7}
3400950a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
3400950c:	4b04      	ldr	r3, [pc, #16]	@ (34009520 <LL_RCC_IC9_GetSource+0x18>)
3400950e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34009512:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009516:	4618      	mov	r0, r3
34009518:	46bd      	mov	sp, r7
3400951a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400951e:	4770      	bx	lr
34009520:	56028000 	.word	0x56028000

34009524 <LL_RCC_IC9_GetDivider>:
{
34009524:	b480      	push	{r7}
34009526:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9INT) >> RCC_IC9CFGR_IC9INT_Pos) + 1UL);
34009528:	4b05      	ldr	r3, [pc, #20]	@ (34009540 <LL_RCC_IC9_GetDivider+0x1c>)
3400952a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400952e:	0c1b      	lsrs	r3, r3, #16
34009530:	b2db      	uxtb	r3, r3
34009532:	3301      	adds	r3, #1
}
34009534:	4618      	mov	r0, r3
34009536:	46bd      	mov	sp, r7
34009538:	f85d 7b04 	ldr.w	r7, [sp], #4
3400953c:	4770      	bx	lr
3400953e:	bf00      	nop
34009540:	56028000 	.word	0x56028000

34009544 <LL_RCC_IC10_Enable>:
{
34009544:	b480      	push	{r7}
34009546:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
34009548:	4b04      	ldr	r3, [pc, #16]	@ (3400955c <LL_RCC_IC10_Enable+0x18>)
3400954a:	f44f 7200 	mov.w	r2, #512	@ 0x200
3400954e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009552:	bf00      	nop
34009554:	46bd      	mov	sp, r7
34009556:	f85d 7b04 	ldr.w	r7, [sp], #4
3400955a:	4770      	bx	lr
3400955c:	56028000 	.word	0x56028000

34009560 <LL_RCC_IC10_IsEnabled>:
{
34009560:	b480      	push	{r7}
34009562:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC10EN) == RCC_DIVENR_IC10EN) ? 1UL : 0UL);
34009564:	4b07      	ldr	r3, [pc, #28]	@ (34009584 <LL_RCC_IC10_IsEnabled+0x24>)
34009566:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400956a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400956e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34009572:	d101      	bne.n	34009578 <LL_RCC_IC10_IsEnabled+0x18>
34009574:	2301      	movs	r3, #1
34009576:	e000      	b.n	3400957a <LL_RCC_IC10_IsEnabled+0x1a>
34009578:	2300      	movs	r3, #0
}
3400957a:	4618      	mov	r0, r3
3400957c:	46bd      	mov	sp, r7
3400957e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009582:	4770      	bx	lr
34009584:	56028000 	.word	0x56028000

34009588 <LL_RCC_IC10_GetSource>:
{
34009588:	b480      	push	{r7}
3400958a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
3400958c:	4b04      	ldr	r3, [pc, #16]	@ (340095a0 <LL_RCC_IC10_GetSource+0x18>)
3400958e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34009592:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009596:	4618      	mov	r0, r3
34009598:	46bd      	mov	sp, r7
3400959a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400959e:	4770      	bx	lr
340095a0:	56028000 	.word	0x56028000

340095a4 <LL_RCC_IC10_GetDivider>:
{
340095a4:	b480      	push	{r7}
340095a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
340095a8:	4b05      	ldr	r3, [pc, #20]	@ (340095c0 <LL_RCC_IC10_GetDivider+0x1c>)
340095aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
340095ae:	0c1b      	lsrs	r3, r3, #16
340095b0:	b2db      	uxtb	r3, r3
340095b2:	3301      	adds	r3, #1
}
340095b4:	4618      	mov	r0, r3
340095b6:	46bd      	mov	sp, r7
340095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340095bc:	4770      	bx	lr
340095be:	bf00      	nop
340095c0:	56028000 	.word	0x56028000

340095c4 <LL_RCC_IC12_Enable>:
  * @brief  Enable IC12
  * @rmtoll DIVENSR       IC12ENS        LL_RCC_IC12_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC12_Enable(void)
{
340095c4:	b480      	push	{r7}
340095c6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC12ENS);
340095c8:	4b04      	ldr	r3, [pc, #16]	@ (340095dc <LL_RCC_IC12_Enable+0x18>)
340095ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
340095ce:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
340095d2:	bf00      	nop
340095d4:	46bd      	mov	sp, r7
340095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
340095da:	4770      	bx	lr
340095dc:	56028000 	.word	0x56028000

340095e0 <LL_RCC_IC12_IsEnabled>:
  * @brief  Check if IC12 is enabled
  * @rmtoll DIVENR       IC12EN         LL_RCC_IC12_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_IsEnabled(void)
{
340095e0:	b480      	push	{r7}
340095e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC12EN) == RCC_DIVENR_IC12EN) ? 1UL : 0UL);
340095e4:	4b07      	ldr	r3, [pc, #28]	@ (34009604 <LL_RCC_IC12_IsEnabled+0x24>)
340095e6:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340095ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
340095ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
340095f2:	d101      	bne.n	340095f8 <LL_RCC_IC12_IsEnabled+0x18>
340095f4:	2301      	movs	r3, #1
340095f6:	e000      	b.n	340095fa <LL_RCC_IC12_IsEnabled+0x1a>
340095f8:	2300      	movs	r3, #0
}
340095fa:	4618      	mov	r0, r3
340095fc:	46bd      	mov	sp, r7
340095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34009602:	4770      	bx	lr
34009604:	56028000 	.word	0x56028000

34009608 <LL_RCC_IC12_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetSource(void)
{
34009608:	b480      	push	{r7}
3400960a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL));
3400960c:	4b04      	ldr	r3, [pc, #16]	@ (34009620 <LL_RCC_IC12_GetSource+0x18>)
3400960e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34009612:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009616:	4618      	mov	r0, r3
34009618:	46bd      	mov	sp, r7
3400961a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400961e:	4770      	bx	lr
34009620:	56028000 	.word	0x56028000

34009624 <LL_RCC_IC12_GetDivider>:
  * @brief  Get IC12 divider
  * @rmtoll IC12CFGR      IC12INT        LL_RCC_IC12_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetDivider(void)
{
34009624:	b480      	push	{r7}
34009626:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12INT) >> RCC_IC12CFGR_IC12INT_Pos) + 1UL);
34009628:	4b05      	ldr	r3, [pc, #20]	@ (34009640 <LL_RCC_IC12_GetDivider+0x1c>)
3400962a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
3400962e:	0c1b      	lsrs	r3, r3, #16
34009630:	b2db      	uxtb	r3, r3
34009632:	3301      	adds	r3, #1
}
34009634:	4618      	mov	r0, r3
34009636:	46bd      	mov	sp, r7
34009638:	f85d 7b04 	ldr.w	r7, [sp], #4
3400963c:	4770      	bx	lr
3400963e:	bf00      	nop
34009640:	56028000 	.word	0x56028000

34009644 <LL_RCC_IC13_Enable>:
  * @brief  Enable IC13
  * @rmtoll DIVENSR       IC13ENS        LL_RCC_IC13_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC13_Enable(void)
{
34009644:	b480      	push	{r7}
34009646:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC13ENS);
34009648:	4b04      	ldr	r3, [pc, #16]	@ (3400965c <LL_RCC_IC13_Enable+0x18>)
3400964a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
3400964e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009652:	bf00      	nop
34009654:	46bd      	mov	sp, r7
34009656:	f85d 7b04 	ldr.w	r7, [sp], #4
3400965a:	4770      	bx	lr
3400965c:	56028000 	.word	0x56028000

34009660 <LL_RCC_IC13_IsEnabled>:
  * @brief  Check if IC13 is enabled
  * @rmtoll DIVENR       IC13EN         LL_RCC_IC13_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_IsEnabled(void)
{
34009660:	b480      	push	{r7}
34009662:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC13EN) == RCC_DIVENR_IC13EN) ? 1UL : 0UL);
34009664:	4b07      	ldr	r3, [pc, #28]	@ (34009684 <LL_RCC_IC13_IsEnabled+0x24>)
34009666:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400966a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
3400966e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34009672:	d101      	bne.n	34009678 <LL_RCC_IC13_IsEnabled+0x18>
34009674:	2301      	movs	r3, #1
34009676:	e000      	b.n	3400967a <LL_RCC_IC13_IsEnabled+0x1a>
34009678:	2300      	movs	r3, #0
}
3400967a:	4618      	mov	r0, r3
3400967c:	46bd      	mov	sp, r7
3400967e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009682:	4770      	bx	lr
34009684:	56028000 	.word	0x56028000

34009688 <LL_RCC_IC13_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetSource(void)
{
34009688:	b480      	push	{r7}
3400968a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL));
3400968c:	4b04      	ldr	r3, [pc, #16]	@ (340096a0 <LL_RCC_IC13_GetSource+0x18>)
3400968e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34009692:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009696:	4618      	mov	r0, r3
34009698:	46bd      	mov	sp, r7
3400969a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400969e:	4770      	bx	lr
340096a0:	56028000 	.word	0x56028000

340096a4 <LL_RCC_IC13_GetDivider>:
  * @brief  Get IC13 divider
  * @rmtoll IC13CFGR      IC13INT        LL_RCC_IC13_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetDivider(void)
{
340096a4:	b480      	push	{r7}
340096a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13INT) >> RCC_IC13CFGR_IC13INT_Pos) + 1UL);
340096a8:	4b05      	ldr	r3, [pc, #20]	@ (340096c0 <LL_RCC_IC13_GetDivider+0x1c>)
340096aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
340096ae:	0c1b      	lsrs	r3, r3, #16
340096b0:	b2db      	uxtb	r3, r3
340096b2:	3301      	adds	r3, #1
}
340096b4:	4618      	mov	r0, r3
340096b6:	46bd      	mov	sp, r7
340096b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340096bc:	4770      	bx	lr
340096be:	bf00      	nop
340096c0:	56028000 	.word	0x56028000

340096c4 <LL_RCC_IC14_Enable>:
  * @brief  Enable IC14
  * @rmtoll DIVENSR       IC14ENS        LL_RCC_IC14_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC14_Enable(void)
{
340096c4:	b480      	push	{r7}
340096c6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
340096c8:	4b04      	ldr	r3, [pc, #16]	@ (340096dc <LL_RCC_IC14_Enable+0x18>)
340096ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
340096ce:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
340096d2:	bf00      	nop
340096d4:	46bd      	mov	sp, r7
340096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
340096da:	4770      	bx	lr
340096dc:	56028000 	.word	0x56028000

340096e0 <LL_RCC_IC14_IsEnabled>:
  * @brief  Check if IC14 is enabled
  * @rmtoll DIVENR       IC14EN         LL_RCC_IC14_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_IsEnabled(void)
{
340096e0:	b480      	push	{r7}
340096e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC14EN) == RCC_DIVENR_IC14EN) ? 1UL : 0UL);
340096e4:	4b07      	ldr	r3, [pc, #28]	@ (34009704 <LL_RCC_IC14_IsEnabled+0x24>)
340096e6:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340096ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
340096ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
340096f2:	d101      	bne.n	340096f8 <LL_RCC_IC14_IsEnabled+0x18>
340096f4:	2301      	movs	r3, #1
340096f6:	e000      	b.n	340096fa <LL_RCC_IC14_IsEnabled+0x1a>
340096f8:	2300      	movs	r3, #0
}
340096fa:	4618      	mov	r0, r3
340096fc:	46bd      	mov	sp, r7
340096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34009702:	4770      	bx	lr
34009704:	56028000 	.word	0x56028000

34009708 <LL_RCC_IC14_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetSource(void)
{
34009708:	b480      	push	{r7}
3400970a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
3400970c:	4b04      	ldr	r3, [pc, #16]	@ (34009720 <LL_RCC_IC14_GetSource+0x18>)
3400970e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34009712:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009716:	4618      	mov	r0, r3
34009718:	46bd      	mov	sp, r7
3400971a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400971e:	4770      	bx	lr
34009720:	56028000 	.word	0x56028000

34009724 <LL_RCC_IC14_GetDivider>:
  * @brief  Get IC14 divider
  * @rmtoll IC14CFGR      IC14INT        LL_RCC_IC14_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetDivider(void)
{
34009724:	b480      	push	{r7}
34009726:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14INT) >> RCC_IC14CFGR_IC14INT_Pos) + 1UL);
34009728:	4b05      	ldr	r3, [pc, #20]	@ (34009740 <LL_RCC_IC14_GetDivider+0x1c>)
3400972a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400972e:	0c1b      	lsrs	r3, r3, #16
34009730:	b2db      	uxtb	r3, r3
34009732:	3301      	adds	r3, #1
}
34009734:	4618      	mov	r0, r3
34009736:	46bd      	mov	sp, r7
34009738:	f85d 7b04 	ldr.w	r7, [sp], #4
3400973c:	4770      	bx	lr
3400973e:	bf00      	nop
34009740:	56028000 	.word	0x56028000

34009744 <LL_RCC_IC15_Enable>:
  * @brief  Enable IC15
  * @rmtoll DIVENSR       IC15ENS        LL_RCC_IC15_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC15_Enable(void)
{
34009744:	b480      	push	{r7}
34009746:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34009748:	4b04      	ldr	r3, [pc, #16]	@ (3400975c <LL_RCC_IC15_Enable+0x18>)
3400974a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
3400974e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009752:	bf00      	nop
34009754:	46bd      	mov	sp, r7
34009756:	f85d 7b04 	ldr.w	r7, [sp], #4
3400975a:	4770      	bx	lr
3400975c:	56028000 	.word	0x56028000

34009760 <LL_RCC_IC15_IsEnabled>:
  * @brief  Check if IC15 is enabled
  * @rmtoll DIVENR       IC15EN         LL_RCC_IC15_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_IsEnabled(void)
{
34009760:	b480      	push	{r7}
34009762:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC15EN) == RCC_DIVENR_IC15EN) ? 1UL : 0UL);
34009764:	4b07      	ldr	r3, [pc, #28]	@ (34009784 <LL_RCC_IC15_IsEnabled+0x24>)
34009766:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400976a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
3400976e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
34009772:	d101      	bne.n	34009778 <LL_RCC_IC15_IsEnabled+0x18>
34009774:	2301      	movs	r3, #1
34009776:	e000      	b.n	3400977a <LL_RCC_IC15_IsEnabled+0x1a>
34009778:	2300      	movs	r3, #0
}
3400977a:	4618      	mov	r0, r3
3400977c:	46bd      	mov	sp, r7
3400977e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009782:	4770      	bx	lr
34009784:	56028000 	.word	0x56028000

34009788 <LL_RCC_IC15_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetSource(void)
{
34009788:	b480      	push	{r7}
3400978a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
3400978c:	4b04      	ldr	r3, [pc, #16]	@ (340097a0 <LL_RCC_IC15_GetSource+0x18>)
3400978e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34009792:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009796:	4618      	mov	r0, r3
34009798:	46bd      	mov	sp, r7
3400979a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400979e:	4770      	bx	lr
340097a0:	56028000 	.word	0x56028000

340097a4 <LL_RCC_IC15_GetDivider>:
  * @brief  Get IC15 divider
  * @rmtoll IC15CFGR      IC15INT        LL_RCC_IC15_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetDivider(void)
{
340097a4:	b480      	push	{r7}
340097a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15INT) >> RCC_IC15CFGR_IC15INT_Pos) + 1UL);
340097a8:	4b05      	ldr	r3, [pc, #20]	@ (340097c0 <LL_RCC_IC15_GetDivider+0x1c>)
340097aa:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
340097ae:	0c1b      	lsrs	r3, r3, #16
340097b0:	b2db      	uxtb	r3, r3
340097b2:	3301      	adds	r3, #1
}
340097b4:	4618      	mov	r0, r3
340097b6:	46bd      	mov	sp, r7
340097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340097bc:	4770      	bx	lr
340097be:	bf00      	nop
340097c0:	56028000 	.word	0x56028000

340097c4 <LL_RCC_IC16_Enable>:
  * @brief  Enable IC16
  * @rmtoll DIVENSR       IC16ENS        LL_RCC_IC16_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC16_Enable(void)
{
340097c4:	b480      	push	{r7}
340097c6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC16ENS);
340097c8:	4b04      	ldr	r3, [pc, #16]	@ (340097dc <LL_RCC_IC16_Enable+0x18>)
340097ca:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
340097ce:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
340097d2:	bf00      	nop
340097d4:	46bd      	mov	sp, r7
340097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
340097da:	4770      	bx	lr
340097dc:	56028000 	.word	0x56028000

340097e0 <LL_RCC_IC16_IsEnabled>:
  * @brief  Check if IC16 is enabled
  * @rmtoll DIVENR       IC16EN         LL_RCC_IC16_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_IsEnabled(void)
{
340097e0:	b480      	push	{r7}
340097e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC16EN) == RCC_DIVENR_IC16EN) ? 1UL : 0UL);
340097e4:	4b07      	ldr	r3, [pc, #28]	@ (34009804 <LL_RCC_IC16_IsEnabled+0x24>)
340097e6:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340097ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
340097ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
340097f2:	d101      	bne.n	340097f8 <LL_RCC_IC16_IsEnabled+0x18>
340097f4:	2301      	movs	r3, #1
340097f6:	e000      	b.n	340097fa <LL_RCC_IC16_IsEnabled+0x1a>
340097f8:	2300      	movs	r3, #0
}
340097fa:	4618      	mov	r0, r3
340097fc:	46bd      	mov	sp, r7
340097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34009802:	4770      	bx	lr
34009804:	56028000 	.word	0x56028000

34009808 <LL_RCC_IC16_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetSource(void)
{
34009808:	b480      	push	{r7}
3400980a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL));
3400980c:	4b04      	ldr	r3, [pc, #16]	@ (34009820 <LL_RCC_IC16_GetSource+0x18>)
3400980e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34009812:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009816:	4618      	mov	r0, r3
34009818:	46bd      	mov	sp, r7
3400981a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400981e:	4770      	bx	lr
34009820:	56028000 	.word	0x56028000

34009824 <LL_RCC_IC16_GetDivider>:
  * @brief  Get IC16 divider
  * @rmtoll IC16CFGR      IC16INT        LL_RCC_IC16_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetDivider(void)
{
34009824:	b480      	push	{r7}
34009826:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16INT) >> RCC_IC16CFGR_IC16INT_Pos) + 1UL);
34009828:	4b05      	ldr	r3, [pc, #20]	@ (34009840 <LL_RCC_IC16_GetDivider+0x1c>)
3400982a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3400982e:	0c1b      	lsrs	r3, r3, #16
34009830:	b2db      	uxtb	r3, r3
34009832:	3301      	adds	r3, #1
}
34009834:	4618      	mov	r0, r3
34009836:	46bd      	mov	sp, r7
34009838:	f85d 7b04 	ldr.w	r7, [sp], #4
3400983c:	4770      	bx	lr
3400983e:	bf00      	nop
34009840:	56028000 	.word	0x56028000

34009844 <LL_RCC_IC17_Enable>:
  * @brief  Enable IC17
  * @rmtoll DIVENSR       IC17ENS        LL_RCC_IC17_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC17_Enable(void)
{
34009844:	b480      	push	{r7}
34009846:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC17ENS);
34009848:	4b04      	ldr	r3, [pc, #16]	@ (3400985c <LL_RCC_IC17_Enable+0x18>)
3400984a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
3400984e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009852:	bf00      	nop
34009854:	46bd      	mov	sp, r7
34009856:	f85d 7b04 	ldr.w	r7, [sp], #4
3400985a:	4770      	bx	lr
3400985c:	56028000 	.word	0x56028000

34009860 <LL_RCC_IC17_IsEnabled>:
  * @brief  Check if IC17 is enabled
  * @rmtoll DIVENR       IC17EN         LL_RCC_IC17_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_IsEnabled(void)
{
34009860:	b480      	push	{r7}
34009862:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC17EN) == RCC_DIVENR_IC17EN) ? 1UL : 0UL);
34009864:	4b07      	ldr	r3, [pc, #28]	@ (34009884 <LL_RCC_IC17_IsEnabled+0x24>)
34009866:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400986a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3400986e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34009872:	d101      	bne.n	34009878 <LL_RCC_IC17_IsEnabled+0x18>
34009874:	2301      	movs	r3, #1
34009876:	e000      	b.n	3400987a <LL_RCC_IC17_IsEnabled+0x1a>
34009878:	2300      	movs	r3, #0
}
3400987a:	4618      	mov	r0, r3
3400987c:	46bd      	mov	sp, r7
3400987e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009882:	4770      	bx	lr
34009884:	56028000 	.word	0x56028000

34009888 <LL_RCC_IC17_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetSource(void)
{
34009888:	b480      	push	{r7}
3400988a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL));
3400988c:	4b04      	ldr	r3, [pc, #16]	@ (340098a0 <LL_RCC_IC17_GetSource+0x18>)
3400988e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34009892:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009896:	4618      	mov	r0, r3
34009898:	46bd      	mov	sp, r7
3400989a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400989e:	4770      	bx	lr
340098a0:	56028000 	.word	0x56028000

340098a4 <LL_RCC_IC17_GetDivider>:
  * @brief  Get IC17 divider
  * @rmtoll IC17CFGR      IC17INT        LL_RCC_IC17_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetDivider(void)
{
340098a4:	b480      	push	{r7}
340098a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17INT) >> RCC_IC17CFGR_IC17INT_Pos) + 1UL);
340098a8:	4b05      	ldr	r3, [pc, #20]	@ (340098c0 <LL_RCC_IC17_GetDivider+0x1c>)
340098aa:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
340098ae:	0c1b      	lsrs	r3, r3, #16
340098b0:	b2db      	uxtb	r3, r3
340098b2:	3301      	adds	r3, #1
}
340098b4:	4618      	mov	r0, r3
340098b6:	46bd      	mov	sp, r7
340098b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340098bc:	4770      	bx	lr
340098be:	bf00      	nop
340098c0:	56028000 	.word	0x56028000

340098c4 <LL_RCC_IC18_Enable>:
  * @brief  Enable IC18
  * @rmtoll DIVENSR       IC18ENS        LL_RCC_IC18_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC18_Enable(void)
{
340098c4:	b480      	push	{r7}
340098c6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC18ENS);
340098c8:	4b04      	ldr	r3, [pc, #16]	@ (340098dc <LL_RCC_IC18_Enable+0x18>)
340098ca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
340098ce:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
340098d2:	bf00      	nop
340098d4:	46bd      	mov	sp, r7
340098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
340098da:	4770      	bx	lr
340098dc:	56028000 	.word	0x56028000

340098e0 <LL_RCC_IC18_IsEnabled>:
  * @brief  Check if IC18 is enabled
  * @rmtoll DIVENR       IC18EN         LL_RCC_IC18_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_IsEnabled(void)
{
340098e0:	b480      	push	{r7}
340098e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC18EN) == RCC_DIVENR_IC18EN) ? 1UL : 0UL);
340098e4:	4b07      	ldr	r3, [pc, #28]	@ (34009904 <LL_RCC_IC18_IsEnabled+0x24>)
340098e6:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340098ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
340098ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
340098f2:	d101      	bne.n	340098f8 <LL_RCC_IC18_IsEnabled+0x18>
340098f4:	2301      	movs	r3, #1
340098f6:	e000      	b.n	340098fa <LL_RCC_IC18_IsEnabled+0x1a>
340098f8:	2300      	movs	r3, #0
}
340098fa:	4618      	mov	r0, r3
340098fc:	46bd      	mov	sp, r7
340098fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34009902:	4770      	bx	lr
34009904:	56028000 	.word	0x56028000

34009908 <LL_RCC_IC18_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetSource(void)
{
34009908:	b480      	push	{r7}
3400990a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL));
3400990c:	4b04      	ldr	r3, [pc, #16]	@ (34009920 <LL_RCC_IC18_GetSource+0x18>)
3400990e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34009912:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009916:	4618      	mov	r0, r3
34009918:	46bd      	mov	sp, r7
3400991a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400991e:	4770      	bx	lr
34009920:	56028000 	.word	0x56028000

34009924 <LL_RCC_IC18_GetDivider>:
  * @brief  Get IC18 divider
  * @rmtoll IC18CFGR      IC18INT        LL_RCC_IC18_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetDivider(void)
{
34009924:	b480      	push	{r7}
34009926:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18INT) >> RCC_IC18CFGR_IC18INT_Pos) + 1UL);
34009928:	4b05      	ldr	r3, [pc, #20]	@ (34009940 <LL_RCC_IC18_GetDivider+0x1c>)
3400992a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3400992e:	0c1b      	lsrs	r3, r3, #16
34009930:	b2db      	uxtb	r3, r3
34009932:	3301      	adds	r3, #1
}
34009934:	4618      	mov	r0, r3
34009936:	46bd      	mov	sp, r7
34009938:	f85d 7b04 	ldr.w	r7, [sp], #4
3400993c:	4770      	bx	lr
3400993e:	bf00      	nop
34009940:	56028000 	.word	0x56028000

34009944 <LL_RCC_IC19_Enable>:
  * @brief  Enable IC19
  * @rmtoll DIVENSR       IC19ENS        LL_RCC_IC19_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC19_Enable(void)
{
34009944:	b480      	push	{r7}
34009946:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC19ENS);
34009948:	4b04      	ldr	r3, [pc, #16]	@ (3400995c <LL_RCC_IC19_Enable+0x18>)
3400994a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
3400994e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34009952:	bf00      	nop
34009954:	46bd      	mov	sp, r7
34009956:	f85d 7b04 	ldr.w	r7, [sp], #4
3400995a:	4770      	bx	lr
3400995c:	56028000 	.word	0x56028000

34009960 <LL_RCC_IC19_IsEnabled>:
  * @brief  Check if IC19 is enabled
  * @rmtoll DIVENR       IC19EN         LL_RCC_IC19_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_IsEnabled(void)
{
34009960:	b480      	push	{r7}
34009962:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC19EN) == RCC_DIVENR_IC19EN) ? 1UL : 0UL);
34009964:	4b07      	ldr	r3, [pc, #28]	@ (34009984 <LL_RCC_IC19_IsEnabled+0x24>)
34009966:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3400996a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
3400996e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34009972:	d101      	bne.n	34009978 <LL_RCC_IC19_IsEnabled+0x18>
34009974:	2301      	movs	r3, #1
34009976:	e000      	b.n	3400997a <LL_RCC_IC19_IsEnabled+0x1a>
34009978:	2300      	movs	r3, #0
}
3400997a:	4618      	mov	r0, r3
3400997c:	46bd      	mov	sp, r7
3400997e:	f85d 7b04 	ldr.w	r7, [sp], #4
34009982:	4770      	bx	lr
34009984:	56028000 	.word	0x56028000

34009988 <LL_RCC_IC19_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetSource(void)
{
34009988:	b480      	push	{r7}
3400998a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
3400998c:	4b04      	ldr	r3, [pc, #16]	@ (340099a0 <LL_RCC_IC19_GetSource+0x18>)
3400998e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34009992:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009996:	4618      	mov	r0, r3
34009998:	46bd      	mov	sp, r7
3400999a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400999e:	4770      	bx	lr
340099a0:	56028000 	.word	0x56028000

340099a4 <LL_RCC_IC19_GetDivider>:
  * @brief  Get IC19 divider
  * @rmtoll IC19CFGR      IC19INT        LL_RCC_IC19_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetDivider(void)
{
340099a4:	b480      	push	{r7}
340099a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
340099a8:	4b05      	ldr	r3, [pc, #20]	@ (340099c0 <LL_RCC_IC19_GetDivider+0x1c>)
340099aa:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
340099ae:	0c1b      	lsrs	r3, r3, #16
340099b0:	b2db      	uxtb	r3, r3
340099b2:	3301      	adds	r3, #1
}
340099b4:	4618      	mov	r0, r3
340099b6:	46bd      	mov	sp, r7
340099b8:	f85d 7b04 	ldr.w	r7, [sp], #4
340099bc:	4770      	bx	lr
340099be:	bf00      	nop
340099c0:	56028000 	.word	0x56028000

340099c4 <LL_RCC_IC20_Enable>:
  * @brief  Enable IC20
  * @rmtoll DIVENSR       IC20ENS        LL_RCC_IC20_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC20_Enable(void)
{
340099c4:	b480      	push	{r7}
340099c6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC20ENS);
340099c8:	4b04      	ldr	r3, [pc, #16]	@ (340099dc <LL_RCC_IC20_Enable+0x18>)
340099ca:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
340099ce:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
340099d2:	bf00      	nop
340099d4:	46bd      	mov	sp, r7
340099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
340099da:	4770      	bx	lr
340099dc:	56028000 	.word	0x56028000

340099e0 <LL_RCC_IC20_IsEnabled>:
  * @brief  Check if IC20 is enabled
  * @rmtoll DIVENR       IC20EN         LL_RCC_IC20_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_IsEnabled(void)
{
340099e0:	b480      	push	{r7}
340099e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC20EN) == RCC_DIVENR_IC20EN) ? 1UL : 0UL);
340099e4:	4b07      	ldr	r3, [pc, #28]	@ (34009a04 <LL_RCC_IC20_IsEnabled+0x24>)
340099e6:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
340099ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
340099ee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
340099f2:	d101      	bne.n	340099f8 <LL_RCC_IC20_IsEnabled+0x18>
340099f4:	2301      	movs	r3, #1
340099f6:	e000      	b.n	340099fa <LL_RCC_IC20_IsEnabled+0x1a>
340099f8:	2300      	movs	r3, #0
}
340099fa:	4618      	mov	r0, r3
340099fc:	46bd      	mov	sp, r7
340099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a02:	4770      	bx	lr
34009a04:	56028000 	.word	0x56028000

34009a08 <LL_RCC_IC20_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetSource(void)
{
34009a08:	b480      	push	{r7}
34009a0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
34009a0c:	4b04      	ldr	r3, [pc, #16]	@ (34009a20 <LL_RCC_IC20_GetSource+0x18>)
34009a0e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34009a12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34009a16:	4618      	mov	r0, r3
34009a18:	46bd      	mov	sp, r7
34009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a1e:	4770      	bx	lr
34009a20:	56028000 	.word	0x56028000

34009a24 <LL_RCC_IC20_GetDivider>:
  * @brief  Get IC20 divider
  * @rmtoll IC20CFGR      IC20INT        LL_RCC_IC20_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetDivider(void)
{
34009a24:	b480      	push	{r7}
34009a26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
34009a28:	4b05      	ldr	r3, [pc, #20]	@ (34009a40 <LL_RCC_IC20_GetDivider+0x1c>)
34009a2a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34009a2e:	0c1b      	lsrs	r3, r3, #16
34009a30:	b2db      	uxtb	r3, r3
34009a32:	3301      	adds	r3, #1
}
34009a34:	4618      	mov	r0, r3
34009a36:	46bd      	mov	sp, r7
34009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a3c:	4770      	bx	lr
34009a3e:	bf00      	nop
34009a40:	56028000 	.word	0x56028000

34009a44 <LL_RCC_CLKP_Enable>:
  * @brief  Enable CLKP
  * @rmtoll MISCENSR      PERENS        LL_RCC_CLKP_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_CLKP_Enable(void)
{
34009a44:	b480      	push	{r7}
34009a46:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34009a48:	4b04      	ldr	r3, [pc, #16]	@ (34009a5c <LL_RCC_CLKP_Enable+0x18>)
34009a4a:	2240      	movs	r2, #64	@ 0x40
34009a4c:	f8c3 2a48 	str.w	r2, [r3, #2632]	@ 0xa48
}
34009a50:	bf00      	nop
34009a52:	46bd      	mov	sp, r7
34009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a58:	4770      	bx	lr
34009a5a:	bf00      	nop
34009a5c:	56028000 	.word	0x56028000

34009a60 <LL_RCC_CLKP_IsEnabled>:
  * @brief  Check if CLKP is enabled
  * @rmtoll MISCENR       PEREN         LL_RCC_CLKP_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CLKP_IsEnabled(void)
{
34009a60:	b480      	push	{r7}
34009a62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->MISCENR, RCC_MISCENR_PEREN) == RCC_MISCENR_PEREN) ? 1UL : 0UL);
34009a64:	4b07      	ldr	r3, [pc, #28]	@ (34009a84 <LL_RCC_CLKP_IsEnabled+0x24>)
34009a66:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
34009a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34009a6e:	2b40      	cmp	r3, #64	@ 0x40
34009a70:	d101      	bne.n	34009a76 <LL_RCC_CLKP_IsEnabled+0x16>
34009a72:	2301      	movs	r3, #1
34009a74:	e000      	b.n	34009a78 <LL_RCC_CLKP_IsEnabled+0x18>
34009a76:	2300      	movs	r3, #0
}
34009a78:	4618      	mov	r0, r3
34009a7a:	46bd      	mov	sp, r7
34009a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34009a80:	4770      	bx	lr
34009a82:	bf00      	nop
34009a84:	56028000 	.word	0x56028000

34009a88 <HAL_RCCEx_PeriphCLKConfig>:
  *         modification indeed impacts all peripherals using this ICx as clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
34009a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
34009a8c:	f5ad 7d64 	sub.w	sp, sp, #912	@ 0x390
34009a90:	af00      	add	r7, sp, #0
34009a92:	f8c7 037c 	str.w	r0, [r7, #892]	@ 0x37c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
34009a96:	2300      	movs	r3, #0
34009a98:	f887 338f 	strb.w	r3, [r7, #911]	@ 0x38f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
34009a9c:	2300      	movs	r3, #0
34009a9e:	f887 338e 	strb.w	r3, [r7, #910]	@ 0x38e

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
34009aa2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
34009aaa:	f402 6400 	and.w	r4, r2, #2048	@ 0x800
34009aae:	2500      	movs	r5, #0
34009ab0:	ea54 0305 	orrs.w	r3, r4, r5
34009ab4:	f040 83e0 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009ab8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009abc:	e9d3 2300 	ldrd	r2, r3, [r3]
34009ac0:	f04f 0800 	mov.w	r8, #0
34009ac4:	f403 0980 	and.w	r9, r3, #4194304	@ 0x400000
34009ac8:	ea58 0309 	orrs.w	r3, r8, r9
34009acc:	f040 83d4 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009ad0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
34009ad8:	f04f 0a00 	mov.w	sl, #0
34009adc:	f403 0b00 	and.w	fp, r3, #8388608	@ 0x800000
34009ae0:	ea5a 030b 	orrs.w	r3, sl, fp
34009ae4:	f040 83c8 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009ae8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009aec:	e9d3 2300 	ldrd	r2, r3, [r3]
34009af0:	2100      	movs	r1, #0
34009af2:	f8c7 1370 	str.w	r1, [r7, #880]	@ 0x370
34009af6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34009afa:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
34009afe:	e9d7 01dc 	ldrd	r0, r1, [r7, #880]	@ 0x370
34009b02:	4603      	mov	r3, r0
34009b04:	460a      	mov	r2, r1
34009b06:	4313      	orrs	r3, r2
34009b08:	f040 83b6 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009b0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009b10:	e9d3 2300 	ldrd	r2, r3, [r3]
34009b14:	f002 0304 	and.w	r3, r2, #4
34009b18:	f8c7 3368 	str.w	r3, [r7, #872]	@ 0x368
34009b1c:	2300      	movs	r3, #0
34009b1e:	f8c7 336c 	str.w	r3, [r7, #876]	@ 0x36c
34009b22:	e9d7 01da 	ldrd	r0, r1, [r7, #872]	@ 0x368
34009b26:	4603      	mov	r3, r0
34009b28:	460a      	mov	r2, r1
34009b2a:	4313      	orrs	r3, r2
34009b2c:	f040 83a4 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009b30:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009b34:	e9d3 2300 	ldrd	r2, r3, [r3]
34009b38:	f002 0301 	and.w	r3, r2, #1
34009b3c:	f8c7 3360 	str.w	r3, [r7, #864]	@ 0x360
34009b40:	2300      	movs	r3, #0
34009b42:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
34009b46:	e9d7 01d8 	ldrd	r0, r1, [r7, #864]	@ 0x360
34009b4a:	4603      	mov	r3, r0
34009b4c:	460a      	mov	r2, r1
34009b4e:	4313      	orrs	r3, r2
34009b50:	f040 8392 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009b54:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009b58:	e9d3 2300 	ldrd	r2, r3, [r3]
34009b5c:	f002 0302 	and.w	r3, r2, #2
34009b60:	f8c7 3358 	str.w	r3, [r7, #856]	@ 0x358
34009b64:	2300      	movs	r3, #0
34009b66:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
34009b6a:	e9d7 01d6 	ldrd	r0, r1, [r7, #856]	@ 0x358
34009b6e:	4603      	mov	r3, r0
34009b70:	460a      	mov	r2, r1
34009b72:	4313      	orrs	r3, r2
34009b74:	f040 8380 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009b78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
34009b80:	f002 0308 	and.w	r3, r2, #8
34009b84:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
34009b88:	2300      	movs	r3, #0
34009b8a:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
34009b8e:	e9d7 01d4 	ldrd	r0, r1, [r7, #848]	@ 0x350
34009b92:	4603      	mov	r3, r0
34009b94:	460a      	mov	r2, r1
34009b96:	4313      	orrs	r3, r2
34009b98:	f040 836e 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009b9c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
34009ba4:	f002 0310 	and.w	r3, r2, #16
34009ba8:	f8c7 3348 	str.w	r3, [r7, #840]	@ 0x348
34009bac:	2300      	movs	r3, #0
34009bae:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
34009bb2:	e9d7 01d2 	ldrd	r0, r1, [r7, #840]	@ 0x348
34009bb6:	4603      	mov	r3, r0
34009bb8:	460a      	mov	r2, r1
34009bba:	4313      	orrs	r3, r2
34009bbc:	f040 835c 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009bc0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
34009bc8:	f002 0320 	and.w	r3, r2, #32
34009bcc:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
34009bd0:	2300      	movs	r3, #0
34009bd2:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
34009bd6:	e9d7 01d0 	ldrd	r0, r1, [r7, #832]	@ 0x340
34009bda:	4603      	mov	r3, r0
34009bdc:	460a      	mov	r2, r1
34009bde:	4313      	orrs	r3, r2
34009be0:	f040 834a 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009be4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009be8:	e9d3 2300 	ldrd	r2, r3, [r3]
34009bec:	f002 0340 	and.w	r3, r2, #64	@ 0x40
34009bf0:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
34009bf4:	2300      	movs	r3, #0
34009bf6:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
34009bfa:	e9d7 01ce 	ldrd	r0, r1, [r7, #824]	@ 0x338
34009bfe:	4603      	mov	r3, r0
34009c00:	460a      	mov	r2, r1
34009c02:	4313      	orrs	r3, r2
34009c04:	f040 8338 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009c08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
34009c10:	f002 0380 	and.w	r3, r2, #128	@ 0x80
34009c14:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
34009c18:	2300      	movs	r3, #0
34009c1a:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
34009c1e:	e9d7 01cc 	ldrd	r0, r1, [r7, #816]	@ 0x330
34009c22:	4603      	mov	r3, r0
34009c24:	460a      	mov	r2, r1
34009c26:	4313      	orrs	r3, r2
34009c28:	f040 8326 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009c2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009c30:	e9d3 2300 	ldrd	r2, r3, [r3]
34009c34:	f402 7380 	and.w	r3, r2, #256	@ 0x100
34009c38:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
34009c3c:	2300      	movs	r3, #0
34009c3e:	f8c7 332c 	str.w	r3, [r7, #812]	@ 0x32c
34009c42:	e9d7 01ca 	ldrd	r0, r1, [r7, #808]	@ 0x328
34009c46:	4603      	mov	r3, r0
34009c48:	460a      	mov	r2, r1
34009c4a:	4313      	orrs	r3, r2
34009c4c:	f040 8314 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009c50:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009c54:	e9d3 2300 	ldrd	r2, r3, [r3]
34009c58:	f402 7300 	and.w	r3, r2, #512	@ 0x200
34009c5c:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
34009c60:	2300      	movs	r3, #0
34009c62:	f8c7 3324 	str.w	r3, [r7, #804]	@ 0x324
34009c66:	e9d7 01c8 	ldrd	r0, r1, [r7, #800]	@ 0x320
34009c6a:	4603      	mov	r3, r0
34009c6c:	460a      	mov	r2, r1
34009c6e:	4313      	orrs	r3, r2
34009c70:	f040 8302 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009c74:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009c78:	e9d3 2300 	ldrd	r2, r3, [r3]
34009c7c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
34009c80:	f8c7 3318 	str.w	r3, [r7, #792]	@ 0x318
34009c84:	2300      	movs	r3, #0
34009c86:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
34009c8a:	e9d7 01c6 	ldrd	r0, r1, [r7, #792]	@ 0x318
34009c8e:	4603      	mov	r3, r0
34009c90:	460a      	mov	r2, r1
34009c92:	4313      	orrs	r3, r2
34009c94:	f040 82f0 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009c98:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
34009ca0:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
34009ca4:	f8c7 3310 	str.w	r3, [r7, #784]	@ 0x310
34009ca8:	2300      	movs	r3, #0
34009caa:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
34009cae:	e9d7 01c4 	ldrd	r0, r1, [r7, #784]	@ 0x310
34009cb2:	4603      	mov	r3, r0
34009cb4:	460a      	mov	r2, r1
34009cb6:	4313      	orrs	r3, r2
34009cb8:	f040 82de 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009cbc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
34009cc4:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
34009cc8:	f8c7 3308 	str.w	r3, [r7, #776]	@ 0x308
34009ccc:	2300      	movs	r3, #0
34009cce:	f8c7 330c 	str.w	r3, [r7, #780]	@ 0x30c
34009cd2:	e9d7 01c2 	ldrd	r0, r1, [r7, #776]	@ 0x308
34009cd6:	4603      	mov	r3, r0
34009cd8:	460a      	mov	r2, r1
34009cda:	4313      	orrs	r3, r2
34009cdc:	f040 82cc 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009ce0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
34009ce8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
34009cec:	f8c7 3300 	str.w	r3, [r7, #768]	@ 0x300
34009cf0:	2300      	movs	r3, #0
34009cf2:	f8c7 3304 	str.w	r3, [r7, #772]	@ 0x304
34009cf6:	e9d7 01c0 	ldrd	r0, r1, [r7, #768]	@ 0x300
34009cfa:	4603      	mov	r3, r0
34009cfc:	460a      	mov	r2, r1
34009cfe:	4313      	orrs	r3, r2
34009d00:	f040 82ba 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009d04:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009d08:	e9d3 2300 	ldrd	r2, r3, [r3]
34009d0c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
34009d10:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8
34009d14:	2300      	movs	r3, #0
34009d16:	f8c7 32fc 	str.w	r3, [r7, #764]	@ 0x2fc
34009d1a:	e9d7 01be 	ldrd	r0, r1, [r7, #760]	@ 0x2f8
34009d1e:	4603      	mov	r3, r0
34009d20:	460a      	mov	r2, r1
34009d22:	4313      	orrs	r3, r2
34009d24:	f040 82a8 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009d28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
34009d30:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
34009d34:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
34009d38:	2300      	movs	r3, #0
34009d3a:	f8c7 32f4 	str.w	r3, [r7, #756]	@ 0x2f4
34009d3e:	e9d7 01bc 	ldrd	r0, r1, [r7, #752]	@ 0x2f0
34009d42:	4603      	mov	r3, r0
34009d44:	460a      	mov	r2, r1
34009d46:	4313      	orrs	r3, r2
34009d48:	f040 8296 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009d4c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009d50:	e9d3 2300 	ldrd	r2, r3, [r3]
34009d54:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
34009d58:	f8c7 32e8 	str.w	r3, [r7, #744]	@ 0x2e8
34009d5c:	2300      	movs	r3, #0
34009d5e:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
34009d62:	e9d7 01ba 	ldrd	r0, r1, [r7, #744]	@ 0x2e8
34009d66:	4603      	mov	r3, r0
34009d68:	460a      	mov	r2, r1
34009d6a:	4313      	orrs	r3, r2
34009d6c:	f040 8284 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009d70:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009d74:	e9d3 2300 	ldrd	r2, r3, [r3]
34009d78:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
34009d7c:	f8c7 32e0 	str.w	r3, [r7, #736]	@ 0x2e0
34009d80:	2300      	movs	r3, #0
34009d82:	f8c7 32e4 	str.w	r3, [r7, #740]	@ 0x2e4
34009d86:	e9d7 01b8 	ldrd	r0, r1, [r7, #736]	@ 0x2e0
34009d8a:	4603      	mov	r3, r0
34009d8c:	460a      	mov	r2, r1
34009d8e:	4313      	orrs	r3, r2
34009d90:	f040 8272 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009d94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009d98:	e9d3 2300 	ldrd	r2, r3, [r3]
34009d9c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
34009da0:	f8c7 32d8 	str.w	r3, [r7, #728]	@ 0x2d8
34009da4:	2300      	movs	r3, #0
34009da6:	f8c7 32dc 	str.w	r3, [r7, #732]	@ 0x2dc
34009daa:	e9d7 01b6 	ldrd	r0, r1, [r7, #728]	@ 0x2d8
34009dae:	4603      	mov	r3, r0
34009db0:	460a      	mov	r2, r1
34009db2:	4313      	orrs	r3, r2
34009db4:	f040 8260 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009db8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
34009dc0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
34009dc4:	f8c7 32d0 	str.w	r3, [r7, #720]	@ 0x2d0
34009dc8:	2300      	movs	r3, #0
34009dca:	f8c7 32d4 	str.w	r3, [r7, #724]	@ 0x2d4
34009dce:	e9d7 01b4 	ldrd	r0, r1, [r7, #720]	@ 0x2d0
34009dd2:	4603      	mov	r3, r0
34009dd4:	460a      	mov	r2, r1
34009dd6:	4313      	orrs	r3, r2
34009dd8:	f040 824e 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009ddc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009de0:	e9d3 2300 	ldrd	r2, r3, [r3]
34009de4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
34009de8:	f8c7 32c8 	str.w	r3, [r7, #712]	@ 0x2c8
34009dec:	2300      	movs	r3, #0
34009dee:	f8c7 32cc 	str.w	r3, [r7, #716]	@ 0x2cc
34009df2:	e9d7 01b2 	ldrd	r0, r1, [r7, #712]	@ 0x2c8
34009df6:	4603      	mov	r3, r0
34009df8:	460a      	mov	r2, r1
34009dfa:	4313      	orrs	r3, r2
34009dfc:	f040 823c 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009e00:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009e04:	e9d3 2300 	ldrd	r2, r3, [r3]
34009e08:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
34009e0c:	f8c7 32c0 	str.w	r3, [r7, #704]	@ 0x2c0
34009e10:	2300      	movs	r3, #0
34009e12:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
34009e16:	e9d7 01b0 	ldrd	r0, r1, [r7, #704]	@ 0x2c0
34009e1a:	4603      	mov	r3, r0
34009e1c:	460a      	mov	r2, r1
34009e1e:	4313      	orrs	r3, r2
34009e20:	f040 822a 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009e24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009e28:	e9d3 2300 	ldrd	r2, r3, [r3]
34009e2c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
34009e30:	f8c7 32b8 	str.w	r3, [r7, #696]	@ 0x2b8
34009e34:	2300      	movs	r3, #0
34009e36:	f8c7 32bc 	str.w	r3, [r7, #700]	@ 0x2bc
34009e3a:	e9d7 01ae 	ldrd	r0, r1, [r7, #696]	@ 0x2b8
34009e3e:	4603      	mov	r3, r0
34009e40:	460a      	mov	r2, r1
34009e42:	4313      	orrs	r3, r2
34009e44:	f040 8218 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009e48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
34009e50:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
34009e54:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
34009e58:	2300      	movs	r3, #0
34009e5a:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
34009e5e:	e9d7 01ac 	ldrd	r0, r1, [r7, #688]	@ 0x2b0
34009e62:	4603      	mov	r3, r0
34009e64:	460a      	mov	r2, r1
34009e66:	4313      	orrs	r3, r2
34009e68:	f040 8206 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009e6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009e70:	e9d3 2300 	ldrd	r2, r3, [r3]
34009e74:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
34009e78:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
34009e7c:	2300      	movs	r3, #0
34009e7e:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
34009e82:	e9d7 01aa 	ldrd	r0, r1, [r7, #680]	@ 0x2a8
34009e86:	4603      	mov	r3, r0
34009e88:	460a      	mov	r2, r1
34009e8a:	4313      	orrs	r3, r2
34009e8c:	f040 81f4 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009e90:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009e94:	e9d3 2300 	ldrd	r2, r3, [r3]
34009e98:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
34009e9c:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
34009ea0:	2300      	movs	r3, #0
34009ea2:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
34009ea6:	e9d7 01a8 	ldrd	r0, r1, [r7, #672]	@ 0x2a0
34009eaa:	4603      	mov	r3, r0
34009eac:	460a      	mov	r2, r1
34009eae:	4313      	orrs	r3, r2
34009eb0:	f040 81e2 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009eb4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
34009ebc:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
34009ec0:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
34009ec4:	2300      	movs	r3, #0
34009ec6:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
34009eca:	e9d7 01a6 	ldrd	r0, r1, [r7, #664]	@ 0x298
34009ece:	4603      	mov	r3, r0
34009ed0:	460a      	mov	r2, r1
34009ed2:	4313      	orrs	r3, r2
34009ed4:	f040 81d0 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009ed8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009edc:	e9d3 2300 	ldrd	r2, r3, [r3]
34009ee0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
34009ee4:	f8c7 3290 	str.w	r3, [r7, #656]	@ 0x290
34009ee8:	2300      	movs	r3, #0
34009eea:	f8c7 3294 	str.w	r3, [r7, #660]	@ 0x294
34009eee:	e9d7 01a4 	ldrd	r0, r1, [r7, #656]	@ 0x290
34009ef2:	4603      	mov	r3, r0
34009ef4:	460a      	mov	r2, r1
34009ef6:	4313      	orrs	r3, r2
34009ef8:	f040 81be 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009efc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009f00:	e9d3 2300 	ldrd	r2, r3, [r3]
34009f04:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
34009f08:	f8c7 3288 	str.w	r3, [r7, #648]	@ 0x288
34009f0c:	2300      	movs	r3, #0
34009f0e:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c
34009f12:	e9d7 01a2 	ldrd	r0, r1, [r7, #648]	@ 0x288
34009f16:	4603      	mov	r3, r0
34009f18:	460a      	mov	r2, r1
34009f1a:	4313      	orrs	r3, r2
34009f1c:	f040 81ac 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009f20:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009f24:	e9d3 2300 	ldrd	r2, r3, [r3]
34009f28:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
34009f2c:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
34009f30:	2300      	movs	r3, #0
34009f32:	f8c7 3284 	str.w	r3, [r7, #644]	@ 0x284
34009f36:	e9d7 01a0 	ldrd	r0, r1, [r7, #640]	@ 0x280
34009f3a:	4603      	mov	r3, r0
34009f3c:	460a      	mov	r2, r1
34009f3e:	4313      	orrs	r3, r2
34009f40:	f040 819a 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009f44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009f48:	e9d3 2300 	ldrd	r2, r3, [r3]
34009f4c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
34009f50:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
34009f54:	2300      	movs	r3, #0
34009f56:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
34009f5a:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	@ 0x278
34009f5e:	4603      	mov	r3, r0
34009f60:	460a      	mov	r2, r1
34009f62:	4313      	orrs	r3, r2
34009f64:	f040 8188 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009f68:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
34009f70:	2100      	movs	r1, #0
34009f72:	f8c7 1270 	str.w	r1, [r7, #624]	@ 0x270
34009f76:	f003 0301 	and.w	r3, r3, #1
34009f7a:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
34009f7e:	e9d7 019c 	ldrd	r0, r1, [r7, #624]	@ 0x270
34009f82:	4603      	mov	r3, r0
34009f84:	460a      	mov	r2, r1
34009f86:	4313      	orrs	r3, r2
34009f88:	f040 8176 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009f8c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009f90:	e9d3 2300 	ldrd	r2, r3, [r3]
34009f94:	2100      	movs	r1, #0
34009f96:	f8c7 1268 	str.w	r1, [r7, #616]	@ 0x268
34009f9a:	f003 0302 	and.w	r3, r3, #2
34009f9e:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
34009fa2:	e9d7 019a 	ldrd	r0, r1, [r7, #616]	@ 0x268
34009fa6:	4603      	mov	r3, r0
34009fa8:	460a      	mov	r2, r1
34009faa:	4313      	orrs	r3, r2
34009fac:	f040 8164 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009fb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
34009fb8:	2100      	movs	r1, #0
34009fba:	f8c7 1260 	str.w	r1, [r7, #608]	@ 0x260
34009fbe:	f003 0304 	and.w	r3, r3, #4
34009fc2:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
34009fc6:	e9d7 0198 	ldrd	r0, r1, [r7, #608]	@ 0x260
34009fca:	4603      	mov	r3, r0
34009fcc:	460a      	mov	r2, r1
34009fce:	4313      	orrs	r3, r2
34009fd0:	f040 8152 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009fd4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
34009fdc:	2100      	movs	r1, #0
34009fde:	f8c7 1258 	str.w	r1, [r7, #600]	@ 0x258
34009fe2:	f003 0308 	and.w	r3, r3, #8
34009fe6:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
34009fea:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	@ 0x258
34009fee:	4603      	mov	r3, r0
34009ff0:	460a      	mov	r2, r1
34009ff2:	4313      	orrs	r3, r2
34009ff4:	f040 8140 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
34009ff8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34009ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a000:	2100      	movs	r1, #0
3400a002:	f8c7 1250 	str.w	r1, [r7, #592]	@ 0x250
3400a006:	f003 0310 	and.w	r3, r3, #16
3400a00a:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
3400a00e:	e9d7 0194 	ldrd	r0, r1, [r7, #592]	@ 0x250
3400a012:	4603      	mov	r3, r0
3400a014:	460a      	mov	r2, r1
3400a016:	4313      	orrs	r3, r2
3400a018:	f040 812e 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a01c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a020:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a024:	2100      	movs	r1, #0
3400a026:	f8c7 1248 	str.w	r1, [r7, #584]	@ 0x248
3400a02a:	f003 0320 	and.w	r3, r3, #32
3400a02e:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
3400a032:	e9d7 0192 	ldrd	r0, r1, [r7, #584]	@ 0x248
3400a036:	4603      	mov	r3, r0
3400a038:	460a      	mov	r2, r1
3400a03a:	4313      	orrs	r3, r2
3400a03c:	f040 811c 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a040:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a044:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a048:	2100      	movs	r1, #0
3400a04a:	f8c7 1240 	str.w	r1, [r7, #576]	@ 0x240
3400a04e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3400a052:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
3400a056:	e9d7 0190 	ldrd	r0, r1, [r7, #576]	@ 0x240
3400a05a:	4603      	mov	r3, r0
3400a05c:	460a      	mov	r2, r1
3400a05e:	4313      	orrs	r3, r2
3400a060:	f040 810a 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a064:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a068:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a06c:	2100      	movs	r1, #0
3400a06e:	f8c7 1238 	str.w	r1, [r7, #568]	@ 0x238
3400a072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3400a076:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
3400a07a:	e9d7 018e 	ldrd	r0, r1, [r7, #568]	@ 0x238
3400a07e:	4603      	mov	r3, r0
3400a080:	460a      	mov	r2, r1
3400a082:	4313      	orrs	r3, r2
3400a084:	f040 80f8 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a088:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a08c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a090:	2100      	movs	r1, #0
3400a092:	f8c7 1230 	str.w	r1, [r7, #560]	@ 0x230
3400a096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3400a09a:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
3400a09e:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	@ 0x230
3400a0a2:	4603      	mov	r3, r0
3400a0a4:	460a      	mov	r2, r1
3400a0a6:	4313      	orrs	r3, r2
3400a0a8:	f040 80e6 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a0ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a0b4:	2100      	movs	r1, #0
3400a0b6:	f8c7 1228 	str.w	r1, [r7, #552]	@ 0x228
3400a0ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400a0be:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
3400a0c2:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	@ 0x228
3400a0c6:	4603      	mov	r3, r0
3400a0c8:	460a      	mov	r2, r1
3400a0ca:	4313      	orrs	r3, r2
3400a0cc:	f040 80d4 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a0d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a0d8:	2100      	movs	r1, #0
3400a0da:	f8c7 1220 	str.w	r1, [r7, #544]	@ 0x220
3400a0de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3400a0e2:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
3400a0e6:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	@ 0x220
3400a0ea:	4603      	mov	r3, r0
3400a0ec:	460a      	mov	r2, r1
3400a0ee:	4313      	orrs	r3, r2
3400a0f0:	f040 80c2 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a0f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a0fc:	2100      	movs	r1, #0
3400a0fe:	f8c7 1218 	str.w	r1, [r7, #536]	@ 0x218
3400a102:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
3400a106:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
3400a10a:	e9d7 0186 	ldrd	r0, r1, [r7, #536]	@ 0x218
3400a10e:	4603      	mov	r3, r0
3400a110:	460a      	mov	r2, r1
3400a112:	4313      	orrs	r3, r2
3400a114:	f040 80b0 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a118:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a11c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a120:	2100      	movs	r1, #0
3400a122:	f8c7 1210 	str.w	r1, [r7, #528]	@ 0x210
3400a126:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
3400a12a:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
3400a12e:	e9d7 0184 	ldrd	r0, r1, [r7, #528]	@ 0x210
3400a132:	4603      	mov	r3, r0
3400a134:	460a      	mov	r2, r1
3400a136:	4313      	orrs	r3, r2
3400a138:	f040 809e 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a13c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a140:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a144:	2100      	movs	r1, #0
3400a146:	f8c7 1208 	str.w	r1, [r7, #520]	@ 0x208
3400a14a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
3400a14e:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
3400a152:	e9d7 0182 	ldrd	r0, r1, [r7, #520]	@ 0x208
3400a156:	4603      	mov	r3, r0
3400a158:	460a      	mov	r2, r1
3400a15a:	4313      	orrs	r3, r2
3400a15c:	f040 808c 	bne.w	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a160:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a164:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a168:	2100      	movs	r1, #0
3400a16a:	f8c7 1200 	str.w	r1, [r7, #512]	@ 0x200
3400a16e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
3400a172:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
3400a176:	e9d7 0180 	ldrd	r0, r1, [r7, #512]	@ 0x200
3400a17a:	4603      	mov	r3, r0
3400a17c:	460a      	mov	r2, r1
3400a17e:	4313      	orrs	r3, r2
3400a180:	d17a      	bne.n	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a182:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a186:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a18a:	2100      	movs	r1, #0
3400a18c:	f8c7 11f8 	str.w	r1, [r7, #504]	@ 0x1f8
3400a190:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
3400a194:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
3400a198:	e9d7 017e 	ldrd	r0, r1, [r7, #504]	@ 0x1f8
3400a19c:	4603      	mov	r3, r0
3400a19e:	460a      	mov	r2, r1
3400a1a0:	4313      	orrs	r3, r2
3400a1a2:	d169      	bne.n	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a1a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a1ac:	2100      	movs	r1, #0
3400a1ae:	f8c7 11f0 	str.w	r1, [r7, #496]	@ 0x1f0
3400a1b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3400a1b6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
3400a1ba:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	@ 0x1f0
3400a1be:	4603      	mov	r3, r0
3400a1c0:	460a      	mov	r2, r1
3400a1c2:	4313      	orrs	r3, r2
3400a1c4:	d158      	bne.n	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a1c6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a1ce:	2100      	movs	r1, #0
3400a1d0:	f8c7 11e8 	str.w	r1, [r7, #488]	@ 0x1e8
3400a1d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3400a1d8:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
3400a1dc:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
3400a1e0:	4603      	mov	r3, r0
3400a1e2:	460a      	mov	r2, r1
3400a1e4:	4313      	orrs	r3, r2
3400a1e6:	d147      	bne.n	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a1e8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a1f0:	2100      	movs	r1, #0
3400a1f2:	f8c7 11e0 	str.w	r1, [r7, #480]	@ 0x1e0
3400a1f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
3400a1fa:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
3400a1fe:	e9d7 0178 	ldrd	r0, r1, [r7, #480]	@ 0x1e0
3400a202:	4603      	mov	r3, r0
3400a204:	460a      	mov	r2, r1
3400a206:	4313      	orrs	r3, r2
3400a208:	d136      	bne.n	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a20a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a20e:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a212:	2100      	movs	r1, #0
3400a214:	f8c7 11d8 	str.w	r1, [r7, #472]	@ 0x1d8
3400a218:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
3400a21c:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
3400a220:	e9d7 0176 	ldrd	r0, r1, [r7, #472]	@ 0x1d8
3400a224:	4603      	mov	r3, r0
3400a226:	460a      	mov	r2, r1
3400a228:	4313      	orrs	r3, r2
3400a22a:	d125      	bne.n	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a22c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a230:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a234:	2100      	movs	r1, #0
3400a236:	f8c7 11d0 	str.w	r1, [r7, #464]	@ 0x1d0
3400a23a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
3400a23e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
3400a242:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	@ 0x1d0
3400a246:	4603      	mov	r3, r0
3400a248:	460a      	mov	r2, r1
3400a24a:	4313      	orrs	r3, r2
3400a24c:	d114      	bne.n	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a24e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a252:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a256:	2100      	movs	r1, #0
3400a258:	f8c7 11c8 	str.w	r1, [r7, #456]	@ 0x1c8
3400a25c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
3400a260:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
3400a264:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	@ 0x1c8
3400a268:	4603      	mov	r3, r0
3400a26a:	460a      	mov	r2, r1
3400a26c:	4313      	orrs	r3, r2
3400a26e:	d103      	bne.n	3400a278 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
3400a270:	2188      	movs	r1, #136	@ 0x88
3400a272:	48d3      	ldr	r0, [pc, #844]	@ (3400a5c0 <HAL_RCCEx_PeriphCLKConfig+0xb38>)
3400a274:	f7f7 fd60 	bl	34001d38 <assert_failed>

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
3400a278:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a27c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a280:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
3400a284:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
3400a288:	2300      	movs	r3, #0
3400a28a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
3400a28e:	e9d7 0170 	ldrd	r0, r1, [r7, #448]	@ 0x1c0
3400a292:	4603      	mov	r3, r0
3400a294:	460a      	mov	r2, r1
3400a296:	4313      	orrs	r3, r2
3400a298:	f000 82b5 	beq.w	3400a806 <HAL_RCCEx_PeriphCLKConfig+0xd7e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
3400a29c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a2a0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a2a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400a2a8:	f000 8240 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a2ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a2b0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a2b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400a2b8:	f000 8238 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a2bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a2c0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a2c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3400a2c8:	f000 8230 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a2cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a2d0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a2d4:	f5b3 5f98 	cmp.w	r3, #4864	@ 0x1300
3400a2d8:	f000 8228 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a2dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a2e0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a2e4:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
3400a2e8:	f000 8220 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a2ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a2f0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a2f4:	f5b3 5f4c 	cmp.w	r3, #13056	@ 0x3300
3400a2f8:	f000 8218 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a2fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a300:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a304:	f5b3 4f86 	cmp.w	r3, #17152	@ 0x4300
3400a308:	f000 8210 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a30c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a310:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a314:	f5b3 4fa6 	cmp.w	r3, #21248	@ 0x5300
3400a318:	f000 8208 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a31c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a320:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a324:	f5b3 4fc6 	cmp.w	r3, #25344	@ 0x6300
3400a328:	f000 8200 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a32c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a330:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a334:	f5b3 4fe6 	cmp.w	r3, #29440	@ 0x7300
3400a338:	f000 81f8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a33c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a340:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a344:	f5b3 4f03 	cmp.w	r3, #33536	@ 0x8300
3400a348:	f000 81f0 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a34c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a350:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a354:	f5b3 4f13 	cmp.w	r3, #37632	@ 0x9300
3400a358:	f000 81e8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a35c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a360:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a364:	f5b3 4f23 	cmp.w	r3, #41728	@ 0xa300
3400a368:	f000 81e0 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a36c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a370:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a374:	f5b3 4f33 	cmp.w	r3, #45824	@ 0xb300
3400a378:	f000 81d8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a37c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a380:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a384:	f5b3 4f43 	cmp.w	r3, #49920	@ 0xc300
3400a388:	f000 81d0 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a38c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a390:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a394:	f5b3 4f53 	cmp.w	r3, #54016	@ 0xd300
3400a398:	f000 81c8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a39c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a3a0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a3a4:	f5b3 4f63 	cmp.w	r3, #58112	@ 0xe300
3400a3a8:	f000 81c0 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a3ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a3b0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a3b4:	f5b3 4f73 	cmp.w	r3, #62208	@ 0xf300
3400a3b8:	f000 81b8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a3bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a3c0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a3c4:	4b7f      	ldr	r3, [pc, #508]	@ (3400a5c4 <HAL_RCCEx_PeriphCLKConfig+0xb3c>)
3400a3c6:	429a      	cmp	r2, r3
3400a3c8:	f000 81b0 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a3cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a3d0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a3d4:	4b7c      	ldr	r3, [pc, #496]	@ (3400a5c8 <HAL_RCCEx_PeriphCLKConfig+0xb40>)
3400a3d6:	429a      	cmp	r2, r3
3400a3d8:	f000 81a8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a3dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a3e0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a3e4:	4b79      	ldr	r3, [pc, #484]	@ (3400a5cc <HAL_RCCEx_PeriphCLKConfig+0xb44>)
3400a3e6:	429a      	cmp	r2, r3
3400a3e8:	f000 81a0 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a3ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a3f0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a3f4:	4b76      	ldr	r3, [pc, #472]	@ (3400a5d0 <HAL_RCCEx_PeriphCLKConfig+0xb48>)
3400a3f6:	429a      	cmp	r2, r3
3400a3f8:	f000 8198 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a3fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a400:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a404:	4b73      	ldr	r3, [pc, #460]	@ (3400a5d4 <HAL_RCCEx_PeriphCLKConfig+0xb4c>)
3400a406:	429a      	cmp	r2, r3
3400a408:	f000 8190 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a40c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a410:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a414:	4b70      	ldr	r3, [pc, #448]	@ (3400a5d8 <HAL_RCCEx_PeriphCLKConfig+0xb50>)
3400a416:	429a      	cmp	r2, r3
3400a418:	f000 8188 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a41c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a420:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a424:	4b6d      	ldr	r3, [pc, #436]	@ (3400a5dc <HAL_RCCEx_PeriphCLKConfig+0xb54>)
3400a426:	429a      	cmp	r2, r3
3400a428:	f000 8180 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a42c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a430:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a434:	4b6a      	ldr	r3, [pc, #424]	@ (3400a5e0 <HAL_RCCEx_PeriphCLKConfig+0xb58>)
3400a436:	429a      	cmp	r2, r3
3400a438:	f000 8178 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a43c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a440:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a444:	4b67      	ldr	r3, [pc, #412]	@ (3400a5e4 <HAL_RCCEx_PeriphCLKConfig+0xb5c>)
3400a446:	429a      	cmp	r2, r3
3400a448:	f000 8170 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a44c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a450:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a454:	4b64      	ldr	r3, [pc, #400]	@ (3400a5e8 <HAL_RCCEx_PeriphCLKConfig+0xb60>)
3400a456:	429a      	cmp	r2, r3
3400a458:	f000 8168 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a45c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a460:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a464:	4b61      	ldr	r3, [pc, #388]	@ (3400a5ec <HAL_RCCEx_PeriphCLKConfig+0xb64>)
3400a466:	429a      	cmp	r2, r3
3400a468:	f000 8160 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a46c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a470:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a474:	4b5e      	ldr	r3, [pc, #376]	@ (3400a5f0 <HAL_RCCEx_PeriphCLKConfig+0xb68>)
3400a476:	429a      	cmp	r2, r3
3400a478:	f000 8158 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a47c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a480:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a484:	4b5b      	ldr	r3, [pc, #364]	@ (3400a5f4 <HAL_RCCEx_PeriphCLKConfig+0xb6c>)
3400a486:	429a      	cmp	r2, r3
3400a488:	f000 8150 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a48c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a490:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a494:	4b58      	ldr	r3, [pc, #352]	@ (3400a5f8 <HAL_RCCEx_PeriphCLKConfig+0xb70>)
3400a496:	429a      	cmp	r2, r3
3400a498:	f000 8148 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a49c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a4a0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a4a4:	4b55      	ldr	r3, [pc, #340]	@ (3400a5fc <HAL_RCCEx_PeriphCLKConfig+0xb74>)
3400a4a6:	429a      	cmp	r2, r3
3400a4a8:	f000 8140 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a4ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a4b0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a4b4:	4b52      	ldr	r3, [pc, #328]	@ (3400a600 <HAL_RCCEx_PeriphCLKConfig+0xb78>)
3400a4b6:	429a      	cmp	r2, r3
3400a4b8:	f000 8138 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a4bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a4c0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a4c4:	4b4f      	ldr	r3, [pc, #316]	@ (3400a604 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
3400a4c6:	429a      	cmp	r2, r3
3400a4c8:	f000 8130 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a4cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a4d0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a4d4:	4b4c      	ldr	r3, [pc, #304]	@ (3400a608 <HAL_RCCEx_PeriphCLKConfig+0xb80>)
3400a4d6:	429a      	cmp	r2, r3
3400a4d8:	f000 8128 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a4dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a4e0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a4e4:	4b49      	ldr	r3, [pc, #292]	@ (3400a60c <HAL_RCCEx_PeriphCLKConfig+0xb84>)
3400a4e6:	429a      	cmp	r2, r3
3400a4e8:	f000 8120 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a4ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a4f0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a4f4:	4b46      	ldr	r3, [pc, #280]	@ (3400a610 <HAL_RCCEx_PeriphCLKConfig+0xb88>)
3400a4f6:	429a      	cmp	r2, r3
3400a4f8:	f000 8118 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a4fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a500:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a504:	4b43      	ldr	r3, [pc, #268]	@ (3400a614 <HAL_RCCEx_PeriphCLKConfig+0xb8c>)
3400a506:	429a      	cmp	r2, r3
3400a508:	f000 8110 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a50c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a510:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a514:	4b40      	ldr	r3, [pc, #256]	@ (3400a618 <HAL_RCCEx_PeriphCLKConfig+0xb90>)
3400a516:	429a      	cmp	r2, r3
3400a518:	f000 8108 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a51c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a520:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a524:	4b3d      	ldr	r3, [pc, #244]	@ (3400a61c <HAL_RCCEx_PeriphCLKConfig+0xb94>)
3400a526:	429a      	cmp	r2, r3
3400a528:	f000 8100 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a52c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a530:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a534:	4b3a      	ldr	r3, [pc, #232]	@ (3400a620 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
3400a536:	429a      	cmp	r2, r3
3400a538:	f000 80f8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a53c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a540:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a544:	4b37      	ldr	r3, [pc, #220]	@ (3400a624 <HAL_RCCEx_PeriphCLKConfig+0xb9c>)
3400a546:	429a      	cmp	r2, r3
3400a548:	f000 80f0 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a54c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a550:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a554:	4b34      	ldr	r3, [pc, #208]	@ (3400a628 <HAL_RCCEx_PeriphCLKConfig+0xba0>)
3400a556:	429a      	cmp	r2, r3
3400a558:	f000 80e8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a55c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a560:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a564:	4b31      	ldr	r3, [pc, #196]	@ (3400a62c <HAL_RCCEx_PeriphCLKConfig+0xba4>)
3400a566:	429a      	cmp	r2, r3
3400a568:	f000 80e0 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a56c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a570:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a574:	4b2e      	ldr	r3, [pc, #184]	@ (3400a630 <HAL_RCCEx_PeriphCLKConfig+0xba8>)
3400a576:	429a      	cmp	r2, r3
3400a578:	f000 80d8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a57c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a580:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a584:	4b2b      	ldr	r3, [pc, #172]	@ (3400a634 <HAL_RCCEx_PeriphCLKConfig+0xbac>)
3400a586:	429a      	cmp	r2, r3
3400a588:	f000 80d0 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a58c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a590:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a594:	4b28      	ldr	r3, [pc, #160]	@ (3400a638 <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
3400a596:	429a      	cmp	r2, r3
3400a598:	f000 80c8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a59c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a5a0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a5a4:	4b25      	ldr	r3, [pc, #148]	@ (3400a63c <HAL_RCCEx_PeriphCLKConfig+0xbb4>)
3400a5a6:	429a      	cmp	r2, r3
3400a5a8:	f000 80c0 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a5ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a5b0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a5b4:	4b22      	ldr	r3, [pc, #136]	@ (3400a640 <HAL_RCCEx_PeriphCLKConfig+0xbb8>)
3400a5b6:	429a      	cmp	r2, r3
3400a5b8:	f000 80b8 	beq.w	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a5bc:	e042      	b.n	3400a644 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
3400a5be:	bf00      	nop
3400a5c0:	3401e970 	.word	0x3401e970
3400a5c4:	00010300 	.word	0x00010300
3400a5c8:	00011300 	.word	0x00011300
3400a5cc:	00012300 	.word	0x00012300
3400a5d0:	00013300 	.word	0x00013300
3400a5d4:	00014300 	.word	0x00014300
3400a5d8:	00015300 	.word	0x00015300
3400a5dc:	00016300 	.word	0x00016300
3400a5e0:	00017300 	.word	0x00017300
3400a5e4:	00018300 	.word	0x00018300
3400a5e8:	00019300 	.word	0x00019300
3400a5ec:	0001a300 	.word	0x0001a300
3400a5f0:	0001b300 	.word	0x0001b300
3400a5f4:	0001c300 	.word	0x0001c300
3400a5f8:	0001d300 	.word	0x0001d300
3400a5fc:	0001e300 	.word	0x0001e300
3400a600:	0001f300 	.word	0x0001f300
3400a604:	00020300 	.word	0x00020300
3400a608:	00021300 	.word	0x00021300
3400a60c:	00022300 	.word	0x00022300
3400a610:	00023300 	.word	0x00023300
3400a614:	00024300 	.word	0x00024300
3400a618:	00025300 	.word	0x00025300
3400a61c:	00026300 	.word	0x00026300
3400a620:	00027300 	.word	0x00027300
3400a624:	00028300 	.word	0x00028300
3400a628:	00029300 	.word	0x00029300
3400a62c:	0002a300 	.word	0x0002a300
3400a630:	0002b300 	.word	0x0002b300
3400a634:	0002c300 	.word	0x0002c300
3400a638:	0002d300 	.word	0x0002d300
3400a63c:	0002e300 	.word	0x0002e300
3400a640:	0002f300 	.word	0x0002f300
3400a644:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a648:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a64c:	4bb4      	ldr	r3, [pc, #720]	@ (3400a920 <HAL_RCCEx_PeriphCLKConfig+0xe98>)
3400a64e:	429a      	cmp	r2, r3
3400a650:	d06c      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a652:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a656:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a65a:	4bb2      	ldr	r3, [pc, #712]	@ (3400a924 <HAL_RCCEx_PeriphCLKConfig+0xe9c>)
3400a65c:	429a      	cmp	r2, r3
3400a65e:	d065      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a660:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a664:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a668:	4baf      	ldr	r3, [pc, #700]	@ (3400a928 <HAL_RCCEx_PeriphCLKConfig+0xea0>)
3400a66a:	429a      	cmp	r2, r3
3400a66c:	d05e      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a66e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a672:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a676:	4bad      	ldr	r3, [pc, #692]	@ (3400a92c <HAL_RCCEx_PeriphCLKConfig+0xea4>)
3400a678:	429a      	cmp	r2, r3
3400a67a:	d057      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a67c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a680:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a684:	4baa      	ldr	r3, [pc, #680]	@ (3400a930 <HAL_RCCEx_PeriphCLKConfig+0xea8>)
3400a686:	429a      	cmp	r2, r3
3400a688:	d050      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a68a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a68e:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a692:	4ba8      	ldr	r3, [pc, #672]	@ (3400a934 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
3400a694:	429a      	cmp	r2, r3
3400a696:	d049      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a698:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a69c:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6a0:	4ba5      	ldr	r3, [pc, #660]	@ (3400a938 <HAL_RCCEx_PeriphCLKConfig+0xeb0>)
3400a6a2:	429a      	cmp	r2, r3
3400a6a4:	d042      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6a6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6aa:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6ae:	4ba3      	ldr	r3, [pc, #652]	@ (3400a93c <HAL_RCCEx_PeriphCLKConfig+0xeb4>)
3400a6b0:	429a      	cmp	r2, r3
3400a6b2:	d03b      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6b8:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6bc:	4ba0      	ldr	r3, [pc, #640]	@ (3400a940 <HAL_RCCEx_PeriphCLKConfig+0xeb8>)
3400a6be:	429a      	cmp	r2, r3
3400a6c0:	d034      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6c6:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6ca:	4b9e      	ldr	r3, [pc, #632]	@ (3400a944 <HAL_RCCEx_PeriphCLKConfig+0xebc>)
3400a6cc:	429a      	cmp	r2, r3
3400a6ce:	d02d      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6d4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6d8:	4b9b      	ldr	r3, [pc, #620]	@ (3400a948 <HAL_RCCEx_PeriphCLKConfig+0xec0>)
3400a6da:	429a      	cmp	r2, r3
3400a6dc:	d026      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6e2:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6e6:	4b99      	ldr	r3, [pc, #612]	@ (3400a94c <HAL_RCCEx_PeriphCLKConfig+0xec4>)
3400a6e8:	429a      	cmp	r2, r3
3400a6ea:	d01f      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6f0:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a6f4:	4b96      	ldr	r3, [pc, #600]	@ (3400a950 <HAL_RCCEx_PeriphCLKConfig+0xec8>)
3400a6f6:	429a      	cmp	r2, r3
3400a6f8:	d018      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a6fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a6fe:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a702:	4b94      	ldr	r3, [pc, #592]	@ (3400a954 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
3400a704:	429a      	cmp	r2, r3
3400a706:	d011      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a708:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a70c:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a710:	4b91      	ldr	r3, [pc, #580]	@ (3400a958 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
3400a712:	429a      	cmp	r2, r3
3400a714:	d00a      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a716:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a71a:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
3400a71e:	4b8f      	ldr	r3, [pc, #572]	@ (3400a95c <HAL_RCCEx_PeriphCLKConfig+0xed4>)
3400a720:	429a      	cmp	r2, r3
3400a722:	d003      	beq.n	3400a72c <HAL_RCCEx_PeriphCLKConfig+0xca4>
3400a724:	218e      	movs	r1, #142	@ 0x8e
3400a726:	488e      	ldr	r0, [pc, #568]	@ (3400a960 <HAL_RCCEx_PeriphCLKConfig+0xed8>)
3400a728:	f7f7 fb06 	bl	34001d38 <assert_failed>

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = LL_RCC_GetRTCClockSource();
3400a72c:	f7fe fae2 	bl	34008cf4 <LL_RCC_GetRTCClockSource>
3400a730:	f8c7 0388 	str.w	r0, [r7, #904]	@ 0x388

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_CCIPR7_RTCSEL)))
3400a734:	f8d7 3388 	ldr.w	r3, [r7, #904]	@ 0x388
3400a738:	2b00      	cmp	r3, #0
3400a73a:	d018      	beq.n	3400a76e <HAL_RCCEx_PeriphCLKConfig+0xce6>
3400a73c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a740:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a744:	f403 7240 	and.w	r2, r3, #768	@ 0x300
3400a748:	f8d7 3388 	ldr.w	r3, [r7, #904]	@ 0x388
3400a74c:	4293      	cmp	r3, r2
3400a74e:	d00e      	beq.n	3400a76e <HAL_RCCEx_PeriphCLKConfig+0xce6>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
3400a750:	4b84      	ldr	r3, [pc, #528]	@ (3400a964 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
3400a752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400a754:	4a83      	ldr	r2, [pc, #524]	@ (3400a964 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
3400a756:	f043 0301 	orr.w	r3, r3, #1
3400a75a:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->DBPCR, PWR_DBPCR_DBP) == 0U)
3400a75c:	4b81      	ldr	r3, [pc, #516]	@ (3400a964 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
3400a75e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400a760:	f003 0301 	and.w	r3, r3, #1
3400a764:	2b00      	cmp	r3, #0
3400a766:	d102      	bne.n	3400a76e <HAL_RCCEx_PeriphCLKConfig+0xce6>
      {
        ret = HAL_ERROR;
3400a768:	2301      	movs	r3, #1
3400a76a:	f887 338f 	strb.w	r3, [r7, #911]	@ 0x38f
        WRITE_REG(RCC->BDCR, tmpreg);
#endif /* #if 0  TO DO */
      }
    }

    if (ret == HAL_OK)
3400a76e:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
3400a772:	2b00      	cmp	r3, #0
3400a774:	d143      	bne.n	3400a7fe <HAL_RCCEx_PeriphCLKConfig+0xd76>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
3400a776:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a77a:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a77e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400a782:	d117      	bne.n	3400a7b4 <HAL_RCCEx_PeriphCLKConfig+0xd2c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
3400a784:	f7f9 fafa 	bl	34003d7c <HAL_GetTick>
3400a788:	f8c7 0384 	str.w	r0, [r7, #900]	@ 0x384

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() == 0U)
3400a78c:	e00d      	b.n	3400a7aa <HAL_RCCEx_PeriphCLKConfig+0xd22>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
3400a78e:	f7f9 faf5 	bl	34003d7c <HAL_GetTick>
3400a792:	4602      	mov	r2, r0
3400a794:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
3400a798:	1ad2      	subs	r2, r2, r3
3400a79a:	f241 3388 	movw	r3, #5000	@ 0x1388
3400a79e:	429a      	cmp	r2, r3
3400a7a0:	d903      	bls.n	3400a7aa <HAL_RCCEx_PeriphCLKConfig+0xd22>
          {
            ret = HAL_TIMEOUT;
3400a7a2:	2303      	movs	r3, #3
3400a7a4:	f887 338f 	strb.w	r3, [r7, #911]	@ 0x38f
            break;
3400a7a8:	e004      	b.n	3400a7b4 <HAL_RCCEx_PeriphCLKConfig+0xd2c>
        while (LL_RCC_LSE_IsReady() == 0U)
3400a7aa:	f7fd feb5 	bl	34008518 <LL_RCC_LSE_IsReady>
3400a7ae:	4603      	mov	r3, r0
3400a7b0:	2b00      	cmp	r3, #0
3400a7b2:	d0ec      	beq.n	3400a78e <HAL_RCCEx_PeriphCLKConfig+0xd06>
          }
        }
      }

      if (ret == HAL_OK)
3400a7b4:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
3400a7b8:	2b00      	cmp	r3, #0
3400a7ba:	d11b      	bne.n	3400a7f4 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
3400a7bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a7c0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a7c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
3400a7c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3400a7cc:	d108      	bne.n	3400a7e0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
3400a7ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a7d2:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a7d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
3400a7da:	4618      	mov	r0, r3
3400a7dc:	f7fe fa98 	bl	34008d10 <LL_RCC_SetRTC_HSEPrescaler>
3400a7e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a7e4:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3400a7e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
3400a7ec:	4618      	mov	r0, r3
3400a7ee:	f7fe fa6b 	bl	34008cc8 <LL_RCC_SetRTCClockSource>
3400a7f2:	e008      	b.n	3400a806 <HAL_RCCEx_PeriphCLKConfig+0xd7e>
      }
      else
      {
        /* set overall return value */
        status = ret;
3400a7f4:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
3400a7f8:	f887 338e 	strb.w	r3, [r7, #910]	@ 0x38e
3400a7fc:	e003      	b.n	3400a806 <HAL_RCCEx_PeriphCLKConfig+0xd7e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
3400a7fe:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
3400a802:	f887 338e 	strb.w	r3, [r7, #910]	@ 0x38e
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
3400a806:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a80a:	e9d3 2300 	ldrd	r2, r3, [r3]
3400a80e:	f002 0304 	and.w	r3, r2, #4
3400a812:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
3400a816:	2300      	movs	r3, #0
3400a818:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
3400a81c:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	@ 0x1b8
3400a820:	4603      	mov	r3, r0
3400a822:	460a      	mov	r2, r1
3400a824:	4313      	orrs	r3, r2
3400a826:	f000 81dc 	beq.w	3400abe2 <HAL_RCCEx_PeriphCLKConfig+0x115a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));
3400a82a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a82e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400a832:	2b00      	cmp	r3, #0
3400a834:	d02d      	beq.n	3400a892 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400a836:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a83a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400a83e:	2b01      	cmp	r3, #1
3400a840:	d027      	beq.n	3400a892 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400a842:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a846:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400a84a:	2b02      	cmp	r3, #2
3400a84c:	d021      	beq.n	3400a892 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400a84e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a852:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400a856:	2b03      	cmp	r3, #3
3400a858:	d01b      	beq.n	3400a892 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400a85a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a85e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400a862:	2b04      	cmp	r3, #4
3400a864:	d015      	beq.n	3400a892 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400a866:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a86a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400a86e:	2b05      	cmp	r3, #5
3400a870:	d00f      	beq.n	3400a892 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400a872:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a876:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400a87a:	2b06      	cmp	r3, #6
3400a87c:	d009      	beq.n	3400a892 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400a87e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a882:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400a886:	2b07      	cmp	r3, #7
3400a888:	d003      	beq.n	3400a892 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
3400a88a:	21d4      	movs	r1, #212	@ 0xd4
3400a88c:	4834      	ldr	r0, [pc, #208]	@ (3400a960 <HAL_RCCEx_PeriphCLKConfig+0xed8>)
3400a88e:	f7f7 fa53 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC5)
3400a892:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a896:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400a89a:	2b04      	cmp	r3, #4
3400a89c:	d166      	bne.n	3400a96c <HAL_RCCEx_PeriphCLKConfig+0xee4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
3400a89e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a8a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400a8a4:	2b00      	cmp	r3, #0
3400a8a6:	d015      	beq.n	3400a8d4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
3400a8a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a8ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400a8ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400a8b2:	d00f      	beq.n	3400a8d4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
3400a8b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a8b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400a8ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400a8be:	d009      	beq.n	3400a8d4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
3400a8c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a8c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400a8c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400a8ca:	d003      	beq.n	3400a8d4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
3400a8cc:	21d9      	movs	r1, #217	@ 0xd9
3400a8ce:	4824      	ldr	r0, [pc, #144]	@ (3400a960 <HAL_RCCEx_PeriphCLKConfig+0xed8>)
3400a8d0:	f7f7 fa32 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));
3400a8d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a8d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400a8da:	2b00      	cmp	r3, #0
3400a8dc:	d005      	beq.n	3400a8ea <HAL_RCCEx_PeriphCLKConfig+0xe62>
3400a8de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a8e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400a8e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400a8e8:	d903      	bls.n	3400a8f2 <HAL_RCCEx_PeriphCLKConfig+0xe6a>
3400a8ea:	21da      	movs	r1, #218	@ 0xda
3400a8ec:	481c      	ldr	r0, [pc, #112]	@ (3400a960 <HAL_RCCEx_PeriphCLKConfig+0xed8>)
3400a8ee:	f7f7 fa23 	bl	34001d38 <assert_failed>

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
3400a8f2:	4b1d      	ldr	r3, [pc, #116]	@ (3400a968 <HAL_RCCEx_PeriphCLKConfig+0xee0>)
3400a8f4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400a8f8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400a8fc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400a900:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a904:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3400a906:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a90a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400a90c:	3b01      	subs	r3, #1
3400a90e:	041b      	lsls	r3, r3, #16
3400a910:	4313      	orrs	r3, r2
3400a912:	4a15      	ldr	r2, [pc, #84]	@ (3400a968 <HAL_RCCEx_PeriphCLKConfig+0xee0>)
3400a914:	430b      	orrs	r3, r1
3400a916:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
3400a91a:	f7fe fd13 	bl	34009344 <LL_RCC_IC5_Enable>
3400a91e:	e159      	b.n	3400abd4 <HAL_RCCEx_PeriphCLKConfig+0x114c>
3400a920:	00030300 	.word	0x00030300
3400a924:	00031300 	.word	0x00031300
3400a928:	00032300 	.word	0x00032300
3400a92c:	00033300 	.word	0x00033300
3400a930:	00034300 	.word	0x00034300
3400a934:	00035300 	.word	0x00035300
3400a938:	00036300 	.word	0x00036300
3400a93c:	00037300 	.word	0x00037300
3400a940:	00038300 	.word	0x00038300
3400a944:	00039300 	.word	0x00039300
3400a948:	0003a300 	.word	0x0003a300
3400a94c:	0003b300 	.word	0x0003b300
3400a950:	0003c300 	.word	0x0003c300
3400a954:	0003d300 	.word	0x0003d300
3400a958:	0003e300 	.word	0x0003e300
3400a95c:	0003f300 	.word	0x0003f300
3400a960:	3401e970 	.word	0x3401e970
3400a964:	56024800 	.word	0x56024800
3400a968:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC10)
3400a96c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a970:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400a974:	2b05      	cmp	r3, #5
3400a976:	d140      	bne.n	3400a9fa <HAL_RCCEx_PeriphCLKConfig+0xf72>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400a978:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a97c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400a97e:	2b00      	cmp	r3, #0
3400a980:	d015      	beq.n	3400a9ae <HAL_RCCEx_PeriphCLKConfig+0xf26>
3400a982:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400a988:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400a98c:	d00f      	beq.n	3400a9ae <HAL_RCCEx_PeriphCLKConfig+0xf26>
3400a98e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400a994:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400a998:	d009      	beq.n	3400a9ae <HAL_RCCEx_PeriphCLKConfig+0xf26>
3400a99a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a99e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400a9a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400a9a4:	d003      	beq.n	3400a9ae <HAL_RCCEx_PeriphCLKConfig+0xf26>
3400a9a6:	21e6      	movs	r1, #230	@ 0xe6
3400a9a8:	4860      	ldr	r0, [pc, #384]	@ (3400ab2c <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400a9aa:	f7f7 f9c5 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400a9ae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a9b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400a9b4:	2b00      	cmp	r3, #0
3400a9b6:	d005      	beq.n	3400a9c4 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
3400a9b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a9bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400a9be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400a9c2:	d903      	bls.n	3400a9cc <HAL_RCCEx_PeriphCLKConfig+0xf44>
3400a9c4:	21e7      	movs	r1, #231	@ 0xe7
3400a9c6:	4859      	ldr	r0, [pc, #356]	@ (3400ab2c <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400a9c8:	f7f7 f9b6 	bl	34001d38 <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400a9cc:	4b58      	ldr	r3, [pc, #352]	@ (3400ab30 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400a9ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400a9d2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400a9d6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400a9da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a9de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400a9e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a9e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400a9e6:	3b01      	subs	r3, #1
3400a9e8:	041b      	lsls	r3, r3, #16
3400a9ea:	4313      	orrs	r3, r2
3400a9ec:	4a50      	ldr	r2, [pc, #320]	@ (3400ab30 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400a9ee:	430b      	orrs	r3, r1
3400a9f0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400a9f4:	f7fe fda6 	bl	34009544 <LL_RCC_IC10_Enable>
3400a9f8:	e0ec      	b.n	3400abd4 <HAL_RCCEx_PeriphCLKConfig+0x114c>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC15)
3400a9fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400a9fe:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400aa02:	2b06      	cmp	r3, #6
3400aa04:	d140      	bne.n	3400aa88 <HAL_RCCEx_PeriphCLKConfig+0x1000>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400aa06:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400aa0c:	2b00      	cmp	r3, #0
3400aa0e:	d015      	beq.n	3400aa3c <HAL_RCCEx_PeriphCLKConfig+0xfb4>
3400aa10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400aa16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400aa1a:	d00f      	beq.n	3400aa3c <HAL_RCCEx_PeriphCLKConfig+0xfb4>
3400aa1c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400aa22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400aa26:	d009      	beq.n	3400aa3c <HAL_RCCEx_PeriphCLKConfig+0xfb4>
3400aa28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400aa2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400aa32:	d003      	beq.n	3400aa3c <HAL_RCCEx_PeriphCLKConfig+0xfb4>
3400aa34:	21f3      	movs	r1, #243	@ 0xf3
3400aa36:	483d      	ldr	r0, [pc, #244]	@ (3400ab2c <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400aa38:	f7f7 f97e 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400aa3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400aa42:	2b00      	cmp	r3, #0
3400aa44:	d005      	beq.n	3400aa52 <HAL_RCCEx_PeriphCLKConfig+0xfca>
3400aa46:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400aa4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400aa50:	d903      	bls.n	3400aa5a <HAL_RCCEx_PeriphCLKConfig+0xfd2>
3400aa52:	21f4      	movs	r1, #244	@ 0xf4
3400aa54:	4835      	ldr	r0, [pc, #212]	@ (3400ab2c <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400aa56:	f7f7 f96f 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400aa5a:	4b35      	ldr	r3, [pc, #212]	@ (3400ab30 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400aa5c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400aa60:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400aa64:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400aa68:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa6c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400aa6e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400aa74:	3b01      	subs	r3, #1
3400aa76:	041b      	lsls	r3, r3, #16
3400aa78:	4313      	orrs	r3, r2
3400aa7a:	4a2d      	ldr	r2, [pc, #180]	@ (3400ab30 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400aa7c:	430b      	orrs	r3, r1
3400aa7e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400aa82:	f7fe fe5f 	bl	34009744 <LL_RCC_IC15_Enable>
3400aa86:	e0a5      	b.n	3400abd4 <HAL_RCCEx_PeriphCLKConfig+0x114c>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC19)
3400aa88:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa8c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400aa90:	2b03      	cmp	r3, #3
3400aa92:	d14f      	bne.n	3400ab34 <HAL_RCCEx_PeriphCLKConfig+0x10ac>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
3400aa94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aa98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400aa9c:	2b00      	cmp	r3, #0
3400aa9e:	d019      	beq.n	3400aad4 <HAL_RCCEx_PeriphCLKConfig+0x104c>
3400aaa0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aaa4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400aaa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400aaac:	d012      	beq.n	3400aad4 <HAL_RCCEx_PeriphCLKConfig+0x104c>
3400aaae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aab2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400aab6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400aaba:	d00b      	beq.n	3400aad4 <HAL_RCCEx_PeriphCLKConfig+0x104c>
3400aabc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aac0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400aac4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400aac8:	d004      	beq.n	3400aad4 <HAL_RCCEx_PeriphCLKConfig+0x104c>
3400aaca:	f44f 7180 	mov.w	r1, #256	@ 0x100
3400aace:	4817      	ldr	r0, [pc, #92]	@ (3400ab2c <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400aad0:	f7f7 f932 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));
3400aad4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aad8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400aadc:	2b00      	cmp	r3, #0
3400aade:	d006      	beq.n	3400aaee <HAL_RCCEx_PeriphCLKConfig+0x1066>
3400aae0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aae4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400aae8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400aaec:	d904      	bls.n	3400aaf8 <HAL_RCCEx_PeriphCLKConfig+0x1070>
3400aaee:	f240 1101 	movw	r1, #257	@ 0x101
3400aaf2:	480e      	ldr	r0, [pc, #56]	@ (3400ab2c <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
3400aaf4:	f7f7 f920 	bl	34001d38 <assert_failed>

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
3400aaf8:	4b0d      	ldr	r3, [pc, #52]	@ (3400ab30 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400aafa:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
3400aafe:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ab02:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ab06:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab0a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
3400ab0e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400ab16:	3b01      	subs	r3, #1
3400ab18:	041b      	lsls	r3, r3, #16
3400ab1a:	4313      	orrs	r3, r2
3400ab1c:	4a04      	ldr	r2, [pc, #16]	@ (3400ab30 <HAL_RCCEx_PeriphCLKConfig+0x10a8>)
3400ab1e:	430b      	orrs	r3, r1
3400ab20:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
3400ab24:	f7fe ff0e 	bl	34009944 <LL_RCC_IC19_Enable>
3400ab28:	e054      	b.n	3400abd4 <HAL_RCCEx_PeriphCLKConfig+0x114c>
3400ab2a:	bf00      	nop
3400ab2c:	3401e970 	.word	0x3401e970
3400ab30:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC20)
3400ab34:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab38:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400ab3c:	2b07      	cmp	r3, #7
3400ab3e:	d149      	bne.n	3400abd4 <HAL_RCCEx_PeriphCLKConfig+0x114c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
3400ab40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400ab48:	2b00      	cmp	r3, #0
3400ab4a:	d019      	beq.n	3400ab80 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
3400ab4c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400ab54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ab58:	d012      	beq.n	3400ab80 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
3400ab5a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab5e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400ab62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ab66:	d00b      	beq.n	3400ab80 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
3400ab68:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab6c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400ab70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ab74:	d004      	beq.n	3400ab80 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
3400ab76:	f240 110d 	movw	r1, #269	@ 0x10d
3400ab7a:	487d      	ldr	r0, [pc, #500]	@ (3400ad70 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400ab7c:	f7f7 f8dc 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));
3400ab80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab84:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400ab88:	2b00      	cmp	r3, #0
3400ab8a:	d006      	beq.n	3400ab9a <HAL_RCCEx_PeriphCLKConfig+0x1112>
3400ab8c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ab90:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400ab94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ab98:	d904      	bls.n	3400aba4 <HAL_RCCEx_PeriphCLKConfig+0x111c>
3400ab9a:	f44f 7187 	mov.w	r1, #270	@ 0x10e
3400ab9e:	4874      	ldr	r0, [pc, #464]	@ (3400ad70 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400aba0:	f7f7 f8ca 	bl	34001d38 <assert_failed>

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
3400aba4:	4b73      	ldr	r3, [pc, #460]	@ (3400ad74 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400aba6:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3400abaa:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400abae:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400abb2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400abb6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
3400abba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400abbe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400abc2:	3b01      	subs	r3, #1
3400abc4:	041b      	lsls	r3, r3, #16
3400abc6:	4313      	orrs	r3, r2
3400abc8:	4a6a      	ldr	r2, [pc, #424]	@ (3400ad74 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400abca:	430b      	orrs	r3, r1
3400abcc:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
3400abd0:	f7fe fef8 	bl	340099c4 <LL_RCC_IC20_Enable>
    {
      /* No ICx selected as source */
    }

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
3400abd4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400abd8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3400abdc:	4618      	mov	r0, r3
3400abde:	f7fd fd4f 	bl	34008680 <LL_RCC_SetCLKPClockSource>
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
3400abe2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400abe6:	e9d3 2300 	ldrd	r2, r3, [r3]
3400abea:	2100      	movs	r1, #0
3400abec:	f8c7 11b0 	str.w	r1, [r7, #432]	@ 0x1b0
3400abf0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
3400abf4:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
3400abf8:	e9d7 016c 	ldrd	r0, r1, [r7, #432]	@ 0x1b0
3400abfc:	4603      	mov	r3, r0
3400abfe:	460a      	mov	r2, r1
3400ac00:	4313      	orrs	r3, r2
3400ac02:	f000 80d1 	beq.w	3400ada8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));
3400ac06:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac0a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400ac0e:	4b5a      	ldr	r3, [pc, #360]	@ (3400ad78 <HAL_RCCEx_PeriphCLKConfig+0x12f0>)
3400ac10:	429a      	cmp	r2, r3
3400ac12:	d019      	beq.n	3400ac48 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
3400ac14:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac18:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400ac1c:	4b57      	ldr	r3, [pc, #348]	@ (3400ad7c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
3400ac1e:	429a      	cmp	r2, r3
3400ac20:	d012      	beq.n	3400ac48 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
3400ac22:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac26:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400ac2a:	4b55      	ldr	r3, [pc, #340]	@ (3400ad80 <HAL_RCCEx_PeriphCLKConfig+0x12f8>)
3400ac2c:	429a      	cmp	r2, r3
3400ac2e:	d00b      	beq.n	3400ac48 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
3400ac30:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac34:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400ac38:	4b52      	ldr	r3, [pc, #328]	@ (3400ad84 <HAL_RCCEx_PeriphCLKConfig+0x12fc>)
3400ac3a:	429a      	cmp	r2, r3
3400ac3c:	d004      	beq.n	3400ac48 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
3400ac3e:	f44f 7192 	mov.w	r1, #292	@ 0x124
3400ac42:	484b      	ldr	r0, [pc, #300]	@ (3400ad70 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400ac44:	f7f7 f878 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC3)
3400ac48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac4c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400ac50:	4b4b      	ldr	r3, [pc, #300]	@ (3400ad80 <HAL_RCCEx_PeriphCLKConfig+0x12f8>)
3400ac52:	429a      	cmp	r2, r3
3400ac54:	d142      	bne.n	3400acdc <HAL_RCCEx_PeriphCLKConfig+0x1254>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
3400ac56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac5a:	699b      	ldr	r3, [r3, #24]
3400ac5c:	2b00      	cmp	r3, #0
3400ac5e:	d016      	beq.n	3400ac8e <HAL_RCCEx_PeriphCLKConfig+0x1206>
3400ac60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac64:	699b      	ldr	r3, [r3, #24]
3400ac66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ac6a:	d010      	beq.n	3400ac8e <HAL_RCCEx_PeriphCLKConfig+0x1206>
3400ac6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac70:	699b      	ldr	r3, [r3, #24]
3400ac72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ac76:	d00a      	beq.n	3400ac8e <HAL_RCCEx_PeriphCLKConfig+0x1206>
3400ac78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac7c:	699b      	ldr	r3, [r3, #24]
3400ac7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ac82:	d004      	beq.n	3400ac8e <HAL_RCCEx_PeriphCLKConfig+0x1206>
3400ac84:	f240 1129 	movw	r1, #297	@ 0x129
3400ac88:	4839      	ldr	r0, [pc, #228]	@ (3400ad70 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400ac8a:	f7f7 f855 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
3400ac8e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac92:	69db      	ldr	r3, [r3, #28]
3400ac94:	2b00      	cmp	r3, #0
3400ac96:	d005      	beq.n	3400aca4 <HAL_RCCEx_PeriphCLKConfig+0x121c>
3400ac98:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ac9c:	69db      	ldr	r3, [r3, #28]
3400ac9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400aca2:	d904      	bls.n	3400acae <HAL_RCCEx_PeriphCLKConfig+0x1226>
3400aca4:	f44f 7195 	mov.w	r1, #298	@ 0x12a
3400aca8:	4831      	ldr	r0, [pc, #196]	@ (3400ad70 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400acaa:	f7f7 f845 	bl	34001d38 <assert_failed>

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
3400acae:	4b31      	ldr	r3, [pc, #196]	@ (3400ad74 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400acb0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400acb4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400acb8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400acbc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400acc0:	699a      	ldr	r2, [r3, #24]
3400acc2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400acc6:	69db      	ldr	r3, [r3, #28]
3400acc8:	3b01      	subs	r3, #1
3400acca:	041b      	lsls	r3, r3, #16
3400accc:	4313      	orrs	r3, r2
3400acce:	4a29      	ldr	r2, [pc, #164]	@ (3400ad74 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400acd0:	430b      	orrs	r3, r1
3400acd2:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3400acd6:	f7fe fab5 	bl	34009244 <LL_RCC_IC3_Enable>
3400acda:	e05e      	b.n	3400ad9a <HAL_RCCEx_PeriphCLKConfig+0x1312>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC4)
3400acdc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ace0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400ace4:	4b27      	ldr	r3, [pc, #156]	@ (3400ad84 <HAL_RCCEx_PeriphCLKConfig+0x12fc>)
3400ace6:	429a      	cmp	r2, r3
3400ace8:	d14e      	bne.n	3400ad88 <HAL_RCCEx_PeriphCLKConfig+0x1300>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400acea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400acee:	6a1b      	ldr	r3, [r3, #32]
3400acf0:	2b00      	cmp	r3, #0
3400acf2:	d016      	beq.n	3400ad22 <HAL_RCCEx_PeriphCLKConfig+0x129a>
3400acf4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400acf8:	6a1b      	ldr	r3, [r3, #32]
3400acfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400acfe:	d010      	beq.n	3400ad22 <HAL_RCCEx_PeriphCLKConfig+0x129a>
3400ad00:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad04:	6a1b      	ldr	r3, [r3, #32]
3400ad06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ad0a:	d00a      	beq.n	3400ad22 <HAL_RCCEx_PeriphCLKConfig+0x129a>
3400ad0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad10:	6a1b      	ldr	r3, [r3, #32]
3400ad12:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ad16:	d004      	beq.n	3400ad22 <HAL_RCCEx_PeriphCLKConfig+0x129a>
3400ad18:	f44f 719b 	mov.w	r1, #310	@ 0x136
3400ad1c:	4814      	ldr	r0, [pc, #80]	@ (3400ad70 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400ad1e:	f7f7 f80b 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400ad22:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400ad28:	2b00      	cmp	r3, #0
3400ad2a:	d005      	beq.n	3400ad38 <HAL_RCCEx_PeriphCLKConfig+0x12b0>
3400ad2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400ad32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ad36:	d904      	bls.n	3400ad42 <HAL_RCCEx_PeriphCLKConfig+0x12ba>
3400ad38:	f240 1137 	movw	r1, #311	@ 0x137
3400ad3c:	480c      	ldr	r0, [pc, #48]	@ (3400ad70 <HAL_RCCEx_PeriphCLKConfig+0x12e8>)
3400ad3e:	f7f6 fffb 	bl	34001d38 <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400ad42:	4b0c      	ldr	r3, [pc, #48]	@ (3400ad74 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400ad44:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400ad48:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ad4c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ad50:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad54:	6a1a      	ldr	r2, [r3, #32]
3400ad56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400ad5c:	3b01      	subs	r3, #1
3400ad5e:	041b      	lsls	r3, r3, #16
3400ad60:	4313      	orrs	r3, r2
3400ad62:	4a04      	ldr	r2, [pc, #16]	@ (3400ad74 <HAL_RCCEx_PeriphCLKConfig+0x12ec>)
3400ad64:	430b      	orrs	r3, r1
3400ad66:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400ad6a:	f7fe faab 	bl	340092c4 <LL_RCC_IC4_Enable>
3400ad6e:	e014      	b.n	3400ad9a <HAL_RCCEx_PeriphCLKConfig+0x1312>
3400ad70:	3401e970 	.word	0x3401e970
3400ad74:	56028000 	.word	0x56028000
3400ad78:	03000014 	.word	0x03000014
3400ad7c:	03010014 	.word	0x03010014
3400ad80:	03020014 	.word	0x03020014
3400ad84:	03030014 	.word	0x03030014
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_CLKP)
3400ad88:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad8c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3400ad90:	4baf      	ldr	r3, [pc, #700]	@ (3400b050 <HAL_RCCEx_PeriphCLKConfig+0x15c8>)
3400ad92:	429a      	cmp	r2, r3
3400ad94:	d101      	bne.n	3400ad9a <HAL_RCCEx_PeriphCLKConfig+0x1312>
    {
      LL_RCC_CLKP_Enable();
3400ad96:	f7fe fe55 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI1 clock source */
    __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
3400ad9a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ad9e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
3400ada2:	4618      	mov	r0, r3
3400ada4:	f7fd fdfc 	bl	340089a0 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
3400ada8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400adac:	e9d3 2300 	ldrd	r2, r3, [r3]
3400adb0:	2100      	movs	r1, #0
3400adb2:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
3400adb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
3400adba:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
3400adbe:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
3400adc2:	4603      	mov	r3, r0
3400adc4:	460a      	mov	r2, r1
3400adc6:	4313      	orrs	r3, r2
3400adc8:	f000 80c5 	beq.w	3400af56 <HAL_RCCEx_PeriphCLKConfig+0x14ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));
3400adcc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400add0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400add4:	4b9f      	ldr	r3, [pc, #636]	@ (3400b054 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
3400add6:	429a      	cmp	r2, r3
3400add8:	d019      	beq.n	3400ae0e <HAL_RCCEx_PeriphCLKConfig+0x1386>
3400adda:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400adde:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400ade2:	4b9d      	ldr	r3, [pc, #628]	@ (3400b058 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
3400ade4:	429a      	cmp	r2, r3
3400ade6:	d012      	beq.n	3400ae0e <HAL_RCCEx_PeriphCLKConfig+0x1386>
3400ade8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400adec:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400adf0:	4b9a      	ldr	r3, [pc, #616]	@ (3400b05c <HAL_RCCEx_PeriphCLKConfig+0x15d4>)
3400adf2:	429a      	cmp	r2, r3
3400adf4:	d00b      	beq.n	3400ae0e <HAL_RCCEx_PeriphCLKConfig+0x1386>
3400adf6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400adfa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400adfe:	4b98      	ldr	r3, [pc, #608]	@ (3400b060 <HAL_RCCEx_PeriphCLKConfig+0x15d8>)
3400ae00:	429a      	cmp	r2, r3
3400ae02:	d004      	beq.n	3400ae0e <HAL_RCCEx_PeriphCLKConfig+0x1386>
3400ae04:	f240 1151 	movw	r1, #337	@ 0x151
3400ae08:	4896      	ldr	r0, [pc, #600]	@ (3400b064 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400ae0a:	f7f6 ff95 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC3)
3400ae0e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae12:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400ae16:	4b91      	ldr	r3, [pc, #580]	@ (3400b05c <HAL_RCCEx_PeriphCLKConfig+0x15d4>)
3400ae18:	429a      	cmp	r2, r3
3400ae1a:	d142      	bne.n	3400aea2 <HAL_RCCEx_PeriphCLKConfig+0x141a>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
3400ae1c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae20:	699b      	ldr	r3, [r3, #24]
3400ae22:	2b00      	cmp	r3, #0
3400ae24:	d016      	beq.n	3400ae54 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
3400ae26:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae2a:	699b      	ldr	r3, [r3, #24]
3400ae2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ae30:	d010      	beq.n	3400ae54 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
3400ae32:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae36:	699b      	ldr	r3, [r3, #24]
3400ae38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ae3c:	d00a      	beq.n	3400ae54 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
3400ae3e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae42:	699b      	ldr	r3, [r3, #24]
3400ae44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ae48:	d004      	beq.n	3400ae54 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
3400ae4a:	f44f 71ab 	mov.w	r1, #342	@ 0x156
3400ae4e:	4885      	ldr	r0, [pc, #532]	@ (3400b064 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400ae50:	f7f6 ff72 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
3400ae54:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae58:	69db      	ldr	r3, [r3, #28]
3400ae5a:	2b00      	cmp	r3, #0
3400ae5c:	d005      	beq.n	3400ae6a <HAL_RCCEx_PeriphCLKConfig+0x13e2>
3400ae5e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae62:	69db      	ldr	r3, [r3, #28]
3400ae64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ae68:	d904      	bls.n	3400ae74 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
3400ae6a:	f240 1157 	movw	r1, #343	@ 0x157
3400ae6e:	487d      	ldr	r0, [pc, #500]	@ (3400b064 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400ae70:	f7f6 ff62 	bl	34001d38 <assert_failed>

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
3400ae74:	4b7c      	ldr	r3, [pc, #496]	@ (3400b068 <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400ae76:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400ae7a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ae7e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ae82:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae86:	699a      	ldr	r2, [r3, #24]
3400ae88:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ae8c:	69db      	ldr	r3, [r3, #28]
3400ae8e:	3b01      	subs	r3, #1
3400ae90:	041b      	lsls	r3, r3, #16
3400ae92:	4313      	orrs	r3, r2
3400ae94:	4a74      	ldr	r2, [pc, #464]	@ (3400b068 <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400ae96:	430b      	orrs	r3, r1
3400ae98:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3400ae9c:	f7fe f9d2 	bl	34009244 <LL_RCC_IC3_Enable>
3400aea0:	e052      	b.n	3400af48 <HAL_RCCEx_PeriphCLKConfig+0x14c0>
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC4)
3400aea2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aea6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400aeaa:	4b6d      	ldr	r3, [pc, #436]	@ (3400b060 <HAL_RCCEx_PeriphCLKConfig+0x15d8>)
3400aeac:	429a      	cmp	r2, r3
3400aeae:	d142      	bne.n	3400af36 <HAL_RCCEx_PeriphCLKConfig+0x14ae>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400aeb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aeb4:	6a1b      	ldr	r3, [r3, #32]
3400aeb6:	2b00      	cmp	r3, #0
3400aeb8:	d016      	beq.n	3400aee8 <HAL_RCCEx_PeriphCLKConfig+0x1460>
3400aeba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aebe:	6a1b      	ldr	r3, [r3, #32]
3400aec0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400aec4:	d010      	beq.n	3400aee8 <HAL_RCCEx_PeriphCLKConfig+0x1460>
3400aec6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aeca:	6a1b      	ldr	r3, [r3, #32]
3400aecc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400aed0:	d00a      	beq.n	3400aee8 <HAL_RCCEx_PeriphCLKConfig+0x1460>
3400aed2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aed6:	6a1b      	ldr	r3, [r3, #32]
3400aed8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400aedc:	d004      	beq.n	3400aee8 <HAL_RCCEx_PeriphCLKConfig+0x1460>
3400aede:	f240 1163 	movw	r1, #355	@ 0x163
3400aee2:	4860      	ldr	r0, [pc, #384]	@ (3400b064 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400aee4:	f7f6 ff28 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400aee8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aeec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400aeee:	2b00      	cmp	r3, #0
3400aef0:	d005      	beq.n	3400aefe <HAL_RCCEx_PeriphCLKConfig+0x1476>
3400aef2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400aef8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400aefc:	d904      	bls.n	3400af08 <HAL_RCCEx_PeriphCLKConfig+0x1480>
3400aefe:	f44f 71b2 	mov.w	r1, #356	@ 0x164
3400af02:	4858      	ldr	r0, [pc, #352]	@ (3400b064 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400af04:	f7f6 ff18 	bl	34001d38 <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400af08:	4b57      	ldr	r3, [pc, #348]	@ (3400b068 <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400af0a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400af0e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400af12:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400af16:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af1a:	6a1a      	ldr	r2, [r3, #32]
3400af1c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400af22:	3b01      	subs	r3, #1
3400af24:	041b      	lsls	r3, r3, #16
3400af26:	4313      	orrs	r3, r2
3400af28:	4a4f      	ldr	r2, [pc, #316]	@ (3400b068 <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400af2a:	430b      	orrs	r3, r1
3400af2c:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400af30:	f7fe f9c8 	bl	340092c4 <LL_RCC_IC4_Enable>
3400af34:	e008      	b.n	3400af48 <HAL_RCCEx_PeriphCLKConfig+0x14c0>
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_CLKP)
3400af36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af3a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3400af3e:	4b46      	ldr	r3, [pc, #280]	@ (3400b058 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
3400af40:	429a      	cmp	r2, r3
3400af42:	d101      	bne.n	3400af48 <HAL_RCCEx_PeriphCLKConfig+0x14c0>
    {
      LL_RCC_CLKP_Enable();
3400af44:	f7fe fd7e 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI2 clock source */
    __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
3400af48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3400af50:	4618      	mov	r0, r3
3400af52:	f7fd fd25 	bl	340089a0 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI3 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI3) == RCC_PERIPHCLK_XSPI3)
3400af56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af5a:	e9d3 2300 	ldrd	r2, r3, [r3]
3400af5e:	2100      	movs	r1, #0
3400af60:	f8c7 11a0 	str.w	r1, [r7, #416]	@ 0x1a0
3400af64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
3400af68:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
3400af6c:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
3400af70:	4603      	mov	r3, r0
3400af72:	460a      	mov	r2, r1
3400af74:	4313      	orrs	r3, r2
3400af76:	f000 80db 	beq.w	3400b130 <HAL_RCCEx_PeriphCLKConfig+0x16a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI3CLKSOURCE(PeriphClkInit->Xspi3ClockSelection));
3400af7a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af7e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400af82:	4b3a      	ldr	r3, [pc, #232]	@ (3400b06c <HAL_RCCEx_PeriphCLKConfig+0x15e4>)
3400af84:	429a      	cmp	r2, r3
3400af86:	d019      	beq.n	3400afbc <HAL_RCCEx_PeriphCLKConfig+0x1534>
3400af88:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af8c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400af90:	4b37      	ldr	r3, [pc, #220]	@ (3400b070 <HAL_RCCEx_PeriphCLKConfig+0x15e8>)
3400af92:	429a      	cmp	r2, r3
3400af94:	d012      	beq.n	3400afbc <HAL_RCCEx_PeriphCLKConfig+0x1534>
3400af96:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400af9a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400af9e:	4b35      	ldr	r3, [pc, #212]	@ (3400b074 <HAL_RCCEx_PeriphCLKConfig+0x15ec>)
3400afa0:	429a      	cmp	r2, r3
3400afa2:	d00b      	beq.n	3400afbc <HAL_RCCEx_PeriphCLKConfig+0x1534>
3400afa4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afa8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400afac:	4b32      	ldr	r3, [pc, #200]	@ (3400b078 <HAL_RCCEx_PeriphCLKConfig+0x15f0>)
3400afae:	429a      	cmp	r2, r3
3400afb0:	d004      	beq.n	3400afbc <HAL_RCCEx_PeriphCLKConfig+0x1534>
3400afb2:	f44f 71bf 	mov.w	r1, #382	@ 0x17e
3400afb6:	482b      	ldr	r0, [pc, #172]	@ (3400b064 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400afb8:	f7f6 febe 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC3)
3400afbc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afc0:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400afc4:	4b2b      	ldr	r3, [pc, #172]	@ (3400b074 <HAL_RCCEx_PeriphCLKConfig+0x15ec>)
3400afc6:	429a      	cmp	r2, r3
3400afc8:	d158      	bne.n	3400b07c <HAL_RCCEx_PeriphCLKConfig+0x15f4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
3400afca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afce:	699b      	ldr	r3, [r3, #24]
3400afd0:	2b00      	cmp	r3, #0
3400afd2:	d016      	beq.n	3400b002 <HAL_RCCEx_PeriphCLKConfig+0x157a>
3400afd4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afd8:	699b      	ldr	r3, [r3, #24]
3400afda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400afde:	d010      	beq.n	3400b002 <HAL_RCCEx_PeriphCLKConfig+0x157a>
3400afe0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400afe4:	699b      	ldr	r3, [r3, #24]
3400afe6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400afea:	d00a      	beq.n	3400b002 <HAL_RCCEx_PeriphCLKConfig+0x157a>
3400afec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400aff0:	699b      	ldr	r3, [r3, #24]
3400aff2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400aff6:	d004      	beq.n	3400b002 <HAL_RCCEx_PeriphCLKConfig+0x157a>
3400aff8:	f240 1183 	movw	r1, #387	@ 0x183
3400affc:	4819      	ldr	r0, [pc, #100]	@ (3400b064 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400affe:	f7f6 fe9b 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
3400b002:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b006:	69db      	ldr	r3, [r3, #28]
3400b008:	2b00      	cmp	r3, #0
3400b00a:	d005      	beq.n	3400b018 <HAL_RCCEx_PeriphCLKConfig+0x1590>
3400b00c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b010:	69db      	ldr	r3, [r3, #28]
3400b012:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b016:	d904      	bls.n	3400b022 <HAL_RCCEx_PeriphCLKConfig+0x159a>
3400b018:	f44f 71c2 	mov.w	r1, #388	@ 0x184
3400b01c:	4811      	ldr	r0, [pc, #68]	@ (3400b064 <HAL_RCCEx_PeriphCLKConfig+0x15dc>)
3400b01e:	f7f6 fe8b 	bl	34001d38 <assert_failed>

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
3400b022:	4b11      	ldr	r3, [pc, #68]	@ (3400b068 <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400b024:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400b028:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b02c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b030:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b034:	699a      	ldr	r2, [r3, #24]
3400b036:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b03a:	69db      	ldr	r3, [r3, #28]
3400b03c:	3b01      	subs	r3, #1
3400b03e:	041b      	lsls	r3, r3, #16
3400b040:	4313      	orrs	r3, r2
3400b042:	4a09      	ldr	r2, [pc, #36]	@ (3400b068 <HAL_RCCEx_PeriphCLKConfig+0x15e0>)
3400b044:	430b      	orrs	r3, r1
3400b046:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3400b04a:	f7fe f8fb 	bl	34009244 <LL_RCC_IC3_Enable>
3400b04e:	e068      	b.n	3400b122 <HAL_RCCEx_PeriphCLKConfig+0x169a>
3400b050:	03010014 	.word	0x03010014
3400b054:	03000414 	.word	0x03000414
3400b058:	03010414 	.word	0x03010414
3400b05c:	03020414 	.word	0x03020414
3400b060:	03030414 	.word	0x03030414
3400b064:	3401e970 	.word	0x3401e970
3400b068:	56028000 	.word	0x56028000
3400b06c:	03000814 	.word	0x03000814
3400b070:	03010814 	.word	0x03010814
3400b074:	03020814 	.word	0x03020814
3400b078:	03030814 	.word	0x03030814
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC4)
3400b07c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b080:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400b084:	4b8b      	ldr	r3, [pc, #556]	@ (3400b2b4 <HAL_RCCEx_PeriphCLKConfig+0x182c>)
3400b086:	429a      	cmp	r2, r3
3400b088:	d142      	bne.n	3400b110 <HAL_RCCEx_PeriphCLKConfig+0x1688>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400b08a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b08e:	6a1b      	ldr	r3, [r3, #32]
3400b090:	2b00      	cmp	r3, #0
3400b092:	d016      	beq.n	3400b0c2 <HAL_RCCEx_PeriphCLKConfig+0x163a>
3400b094:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b098:	6a1b      	ldr	r3, [r3, #32]
3400b09a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b09e:	d010      	beq.n	3400b0c2 <HAL_RCCEx_PeriphCLKConfig+0x163a>
3400b0a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0a4:	6a1b      	ldr	r3, [r3, #32]
3400b0a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b0aa:	d00a      	beq.n	3400b0c2 <HAL_RCCEx_PeriphCLKConfig+0x163a>
3400b0ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0b0:	6a1b      	ldr	r3, [r3, #32]
3400b0b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b0b6:	d004      	beq.n	3400b0c2 <HAL_RCCEx_PeriphCLKConfig+0x163a>
3400b0b8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
3400b0bc:	487e      	ldr	r0, [pc, #504]	@ (3400b2b8 <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b0be:	f7f6 fe3b 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400b0c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b0c8:	2b00      	cmp	r3, #0
3400b0ca:	d005      	beq.n	3400b0d8 <HAL_RCCEx_PeriphCLKConfig+0x1650>
3400b0cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b0d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b0d6:	d904      	bls.n	3400b0e2 <HAL_RCCEx_PeriphCLKConfig+0x165a>
3400b0d8:	f240 1191 	movw	r1, #401	@ 0x191
3400b0dc:	4876      	ldr	r0, [pc, #472]	@ (3400b2b8 <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b0de:	f7f6 fe2b 	bl	34001d38 <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400b0e2:	4b76      	ldr	r3, [pc, #472]	@ (3400b2bc <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b0e4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400b0e8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b0ec:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b0f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0f4:	6a1a      	ldr	r2, [r3, #32]
3400b0f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b0fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b0fc:	3b01      	subs	r3, #1
3400b0fe:	041b      	lsls	r3, r3, #16
3400b100:	4313      	orrs	r3, r2
3400b102:	4a6e      	ldr	r2, [pc, #440]	@ (3400b2bc <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b104:	430b      	orrs	r3, r1
3400b106:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400b10a:	f7fe f8db 	bl	340092c4 <LL_RCC_IC4_Enable>
3400b10e:	e008      	b.n	3400b122 <HAL_RCCEx_PeriphCLKConfig+0x169a>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_CLKP)
3400b110:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b114:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3400b118:	4b69      	ldr	r3, [pc, #420]	@ (3400b2c0 <HAL_RCCEx_PeriphCLKConfig+0x1838>)
3400b11a:	429a      	cmp	r2, r3
3400b11c:	d101      	bne.n	3400b122 <HAL_RCCEx_PeriphCLKConfig+0x169a>
    {
      LL_RCC_CLKP_Enable();
3400b11e:	f7fe fc91 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI3 clock source */
    __HAL_RCC_XSPI3_CONFIG(PeriphClkInit->Xspi3ClockSelection);
3400b122:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b126:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
3400b12a:	4618      	mov	r0, r3
3400b12c:	f7fd fc38 	bl	340089a0 <LL_RCC_SetXSPIClockSource>
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
3400b130:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b134:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b138:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
3400b13c:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
3400b140:	2300      	movs	r3, #0
3400b142:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
3400b146:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	@ 0x198
3400b14a:	4603      	mov	r3, r0
3400b14c:	460a      	mov	r2, r1
3400b14e:	4313      	orrs	r3, r2
3400b150:	f000 80c7 	beq.w	3400b2e2 <HAL_RCCEx_PeriphCLKConfig+0x185a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));
3400b154:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b158:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b15c:	2b00      	cmp	r3, #0
3400b15e:	d016      	beq.n	3400b18e <HAL_RCCEx_PeriphCLKConfig+0x1706>
3400b160:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b164:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b168:	2b10      	cmp	r3, #16
3400b16a:	d010      	beq.n	3400b18e <HAL_RCCEx_PeriphCLKConfig+0x1706>
3400b16c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b170:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b174:	2b20      	cmp	r3, #32
3400b176:	d00a      	beq.n	3400b18e <HAL_RCCEx_PeriphCLKConfig+0x1706>
3400b178:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b17c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b180:	2b30      	cmp	r3, #48	@ 0x30
3400b182:	d004      	beq.n	3400b18e <HAL_RCCEx_PeriphCLKConfig+0x1706>
3400b184:	f240 11ab 	movw	r1, #427	@ 0x1ab
3400b188:	484b      	ldr	r0, [pc, #300]	@ (3400b2b8 <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b18a:	f7f6 fdd5 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC3)
3400b18e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b192:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b196:	2b20      	cmp	r3, #32
3400b198:	d142      	bne.n	3400b220 <HAL_RCCEx_PeriphCLKConfig+0x1798>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
3400b19a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b19e:	699b      	ldr	r3, [r3, #24]
3400b1a0:	2b00      	cmp	r3, #0
3400b1a2:	d016      	beq.n	3400b1d2 <HAL_RCCEx_PeriphCLKConfig+0x174a>
3400b1a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b1a8:	699b      	ldr	r3, [r3, #24]
3400b1aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b1ae:	d010      	beq.n	3400b1d2 <HAL_RCCEx_PeriphCLKConfig+0x174a>
3400b1b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b1b4:	699b      	ldr	r3, [r3, #24]
3400b1b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b1ba:	d00a      	beq.n	3400b1d2 <HAL_RCCEx_PeriphCLKConfig+0x174a>
3400b1bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b1c0:	699b      	ldr	r3, [r3, #24]
3400b1c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b1c6:	d004      	beq.n	3400b1d2 <HAL_RCCEx_PeriphCLKConfig+0x174a>
3400b1c8:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
3400b1cc:	483a      	ldr	r0, [pc, #232]	@ (3400b2b8 <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b1ce:	f7f6 fdb3 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
3400b1d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b1d6:	69db      	ldr	r3, [r3, #28]
3400b1d8:	2b00      	cmp	r3, #0
3400b1da:	d005      	beq.n	3400b1e8 <HAL_RCCEx_PeriphCLKConfig+0x1760>
3400b1dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b1e0:	69db      	ldr	r3, [r3, #28]
3400b1e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b1e6:	d904      	bls.n	3400b1f2 <HAL_RCCEx_PeriphCLKConfig+0x176a>
3400b1e8:	f240 11b1 	movw	r1, #433	@ 0x1b1
3400b1ec:	4832      	ldr	r0, [pc, #200]	@ (3400b2b8 <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b1ee:	f7f6 fda3 	bl	34001d38 <assert_failed>

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
3400b1f2:	4b32      	ldr	r3, [pc, #200]	@ (3400b2bc <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b1f4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400b1f8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b1fc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b200:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b204:	699a      	ldr	r2, [r3, #24]
3400b206:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b20a:	69db      	ldr	r3, [r3, #28]
3400b20c:	3b01      	subs	r3, #1
3400b20e:	041b      	lsls	r3, r3, #16
3400b210:	4313      	orrs	r3, r2
3400b212:	4a2a      	ldr	r2, [pc, #168]	@ (3400b2bc <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b214:	430b      	orrs	r3, r1
3400b216:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3400b21a:	f7fe f813 	bl	34009244 <LL_RCC_IC3_Enable>
3400b21e:	e059      	b.n	3400b2d4 <HAL_RCCEx_PeriphCLKConfig+0x184c>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC4)
3400b220:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b224:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b228:	2b30      	cmp	r3, #48	@ 0x30
3400b22a:	d14b      	bne.n	3400b2c4 <HAL_RCCEx_PeriphCLKConfig+0x183c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400b22c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b230:	6a1b      	ldr	r3, [r3, #32]
3400b232:	2b00      	cmp	r3, #0
3400b234:	d016      	beq.n	3400b264 <HAL_RCCEx_PeriphCLKConfig+0x17dc>
3400b236:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b23a:	6a1b      	ldr	r3, [r3, #32]
3400b23c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b240:	d010      	beq.n	3400b264 <HAL_RCCEx_PeriphCLKConfig+0x17dc>
3400b242:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b246:	6a1b      	ldr	r3, [r3, #32]
3400b248:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b24c:	d00a      	beq.n	3400b264 <HAL_RCCEx_PeriphCLKConfig+0x17dc>
3400b24e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b252:	6a1b      	ldr	r3, [r3, #32]
3400b254:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b258:	d004      	beq.n	3400b264 <HAL_RCCEx_PeriphCLKConfig+0x17dc>
3400b25a:	f240 11bd 	movw	r1, #445	@ 0x1bd
3400b25e:	4816      	ldr	r0, [pc, #88]	@ (3400b2b8 <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b260:	f7f6 fd6a 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400b264:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b26a:	2b00      	cmp	r3, #0
3400b26c:	d005      	beq.n	3400b27a <HAL_RCCEx_PeriphCLKConfig+0x17f2>
3400b26e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b278:	d904      	bls.n	3400b284 <HAL_RCCEx_PeriphCLKConfig+0x17fc>
3400b27a:	f44f 71df 	mov.w	r1, #446	@ 0x1be
3400b27e:	480e      	ldr	r0, [pc, #56]	@ (3400b2b8 <HAL_RCCEx_PeriphCLKConfig+0x1830>)
3400b280:	f7f6 fd5a 	bl	34001d38 <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400b284:	4b0d      	ldr	r3, [pc, #52]	@ (3400b2bc <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b286:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400b28a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b28e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b292:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b296:	6a1a      	ldr	r2, [r3, #32]
3400b298:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b29c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b29e:	3b01      	subs	r3, #1
3400b2a0:	041b      	lsls	r3, r3, #16
3400b2a2:	4313      	orrs	r3, r2
3400b2a4:	4a05      	ldr	r2, [pc, #20]	@ (3400b2bc <HAL_RCCEx_PeriphCLKConfig+0x1834>)
3400b2a6:	430b      	orrs	r3, r1
3400b2a8:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400b2ac:	f7fe f80a 	bl	340092c4 <LL_RCC_IC4_Enable>
3400b2b0:	e010      	b.n	3400b2d4 <HAL_RCCEx_PeriphCLKConfig+0x184c>
3400b2b2:	bf00      	nop
3400b2b4:	03030814 	.word	0x03030814
3400b2b8:	3401e970 	.word	0x3401e970
3400b2bc:	56028000 	.word	0x56028000
3400b2c0:	03010814 	.word	0x03010814
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_CLKP)
3400b2c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b2c8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b2cc:	2b10      	cmp	r3, #16
3400b2ce:	d101      	bne.n	3400b2d4 <HAL_RCCEx_PeriphCLKConfig+0x184c>
    {
      LL_RCC_CLKP_Enable();
3400b2d0:	f7fe fbb8 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FMC kernel clock*/
    __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
3400b2d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b2d8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3400b2dc:	4618      	mov	r0, r3
3400b2de:	f7fd fa77 	bl	340087d0 <LL_RCC_SetFMCClockSource>
  }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
3400b2e2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b2ea:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
3400b2ee:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
3400b2f2:	2300      	movs	r3, #0
3400b2f4:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
3400b2f8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
3400b2fc:	4603      	mov	r3, r0
3400b2fe:	460a      	mov	r2, r1
3400b300:	4313      	orrs	r3, r2
3400b302:	f000 80c5 	beq.w	3400b490 <HAL_RCCEx_PeriphCLKConfig+0x1a08>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
3400b306:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b30a:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b30e:	4b9f      	ldr	r3, [pc, #636]	@ (3400b58c <HAL_RCCEx_PeriphCLKConfig+0x1b04>)
3400b310:	429a      	cmp	r2, r3
3400b312:	d019      	beq.n	3400b348 <HAL_RCCEx_PeriphCLKConfig+0x18c0>
3400b314:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b318:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b31c:	4b9c      	ldr	r3, [pc, #624]	@ (3400b590 <HAL_RCCEx_PeriphCLKConfig+0x1b08>)
3400b31e:	429a      	cmp	r2, r3
3400b320:	d012      	beq.n	3400b348 <HAL_RCCEx_PeriphCLKConfig+0x18c0>
3400b322:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b326:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b32a:	4b9a      	ldr	r3, [pc, #616]	@ (3400b594 <HAL_RCCEx_PeriphCLKConfig+0x1b0c>)
3400b32c:	429a      	cmp	r2, r3
3400b32e:	d00b      	beq.n	3400b348 <HAL_RCCEx_PeriphCLKConfig+0x18c0>
3400b330:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b334:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b338:	4b97      	ldr	r3, [pc, #604]	@ (3400b598 <HAL_RCCEx_PeriphCLKConfig+0x1b10>)
3400b33a:	429a      	cmp	r2, r3
3400b33c:	d004      	beq.n	3400b348 <HAL_RCCEx_PeriphCLKConfig+0x18c0>
3400b33e:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
3400b342:	4896      	ldr	r0, [pc, #600]	@ (3400b59c <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b344:	f7f6 fcf8 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC4)
3400b348:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b34c:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b350:	4b90      	ldr	r3, [pc, #576]	@ (3400b594 <HAL_RCCEx_PeriphCLKConfig+0x1b0c>)
3400b352:	429a      	cmp	r2, r3
3400b354:	d142      	bne.n	3400b3dc <HAL_RCCEx_PeriphCLKConfig+0x1954>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400b356:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b35a:	6a1b      	ldr	r3, [r3, #32]
3400b35c:	2b00      	cmp	r3, #0
3400b35e:	d016      	beq.n	3400b38e <HAL_RCCEx_PeriphCLKConfig+0x1906>
3400b360:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b364:	6a1b      	ldr	r3, [r3, #32]
3400b366:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b36a:	d010      	beq.n	3400b38e <HAL_RCCEx_PeriphCLKConfig+0x1906>
3400b36c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b370:	6a1b      	ldr	r3, [r3, #32]
3400b372:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b376:	d00a      	beq.n	3400b38e <HAL_RCCEx_PeriphCLKConfig+0x1906>
3400b378:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b37c:	6a1b      	ldr	r3, [r3, #32]
3400b37e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b382:	d004      	beq.n	3400b38e <HAL_RCCEx_PeriphCLKConfig+0x1906>
3400b384:	f240 11dd 	movw	r1, #477	@ 0x1dd
3400b388:	4884      	ldr	r0, [pc, #528]	@ (3400b59c <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b38a:	f7f6 fcd5 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400b38e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b394:	2b00      	cmp	r3, #0
3400b396:	d005      	beq.n	3400b3a4 <HAL_RCCEx_PeriphCLKConfig+0x191c>
3400b398:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b39c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b39e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b3a2:	d904      	bls.n	3400b3ae <HAL_RCCEx_PeriphCLKConfig+0x1926>
3400b3a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
3400b3a8:	487c      	ldr	r0, [pc, #496]	@ (3400b59c <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b3aa:	f7f6 fcc5 	bl	34001d38 <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400b3ae:	4b7c      	ldr	r3, [pc, #496]	@ (3400b5a0 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b3b0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400b3b4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b3b8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b3bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b3c0:	6a1a      	ldr	r2, [r3, #32]
3400b3c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b3c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b3c8:	3b01      	subs	r3, #1
3400b3ca:	041b      	lsls	r3, r3, #16
3400b3cc:	4313      	orrs	r3, r2
3400b3ce:	4a74      	ldr	r2, [pc, #464]	@ (3400b5a0 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b3d0:	430b      	orrs	r3, r1
3400b3d2:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400b3d6:	f7fd ff75 	bl	340092c4 <LL_RCC_IC4_Enable>
3400b3da:	e052      	b.n	3400b482 <HAL_RCCEx_PeriphCLKConfig+0x19fa>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC5)
3400b3dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b3e0:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b3e4:	4b6c      	ldr	r3, [pc, #432]	@ (3400b598 <HAL_RCCEx_PeriphCLKConfig+0x1b10>)
3400b3e6:	429a      	cmp	r2, r3
3400b3e8:	d142      	bne.n	3400b470 <HAL_RCCEx_PeriphCLKConfig+0x19e8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
3400b3ea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b3ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b3f0:	2b00      	cmp	r3, #0
3400b3f2:	d016      	beq.n	3400b422 <HAL_RCCEx_PeriphCLKConfig+0x199a>
3400b3f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b3f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b3fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b3fe:	d010      	beq.n	3400b422 <HAL_RCCEx_PeriphCLKConfig+0x199a>
3400b400:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b406:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b40a:	d00a      	beq.n	3400b422 <HAL_RCCEx_PeriphCLKConfig+0x199a>
3400b40c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b412:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b416:	d004      	beq.n	3400b422 <HAL_RCCEx_PeriphCLKConfig+0x199a>
3400b418:	f44f 71f5 	mov.w	r1, #490	@ 0x1ea
3400b41c:	485f      	ldr	r0, [pc, #380]	@ (3400b59c <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b41e:	f7f6 fc8b 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));
3400b422:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b428:	2b00      	cmp	r3, #0
3400b42a:	d005      	beq.n	3400b438 <HAL_RCCEx_PeriphCLKConfig+0x19b0>
3400b42c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b436:	d904      	bls.n	3400b442 <HAL_RCCEx_PeriphCLKConfig+0x19ba>
3400b438:	f240 11eb 	movw	r1, #491	@ 0x1eb
3400b43c:	4857      	ldr	r0, [pc, #348]	@ (3400b59c <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b43e:	f7f6 fc7b 	bl	34001d38 <assert_failed>

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
3400b442:	4b57      	ldr	r3, [pc, #348]	@ (3400b5a0 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b444:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400b448:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b44c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b450:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b454:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3400b456:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b45a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b45c:	3b01      	subs	r3, #1
3400b45e:	041b      	lsls	r3, r3, #16
3400b460:	4313      	orrs	r3, r2
3400b462:	4a4f      	ldr	r2, [pc, #316]	@ (3400b5a0 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b464:	430b      	orrs	r3, r1
3400b466:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
3400b46a:	f7fd ff6b 	bl	34009344 <LL_RCC_IC5_Enable>
3400b46e:	e008      	b.n	3400b482 <HAL_RCCEx_PeriphCLKConfig+0x19fa>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_CLKP)
3400b470:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b474:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3400b478:	4b45      	ldr	r3, [pc, #276]	@ (3400b590 <HAL_RCCEx_PeriphCLKConfig+0x1b08>)
3400b47a:	429a      	cmp	r2, r3
3400b47c:	d101      	bne.n	3400b482 <HAL_RCCEx_PeriphCLKConfig+0x19fa>
    {
      LL_RCC_CLKP_Enable();
3400b47e:	f7fe fae1 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC1 clock*/
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
3400b482:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b486:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
3400b48a:	4618      	mov	r0, r3
3400b48c:	f7fd fa51 	bl	34008932 <LL_RCC_SetSDMMCClockSource>
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
3400b490:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b494:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b498:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
3400b49c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
3400b4a0:	2300      	movs	r3, #0
3400b4a2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
3400b4a6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
3400b4aa:	4603      	mov	r3, r0
3400b4ac:	460a      	mov	r2, r1
3400b4ae:	4313      	orrs	r3, r2
3400b4b0:	f000 80da 	beq.w	3400b668 <HAL_RCCEx_PeriphCLKConfig+0x1be0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
3400b4b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4b8:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b4bc:	4b39      	ldr	r3, [pc, #228]	@ (3400b5a4 <HAL_RCCEx_PeriphCLKConfig+0x1b1c>)
3400b4be:	429a      	cmp	r2, r3
3400b4c0:	d019      	beq.n	3400b4f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6e>
3400b4c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4c6:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b4ca:	4b37      	ldr	r3, [pc, #220]	@ (3400b5a8 <HAL_RCCEx_PeriphCLKConfig+0x1b20>)
3400b4cc:	429a      	cmp	r2, r3
3400b4ce:	d012      	beq.n	3400b4f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6e>
3400b4d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4d4:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b4d8:	4b34      	ldr	r3, [pc, #208]	@ (3400b5ac <HAL_RCCEx_PeriphCLKConfig+0x1b24>)
3400b4da:	429a      	cmp	r2, r3
3400b4dc:	d00b      	beq.n	3400b4f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6e>
3400b4de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4e2:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b4e6:	4b32      	ldr	r3, [pc, #200]	@ (3400b5b0 <HAL_RCCEx_PeriphCLKConfig+0x1b28>)
3400b4e8:	429a      	cmp	r2, r3
3400b4ea:	d004      	beq.n	3400b4f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6e>
3400b4ec:	f240 2105 	movw	r1, #517	@ 0x205
3400b4f0:	482a      	ldr	r0, [pc, #168]	@ (3400b59c <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b4f2:	f7f6 fc21 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC4)
3400b4f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b4fa:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b4fe:	4b2b      	ldr	r3, [pc, #172]	@ (3400b5ac <HAL_RCCEx_PeriphCLKConfig+0x1b24>)
3400b500:	429a      	cmp	r2, r3
3400b502:	d157      	bne.n	3400b5b4 <HAL_RCCEx_PeriphCLKConfig+0x1b2c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
3400b504:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b508:	6a1b      	ldr	r3, [r3, #32]
3400b50a:	2b00      	cmp	r3, #0
3400b50c:	d016      	beq.n	3400b53c <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
3400b50e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b512:	6a1b      	ldr	r3, [r3, #32]
3400b514:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b518:	d010      	beq.n	3400b53c <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
3400b51a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b51e:	6a1b      	ldr	r3, [r3, #32]
3400b520:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b524:	d00a      	beq.n	3400b53c <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
3400b526:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b52a:	6a1b      	ldr	r3, [r3, #32]
3400b52c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b530:	d004      	beq.n	3400b53c <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
3400b532:	f240 210a 	movw	r1, #522	@ 0x20a
3400b536:	4819      	ldr	r0, [pc, #100]	@ (3400b59c <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b538:	f7f6 fbfe 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
3400b53c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b542:	2b00      	cmp	r3, #0
3400b544:	d005      	beq.n	3400b552 <HAL_RCCEx_PeriphCLKConfig+0x1aca>
3400b546:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b54a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b54c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b550:	d904      	bls.n	3400b55c <HAL_RCCEx_PeriphCLKConfig+0x1ad4>
3400b552:	f240 210b 	movw	r1, #523	@ 0x20b
3400b556:	4811      	ldr	r0, [pc, #68]	@ (3400b59c <HAL_RCCEx_PeriphCLKConfig+0x1b14>)
3400b558:	f7f6 fbee 	bl	34001d38 <assert_failed>

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400b55c:	4b10      	ldr	r3, [pc, #64]	@ (3400b5a0 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b55e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400b562:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b566:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b56a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b56e:	6a1a      	ldr	r2, [r3, #32]
3400b570:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400b576:	3b01      	subs	r3, #1
3400b578:	041b      	lsls	r3, r3, #16
3400b57a:	4313      	orrs	r3, r2
3400b57c:	4a08      	ldr	r2, [pc, #32]	@ (3400b5a0 <HAL_RCCEx_PeriphCLKConfig+0x1b18>)
3400b57e:	430b      	orrs	r3, r1
3400b580:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3400b584:	f7fd fe9e 	bl	340092c4 <LL_RCC_IC4_Enable>
3400b588:	e067      	b.n	3400b65a <HAL_RCCEx_PeriphCLKConfig+0x1bd2>
3400b58a:	bf00      	nop
3400b58c:	0300001c 	.word	0x0300001c
3400b590:	0301001c 	.word	0x0301001c
3400b594:	0302001c 	.word	0x0302001c
3400b598:	0303001c 	.word	0x0303001c
3400b59c:	3401e970 	.word	0x3401e970
3400b5a0:	56028000 	.word	0x56028000
3400b5a4:	0300041c 	.word	0x0300041c
3400b5a8:	0301041c 	.word	0x0301041c
3400b5ac:	0302041c 	.word	0x0302041c
3400b5b0:	0303041c 	.word	0x0303041c
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC5)
3400b5b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5b8:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b5bc:	4ba0      	ldr	r3, [pc, #640]	@ (3400b840 <HAL_RCCEx_PeriphCLKConfig+0x1db8>)
3400b5be:	429a      	cmp	r2, r3
3400b5c0:	d142      	bne.n	3400b648 <HAL_RCCEx_PeriphCLKConfig+0x1bc0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
3400b5c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b5c8:	2b00      	cmp	r3, #0
3400b5ca:	d016      	beq.n	3400b5fa <HAL_RCCEx_PeriphCLKConfig+0x1b72>
3400b5cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b5d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b5d6:	d010      	beq.n	3400b5fa <HAL_RCCEx_PeriphCLKConfig+0x1b72>
3400b5d8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b5de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b5e2:	d00a      	beq.n	3400b5fa <HAL_RCCEx_PeriphCLKConfig+0x1b72>
3400b5e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3400b5ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b5ee:	d004      	beq.n	3400b5fa <HAL_RCCEx_PeriphCLKConfig+0x1b72>
3400b5f0:	f240 2117 	movw	r1, #535	@ 0x217
3400b5f4:	4893      	ldr	r0, [pc, #588]	@ (3400b844 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b5f6:	f7f6 fb9f 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));
3400b5fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b5fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b600:	2b00      	cmp	r3, #0
3400b602:	d005      	beq.n	3400b610 <HAL_RCCEx_PeriphCLKConfig+0x1b88>
3400b604:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b60a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b60e:	d904      	bls.n	3400b61a <HAL_RCCEx_PeriphCLKConfig+0x1b92>
3400b610:	f44f 7106 	mov.w	r1, #536	@ 0x218
3400b614:	488b      	ldr	r0, [pc, #556]	@ (3400b844 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b616:	f7f6 fb8f 	bl	34001d38 <assert_failed>

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
3400b61a:	4b8b      	ldr	r3, [pc, #556]	@ (3400b848 <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400b61c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400b620:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b624:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b628:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b62c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3400b62e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3400b634:	3b01      	subs	r3, #1
3400b636:	041b      	lsls	r3, r3, #16
3400b638:	4313      	orrs	r3, r2
3400b63a:	4a83      	ldr	r2, [pc, #524]	@ (3400b848 <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400b63c:	430b      	orrs	r3, r1
3400b63e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
3400b642:	f7fd fe7f 	bl	34009344 <LL_RCC_IC5_Enable>
3400b646:	e008      	b.n	3400b65a <HAL_RCCEx_PeriphCLKConfig+0x1bd2>
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_CLKP)
3400b648:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b64c:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3400b650:	4b7e      	ldr	r3, [pc, #504]	@ (3400b84c <HAL_RCCEx_PeriphCLKConfig+0x1dc4>)
3400b652:	429a      	cmp	r2, r3
3400b654:	d101      	bne.n	3400b65a <HAL_RCCEx_PeriphCLKConfig+0x1bd2>
    {
      LL_RCC_CLKP_Enable();
3400b656:	f7fe f9f5 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC2 clock*/
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
3400b65a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b65e:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
3400b662:	4618      	mov	r0, r3
3400b664:	f7fd f965 	bl	34008932 <LL_RCC_SetSDMMCClockSource>
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
3400b668:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b66c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b670:	f002 0301 	and.w	r3, r2, #1
3400b674:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
3400b678:	2300      	movs	r3, #0
3400b67a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
3400b67e:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
3400b682:	4603      	mov	r3, r0
3400b684:	460a      	mov	r2, r1
3400b686:	4313      	orrs	r3, r2
3400b688:	f000 8100 	beq.w	3400b88c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
3400b68c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b690:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b694:	2b00      	cmp	r3, #0
3400b696:	d02e      	beq.n	3400b6f6 <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b698:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b69c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b6a0:	2b10      	cmp	r3, #16
3400b6a2:	d028      	beq.n	3400b6f6 <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b6a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6a8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b6ac:	2b20      	cmp	r3, #32
3400b6ae:	d022      	beq.n	3400b6f6 <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b6b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6b4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b6b8:	2b30      	cmp	r3, #48	@ 0x30
3400b6ba:	d01c      	beq.n	3400b6f6 <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b6bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6c0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b6c4:	2b40      	cmp	r3, #64	@ 0x40
3400b6c6:	d016      	beq.n	3400b6f6 <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b6c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6cc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b6d0:	2b50      	cmp	r3, #80	@ 0x50
3400b6d2:	d010      	beq.n	3400b6f6 <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b6d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6d8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b6dc:	2b60      	cmp	r3, #96	@ 0x60
3400b6de:	d00a      	beq.n	3400b6f6 <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b6e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6e4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b6e8:	2b70      	cmp	r3, #112	@ 0x70
3400b6ea:	d004      	beq.n	3400b6f6 <HAL_RCCEx_PeriphCLKConfig+0x1c6e>
3400b6ec:	f240 2132 	movw	r1, #562	@ 0x232
3400b6f0:	4854      	ldr	r0, [pc, #336]	@ (3400b844 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b6f2:	f7f6 fb21 	bl	34001d38 <assert_failed>
    assert_param(IS_RCC_ADCDIVIDER(PeriphClkInit->AdcDivider));
3400b6f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b6fa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
3400b6fe:	2b00      	cmp	r3, #0
3400b700:	d006      	beq.n	3400b710 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
3400b702:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b706:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
3400b70a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b70e:	d904      	bls.n	3400b71a <HAL_RCCEx_PeriphCLKConfig+0x1c92>
3400b710:	f240 2133 	movw	r1, #563	@ 0x233
3400b714:	484b      	ldr	r0, [pc, #300]	@ (3400b844 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b716:	f7f6 fb0f 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC7)
3400b71a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b71e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b722:	2b20      	cmp	r3, #32
3400b724:	d142      	bne.n	3400b7ac <HAL_RCCEx_PeriphCLKConfig+0x1d24>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400b726:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b72a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400b72c:	2b00      	cmp	r3, #0
3400b72e:	d016      	beq.n	3400b75e <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
3400b730:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400b736:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b73a:	d010      	beq.n	3400b75e <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
3400b73c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400b742:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b746:	d00a      	beq.n	3400b75e <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
3400b748:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b74c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400b74e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b752:	d004      	beq.n	3400b75e <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
3400b754:	f44f 710e 	mov.w	r1, #568	@ 0x238
3400b758:	483a      	ldr	r0, [pc, #232]	@ (3400b844 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b75a:	f7f6 faed 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400b75e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400b764:	2b00      	cmp	r3, #0
3400b766:	d005      	beq.n	3400b774 <HAL_RCCEx_PeriphCLKConfig+0x1cec>
3400b768:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b76c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400b76e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b772:	d904      	bls.n	3400b77e <HAL_RCCEx_PeriphCLKConfig+0x1cf6>
3400b774:	f240 2139 	movw	r1, #569	@ 0x239
3400b778:	4832      	ldr	r0, [pc, #200]	@ (3400b844 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b77a:	f7f6 fadd 	bl	34001d38 <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400b77e:	4b32      	ldr	r3, [pc, #200]	@ (3400b848 <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400b780:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400b784:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b788:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b78c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b790:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400b792:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400b798:	3b01      	subs	r3, #1
3400b79a:	041b      	lsls	r3, r3, #16
3400b79c:	4313      	orrs	r3, r2
3400b79e:	4a2a      	ldr	r2, [pc, #168]	@ (3400b848 <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400b7a0:	430b      	orrs	r3, r1
3400b7a2:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400b7a6:	f7fd fe0d 	bl	340093c4 <LL_RCC_IC7_Enable>
3400b7aa:	e059      	b.n	3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1dd8>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC8)
3400b7ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7b0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b7b4:	2b30      	cmp	r3, #48	@ 0x30
3400b7b6:	d14b      	bne.n	3400b850 <HAL_RCCEx_PeriphCLKConfig+0x1dc8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400b7b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400b7be:	2b00      	cmp	r3, #0
3400b7c0:	d016      	beq.n	3400b7f0 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
3400b7c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400b7c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b7cc:	d010      	beq.n	3400b7f0 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
3400b7ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400b7d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b7d8:	d00a      	beq.n	3400b7f0 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
3400b7da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400b7e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b7e4:	d004      	beq.n	3400b7f0 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
3400b7e6:	f240 2145 	movw	r1, #581	@ 0x245
3400b7ea:	4816      	ldr	r0, [pc, #88]	@ (3400b844 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b7ec:	f7f6 faa4 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400b7f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400b7f6:	2b00      	cmp	r3, #0
3400b7f8:	d005      	beq.n	3400b806 <HAL_RCCEx_PeriphCLKConfig+0x1d7e>
3400b7fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b7fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400b800:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b804:	d904      	bls.n	3400b810 <HAL_RCCEx_PeriphCLKConfig+0x1d88>
3400b806:	f240 2146 	movw	r1, #582	@ 0x246
3400b80a:	480e      	ldr	r0, [pc, #56]	@ (3400b844 <HAL_RCCEx_PeriphCLKConfig+0x1dbc>)
3400b80c:	f7f6 fa94 	bl	34001d38 <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400b810:	4b0d      	ldr	r3, [pc, #52]	@ (3400b848 <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400b812:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400b816:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b81a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b81e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b822:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400b824:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400b82a:	3b01      	subs	r3, #1
3400b82c:	041b      	lsls	r3, r3, #16
3400b82e:	4313      	orrs	r3, r2
3400b830:	4a05      	ldr	r2, [pc, #20]	@ (3400b848 <HAL_RCCEx_PeriphCLKConfig+0x1dc0>)
3400b832:	430b      	orrs	r3, r1
3400b834:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400b838:	f7fd fe04 	bl	34009444 <LL_RCC_IC8_Enable>
3400b83c:	e010      	b.n	3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1dd8>
3400b83e:	bf00      	nop
3400b840:	0303041c 	.word	0x0303041c
3400b844:	3401e970 	.word	0x3401e970
3400b848:	56028000 	.word	0x56028000
3400b84c:	0301041c 	.word	0x0301041c
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_CLKP)
3400b850:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b854:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b858:	2b10      	cmp	r3, #16
3400b85a:	d101      	bne.n	3400b860 <HAL_RCCEx_PeriphCLKConfig+0x1dd8>
    {
      LL_RCC_CLKP_Enable();
3400b85c:	f7fe f8f2 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ADC clock source and divider */
    MODIFY_REG(RCC->CCIPR1, (RCC_CCIPR1_ADCPRE | RCC_CCIPR1_ADC12SEL), \
3400b860:	4b77      	ldr	r3, [pc, #476]	@ (3400ba40 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400b862:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
3400b866:	f423 417f 	bic.w	r1, r3, #65280	@ 0xff00
3400b86a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
3400b86e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b872:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
3400b876:	3b01      	subs	r3, #1
3400b878:	021a      	lsls	r2, r3, #8
3400b87a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b87e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3400b882:	4313      	orrs	r3, r2
3400b884:	4a6e      	ldr	r2, [pc, #440]	@ (3400ba40 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400b886:	430b      	orrs	r3, r1
3400b888:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
               (((PeriphClkInit->AdcDivider - 1U) << RCC_CCIPR1_ADCPRE_Pos) | (PeriphClkInit->AdcClockSelection)));
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
3400b88c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b890:	e9d3 2300 	ldrd	r2, r3, [r3]
3400b894:	f002 0302 	and.w	r3, r2, #2
3400b898:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
3400b89c:	2300      	movs	r3, #0
3400b89e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
3400b8a2:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
3400b8a6:	4603      	mov	r3, r0
3400b8a8:	460a      	mov	r2, r1
3400b8aa:	4313      	orrs	r3, r2
3400b8ac:	f000 80db 	beq.w	3400ba66 <HAL_RCCEx_PeriphCLKConfig+0x1fde>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));
3400b8b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8b4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400b8b8:	2b00      	cmp	r3, #0
3400b8ba:	d02e      	beq.n	3400b91a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400b8bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8c0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400b8c4:	2b01      	cmp	r3, #1
3400b8c6:	d028      	beq.n	3400b91a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400b8c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8cc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400b8d0:	2b02      	cmp	r3, #2
3400b8d2:	d022      	beq.n	3400b91a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400b8d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8d8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400b8dc:	2b03      	cmp	r3, #3
3400b8de:	d01c      	beq.n	3400b91a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400b8e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8e4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400b8e8:	2b04      	cmp	r3, #4
3400b8ea:	d016      	beq.n	3400b91a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400b8ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8f0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400b8f4:	2b05      	cmp	r3, #5
3400b8f6:	d010      	beq.n	3400b91a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400b8f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b8fc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400b900:	2b06      	cmp	r3, #6
3400b902:	d00a      	beq.n	3400b91a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400b904:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b908:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400b90c:	2b07      	cmp	r3, #7
3400b90e:	d004      	beq.n	3400b91a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
3400b910:	f240 2161 	movw	r1, #609	@ 0x261
3400b914:	484b      	ldr	r0, [pc, #300]	@ (3400ba44 <HAL_RCCEx_PeriphCLKConfig+0x1fbc>)
3400b916:	f7f6 fa0f 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC7)
3400b91a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b91e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400b922:	2b02      	cmp	r3, #2
3400b924:	d142      	bne.n	3400b9ac <HAL_RCCEx_PeriphCLKConfig+0x1f24>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400b926:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b92a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400b92c:	2b00      	cmp	r3, #0
3400b92e:	d016      	beq.n	3400b95e <HAL_RCCEx_PeriphCLKConfig+0x1ed6>
3400b930:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400b936:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b93a:	d010      	beq.n	3400b95e <HAL_RCCEx_PeriphCLKConfig+0x1ed6>
3400b93c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400b942:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b946:	d00a      	beq.n	3400b95e <HAL_RCCEx_PeriphCLKConfig+0x1ed6>
3400b948:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b94c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400b94e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b952:	d004      	beq.n	3400b95e <HAL_RCCEx_PeriphCLKConfig+0x1ed6>
3400b954:	f240 2166 	movw	r1, #614	@ 0x266
3400b958:	483a      	ldr	r0, [pc, #232]	@ (3400ba44 <HAL_RCCEx_PeriphCLKConfig+0x1fbc>)
3400b95a:	f7f6 f9ed 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400b95e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b962:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400b964:	2b00      	cmp	r3, #0
3400b966:	d005      	beq.n	3400b974 <HAL_RCCEx_PeriphCLKConfig+0x1eec>
3400b968:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b96c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400b96e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400b972:	d904      	bls.n	3400b97e <HAL_RCCEx_PeriphCLKConfig+0x1ef6>
3400b974:	f240 2167 	movw	r1, #615	@ 0x267
3400b978:	4832      	ldr	r0, [pc, #200]	@ (3400ba44 <HAL_RCCEx_PeriphCLKConfig+0x1fbc>)
3400b97a:	f7f6 f9dd 	bl	34001d38 <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400b97e:	4b30      	ldr	r3, [pc, #192]	@ (3400ba40 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400b980:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400b984:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400b988:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400b98c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b990:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400b992:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400b998:	3b01      	subs	r3, #1
3400b99a:	041b      	lsls	r3, r3, #16
3400b99c:	4313      	orrs	r3, r2
3400b99e:	4a28      	ldr	r2, [pc, #160]	@ (3400ba40 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400b9a0:	430b      	orrs	r3, r1
3400b9a2:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400b9a6:	f7fd fd0d 	bl	340093c4 <LL_RCC_IC7_Enable>
3400b9aa:	e055      	b.n	3400ba58 <HAL_RCCEx_PeriphCLKConfig+0x1fd0>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC8)
3400b9ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9b0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400b9b4:	2b03      	cmp	r3, #3
3400b9b6:	d147      	bne.n	3400ba48 <HAL_RCCEx_PeriphCLKConfig+0x1fc0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400b9b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400b9be:	2b00      	cmp	r3, #0
3400b9c0:	d016      	beq.n	3400b9f0 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
3400b9c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400b9c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400b9cc:	d010      	beq.n	3400b9f0 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
3400b9ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400b9d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400b9d8:	d00a      	beq.n	3400b9f0 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
3400b9da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400b9e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400b9e4:	d004      	beq.n	3400b9f0 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
3400b9e6:	f240 2173 	movw	r1, #627	@ 0x273
3400b9ea:	4816      	ldr	r0, [pc, #88]	@ (3400ba44 <HAL_RCCEx_PeriphCLKConfig+0x1fbc>)
3400b9ec:	f7f6 f9a4 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400b9f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400b9f6:	2b00      	cmp	r3, #0
3400b9f8:	d005      	beq.n	3400ba06 <HAL_RCCEx_PeriphCLKConfig+0x1f7e>
3400b9fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400b9fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400ba00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ba04:	d904      	bls.n	3400ba10 <HAL_RCCEx_PeriphCLKConfig+0x1f88>
3400ba06:	f44f 711d 	mov.w	r1, #628	@ 0x274
3400ba0a:	480e      	ldr	r0, [pc, #56]	@ (3400ba44 <HAL_RCCEx_PeriphCLKConfig+0x1fbc>)
3400ba0c:	f7f6 f994 	bl	34001d38 <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400ba10:	4b0b      	ldr	r3, [pc, #44]	@ (3400ba40 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400ba12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400ba16:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ba1a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ba1e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400ba24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400ba2a:	3b01      	subs	r3, #1
3400ba2c:	041b      	lsls	r3, r3, #16
3400ba2e:	4313      	orrs	r3, r2
3400ba30:	4a03      	ldr	r2, [pc, #12]	@ (3400ba40 <HAL_RCCEx_PeriphCLKConfig+0x1fb8>)
3400ba32:	430b      	orrs	r3, r1
3400ba34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400ba38:	f7fd fd04 	bl	34009444 <LL_RCC_IC8_Enable>
3400ba3c:	e00c      	b.n	3400ba58 <HAL_RCCEx_PeriphCLKConfig+0x1fd0>
3400ba3e:	bf00      	nop
3400ba40:	56028000 	.word	0x56028000
3400ba44:	3401e970 	.word	0x3401e970
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_CLKP)
3400ba48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba4c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400ba50:	2b01      	cmp	r3, #1
3400ba52:	d101      	bne.n	3400ba58 <HAL_RCCEx_PeriphCLKConfig+0x1fd0>
    {
      LL_RCC_CLKP_Enable();
3400ba54:	f7fd fff6 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of ADF1 clock*/
    __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
3400ba58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba5c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3400ba60:	4618      	mov	r0, r3
3400ba62:	f7fc fdf7 	bl	34008654 <LL_RCC_SetADFClockSource>
  }

  /*------------------------------------ CSI configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CSI) == RCC_PERIPHCLK_CSI)
3400ba66:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba6a:	e9d3 2300 	ldrd	r2, r3, [r3]
3400ba6e:	f002 0308 	and.w	r3, r2, #8
3400ba72:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
3400ba76:	2300      	movs	r3, #0
3400ba78:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
3400ba7c:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
3400ba80:	4603      	mov	r3, r0
3400ba82:	460a      	mov	r2, r1
3400ba84:	4313      	orrs	r3, r2
3400ba86:	d049      	beq.n	3400bb1c <HAL_RCCEx_PeriphCLKConfig+0x2094>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC18].ClockSelection));
3400ba88:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400ba90:	2b00      	cmp	r3, #0
3400ba92:	d019      	beq.n	3400bac8 <HAL_RCCEx_PeriphCLKConfig+0x2040>
3400ba94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ba98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400ba9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400baa0:	d012      	beq.n	3400bac8 <HAL_RCCEx_PeriphCLKConfig+0x2040>
3400baa2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400baa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400baaa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400baae:	d00b      	beq.n	3400bac8 <HAL_RCCEx_PeriphCLKConfig+0x2040>
3400bab0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3400bab8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400babc:	d004      	beq.n	3400bac8 <HAL_RCCEx_PeriphCLKConfig+0x2040>
3400babe:	f240 218e 	movw	r1, #654	@ 0x28e
3400bac2:	489e      	ldr	r0, [pc, #632]	@ (3400bd3c <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bac4:	f7f6 f938 	bl	34001d38 <assert_failed>
    assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC18].ClockDivider));
3400bac8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bacc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3400bad0:	2b00      	cmp	r3, #0
3400bad2:	d006      	beq.n	3400bae2 <HAL_RCCEx_PeriphCLKConfig+0x205a>
3400bad4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3400badc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400bae0:	d904      	bls.n	3400baec <HAL_RCCEx_PeriphCLKConfig+0x2064>
3400bae2:	f240 218f 	movw	r1, #655	@ 0x28f
3400bae6:	4895      	ldr	r0, [pc, #596]	@ (3400bd3c <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bae8:	f7f6 f926 	bl	34001d38 <assert_failed>

    /* Set IC18 configuration */
    MODIFY_REG(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL | RCC_IC18CFGR_IC18INT,
3400baec:	4b94      	ldr	r3, [pc, #592]	@ (3400bd40 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400baee:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3400baf2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400baf6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400bafa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bafe:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
3400bb02:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3400bb0a:	3b01      	subs	r3, #1
3400bb0c:	041b      	lsls	r3, r3, #16
3400bb0e:	4313      	orrs	r3, r2
3400bb10:	4a8b      	ldr	r2, [pc, #556]	@ (3400bd40 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400bb12:	430b      	orrs	r3, r1
3400bb14:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
               PeriphClkInit->ICSelection[RCC_IC18].ClockSelection | \
               ((PeriphClkInit->ICSelection[RCC_IC18].ClockDivider - 1U) << RCC_IC18CFGR_IC18INT_Pos));

    LL_RCC_IC18_Enable();
3400bb18:	f7fd fed4 	bl	340098c4 <LL_RCC_IC18_Enable>
  }

  /*---------------------- DCMIPP configuration ------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_DCMIPP) == RCC_PERIPHCLK_DCMIPP)
3400bb1c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb20:	e9d3 2300 	ldrd	r2, r3, [r3]
3400bb24:	f002 0310 	and.w	r3, r2, #16
3400bb28:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
3400bb2c:	2300      	movs	r3, #0
3400bb2e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
3400bb32:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
3400bb36:	4603      	mov	r3, r0
3400bb38:	460a      	mov	r2, r1
3400bb3a:	4313      	orrs	r3, r2
3400bb3c:	f000 8082 	beq.w	3400bc44 <HAL_RCCEx_PeriphCLKConfig+0x21bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DCMIPPCLKSOURCE(PeriphClkInit->DcmippClockSelection));
3400bb40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb44:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400bb48:	2b00      	cmp	r3, #0
3400bb4a:	d019      	beq.n	3400bb80 <HAL_RCCEx_PeriphCLKConfig+0x20f8>
3400bb4c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb50:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400bb54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3400bb58:	d012      	beq.n	3400bb80 <HAL_RCCEx_PeriphCLKConfig+0x20f8>
3400bb5a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb5e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400bb62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3400bb66:	d00b      	beq.n	3400bb80 <HAL_RCCEx_PeriphCLKConfig+0x20f8>
3400bb68:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb6c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400bb70:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3400bb74:	d004      	beq.n	3400bb80 <HAL_RCCEx_PeriphCLKConfig+0x20f8>
3400bb76:	f240 219d 	movw	r1, #669	@ 0x29d
3400bb7a:	4870      	ldr	r0, [pc, #448]	@ (3400bd3c <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bb7c:	f7f6 f8dc 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_IC17)
3400bb80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb84:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400bb88:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3400bb8c:	d14a      	bne.n	3400bc24 <HAL_RCCEx_PeriphCLKConfig+0x219c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC17].ClockSelection));
3400bb8e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3400bb96:	2b00      	cmp	r3, #0
3400bb98:	d019      	beq.n	3400bbce <HAL_RCCEx_PeriphCLKConfig+0x2146>
3400bb9a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bb9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3400bba2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400bba6:	d012      	beq.n	3400bbce <HAL_RCCEx_PeriphCLKConfig+0x2146>
3400bba8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bbac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3400bbb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400bbb4:	d00b      	beq.n	3400bbce <HAL_RCCEx_PeriphCLKConfig+0x2146>
3400bbb6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bbba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3400bbbe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400bbc2:	d004      	beq.n	3400bbce <HAL_RCCEx_PeriphCLKConfig+0x2146>
3400bbc4:	f240 21a2 	movw	r1, #674	@ 0x2a2
3400bbc8:	485c      	ldr	r0, [pc, #368]	@ (3400bd3c <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bbca:	f7f6 f8b5 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC17].ClockDivider));
3400bbce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bbd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3400bbd6:	2b00      	cmp	r3, #0
3400bbd8:	d006      	beq.n	3400bbe8 <HAL_RCCEx_PeriphCLKConfig+0x2160>
3400bbda:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bbde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3400bbe2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400bbe6:	d904      	bls.n	3400bbf2 <HAL_RCCEx_PeriphCLKConfig+0x216a>
3400bbe8:	f240 21a3 	movw	r1, #675	@ 0x2a3
3400bbec:	4853      	ldr	r0, [pc, #332]	@ (3400bd3c <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bbee:	f7f6 f8a3 	bl	34001d38 <assert_failed>

      /* Set IC17 configuration */
      MODIFY_REG(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL | RCC_IC17CFGR_IC17INT,
3400bbf2:	4b53      	ldr	r3, [pc, #332]	@ (3400bd40 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400bbf4:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
3400bbf8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400bbfc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400bc00:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc04:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
3400bc08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3400bc10:	3b01      	subs	r3, #1
3400bc12:	041b      	lsls	r3, r3, #16
3400bc14:	4313      	orrs	r3, r2
3400bc16:	4a4a      	ldr	r2, [pc, #296]	@ (3400bd40 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400bc18:	430b      	orrs	r3, r1
3400bc1a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
                 PeriphClkInit->ICSelection[RCC_IC17].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC17].ClockDivider - 1U) << RCC_IC17CFGR_IC17INT_Pos));

      LL_RCC_IC17_Enable();
3400bc1e:	f7fd fe11 	bl	34009844 <LL_RCC_IC17_Enable>
3400bc22:	e008      	b.n	3400bc36 <HAL_RCCEx_PeriphCLKConfig+0x21ae>
    }
    else if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_CLKP)
3400bc24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc28:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400bc2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3400bc30:	d101      	bne.n	3400bc36 <HAL_RCCEx_PeriphCLKConfig+0x21ae>
    {
      LL_RCC_CLKP_Enable();
3400bc32:	f7fd ff07 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the CEC clock source */
    __HAL_RCC_DCMIPP_CONFIG(PeriphClkInit->DcmippClockSelection);
3400bc36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc3a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3400bc3e:	4618      	mov	r0, r3
3400bc40:	f7fc fd34 	bl	340086ac <LL_RCC_SetDCMIPPClockSource>
  }

  /*---------------------- ETH1 configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1) == RCC_PERIPHCLK_ETH1)
3400bc44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc48:	e9d3 2300 	ldrd	r2, r3, [r3]
3400bc4c:	f002 0320 	and.w	r3, r2, #32
3400bc50:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
3400bc54:	2300      	movs	r3, #0
3400bc56:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
3400bc5a:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
3400bc5e:	4603      	mov	r3, r0
3400bc60:	460a      	mov	r2, r1
3400bc62:	4313      	orrs	r3, r2
3400bc64:	d07e      	beq.n	3400bd64 <HAL_RCCEx_PeriphCLKConfig+0x22dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1CLKSOURCE(PeriphClkInit->Eth1ClockSelection));
3400bc66:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc6a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bc6e:	2b00      	cmp	r3, #0
3400bc70:	d019      	beq.n	3400bca6 <HAL_RCCEx_PeriphCLKConfig+0x221e>
3400bc72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc76:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bc7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3400bc7e:	d012      	beq.n	3400bca6 <HAL_RCCEx_PeriphCLKConfig+0x221e>
3400bc80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc84:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bc88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3400bc8c:	d00b      	beq.n	3400bca6 <HAL_RCCEx_PeriphCLKConfig+0x221e>
3400bc8e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bc92:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bc96:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
3400bc9a:	d004      	beq.n	3400bca6 <HAL_RCCEx_PeriphCLKConfig+0x221e>
3400bc9c:	f240 21bd 	movw	r1, #701	@ 0x2bd
3400bca0:	4826      	ldr	r0, [pc, #152]	@ (3400bd3c <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bca2:	f7f6 f849 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_IC12)
3400bca6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bcaa:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bcae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3400bcb2:	d147      	bne.n	3400bd44 <HAL_RCCEx_PeriphCLKConfig+0x22bc>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC12].ClockSelection));
3400bcb4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bcb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3400bcba:	2b00      	cmp	r3, #0
3400bcbc:	d016      	beq.n	3400bcec <HAL_RCCEx_PeriphCLKConfig+0x2264>
3400bcbe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bcc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3400bcc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400bcc8:	d010      	beq.n	3400bcec <HAL_RCCEx_PeriphCLKConfig+0x2264>
3400bcca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bcce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3400bcd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400bcd4:	d00a      	beq.n	3400bcec <HAL_RCCEx_PeriphCLKConfig+0x2264>
3400bcd6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bcda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3400bcdc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400bce0:	d004      	beq.n	3400bcec <HAL_RCCEx_PeriphCLKConfig+0x2264>
3400bce2:	f240 21c2 	movw	r1, #706	@ 0x2c2
3400bce6:	4815      	ldr	r0, [pc, #84]	@ (3400bd3c <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bce8:	f7f6 f826 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC12].ClockDivider));
3400bcec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bcf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3400bcf2:	2b00      	cmp	r3, #0
3400bcf4:	d005      	beq.n	3400bd02 <HAL_RCCEx_PeriphCLKConfig+0x227a>
3400bcf6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bcfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3400bcfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400bd00:	d904      	bls.n	3400bd0c <HAL_RCCEx_PeriphCLKConfig+0x2284>
3400bd02:	f240 21c3 	movw	r1, #707	@ 0x2c3
3400bd06:	480d      	ldr	r0, [pc, #52]	@ (3400bd3c <HAL_RCCEx_PeriphCLKConfig+0x22b4>)
3400bd08:	f7f6 f816 	bl	34001d38 <assert_failed>

      /* Set IC12 configuration */
      MODIFY_REG(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL | RCC_IC12CFGR_IC12INT,
3400bd0c:	4b0c      	ldr	r3, [pc, #48]	@ (3400bd40 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400bd0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
3400bd12:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400bd16:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400bd1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd1e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
3400bd20:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3400bd26:	3b01      	subs	r3, #1
3400bd28:	041b      	lsls	r3, r3, #16
3400bd2a:	4313      	orrs	r3, r2
3400bd2c:	4a04      	ldr	r2, [pc, #16]	@ (3400bd40 <HAL_RCCEx_PeriphCLKConfig+0x22b8>)
3400bd2e:	430b      	orrs	r3, r1
3400bd30:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
                 PeriphClkInit->ICSelection[RCC_IC12].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC12].ClockDivider - 1U) << RCC_IC12CFGR_IC12INT_Pos));

      LL_RCC_IC12_Enable();
3400bd34:	f7fd fc46 	bl	340095c4 <LL_RCC_IC12_Enable>
3400bd38:	e00d      	b.n	3400bd56 <HAL_RCCEx_PeriphCLKConfig+0x22ce>
3400bd3a:	bf00      	nop
3400bd3c:	3401e970 	.word	0x3401e970
3400bd40:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_CLKP)
3400bd44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd48:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bd4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3400bd50:	d101      	bne.n	3400bd56 <HAL_RCCEx_PeriphCLKConfig+0x22ce>
    {
      LL_RCC_CLKP_Enable();
3400bd52:	f7fd fe77 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 clock source */
    __HAL_RCC_ETH1_CONFIG(PeriphClkInit->Eth1ClockSelection);
3400bd56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd5a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3400bd5e:	4618      	mov	r0, r3
3400bd60:	f7fc fcba 	bl	340086d8 <LL_RCC_SetETHClockSource>
  }

  /*---------------------- ETH1PHY configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
3400bd64:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd68:	e9d3 2300 	ldrd	r2, r3, [r3]
3400bd6c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
3400bd70:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
3400bd74:	2300      	movs	r3, #0
3400bd76:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
3400bd7a:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
3400bd7e:	4603      	mov	r3, r0
3400bd80:	460a      	mov	r2, r1
3400bd82:	4313      	orrs	r3, r2
3400bd84:	d01f      	beq.n	3400bdc6 <HAL_RCCEx_PeriphCLKConfig+0x233e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYIF(PeriphClkInit->Eth1PhyInterfaceSelection));
3400bd86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd8a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400bd8e:	2b00      	cmp	r3, #0
3400bd90:	d012      	beq.n	3400bdb8 <HAL_RCCEx_PeriphCLKConfig+0x2330>
3400bd92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bd96:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400bd9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3400bd9e:	d00b      	beq.n	3400bdb8 <HAL_RCCEx_PeriphCLKConfig+0x2330>
3400bda0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bda4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400bda8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3400bdac:	d004      	beq.n	3400bdb8 <HAL_RCCEx_PeriphCLKConfig+0x2330>
3400bdae:	f240 21dd 	movw	r1, #733	@ 0x2dd
3400bdb2:	48c1      	ldr	r0, [pc, #772]	@ (3400c0b8 <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400bdb4:	f7f5 ffc0 	bl	34001d38 <assert_failed>

    /* Configure the source of ETH1 PHY interface */
    __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyInterfaceSelection);
3400bdb8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bdbc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3400bdc0:	4618      	mov	r0, r3
3400bdc2:	f7fc fc9f 	bl	34008704 <LL_RCC_SetETHPHYInterface>
  }

  /*---------------------- ETH1 RX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1RX) == RCC_PERIPHCLK_ETH1RX)
3400bdc6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bdca:	e9d3 2300 	ldrd	r2, r3, [r3]
3400bdce:	f002 0380 	and.w	r3, r2, #128	@ 0x80
3400bdd2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
3400bdd6:	2300      	movs	r3, #0
3400bdd8:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
3400bddc:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
3400bde0:	4603      	mov	r3, r0
3400bde2:	460a      	mov	r2, r1
3400bde4:	4313      	orrs	r3, r2
3400bde6:	d018      	beq.n	3400be1a <HAL_RCCEx_PeriphCLKConfig+0x2392>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1RXCLKSOURCE(PeriphClkInit->Eth1RxClockSelection));
3400bde8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bdec:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400bdf0:	2b00      	cmp	r3, #0
3400bdf2:	d00b      	beq.n	3400be0c <HAL_RCCEx_PeriphCLKConfig+0x2384>
3400bdf4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bdf8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400bdfc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3400be00:	d004      	beq.n	3400be0c <HAL_RCCEx_PeriphCLKConfig+0x2384>
3400be02:	f240 21e7 	movw	r1, #743	@ 0x2e7
3400be06:	48ac      	ldr	r0, [pc, #688]	@ (3400c0b8 <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400be08:	f7f5 ff96 	bl	34001d38 <assert_failed>

    /* Configure the ETH1 RX clock source */
    __HAL_RCC_ETH1RX_CONFIG(PeriphClkInit->Eth1RxClockSelection);
3400be0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be10:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3400be14:	4618      	mov	r0, r3
3400be16:	f7fc fc99 	bl	3400874c <LL_RCC_SetETHREFRXClockSource>
  }

  /*---------------------- ETH1 TX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1TX) == RCC_PERIPHCLK_ETH1TX)
3400be1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be1e:	e9d3 2300 	ldrd	r2, r3, [r3]
3400be22:	f402 7380 	and.w	r3, r2, #256	@ 0x100
3400be26:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
3400be2a:	2300      	movs	r3, #0
3400be2c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
3400be30:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
3400be34:	4603      	mov	r3, r0
3400be36:	460a      	mov	r2, r1
3400be38:	4313      	orrs	r3, r2
3400be3a:	d018      	beq.n	3400be6e <HAL_RCCEx_PeriphCLKConfig+0x23e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1TXCLKSOURCE(PeriphClkInit->Eth1TxClockSelection));
3400be3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3400be44:	2b00      	cmp	r3, #0
3400be46:	d00b      	beq.n	3400be60 <HAL_RCCEx_PeriphCLKConfig+0x23d8>
3400be48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3400be50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3400be54:	d004      	beq.n	3400be60 <HAL_RCCEx_PeriphCLKConfig+0x23d8>
3400be56:	f240 21f1 	movw	r1, #753	@ 0x2f1
3400be5a:	4897      	ldr	r0, [pc, #604]	@ (3400c0b8 <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400be5c:	f7f5 ff6c 	bl	34001d38 <assert_failed>

    /* Configure the ETH1 TX clock source */
    __HAL_RCC_ETH1TX_CONFIG(PeriphClkInit->Eth1TxClockSelection);
3400be60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3400be68:	4618      	mov	r0, r3
3400be6a:	f7fc fc85 	bl	34008778 <LL_RCC_SetETHREFTXClockSource>
  }

  /*---------------------- ETH1 PTP configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PTP) == RCC_PERIPHCLK_ETH1PTP)
3400be6e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be72:	e9d3 2300 	ldrd	r2, r3, [r3]
3400be76:	f402 7300 	and.w	r3, r2, #512	@ 0x200
3400be7a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
3400be7e:	2300      	movs	r3, #0
3400be80:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
3400be84:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
3400be88:	4603      	mov	r3, r0
3400be8a:	460a      	mov	r2, r1
3400be8c:	4313      	orrs	r3, r2
3400be8e:	f000 8093 	beq.w	3400bfb8 <HAL_RCCEx_PeriphCLKConfig+0x2530>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PTPCLKSOURCE(PeriphClkInit->Eth1PtpClockSelection));
3400be92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400be96:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400be9a:	2b00      	cmp	r3, #0
3400be9c:	d016      	beq.n	3400becc <HAL_RCCEx_PeriphCLKConfig+0x2444>
3400be9e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bea2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400bea6:	2b01      	cmp	r3, #1
3400bea8:	d010      	beq.n	3400becc <HAL_RCCEx_PeriphCLKConfig+0x2444>
3400beaa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400beae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400beb2:	2b02      	cmp	r3, #2
3400beb4:	d00a      	beq.n	3400becc <HAL_RCCEx_PeriphCLKConfig+0x2444>
3400beb6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400beba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400bebe:	2b03      	cmp	r3, #3
3400bec0:	d004      	beq.n	3400becc <HAL_RCCEx_PeriphCLKConfig+0x2444>
3400bec2:	f240 21fb 	movw	r1, #763	@ 0x2fb
3400bec6:	487c      	ldr	r0, [pc, #496]	@ (3400c0b8 <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400bec8:	f7f5 ff36 	bl	34001d38 <assert_failed>
    assert_param(IS_RCC_ETH1PTPDIVIDER(PeriphClkInit->Eth1PtpDivider));
3400becc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400bed4:	2b00      	cmp	r3, #0
3400bed6:	d005      	beq.n	3400bee4 <HAL_RCCEx_PeriphCLKConfig+0x245c>
3400bed8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bedc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400bee0:	2b10      	cmp	r3, #16
3400bee2:	d904      	bls.n	3400beee <HAL_RCCEx_PeriphCLKConfig+0x2466>
3400bee4:	f44f 713f 	mov.w	r1, #764	@ 0x2fc
3400bee8:	4873      	ldr	r0, [pc, #460]	@ (3400c0b8 <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400beea:	f7f5 ff25 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_IC13)
3400beee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bef2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400bef6:	2b02      	cmp	r3, #2
3400bef8:	d142      	bne.n	3400bf80 <HAL_RCCEx_PeriphCLKConfig+0x24f8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC13].ClockSelection));
3400befa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400befe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3400bf00:	2b00      	cmp	r3, #0
3400bf02:	d016      	beq.n	3400bf32 <HAL_RCCEx_PeriphCLKConfig+0x24aa>
3400bf04:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3400bf0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400bf0e:	d010      	beq.n	3400bf32 <HAL_RCCEx_PeriphCLKConfig+0x24aa>
3400bf10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3400bf16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400bf1a:	d00a      	beq.n	3400bf32 <HAL_RCCEx_PeriphCLKConfig+0x24aa>
3400bf1c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3400bf22:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400bf26:	d004      	beq.n	3400bf32 <HAL_RCCEx_PeriphCLKConfig+0x24aa>
3400bf28:	f240 3101 	movw	r1, #769	@ 0x301
3400bf2c:	4862      	ldr	r0, [pc, #392]	@ (3400c0b8 <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400bf2e:	f7f5 ff03 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC13].ClockDivider));
3400bf32:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3400bf38:	2b00      	cmp	r3, #0
3400bf3a:	d005      	beq.n	3400bf48 <HAL_RCCEx_PeriphCLKConfig+0x24c0>
3400bf3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3400bf42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400bf46:	d904      	bls.n	3400bf52 <HAL_RCCEx_PeriphCLKConfig+0x24ca>
3400bf48:	f240 3102 	movw	r1, #770	@ 0x302
3400bf4c:	485a      	ldr	r0, [pc, #360]	@ (3400c0b8 <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400bf4e:	f7f5 fef3 	bl	34001d38 <assert_failed>

      /* Set IC13 configuration */
      MODIFY_REG(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL | RCC_IC13CFGR_IC13INT,
3400bf52:	4b5a      	ldr	r3, [pc, #360]	@ (3400c0bc <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400bf54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
3400bf58:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400bf5c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400bf60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf64:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
3400bf66:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3400bf6c:	3b01      	subs	r3, #1
3400bf6e:	041b      	lsls	r3, r3, #16
3400bf70:	4313      	orrs	r3, r2
3400bf72:	4a52      	ldr	r2, [pc, #328]	@ (3400c0bc <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400bf74:	430b      	orrs	r3, r1
3400bf76:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
                 PeriphClkInit->ICSelection[RCC_IC13].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC13].ClockDivider - 1U) << RCC_IC13CFGR_IC13INT_Pos));

      LL_RCC_IC13_Enable();
3400bf7a:	f7fd fb63 	bl	34009644 <LL_RCC_IC13_Enable>
3400bf7e:	e007      	b.n	3400bf90 <HAL_RCCEx_PeriphCLKConfig+0x2508>
    }
    else if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_CLKP)
3400bf80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf84:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400bf88:	2b01      	cmp	r3, #1
3400bf8a:	d101      	bne.n	3400bf90 <HAL_RCCEx_PeriphCLKConfig+0x2508>
    {
      LL_RCC_CLKP_Enable();
3400bf8c:	f7fd fd5a 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 PTP clock source and divider */
    MODIFY_REG(RCC->CCIPR2, (RCC_CCIPR2_ETH1PTPDIV | RCC_CCIPR2_ETH1PTPSEL), \
3400bf90:	4b4a      	ldr	r3, [pc, #296]	@ (3400c0bc <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400bf92:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3400bf96:	f023 01f3 	bic.w	r1, r3, #243	@ 0xf3
3400bf9a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bf9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400bfa2:	3b01      	subs	r3, #1
3400bfa4:	011a      	lsls	r2, r3, #4
3400bfa6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bfaa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400bfae:	4313      	orrs	r3, r2
3400bfb0:	4a42      	ldr	r2, [pc, #264]	@ (3400c0bc <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400bfb2:	430b      	orrs	r3, r1
3400bfb4:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
               (((PeriphClkInit->Eth1PtpDivider - 1U) << RCC_CCIPR2_ETH1PTPDIV_Pos) | PeriphClkInit->Eth1PtpClockSelection));
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
3400bfb8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bfbc:	e9d3 2300 	ldrd	r2, r3, [r3]
3400bfc0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
3400bfc4:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
3400bfc8:	2300      	movs	r3, #0
3400bfca:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
3400bfce:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
3400bfd2:	4603      	mov	r3, r0
3400bfd4:	460a      	mov	r2, r1
3400bfd6:	4313      	orrs	r3, r2
3400bfd8:	f000 8081 	beq.w	3400c0de <HAL_RCCEx_PeriphCLKConfig+0x2656>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));
3400bfdc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bfe0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400bfe4:	2b00      	cmp	r3, #0
3400bfe6:	d016      	beq.n	3400c016 <HAL_RCCEx_PeriphCLKConfig+0x258e>
3400bfe8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bfec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400bff0:	2b01      	cmp	r3, #1
3400bff2:	d010      	beq.n	3400c016 <HAL_RCCEx_PeriphCLKConfig+0x258e>
3400bff4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400bff8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400bffc:	2b02      	cmp	r3, #2
3400bffe:	d00a      	beq.n	3400c016 <HAL_RCCEx_PeriphCLKConfig+0x258e>
3400c000:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c004:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c008:	2b03      	cmp	r3, #3
3400c00a:	d004      	beq.n	3400c016 <HAL_RCCEx_PeriphCLKConfig+0x258e>
3400c00c:	f240 311d 	movw	r1, #797	@ 0x31d
3400c010:	4829      	ldr	r0, [pc, #164]	@ (3400c0b8 <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c012:	f7f5 fe91 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_IC19)
3400c016:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c01a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c01e:	2b02      	cmp	r3, #2
3400c020:	d14e      	bne.n	3400c0c0 <HAL_RCCEx_PeriphCLKConfig+0x2638>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
3400c022:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c026:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400c02a:	2b00      	cmp	r3, #0
3400c02c:	d019      	beq.n	3400c062 <HAL_RCCEx_PeriphCLKConfig+0x25da>
3400c02e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c032:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400c036:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c03a:	d012      	beq.n	3400c062 <HAL_RCCEx_PeriphCLKConfig+0x25da>
3400c03c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c040:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400c044:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c048:	d00b      	beq.n	3400c062 <HAL_RCCEx_PeriphCLKConfig+0x25da>
3400c04a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c04e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3400c052:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c056:	d004      	beq.n	3400c062 <HAL_RCCEx_PeriphCLKConfig+0x25da>
3400c058:	f240 3122 	movw	r1, #802	@ 0x322
3400c05c:	4816      	ldr	r0, [pc, #88]	@ (3400c0b8 <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c05e:	f7f5 fe6b 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));
3400c062:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c066:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400c06a:	2b00      	cmp	r3, #0
3400c06c:	d006      	beq.n	3400c07c <HAL_RCCEx_PeriphCLKConfig+0x25f4>
3400c06e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c072:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400c076:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c07a:	d904      	bls.n	3400c086 <HAL_RCCEx_PeriphCLKConfig+0x25fe>
3400c07c:	f240 3123 	movw	r1, #803	@ 0x323
3400c080:	480d      	ldr	r0, [pc, #52]	@ (3400c0b8 <HAL_RCCEx_PeriphCLKConfig+0x2630>)
3400c082:	f7f5 fe59 	bl	34001d38 <assert_failed>

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
3400c086:	4b0d      	ldr	r3, [pc, #52]	@ (3400c0bc <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400c088:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
3400c08c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c090:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c094:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c098:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
3400c09c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c0a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
3400c0a4:	3b01      	subs	r3, #1
3400c0a6:	041b      	lsls	r3, r3, #16
3400c0a8:	4313      	orrs	r3, r2
3400c0aa:	4a04      	ldr	r2, [pc, #16]	@ (3400c0bc <HAL_RCCEx_PeriphCLKConfig+0x2634>)
3400c0ac:	430b      	orrs	r3, r1
3400c0ae:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
3400c0b2:	f7fd fc47 	bl	34009944 <LL_RCC_IC19_Enable>
3400c0b6:	e00b      	b.n	3400c0d0 <HAL_RCCEx_PeriphCLKConfig+0x2648>
3400c0b8:	3401e970 	.word	0x3401e970
3400c0bc:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_CLKP)
3400c0c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c0c4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c0c8:	2b01      	cmp	r3, #1
3400c0ca:	d101      	bne.n	3400c0d0 <HAL_RCCEx_PeriphCLKConfig+0x2648>
    {
      LL_RCC_CLKP_Enable();
3400c0cc:	f7fd fcba 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FDCAN clock*/
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
3400c0d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c0d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400c0d8:	4618      	mov	r0, r3
3400c0da:	f7fc fb63 	bl	340087a4 <LL_RCC_SetFDCANClockSource>
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
3400c0de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c0e6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
3400c0ea:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
3400c0ee:	2300      	movs	r3, #0
3400c0f0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
3400c0f4:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
3400c0f8:	4603      	mov	r3, r0
3400c0fa:	460a      	mov	r2, r1
3400c0fc:	4313      	orrs	r3, r2
3400c0fe:	f000 80d3 	beq.w	3400c2a8 <HAL_RCCEx_PeriphCLKConfig+0x2820>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
3400c102:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c106:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c10a:	4bad      	ldr	r3, [pc, #692]	@ (3400c3c0 <HAL_RCCEx_PeriphCLKConfig+0x2938>)
3400c10c:	429a      	cmp	r2, r3
3400c10e:	d027      	beq.n	3400c160 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c110:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c114:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c118:	4baa      	ldr	r3, [pc, #680]	@ (3400c3c4 <HAL_RCCEx_PeriphCLKConfig+0x293c>)
3400c11a:	429a      	cmp	r2, r3
3400c11c:	d020      	beq.n	3400c160 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c11e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c122:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c126:	4ba8      	ldr	r3, [pc, #672]	@ (3400c3c8 <HAL_RCCEx_PeriphCLKConfig+0x2940>)
3400c128:	429a      	cmp	r2, r3
3400c12a:	d019      	beq.n	3400c160 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c12c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c130:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c134:	4ba5      	ldr	r3, [pc, #660]	@ (3400c3cc <HAL_RCCEx_PeriphCLKConfig+0x2944>)
3400c136:	429a      	cmp	r2, r3
3400c138:	d012      	beq.n	3400c160 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c13a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c13e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c142:	4ba3      	ldr	r3, [pc, #652]	@ (3400c3d0 <HAL_RCCEx_PeriphCLKConfig+0x2948>)
3400c144:	429a      	cmp	r2, r3
3400c146:	d00b      	beq.n	3400c160 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c148:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c14c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c150:	4ba0      	ldr	r3, [pc, #640]	@ (3400c3d4 <HAL_RCCEx_PeriphCLKConfig+0x294c>)
3400c152:	429a      	cmp	r2, r3
3400c154:	d004      	beq.n	3400c160 <HAL_RCCEx_PeriphCLKConfig+0x26d8>
3400c156:	f240 313d 	movw	r1, #829	@ 0x33d
3400c15a:	489f      	ldr	r0, [pc, #636]	@ (3400c3d8 <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c15c:	f7f5 fdec 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC10)
3400c160:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c164:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c168:	4b97      	ldr	r3, [pc, #604]	@ (3400c3c8 <HAL_RCCEx_PeriphCLKConfig+0x2940>)
3400c16a:	429a      	cmp	r2, r3
3400c16c:	d142      	bne.n	3400c1f4 <HAL_RCCEx_PeriphCLKConfig+0x276c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400c16e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c174:	2b00      	cmp	r3, #0
3400c176:	d016      	beq.n	3400c1a6 <HAL_RCCEx_PeriphCLKConfig+0x271e>
3400c178:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c17c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c17e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c182:	d010      	beq.n	3400c1a6 <HAL_RCCEx_PeriphCLKConfig+0x271e>
3400c184:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c18a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c18e:	d00a      	beq.n	3400c1a6 <HAL_RCCEx_PeriphCLKConfig+0x271e>
3400c190:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c194:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c196:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c19a:	d004      	beq.n	3400c1a6 <HAL_RCCEx_PeriphCLKConfig+0x271e>
3400c19c:	f240 3142 	movw	r1, #834	@ 0x342
3400c1a0:	488d      	ldr	r0, [pc, #564]	@ (3400c3d8 <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c1a2:	f7f5 fdc9 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400c1a6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c1ac:	2b00      	cmp	r3, #0
3400c1ae:	d005      	beq.n	3400c1bc <HAL_RCCEx_PeriphCLKConfig+0x2734>
3400c1b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c1b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c1ba:	d904      	bls.n	3400c1c6 <HAL_RCCEx_PeriphCLKConfig+0x273e>
3400c1bc:	f240 3143 	movw	r1, #835	@ 0x343
3400c1c0:	4885      	ldr	r0, [pc, #532]	@ (3400c3d8 <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c1c2:	f7f5 fdb9 	bl	34001d38 <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400c1c6:	4b85      	ldr	r3, [pc, #532]	@ (3400c3dc <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c1c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400c1cc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c1d0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c1d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400c1da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c1e0:	3b01      	subs	r3, #1
3400c1e2:	041b      	lsls	r3, r3, #16
3400c1e4:	4313      	orrs	r3, r2
3400c1e6:	4a7d      	ldr	r2, [pc, #500]	@ (3400c3dc <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c1e8:	430b      	orrs	r3, r1
3400c1ea:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400c1ee:	f7fd f9a9 	bl	34009544 <LL_RCC_IC10_Enable>
3400c1f2:	e052      	b.n	3400c29a <HAL_RCCEx_PeriphCLKConfig+0x2812>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC15)
3400c1f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c1f8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c1fc:	4b73      	ldr	r3, [pc, #460]	@ (3400c3cc <HAL_RCCEx_PeriphCLKConfig+0x2944>)
3400c1fe:	429a      	cmp	r2, r3
3400c200:	d142      	bne.n	3400c288 <HAL_RCCEx_PeriphCLKConfig+0x2800>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400c202:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c206:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c208:	2b00      	cmp	r3, #0
3400c20a:	d016      	beq.n	3400c23a <HAL_RCCEx_PeriphCLKConfig+0x27b2>
3400c20c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c210:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c212:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c216:	d010      	beq.n	3400c23a <HAL_RCCEx_PeriphCLKConfig+0x27b2>
3400c218:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c21c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c21e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c222:	d00a      	beq.n	3400c23a <HAL_RCCEx_PeriphCLKConfig+0x27b2>
3400c224:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c228:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c22a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c22e:	d004      	beq.n	3400c23a <HAL_RCCEx_PeriphCLKConfig+0x27b2>
3400c230:	f240 314f 	movw	r1, #847	@ 0x34f
3400c234:	4868      	ldr	r0, [pc, #416]	@ (3400c3d8 <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c236:	f7f5 fd7f 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400c23a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c23e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c240:	2b00      	cmp	r3, #0
3400c242:	d005      	beq.n	3400c250 <HAL_RCCEx_PeriphCLKConfig+0x27c8>
3400c244:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c248:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c24a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c24e:	d904      	bls.n	3400c25a <HAL_RCCEx_PeriphCLKConfig+0x27d2>
3400c250:	f44f 7154 	mov.w	r1, #848	@ 0x350
3400c254:	4860      	ldr	r0, [pc, #384]	@ (3400c3d8 <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c256:	f7f5 fd6f 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400c25a:	4b60      	ldr	r3, [pc, #384]	@ (3400c3dc <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c25c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400c260:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c264:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c268:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c26c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400c26e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c272:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c274:	3b01      	subs	r3, #1
3400c276:	041b      	lsls	r3, r3, #16
3400c278:	4313      	orrs	r3, r2
3400c27a:	4a58      	ldr	r2, [pc, #352]	@ (3400c3dc <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c27c:	430b      	orrs	r3, r1
3400c27e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400c282:	f7fd fa5f 	bl	34009744 <LL_RCC_IC15_Enable>
3400c286:	e008      	b.n	3400c29a <HAL_RCCEx_PeriphCLKConfig+0x2812>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_CLKP)
3400c288:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c28c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3400c290:	4b4c      	ldr	r3, [pc, #304]	@ (3400c3c4 <HAL_RCCEx_PeriphCLKConfig+0x293c>)
3400c292:	429a      	cmp	r2, r3
3400c294:	d101      	bne.n	3400c29a <HAL_RCCEx_PeriphCLKConfig+0x2812>
    {
      LL_RCC_CLKP_Enable();
3400c296:	f7fd fbd5 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C1 clock*/
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
3400c29a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c29e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400c2a2:	4618      	mov	r0, r3
3400c2a4:	f7fc faaa 	bl	340087fc <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
3400c2a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c2b0:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
3400c2b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
3400c2b8:	2300      	movs	r3, #0
3400c2ba:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
3400c2be:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
3400c2c2:	4603      	mov	r3, r0
3400c2c4:	460a      	mov	r2, r1
3400c2c6:	4313      	orrs	r3, r2
3400c2c8:	f000 80f0 	beq.w	3400c4ac <HAL_RCCEx_PeriphCLKConfig+0x2a24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
3400c2cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2d0:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c2d4:	4b42      	ldr	r3, [pc, #264]	@ (3400c3e0 <HAL_RCCEx_PeriphCLKConfig+0x2958>)
3400c2d6:	429a      	cmp	r2, r3
3400c2d8:	d027      	beq.n	3400c32a <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c2da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2de:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c2e2:	4b40      	ldr	r3, [pc, #256]	@ (3400c3e4 <HAL_RCCEx_PeriphCLKConfig+0x295c>)
3400c2e4:	429a      	cmp	r2, r3
3400c2e6:	d020      	beq.n	3400c32a <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c2e8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2ec:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c2f0:	4b3d      	ldr	r3, [pc, #244]	@ (3400c3e8 <HAL_RCCEx_PeriphCLKConfig+0x2960>)
3400c2f2:	429a      	cmp	r2, r3
3400c2f4:	d019      	beq.n	3400c32a <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c2f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c2fa:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c2fe:	4b3b      	ldr	r3, [pc, #236]	@ (3400c3ec <HAL_RCCEx_PeriphCLKConfig+0x2964>)
3400c300:	429a      	cmp	r2, r3
3400c302:	d012      	beq.n	3400c32a <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c304:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c308:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c30c:	4b38      	ldr	r3, [pc, #224]	@ (3400c3f0 <HAL_RCCEx_PeriphCLKConfig+0x2968>)
3400c30e:	429a      	cmp	r2, r3
3400c310:	d00b      	beq.n	3400c32a <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c312:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c316:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c31a:	4b36      	ldr	r3, [pc, #216]	@ (3400c3f4 <HAL_RCCEx_PeriphCLKConfig+0x296c>)
3400c31c:	429a      	cmp	r2, r3
3400c31e:	d004      	beq.n	3400c32a <HAL_RCCEx_PeriphCLKConfig+0x28a2>
3400c320:	f240 316a 	movw	r1, #874	@ 0x36a
3400c324:	482c      	ldr	r0, [pc, #176]	@ (3400c3d8 <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c326:	f7f5 fd07 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC10)
3400c32a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c32e:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c332:	4b2d      	ldr	r3, [pc, #180]	@ (3400c3e8 <HAL_RCCEx_PeriphCLKConfig+0x2960>)
3400c334:	429a      	cmp	r2, r3
3400c336:	d15f      	bne.n	3400c3f8 <HAL_RCCEx_PeriphCLKConfig+0x2970>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400c338:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c33c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c33e:	2b00      	cmp	r3, #0
3400c340:	d016      	beq.n	3400c370 <HAL_RCCEx_PeriphCLKConfig+0x28e8>
3400c342:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c346:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c348:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c34c:	d010      	beq.n	3400c370 <HAL_RCCEx_PeriphCLKConfig+0x28e8>
3400c34e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c352:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c354:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c358:	d00a      	beq.n	3400c370 <HAL_RCCEx_PeriphCLKConfig+0x28e8>
3400c35a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c35e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c360:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c364:	d004      	beq.n	3400c370 <HAL_RCCEx_PeriphCLKConfig+0x28e8>
3400c366:	f240 316f 	movw	r1, #879	@ 0x36f
3400c36a:	481b      	ldr	r0, [pc, #108]	@ (3400c3d8 <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c36c:	f7f5 fce4 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400c370:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c376:	2b00      	cmp	r3, #0
3400c378:	d005      	beq.n	3400c386 <HAL_RCCEx_PeriphCLKConfig+0x28fe>
3400c37a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c37e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c380:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c384:	d904      	bls.n	3400c390 <HAL_RCCEx_PeriphCLKConfig+0x2908>
3400c386:	f44f 715c 	mov.w	r1, #880	@ 0x370
3400c38a:	4813      	ldr	r0, [pc, #76]	@ (3400c3d8 <HAL_RCCEx_PeriphCLKConfig+0x2950>)
3400c38c:	f7f5 fcd4 	bl	34001d38 <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400c390:	4b12      	ldr	r3, [pc, #72]	@ (3400c3dc <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c392:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400c396:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c39a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c39e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c3a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400c3a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c3a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c3aa:	3b01      	subs	r3, #1
3400c3ac:	041b      	lsls	r3, r3, #16
3400c3ae:	4313      	orrs	r3, r2
3400c3b0:	4a0a      	ldr	r2, [pc, #40]	@ (3400c3dc <HAL_RCCEx_PeriphCLKConfig+0x2954>)
3400c3b2:	430b      	orrs	r3, r1
3400c3b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400c3b8:	f7fd f8c4 	bl	34009544 <LL_RCC_IC10_Enable>
3400c3bc:	e06f      	b.n	3400c49e <HAL_RCCEx_PeriphCLKConfig+0x2a16>
3400c3be:	bf00      	nop
3400c3c0:	0700000c 	.word	0x0700000c
3400c3c4:	0701000c 	.word	0x0701000c
3400c3c8:	0702000c 	.word	0x0702000c
3400c3cc:	0703000c 	.word	0x0703000c
3400c3d0:	0704000c 	.word	0x0704000c
3400c3d4:	0705000c 	.word	0x0705000c
3400c3d8:	3401e970 	.word	0x3401e970
3400c3dc:	56028000 	.word	0x56028000
3400c3e0:	0700040c 	.word	0x0700040c
3400c3e4:	0701040c 	.word	0x0701040c
3400c3e8:	0702040c 	.word	0x0702040c
3400c3ec:	0703040c 	.word	0x0703040c
3400c3f0:	0704040c 	.word	0x0704040c
3400c3f4:	0705040c 	.word	0x0705040c
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC15)
3400c3f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c3fc:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c400:	4b95      	ldr	r3, [pc, #596]	@ (3400c658 <HAL_RCCEx_PeriphCLKConfig+0x2bd0>)
3400c402:	429a      	cmp	r2, r3
3400c404:	d142      	bne.n	3400c48c <HAL_RCCEx_PeriphCLKConfig+0x2a04>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400c406:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c40a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c40c:	2b00      	cmp	r3, #0
3400c40e:	d016      	beq.n	3400c43e <HAL_RCCEx_PeriphCLKConfig+0x29b6>
3400c410:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c414:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c416:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c41a:	d010      	beq.n	3400c43e <HAL_RCCEx_PeriphCLKConfig+0x29b6>
3400c41c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c420:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c422:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c426:	d00a      	beq.n	3400c43e <HAL_RCCEx_PeriphCLKConfig+0x29b6>
3400c428:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c42c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c42e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c432:	d004      	beq.n	3400c43e <HAL_RCCEx_PeriphCLKConfig+0x29b6>
3400c434:	f44f 715f 	mov.w	r1, #892	@ 0x37c
3400c438:	4888      	ldr	r0, [pc, #544]	@ (3400c65c <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c43a:	f7f5 fc7d 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400c43e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c442:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c444:	2b00      	cmp	r3, #0
3400c446:	d005      	beq.n	3400c454 <HAL_RCCEx_PeriphCLKConfig+0x29cc>
3400c448:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c44c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c44e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c452:	d904      	bls.n	3400c45e <HAL_RCCEx_PeriphCLKConfig+0x29d6>
3400c454:	f240 317d 	movw	r1, #893	@ 0x37d
3400c458:	4880      	ldr	r0, [pc, #512]	@ (3400c65c <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c45a:	f7f5 fc6d 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400c45e:	4b80      	ldr	r3, [pc, #512]	@ (3400c660 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c460:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400c464:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c468:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c46c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c470:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400c472:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c476:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c478:	3b01      	subs	r3, #1
3400c47a:	041b      	lsls	r3, r3, #16
3400c47c:	4313      	orrs	r3, r2
3400c47e:	4a78      	ldr	r2, [pc, #480]	@ (3400c660 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c480:	430b      	orrs	r3, r1
3400c482:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400c486:	f7fd f95d 	bl	34009744 <LL_RCC_IC15_Enable>
3400c48a:	e008      	b.n	3400c49e <HAL_RCCEx_PeriphCLKConfig+0x2a16>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_CLKP)
3400c48c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c490:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3400c494:	4b73      	ldr	r3, [pc, #460]	@ (3400c664 <HAL_RCCEx_PeriphCLKConfig+0x2bdc>)
3400c496:	429a      	cmp	r2, r3
3400c498:	d101      	bne.n	3400c49e <HAL_RCCEx_PeriphCLKConfig+0x2a16>
    {
      LL_RCC_CLKP_Enable();
3400c49a:	f7fd fad3 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C2 clock*/
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
3400c49e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4a2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
3400c4a6:	4618      	mov	r0, r3
3400c4a8:	f7fc f9a8 	bl	340087fc <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C3 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
3400c4ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c4b4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
3400c4b8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
3400c4bc:	2300      	movs	r3, #0
3400c4be:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
3400c4c2:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
3400c4c6:	4603      	mov	r3, r0
3400c4c8:	460a      	mov	r2, r1
3400c4ca:	4313      	orrs	r3, r2
3400c4cc:	f000 80e8 	beq.w	3400c6a0 <HAL_RCCEx_PeriphCLKConfig+0x2c18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
3400c4d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4d4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c4d8:	4b63      	ldr	r3, [pc, #396]	@ (3400c668 <HAL_RCCEx_PeriphCLKConfig+0x2be0>)
3400c4da:	429a      	cmp	r2, r3
3400c4dc:	d027      	beq.n	3400c52e <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c4de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4e2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c4e6:	4b61      	ldr	r3, [pc, #388]	@ (3400c66c <HAL_RCCEx_PeriphCLKConfig+0x2be4>)
3400c4e8:	429a      	cmp	r2, r3
3400c4ea:	d020      	beq.n	3400c52e <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c4ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4f0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c4f4:	4b5e      	ldr	r3, [pc, #376]	@ (3400c670 <HAL_RCCEx_PeriphCLKConfig+0x2be8>)
3400c4f6:	429a      	cmp	r2, r3
3400c4f8:	d019      	beq.n	3400c52e <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c4fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c4fe:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c502:	4b5c      	ldr	r3, [pc, #368]	@ (3400c674 <HAL_RCCEx_PeriphCLKConfig+0x2bec>)
3400c504:	429a      	cmp	r2, r3
3400c506:	d012      	beq.n	3400c52e <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c508:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c50c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c510:	4b59      	ldr	r3, [pc, #356]	@ (3400c678 <HAL_RCCEx_PeriphCLKConfig+0x2bf0>)
3400c512:	429a      	cmp	r2, r3
3400c514:	d00b      	beq.n	3400c52e <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c516:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c51a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c51e:	4b57      	ldr	r3, [pc, #348]	@ (3400c67c <HAL_RCCEx_PeriphCLKConfig+0x2bf4>)
3400c520:	429a      	cmp	r2, r3
3400c522:	d004      	beq.n	3400c52e <HAL_RCCEx_PeriphCLKConfig+0x2aa6>
3400c524:	f240 3197 	movw	r1, #919	@ 0x397
3400c528:	484c      	ldr	r0, [pc, #304]	@ (3400c65c <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c52a:	f7f5 fc05 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC10)
3400c52e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c532:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c536:	4b4e      	ldr	r3, [pc, #312]	@ (3400c670 <HAL_RCCEx_PeriphCLKConfig+0x2be8>)
3400c538:	429a      	cmp	r2, r3
3400c53a:	d142      	bne.n	3400c5c2 <HAL_RCCEx_PeriphCLKConfig+0x2b3a>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400c53c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c542:	2b00      	cmp	r3, #0
3400c544:	d016      	beq.n	3400c574 <HAL_RCCEx_PeriphCLKConfig+0x2aec>
3400c546:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c54a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c54c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c550:	d010      	beq.n	3400c574 <HAL_RCCEx_PeriphCLKConfig+0x2aec>
3400c552:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c558:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c55c:	d00a      	beq.n	3400c574 <HAL_RCCEx_PeriphCLKConfig+0x2aec>
3400c55e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c562:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c564:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c568:	d004      	beq.n	3400c574 <HAL_RCCEx_PeriphCLKConfig+0x2aec>
3400c56a:	f44f 7167 	mov.w	r1, #924	@ 0x39c
3400c56e:	483b      	ldr	r0, [pc, #236]	@ (3400c65c <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c570:	f7f5 fbe2 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400c574:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c57a:	2b00      	cmp	r3, #0
3400c57c:	d005      	beq.n	3400c58a <HAL_RCCEx_PeriphCLKConfig+0x2b02>
3400c57e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c588:	d904      	bls.n	3400c594 <HAL_RCCEx_PeriphCLKConfig+0x2b0c>
3400c58a:	f240 319d 	movw	r1, #925	@ 0x39d
3400c58e:	4833      	ldr	r0, [pc, #204]	@ (3400c65c <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c590:	f7f5 fbd2 	bl	34001d38 <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400c594:	4b32      	ldr	r3, [pc, #200]	@ (3400c660 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c596:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400c59a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c59e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c5a2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400c5a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c5ae:	3b01      	subs	r3, #1
3400c5b0:	041b      	lsls	r3, r3, #16
3400c5b2:	4313      	orrs	r3, r2
3400c5b4:	4a2a      	ldr	r2, [pc, #168]	@ (3400c660 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c5b6:	430b      	orrs	r3, r1
3400c5b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400c5bc:	f7fc ffc2 	bl	34009544 <LL_RCC_IC10_Enable>
3400c5c0:	e067      	b.n	3400c692 <HAL_RCCEx_PeriphCLKConfig+0x2c0a>
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC15)
3400c5c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5c6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c5ca:	4b2a      	ldr	r3, [pc, #168]	@ (3400c674 <HAL_RCCEx_PeriphCLKConfig+0x2bec>)
3400c5cc:	429a      	cmp	r2, r3
3400c5ce:	d157      	bne.n	3400c680 <HAL_RCCEx_PeriphCLKConfig+0x2bf8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400c5d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c5d6:	2b00      	cmp	r3, #0
3400c5d8:	d016      	beq.n	3400c608 <HAL_RCCEx_PeriphCLKConfig+0x2b80>
3400c5da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c5e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c5e4:	d010      	beq.n	3400c608 <HAL_RCCEx_PeriphCLKConfig+0x2b80>
3400c5e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c5ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c5f0:	d00a      	beq.n	3400c608 <HAL_RCCEx_PeriphCLKConfig+0x2b80>
3400c5f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c5f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c5f8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c5fc:	d004      	beq.n	3400c608 <HAL_RCCEx_PeriphCLKConfig+0x2b80>
3400c5fe:	f240 31a9 	movw	r1, #937	@ 0x3a9
3400c602:	4816      	ldr	r0, [pc, #88]	@ (3400c65c <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c604:	f7f5 fb98 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400c608:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c60c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c60e:	2b00      	cmp	r3, #0
3400c610:	d005      	beq.n	3400c61e <HAL_RCCEx_PeriphCLKConfig+0x2b96>
3400c612:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c616:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c618:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c61c:	d904      	bls.n	3400c628 <HAL_RCCEx_PeriphCLKConfig+0x2ba0>
3400c61e:	f240 31aa 	movw	r1, #938	@ 0x3aa
3400c622:	480e      	ldr	r0, [pc, #56]	@ (3400c65c <HAL_RCCEx_PeriphCLKConfig+0x2bd4>)
3400c624:	f7f5 fb88 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400c628:	4b0d      	ldr	r3, [pc, #52]	@ (3400c660 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c62a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400c62e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c632:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c636:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c63a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400c63c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c640:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c642:	3b01      	subs	r3, #1
3400c644:	041b      	lsls	r3, r3, #16
3400c646:	4313      	orrs	r3, r2
3400c648:	4a05      	ldr	r2, [pc, #20]	@ (3400c660 <HAL_RCCEx_PeriphCLKConfig+0x2bd8>)
3400c64a:	430b      	orrs	r3, r1
3400c64c:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400c650:	f7fd f878 	bl	34009744 <LL_RCC_IC15_Enable>
3400c654:	e01d      	b.n	3400c692 <HAL_RCCEx_PeriphCLKConfig+0x2c0a>
3400c656:	bf00      	nop
3400c658:	0703040c 	.word	0x0703040c
3400c65c:	3401e970 	.word	0x3401e970
3400c660:	56028000 	.word	0x56028000
3400c664:	0701040c 	.word	0x0701040c
3400c668:	0700080c 	.word	0x0700080c
3400c66c:	0701080c 	.word	0x0701080c
3400c670:	0702080c 	.word	0x0702080c
3400c674:	0703080c 	.word	0x0703080c
3400c678:	0704080c 	.word	0x0704080c
3400c67c:	0705080c 	.word	0x0705080c
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_CLKP)
3400c680:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c684:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3400c688:	4b70      	ldr	r3, [pc, #448]	@ (3400c84c <HAL_RCCEx_PeriphCLKConfig+0x2dc4>)
3400c68a:	429a      	cmp	r2, r3
3400c68c:	d101      	bne.n	3400c692 <HAL_RCCEx_PeriphCLKConfig+0x2c0a>
    {
      LL_RCC_CLKP_Enable();
3400c68e:	f7fd f9d9 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C3 clock*/
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
3400c692:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c696:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
3400c69a:	4618      	mov	r0, r3
3400c69c:	f7fc f8ae 	bl	340087fc <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
3400c6a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c6a8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
3400c6ac:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
3400c6b0:	2300      	movs	r3, #0
3400c6b2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
3400c6b6:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
3400c6ba:	4603      	mov	r3, r0
3400c6bc:	460a      	mov	r2, r1
3400c6be:	4313      	orrs	r3, r2
3400c6c0:	f000 80e6 	beq.w	3400c890 <HAL_RCCEx_PeriphCLKConfig+0x2e08>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
3400c6c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c6c8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c6cc:	4b60      	ldr	r3, [pc, #384]	@ (3400c850 <HAL_RCCEx_PeriphCLKConfig+0x2dc8>)
3400c6ce:	429a      	cmp	r2, r3
3400c6d0:	d027      	beq.n	3400c722 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c6d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c6d6:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c6da:	4b5e      	ldr	r3, [pc, #376]	@ (3400c854 <HAL_RCCEx_PeriphCLKConfig+0x2dcc>)
3400c6dc:	429a      	cmp	r2, r3
3400c6de:	d020      	beq.n	3400c722 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c6e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c6e4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c6e8:	4b5b      	ldr	r3, [pc, #364]	@ (3400c858 <HAL_RCCEx_PeriphCLKConfig+0x2dd0>)
3400c6ea:	429a      	cmp	r2, r3
3400c6ec:	d019      	beq.n	3400c722 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c6ee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c6f2:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c6f6:	4b59      	ldr	r3, [pc, #356]	@ (3400c85c <HAL_RCCEx_PeriphCLKConfig+0x2dd4>)
3400c6f8:	429a      	cmp	r2, r3
3400c6fa:	d012      	beq.n	3400c722 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c6fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c700:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c704:	4b56      	ldr	r3, [pc, #344]	@ (3400c860 <HAL_RCCEx_PeriphCLKConfig+0x2dd8>)
3400c706:	429a      	cmp	r2, r3
3400c708:	d00b      	beq.n	3400c722 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c70a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c70e:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c712:	4b54      	ldr	r3, [pc, #336]	@ (3400c864 <HAL_RCCEx_PeriphCLKConfig+0x2ddc>)
3400c714:	429a      	cmp	r2, r3
3400c716:	d004      	beq.n	3400c722 <HAL_RCCEx_PeriphCLKConfig+0x2c9a>
3400c718:	f44f 7171 	mov.w	r1, #964	@ 0x3c4
3400c71c:	4852      	ldr	r0, [pc, #328]	@ (3400c868 <HAL_RCCEx_PeriphCLKConfig+0x2de0>)
3400c71e:	f7f5 fb0b 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC10)
3400c722:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c726:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c72a:	4b4b      	ldr	r3, [pc, #300]	@ (3400c858 <HAL_RCCEx_PeriphCLKConfig+0x2dd0>)
3400c72c:	429a      	cmp	r2, r3
3400c72e:	d142      	bne.n	3400c7b6 <HAL_RCCEx_PeriphCLKConfig+0x2d2e>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400c730:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c736:	2b00      	cmp	r3, #0
3400c738:	d016      	beq.n	3400c768 <HAL_RCCEx_PeriphCLKConfig+0x2ce0>
3400c73a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c73e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c740:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c744:	d010      	beq.n	3400c768 <HAL_RCCEx_PeriphCLKConfig+0x2ce0>
3400c746:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c74a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c74c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c750:	d00a      	beq.n	3400c768 <HAL_RCCEx_PeriphCLKConfig+0x2ce0>
3400c752:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c758:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c75c:	d004      	beq.n	3400c768 <HAL_RCCEx_PeriphCLKConfig+0x2ce0>
3400c75e:	f240 31c9 	movw	r1, #969	@ 0x3c9
3400c762:	4841      	ldr	r0, [pc, #260]	@ (3400c868 <HAL_RCCEx_PeriphCLKConfig+0x2de0>)
3400c764:	f7f5 fae8 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400c768:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c76c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c76e:	2b00      	cmp	r3, #0
3400c770:	d005      	beq.n	3400c77e <HAL_RCCEx_PeriphCLKConfig+0x2cf6>
3400c772:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c778:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c77c:	d904      	bls.n	3400c788 <HAL_RCCEx_PeriphCLKConfig+0x2d00>
3400c77e:	f240 31ca 	movw	r1, #970	@ 0x3ca
3400c782:	4839      	ldr	r0, [pc, #228]	@ (3400c868 <HAL_RCCEx_PeriphCLKConfig+0x2de0>)
3400c784:	f7f5 fad8 	bl	34001d38 <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400c788:	4b38      	ldr	r3, [pc, #224]	@ (3400c86c <HAL_RCCEx_PeriphCLKConfig+0x2de4>)
3400c78a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400c78e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c792:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c796:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c79a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400c79c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c7a2:	3b01      	subs	r3, #1
3400c7a4:	041b      	lsls	r3, r3, #16
3400c7a6:	4313      	orrs	r3, r2
3400c7a8:	4a30      	ldr	r2, [pc, #192]	@ (3400c86c <HAL_RCCEx_PeriphCLKConfig+0x2de4>)
3400c7aa:	430b      	orrs	r3, r1
3400c7ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400c7b0:	f7fc fec8 	bl	34009544 <LL_RCC_IC10_Enable>
3400c7b4:	e065      	b.n	3400c882 <HAL_RCCEx_PeriphCLKConfig+0x2dfa>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC15)
3400c7b6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7ba:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c7be:	4b27      	ldr	r3, [pc, #156]	@ (3400c85c <HAL_RCCEx_PeriphCLKConfig+0x2dd4>)
3400c7c0:	429a      	cmp	r2, r3
3400c7c2:	d155      	bne.n	3400c870 <HAL_RCCEx_PeriphCLKConfig+0x2de8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400c7c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c7ca:	2b00      	cmp	r3, #0
3400c7cc:	d016      	beq.n	3400c7fc <HAL_RCCEx_PeriphCLKConfig+0x2d74>
3400c7ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c7d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c7d8:	d010      	beq.n	3400c7fc <HAL_RCCEx_PeriphCLKConfig+0x2d74>
3400c7da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c7e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c7e4:	d00a      	beq.n	3400c7fc <HAL_RCCEx_PeriphCLKConfig+0x2d74>
3400c7e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c7ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c7ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c7f0:	d004      	beq.n	3400c7fc <HAL_RCCEx_PeriphCLKConfig+0x2d74>
3400c7f2:	f240 31d6 	movw	r1, #982	@ 0x3d6
3400c7f6:	481c      	ldr	r0, [pc, #112]	@ (3400c868 <HAL_RCCEx_PeriphCLKConfig+0x2de0>)
3400c7f8:	f7f5 fa9e 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400c7fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c800:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c802:	2b00      	cmp	r3, #0
3400c804:	d005      	beq.n	3400c812 <HAL_RCCEx_PeriphCLKConfig+0x2d8a>
3400c806:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c80a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c80c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c810:	d904      	bls.n	3400c81c <HAL_RCCEx_PeriphCLKConfig+0x2d94>
3400c812:	f240 31d7 	movw	r1, #983	@ 0x3d7
3400c816:	4814      	ldr	r0, [pc, #80]	@ (3400c868 <HAL_RCCEx_PeriphCLKConfig+0x2de0>)
3400c818:	f7f5 fa8e 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400c81c:	4b13      	ldr	r3, [pc, #76]	@ (3400c86c <HAL_RCCEx_PeriphCLKConfig+0x2de4>)
3400c81e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400c822:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c826:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c82a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c82e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400c830:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c834:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c836:	3b01      	subs	r3, #1
3400c838:	041b      	lsls	r3, r3, #16
3400c83a:	4313      	orrs	r3, r2
3400c83c:	4a0b      	ldr	r2, [pc, #44]	@ (3400c86c <HAL_RCCEx_PeriphCLKConfig+0x2de4>)
3400c83e:	430b      	orrs	r3, r1
3400c840:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400c844:	f7fc ff7e 	bl	34009744 <LL_RCC_IC15_Enable>
3400c848:	e01b      	b.n	3400c882 <HAL_RCCEx_PeriphCLKConfig+0x2dfa>
3400c84a:	bf00      	nop
3400c84c:	0701080c 	.word	0x0701080c
3400c850:	07000c0c 	.word	0x07000c0c
3400c854:	07010c0c 	.word	0x07010c0c
3400c858:	07020c0c 	.word	0x07020c0c
3400c85c:	07030c0c 	.word	0x07030c0c
3400c860:	07040c0c 	.word	0x07040c0c
3400c864:	07050c0c 	.word	0x07050c0c
3400c868:	3401e970 	.word	0x3401e970
3400c86c:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_CLKP)
3400c870:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c874:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3400c878:	4b70      	ldr	r3, [pc, #448]	@ (3400ca3c <HAL_RCCEx_PeriphCLKConfig+0x2fb4>)
3400c87a:	429a      	cmp	r2, r3
3400c87c:	d101      	bne.n	3400c882 <HAL_RCCEx_PeriphCLKConfig+0x2dfa>
    {
      LL_RCC_CLKP_Enable();
3400c87e:	f7fd f8e1 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C4 clock*/
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
3400c882:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c886:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
3400c88a:	4618      	mov	r0, r3
3400c88c:	f7fb ffb6 	bl	340087fc <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
3400c890:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c894:	e9d3 2300 	ldrd	r2, r3, [r3]
3400c898:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
3400c89c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
3400c8a0:	2300      	movs	r3, #0
3400c8a2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
3400c8a6:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
3400c8aa:	4603      	mov	r3, r0
3400c8ac:	460a      	mov	r2, r1
3400c8ae:	4313      	orrs	r3, r2
3400c8b0:	f000 80e6 	beq.w	3400ca80 <HAL_RCCEx_PeriphCLKConfig+0x2ff8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(PeriphClkInit->I3c1ClockSelection));
3400c8b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8b8:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400c8bc:	4b60      	ldr	r3, [pc, #384]	@ (3400ca40 <HAL_RCCEx_PeriphCLKConfig+0x2fb8>)
3400c8be:	429a      	cmp	r2, r3
3400c8c0:	d027      	beq.n	3400c912 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400c8c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8c6:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400c8ca:	4b5e      	ldr	r3, [pc, #376]	@ (3400ca44 <HAL_RCCEx_PeriphCLKConfig+0x2fbc>)
3400c8cc:	429a      	cmp	r2, r3
3400c8ce:	d020      	beq.n	3400c912 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400c8d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8d4:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400c8d8:	4b5b      	ldr	r3, [pc, #364]	@ (3400ca48 <HAL_RCCEx_PeriphCLKConfig+0x2fc0>)
3400c8da:	429a      	cmp	r2, r3
3400c8dc:	d019      	beq.n	3400c912 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400c8de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8e2:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400c8e6:	4b59      	ldr	r3, [pc, #356]	@ (3400ca4c <HAL_RCCEx_PeriphCLKConfig+0x2fc4>)
3400c8e8:	429a      	cmp	r2, r3
3400c8ea:	d012      	beq.n	3400c912 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400c8ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8f0:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400c8f4:	4b56      	ldr	r3, [pc, #344]	@ (3400ca50 <HAL_RCCEx_PeriphCLKConfig+0x2fc8>)
3400c8f6:	429a      	cmp	r2, r3
3400c8f8:	d00b      	beq.n	3400c912 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400c8fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c8fe:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400c902:	4b54      	ldr	r3, [pc, #336]	@ (3400ca54 <HAL_RCCEx_PeriphCLKConfig+0x2fcc>)
3400c904:	429a      	cmp	r2, r3
3400c906:	d004      	beq.n	3400c912 <HAL_RCCEx_PeriphCLKConfig+0x2e8a>
3400c908:	f240 31f1 	movw	r1, #1009	@ 0x3f1
3400c90c:	4852      	ldr	r0, [pc, #328]	@ (3400ca58 <HAL_RCCEx_PeriphCLKConfig+0x2fd0>)
3400c90e:	f7f5 fa13 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC10)
3400c912:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c916:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400c91a:	4b4b      	ldr	r3, [pc, #300]	@ (3400ca48 <HAL_RCCEx_PeriphCLKConfig+0x2fc0>)
3400c91c:	429a      	cmp	r2, r3
3400c91e:	d142      	bne.n	3400c9a6 <HAL_RCCEx_PeriphCLKConfig+0x2f1e>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400c920:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c926:	2b00      	cmp	r3, #0
3400c928:	d016      	beq.n	3400c958 <HAL_RCCEx_PeriphCLKConfig+0x2ed0>
3400c92a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c92e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c930:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c934:	d010      	beq.n	3400c958 <HAL_RCCEx_PeriphCLKConfig+0x2ed0>
3400c936:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c93a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c93c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c940:	d00a      	beq.n	3400c958 <HAL_RCCEx_PeriphCLKConfig+0x2ed0>
3400c942:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400c948:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c94c:	d004      	beq.n	3400c958 <HAL_RCCEx_PeriphCLKConfig+0x2ed0>
3400c94e:	f240 31f6 	movw	r1, #1014	@ 0x3f6
3400c952:	4841      	ldr	r0, [pc, #260]	@ (3400ca58 <HAL_RCCEx_PeriphCLKConfig+0x2fd0>)
3400c954:	f7f5 f9f0 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400c958:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c95c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c95e:	2b00      	cmp	r3, #0
3400c960:	d005      	beq.n	3400c96e <HAL_RCCEx_PeriphCLKConfig+0x2ee6>
3400c962:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c968:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400c96c:	d904      	bls.n	3400c978 <HAL_RCCEx_PeriphCLKConfig+0x2ef0>
3400c96e:	f240 31f7 	movw	r1, #1015	@ 0x3f7
3400c972:	4839      	ldr	r0, [pc, #228]	@ (3400ca58 <HAL_RCCEx_PeriphCLKConfig+0x2fd0>)
3400c974:	f7f5 f9e0 	bl	34001d38 <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400c978:	4b38      	ldr	r3, [pc, #224]	@ (3400ca5c <HAL_RCCEx_PeriphCLKConfig+0x2fd4>)
3400c97a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400c97e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400c982:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400c986:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c98a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400c98c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400c992:	3b01      	subs	r3, #1
3400c994:	041b      	lsls	r3, r3, #16
3400c996:	4313      	orrs	r3, r2
3400c998:	4a30      	ldr	r2, [pc, #192]	@ (3400ca5c <HAL_RCCEx_PeriphCLKConfig+0x2fd4>)
3400c99a:	430b      	orrs	r3, r1
3400c99c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400c9a0:	f7fc fdd0 	bl	34009544 <LL_RCC_IC10_Enable>
3400c9a4:	e065      	b.n	3400ca72 <HAL_RCCEx_PeriphCLKConfig+0x2fea>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC15)
3400c9a6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9aa:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400c9ae:	4b27      	ldr	r3, [pc, #156]	@ (3400ca4c <HAL_RCCEx_PeriphCLKConfig+0x2fc4>)
3400c9b0:	429a      	cmp	r2, r3
3400c9b2:	d155      	bne.n	3400ca60 <HAL_RCCEx_PeriphCLKConfig+0x2fd8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400c9b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c9ba:	2b00      	cmp	r3, #0
3400c9bc:	d016      	beq.n	3400c9ec <HAL_RCCEx_PeriphCLKConfig+0x2f64>
3400c9be:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c9c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400c9c8:	d010      	beq.n	3400c9ec <HAL_RCCEx_PeriphCLKConfig+0x2f64>
3400c9ca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c9d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400c9d4:	d00a      	beq.n	3400c9ec <HAL_RCCEx_PeriphCLKConfig+0x2f64>
3400c9d6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400c9dc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400c9e0:	d004      	beq.n	3400c9ec <HAL_RCCEx_PeriphCLKConfig+0x2f64>
3400c9e2:	f240 4103 	movw	r1, #1027	@ 0x403
3400c9e6:	481c      	ldr	r0, [pc, #112]	@ (3400ca58 <HAL_RCCEx_PeriphCLKConfig+0x2fd0>)
3400c9e8:	f7f5 f9a6 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400c9ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c9f2:	2b00      	cmp	r3, #0
3400c9f4:	d005      	beq.n	3400ca02 <HAL_RCCEx_PeriphCLKConfig+0x2f7a>
3400c9f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400c9fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400c9fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ca00:	d904      	bls.n	3400ca0c <HAL_RCCEx_PeriphCLKConfig+0x2f84>
3400ca02:	f240 4104 	movw	r1, #1028	@ 0x404
3400ca06:	4814      	ldr	r0, [pc, #80]	@ (3400ca58 <HAL_RCCEx_PeriphCLKConfig+0x2fd0>)
3400ca08:	f7f5 f996 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400ca0c:	4b13      	ldr	r3, [pc, #76]	@ (3400ca5c <HAL_RCCEx_PeriphCLKConfig+0x2fd4>)
3400ca0e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400ca12:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ca16:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ca1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca1e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400ca20:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ca26:	3b01      	subs	r3, #1
3400ca28:	041b      	lsls	r3, r3, #16
3400ca2a:	4313      	orrs	r3, r2
3400ca2c:	4a0b      	ldr	r2, [pc, #44]	@ (3400ca5c <HAL_RCCEx_PeriphCLKConfig+0x2fd4>)
3400ca2e:	430b      	orrs	r3, r1
3400ca30:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400ca34:	f7fc fe86 	bl	34009744 <LL_RCC_IC15_Enable>
3400ca38:	e01b      	b.n	3400ca72 <HAL_RCCEx_PeriphCLKConfig+0x2fea>
3400ca3a:	bf00      	nop
3400ca3c:	07010c0c 	.word	0x07010c0c
3400ca40:	0700100c 	.word	0x0700100c
3400ca44:	0701100c 	.word	0x0701100c
3400ca48:	0702100c 	.word	0x0702100c
3400ca4c:	0703100c 	.word	0x0703100c
3400ca50:	0704100c 	.word	0x0704100c
3400ca54:	0705100c 	.word	0x0705100c
3400ca58:	3401e970 	.word	0x3401e970
3400ca5c:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_CLKP)
3400ca60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca64:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
3400ca68:	4b70      	ldr	r3, [pc, #448]	@ (3400cc2c <HAL_RCCEx_PeriphCLKConfig+0x31a4>)
3400ca6a:	429a      	cmp	r2, r3
3400ca6c:	d101      	bne.n	3400ca72 <HAL_RCCEx_PeriphCLKConfig+0x2fea>
    {
      LL_RCC_CLKP_Enable();
3400ca6e:	f7fc ffe9 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C1 clock*/
    __HAL_RCC_I3C1_CONFIG(PeriphClkInit->I3c1ClockSelection);
3400ca72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca76:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400ca7a:	4618      	mov	r0, r3
3400ca7c:	f7fb fec9 	bl	34008812 <LL_RCC_SetI3CClockSource>
  }

  /*------------------------------ I3C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
3400ca80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ca84:	e9d3 2300 	ldrd	r2, r3, [r3]
3400ca88:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
3400ca8c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
3400ca90:	2300      	movs	r3, #0
3400ca92:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
3400ca96:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
3400ca9a:	4603      	mov	r3, r0
3400ca9c:	460a      	mov	r2, r1
3400ca9e:	4313      	orrs	r3, r2
3400caa0:	f000 80e6 	beq.w	3400cc70 <HAL_RCCEx_PeriphCLKConfig+0x31e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(PeriphClkInit->I3c2ClockSelection));
3400caa4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400caa8:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400caac:	4b60      	ldr	r3, [pc, #384]	@ (3400cc30 <HAL_RCCEx_PeriphCLKConfig+0x31a8>)
3400caae:	429a      	cmp	r2, r3
3400cab0:	d027      	beq.n	3400cb02 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400cab2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cab6:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400caba:	4b5e      	ldr	r3, [pc, #376]	@ (3400cc34 <HAL_RCCEx_PeriphCLKConfig+0x31ac>)
3400cabc:	429a      	cmp	r2, r3
3400cabe:	d020      	beq.n	3400cb02 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400cac0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cac4:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cac8:	4b5b      	ldr	r3, [pc, #364]	@ (3400cc38 <HAL_RCCEx_PeriphCLKConfig+0x31b0>)
3400caca:	429a      	cmp	r2, r3
3400cacc:	d019      	beq.n	3400cb02 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400cace:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cad2:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cad6:	4b59      	ldr	r3, [pc, #356]	@ (3400cc3c <HAL_RCCEx_PeriphCLKConfig+0x31b4>)
3400cad8:	429a      	cmp	r2, r3
3400cada:	d012      	beq.n	3400cb02 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400cadc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cae0:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cae4:	4b56      	ldr	r3, [pc, #344]	@ (3400cc40 <HAL_RCCEx_PeriphCLKConfig+0x31b8>)
3400cae6:	429a      	cmp	r2, r3
3400cae8:	d00b      	beq.n	3400cb02 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400caea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400caee:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400caf2:	4b54      	ldr	r3, [pc, #336]	@ (3400cc44 <HAL_RCCEx_PeriphCLKConfig+0x31bc>)
3400caf4:	429a      	cmp	r2, r3
3400caf6:	d004      	beq.n	3400cb02 <HAL_RCCEx_PeriphCLKConfig+0x307a>
3400caf8:	f240 411e 	movw	r1, #1054	@ 0x41e
3400cafc:	4852      	ldr	r0, [pc, #328]	@ (3400cc48 <HAL_RCCEx_PeriphCLKConfig+0x31c0>)
3400cafe:	f7f5 f91b 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC10)
3400cb02:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb06:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cb0a:	4b4b      	ldr	r3, [pc, #300]	@ (3400cc38 <HAL_RCCEx_PeriphCLKConfig+0x31b0>)
3400cb0c:	429a      	cmp	r2, r3
3400cb0e:	d142      	bne.n	3400cb96 <HAL_RCCEx_PeriphCLKConfig+0x310e>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
3400cb10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cb16:	2b00      	cmp	r3, #0
3400cb18:	d016      	beq.n	3400cb48 <HAL_RCCEx_PeriphCLKConfig+0x30c0>
3400cb1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cb20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400cb24:	d010      	beq.n	3400cb48 <HAL_RCCEx_PeriphCLKConfig+0x30c0>
3400cb26:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cb2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400cb30:	d00a      	beq.n	3400cb48 <HAL_RCCEx_PeriphCLKConfig+0x30c0>
3400cb32:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3400cb38:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400cb3c:	d004      	beq.n	3400cb48 <HAL_RCCEx_PeriphCLKConfig+0x30c0>
3400cb3e:	f240 4123 	movw	r1, #1059	@ 0x423
3400cb42:	4841      	ldr	r0, [pc, #260]	@ (3400cc48 <HAL_RCCEx_PeriphCLKConfig+0x31c0>)
3400cb44:	f7f5 f8f8 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400cb48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400cb4e:	2b00      	cmp	r3, #0
3400cb50:	d005      	beq.n	3400cb5e <HAL_RCCEx_PeriphCLKConfig+0x30d6>
3400cb52:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400cb58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400cb5c:	d904      	bls.n	3400cb68 <HAL_RCCEx_PeriphCLKConfig+0x30e0>
3400cb5e:	f240 4124 	movw	r1, #1060	@ 0x424
3400cb62:	4839      	ldr	r0, [pc, #228]	@ (3400cc48 <HAL_RCCEx_PeriphCLKConfig+0x31c0>)
3400cb64:	f7f5 f8e8 	bl	34001d38 <assert_failed>

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3400cb68:	4b38      	ldr	r3, [pc, #224]	@ (3400cc4c <HAL_RCCEx_PeriphCLKConfig+0x31c4>)
3400cb6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3400cb6e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400cb72:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400cb76:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb7a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400cb7c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3400cb82:	3b01      	subs	r3, #1
3400cb84:	041b      	lsls	r3, r3, #16
3400cb86:	4313      	orrs	r3, r2
3400cb88:	4a30      	ldr	r2, [pc, #192]	@ (3400cc4c <HAL_RCCEx_PeriphCLKConfig+0x31c4>)
3400cb8a:	430b      	orrs	r3, r1
3400cb8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3400cb90:	f7fc fcd8 	bl	34009544 <LL_RCC_IC10_Enable>
3400cb94:	e065      	b.n	3400cc62 <HAL_RCCEx_PeriphCLKConfig+0x31da>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC15)
3400cb96:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cb9a:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cb9e:	4b27      	ldr	r3, [pc, #156]	@ (3400cc3c <HAL_RCCEx_PeriphCLKConfig+0x31b4>)
3400cba0:	429a      	cmp	r2, r3
3400cba2:	d155      	bne.n	3400cc50 <HAL_RCCEx_PeriphCLKConfig+0x31c8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400cba4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cba8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cbaa:	2b00      	cmp	r3, #0
3400cbac:	d016      	beq.n	3400cbdc <HAL_RCCEx_PeriphCLKConfig+0x3154>
3400cbae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbb2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cbb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400cbb8:	d010      	beq.n	3400cbdc <HAL_RCCEx_PeriphCLKConfig+0x3154>
3400cbba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cbc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400cbc4:	d00a      	beq.n	3400cbdc <HAL_RCCEx_PeriphCLKConfig+0x3154>
3400cbc6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cbcc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400cbd0:	d004      	beq.n	3400cbdc <HAL_RCCEx_PeriphCLKConfig+0x3154>
3400cbd2:	f44f 6186 	mov.w	r1, #1072	@ 0x430
3400cbd6:	481c      	ldr	r0, [pc, #112]	@ (3400cc48 <HAL_RCCEx_PeriphCLKConfig+0x31c0>)
3400cbd8:	f7f5 f8ae 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400cbdc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbe0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cbe2:	2b00      	cmp	r3, #0
3400cbe4:	d005      	beq.n	3400cbf2 <HAL_RCCEx_PeriphCLKConfig+0x316a>
3400cbe6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cbea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cbec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400cbf0:	d904      	bls.n	3400cbfc <HAL_RCCEx_PeriphCLKConfig+0x3174>
3400cbf2:	f240 4131 	movw	r1, #1073	@ 0x431
3400cbf6:	4814      	ldr	r0, [pc, #80]	@ (3400cc48 <HAL_RCCEx_PeriphCLKConfig+0x31c0>)
3400cbf8:	f7f5 f89e 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400cbfc:	4b13      	ldr	r3, [pc, #76]	@ (3400cc4c <HAL_RCCEx_PeriphCLKConfig+0x31c4>)
3400cbfe:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400cc02:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400cc06:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400cc0a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc0e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400cc10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cc16:	3b01      	subs	r3, #1
3400cc18:	041b      	lsls	r3, r3, #16
3400cc1a:	4313      	orrs	r3, r2
3400cc1c:	4a0b      	ldr	r2, [pc, #44]	@ (3400cc4c <HAL_RCCEx_PeriphCLKConfig+0x31c4>)
3400cc1e:	430b      	orrs	r3, r1
3400cc20:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400cc24:	f7fc fd8e 	bl	34009744 <LL_RCC_IC15_Enable>
3400cc28:	e01b      	b.n	3400cc62 <HAL_RCCEx_PeriphCLKConfig+0x31da>
3400cc2a:	bf00      	nop
3400cc2c:	0701100c 	.word	0x0701100c
3400cc30:	0700140c 	.word	0x0700140c
3400cc34:	0701140c 	.word	0x0701140c
3400cc38:	0702140c 	.word	0x0702140c
3400cc3c:	0703140c 	.word	0x0703140c
3400cc40:	0704140c 	.word	0x0704140c
3400cc44:	0705140c 	.word	0x0705140c
3400cc48:	3401e970 	.word	0x3401e970
3400cc4c:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_CLKP)
3400cc50:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc54:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3400cc58:	4b98      	ldr	r3, [pc, #608]	@ (3400cebc <HAL_RCCEx_PeriphCLKConfig+0x3434>)
3400cc5a:	429a      	cmp	r2, r3
3400cc5c:	d101      	bne.n	3400cc62 <HAL_RCCEx_PeriphCLKConfig+0x31da>
    {
      LL_RCC_CLKP_Enable();
3400cc5e:	f7fc fef1 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C2 clock*/
    __HAL_RCC_I3C2_CONFIG(PeriphClkInit->I3c2ClockSelection);
3400cc62:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc66:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400cc6a:	4618      	mov	r0, r3
3400cc6c:	f7fb fdd1 	bl	34008812 <LL_RCC_SetI3CClockSource>
  }

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
3400cc70:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc74:	e9d3 2300 	ldrd	r2, r3, [r3]
3400cc78:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
3400cc7c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
3400cc80:	2300      	movs	r3, #0
3400cc82:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
3400cc86:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
3400cc8a:	4603      	mov	r3, r0
3400cc8c:	460a      	mov	r2, r1
3400cc8e:	4313      	orrs	r3, r2
3400cc90:	f000 8089 	beq.w	3400cda6 <HAL_RCCEx_PeriphCLKConfig+0x331e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
3400cc94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cc98:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400cc9c:	4b88      	ldr	r3, [pc, #544]	@ (3400cec0 <HAL_RCCEx_PeriphCLKConfig+0x3438>)
3400cc9e:	429a      	cmp	r2, r3
3400cca0:	d027      	beq.n	3400ccf2 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400cca2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cca6:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400ccaa:	4b86      	ldr	r3, [pc, #536]	@ (3400cec4 <HAL_RCCEx_PeriphCLKConfig+0x343c>)
3400ccac:	429a      	cmp	r2, r3
3400ccae:	d020      	beq.n	3400ccf2 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400ccb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ccb4:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400ccb8:	4b83      	ldr	r3, [pc, #524]	@ (3400cec8 <HAL_RCCEx_PeriphCLKConfig+0x3440>)
3400ccba:	429a      	cmp	r2, r3
3400ccbc:	d019      	beq.n	3400ccf2 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400ccbe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ccc2:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400ccc6:	4b81      	ldr	r3, [pc, #516]	@ (3400cecc <HAL_RCCEx_PeriphCLKConfig+0x3444>)
3400ccc8:	429a      	cmp	r2, r3
3400ccca:	d012      	beq.n	3400ccf2 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400cccc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ccd0:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400ccd4:	4b7e      	ldr	r3, [pc, #504]	@ (3400ced0 <HAL_RCCEx_PeriphCLKConfig+0x3448>)
3400ccd6:	429a      	cmp	r2, r3
3400ccd8:	d00b      	beq.n	3400ccf2 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400ccda:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ccde:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400cce2:	4b7c      	ldr	r3, [pc, #496]	@ (3400ced4 <HAL_RCCEx_PeriphCLKConfig+0x344c>)
3400cce4:	429a      	cmp	r2, r3
3400cce6:	d004      	beq.n	3400ccf2 <HAL_RCCEx_PeriphCLKConfig+0x326a>
3400cce8:	f240 414b 	movw	r1, #1099	@ 0x44b
3400ccec:	487a      	ldr	r0, [pc, #488]	@ (3400ced8 <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400ccee:	f7f5 f823 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_IC15)
3400ccf2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ccf6:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400ccfa:	4b73      	ldr	r3, [pc, #460]	@ (3400cec8 <HAL_RCCEx_PeriphCLKConfig+0x3440>)
3400ccfc:	429a      	cmp	r2, r3
3400ccfe:	d142      	bne.n	3400cd86 <HAL_RCCEx_PeriphCLKConfig+0x32fe>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400cd00:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cd06:	2b00      	cmp	r3, #0
3400cd08:	d016      	beq.n	3400cd38 <HAL_RCCEx_PeriphCLKConfig+0x32b0>
3400cd0a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cd10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400cd14:	d010      	beq.n	3400cd38 <HAL_RCCEx_PeriphCLKConfig+0x32b0>
3400cd16:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cd1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400cd20:	d00a      	beq.n	3400cd38 <HAL_RCCEx_PeriphCLKConfig+0x32b0>
3400cd22:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cd28:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400cd2c:	d004      	beq.n	3400cd38 <HAL_RCCEx_PeriphCLKConfig+0x32b0>
3400cd2e:	f44f 618a 	mov.w	r1, #1104	@ 0x450
3400cd32:	4869      	ldr	r0, [pc, #420]	@ (3400ced8 <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400cd34:	f7f5 f800 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400cd38:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cd3e:	2b00      	cmp	r3, #0
3400cd40:	d005      	beq.n	3400cd4e <HAL_RCCEx_PeriphCLKConfig+0x32c6>
3400cd42:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cd48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400cd4c:	d904      	bls.n	3400cd58 <HAL_RCCEx_PeriphCLKConfig+0x32d0>
3400cd4e:	f240 4151 	movw	r1, #1105	@ 0x451
3400cd52:	4861      	ldr	r0, [pc, #388]	@ (3400ced8 <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400cd54:	f7f4 fff0 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400cd58:	4b60      	ldr	r3, [pc, #384]	@ (3400cedc <HAL_RCCEx_PeriphCLKConfig+0x3454>)
3400cd5a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400cd5e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400cd62:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400cd66:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd6a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400cd6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cd72:	3b01      	subs	r3, #1
3400cd74:	041b      	lsls	r3, r3, #16
3400cd76:	4313      	orrs	r3, r2
3400cd78:	4a58      	ldr	r2, [pc, #352]	@ (3400cedc <HAL_RCCEx_PeriphCLKConfig+0x3454>)
3400cd7a:	430b      	orrs	r3, r1
3400cd7c:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400cd80:	f7fc fce0 	bl	34009744 <LL_RCC_IC15_Enable>
3400cd84:	e008      	b.n	3400cd98 <HAL_RCCEx_PeriphCLKConfig+0x3310>
    }
    else if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_CLKP)
3400cd86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd8a:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3400cd8e:	4b4d      	ldr	r3, [pc, #308]	@ (3400cec4 <HAL_RCCEx_PeriphCLKConfig+0x343c>)
3400cd90:	429a      	cmp	r2, r3
3400cd92:	d101      	bne.n	3400cd98 <HAL_RCCEx_PeriphCLKConfig+0x3310>
    {
      LL_RCC_CLKP_Enable();
3400cd94:	f7fc fe56 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM1 clock*/
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
3400cd98:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cd9c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3400cda0:	4618      	mov	r0, r3
3400cda2:	f7fb fd41 	bl	34008828 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM2 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
3400cda6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cdaa:	e9d3 2300 	ldrd	r2, r3, [r3]
3400cdae:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
3400cdb2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
3400cdb6:	2300      	movs	r3, #0
3400cdb8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
3400cdbc:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
3400cdc0:	4603      	mov	r3, r0
3400cdc2:	460a      	mov	r2, r1
3400cdc4:	4313      	orrs	r3, r2
3400cdc6:	f000 80a7 	beq.w	3400cf18 <HAL_RCCEx_PeriphCLKConfig+0x3490>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
3400cdca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cdce:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400cdd2:	4b43      	ldr	r3, [pc, #268]	@ (3400cee0 <HAL_RCCEx_PeriphCLKConfig+0x3458>)
3400cdd4:	429a      	cmp	r2, r3
3400cdd6:	d027      	beq.n	3400ce28 <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400cdd8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cddc:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400cde0:	4b40      	ldr	r3, [pc, #256]	@ (3400cee4 <HAL_RCCEx_PeriphCLKConfig+0x345c>)
3400cde2:	429a      	cmp	r2, r3
3400cde4:	d020      	beq.n	3400ce28 <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400cde6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cdea:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400cdee:	4b3e      	ldr	r3, [pc, #248]	@ (3400cee8 <HAL_RCCEx_PeriphCLKConfig+0x3460>)
3400cdf0:	429a      	cmp	r2, r3
3400cdf2:	d019      	beq.n	3400ce28 <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400cdf4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cdf8:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400cdfc:	4b3b      	ldr	r3, [pc, #236]	@ (3400ceec <HAL_RCCEx_PeriphCLKConfig+0x3464>)
3400cdfe:	429a      	cmp	r2, r3
3400ce00:	d012      	beq.n	3400ce28 <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400ce02:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce06:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400ce0a:	4b39      	ldr	r3, [pc, #228]	@ (3400cef0 <HAL_RCCEx_PeriphCLKConfig+0x3468>)
3400ce0c:	429a      	cmp	r2, r3
3400ce0e:	d00b      	beq.n	3400ce28 <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400ce10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce14:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400ce18:	4b36      	ldr	r3, [pc, #216]	@ (3400cef4 <HAL_RCCEx_PeriphCLKConfig+0x346c>)
3400ce1a:	429a      	cmp	r2, r3
3400ce1c:	d004      	beq.n	3400ce28 <HAL_RCCEx_PeriphCLKConfig+0x33a0>
3400ce1e:	f240 416b 	movw	r1, #1131	@ 0x46b
3400ce22:	482d      	ldr	r0, [pc, #180]	@ (3400ced8 <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400ce24:	f7f4 ff88 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_IC15)
3400ce28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce2c:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400ce30:	4b2d      	ldr	r3, [pc, #180]	@ (3400cee8 <HAL_RCCEx_PeriphCLKConfig+0x3460>)
3400ce32:	429a      	cmp	r2, r3
3400ce34:	d160      	bne.n	3400cef8 <HAL_RCCEx_PeriphCLKConfig+0x3470>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400ce36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce3a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ce3c:	2b00      	cmp	r3, #0
3400ce3e:	d016      	beq.n	3400ce6e <HAL_RCCEx_PeriphCLKConfig+0x33e6>
3400ce40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ce46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ce4a:	d010      	beq.n	3400ce6e <HAL_RCCEx_PeriphCLKConfig+0x33e6>
3400ce4c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ce52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ce56:	d00a      	beq.n	3400ce6e <HAL_RCCEx_PeriphCLKConfig+0x33e6>
3400ce58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400ce5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ce62:	d004      	beq.n	3400ce6e <HAL_RCCEx_PeriphCLKConfig+0x33e6>
3400ce64:	f44f 618e 	mov.w	r1, #1136	@ 0x470
3400ce68:	481b      	ldr	r0, [pc, #108]	@ (3400ced8 <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400ce6a:	f7f4 ff65 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400ce6e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ce74:	2b00      	cmp	r3, #0
3400ce76:	d005      	beq.n	3400ce84 <HAL_RCCEx_PeriphCLKConfig+0x33fc>
3400ce78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ce7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400ce7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ce82:	d904      	bls.n	3400ce8e <HAL_RCCEx_PeriphCLKConfig+0x3406>
3400ce84:	f240 4171 	movw	r1, #1137	@ 0x471
3400ce88:	4813      	ldr	r0, [pc, #76]	@ (3400ced8 <HAL_RCCEx_PeriphCLKConfig+0x3450>)
3400ce8a:	f7f4 ff55 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400ce8e:	4b13      	ldr	r3, [pc, #76]	@ (3400cedc <HAL_RCCEx_PeriphCLKConfig+0x3454>)
3400ce90:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400ce94:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ce98:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ce9c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cea0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400cea2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cea6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cea8:	3b01      	subs	r3, #1
3400ceaa:	041b      	lsls	r3, r3, #16
3400ceac:	4313      	orrs	r3, r2
3400ceae:	4a0b      	ldr	r2, [pc, #44]	@ (3400cedc <HAL_RCCEx_PeriphCLKConfig+0x3454>)
3400ceb0:	430b      	orrs	r3, r1
3400ceb2:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400ceb6:	f7fc fc45 	bl	34009744 <LL_RCC_IC15_Enable>
3400ceba:	e026      	b.n	3400cf0a <HAL_RCCEx_PeriphCLKConfig+0x3482>
3400cebc:	0701140c 	.word	0x0701140c
3400cec0:	0700082c 	.word	0x0700082c
3400cec4:	0701082c 	.word	0x0701082c
3400cec8:	0702082c 	.word	0x0702082c
3400cecc:	0703082c 	.word	0x0703082c
3400ced0:	0704082c 	.word	0x0704082c
3400ced4:	0705082c 	.word	0x0705082c
3400ced8:	3401e970 	.word	0x3401e970
3400cedc:	56028000 	.word	0x56028000
3400cee0:	07000c2c 	.word	0x07000c2c
3400cee4:	07010c2c 	.word	0x07010c2c
3400cee8:	07020c2c 	.word	0x07020c2c
3400ceec:	07030c2c 	.word	0x07030c2c
3400cef0:	07040c2c 	.word	0x07040c2c
3400cef4:	07050c2c 	.word	0x07050c2c
    }
    else if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_CLKP)
3400cef8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cefc:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
3400cf00:	4b98      	ldr	r3, [pc, #608]	@ (3400d164 <HAL_RCCEx_PeriphCLKConfig+0x36dc>)
3400cf02:	429a      	cmp	r2, r3
3400cf04:	d101      	bne.n	3400cf0a <HAL_RCCEx_PeriphCLKConfig+0x3482>
    {
      LL_RCC_CLKP_Enable();
3400cf06:	f7fc fd9d 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM2 clock*/
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
3400cf0a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf0e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
3400cf12:	4618      	mov	r0, r3
3400cf14:	f7fb fc88 	bl	34008828 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
3400cf18:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf1c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400cf20:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
3400cf24:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
3400cf28:	2300      	movs	r3, #0
3400cf2a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
3400cf2e:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
3400cf32:	4603      	mov	r3, r0
3400cf34:	460a      	mov	r2, r1
3400cf36:	4313      	orrs	r3, r2
3400cf38:	f000 8089 	beq.w	3400d04e <HAL_RCCEx_PeriphCLKConfig+0x35c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
3400cf3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf40:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400cf44:	4b88      	ldr	r3, [pc, #544]	@ (3400d168 <HAL_RCCEx_PeriphCLKConfig+0x36e0>)
3400cf46:	429a      	cmp	r2, r3
3400cf48:	d027      	beq.n	3400cf9a <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400cf4a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf4e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400cf52:	4b86      	ldr	r3, [pc, #536]	@ (3400d16c <HAL_RCCEx_PeriphCLKConfig+0x36e4>)
3400cf54:	429a      	cmp	r2, r3
3400cf56:	d020      	beq.n	3400cf9a <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400cf58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf5c:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400cf60:	4b83      	ldr	r3, [pc, #524]	@ (3400d170 <HAL_RCCEx_PeriphCLKConfig+0x36e8>)
3400cf62:	429a      	cmp	r2, r3
3400cf64:	d019      	beq.n	3400cf9a <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400cf66:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf6a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400cf6e:	4b81      	ldr	r3, [pc, #516]	@ (3400d174 <HAL_RCCEx_PeriphCLKConfig+0x36ec>)
3400cf70:	429a      	cmp	r2, r3
3400cf72:	d012      	beq.n	3400cf9a <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400cf74:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf78:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400cf7c:	4b7e      	ldr	r3, [pc, #504]	@ (3400d178 <HAL_RCCEx_PeriphCLKConfig+0x36f0>)
3400cf7e:	429a      	cmp	r2, r3
3400cf80:	d00b      	beq.n	3400cf9a <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400cf82:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf86:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400cf8a:	4b7c      	ldr	r3, [pc, #496]	@ (3400d17c <HAL_RCCEx_PeriphCLKConfig+0x36f4>)
3400cf8c:	429a      	cmp	r2, r3
3400cf8e:	d004      	beq.n	3400cf9a <HAL_RCCEx_PeriphCLKConfig+0x3512>
3400cf90:	f240 418b 	movw	r1, #1163	@ 0x48b
3400cf94:	487a      	ldr	r0, [pc, #488]	@ (3400d180 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400cf96:	f7f4 fecf 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_IC15)
3400cf9a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cf9e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400cfa2:	4b73      	ldr	r3, [pc, #460]	@ (3400d170 <HAL_RCCEx_PeriphCLKConfig+0x36e8>)
3400cfa4:	429a      	cmp	r2, r3
3400cfa6:	d142      	bne.n	3400d02e <HAL_RCCEx_PeriphCLKConfig+0x35a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400cfa8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cfae:	2b00      	cmp	r3, #0
3400cfb0:	d016      	beq.n	3400cfe0 <HAL_RCCEx_PeriphCLKConfig+0x3558>
3400cfb2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cfb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400cfbc:	d010      	beq.n	3400cfe0 <HAL_RCCEx_PeriphCLKConfig+0x3558>
3400cfbe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cfc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400cfc8:	d00a      	beq.n	3400cfe0 <HAL_RCCEx_PeriphCLKConfig+0x3558>
3400cfca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400cfd0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400cfd4:	d004      	beq.n	3400cfe0 <HAL_RCCEx_PeriphCLKConfig+0x3558>
3400cfd6:	f44f 6192 	mov.w	r1, #1168	@ 0x490
3400cfda:	4869      	ldr	r0, [pc, #420]	@ (3400d180 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400cfdc:	f7f4 feac 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400cfe0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfe4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cfe6:	2b00      	cmp	r3, #0
3400cfe8:	d005      	beq.n	3400cff6 <HAL_RCCEx_PeriphCLKConfig+0x356e>
3400cfea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400cfee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400cff0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400cff4:	d904      	bls.n	3400d000 <HAL_RCCEx_PeriphCLKConfig+0x3578>
3400cff6:	f240 4191 	movw	r1, #1169	@ 0x491
3400cffa:	4861      	ldr	r0, [pc, #388]	@ (3400d180 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400cffc:	f7f4 fe9c 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400d000:	4b60      	ldr	r3, [pc, #384]	@ (3400d184 <HAL_RCCEx_PeriphCLKConfig+0x36fc>)
3400d002:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400d006:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d00a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d00e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d012:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400d014:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d018:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d01a:	3b01      	subs	r3, #1
3400d01c:	041b      	lsls	r3, r3, #16
3400d01e:	4313      	orrs	r3, r2
3400d020:	4a58      	ldr	r2, [pc, #352]	@ (3400d184 <HAL_RCCEx_PeriphCLKConfig+0x36fc>)
3400d022:	430b      	orrs	r3, r1
3400d024:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400d028:	f7fc fb8c 	bl	34009744 <LL_RCC_IC15_Enable>
3400d02c:	e008      	b.n	3400d040 <HAL_RCCEx_PeriphCLKConfig+0x35b8>
    }
    else if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_CLKP)
3400d02e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d032:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3400d036:	4b4d      	ldr	r3, [pc, #308]	@ (3400d16c <HAL_RCCEx_PeriphCLKConfig+0x36e4>)
3400d038:	429a      	cmp	r2, r3
3400d03a:	d101      	bne.n	3400d040 <HAL_RCCEx_PeriphCLKConfig+0x35b8>
    {
      LL_RCC_CLKP_Enable();
3400d03c:	f7fc fd02 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM3 clock */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
3400d040:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d044:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3400d048:	4618      	mov	r0, r3
3400d04a:	f7fb fbed 	bl	34008828 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM4 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
3400d04e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d052:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d056:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
3400d05a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
3400d05e:	2300      	movs	r3, #0
3400d060:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
3400d064:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
3400d068:	4603      	mov	r3, r0
3400d06a:	460a      	mov	r2, r1
3400d06c:	4313      	orrs	r3, r2
3400d06e:	f000 80a7 	beq.w	3400d1c0 <HAL_RCCEx_PeriphCLKConfig+0x3738>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLKSOURCE(PeriphClkInit->Lptim4ClockSelection));
3400d072:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d076:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d07a:	4b43      	ldr	r3, [pc, #268]	@ (3400d188 <HAL_RCCEx_PeriphCLKConfig+0x3700>)
3400d07c:	429a      	cmp	r2, r3
3400d07e:	d027      	beq.n	3400d0d0 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d080:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d084:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d088:	4b40      	ldr	r3, [pc, #256]	@ (3400d18c <HAL_RCCEx_PeriphCLKConfig+0x3704>)
3400d08a:	429a      	cmp	r2, r3
3400d08c:	d020      	beq.n	3400d0d0 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d08e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d092:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d096:	4b3e      	ldr	r3, [pc, #248]	@ (3400d190 <HAL_RCCEx_PeriphCLKConfig+0x3708>)
3400d098:	429a      	cmp	r2, r3
3400d09a:	d019      	beq.n	3400d0d0 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d09c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0a0:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d0a4:	4b3b      	ldr	r3, [pc, #236]	@ (3400d194 <HAL_RCCEx_PeriphCLKConfig+0x370c>)
3400d0a6:	429a      	cmp	r2, r3
3400d0a8:	d012      	beq.n	3400d0d0 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d0aa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0ae:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d0b2:	4b39      	ldr	r3, [pc, #228]	@ (3400d198 <HAL_RCCEx_PeriphCLKConfig+0x3710>)
3400d0b4:	429a      	cmp	r2, r3
3400d0b6:	d00b      	beq.n	3400d0d0 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d0b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0bc:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d0c0:	4b36      	ldr	r3, [pc, #216]	@ (3400d19c <HAL_RCCEx_PeriphCLKConfig+0x3714>)
3400d0c2:	429a      	cmp	r2, r3
3400d0c4:	d004      	beq.n	3400d0d0 <HAL_RCCEx_PeriphCLKConfig+0x3648>
3400d0c6:	f240 41ab 	movw	r1, #1195	@ 0x4ab
3400d0ca:	482d      	ldr	r0, [pc, #180]	@ (3400d180 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400d0cc:	f7f4 fe34 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_IC15)
3400d0d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0d4:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d0d8:	4b2d      	ldr	r3, [pc, #180]	@ (3400d190 <HAL_RCCEx_PeriphCLKConfig+0x3708>)
3400d0da:	429a      	cmp	r2, r3
3400d0dc:	d160      	bne.n	3400d1a0 <HAL_RCCEx_PeriphCLKConfig+0x3718>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400d0de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d0e4:	2b00      	cmp	r3, #0
3400d0e6:	d016      	beq.n	3400d116 <HAL_RCCEx_PeriphCLKConfig+0x368e>
3400d0e8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d0ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d0f2:	d010      	beq.n	3400d116 <HAL_RCCEx_PeriphCLKConfig+0x368e>
3400d0f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d0f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d0fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d0fe:	d00a      	beq.n	3400d116 <HAL_RCCEx_PeriphCLKConfig+0x368e>
3400d100:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d104:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d106:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d10a:	d004      	beq.n	3400d116 <HAL_RCCEx_PeriphCLKConfig+0x368e>
3400d10c:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
3400d110:	481b      	ldr	r0, [pc, #108]	@ (3400d180 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400d112:	f7f4 fe11 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400d116:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d11a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d11c:	2b00      	cmp	r3, #0
3400d11e:	d005      	beq.n	3400d12c <HAL_RCCEx_PeriphCLKConfig+0x36a4>
3400d120:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d124:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d126:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d12a:	d904      	bls.n	3400d136 <HAL_RCCEx_PeriphCLKConfig+0x36ae>
3400d12c:	f240 41b1 	movw	r1, #1201	@ 0x4b1
3400d130:	4813      	ldr	r0, [pc, #76]	@ (3400d180 <HAL_RCCEx_PeriphCLKConfig+0x36f8>)
3400d132:	f7f4 fe01 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400d136:	4b13      	ldr	r3, [pc, #76]	@ (3400d184 <HAL_RCCEx_PeriphCLKConfig+0x36fc>)
3400d138:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400d13c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d140:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d144:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d148:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400d14a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d14e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d150:	3b01      	subs	r3, #1
3400d152:	041b      	lsls	r3, r3, #16
3400d154:	4313      	orrs	r3, r2
3400d156:	4a0b      	ldr	r2, [pc, #44]	@ (3400d184 <HAL_RCCEx_PeriphCLKConfig+0x36fc>)
3400d158:	430b      	orrs	r3, r1
3400d15a:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400d15e:	f7fc faf1 	bl	34009744 <LL_RCC_IC15_Enable>
3400d162:	e026      	b.n	3400d1b2 <HAL_RCCEx_PeriphCLKConfig+0x372a>
3400d164:	07010c2c 	.word	0x07010c2c
3400d168:	0700102c 	.word	0x0700102c
3400d16c:	0701102c 	.word	0x0701102c
3400d170:	0702102c 	.word	0x0702102c
3400d174:	0703102c 	.word	0x0703102c
3400d178:	0704102c 	.word	0x0704102c
3400d17c:	0705102c 	.word	0x0705102c
3400d180:	3401e970 	.word	0x3401e970
3400d184:	56028000 	.word	0x56028000
3400d188:	0700142c 	.word	0x0700142c
3400d18c:	0701142c 	.word	0x0701142c
3400d190:	0702142c 	.word	0x0702142c
3400d194:	0703142c 	.word	0x0703142c
3400d198:	0704142c 	.word	0x0704142c
3400d19c:	0705142c 	.word	0x0705142c
    }
    else if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_CLKP)
3400d1a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d1a4:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3400d1a8:	4b9b      	ldr	r3, [pc, #620]	@ (3400d418 <HAL_RCCEx_PeriphCLKConfig+0x3990>)
3400d1aa:	429a      	cmp	r2, r3
3400d1ac:	d101      	bne.n	3400d1b2 <HAL_RCCEx_PeriphCLKConfig+0x372a>
    {
      LL_RCC_CLKP_Enable();
3400d1ae:	f7fc fc49 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM4 clock */
    __HAL_RCC_LPTIM4_CONFIG(PeriphClkInit->Lptim4ClockSelection);
3400d1b2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d1b6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
3400d1ba:	4618      	mov	r0, r3
3400d1bc:	f7fb fb34 	bl	34008828 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
3400d1c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d1c8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
3400d1cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
3400d1d0:	2300      	movs	r3, #0
3400d1d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
3400d1d6:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
3400d1da:	4603      	mov	r3, r0
3400d1dc:	460a      	mov	r2, r1
3400d1de:	4313      	orrs	r3, r2
3400d1e0:	f000 8089 	beq.w	3400d2f6 <HAL_RCCEx_PeriphCLKConfig+0x386e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLKSOURCE(PeriphClkInit->Lptim5ClockSelection));
3400d1e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d1e8:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d1ec:	4b8b      	ldr	r3, [pc, #556]	@ (3400d41c <HAL_RCCEx_PeriphCLKConfig+0x3994>)
3400d1ee:	429a      	cmp	r2, r3
3400d1f0:	d027      	beq.n	3400d242 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d1f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d1f6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d1fa:	4b89      	ldr	r3, [pc, #548]	@ (3400d420 <HAL_RCCEx_PeriphCLKConfig+0x3998>)
3400d1fc:	429a      	cmp	r2, r3
3400d1fe:	d020      	beq.n	3400d242 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d200:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d204:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d208:	4b86      	ldr	r3, [pc, #536]	@ (3400d424 <HAL_RCCEx_PeriphCLKConfig+0x399c>)
3400d20a:	429a      	cmp	r2, r3
3400d20c:	d019      	beq.n	3400d242 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d20e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d212:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d216:	4b84      	ldr	r3, [pc, #528]	@ (3400d428 <HAL_RCCEx_PeriphCLKConfig+0x39a0>)
3400d218:	429a      	cmp	r2, r3
3400d21a:	d012      	beq.n	3400d242 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d21c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d220:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d224:	4b81      	ldr	r3, [pc, #516]	@ (3400d42c <HAL_RCCEx_PeriphCLKConfig+0x39a4>)
3400d226:	429a      	cmp	r2, r3
3400d228:	d00b      	beq.n	3400d242 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d22a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d22e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d232:	4b7f      	ldr	r3, [pc, #508]	@ (3400d430 <HAL_RCCEx_PeriphCLKConfig+0x39a8>)
3400d234:	429a      	cmp	r2, r3
3400d236:	d004      	beq.n	3400d242 <HAL_RCCEx_PeriphCLKConfig+0x37ba>
3400d238:	f240 41cb 	movw	r1, #1227	@ 0x4cb
3400d23c:	487d      	ldr	r0, [pc, #500]	@ (3400d434 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d23e:	f7f4 fd7b 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_IC15)
3400d242:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d246:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d24a:	4b76      	ldr	r3, [pc, #472]	@ (3400d424 <HAL_RCCEx_PeriphCLKConfig+0x399c>)
3400d24c:	429a      	cmp	r2, r3
3400d24e:	d142      	bne.n	3400d2d6 <HAL_RCCEx_PeriphCLKConfig+0x384e>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
3400d250:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d254:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d256:	2b00      	cmp	r3, #0
3400d258:	d016      	beq.n	3400d288 <HAL_RCCEx_PeriphCLKConfig+0x3800>
3400d25a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d25e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d260:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d264:	d010      	beq.n	3400d288 <HAL_RCCEx_PeriphCLKConfig+0x3800>
3400d266:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d26a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d26c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d270:	d00a      	beq.n	3400d288 <HAL_RCCEx_PeriphCLKConfig+0x3800>
3400d272:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d276:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3400d278:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d27c:	d004      	beq.n	3400d288 <HAL_RCCEx_PeriphCLKConfig+0x3800>
3400d27e:	f44f 619a 	mov.w	r1, #1232	@ 0x4d0
3400d282:	486c      	ldr	r0, [pc, #432]	@ (3400d434 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d284:	f7f4 fd58 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
3400d288:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d28c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d28e:	2b00      	cmp	r3, #0
3400d290:	d005      	beq.n	3400d29e <HAL_RCCEx_PeriphCLKConfig+0x3816>
3400d292:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d296:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d298:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d29c:	d904      	bls.n	3400d2a8 <HAL_RCCEx_PeriphCLKConfig+0x3820>
3400d29e:	f240 41d1 	movw	r1, #1233	@ 0x4d1
3400d2a2:	4864      	ldr	r0, [pc, #400]	@ (3400d434 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d2a4:	f7f4 fd48 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400d2a8:	4b63      	ldr	r3, [pc, #396]	@ (3400d438 <HAL_RCCEx_PeriphCLKConfig+0x39b0>)
3400d2aa:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3400d2ae:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d2b2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d2b6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d2ba:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3400d2bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d2c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3400d2c2:	3b01      	subs	r3, #1
3400d2c4:	041b      	lsls	r3, r3, #16
3400d2c6:	4313      	orrs	r3, r2
3400d2c8:	4a5b      	ldr	r2, [pc, #364]	@ (3400d438 <HAL_RCCEx_PeriphCLKConfig+0x39b0>)
3400d2ca:	430b      	orrs	r3, r1
3400d2cc:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3400d2d0:	f7fc fa38 	bl	34009744 <LL_RCC_IC15_Enable>
3400d2d4:	e008      	b.n	3400d2e8 <HAL_RCCEx_PeriphCLKConfig+0x3860>
    }
    else if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_CLKP)
3400d2d6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d2da:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3400d2de:	4b50      	ldr	r3, [pc, #320]	@ (3400d420 <HAL_RCCEx_PeriphCLKConfig+0x3998>)
3400d2e0:	429a      	cmp	r2, r3
3400d2e2:	d101      	bne.n	3400d2e8 <HAL_RCCEx_PeriphCLKConfig+0x3860>
    {
      LL_RCC_CLKP_Enable();
3400d2e4:	f7fc fbae 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM5 clock */
    __HAL_RCC_LPTIM5_CONFIG(PeriphClkInit->Lptim5ClockSelection);
3400d2e8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d2ec:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3400d2f0:	4618      	mov	r0, r3
3400d2f2:	f7fb fa99 	bl	34008828 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
3400d2f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d2fe:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
3400d302:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
3400d306:	2300      	movs	r3, #0
3400d308:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
3400d30c:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
3400d310:	4603      	mov	r3, r0
3400d312:	460a      	mov	r2, r1
3400d314:	4313      	orrs	r3, r2
3400d316:	f000 80eb 	beq.w	3400d4f0 <HAL_RCCEx_PeriphCLKConfig+0x3a68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
3400d31a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d31e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d322:	2b00      	cmp	r3, #0
3400d324:	d02e      	beq.n	3400d384 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d326:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d32a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d32e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d332:	d027      	beq.n	3400d384 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d334:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d338:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d33c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400d340:	d020      	beq.n	3400d384 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d342:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d346:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d34a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3400d34e:	d019      	beq.n	3400d384 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d350:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d354:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d358:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
3400d35c:	d012      	beq.n	3400d384 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d35e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d362:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d366:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
3400d36a:	d00b      	beq.n	3400d384 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d36c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d370:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d374:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
3400d378:	d004      	beq.n	3400d384 <HAL_RCCEx_PeriphCLKConfig+0x38fc>
3400d37a:	f240 41eb 	movw	r1, #1259	@ 0x4eb
3400d37e:	482d      	ldr	r0, [pc, #180]	@ (3400d434 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d380:	f7f4 fcda 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC9)
3400d384:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d388:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d38c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400d390:	d154      	bne.n	3400d43c <HAL_RCCEx_PeriphCLKConfig+0x39b4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400d392:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400d398:	2b00      	cmp	r3, #0
3400d39a:	d016      	beq.n	3400d3ca <HAL_RCCEx_PeriphCLKConfig+0x3942>
3400d39c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400d3a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d3a6:	d010      	beq.n	3400d3ca <HAL_RCCEx_PeriphCLKConfig+0x3942>
3400d3a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400d3ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d3b2:	d00a      	beq.n	3400d3ca <HAL_RCCEx_PeriphCLKConfig+0x3942>
3400d3b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400d3ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d3be:	d004      	beq.n	3400d3ca <HAL_RCCEx_PeriphCLKConfig+0x3942>
3400d3c0:	f44f 619e 	mov.w	r1, #1264	@ 0x4f0
3400d3c4:	481b      	ldr	r0, [pc, #108]	@ (3400d434 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d3c6:	f7f4 fcb7 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400d3ca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400d3d0:	2b00      	cmp	r3, #0
3400d3d2:	d005      	beq.n	3400d3e0 <HAL_RCCEx_PeriphCLKConfig+0x3958>
3400d3d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400d3da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d3de:	d904      	bls.n	3400d3ea <HAL_RCCEx_PeriphCLKConfig+0x3962>
3400d3e0:	f240 41f1 	movw	r1, #1265	@ 0x4f1
3400d3e4:	4813      	ldr	r0, [pc, #76]	@ (3400d434 <HAL_RCCEx_PeriphCLKConfig+0x39ac>)
3400d3e6:	f7f4 fca7 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400d3ea:	4b13      	ldr	r3, [pc, #76]	@ (3400d438 <HAL_RCCEx_PeriphCLKConfig+0x39b0>)
3400d3ec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400d3f0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d3f4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d3f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d3fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400d3fe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d402:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400d404:	3b01      	subs	r3, #1
3400d406:	041b      	lsls	r3, r3, #16
3400d408:	4313      	orrs	r3, r2
3400d40a:	4a0b      	ldr	r2, [pc, #44]	@ (3400d438 <HAL_RCCEx_PeriphCLKConfig+0x39b0>)
3400d40c:	430b      	orrs	r3, r1
3400d40e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400d412:	f7fc f857 	bl	340094c4 <LL_RCC_IC9_Enable>
3400d416:	e064      	b.n	3400d4e2 <HAL_RCCEx_PeriphCLKConfig+0x3a5a>
3400d418:	0701142c 	.word	0x0701142c
3400d41c:	0700182c 	.word	0x0700182c
3400d420:	0701182c 	.word	0x0701182c
3400d424:	0702182c 	.word	0x0702182c
3400d428:	0703182c 	.word	0x0703182c
3400d42c:	0704182c 	.word	0x0704182c
3400d430:	0705182c 	.word	0x0705182c
3400d434:	3401e970 	.word	0x3401e970
3400d438:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC14)
3400d43c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d440:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d444:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3400d448:	d142      	bne.n	3400d4d0 <HAL_RCCEx_PeriphCLKConfig+0x3a48>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400d44a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d44e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400d450:	2b00      	cmp	r3, #0
3400d452:	d016      	beq.n	3400d482 <HAL_RCCEx_PeriphCLKConfig+0x39fa>
3400d454:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400d45a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d45e:	d010      	beq.n	3400d482 <HAL_RCCEx_PeriphCLKConfig+0x39fa>
3400d460:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400d466:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d46a:	d00a      	beq.n	3400d482 <HAL_RCCEx_PeriphCLKConfig+0x39fa>
3400d46c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400d472:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d476:	d004      	beq.n	3400d482 <HAL_RCCEx_PeriphCLKConfig+0x39fa>
3400d478:	f240 41fd 	movw	r1, #1277	@ 0x4fd
3400d47c:	48b2      	ldr	r0, [pc, #712]	@ (3400d748 <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d47e:	f7f4 fc5b 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400d482:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d486:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400d488:	2b00      	cmp	r3, #0
3400d48a:	d005      	beq.n	3400d498 <HAL_RCCEx_PeriphCLKConfig+0x3a10>
3400d48c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400d492:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d496:	d904      	bls.n	3400d4a2 <HAL_RCCEx_PeriphCLKConfig+0x3a1a>
3400d498:	f240 41fe 	movw	r1, #1278	@ 0x4fe
3400d49c:	48aa      	ldr	r0, [pc, #680]	@ (3400d748 <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d49e:	f7f4 fc4b 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400d4a2:	4baa      	ldr	r3, [pc, #680]	@ (3400d74c <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d4a4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400d4a8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d4ac:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d4b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4b4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400d4b6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400d4bc:	3b01      	subs	r3, #1
3400d4be:	041b      	lsls	r3, r3, #16
3400d4c0:	4313      	orrs	r3, r2
3400d4c2:	4aa2      	ldr	r2, [pc, #648]	@ (3400d74c <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d4c4:	430b      	orrs	r3, r1
3400d4c6:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400d4ca:	f7fc f8fb 	bl	340096c4 <LL_RCC_IC14_Enable>
3400d4ce:	e008      	b.n	3400d4e2 <HAL_RCCEx_PeriphCLKConfig+0x3a5a>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_CLKP)
3400d4d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4d4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d4d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d4dc:	d101      	bne.n	3400d4e2 <HAL_RCCEx_PeriphCLKConfig+0x3a5a>
    {
      LL_RCC_CLKP_Enable();
3400d4de:	f7fc fab1 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPUART1 clock */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
3400d4e2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4e6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3400d4ea:	4618      	mov	r0, r3
3400d4ec:	f7fb f9a8 	bl	34008840 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
3400d4f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d4f8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
3400d4fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
3400d500:	2300      	movs	r3, #0
3400d502:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
3400d506:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
3400d50a:	4603      	mov	r3, r0
3400d50c:	460a      	mov	r2, r1
3400d50e:	4313      	orrs	r3, r2
3400d510:	f000 8082 	beq.w	3400d618 <HAL_RCCEx_PeriphCLKConfig+0x3b90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));
3400d514:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d518:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d51c:	2b00      	cmp	r3, #0
3400d51e:	d019      	beq.n	3400d554 <HAL_RCCEx_PeriphCLKConfig+0x3acc>
3400d520:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d524:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d528:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3400d52c:	d012      	beq.n	3400d554 <HAL_RCCEx_PeriphCLKConfig+0x3acc>
3400d52e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d532:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d536:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3400d53a:	d00b      	beq.n	3400d554 <HAL_RCCEx_PeriphCLKConfig+0x3acc>
3400d53c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d540:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d544:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3400d548:	d004      	beq.n	3400d554 <HAL_RCCEx_PeriphCLKConfig+0x3acc>
3400d54a:	f44f 61a3 	mov.w	r1, #1304	@ 0x518
3400d54e:	487e      	ldr	r0, [pc, #504]	@ (3400d748 <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d550:	f7f4 fbf2 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_IC16)
3400d554:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d558:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d55c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3400d560:	d14a      	bne.n	3400d5f8 <HAL_RCCEx_PeriphCLKConfig+0x3b70>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC16].ClockSelection));
3400d562:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d566:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400d56a:	2b00      	cmp	r3, #0
3400d56c:	d019      	beq.n	3400d5a2 <HAL_RCCEx_PeriphCLKConfig+0x3b1a>
3400d56e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d572:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400d576:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d57a:	d012      	beq.n	3400d5a2 <HAL_RCCEx_PeriphCLKConfig+0x3b1a>
3400d57c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d580:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400d584:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d588:	d00b      	beq.n	3400d5a2 <HAL_RCCEx_PeriphCLKConfig+0x3b1a>
3400d58a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d58e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3400d592:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d596:	d004      	beq.n	3400d5a2 <HAL_RCCEx_PeriphCLKConfig+0x3b1a>
3400d598:	f240 511d 	movw	r1, #1309	@ 0x51d
3400d59c:	486a      	ldr	r0, [pc, #424]	@ (3400d748 <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d59e:	f7f4 fbcb 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC16].ClockDivider));
3400d5a2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d5a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3400d5aa:	2b00      	cmp	r3, #0
3400d5ac:	d006      	beq.n	3400d5bc <HAL_RCCEx_PeriphCLKConfig+0x3b34>
3400d5ae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d5b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3400d5b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d5ba:	d904      	bls.n	3400d5c6 <HAL_RCCEx_PeriphCLKConfig+0x3b3e>
3400d5bc:	f240 511e 	movw	r1, #1310	@ 0x51e
3400d5c0:	4861      	ldr	r0, [pc, #388]	@ (3400d748 <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d5c2:	f7f4 fbb9 	bl	34001d38 <assert_failed>

      /* Set IC16 configuration */
      MODIFY_REG(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL | RCC_IC16CFGR_IC16INT,
3400d5c6:	4b61      	ldr	r3, [pc, #388]	@ (3400d74c <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d5c8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3400d5cc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d5d0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d5d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d5d8:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
3400d5dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d5e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3400d5e4:	3b01      	subs	r3, #1
3400d5e6:	041b      	lsls	r3, r3, #16
3400d5e8:	4313      	orrs	r3, r2
3400d5ea:	4a58      	ldr	r2, [pc, #352]	@ (3400d74c <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d5ec:	430b      	orrs	r3, r1
3400d5ee:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
                 PeriphClkInit->ICSelection[RCC_IC16].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC16].ClockDivider - 1U) << RCC_IC16CFGR_IC16INT_Pos));

      LL_RCC_IC16_Enable();
3400d5f2:	f7fc f8e7 	bl	340097c4 <LL_RCC_IC16_Enable>
3400d5f6:	e008      	b.n	3400d60a <HAL_RCCEx_PeriphCLKConfig+0x3b82>
    }
    else if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_CLKP)
3400d5f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d5fc:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d600:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3400d604:	d101      	bne.n	3400d60a <HAL_RCCEx_PeriphCLKConfig+0x3b82>
    {
      LL_RCC_CLKP_Enable();
3400d606:	f7fc fa1d 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LTDC clock */
    __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
3400d60a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d60e:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3400d612:	4618      	mov	r0, r3
3400d614:	f7fb f92a 	bl	3400886c <LL_RCC_SetLTDCClockSource>
  }

  /*---------------------------- MDF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
3400d618:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d61c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d620:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
3400d624:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
3400d628:	2300      	movs	r3, #0
3400d62a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
3400d62e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
3400d632:	4603      	mov	r3, r0
3400d634:	460a      	mov	r2, r1
3400d636:	4313      	orrs	r3, r2
3400d638:	f000 80e4 	beq.w	3400d804 <HAL_RCCEx_PeriphCLKConfig+0x3d7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(PeriphClkInit->Mdf1ClockSelection));
3400d63c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d640:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d644:	2b00      	cmp	r3, #0
3400d646:	d035      	beq.n	3400d6b4 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d648:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d64c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d650:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3400d654:	d02e      	beq.n	3400d6b4 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d656:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d65a:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d65e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3400d662:	d027      	beq.n	3400d6b4 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d664:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d668:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d66c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3400d670:	d020      	beq.n	3400d6b4 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d672:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d676:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d67a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3400d67e:	d019      	beq.n	3400d6b4 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d680:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d684:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d688:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
3400d68c:	d012      	beq.n	3400d6b4 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d68e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d692:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d696:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3400d69a:	d00b      	beq.n	3400d6b4 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d69c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d6a0:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d6a4:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
3400d6a8:	d004      	beq.n	3400d6b4 <HAL_RCCEx_PeriphCLKConfig+0x3c2c>
3400d6aa:	f44f 61a7 	mov.w	r1, #1336	@ 0x538
3400d6ae:	4826      	ldr	r0, [pc, #152]	@ (3400d748 <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d6b0:	f7f4 fb42 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC7)
3400d6b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d6b8:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d6bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3400d6c0:	d146      	bne.n	3400d750 <HAL_RCCEx_PeriphCLKConfig+0x3cc8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400d6c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d6c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d6c8:	2b00      	cmp	r3, #0
3400d6ca:	d016      	beq.n	3400d6fa <HAL_RCCEx_PeriphCLKConfig+0x3c72>
3400d6cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d6d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d6d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d6d6:	d010      	beq.n	3400d6fa <HAL_RCCEx_PeriphCLKConfig+0x3c72>
3400d6d8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d6dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d6de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d6e2:	d00a      	beq.n	3400d6fa <HAL_RCCEx_PeriphCLKConfig+0x3c72>
3400d6e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d6e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d6ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d6ee:	d004      	beq.n	3400d6fa <HAL_RCCEx_PeriphCLKConfig+0x3c72>
3400d6f0:	f240 513d 	movw	r1, #1341	@ 0x53d
3400d6f4:	4814      	ldr	r0, [pc, #80]	@ (3400d748 <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d6f6:	f7f4 fb1f 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400d6fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d6fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400d700:	2b00      	cmp	r3, #0
3400d702:	d005      	beq.n	3400d710 <HAL_RCCEx_PeriphCLKConfig+0x3c88>
3400d704:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400d70a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d70e:	d904      	bls.n	3400d71a <HAL_RCCEx_PeriphCLKConfig+0x3c92>
3400d710:	f240 513e 	movw	r1, #1342	@ 0x53e
3400d714:	480c      	ldr	r0, [pc, #48]	@ (3400d748 <HAL_RCCEx_PeriphCLKConfig+0x3cc0>)
3400d716:	f7f4 fb0f 	bl	34001d38 <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400d71a:	4b0c      	ldr	r3, [pc, #48]	@ (3400d74c <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d71c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400d720:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d724:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d728:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d72c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400d72e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400d734:	3b01      	subs	r3, #1
3400d736:	041b      	lsls	r3, r3, #16
3400d738:	4313      	orrs	r3, r2
3400d73a:	4a04      	ldr	r2, [pc, #16]	@ (3400d74c <HAL_RCCEx_PeriphCLKConfig+0x3cc4>)
3400d73c:	430b      	orrs	r3, r1
3400d73e:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400d742:	f7fb fe3f 	bl	340093c4 <LL_RCC_IC7_Enable>
3400d746:	e056      	b.n	3400d7f6 <HAL_RCCEx_PeriphCLKConfig+0x3d6e>
3400d748:	3401e970 	.word	0x3401e970
3400d74c:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC8)
3400d750:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d754:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d758:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3400d75c:	d142      	bne.n	3400d7e4 <HAL_RCCEx_PeriphCLKConfig+0x3d5c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400d75e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400d764:	2b00      	cmp	r3, #0
3400d766:	d016      	beq.n	3400d796 <HAL_RCCEx_PeriphCLKConfig+0x3d0e>
3400d768:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d76c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400d76e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d772:	d010      	beq.n	3400d796 <HAL_RCCEx_PeriphCLKConfig+0x3d0e>
3400d774:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400d77a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d77e:	d00a      	beq.n	3400d796 <HAL_RCCEx_PeriphCLKConfig+0x3d0e>
3400d780:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400d786:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d78a:	d004      	beq.n	3400d796 <HAL_RCCEx_PeriphCLKConfig+0x3d0e>
3400d78c:	f240 514a 	movw	r1, #1354	@ 0x54a
3400d790:	48b0      	ldr	r0, [pc, #704]	@ (3400da54 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400d792:	f7f4 fad1 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400d796:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d79a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400d79c:	2b00      	cmp	r3, #0
3400d79e:	d005      	beq.n	3400d7ac <HAL_RCCEx_PeriphCLKConfig+0x3d24>
3400d7a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d7a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400d7a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d7aa:	d904      	bls.n	3400d7b6 <HAL_RCCEx_PeriphCLKConfig+0x3d2e>
3400d7ac:	f240 514b 	movw	r1, #1355	@ 0x54b
3400d7b0:	48a8      	ldr	r0, [pc, #672]	@ (3400da54 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400d7b2:	f7f4 fac1 	bl	34001d38 <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400d7b6:	4ba8      	ldr	r3, [pc, #672]	@ (3400da58 <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400d7b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400d7bc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d7c0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d7c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d7c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400d7ca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d7ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400d7d0:	3b01      	subs	r3, #1
3400d7d2:	041b      	lsls	r3, r3, #16
3400d7d4:	4313      	orrs	r3, r2
3400d7d6:	4aa0      	ldr	r2, [pc, #640]	@ (3400da58 <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400d7d8:	430b      	orrs	r3, r1
3400d7da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400d7de:	f7fb fe31 	bl	34009444 <LL_RCC_IC8_Enable>
3400d7e2:	e008      	b.n	3400d7f6 <HAL_RCCEx_PeriphCLKConfig+0x3d6e>
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_CLKP)
3400d7e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d7e8:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d7ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3400d7f0:	d101      	bne.n	3400d7f6 <HAL_RCCEx_PeriphCLKConfig+0x3d6e>
    {
      LL_RCC_CLKP_Enable();
3400d7f2:	f7fc f927 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of MDF1 clock*/
    __HAL_RCC_MDF1_CONFIG(PeriphClkInit->Mdf1ClockSelection);
3400d7f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d7fa:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3400d7fe:	4618      	mov	r0, r3
3400d800:	f7fb f84a 	bl	34008898 <LL_RCC_SetMDFClockSource>
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
3400d804:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d808:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d80c:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
3400d810:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
3400d814:	2300      	movs	r3, #0
3400d816:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
3400d81a:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
3400d81e:	4603      	mov	r3, r0
3400d820:	460a      	mov	r2, r1
3400d822:	4313      	orrs	r3, r2
3400d824:	d07c      	beq.n	3400d920 <HAL_RCCEx_PeriphCLKConfig+0x3e98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));
3400d826:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d82a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400d82e:	2b00      	cmp	r3, #0
3400d830:	d016      	beq.n	3400d860 <HAL_RCCEx_PeriphCLKConfig+0x3dd8>
3400d832:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d836:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400d83a:	2b10      	cmp	r3, #16
3400d83c:	d010      	beq.n	3400d860 <HAL_RCCEx_PeriphCLKConfig+0x3dd8>
3400d83e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d842:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400d846:	2b20      	cmp	r3, #32
3400d848:	d00a      	beq.n	3400d860 <HAL_RCCEx_PeriphCLKConfig+0x3dd8>
3400d84a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d84e:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400d852:	2b30      	cmp	r3, #48	@ 0x30
3400d854:	d004      	beq.n	3400d860 <HAL_RCCEx_PeriphCLKConfig+0x3dd8>
3400d856:	f240 5165 	movw	r1, #1381	@ 0x565
3400d85a:	487e      	ldr	r0, [pc, #504]	@ (3400da54 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400d85c:	f7f4 fa6c 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_IC20)
3400d860:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d864:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400d868:	2b20      	cmp	r3, #32
3400d86a:	d14a      	bne.n	3400d902 <HAL_RCCEx_PeriphCLKConfig+0x3e7a>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
3400d86c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d870:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400d874:	2b00      	cmp	r3, #0
3400d876:	d019      	beq.n	3400d8ac <HAL_RCCEx_PeriphCLKConfig+0x3e24>
3400d878:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d87c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400d880:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d884:	d012      	beq.n	3400d8ac <HAL_RCCEx_PeriphCLKConfig+0x3e24>
3400d886:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d88a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400d88e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d892:	d00b      	beq.n	3400d8ac <HAL_RCCEx_PeriphCLKConfig+0x3e24>
3400d894:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d898:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3400d89c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d8a0:	d004      	beq.n	3400d8ac <HAL_RCCEx_PeriphCLKConfig+0x3e24>
3400d8a2:	f240 516a 	movw	r1, #1386	@ 0x56a
3400d8a6:	486b      	ldr	r0, [pc, #428]	@ (3400da54 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400d8a8:	f7f4 fa46 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));
3400d8ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d8b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400d8b4:	2b00      	cmp	r3, #0
3400d8b6:	d006      	beq.n	3400d8c6 <HAL_RCCEx_PeriphCLKConfig+0x3e3e>
3400d8b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d8bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400d8c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400d8c4:	d904      	bls.n	3400d8d0 <HAL_RCCEx_PeriphCLKConfig+0x3e48>
3400d8c6:	f240 516b 	movw	r1, #1387	@ 0x56b
3400d8ca:	4862      	ldr	r0, [pc, #392]	@ (3400da54 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400d8cc:	f7f4 fa34 	bl	34001d38 <assert_failed>

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
3400d8d0:	4b61      	ldr	r3, [pc, #388]	@ (3400da58 <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400d8d2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3400d8d6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400d8da:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400d8de:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d8e2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
3400d8e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d8ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3400d8ee:	3b01      	subs	r3, #1
3400d8f0:	041b      	lsls	r3, r3, #16
3400d8f2:	4313      	orrs	r3, r2
3400d8f4:	4a58      	ldr	r2, [pc, #352]	@ (3400da58 <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400d8f6:	430b      	orrs	r3, r1
3400d8f8:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
3400d8fc:	f7fc f862 	bl	340099c4 <LL_RCC_IC20_Enable>
3400d900:	e007      	b.n	3400d912 <HAL_RCCEx_PeriphCLKConfig+0x3e8a>
    }
    else if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_CLKP)
3400d902:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d906:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400d90a:	2b10      	cmp	r3, #16
3400d90c:	d101      	bne.n	3400d912 <HAL_RCCEx_PeriphCLKConfig+0x3e8a>
    {
      LL_RCC_CLKP_Enable();
3400d90e:	f7fc f899 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of PSSI clock*/
    __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
3400d912:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d916:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3400d91a:	4618      	mov	r0, r3
3400d91c:	f7fa ffe8 	bl	340088f0 <LL_RCC_SetPSSIClockSource>
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
3400d920:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d924:	e9d3 2300 	ldrd	r2, r3, [r3]
3400d928:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
3400d92c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
3400d930:	2300      	movs	r3, #0
3400d932:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
3400d936:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
3400d93a:	4603      	mov	r3, r0
3400d93c:	460a      	mov	r2, r1
3400d93e:	4313      	orrs	r3, r2
3400d940:	f000 80f6 	beq.w	3400db30 <HAL_RCCEx_PeriphCLKConfig+0x40a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
3400d944:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d948:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400d94c:	4b43      	ldr	r3, [pc, #268]	@ (3400da5c <HAL_RCCEx_PeriphCLKConfig+0x3fd4>)
3400d94e:	429a      	cmp	r2, r3
3400d950:	d035      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400d952:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d956:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400d95a:	4b41      	ldr	r3, [pc, #260]	@ (3400da60 <HAL_RCCEx_PeriphCLKConfig+0x3fd8>)
3400d95c:	429a      	cmp	r2, r3
3400d95e:	d02e      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400d960:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d964:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400d968:	4b3e      	ldr	r3, [pc, #248]	@ (3400da64 <HAL_RCCEx_PeriphCLKConfig+0x3fdc>)
3400d96a:	429a      	cmp	r2, r3
3400d96c:	d027      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400d96e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d972:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400d976:	4b3c      	ldr	r3, [pc, #240]	@ (3400da68 <HAL_RCCEx_PeriphCLKConfig+0x3fe0>)
3400d978:	429a      	cmp	r2, r3
3400d97a:	d020      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400d97c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d980:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400d984:	4b39      	ldr	r3, [pc, #228]	@ (3400da6c <HAL_RCCEx_PeriphCLKConfig+0x3fe4>)
3400d986:	429a      	cmp	r2, r3
3400d988:	d019      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400d98a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d98e:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400d992:	4b37      	ldr	r3, [pc, #220]	@ (3400da70 <HAL_RCCEx_PeriphCLKConfig+0x3fe8>)
3400d994:	429a      	cmp	r2, r3
3400d996:	d012      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400d998:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d99c:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400d9a0:	4b34      	ldr	r3, [pc, #208]	@ (3400da74 <HAL_RCCEx_PeriphCLKConfig+0x3fec>)
3400d9a2:	429a      	cmp	r2, r3
3400d9a4:	d00b      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400d9a6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9aa:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400d9ae:	4b32      	ldr	r3, [pc, #200]	@ (3400da78 <HAL_RCCEx_PeriphCLKConfig+0x3ff0>)
3400d9b0:	429a      	cmp	r2, r3
3400d9b2:	d004      	beq.n	3400d9be <HAL_RCCEx_PeriphCLKConfig+0x3f36>
3400d9b4:	f240 5185 	movw	r1, #1413	@ 0x585
3400d9b8:	4826      	ldr	r0, [pc, #152]	@ (3400da54 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400d9ba:	f7f4 f9bd 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC7)
3400d9be:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9c2:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400d9c6:	4b27      	ldr	r3, [pc, #156]	@ (3400da64 <HAL_RCCEx_PeriphCLKConfig+0x3fdc>)
3400d9c8:	429a      	cmp	r2, r3
3400d9ca:	d157      	bne.n	3400da7c <HAL_RCCEx_PeriphCLKConfig+0x3ff4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400d9cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d9d2:	2b00      	cmp	r3, #0
3400d9d4:	d016      	beq.n	3400da04 <HAL_RCCEx_PeriphCLKConfig+0x3f7c>
3400d9d6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d9dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400d9e0:	d010      	beq.n	3400da04 <HAL_RCCEx_PeriphCLKConfig+0x3f7c>
3400d9e2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d9e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400d9ec:	d00a      	beq.n	3400da04 <HAL_RCCEx_PeriphCLKConfig+0x3f7c>
3400d9ee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400d9f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400d9f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400d9f8:	d004      	beq.n	3400da04 <HAL_RCCEx_PeriphCLKConfig+0x3f7c>
3400d9fa:	f240 518a 	movw	r1, #1418	@ 0x58a
3400d9fe:	4815      	ldr	r0, [pc, #84]	@ (3400da54 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400da00:	f7f4 f99a 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400da04:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400da0a:	2b00      	cmp	r3, #0
3400da0c:	d005      	beq.n	3400da1a <HAL_RCCEx_PeriphCLKConfig+0x3f92>
3400da0e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400da14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400da18:	d904      	bls.n	3400da24 <HAL_RCCEx_PeriphCLKConfig+0x3f9c>
3400da1a:	f240 518b 	movw	r1, #1419	@ 0x58b
3400da1e:	480d      	ldr	r0, [pc, #52]	@ (3400da54 <HAL_RCCEx_PeriphCLKConfig+0x3fcc>)
3400da20:	f7f4 f98a 	bl	34001d38 <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400da24:	4b0c      	ldr	r3, [pc, #48]	@ (3400da58 <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400da26:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400da2a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400da2e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400da32:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400da38:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400da3e:	3b01      	subs	r3, #1
3400da40:	041b      	lsls	r3, r3, #16
3400da42:	4313      	orrs	r3, r2
3400da44:	4a04      	ldr	r2, [pc, #16]	@ (3400da58 <HAL_RCCEx_PeriphCLKConfig+0x3fd0>)
3400da46:	430b      	orrs	r3, r1
3400da48:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400da4c:	f7fb fcba 	bl	340093c4 <LL_RCC_IC7_Enable>
3400da50:	e067      	b.n	3400db22 <HAL_RCCEx_PeriphCLKConfig+0x409a>
3400da52:	bf00      	nop
3400da54:	3401e970 	.word	0x3401e970
3400da58:	56028000 	.word	0x56028000
3400da5c:	07001418 	.word	0x07001418
3400da60:	07011418 	.word	0x07011418
3400da64:	07021418 	.word	0x07021418
3400da68:	07031418 	.word	0x07031418
3400da6c:	07041418 	.word	0x07041418
3400da70:	07051418 	.word	0x07051418
3400da74:	07061418 	.word	0x07061418
3400da78:	07071418 	.word	0x07071418
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC8)
3400da7c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da80:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400da84:	4b9c      	ldr	r3, [pc, #624]	@ (3400dcf8 <HAL_RCCEx_PeriphCLKConfig+0x4270>)
3400da86:	429a      	cmp	r2, r3
3400da88:	d142      	bne.n	3400db10 <HAL_RCCEx_PeriphCLKConfig+0x4088>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400da8a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400da90:	2b00      	cmp	r3, #0
3400da92:	d016      	beq.n	3400dac2 <HAL_RCCEx_PeriphCLKConfig+0x403a>
3400da94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400da98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400da9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400da9e:	d010      	beq.n	3400dac2 <HAL_RCCEx_PeriphCLKConfig+0x403a>
3400daa0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400daa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400daa6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400daaa:	d00a      	beq.n	3400dac2 <HAL_RCCEx_PeriphCLKConfig+0x403a>
3400daac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dab2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400dab6:	d004      	beq.n	3400dac2 <HAL_RCCEx_PeriphCLKConfig+0x403a>
3400dab8:	f240 5197 	movw	r1, #1431	@ 0x597
3400dabc:	488f      	ldr	r0, [pc, #572]	@ (3400dcfc <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400dabe:	f7f4 f93b 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400dac2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dac8:	2b00      	cmp	r3, #0
3400daca:	d005      	beq.n	3400dad8 <HAL_RCCEx_PeriphCLKConfig+0x4050>
3400dacc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dad2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400dad6:	d904      	bls.n	3400dae2 <HAL_RCCEx_PeriphCLKConfig+0x405a>
3400dad8:	f44f 61b3 	mov.w	r1, #1432	@ 0x598
3400dadc:	4887      	ldr	r0, [pc, #540]	@ (3400dcfc <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400dade:	f7f4 f92b 	bl	34001d38 <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400dae2:	4b87      	ldr	r3, [pc, #540]	@ (3400dd00 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400dae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400dae8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400daec:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400daf0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400daf4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400daf6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dafa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dafc:	3b01      	subs	r3, #1
3400dafe:	041b      	lsls	r3, r3, #16
3400db00:	4313      	orrs	r3, r2
3400db02:	4a7f      	ldr	r2, [pc, #508]	@ (3400dd00 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400db04:	430b      	orrs	r3, r1
3400db06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400db0a:	f7fb fc9b 	bl	34009444 <LL_RCC_IC8_Enable>
3400db0e:	e008      	b.n	3400db22 <HAL_RCCEx_PeriphCLKConfig+0x409a>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_CLKP)
3400db10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db14:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3400db18:	4b7a      	ldr	r3, [pc, #488]	@ (3400dd04 <HAL_RCCEx_PeriphCLKConfig+0x427c>)
3400db1a:	429a      	cmp	r2, r3
3400db1c:	d101      	bne.n	3400db22 <HAL_RCCEx_PeriphCLKConfig+0x409a>
    {
      LL_RCC_CLKP_Enable();
3400db1e:	f7fb ff91 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
3400db22:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db26:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
3400db2a:	4618      	mov	r0, r3
3400db2c:	f7fa fef6 	bl	3400891c <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
3400db30:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db34:	e9d3 2300 	ldrd	r2, r3, [r3]
3400db38:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
3400db3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
3400db40:	2300      	movs	r3, #0
3400db42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
3400db46:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
3400db4a:	4603      	mov	r3, r0
3400db4c:	460a      	mov	r2, r1
3400db4e:	4313      	orrs	r3, r2
3400db50:	f000 80fa 	beq.w	3400dd48 <HAL_RCCEx_PeriphCLKConfig+0x42c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
3400db54:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db58:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400db5c:	4b6a      	ldr	r3, [pc, #424]	@ (3400dd08 <HAL_RCCEx_PeriphCLKConfig+0x4280>)
3400db5e:	429a      	cmp	r2, r3
3400db60:	d035      	beq.n	3400dbce <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400db62:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db66:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400db6a:	4b68      	ldr	r3, [pc, #416]	@ (3400dd0c <HAL_RCCEx_PeriphCLKConfig+0x4284>)
3400db6c:	429a      	cmp	r2, r3
3400db6e:	d02e      	beq.n	3400dbce <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400db70:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db74:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400db78:	4b65      	ldr	r3, [pc, #404]	@ (3400dd10 <HAL_RCCEx_PeriphCLKConfig+0x4288>)
3400db7a:	429a      	cmp	r2, r3
3400db7c:	d027      	beq.n	3400dbce <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400db7e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db82:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400db86:	4b63      	ldr	r3, [pc, #396]	@ (3400dd14 <HAL_RCCEx_PeriphCLKConfig+0x428c>)
3400db88:	429a      	cmp	r2, r3
3400db8a:	d020      	beq.n	3400dbce <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400db8c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db90:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400db94:	4b60      	ldr	r3, [pc, #384]	@ (3400dd18 <HAL_RCCEx_PeriphCLKConfig+0x4290>)
3400db96:	429a      	cmp	r2, r3
3400db98:	d019      	beq.n	3400dbce <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400db9a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400db9e:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400dba2:	4b5e      	ldr	r3, [pc, #376]	@ (3400dd1c <HAL_RCCEx_PeriphCLKConfig+0x4294>)
3400dba4:	429a      	cmp	r2, r3
3400dba6:	d012      	beq.n	3400dbce <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400dba8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dbac:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400dbb0:	4b5b      	ldr	r3, [pc, #364]	@ (3400dd20 <HAL_RCCEx_PeriphCLKConfig+0x4298>)
3400dbb2:	429a      	cmp	r2, r3
3400dbb4:	d00b      	beq.n	3400dbce <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400dbb6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dbba:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400dbbe:	4b59      	ldr	r3, [pc, #356]	@ (3400dd24 <HAL_RCCEx_PeriphCLKConfig+0x429c>)
3400dbc0:	429a      	cmp	r2, r3
3400dbc2:	d004      	beq.n	3400dbce <HAL_RCCEx_PeriphCLKConfig+0x4146>
3400dbc4:	f240 51b2 	movw	r1, #1458	@ 0x5b2
3400dbc8:	484c      	ldr	r0, [pc, #304]	@ (3400dcfc <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400dbca:	f7f4 f8b5 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC7)
3400dbce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dbd2:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400dbd6:	4b4e      	ldr	r3, [pc, #312]	@ (3400dd10 <HAL_RCCEx_PeriphCLKConfig+0x4288>)
3400dbd8:	429a      	cmp	r2, r3
3400dbda:	d142      	bne.n	3400dc62 <HAL_RCCEx_PeriphCLKConfig+0x41da>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400dbdc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dbe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dbe2:	2b00      	cmp	r3, #0
3400dbe4:	d016      	beq.n	3400dc14 <HAL_RCCEx_PeriphCLKConfig+0x418c>
3400dbe6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dbea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dbec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400dbf0:	d010      	beq.n	3400dc14 <HAL_RCCEx_PeriphCLKConfig+0x418c>
3400dbf2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dbf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dbf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400dbfc:	d00a      	beq.n	3400dc14 <HAL_RCCEx_PeriphCLKConfig+0x418c>
3400dbfe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dc04:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400dc08:	d004      	beq.n	3400dc14 <HAL_RCCEx_PeriphCLKConfig+0x418c>
3400dc0a:	f240 51b7 	movw	r1, #1463	@ 0x5b7
3400dc0e:	483b      	ldr	r0, [pc, #236]	@ (3400dcfc <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400dc10:	f7f4 f892 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400dc14:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400dc1a:	2b00      	cmp	r3, #0
3400dc1c:	d005      	beq.n	3400dc2a <HAL_RCCEx_PeriphCLKConfig+0x41a2>
3400dc1e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400dc24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400dc28:	d904      	bls.n	3400dc34 <HAL_RCCEx_PeriphCLKConfig+0x41ac>
3400dc2a:	f44f 61b7 	mov.w	r1, #1464	@ 0x5b8
3400dc2e:	4833      	ldr	r0, [pc, #204]	@ (3400dcfc <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400dc30:	f7f4 f882 	bl	34001d38 <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400dc34:	4b32      	ldr	r3, [pc, #200]	@ (3400dd00 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400dc36:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400dc3a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400dc3e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400dc42:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400dc48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400dc4e:	3b01      	subs	r3, #1
3400dc50:	041b      	lsls	r3, r3, #16
3400dc52:	4313      	orrs	r3, r2
3400dc54:	4a2a      	ldr	r2, [pc, #168]	@ (3400dd00 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400dc56:	430b      	orrs	r3, r1
3400dc58:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400dc5c:	f7fb fbb2 	bl	340093c4 <LL_RCC_IC7_Enable>
3400dc60:	e06b      	b.n	3400dd3a <HAL_RCCEx_PeriphCLKConfig+0x42b2>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC8)
3400dc62:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc66:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400dc6a:	4b2a      	ldr	r3, [pc, #168]	@ (3400dd14 <HAL_RCCEx_PeriphCLKConfig+0x428c>)
3400dc6c:	429a      	cmp	r2, r3
3400dc6e:	d15b      	bne.n	3400dd28 <HAL_RCCEx_PeriphCLKConfig+0x42a0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400dc70:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dc76:	2b00      	cmp	r3, #0
3400dc78:	d016      	beq.n	3400dca8 <HAL_RCCEx_PeriphCLKConfig+0x4220>
3400dc7a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dc80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400dc84:	d010      	beq.n	3400dca8 <HAL_RCCEx_PeriphCLKConfig+0x4220>
3400dc86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dc8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400dc90:	d00a      	beq.n	3400dca8 <HAL_RCCEx_PeriphCLKConfig+0x4220>
3400dc92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dc96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dc98:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400dc9c:	d004      	beq.n	3400dca8 <HAL_RCCEx_PeriphCLKConfig+0x4220>
3400dc9e:	f240 51c4 	movw	r1, #1476	@ 0x5c4
3400dca2:	4816      	ldr	r0, [pc, #88]	@ (3400dcfc <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400dca4:	f7f4 f848 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400dca8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dcac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dcae:	2b00      	cmp	r3, #0
3400dcb0:	d005      	beq.n	3400dcbe <HAL_RCCEx_PeriphCLKConfig+0x4236>
3400dcb2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dcb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dcb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400dcbc:	d904      	bls.n	3400dcc8 <HAL_RCCEx_PeriphCLKConfig+0x4240>
3400dcbe:	f240 51c5 	movw	r1, #1477	@ 0x5c5
3400dcc2:	480e      	ldr	r0, [pc, #56]	@ (3400dcfc <HAL_RCCEx_PeriphCLKConfig+0x4274>)
3400dcc4:	f7f4 f838 	bl	34001d38 <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400dcc8:	4b0d      	ldr	r3, [pc, #52]	@ (3400dd00 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400dcca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400dcce:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400dcd2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400dcd6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dcda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400dcdc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dce2:	3b01      	subs	r3, #1
3400dce4:	041b      	lsls	r3, r3, #16
3400dce6:	4313      	orrs	r3, r2
3400dce8:	4a05      	ldr	r2, [pc, #20]	@ (3400dd00 <HAL_RCCEx_PeriphCLKConfig+0x4278>)
3400dcea:	430b      	orrs	r3, r1
3400dcec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400dcf0:	f7fb fba8 	bl	34009444 <LL_RCC_IC8_Enable>
3400dcf4:	e021      	b.n	3400dd3a <HAL_RCCEx_PeriphCLKConfig+0x42b2>
3400dcf6:	bf00      	nop
3400dcf8:	07031418 	.word	0x07031418
3400dcfc:	3401e970 	.word	0x3401e970
3400dd00:	56028000 	.word	0x56028000
3400dd04:	07011418 	.word	0x07011418
3400dd08:	07001818 	.word	0x07001818
3400dd0c:	07011818 	.word	0x07011818
3400dd10:	07021818 	.word	0x07021818
3400dd14:	07031818 	.word	0x07031818
3400dd18:	07041818 	.word	0x07041818
3400dd1c:	07051818 	.word	0x07051818
3400dd20:	07061818 	.word	0x07061818
3400dd24:	07071818 	.word	0x07071818
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_CLKP)
3400dd28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd2c:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3400dd30:	4b6f      	ldr	r3, [pc, #444]	@ (3400def0 <HAL_RCCEx_PeriphCLKConfig+0x4468>)
3400dd32:	429a      	cmp	r2, r3
3400dd34:	d101      	bne.n	3400dd3a <HAL_RCCEx_PeriphCLKConfig+0x42b2>
    {
      LL_RCC_CLKP_Enable();
3400dd36:	f7fb fe85 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI2 clock*/
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
3400dd3a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd3e:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
3400dd42:	4618      	mov	r0, r3
3400dd44:	f7fa fdea 	bl	3400891c <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SPDIFRX1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX1) == RCC_PERIPHCLK_SPDIFRX1)
3400dd48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400dd50:	2100      	movs	r1, #0
3400dd52:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
3400dd56:	f003 0301 	and.w	r3, r3, #1
3400dd5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
3400dd5e:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
3400dd62:	4603      	mov	r3, r0
3400dd64:	460a      	mov	r2, r1
3400dd66:	4313      	orrs	r3, r2
3400dd68:	f000 80d7 	beq.w	3400df1a <HAL_RCCEx_PeriphCLKConfig+0x4492>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRX1CLKSOURCE(PeriphClkInit->Spdifrx1ClockSelection));
3400dd6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd70:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400dd74:	2b00      	cmp	r3, #0
3400dd76:	d028      	beq.n	3400ddca <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400dd78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd7c:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400dd80:	2b01      	cmp	r3, #1
3400dd82:	d022      	beq.n	3400ddca <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400dd84:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd88:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400dd8c:	2b02      	cmp	r3, #2
3400dd8e:	d01c      	beq.n	3400ddca <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400dd90:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dd94:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400dd98:	2b03      	cmp	r3, #3
3400dd9a:	d016      	beq.n	3400ddca <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400dd9c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dda0:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400dda4:	2b04      	cmp	r3, #4
3400dda6:	d010      	beq.n	3400ddca <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400dda8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddac:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400ddb0:	2b05      	cmp	r3, #5
3400ddb2:	d00a      	beq.n	3400ddca <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400ddb4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddb8:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400ddbc:	2b06      	cmp	r3, #6
3400ddbe:	d004      	beq.n	3400ddca <HAL_RCCEx_PeriphCLKConfig+0x4342>
3400ddc0:	f240 51df 	movw	r1, #1503	@ 0x5df
3400ddc4:	484b      	ldr	r0, [pc, #300]	@ (3400def4 <HAL_RCCEx_PeriphCLKConfig+0x446c>)
3400ddc6:	f7f3 ffb7 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC7)
3400ddca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddce:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400ddd2:	2b02      	cmp	r3, #2
3400ddd4:	d142      	bne.n	3400de5c <HAL_RCCEx_PeriphCLKConfig+0x43d4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400ddd6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dddc:	2b00      	cmp	r3, #0
3400ddde:	d016      	beq.n	3400de0e <HAL_RCCEx_PeriphCLKConfig+0x4386>
3400dde0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dde4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400dde6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ddea:	d010      	beq.n	3400de0e <HAL_RCCEx_PeriphCLKConfig+0x4386>
3400ddec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400ddf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ddf6:	d00a      	beq.n	3400de0e <HAL_RCCEx_PeriphCLKConfig+0x4386>
3400ddf8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ddfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3400ddfe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400de02:	d004      	beq.n	3400de0e <HAL_RCCEx_PeriphCLKConfig+0x4386>
3400de04:	f240 51e4 	movw	r1, #1508	@ 0x5e4
3400de08:	483a      	ldr	r0, [pc, #232]	@ (3400def4 <HAL_RCCEx_PeriphCLKConfig+0x446c>)
3400de0a:	f7f3 ff95 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400de0e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400de14:	2b00      	cmp	r3, #0
3400de16:	d005      	beq.n	3400de24 <HAL_RCCEx_PeriphCLKConfig+0x439c>
3400de18:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400de1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400de22:	d904      	bls.n	3400de2e <HAL_RCCEx_PeriphCLKConfig+0x43a6>
3400de24:	f240 51e5 	movw	r1, #1509	@ 0x5e5
3400de28:	4832      	ldr	r0, [pc, #200]	@ (3400def4 <HAL_RCCEx_PeriphCLKConfig+0x446c>)
3400de2a:	f7f3 ff85 	bl	34001d38 <assert_failed>

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400de2e:	4b32      	ldr	r3, [pc, #200]	@ (3400def8 <HAL_RCCEx_PeriphCLKConfig+0x4470>)
3400de30:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3400de34:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400de38:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400de3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3400de42:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3400de48:	3b01      	subs	r3, #1
3400de4a:	041b      	lsls	r3, r3, #16
3400de4c:	4313      	orrs	r3, r2
3400de4e:	4a2a      	ldr	r2, [pc, #168]	@ (3400def8 <HAL_RCCEx_PeriphCLKConfig+0x4470>)
3400de50:	430b      	orrs	r3, r1
3400de52:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3400de56:	f7fb fab5 	bl	340093c4 <LL_RCC_IC7_Enable>
3400de5a:	e057      	b.n	3400df0c <HAL_RCCEx_PeriphCLKConfig+0x4484>
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC8)
3400de5c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de60:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400de64:	2b03      	cmp	r3, #3
3400de66:	d149      	bne.n	3400defc <HAL_RCCEx_PeriphCLKConfig+0x4474>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400de68:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400de6e:	2b00      	cmp	r3, #0
3400de70:	d016      	beq.n	3400dea0 <HAL_RCCEx_PeriphCLKConfig+0x4418>
3400de72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400de78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400de7c:	d010      	beq.n	3400dea0 <HAL_RCCEx_PeriphCLKConfig+0x4418>
3400de7e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400de84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400de88:	d00a      	beq.n	3400dea0 <HAL_RCCEx_PeriphCLKConfig+0x4418>
3400de8a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400de8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400de90:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400de94:	d004      	beq.n	3400dea0 <HAL_RCCEx_PeriphCLKConfig+0x4418>
3400de96:	f240 51f1 	movw	r1, #1521	@ 0x5f1
3400de9a:	4816      	ldr	r0, [pc, #88]	@ (3400def4 <HAL_RCCEx_PeriphCLKConfig+0x446c>)
3400de9c:	f7f3 ff4c 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400dea0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dea6:	2b00      	cmp	r3, #0
3400dea8:	d005      	beq.n	3400deb6 <HAL_RCCEx_PeriphCLKConfig+0x442e>
3400deaa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400deae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400deb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400deb4:	d904      	bls.n	3400dec0 <HAL_RCCEx_PeriphCLKConfig+0x4438>
3400deb6:	f240 51f2 	movw	r1, #1522	@ 0x5f2
3400deba:	480e      	ldr	r0, [pc, #56]	@ (3400def4 <HAL_RCCEx_PeriphCLKConfig+0x446c>)
3400debc:	f7f3 ff3c 	bl	34001d38 <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400dec0:	4b0d      	ldr	r3, [pc, #52]	@ (3400def8 <HAL_RCCEx_PeriphCLKConfig+0x4470>)
3400dec2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400dec6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400deca:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400dece:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ded2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400ded4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ded8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400deda:	3b01      	subs	r3, #1
3400dedc:	041b      	lsls	r3, r3, #16
3400dede:	4313      	orrs	r3, r2
3400dee0:	4a05      	ldr	r2, [pc, #20]	@ (3400def8 <HAL_RCCEx_PeriphCLKConfig+0x4470>)
3400dee2:	430b      	orrs	r3, r1
3400dee4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400dee8:	f7fb faac 	bl	34009444 <LL_RCC_IC8_Enable>
3400deec:	e00e      	b.n	3400df0c <HAL_RCCEx_PeriphCLKConfig+0x4484>
3400deee:	bf00      	nop
3400def0:	07011818 	.word	0x07011818
3400def4:	3401e970 	.word	0x3401e970
3400def8:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_CLKP)
3400defc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df00:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400df04:	2b01      	cmp	r3, #1
3400df06:	d101      	bne.n	3400df0c <HAL_RCCEx_PeriphCLKConfig+0x4484>
    {
      LL_RCC_CLKP_Enable();
3400df08:	f7fb fd9c 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPDIFRX1 clock */
    __HAL_RCC_SPDIFRX1_CONFIG(PeriphClkInit->Spdifrx1ClockSelection);
3400df0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df10:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3400df14:	4618      	mov	r0, r3
3400df16:	f7fa fd17 	bl	34008948 <LL_RCC_SetSPDIFRXClockSource>
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
3400df1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df1e:	e9d3 2300 	ldrd	r2, r3, [r3]
3400df22:	2100      	movs	r1, #0
3400df24:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
3400df28:	f003 0302 	and.w	r3, r3, #2
3400df2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
3400df30:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
3400df34:	4603      	mov	r3, r0
3400df36:	460a      	mov	r2, r1
3400df38:	4313      	orrs	r3, r2
3400df3a:	f000 80da 	beq.w	3400e0f2 <HAL_RCCEx_PeriphCLKConfig+0x466a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));
3400df3e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df42:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400df46:	4bb4      	ldr	r3, [pc, #720]	@ (3400e218 <HAL_RCCEx_PeriphCLKConfig+0x4790>)
3400df48:	429a      	cmp	r2, r3
3400df4a:	d02e      	beq.n	3400dfaa <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400df4c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df50:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400df54:	4bb1      	ldr	r3, [pc, #708]	@ (3400e21c <HAL_RCCEx_PeriphCLKConfig+0x4794>)
3400df56:	429a      	cmp	r2, r3
3400df58:	d027      	beq.n	3400dfaa <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400df5a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df5e:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400df62:	4baf      	ldr	r3, [pc, #700]	@ (3400e220 <HAL_RCCEx_PeriphCLKConfig+0x4798>)
3400df64:	429a      	cmp	r2, r3
3400df66:	d020      	beq.n	3400dfaa <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400df68:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df6c:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400df70:	4bac      	ldr	r3, [pc, #688]	@ (3400e224 <HAL_RCCEx_PeriphCLKConfig+0x479c>)
3400df72:	429a      	cmp	r2, r3
3400df74:	d019      	beq.n	3400dfaa <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400df76:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df7a:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400df7e:	4baa      	ldr	r3, [pc, #680]	@ (3400e228 <HAL_RCCEx_PeriphCLKConfig+0x47a0>)
3400df80:	429a      	cmp	r2, r3
3400df82:	d012      	beq.n	3400dfaa <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400df84:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df88:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400df8c:	4ba7      	ldr	r3, [pc, #668]	@ (3400e22c <HAL_RCCEx_PeriphCLKConfig+0x47a4>)
3400df8e:	429a      	cmp	r2, r3
3400df90:	d00b      	beq.n	3400dfaa <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400df92:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400df96:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400df9a:	4ba5      	ldr	r3, [pc, #660]	@ (3400e230 <HAL_RCCEx_PeriphCLKConfig+0x47a8>)
3400df9c:	429a      	cmp	r2, r3
3400df9e:	d004      	beq.n	3400dfaa <HAL_RCCEx_PeriphCLKConfig+0x4522>
3400dfa0:	f240 610c 	movw	r1, #1548	@ 0x60c
3400dfa4:	48a3      	ldr	r0, [pc, #652]	@ (3400e234 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400dfa6:	f7f3 fec7 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC8)
3400dfaa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dfae:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400dfb2:	4b9b      	ldr	r3, [pc, #620]	@ (3400e220 <HAL_RCCEx_PeriphCLKConfig+0x4798>)
3400dfb4:	429a      	cmp	r2, r3
3400dfb6:	d142      	bne.n	3400e03e <HAL_RCCEx_PeriphCLKConfig+0x45b6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400dfb8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dfbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dfbe:	2b00      	cmp	r3, #0
3400dfc0:	d016      	beq.n	3400dff0 <HAL_RCCEx_PeriphCLKConfig+0x4568>
3400dfc2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dfc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dfc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400dfcc:	d010      	beq.n	3400dff0 <HAL_RCCEx_PeriphCLKConfig+0x4568>
3400dfce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dfd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dfd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400dfd8:	d00a      	beq.n	3400dff0 <HAL_RCCEx_PeriphCLKConfig+0x4568>
3400dfda:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dfde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400dfe0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400dfe4:	d004      	beq.n	3400dff0 <HAL_RCCEx_PeriphCLKConfig+0x4568>
3400dfe6:	f240 6111 	movw	r1, #1553	@ 0x611
3400dfea:	4892      	ldr	r0, [pc, #584]	@ (3400e234 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400dfec:	f7f3 fea4 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400dff0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400dff6:	2b00      	cmp	r3, #0
3400dff8:	d005      	beq.n	3400e006 <HAL_RCCEx_PeriphCLKConfig+0x457e>
3400dffa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400dffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e000:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e004:	d904      	bls.n	3400e010 <HAL_RCCEx_PeriphCLKConfig+0x4588>
3400e006:	f240 6112 	movw	r1, #1554	@ 0x612
3400e00a:	488a      	ldr	r0, [pc, #552]	@ (3400e234 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e00c:	f7f3 fe94 	bl	34001d38 <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400e010:	4b89      	ldr	r3, [pc, #548]	@ (3400e238 <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e012:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400e016:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e01a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e01e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e022:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400e024:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e02a:	3b01      	subs	r3, #1
3400e02c:	041b      	lsls	r3, r3, #16
3400e02e:	4313      	orrs	r3, r2
3400e030:	4a81      	ldr	r2, [pc, #516]	@ (3400e238 <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e032:	430b      	orrs	r3, r1
3400e034:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400e038:	f7fb fa04 	bl	34009444 <LL_RCC_IC8_Enable>
3400e03c:	e052      	b.n	3400e0e4 <HAL_RCCEx_PeriphCLKConfig+0x465c>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC9)
3400e03e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e042:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e046:	4b77      	ldr	r3, [pc, #476]	@ (3400e224 <HAL_RCCEx_PeriphCLKConfig+0x479c>)
3400e048:	429a      	cmp	r2, r3
3400e04a:	d142      	bne.n	3400e0d2 <HAL_RCCEx_PeriphCLKConfig+0x464a>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400e04c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e052:	2b00      	cmp	r3, #0
3400e054:	d016      	beq.n	3400e084 <HAL_RCCEx_PeriphCLKConfig+0x45fc>
3400e056:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e05a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e05c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e060:	d010      	beq.n	3400e084 <HAL_RCCEx_PeriphCLKConfig+0x45fc>
3400e062:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e066:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e068:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e06c:	d00a      	beq.n	3400e084 <HAL_RCCEx_PeriphCLKConfig+0x45fc>
3400e06e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e072:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e074:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e078:	d004      	beq.n	3400e084 <HAL_RCCEx_PeriphCLKConfig+0x45fc>
3400e07a:	f240 611e 	movw	r1, #1566	@ 0x61e
3400e07e:	486d      	ldr	r0, [pc, #436]	@ (3400e234 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e080:	f7f3 fe5a 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400e084:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e08a:	2b00      	cmp	r3, #0
3400e08c:	d005      	beq.n	3400e09a <HAL_RCCEx_PeriphCLKConfig+0x4612>
3400e08e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e094:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e098:	d904      	bls.n	3400e0a4 <HAL_RCCEx_PeriphCLKConfig+0x461c>
3400e09a:	f240 611f 	movw	r1, #1567	@ 0x61f
3400e09e:	4865      	ldr	r0, [pc, #404]	@ (3400e234 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e0a0:	f7f3 fe4a 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400e0a4:	4b64      	ldr	r3, [pc, #400]	@ (3400e238 <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e0a6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400e0aa:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e0ae:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e0b2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e0b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400e0b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e0bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e0be:	3b01      	subs	r3, #1
3400e0c0:	041b      	lsls	r3, r3, #16
3400e0c2:	4313      	orrs	r3, r2
3400e0c4:	4a5c      	ldr	r2, [pc, #368]	@ (3400e238 <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e0c6:	430b      	orrs	r3, r1
3400e0c8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400e0cc:	f7fb f9fa 	bl	340094c4 <LL_RCC_IC9_Enable>
3400e0d0:	e008      	b.n	3400e0e4 <HAL_RCCEx_PeriphCLKConfig+0x465c>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_CLKP)
3400e0d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e0d6:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3400e0da:	4b50      	ldr	r3, [pc, #320]	@ (3400e21c <HAL_RCCEx_PeriphCLKConfig+0x4794>)
3400e0dc:	429a      	cmp	r2, r3
3400e0de:	d101      	bne.n	3400e0e4 <HAL_RCCEx_PeriphCLKConfig+0x465c>
    {
      LL_RCC_CLKP_Enable();
3400e0e0:	f7fb fcb0 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI1 clock*/
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
3400e0e4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e0e8:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
3400e0ec:	4618      	mov	r0, r3
3400e0ee:	f7fa fc41 	bl	34008974 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI2 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
3400e0f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e0fa:	2100      	movs	r1, #0
3400e0fc:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
3400e100:	f003 0304 	and.w	r3, r3, #4
3400e104:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
3400e108:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
3400e10c:	4603      	mov	r3, r0
3400e10e:	460a      	mov	r2, r1
3400e110:	4313      	orrs	r3, r2
3400e112:	f000 80fb 	beq.w	3400e30c <HAL_RCCEx_PeriphCLKConfig+0x4884>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(PeriphClkInit->Spi2ClockSelection));
3400e116:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e11a:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e11e:	4b47      	ldr	r3, [pc, #284]	@ (3400e23c <HAL_RCCEx_PeriphCLKConfig+0x47b4>)
3400e120:	429a      	cmp	r2, r3
3400e122:	d02e      	beq.n	3400e182 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e124:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e128:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e12c:	4b44      	ldr	r3, [pc, #272]	@ (3400e240 <HAL_RCCEx_PeriphCLKConfig+0x47b8>)
3400e12e:	429a      	cmp	r2, r3
3400e130:	d027      	beq.n	3400e182 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e132:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e136:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e13a:	4b42      	ldr	r3, [pc, #264]	@ (3400e244 <HAL_RCCEx_PeriphCLKConfig+0x47bc>)
3400e13c:	429a      	cmp	r2, r3
3400e13e:	d020      	beq.n	3400e182 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e140:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e144:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e148:	4b3f      	ldr	r3, [pc, #252]	@ (3400e248 <HAL_RCCEx_PeriphCLKConfig+0x47c0>)
3400e14a:	429a      	cmp	r2, r3
3400e14c:	d019      	beq.n	3400e182 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e14e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e152:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e156:	4b3d      	ldr	r3, [pc, #244]	@ (3400e24c <HAL_RCCEx_PeriphCLKConfig+0x47c4>)
3400e158:	429a      	cmp	r2, r3
3400e15a:	d012      	beq.n	3400e182 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e15c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e160:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e164:	4b3a      	ldr	r3, [pc, #232]	@ (3400e250 <HAL_RCCEx_PeriphCLKConfig+0x47c8>)
3400e166:	429a      	cmp	r2, r3
3400e168:	d00b      	beq.n	3400e182 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e16a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e16e:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e172:	4b38      	ldr	r3, [pc, #224]	@ (3400e254 <HAL_RCCEx_PeriphCLKConfig+0x47cc>)
3400e174:	429a      	cmp	r2, r3
3400e176:	d004      	beq.n	3400e182 <HAL_RCCEx_PeriphCLKConfig+0x46fa>
3400e178:	f240 6139 	movw	r1, #1593	@ 0x639
3400e17c:	482d      	ldr	r0, [pc, #180]	@ (3400e234 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e17e:	f7f3 fddb 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC8)
3400e182:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e186:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e18a:	4b2e      	ldr	r3, [pc, #184]	@ (3400e244 <HAL_RCCEx_PeriphCLKConfig+0x47bc>)
3400e18c:	429a      	cmp	r2, r3
3400e18e:	d163      	bne.n	3400e258 <HAL_RCCEx_PeriphCLKConfig+0x47d0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400e190:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e196:	2b00      	cmp	r3, #0
3400e198:	d016      	beq.n	3400e1c8 <HAL_RCCEx_PeriphCLKConfig+0x4740>
3400e19a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e19e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e1a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e1a4:	d010      	beq.n	3400e1c8 <HAL_RCCEx_PeriphCLKConfig+0x4740>
3400e1a6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e1aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e1ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e1b0:	d00a      	beq.n	3400e1c8 <HAL_RCCEx_PeriphCLKConfig+0x4740>
3400e1b2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e1b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e1b8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e1bc:	d004      	beq.n	3400e1c8 <HAL_RCCEx_PeriphCLKConfig+0x4740>
3400e1be:	f240 613e 	movw	r1, #1598	@ 0x63e
3400e1c2:	481c      	ldr	r0, [pc, #112]	@ (3400e234 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e1c4:	f7f3 fdb8 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400e1c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e1cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e1ce:	2b00      	cmp	r3, #0
3400e1d0:	d005      	beq.n	3400e1de <HAL_RCCEx_PeriphCLKConfig+0x4756>
3400e1d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e1d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e1d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e1dc:	d904      	bls.n	3400e1e8 <HAL_RCCEx_PeriphCLKConfig+0x4760>
3400e1de:	f240 613f 	movw	r1, #1599	@ 0x63f
3400e1e2:	4814      	ldr	r0, [pc, #80]	@ (3400e234 <HAL_RCCEx_PeriphCLKConfig+0x47ac>)
3400e1e4:	f7f3 fda8 	bl	34001d38 <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400e1e8:	4b13      	ldr	r3, [pc, #76]	@ (3400e238 <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e1ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400e1ee:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e1f2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e1f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e1fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400e1fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e202:	3b01      	subs	r3, #1
3400e204:	041b      	lsls	r3, r3, #16
3400e206:	4313      	orrs	r3, r2
3400e208:	4a0b      	ldr	r2, [pc, #44]	@ (3400e238 <HAL_RCCEx_PeriphCLKConfig+0x47b0>)
3400e20a:	430b      	orrs	r3, r1
3400e20c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400e210:	f7fb f918 	bl	34009444 <LL_RCC_IC8_Enable>
3400e214:	e073      	b.n	3400e2fe <HAL_RCCEx_PeriphCLKConfig+0x4876>
3400e216:	bf00      	nop
3400e218:	07000420 	.word	0x07000420
3400e21c:	07010420 	.word	0x07010420
3400e220:	07020420 	.word	0x07020420
3400e224:	07030420 	.word	0x07030420
3400e228:	07040420 	.word	0x07040420
3400e22c:	07050420 	.word	0x07050420
3400e230:	07060420 	.word	0x07060420
3400e234:	3401e970 	.word	0x3401e970
3400e238:	56028000 	.word	0x56028000
3400e23c:	07000820 	.word	0x07000820
3400e240:	07010820 	.word	0x07010820
3400e244:	07020820 	.word	0x07020820
3400e248:	07030820 	.word	0x07030820
3400e24c:	07040820 	.word	0x07040820
3400e250:	07050820 	.word	0x07050820
3400e254:	07060820 	.word	0x07060820
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC9)
3400e258:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e25c:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e260:	4b98      	ldr	r3, [pc, #608]	@ (3400e4c4 <HAL_RCCEx_PeriphCLKConfig+0x4a3c>)
3400e262:	429a      	cmp	r2, r3
3400e264:	d142      	bne.n	3400e2ec <HAL_RCCEx_PeriphCLKConfig+0x4864>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400e266:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e26a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e26c:	2b00      	cmp	r3, #0
3400e26e:	d016      	beq.n	3400e29e <HAL_RCCEx_PeriphCLKConfig+0x4816>
3400e270:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e274:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e276:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e27a:	d010      	beq.n	3400e29e <HAL_RCCEx_PeriphCLKConfig+0x4816>
3400e27c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e286:	d00a      	beq.n	3400e29e <HAL_RCCEx_PeriphCLKConfig+0x4816>
3400e288:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e28c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e28e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e292:	d004      	beq.n	3400e29e <HAL_RCCEx_PeriphCLKConfig+0x4816>
3400e294:	f240 614b 	movw	r1, #1611	@ 0x64b
3400e298:	488b      	ldr	r0, [pc, #556]	@ (3400e4c8 <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e29a:	f7f3 fd4d 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400e29e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e2a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e2a4:	2b00      	cmp	r3, #0
3400e2a6:	d005      	beq.n	3400e2b4 <HAL_RCCEx_PeriphCLKConfig+0x482c>
3400e2a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e2ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e2ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e2b2:	d904      	bls.n	3400e2be <HAL_RCCEx_PeriphCLKConfig+0x4836>
3400e2b4:	f240 614c 	movw	r1, #1612	@ 0x64c
3400e2b8:	4883      	ldr	r0, [pc, #524]	@ (3400e4c8 <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e2ba:	f7f3 fd3d 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400e2be:	4b83      	ldr	r3, [pc, #524]	@ (3400e4cc <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e2c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400e2c4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e2c8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e2cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e2d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400e2d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e2d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e2d8:	3b01      	subs	r3, #1
3400e2da:	041b      	lsls	r3, r3, #16
3400e2dc:	4313      	orrs	r3, r2
3400e2de:	4a7b      	ldr	r2, [pc, #492]	@ (3400e4cc <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e2e0:	430b      	orrs	r3, r1
3400e2e2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400e2e6:	f7fb f8ed 	bl	340094c4 <LL_RCC_IC9_Enable>
3400e2ea:	e008      	b.n	3400e2fe <HAL_RCCEx_PeriphCLKConfig+0x4876>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_CLKP)
3400e2ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e2f0:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3400e2f4:	4b76      	ldr	r3, [pc, #472]	@ (3400e4d0 <HAL_RCCEx_PeriphCLKConfig+0x4a48>)
3400e2f6:	429a      	cmp	r2, r3
3400e2f8:	d101      	bne.n	3400e2fe <HAL_RCCEx_PeriphCLKConfig+0x4876>
    {
      LL_RCC_CLKP_Enable();
3400e2fa:	f7fb fba3 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI2 clock*/
    __HAL_RCC_SPI2_CONFIG(PeriphClkInit->Spi2ClockSelection);
3400e2fe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e302:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
3400e306:	4618      	mov	r0, r3
3400e308:	f7fa fb34 	bl	34008974 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
3400e30c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e310:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e314:	2100      	movs	r1, #0
3400e316:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
3400e31a:	f003 0308 	and.w	r3, r3, #8
3400e31e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
3400e322:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
3400e326:	4603      	mov	r3, r0
3400e328:	460a      	mov	r2, r1
3400e32a:	4313      	orrs	r3, r2
3400e32c:	f000 80f0 	beq.w	3400e510 <HAL_RCCEx_PeriphCLKConfig+0x4a88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));
3400e330:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e334:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e338:	4b66      	ldr	r3, [pc, #408]	@ (3400e4d4 <HAL_RCCEx_PeriphCLKConfig+0x4a4c>)
3400e33a:	429a      	cmp	r2, r3
3400e33c:	d02e      	beq.n	3400e39c <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e33e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e342:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e346:	4b64      	ldr	r3, [pc, #400]	@ (3400e4d8 <HAL_RCCEx_PeriphCLKConfig+0x4a50>)
3400e348:	429a      	cmp	r2, r3
3400e34a:	d027      	beq.n	3400e39c <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e34c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e350:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e354:	4b61      	ldr	r3, [pc, #388]	@ (3400e4dc <HAL_RCCEx_PeriphCLKConfig+0x4a54>)
3400e356:	429a      	cmp	r2, r3
3400e358:	d020      	beq.n	3400e39c <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e35a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e35e:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e362:	4b5f      	ldr	r3, [pc, #380]	@ (3400e4e0 <HAL_RCCEx_PeriphCLKConfig+0x4a58>)
3400e364:	429a      	cmp	r2, r3
3400e366:	d019      	beq.n	3400e39c <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e368:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e36c:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e370:	4b5c      	ldr	r3, [pc, #368]	@ (3400e4e4 <HAL_RCCEx_PeriphCLKConfig+0x4a5c>)
3400e372:	429a      	cmp	r2, r3
3400e374:	d012      	beq.n	3400e39c <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e376:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e37a:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e37e:	4b5a      	ldr	r3, [pc, #360]	@ (3400e4e8 <HAL_RCCEx_PeriphCLKConfig+0x4a60>)
3400e380:	429a      	cmp	r2, r3
3400e382:	d00b      	beq.n	3400e39c <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e384:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e388:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e38c:	4b57      	ldr	r3, [pc, #348]	@ (3400e4ec <HAL_RCCEx_PeriphCLKConfig+0x4a64>)
3400e38e:	429a      	cmp	r2, r3
3400e390:	d004      	beq.n	3400e39c <HAL_RCCEx_PeriphCLKConfig+0x4914>
3400e392:	f240 6166 	movw	r1, #1638	@ 0x666
3400e396:	484c      	ldr	r0, [pc, #304]	@ (3400e4c8 <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e398:	f7f3 fcce 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC8)
3400e39c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3a0:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e3a4:	4b4d      	ldr	r3, [pc, #308]	@ (3400e4dc <HAL_RCCEx_PeriphCLKConfig+0x4a54>)
3400e3a6:	429a      	cmp	r2, r3
3400e3a8:	d142      	bne.n	3400e430 <HAL_RCCEx_PeriphCLKConfig+0x49a8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400e3aa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e3b0:	2b00      	cmp	r3, #0
3400e3b2:	d016      	beq.n	3400e3e2 <HAL_RCCEx_PeriphCLKConfig+0x495a>
3400e3b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e3ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e3be:	d010      	beq.n	3400e3e2 <HAL_RCCEx_PeriphCLKConfig+0x495a>
3400e3c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e3c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e3ca:	d00a      	beq.n	3400e3e2 <HAL_RCCEx_PeriphCLKConfig+0x495a>
3400e3cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e3d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e3d6:	d004      	beq.n	3400e3e2 <HAL_RCCEx_PeriphCLKConfig+0x495a>
3400e3d8:	f240 616b 	movw	r1, #1643	@ 0x66b
3400e3dc:	483a      	ldr	r0, [pc, #232]	@ (3400e4c8 <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e3de:	f7f3 fcab 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400e3e2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e3e8:	2b00      	cmp	r3, #0
3400e3ea:	d005      	beq.n	3400e3f8 <HAL_RCCEx_PeriphCLKConfig+0x4970>
3400e3ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e3f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e3f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e3f6:	d904      	bls.n	3400e402 <HAL_RCCEx_PeriphCLKConfig+0x497a>
3400e3f8:	f240 616c 	movw	r1, #1644	@ 0x66c
3400e3fc:	4832      	ldr	r0, [pc, #200]	@ (3400e4c8 <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e3fe:	f7f3 fc9b 	bl	34001d38 <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400e402:	4b32      	ldr	r3, [pc, #200]	@ (3400e4cc <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e404:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400e408:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e40c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e410:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e414:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400e416:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e41a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e41c:	3b01      	subs	r3, #1
3400e41e:	041b      	lsls	r3, r3, #16
3400e420:	4313      	orrs	r3, r2
3400e422:	4a2a      	ldr	r2, [pc, #168]	@ (3400e4cc <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e424:	430b      	orrs	r3, r1
3400e426:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400e42a:	f7fb f80b 	bl	34009444 <LL_RCC_IC8_Enable>
3400e42e:	e068      	b.n	3400e502 <HAL_RCCEx_PeriphCLKConfig+0x4a7a>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC9)
3400e430:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e434:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e438:	4b29      	ldr	r3, [pc, #164]	@ (3400e4e0 <HAL_RCCEx_PeriphCLKConfig+0x4a58>)
3400e43a:	429a      	cmp	r2, r3
3400e43c:	d158      	bne.n	3400e4f0 <HAL_RCCEx_PeriphCLKConfig+0x4a68>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400e43e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e442:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e444:	2b00      	cmp	r3, #0
3400e446:	d016      	beq.n	3400e476 <HAL_RCCEx_PeriphCLKConfig+0x49ee>
3400e448:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e44c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e44e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e452:	d010      	beq.n	3400e476 <HAL_RCCEx_PeriphCLKConfig+0x49ee>
3400e454:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e458:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e45a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e45e:	d00a      	beq.n	3400e476 <HAL_RCCEx_PeriphCLKConfig+0x49ee>
3400e460:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e466:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e46a:	d004      	beq.n	3400e476 <HAL_RCCEx_PeriphCLKConfig+0x49ee>
3400e46c:	f44f 61cf 	mov.w	r1, #1656	@ 0x678
3400e470:	4815      	ldr	r0, [pc, #84]	@ (3400e4c8 <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e472:	f7f3 fc61 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400e476:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e47a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e47c:	2b00      	cmp	r3, #0
3400e47e:	d005      	beq.n	3400e48c <HAL_RCCEx_PeriphCLKConfig+0x4a04>
3400e480:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e486:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e48a:	d904      	bls.n	3400e496 <HAL_RCCEx_PeriphCLKConfig+0x4a0e>
3400e48c:	f240 6179 	movw	r1, #1657	@ 0x679
3400e490:	480d      	ldr	r0, [pc, #52]	@ (3400e4c8 <HAL_RCCEx_PeriphCLKConfig+0x4a40>)
3400e492:	f7f3 fc51 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400e496:	4b0d      	ldr	r3, [pc, #52]	@ (3400e4cc <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e498:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400e49c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e4a0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e4a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e4a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400e4aa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e4ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e4b0:	3b01      	subs	r3, #1
3400e4b2:	041b      	lsls	r3, r3, #16
3400e4b4:	4313      	orrs	r3, r2
3400e4b6:	4a05      	ldr	r2, [pc, #20]	@ (3400e4cc <HAL_RCCEx_PeriphCLKConfig+0x4a44>)
3400e4b8:	430b      	orrs	r3, r1
3400e4ba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400e4be:	f7fb f801 	bl	340094c4 <LL_RCC_IC9_Enable>
3400e4c2:	e01e      	b.n	3400e502 <HAL_RCCEx_PeriphCLKConfig+0x4a7a>
3400e4c4:	07030820 	.word	0x07030820
3400e4c8:	3401e970 	.word	0x3401e970
3400e4cc:	56028000 	.word	0x56028000
3400e4d0:	07010820 	.word	0x07010820
3400e4d4:	07000c20 	.word	0x07000c20
3400e4d8:	07010c20 	.word	0x07010c20
3400e4dc:	07020c20 	.word	0x07020c20
3400e4e0:	07030c20 	.word	0x07030c20
3400e4e4:	07040c20 	.word	0x07040c20
3400e4e8:	07050c20 	.word	0x07050c20
3400e4ec:	07060c20 	.word	0x07060c20
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_CLKP)
3400e4f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e4f4:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
3400e4f8:	4b73      	ldr	r3, [pc, #460]	@ (3400e6c8 <HAL_RCCEx_PeriphCLKConfig+0x4c40>)
3400e4fa:	429a      	cmp	r2, r3
3400e4fc:	d101      	bne.n	3400e502 <HAL_RCCEx_PeriphCLKConfig+0x4a7a>
    {
      LL_RCC_CLKP_Enable();
3400e4fe:	f7fb faa1 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI3 clock*/
    __HAL_RCC_SPI3_CONFIG(PeriphClkInit->Spi3ClockSelection);
3400e502:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e506:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
3400e50a:	4618      	mov	r0, r3
3400e50c:	f7fa fa32 	bl	34008974 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI4 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
3400e510:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e514:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e518:	2100      	movs	r1, #0
3400e51a:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
3400e51e:	f003 0310 	and.w	r3, r3, #16
3400e522:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
3400e526:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
3400e52a:	4603      	mov	r3, r0
3400e52c:	460a      	mov	r2, r1
3400e52e:	4313      	orrs	r3, r2
3400e530:	f000 80ee 	beq.w	3400e710 <HAL_RCCEx_PeriphCLKConfig+0x4c88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(PeriphClkInit->Spi4ClockSelection));
3400e534:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e538:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e53c:	4b63      	ldr	r3, [pc, #396]	@ (3400e6cc <HAL_RCCEx_PeriphCLKConfig+0x4c44>)
3400e53e:	429a      	cmp	r2, r3
3400e540:	d02e      	beq.n	3400e5a0 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e542:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e546:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e54a:	4b61      	ldr	r3, [pc, #388]	@ (3400e6d0 <HAL_RCCEx_PeriphCLKConfig+0x4c48>)
3400e54c:	429a      	cmp	r2, r3
3400e54e:	d027      	beq.n	3400e5a0 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e550:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e554:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e558:	4b5e      	ldr	r3, [pc, #376]	@ (3400e6d4 <HAL_RCCEx_PeriphCLKConfig+0x4c4c>)
3400e55a:	429a      	cmp	r2, r3
3400e55c:	d020      	beq.n	3400e5a0 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e55e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e562:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e566:	4b5c      	ldr	r3, [pc, #368]	@ (3400e6d8 <HAL_RCCEx_PeriphCLKConfig+0x4c50>)
3400e568:	429a      	cmp	r2, r3
3400e56a:	d019      	beq.n	3400e5a0 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e56c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e570:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e574:	4b59      	ldr	r3, [pc, #356]	@ (3400e6dc <HAL_RCCEx_PeriphCLKConfig+0x4c54>)
3400e576:	429a      	cmp	r2, r3
3400e578:	d012      	beq.n	3400e5a0 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e57a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e57e:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e582:	4b57      	ldr	r3, [pc, #348]	@ (3400e6e0 <HAL_RCCEx_PeriphCLKConfig+0x4c58>)
3400e584:	429a      	cmp	r2, r3
3400e586:	d00b      	beq.n	3400e5a0 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e588:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e58c:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e590:	4b54      	ldr	r3, [pc, #336]	@ (3400e6e4 <HAL_RCCEx_PeriphCLKConfig+0x4c5c>)
3400e592:	429a      	cmp	r2, r3
3400e594:	d004      	beq.n	3400e5a0 <HAL_RCCEx_PeriphCLKConfig+0x4b18>
3400e596:	f240 6193 	movw	r1, #1683	@ 0x693
3400e59a:	4853      	ldr	r0, [pc, #332]	@ (3400e6e8 <HAL_RCCEx_PeriphCLKConfig+0x4c60>)
3400e59c:	f7f3 fbcc 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC9)
3400e5a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5a4:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e5a8:	4b4a      	ldr	r3, [pc, #296]	@ (3400e6d4 <HAL_RCCEx_PeriphCLKConfig+0x4c4c>)
3400e5aa:	429a      	cmp	r2, r3
3400e5ac:	d142      	bne.n	3400e634 <HAL_RCCEx_PeriphCLKConfig+0x4bac>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400e5ae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e5b4:	2b00      	cmp	r3, #0
3400e5b6:	d016      	beq.n	3400e5e6 <HAL_RCCEx_PeriphCLKConfig+0x4b5e>
3400e5b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e5be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e5c2:	d010      	beq.n	3400e5e6 <HAL_RCCEx_PeriphCLKConfig+0x4b5e>
3400e5c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e5ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e5ce:	d00a      	beq.n	3400e5e6 <HAL_RCCEx_PeriphCLKConfig+0x4b5e>
3400e5d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e5d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e5da:	d004      	beq.n	3400e5e6 <HAL_RCCEx_PeriphCLKConfig+0x4b5e>
3400e5dc:	f44f 61d3 	mov.w	r1, #1688	@ 0x698
3400e5e0:	4841      	ldr	r0, [pc, #260]	@ (3400e6e8 <HAL_RCCEx_PeriphCLKConfig+0x4c60>)
3400e5e2:	f7f3 fba9 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400e5e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e5ec:	2b00      	cmp	r3, #0
3400e5ee:	d005      	beq.n	3400e5fc <HAL_RCCEx_PeriphCLKConfig+0x4b74>
3400e5f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e5f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e5f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e5fa:	d904      	bls.n	3400e606 <HAL_RCCEx_PeriphCLKConfig+0x4b7e>
3400e5fc:	f240 6199 	movw	r1, #1689	@ 0x699
3400e600:	4839      	ldr	r0, [pc, #228]	@ (3400e6e8 <HAL_RCCEx_PeriphCLKConfig+0x4c60>)
3400e602:	f7f3 fb99 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400e606:	4b39      	ldr	r3, [pc, #228]	@ (3400e6ec <HAL_RCCEx_PeriphCLKConfig+0x4c64>)
3400e608:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400e60c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e610:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e614:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e618:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400e61a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e61e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e620:	3b01      	subs	r3, #1
3400e622:	041b      	lsls	r3, r3, #16
3400e624:	4313      	orrs	r3, r2
3400e626:	4a31      	ldr	r2, [pc, #196]	@ (3400e6ec <HAL_RCCEx_PeriphCLKConfig+0x4c64>)
3400e628:	430b      	orrs	r3, r1
3400e62a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400e62e:	f7fa ff49 	bl	340094c4 <LL_RCC_IC9_Enable>
3400e632:	e066      	b.n	3400e702 <HAL_RCCEx_PeriphCLKConfig+0x4c7a>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC14)
3400e634:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e638:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e63c:	4b26      	ldr	r3, [pc, #152]	@ (3400e6d8 <HAL_RCCEx_PeriphCLKConfig+0x4c50>)
3400e63e:	429a      	cmp	r2, r3
3400e640:	d156      	bne.n	3400e6f0 <HAL_RCCEx_PeriphCLKConfig+0x4c68>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400e642:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e648:	2b00      	cmp	r3, #0
3400e64a:	d016      	beq.n	3400e67a <HAL_RCCEx_PeriphCLKConfig+0x4bf2>
3400e64c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e652:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e656:	d010      	beq.n	3400e67a <HAL_RCCEx_PeriphCLKConfig+0x4bf2>
3400e658:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e65c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e65e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e662:	d00a      	beq.n	3400e67a <HAL_RCCEx_PeriphCLKConfig+0x4bf2>
3400e664:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e66a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e66e:	d004      	beq.n	3400e67a <HAL_RCCEx_PeriphCLKConfig+0x4bf2>
3400e670:	f240 61a5 	movw	r1, #1701	@ 0x6a5
3400e674:	481c      	ldr	r0, [pc, #112]	@ (3400e6e8 <HAL_RCCEx_PeriphCLKConfig+0x4c60>)
3400e676:	f7f3 fb5f 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400e67a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e67e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400e680:	2b00      	cmp	r3, #0
3400e682:	d005      	beq.n	3400e690 <HAL_RCCEx_PeriphCLKConfig+0x4c08>
3400e684:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400e68a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e68e:	d904      	bls.n	3400e69a <HAL_RCCEx_PeriphCLKConfig+0x4c12>
3400e690:	f240 61a6 	movw	r1, #1702	@ 0x6a6
3400e694:	4814      	ldr	r0, [pc, #80]	@ (3400e6e8 <HAL_RCCEx_PeriphCLKConfig+0x4c60>)
3400e696:	f7f3 fb4f 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400e69a:	4b14      	ldr	r3, [pc, #80]	@ (3400e6ec <HAL_RCCEx_PeriphCLKConfig+0x4c64>)
3400e69c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400e6a0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e6a4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e6a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e6ac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400e6ae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e6b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400e6b4:	3b01      	subs	r3, #1
3400e6b6:	041b      	lsls	r3, r3, #16
3400e6b8:	4313      	orrs	r3, r2
3400e6ba:	4a0c      	ldr	r2, [pc, #48]	@ (3400e6ec <HAL_RCCEx_PeriphCLKConfig+0x4c64>)
3400e6bc:	430b      	orrs	r3, r1
3400e6be:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400e6c2:	f7fa ffff 	bl	340096c4 <LL_RCC_IC14_Enable>
3400e6c6:	e01c      	b.n	3400e702 <HAL_RCCEx_PeriphCLKConfig+0x4c7a>
3400e6c8:	07010c20 	.word	0x07010c20
3400e6cc:	07001020 	.word	0x07001020
3400e6d0:	07011020 	.word	0x07011020
3400e6d4:	07021020 	.word	0x07021020
3400e6d8:	07031020 	.word	0x07031020
3400e6dc:	07041020 	.word	0x07041020
3400e6e0:	07051020 	.word	0x07051020
3400e6e4:	07061020 	.word	0x07061020
3400e6e8:	3401e970 	.word	0x3401e970
3400e6ec:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_CLKP)
3400e6f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e6f4:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3400e6f8:	4b73      	ldr	r3, [pc, #460]	@ (3400e8c8 <HAL_RCCEx_PeriphCLKConfig+0x4e40>)
3400e6fa:	429a      	cmp	r2, r3
3400e6fc:	d101      	bne.n	3400e702 <HAL_RCCEx_PeriphCLKConfig+0x4c7a>
    {
      LL_RCC_CLKP_Enable();
3400e6fe:	f7fb f9a1 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI4 clock */
    __HAL_RCC_SPI4_CONFIG(PeriphClkInit->Spi4ClockSelection);
3400e702:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e706:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
3400e70a:	4618      	mov	r0, r3
3400e70c:	f7fa f932 	bl	34008974 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
3400e710:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e714:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e718:	2100      	movs	r1, #0
3400e71a:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
3400e71e:	f003 0320 	and.w	r3, r3, #32
3400e722:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
3400e726:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
3400e72a:	4603      	mov	r3, r0
3400e72c:	460a      	mov	r2, r1
3400e72e:	4313      	orrs	r3, r2
3400e730:	f000 80ee 	beq.w	3400e910 <HAL_RCCEx_PeriphCLKConfig+0x4e88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(PeriphClkInit->Spi5ClockSelection));
3400e734:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e738:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400e73c:	4b63      	ldr	r3, [pc, #396]	@ (3400e8cc <HAL_RCCEx_PeriphCLKConfig+0x4e44>)
3400e73e:	429a      	cmp	r2, r3
3400e740:	d02e      	beq.n	3400e7a0 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400e742:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e746:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400e74a:	4b61      	ldr	r3, [pc, #388]	@ (3400e8d0 <HAL_RCCEx_PeriphCLKConfig+0x4e48>)
3400e74c:	429a      	cmp	r2, r3
3400e74e:	d027      	beq.n	3400e7a0 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400e750:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e754:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400e758:	4b5e      	ldr	r3, [pc, #376]	@ (3400e8d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4c>)
3400e75a:	429a      	cmp	r2, r3
3400e75c:	d020      	beq.n	3400e7a0 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400e75e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e762:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400e766:	4b5c      	ldr	r3, [pc, #368]	@ (3400e8d8 <HAL_RCCEx_PeriphCLKConfig+0x4e50>)
3400e768:	429a      	cmp	r2, r3
3400e76a:	d019      	beq.n	3400e7a0 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400e76c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e770:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400e774:	4b59      	ldr	r3, [pc, #356]	@ (3400e8dc <HAL_RCCEx_PeriphCLKConfig+0x4e54>)
3400e776:	429a      	cmp	r2, r3
3400e778:	d012      	beq.n	3400e7a0 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400e77a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e77e:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400e782:	4b57      	ldr	r3, [pc, #348]	@ (3400e8e0 <HAL_RCCEx_PeriphCLKConfig+0x4e58>)
3400e784:	429a      	cmp	r2, r3
3400e786:	d00b      	beq.n	3400e7a0 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400e788:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e78c:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400e790:	4b54      	ldr	r3, [pc, #336]	@ (3400e8e4 <HAL_RCCEx_PeriphCLKConfig+0x4e5c>)
3400e792:	429a      	cmp	r2, r3
3400e794:	d004      	beq.n	3400e7a0 <HAL_RCCEx_PeriphCLKConfig+0x4d18>
3400e796:	f44f 61d8 	mov.w	r1, #1728	@ 0x6c0
3400e79a:	4853      	ldr	r0, [pc, #332]	@ (3400e8e8 <HAL_RCCEx_PeriphCLKConfig+0x4e60>)
3400e79c:	f7f3 facc 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC9)
3400e7a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7a4:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400e7a8:	4b4a      	ldr	r3, [pc, #296]	@ (3400e8d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4c>)
3400e7aa:	429a      	cmp	r2, r3
3400e7ac:	d142      	bne.n	3400e834 <HAL_RCCEx_PeriphCLKConfig+0x4dac>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400e7ae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e7b4:	2b00      	cmp	r3, #0
3400e7b6:	d016      	beq.n	3400e7e6 <HAL_RCCEx_PeriphCLKConfig+0x4d5e>
3400e7b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e7be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e7c2:	d010      	beq.n	3400e7e6 <HAL_RCCEx_PeriphCLKConfig+0x4d5e>
3400e7c4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e7ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e7ce:	d00a      	beq.n	3400e7e6 <HAL_RCCEx_PeriphCLKConfig+0x4d5e>
3400e7d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400e7d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e7da:	d004      	beq.n	3400e7e6 <HAL_RCCEx_PeriphCLKConfig+0x4d5e>
3400e7dc:	f240 61c5 	movw	r1, #1733	@ 0x6c5
3400e7e0:	4841      	ldr	r0, [pc, #260]	@ (3400e8e8 <HAL_RCCEx_PeriphCLKConfig+0x4e60>)
3400e7e2:	f7f3 faa9 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400e7e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e7ec:	2b00      	cmp	r3, #0
3400e7ee:	d005      	beq.n	3400e7fc <HAL_RCCEx_PeriphCLKConfig+0x4d74>
3400e7f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e7f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e7f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e7fa:	d904      	bls.n	3400e806 <HAL_RCCEx_PeriphCLKConfig+0x4d7e>
3400e7fc:	f240 61c6 	movw	r1, #1734	@ 0x6c6
3400e800:	4839      	ldr	r0, [pc, #228]	@ (3400e8e8 <HAL_RCCEx_PeriphCLKConfig+0x4e60>)
3400e802:	f7f3 fa99 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400e806:	4b39      	ldr	r3, [pc, #228]	@ (3400e8ec <HAL_RCCEx_PeriphCLKConfig+0x4e64>)
3400e808:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400e80c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e810:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e814:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e818:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400e81a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e81e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400e820:	3b01      	subs	r3, #1
3400e822:	041b      	lsls	r3, r3, #16
3400e824:	4313      	orrs	r3, r2
3400e826:	4a31      	ldr	r2, [pc, #196]	@ (3400e8ec <HAL_RCCEx_PeriphCLKConfig+0x4e64>)
3400e828:	430b      	orrs	r3, r1
3400e82a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400e82e:	f7fa fe49 	bl	340094c4 <LL_RCC_IC9_Enable>
3400e832:	e066      	b.n	3400e902 <HAL_RCCEx_PeriphCLKConfig+0x4e7a>
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC14)
3400e834:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e838:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400e83c:	4b26      	ldr	r3, [pc, #152]	@ (3400e8d8 <HAL_RCCEx_PeriphCLKConfig+0x4e50>)
3400e83e:	429a      	cmp	r2, r3
3400e840:	d156      	bne.n	3400e8f0 <HAL_RCCEx_PeriphCLKConfig+0x4e68>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400e842:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e848:	2b00      	cmp	r3, #0
3400e84a:	d016      	beq.n	3400e87a <HAL_RCCEx_PeriphCLKConfig+0x4df2>
3400e84c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e852:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e856:	d010      	beq.n	3400e87a <HAL_RCCEx_PeriphCLKConfig+0x4df2>
3400e858:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e85c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e85e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e862:	d00a      	beq.n	3400e87a <HAL_RCCEx_PeriphCLKConfig+0x4df2>
3400e864:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400e86a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e86e:	d004      	beq.n	3400e87a <HAL_RCCEx_PeriphCLKConfig+0x4df2>
3400e870:	f240 61d2 	movw	r1, #1746	@ 0x6d2
3400e874:	481c      	ldr	r0, [pc, #112]	@ (3400e8e8 <HAL_RCCEx_PeriphCLKConfig+0x4e60>)
3400e876:	f7f3 fa5f 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400e87a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e87e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400e880:	2b00      	cmp	r3, #0
3400e882:	d005      	beq.n	3400e890 <HAL_RCCEx_PeriphCLKConfig+0x4e08>
3400e884:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400e88a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e88e:	d904      	bls.n	3400e89a <HAL_RCCEx_PeriphCLKConfig+0x4e12>
3400e890:	f240 61d3 	movw	r1, #1747	@ 0x6d3
3400e894:	4814      	ldr	r0, [pc, #80]	@ (3400e8e8 <HAL_RCCEx_PeriphCLKConfig+0x4e60>)
3400e896:	f7f3 fa4f 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400e89a:	4b14      	ldr	r3, [pc, #80]	@ (3400e8ec <HAL_RCCEx_PeriphCLKConfig+0x4e64>)
3400e89c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400e8a0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400e8a4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400e8a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e8ac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400e8ae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e8b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400e8b4:	3b01      	subs	r3, #1
3400e8b6:	041b      	lsls	r3, r3, #16
3400e8b8:	4313      	orrs	r3, r2
3400e8ba:	4a0c      	ldr	r2, [pc, #48]	@ (3400e8ec <HAL_RCCEx_PeriphCLKConfig+0x4e64>)
3400e8bc:	430b      	orrs	r3, r1
3400e8be:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400e8c2:	f7fa feff 	bl	340096c4 <LL_RCC_IC14_Enable>
3400e8c6:	e01c      	b.n	3400e902 <HAL_RCCEx_PeriphCLKConfig+0x4e7a>
3400e8c8:	07011020 	.word	0x07011020
3400e8cc:	07001420 	.word	0x07001420
3400e8d0:	07011420 	.word	0x07011420
3400e8d4:	07021420 	.word	0x07021420
3400e8d8:	07031420 	.word	0x07031420
3400e8dc:	07041420 	.word	0x07041420
3400e8e0:	07051420 	.word	0x07051420
3400e8e4:	07061420 	.word	0x07061420
3400e8e8:	3401e970 	.word	0x3401e970
3400e8ec:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_CLKP)
3400e8f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e8f4:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3400e8f8:	4b72      	ldr	r3, [pc, #456]	@ (3400eac4 <HAL_RCCEx_PeriphCLKConfig+0x503c>)
3400e8fa:	429a      	cmp	r2, r3
3400e8fc:	d101      	bne.n	3400e902 <HAL_RCCEx_PeriphCLKConfig+0x4e7a>
    {
      LL_RCC_CLKP_Enable();
3400e8fe:	f7fb f8a1 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI5 clock */
    __HAL_RCC_SPI5_CONFIG(PeriphClkInit->Spi5ClockSelection);
3400e902:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e906:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
3400e90a:	4618      	mov	r0, r3
3400e90c:	f7fa f832 	bl	34008974 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
3400e910:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e914:	e9d3 2300 	ldrd	r2, r3, [r3]
3400e918:	2100      	movs	r1, #0
3400e91a:	67b9      	str	r1, [r7, #120]	@ 0x78
3400e91c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3400e920:	67fb      	str	r3, [r7, #124]	@ 0x7c
3400e922:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
3400e926:	4603      	mov	r3, r0
3400e928:	460a      	mov	r2, r1
3400e92a:	4313      	orrs	r3, r2
3400e92c:	f000 80ee 	beq.w	3400eb0c <HAL_RCCEx_PeriphCLKConfig+0x5084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));
3400e930:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e934:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400e938:	4b63      	ldr	r3, [pc, #396]	@ (3400eac8 <HAL_RCCEx_PeriphCLKConfig+0x5040>)
3400e93a:	429a      	cmp	r2, r3
3400e93c:	d02e      	beq.n	3400e99c <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400e93e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e942:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400e946:	4b61      	ldr	r3, [pc, #388]	@ (3400eacc <HAL_RCCEx_PeriphCLKConfig+0x5044>)
3400e948:	429a      	cmp	r2, r3
3400e94a:	d027      	beq.n	3400e99c <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400e94c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e950:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400e954:	4b5e      	ldr	r3, [pc, #376]	@ (3400ead0 <HAL_RCCEx_PeriphCLKConfig+0x5048>)
3400e956:	429a      	cmp	r2, r3
3400e958:	d020      	beq.n	3400e99c <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400e95a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e95e:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400e962:	4b5c      	ldr	r3, [pc, #368]	@ (3400ead4 <HAL_RCCEx_PeriphCLKConfig+0x504c>)
3400e964:	429a      	cmp	r2, r3
3400e966:	d019      	beq.n	3400e99c <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400e968:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e96c:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400e970:	4b59      	ldr	r3, [pc, #356]	@ (3400ead8 <HAL_RCCEx_PeriphCLKConfig+0x5050>)
3400e972:	429a      	cmp	r2, r3
3400e974:	d012      	beq.n	3400e99c <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400e976:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e97a:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400e97e:	4b57      	ldr	r3, [pc, #348]	@ (3400eadc <HAL_RCCEx_PeriphCLKConfig+0x5054>)
3400e980:	429a      	cmp	r2, r3
3400e982:	d00b      	beq.n	3400e99c <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400e984:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e988:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400e98c:	4b54      	ldr	r3, [pc, #336]	@ (3400eae0 <HAL_RCCEx_PeriphCLKConfig+0x5058>)
3400e98e:	429a      	cmp	r2, r3
3400e990:	d004      	beq.n	3400e99c <HAL_RCCEx_PeriphCLKConfig+0x4f14>
3400e992:	f240 61ed 	movw	r1, #1773	@ 0x6ed
3400e996:	4853      	ldr	r0, [pc, #332]	@ (3400eae4 <HAL_RCCEx_PeriphCLKConfig+0x505c>)
3400e998:	f7f3 f9ce 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC8)
3400e99c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9a0:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400e9a4:	4b4a      	ldr	r3, [pc, #296]	@ (3400ead0 <HAL_RCCEx_PeriphCLKConfig+0x5048>)
3400e9a6:	429a      	cmp	r2, r3
3400e9a8:	d142      	bne.n	3400ea30 <HAL_RCCEx_PeriphCLKConfig+0x4fa8>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400e9aa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e9b0:	2b00      	cmp	r3, #0
3400e9b2:	d016      	beq.n	3400e9e2 <HAL_RCCEx_PeriphCLKConfig+0x4f5a>
3400e9b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e9ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400e9be:	d010      	beq.n	3400e9e2 <HAL_RCCEx_PeriphCLKConfig+0x4f5a>
3400e9c0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e9c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400e9ca:	d00a      	beq.n	3400e9e2 <HAL_RCCEx_PeriphCLKConfig+0x4f5a>
3400e9cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3400e9d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400e9d6:	d004      	beq.n	3400e9e2 <HAL_RCCEx_PeriphCLKConfig+0x4f5a>
3400e9d8:	f240 61f2 	movw	r1, #1778	@ 0x6f2
3400e9dc:	4841      	ldr	r0, [pc, #260]	@ (3400eae4 <HAL_RCCEx_PeriphCLKConfig+0x505c>)
3400e9de:	f7f3 f9ab 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400e9e2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e9e8:	2b00      	cmp	r3, #0
3400e9ea:	d005      	beq.n	3400e9f8 <HAL_RCCEx_PeriphCLKConfig+0x4f70>
3400e9ec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400e9f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400e9f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400e9f6:	d904      	bls.n	3400ea02 <HAL_RCCEx_PeriphCLKConfig+0x4f7a>
3400e9f8:	f240 61f3 	movw	r1, #1779	@ 0x6f3
3400e9fc:	4839      	ldr	r0, [pc, #228]	@ (3400eae4 <HAL_RCCEx_PeriphCLKConfig+0x505c>)
3400e9fe:	f7f3 f99b 	bl	34001d38 <assert_failed>

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3400ea02:	4b39      	ldr	r3, [pc, #228]	@ (3400eae8 <HAL_RCCEx_PeriphCLKConfig+0x5060>)
3400ea04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3400ea08:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ea0c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ea10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400ea16:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400ea1c:	3b01      	subs	r3, #1
3400ea1e:	041b      	lsls	r3, r3, #16
3400ea20:	4313      	orrs	r3, r2
3400ea22:	4a31      	ldr	r2, [pc, #196]	@ (3400eae8 <HAL_RCCEx_PeriphCLKConfig+0x5060>)
3400ea24:	430b      	orrs	r3, r1
3400ea26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3400ea2a:	f7fa fd0b 	bl	34009444 <LL_RCC_IC8_Enable>
3400ea2e:	e066      	b.n	3400eafe <HAL_RCCEx_PeriphCLKConfig+0x5076>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC9)
3400ea30:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea34:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400ea38:	4b26      	ldr	r3, [pc, #152]	@ (3400ead4 <HAL_RCCEx_PeriphCLKConfig+0x504c>)
3400ea3a:	429a      	cmp	r2, r3
3400ea3c:	d156      	bne.n	3400eaec <HAL_RCCEx_PeriphCLKConfig+0x5064>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400ea3e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ea44:	2b00      	cmp	r3, #0
3400ea46:	d016      	beq.n	3400ea76 <HAL_RCCEx_PeriphCLKConfig+0x4fee>
3400ea48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ea4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ea52:	d010      	beq.n	3400ea76 <HAL_RCCEx_PeriphCLKConfig+0x4fee>
3400ea54:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ea5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ea5e:	d00a      	beq.n	3400ea76 <HAL_RCCEx_PeriphCLKConfig+0x4fee>
3400ea60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ea66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ea6a:	d004      	beq.n	3400ea76 <HAL_RCCEx_PeriphCLKConfig+0x4fee>
3400ea6c:	f240 61ff 	movw	r1, #1791	@ 0x6ff
3400ea70:	481c      	ldr	r0, [pc, #112]	@ (3400eae4 <HAL_RCCEx_PeriphCLKConfig+0x505c>)
3400ea72:	f7f3 f961 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400ea76:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400ea7c:	2b00      	cmp	r3, #0
3400ea7e:	d005      	beq.n	3400ea8c <HAL_RCCEx_PeriphCLKConfig+0x5004>
3400ea80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ea84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400ea86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ea8a:	d904      	bls.n	3400ea96 <HAL_RCCEx_PeriphCLKConfig+0x500e>
3400ea8c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
3400ea90:	4814      	ldr	r0, [pc, #80]	@ (3400eae4 <HAL_RCCEx_PeriphCLKConfig+0x505c>)
3400ea92:	f7f3 f951 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400ea96:	4b14      	ldr	r3, [pc, #80]	@ (3400eae8 <HAL_RCCEx_PeriphCLKConfig+0x5060>)
3400ea98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400ea9c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400eaa0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400eaa4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eaa8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400eaaa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eaae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400eab0:	3b01      	subs	r3, #1
3400eab2:	041b      	lsls	r3, r3, #16
3400eab4:	4313      	orrs	r3, r2
3400eab6:	4a0c      	ldr	r2, [pc, #48]	@ (3400eae8 <HAL_RCCEx_PeriphCLKConfig+0x5060>)
3400eab8:	430b      	orrs	r3, r1
3400eaba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400eabe:	f7fa fd01 	bl	340094c4 <LL_RCC_IC9_Enable>
3400eac2:	e01c      	b.n	3400eafe <HAL_RCCEx_PeriphCLKConfig+0x5076>
3400eac4:	07011420 	.word	0x07011420
3400eac8:	07001820 	.word	0x07001820
3400eacc:	07011820 	.word	0x07011820
3400ead0:	07021820 	.word	0x07021820
3400ead4:	07031820 	.word	0x07031820
3400ead8:	07041820 	.word	0x07041820
3400eadc:	07051820 	.word	0x07051820
3400eae0:	07061820 	.word	0x07061820
3400eae4:	3401e970 	.word	0x3401e970
3400eae8:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_CLKP)
3400eaec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eaf0:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3400eaf4:	4b72      	ldr	r3, [pc, #456]	@ (3400ecc0 <HAL_RCCEx_PeriphCLKConfig+0x5238>)
3400eaf6:	429a      	cmp	r2, r3
3400eaf8:	d101      	bne.n	3400eafe <HAL_RCCEx_PeriphCLKConfig+0x5076>
    {
      LL_RCC_CLKP_Enable();
3400eafa:	f7fa ffa3 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI6 clock*/
    __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
3400eafe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb02:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3400eb06:	4618      	mov	r0, r3
3400eb08:	f7f9 ff34 	bl	34008974 <LL_RCC_SetSPIClockSource>
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
3400eb0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb10:	e9d3 2300 	ldrd	r2, r3, [r3]
3400eb14:	2100      	movs	r1, #0
3400eb16:	6739      	str	r1, [r7, #112]	@ 0x70
3400eb18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3400eb1c:	677b      	str	r3, [r7, #116]	@ 0x74
3400eb1e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
3400eb22:	4603      	mov	r3, r0
3400eb24:	460a      	mov	r2, r1
3400eb26:	4313      	orrs	r3, r2
3400eb28:	f000 80ee 	beq.w	3400ed08 <HAL_RCCEx_PeriphCLKConfig+0x5280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
3400eb2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb30:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400eb34:	4b63      	ldr	r3, [pc, #396]	@ (3400ecc4 <HAL_RCCEx_PeriphCLKConfig+0x523c>)
3400eb36:	429a      	cmp	r2, r3
3400eb38:	d02e      	beq.n	3400eb98 <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400eb3a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb3e:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400eb42:	4b61      	ldr	r3, [pc, #388]	@ (3400ecc8 <HAL_RCCEx_PeriphCLKConfig+0x5240>)
3400eb44:	429a      	cmp	r2, r3
3400eb46:	d027      	beq.n	3400eb98 <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400eb48:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb4c:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400eb50:	4b5e      	ldr	r3, [pc, #376]	@ (3400eccc <HAL_RCCEx_PeriphCLKConfig+0x5244>)
3400eb52:	429a      	cmp	r2, r3
3400eb54:	d020      	beq.n	3400eb98 <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400eb56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb5a:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400eb5e:	4b5c      	ldr	r3, [pc, #368]	@ (3400ecd0 <HAL_RCCEx_PeriphCLKConfig+0x5248>)
3400eb60:	429a      	cmp	r2, r3
3400eb62:	d019      	beq.n	3400eb98 <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400eb64:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb68:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400eb6c:	4b59      	ldr	r3, [pc, #356]	@ (3400ecd4 <HAL_RCCEx_PeriphCLKConfig+0x524c>)
3400eb6e:	429a      	cmp	r2, r3
3400eb70:	d012      	beq.n	3400eb98 <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400eb72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb76:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400eb7a:	4b57      	ldr	r3, [pc, #348]	@ (3400ecd8 <HAL_RCCEx_PeriphCLKConfig+0x5250>)
3400eb7c:	429a      	cmp	r2, r3
3400eb7e:	d00b      	beq.n	3400eb98 <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400eb80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb84:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400eb88:	4b54      	ldr	r3, [pc, #336]	@ (3400ecdc <HAL_RCCEx_PeriphCLKConfig+0x5254>)
3400eb8a:	429a      	cmp	r2, r3
3400eb8c:	d004      	beq.n	3400eb98 <HAL_RCCEx_PeriphCLKConfig+0x5110>
3400eb8e:	f240 711a 	movw	r1, #1818	@ 0x71a
3400eb92:	4853      	ldr	r0, [pc, #332]	@ (3400ece0 <HAL_RCCEx_PeriphCLKConfig+0x5258>)
3400eb94:	f7f3 f8d0 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC9)
3400eb98:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eb9c:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400eba0:	4b4a      	ldr	r3, [pc, #296]	@ (3400eccc <HAL_RCCEx_PeriphCLKConfig+0x5244>)
3400eba2:	429a      	cmp	r2, r3
3400eba4:	d142      	bne.n	3400ec2c <HAL_RCCEx_PeriphCLKConfig+0x51a4>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400eba6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ebaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ebac:	2b00      	cmp	r3, #0
3400ebae:	d016      	beq.n	3400ebde <HAL_RCCEx_PeriphCLKConfig+0x5156>
3400ebb0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ebb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ebb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ebba:	d010      	beq.n	3400ebde <HAL_RCCEx_PeriphCLKConfig+0x5156>
3400ebbc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ebc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ebc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ebc6:	d00a      	beq.n	3400ebde <HAL_RCCEx_PeriphCLKConfig+0x5156>
3400ebc8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ebcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400ebce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ebd2:	d004      	beq.n	3400ebde <HAL_RCCEx_PeriphCLKConfig+0x5156>
3400ebd4:	f240 711f 	movw	r1, #1823	@ 0x71f
3400ebd8:	4841      	ldr	r0, [pc, #260]	@ (3400ece0 <HAL_RCCEx_PeriphCLKConfig+0x5258>)
3400ebda:	f7f3 f8ad 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400ebde:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ebe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400ebe4:	2b00      	cmp	r3, #0
3400ebe6:	d005      	beq.n	3400ebf4 <HAL_RCCEx_PeriphCLKConfig+0x516c>
3400ebe8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ebec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400ebee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ebf2:	d904      	bls.n	3400ebfe <HAL_RCCEx_PeriphCLKConfig+0x5176>
3400ebf4:	f44f 61e4 	mov.w	r1, #1824	@ 0x720
3400ebf8:	4839      	ldr	r0, [pc, #228]	@ (3400ece0 <HAL_RCCEx_PeriphCLKConfig+0x5258>)
3400ebfa:	f7f3 f89d 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400ebfe:	4b39      	ldr	r3, [pc, #228]	@ (3400ece4 <HAL_RCCEx_PeriphCLKConfig+0x525c>)
3400ec00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400ec04:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ec08:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ec0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400ec12:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400ec18:	3b01      	subs	r3, #1
3400ec1a:	041b      	lsls	r3, r3, #16
3400ec1c:	4313      	orrs	r3, r2
3400ec1e:	4a31      	ldr	r2, [pc, #196]	@ (3400ece4 <HAL_RCCEx_PeriphCLKConfig+0x525c>)
3400ec20:	430b      	orrs	r3, r1
3400ec22:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400ec26:	f7fa fc4d 	bl	340094c4 <LL_RCC_IC9_Enable>
3400ec2a:	e066      	b.n	3400ecfa <HAL_RCCEx_PeriphCLKConfig+0x5272>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC14)
3400ec2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec30:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400ec34:	4b26      	ldr	r3, [pc, #152]	@ (3400ecd0 <HAL_RCCEx_PeriphCLKConfig+0x5248>)
3400ec36:	429a      	cmp	r2, r3
3400ec38:	d156      	bne.n	3400ece8 <HAL_RCCEx_PeriphCLKConfig+0x5260>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400ec3a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ec40:	2b00      	cmp	r3, #0
3400ec42:	d016      	beq.n	3400ec72 <HAL_RCCEx_PeriphCLKConfig+0x51ea>
3400ec44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ec4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ec4e:	d010      	beq.n	3400ec72 <HAL_RCCEx_PeriphCLKConfig+0x51ea>
3400ec50:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ec56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ec5a:	d00a      	beq.n	3400ec72 <HAL_RCCEx_PeriphCLKConfig+0x51ea>
3400ec5c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ec62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ec66:	d004      	beq.n	3400ec72 <HAL_RCCEx_PeriphCLKConfig+0x51ea>
3400ec68:	f240 712c 	movw	r1, #1836	@ 0x72c
3400ec6c:	481c      	ldr	r0, [pc, #112]	@ (3400ece0 <HAL_RCCEx_PeriphCLKConfig+0x5258>)
3400ec6e:	f7f3 f863 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400ec72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ec78:	2b00      	cmp	r3, #0
3400ec7a:	d005      	beq.n	3400ec88 <HAL_RCCEx_PeriphCLKConfig+0x5200>
3400ec7c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ec80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ec82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ec86:	d904      	bls.n	3400ec92 <HAL_RCCEx_PeriphCLKConfig+0x520a>
3400ec88:	f240 712d 	movw	r1, #1837	@ 0x72d
3400ec8c:	4814      	ldr	r0, [pc, #80]	@ (3400ece0 <HAL_RCCEx_PeriphCLKConfig+0x5258>)
3400ec8e:	f7f3 f853 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400ec92:	4b14      	ldr	r3, [pc, #80]	@ (3400ece4 <HAL_RCCEx_PeriphCLKConfig+0x525c>)
3400ec94:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400ec98:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ec9c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400eca0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eca4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400eca6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ecaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ecac:	3b01      	subs	r3, #1
3400ecae:	041b      	lsls	r3, r3, #16
3400ecb0:	4313      	orrs	r3, r2
3400ecb2:	4a0c      	ldr	r2, [pc, #48]	@ (3400ece4 <HAL_RCCEx_PeriphCLKConfig+0x525c>)
3400ecb4:	430b      	orrs	r3, r1
3400ecb6:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400ecba:	f7fa fd03 	bl	340096c4 <LL_RCC_IC14_Enable>
3400ecbe:	e01c      	b.n	3400ecfa <HAL_RCCEx_PeriphCLKConfig+0x5272>
3400ecc0:	07011820 	.word	0x07011820
3400ecc4:	07000030 	.word	0x07000030
3400ecc8:	07010030 	.word	0x07010030
3400eccc:	07020030 	.word	0x07020030
3400ecd0:	07030030 	.word	0x07030030
3400ecd4:	07040030 	.word	0x07040030
3400ecd8:	07050030 	.word	0x07050030
3400ecdc:	07060030 	.word	0x07060030
3400ece0:	3401e970 	.word	0x3401e970
3400ece4:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_CLKP)
3400ece8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ecec:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3400ecf0:	4b72      	ldr	r3, [pc, #456]	@ (3400eebc <HAL_RCCEx_PeriphCLKConfig+0x5434>)
3400ecf2:	429a      	cmp	r2, r3
3400ecf4:	d101      	bne.n	3400ecfa <HAL_RCCEx_PeriphCLKConfig+0x5272>
    {
      LL_RCC_CLKP_Enable();
3400ecf6:	f7fa fea5 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART1 clock */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
3400ecfa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ecfe:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
3400ed02:	4618      	mov	r0, r3
3400ed04:	f7f9 fe41 	bl	3400898a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
3400ed08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed0c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400ed10:	2100      	movs	r1, #0
3400ed12:	66b9      	str	r1, [r7, #104]	@ 0x68
3400ed14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3400ed18:	66fb      	str	r3, [r7, #108]	@ 0x6c
3400ed1a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
3400ed1e:	4603      	mov	r3, r0
3400ed20:	460a      	mov	r2, r1
3400ed22:	4313      	orrs	r3, r2
3400ed24:	f000 80ee 	beq.w	3400ef04 <HAL_RCCEx_PeriphCLKConfig+0x547c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
3400ed28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed2c:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400ed30:	4b63      	ldr	r3, [pc, #396]	@ (3400eec0 <HAL_RCCEx_PeriphCLKConfig+0x5438>)
3400ed32:	429a      	cmp	r2, r3
3400ed34:	d02e      	beq.n	3400ed94 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400ed36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed3a:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400ed3e:	4b61      	ldr	r3, [pc, #388]	@ (3400eec4 <HAL_RCCEx_PeriphCLKConfig+0x543c>)
3400ed40:	429a      	cmp	r2, r3
3400ed42:	d027      	beq.n	3400ed94 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400ed44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed48:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400ed4c:	4b5e      	ldr	r3, [pc, #376]	@ (3400eec8 <HAL_RCCEx_PeriphCLKConfig+0x5440>)
3400ed4e:	429a      	cmp	r2, r3
3400ed50:	d020      	beq.n	3400ed94 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400ed52:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed56:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400ed5a:	4b5c      	ldr	r3, [pc, #368]	@ (3400eecc <HAL_RCCEx_PeriphCLKConfig+0x5444>)
3400ed5c:	429a      	cmp	r2, r3
3400ed5e:	d019      	beq.n	3400ed94 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400ed60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed64:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400ed68:	4b59      	ldr	r3, [pc, #356]	@ (3400eed0 <HAL_RCCEx_PeriphCLKConfig+0x5448>)
3400ed6a:	429a      	cmp	r2, r3
3400ed6c:	d012      	beq.n	3400ed94 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400ed6e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed72:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400ed76:	4b57      	ldr	r3, [pc, #348]	@ (3400eed4 <HAL_RCCEx_PeriphCLKConfig+0x544c>)
3400ed78:	429a      	cmp	r2, r3
3400ed7a:	d00b      	beq.n	3400ed94 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400ed7c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed80:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400ed84:	4b54      	ldr	r3, [pc, #336]	@ (3400eed8 <HAL_RCCEx_PeriphCLKConfig+0x5450>)
3400ed86:	429a      	cmp	r2, r3
3400ed88:	d004      	beq.n	3400ed94 <HAL_RCCEx_PeriphCLKConfig+0x530c>
3400ed8a:	f240 7147 	movw	r1, #1863	@ 0x747
3400ed8e:	4853      	ldr	r0, [pc, #332]	@ (3400eedc <HAL_RCCEx_PeriphCLKConfig+0x5454>)
3400ed90:	f7f2 ffd2 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC9)
3400ed94:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ed98:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400ed9c:	4b4a      	ldr	r3, [pc, #296]	@ (3400eec8 <HAL_RCCEx_PeriphCLKConfig+0x5440>)
3400ed9e:	429a      	cmp	r2, r3
3400eda0:	d142      	bne.n	3400ee28 <HAL_RCCEx_PeriphCLKConfig+0x53a0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400eda2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eda6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400eda8:	2b00      	cmp	r3, #0
3400edaa:	d016      	beq.n	3400edda <HAL_RCCEx_PeriphCLKConfig+0x5352>
3400edac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400edb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400edb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400edb6:	d010      	beq.n	3400edda <HAL_RCCEx_PeriphCLKConfig+0x5352>
3400edb8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400edbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400edbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400edc2:	d00a      	beq.n	3400edda <HAL_RCCEx_PeriphCLKConfig+0x5352>
3400edc4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400edc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400edca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400edce:	d004      	beq.n	3400edda <HAL_RCCEx_PeriphCLKConfig+0x5352>
3400edd0:	f240 714c 	movw	r1, #1868	@ 0x74c
3400edd4:	4841      	ldr	r0, [pc, #260]	@ (3400eedc <HAL_RCCEx_PeriphCLKConfig+0x5454>)
3400edd6:	f7f2 ffaf 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400edda:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400edde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400ede0:	2b00      	cmp	r3, #0
3400ede2:	d005      	beq.n	3400edf0 <HAL_RCCEx_PeriphCLKConfig+0x5368>
3400ede4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ede8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400edea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400edee:	d904      	bls.n	3400edfa <HAL_RCCEx_PeriphCLKConfig+0x5372>
3400edf0:	f240 714d 	movw	r1, #1869	@ 0x74d
3400edf4:	4839      	ldr	r0, [pc, #228]	@ (3400eedc <HAL_RCCEx_PeriphCLKConfig+0x5454>)
3400edf6:	f7f2 ff9f 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400edfa:	4b39      	ldr	r3, [pc, #228]	@ (3400eee0 <HAL_RCCEx_PeriphCLKConfig+0x5458>)
3400edfc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400ee00:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ee04:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ee08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400ee0e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400ee14:	3b01      	subs	r3, #1
3400ee16:	041b      	lsls	r3, r3, #16
3400ee18:	4313      	orrs	r3, r2
3400ee1a:	4a31      	ldr	r2, [pc, #196]	@ (3400eee0 <HAL_RCCEx_PeriphCLKConfig+0x5458>)
3400ee1c:	430b      	orrs	r3, r1
3400ee1e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400ee22:	f7fa fb4f 	bl	340094c4 <LL_RCC_IC9_Enable>
3400ee26:	e066      	b.n	3400eef6 <HAL_RCCEx_PeriphCLKConfig+0x546e>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC14)
3400ee28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee2c:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400ee30:	4b26      	ldr	r3, [pc, #152]	@ (3400eecc <HAL_RCCEx_PeriphCLKConfig+0x5444>)
3400ee32:	429a      	cmp	r2, r3
3400ee34:	d156      	bne.n	3400eee4 <HAL_RCCEx_PeriphCLKConfig+0x545c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400ee36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ee3c:	2b00      	cmp	r3, #0
3400ee3e:	d016      	beq.n	3400ee6e <HAL_RCCEx_PeriphCLKConfig+0x53e6>
3400ee40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ee46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400ee4a:	d010      	beq.n	3400ee6e <HAL_RCCEx_PeriphCLKConfig+0x53e6>
3400ee4c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ee52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400ee56:	d00a      	beq.n	3400ee6e <HAL_RCCEx_PeriphCLKConfig+0x53e6>
3400ee58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400ee5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400ee62:	d004      	beq.n	3400ee6e <HAL_RCCEx_PeriphCLKConfig+0x53e6>
3400ee64:	f240 7159 	movw	r1, #1881	@ 0x759
3400ee68:	481c      	ldr	r0, [pc, #112]	@ (3400eedc <HAL_RCCEx_PeriphCLKConfig+0x5454>)
3400ee6a:	f7f2 ff65 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400ee6e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ee74:	2b00      	cmp	r3, #0
3400ee76:	d005      	beq.n	3400ee84 <HAL_RCCEx_PeriphCLKConfig+0x53fc>
3400ee78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ee7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400ee7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400ee82:	d904      	bls.n	3400ee8e <HAL_RCCEx_PeriphCLKConfig+0x5406>
3400ee84:	f240 715a 	movw	r1, #1882	@ 0x75a
3400ee88:	4814      	ldr	r0, [pc, #80]	@ (3400eedc <HAL_RCCEx_PeriphCLKConfig+0x5454>)
3400ee8a:	f7f2 ff55 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400ee8e:	4b14      	ldr	r3, [pc, #80]	@ (3400eee0 <HAL_RCCEx_PeriphCLKConfig+0x5458>)
3400ee90:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400ee94:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400ee98:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400ee9c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eea0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400eea2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eea6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400eea8:	3b01      	subs	r3, #1
3400eeaa:	041b      	lsls	r3, r3, #16
3400eeac:	4313      	orrs	r3, r2
3400eeae:	4a0c      	ldr	r2, [pc, #48]	@ (3400eee0 <HAL_RCCEx_PeriphCLKConfig+0x5458>)
3400eeb0:	430b      	orrs	r3, r1
3400eeb2:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400eeb6:	f7fa fc05 	bl	340096c4 <LL_RCC_IC14_Enable>
3400eeba:	e01c      	b.n	3400eef6 <HAL_RCCEx_PeriphCLKConfig+0x546e>
3400eebc:	07010030 	.word	0x07010030
3400eec0:	07000430 	.word	0x07000430
3400eec4:	07010430 	.word	0x07010430
3400eec8:	07020430 	.word	0x07020430
3400eecc:	07030430 	.word	0x07030430
3400eed0:	07040430 	.word	0x07040430
3400eed4:	07050430 	.word	0x07050430
3400eed8:	07060430 	.word	0x07060430
3400eedc:	3401e970 	.word	0x3401e970
3400eee0:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_CLKP)
3400eee4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eee8:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3400eeec:	4b72      	ldr	r3, [pc, #456]	@ (3400f0b8 <HAL_RCCEx_PeriphCLKConfig+0x5630>)
3400eeee:	429a      	cmp	r2, r3
3400eef0:	d101      	bne.n	3400eef6 <HAL_RCCEx_PeriphCLKConfig+0x546e>
    {
      LL_RCC_CLKP_Enable();
3400eef2:	f7fa fda7 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART2 clock */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
3400eef6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400eefa:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
3400eefe:	4618      	mov	r0, r3
3400ef00:	f7f9 fd43 	bl	3400898a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART3 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
3400ef04:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef08:	e9d3 2300 	ldrd	r2, r3, [r3]
3400ef0c:	2100      	movs	r1, #0
3400ef0e:	6639      	str	r1, [r7, #96]	@ 0x60
3400ef10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3400ef14:	667b      	str	r3, [r7, #100]	@ 0x64
3400ef16:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
3400ef1a:	4603      	mov	r3, r0
3400ef1c:	460a      	mov	r2, r1
3400ef1e:	4313      	orrs	r3, r2
3400ef20:	f000 80ee 	beq.w	3400f100 <HAL_RCCEx_PeriphCLKConfig+0x5678>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
3400ef24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef28:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400ef2c:	4b63      	ldr	r3, [pc, #396]	@ (3400f0bc <HAL_RCCEx_PeriphCLKConfig+0x5634>)
3400ef2e:	429a      	cmp	r2, r3
3400ef30:	d02e      	beq.n	3400ef90 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400ef32:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef36:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400ef3a:	4b61      	ldr	r3, [pc, #388]	@ (3400f0c0 <HAL_RCCEx_PeriphCLKConfig+0x5638>)
3400ef3c:	429a      	cmp	r2, r3
3400ef3e:	d027      	beq.n	3400ef90 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400ef40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef44:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400ef48:	4b5e      	ldr	r3, [pc, #376]	@ (3400f0c4 <HAL_RCCEx_PeriphCLKConfig+0x563c>)
3400ef4a:	429a      	cmp	r2, r3
3400ef4c:	d020      	beq.n	3400ef90 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400ef4e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef52:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400ef56:	4b5c      	ldr	r3, [pc, #368]	@ (3400f0c8 <HAL_RCCEx_PeriphCLKConfig+0x5640>)
3400ef58:	429a      	cmp	r2, r3
3400ef5a:	d019      	beq.n	3400ef90 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400ef5c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef60:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400ef64:	4b59      	ldr	r3, [pc, #356]	@ (3400f0cc <HAL_RCCEx_PeriphCLKConfig+0x5644>)
3400ef66:	429a      	cmp	r2, r3
3400ef68:	d012      	beq.n	3400ef90 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400ef6a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef6e:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400ef72:	4b57      	ldr	r3, [pc, #348]	@ (3400f0d0 <HAL_RCCEx_PeriphCLKConfig+0x5648>)
3400ef74:	429a      	cmp	r2, r3
3400ef76:	d00b      	beq.n	3400ef90 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400ef78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef7c:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400ef80:	4b54      	ldr	r3, [pc, #336]	@ (3400f0d4 <HAL_RCCEx_PeriphCLKConfig+0x564c>)
3400ef82:	429a      	cmp	r2, r3
3400ef84:	d004      	beq.n	3400ef90 <HAL_RCCEx_PeriphCLKConfig+0x5508>
3400ef86:	f240 7174 	movw	r1, #1908	@ 0x774
3400ef8a:	4853      	ldr	r0, [pc, #332]	@ (3400f0d8 <HAL_RCCEx_PeriphCLKConfig+0x5650>)
3400ef8c:	f7f2 fed4 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC9)
3400ef90:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ef94:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400ef98:	4b4a      	ldr	r3, [pc, #296]	@ (3400f0c4 <HAL_RCCEx_PeriphCLKConfig+0x563c>)
3400ef9a:	429a      	cmp	r2, r3
3400ef9c:	d142      	bne.n	3400f024 <HAL_RCCEx_PeriphCLKConfig+0x559c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400ef9e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400efa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400efa4:	2b00      	cmp	r3, #0
3400efa6:	d016      	beq.n	3400efd6 <HAL_RCCEx_PeriphCLKConfig+0x554e>
3400efa8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400efac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400efae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400efb2:	d010      	beq.n	3400efd6 <HAL_RCCEx_PeriphCLKConfig+0x554e>
3400efb4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400efb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400efba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400efbe:	d00a      	beq.n	3400efd6 <HAL_RCCEx_PeriphCLKConfig+0x554e>
3400efc0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400efc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400efc6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400efca:	d004      	beq.n	3400efd6 <HAL_RCCEx_PeriphCLKConfig+0x554e>
3400efcc:	f240 7179 	movw	r1, #1913	@ 0x779
3400efd0:	4841      	ldr	r0, [pc, #260]	@ (3400f0d8 <HAL_RCCEx_PeriphCLKConfig+0x5650>)
3400efd2:	f7f2 feb1 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400efd6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400efda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400efdc:	2b00      	cmp	r3, #0
3400efde:	d005      	beq.n	3400efec <HAL_RCCEx_PeriphCLKConfig+0x5564>
3400efe0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400efe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400efe6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400efea:	d904      	bls.n	3400eff6 <HAL_RCCEx_PeriphCLKConfig+0x556e>
3400efec:	f240 717a 	movw	r1, #1914	@ 0x77a
3400eff0:	4839      	ldr	r0, [pc, #228]	@ (3400f0d8 <HAL_RCCEx_PeriphCLKConfig+0x5650>)
3400eff2:	f7f2 fea1 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400eff6:	4b39      	ldr	r3, [pc, #228]	@ (3400f0dc <HAL_RCCEx_PeriphCLKConfig+0x5654>)
3400eff8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400effc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f000:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f004:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f008:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f00a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f00e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f010:	3b01      	subs	r3, #1
3400f012:	041b      	lsls	r3, r3, #16
3400f014:	4313      	orrs	r3, r2
3400f016:	4a31      	ldr	r2, [pc, #196]	@ (3400f0dc <HAL_RCCEx_PeriphCLKConfig+0x5654>)
3400f018:	430b      	orrs	r3, r1
3400f01a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400f01e:	f7fa fa51 	bl	340094c4 <LL_RCC_IC9_Enable>
3400f022:	e066      	b.n	3400f0f2 <HAL_RCCEx_PeriphCLKConfig+0x566a>
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC14)
3400f024:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f028:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f02c:	4b26      	ldr	r3, [pc, #152]	@ (3400f0c8 <HAL_RCCEx_PeriphCLKConfig+0x5640>)
3400f02e:	429a      	cmp	r2, r3
3400f030:	d156      	bne.n	3400f0e0 <HAL_RCCEx_PeriphCLKConfig+0x5658>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400f032:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f036:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f038:	2b00      	cmp	r3, #0
3400f03a:	d016      	beq.n	3400f06a <HAL_RCCEx_PeriphCLKConfig+0x55e2>
3400f03c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f042:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f046:	d010      	beq.n	3400f06a <HAL_RCCEx_PeriphCLKConfig+0x55e2>
3400f048:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f04c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f04e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f052:	d00a      	beq.n	3400f06a <HAL_RCCEx_PeriphCLKConfig+0x55e2>
3400f054:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f05a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f05e:	d004      	beq.n	3400f06a <HAL_RCCEx_PeriphCLKConfig+0x55e2>
3400f060:	f240 7186 	movw	r1, #1926	@ 0x786
3400f064:	481c      	ldr	r0, [pc, #112]	@ (3400f0d8 <HAL_RCCEx_PeriphCLKConfig+0x5650>)
3400f066:	f7f2 fe67 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400f06a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f06e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f070:	2b00      	cmp	r3, #0
3400f072:	d005      	beq.n	3400f080 <HAL_RCCEx_PeriphCLKConfig+0x55f8>
3400f074:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f07a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f07e:	d904      	bls.n	3400f08a <HAL_RCCEx_PeriphCLKConfig+0x5602>
3400f080:	f240 7187 	movw	r1, #1927	@ 0x787
3400f084:	4814      	ldr	r0, [pc, #80]	@ (3400f0d8 <HAL_RCCEx_PeriphCLKConfig+0x5650>)
3400f086:	f7f2 fe57 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400f08a:	4b14      	ldr	r3, [pc, #80]	@ (3400f0dc <HAL_RCCEx_PeriphCLKConfig+0x5654>)
3400f08c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400f090:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f094:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f098:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f09c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400f09e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f0a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f0a4:	3b01      	subs	r3, #1
3400f0a6:	041b      	lsls	r3, r3, #16
3400f0a8:	4313      	orrs	r3, r2
3400f0aa:	4a0c      	ldr	r2, [pc, #48]	@ (3400f0dc <HAL_RCCEx_PeriphCLKConfig+0x5654>)
3400f0ac:	430b      	orrs	r3, r1
3400f0ae:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400f0b2:	f7fa fb07 	bl	340096c4 <LL_RCC_IC14_Enable>
3400f0b6:	e01c      	b.n	3400f0f2 <HAL_RCCEx_PeriphCLKConfig+0x566a>
3400f0b8:	07010430 	.word	0x07010430
3400f0bc:	07000830 	.word	0x07000830
3400f0c0:	07010830 	.word	0x07010830
3400f0c4:	07020830 	.word	0x07020830
3400f0c8:	07030830 	.word	0x07030830
3400f0cc:	07040830 	.word	0x07040830
3400f0d0:	07050830 	.word	0x07050830
3400f0d4:	07060830 	.word	0x07060830
3400f0d8:	3401e970 	.word	0x3401e970
3400f0dc:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_CLKP)
3400f0e0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f0e4:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3400f0e8:	4b72      	ldr	r3, [pc, #456]	@ (3400f2b4 <HAL_RCCEx_PeriphCLKConfig+0x582c>)
3400f0ea:	429a      	cmp	r2, r3
3400f0ec:	d101      	bne.n	3400f0f2 <HAL_RCCEx_PeriphCLKConfig+0x566a>
    {
      LL_RCC_CLKP_Enable();
3400f0ee:	f7fa fca9 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART3 clock */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
3400f0f2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f0f6:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
3400f0fa:	4618      	mov	r0, r3
3400f0fc:	f7f9 fc45 	bl	3400898a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART4 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
3400f100:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f104:	e9d3 2300 	ldrd	r2, r3, [r3]
3400f108:	2100      	movs	r1, #0
3400f10a:	65b9      	str	r1, [r7, #88]	@ 0x58
3400f10c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
3400f110:	65fb      	str	r3, [r7, #92]	@ 0x5c
3400f112:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
3400f116:	4603      	mov	r3, r0
3400f118:	460a      	mov	r2, r1
3400f11a:	4313      	orrs	r3, r2
3400f11c:	f000 80ee 	beq.w	3400f2fc <HAL_RCCEx_PeriphCLKConfig+0x5874>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
3400f120:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f124:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f128:	4b63      	ldr	r3, [pc, #396]	@ (3400f2b8 <HAL_RCCEx_PeriphCLKConfig+0x5830>)
3400f12a:	429a      	cmp	r2, r3
3400f12c:	d02e      	beq.n	3400f18c <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f12e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f132:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f136:	4b61      	ldr	r3, [pc, #388]	@ (3400f2bc <HAL_RCCEx_PeriphCLKConfig+0x5834>)
3400f138:	429a      	cmp	r2, r3
3400f13a:	d027      	beq.n	3400f18c <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f13c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f140:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f144:	4b5e      	ldr	r3, [pc, #376]	@ (3400f2c0 <HAL_RCCEx_PeriphCLKConfig+0x5838>)
3400f146:	429a      	cmp	r2, r3
3400f148:	d020      	beq.n	3400f18c <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f14a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f14e:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f152:	4b5c      	ldr	r3, [pc, #368]	@ (3400f2c4 <HAL_RCCEx_PeriphCLKConfig+0x583c>)
3400f154:	429a      	cmp	r2, r3
3400f156:	d019      	beq.n	3400f18c <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f158:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f15c:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f160:	4b59      	ldr	r3, [pc, #356]	@ (3400f2c8 <HAL_RCCEx_PeriphCLKConfig+0x5840>)
3400f162:	429a      	cmp	r2, r3
3400f164:	d012      	beq.n	3400f18c <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f166:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f16a:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f16e:	4b57      	ldr	r3, [pc, #348]	@ (3400f2cc <HAL_RCCEx_PeriphCLKConfig+0x5844>)
3400f170:	429a      	cmp	r2, r3
3400f172:	d00b      	beq.n	3400f18c <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f174:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f178:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f17c:	4b54      	ldr	r3, [pc, #336]	@ (3400f2d0 <HAL_RCCEx_PeriphCLKConfig+0x5848>)
3400f17e:	429a      	cmp	r2, r3
3400f180:	d004      	beq.n	3400f18c <HAL_RCCEx_PeriphCLKConfig+0x5704>
3400f182:	f240 71a1 	movw	r1, #1953	@ 0x7a1
3400f186:	4853      	ldr	r0, [pc, #332]	@ (3400f2d4 <HAL_RCCEx_PeriphCLKConfig+0x584c>)
3400f188:	f7f2 fdd6 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC9)
3400f18c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f190:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f194:	4b4a      	ldr	r3, [pc, #296]	@ (3400f2c0 <HAL_RCCEx_PeriphCLKConfig+0x5838>)
3400f196:	429a      	cmp	r2, r3
3400f198:	d142      	bne.n	3400f220 <HAL_RCCEx_PeriphCLKConfig+0x5798>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400f19a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f19e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f1a0:	2b00      	cmp	r3, #0
3400f1a2:	d016      	beq.n	3400f1d2 <HAL_RCCEx_PeriphCLKConfig+0x574a>
3400f1a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f1a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f1aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f1ae:	d010      	beq.n	3400f1d2 <HAL_RCCEx_PeriphCLKConfig+0x574a>
3400f1b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f1b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f1b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f1ba:	d00a      	beq.n	3400f1d2 <HAL_RCCEx_PeriphCLKConfig+0x574a>
3400f1bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f1c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f1c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f1c6:	d004      	beq.n	3400f1d2 <HAL_RCCEx_PeriphCLKConfig+0x574a>
3400f1c8:	f240 71a6 	movw	r1, #1958	@ 0x7a6
3400f1cc:	4841      	ldr	r0, [pc, #260]	@ (3400f2d4 <HAL_RCCEx_PeriphCLKConfig+0x584c>)
3400f1ce:	f7f2 fdb3 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400f1d2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f1d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f1d8:	2b00      	cmp	r3, #0
3400f1da:	d005      	beq.n	3400f1e8 <HAL_RCCEx_PeriphCLKConfig+0x5760>
3400f1dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f1e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f1e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f1e6:	d904      	bls.n	3400f1f2 <HAL_RCCEx_PeriphCLKConfig+0x576a>
3400f1e8:	f240 71a7 	movw	r1, #1959	@ 0x7a7
3400f1ec:	4839      	ldr	r0, [pc, #228]	@ (3400f2d4 <HAL_RCCEx_PeriphCLKConfig+0x584c>)
3400f1ee:	f7f2 fda3 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400f1f2:	4b39      	ldr	r3, [pc, #228]	@ (3400f2d8 <HAL_RCCEx_PeriphCLKConfig+0x5850>)
3400f1f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400f1f8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f1fc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f200:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f204:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f206:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f20a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f20c:	3b01      	subs	r3, #1
3400f20e:	041b      	lsls	r3, r3, #16
3400f210:	4313      	orrs	r3, r2
3400f212:	4a31      	ldr	r2, [pc, #196]	@ (3400f2d8 <HAL_RCCEx_PeriphCLKConfig+0x5850>)
3400f214:	430b      	orrs	r3, r1
3400f216:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400f21a:	f7fa f953 	bl	340094c4 <LL_RCC_IC9_Enable>
3400f21e:	e066      	b.n	3400f2ee <HAL_RCCEx_PeriphCLKConfig+0x5866>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC14)
3400f220:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f224:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f228:	4b26      	ldr	r3, [pc, #152]	@ (3400f2c4 <HAL_RCCEx_PeriphCLKConfig+0x583c>)
3400f22a:	429a      	cmp	r2, r3
3400f22c:	d156      	bne.n	3400f2dc <HAL_RCCEx_PeriphCLKConfig+0x5854>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400f22e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f234:	2b00      	cmp	r3, #0
3400f236:	d016      	beq.n	3400f266 <HAL_RCCEx_PeriphCLKConfig+0x57de>
3400f238:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f23c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f23e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f242:	d010      	beq.n	3400f266 <HAL_RCCEx_PeriphCLKConfig+0x57de>
3400f244:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f24a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f24e:	d00a      	beq.n	3400f266 <HAL_RCCEx_PeriphCLKConfig+0x57de>
3400f250:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f256:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f25a:	d004      	beq.n	3400f266 <HAL_RCCEx_PeriphCLKConfig+0x57de>
3400f25c:	f240 71b3 	movw	r1, #1971	@ 0x7b3
3400f260:	481c      	ldr	r0, [pc, #112]	@ (3400f2d4 <HAL_RCCEx_PeriphCLKConfig+0x584c>)
3400f262:	f7f2 fd69 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400f266:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f26a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f26c:	2b00      	cmp	r3, #0
3400f26e:	d005      	beq.n	3400f27c <HAL_RCCEx_PeriphCLKConfig+0x57f4>
3400f270:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f276:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f27a:	d904      	bls.n	3400f286 <HAL_RCCEx_PeriphCLKConfig+0x57fe>
3400f27c:	f240 71b4 	movw	r1, #1972	@ 0x7b4
3400f280:	4814      	ldr	r0, [pc, #80]	@ (3400f2d4 <HAL_RCCEx_PeriphCLKConfig+0x584c>)
3400f282:	f7f2 fd59 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400f286:	4b14      	ldr	r3, [pc, #80]	@ (3400f2d8 <HAL_RCCEx_PeriphCLKConfig+0x5850>)
3400f288:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400f28c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f290:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f294:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f298:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400f29a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f29e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f2a0:	3b01      	subs	r3, #1
3400f2a2:	041b      	lsls	r3, r3, #16
3400f2a4:	4313      	orrs	r3, r2
3400f2a6:	4a0c      	ldr	r2, [pc, #48]	@ (3400f2d8 <HAL_RCCEx_PeriphCLKConfig+0x5850>)
3400f2a8:	430b      	orrs	r3, r1
3400f2aa:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400f2ae:	f7fa fa09 	bl	340096c4 <LL_RCC_IC14_Enable>
3400f2b2:	e01c      	b.n	3400f2ee <HAL_RCCEx_PeriphCLKConfig+0x5866>
3400f2b4:	07010830 	.word	0x07010830
3400f2b8:	07000c30 	.word	0x07000c30
3400f2bc:	07010c30 	.word	0x07010c30
3400f2c0:	07020c30 	.word	0x07020c30
3400f2c4:	07030c30 	.word	0x07030c30
3400f2c8:	07040c30 	.word	0x07040c30
3400f2cc:	07050c30 	.word	0x07050c30
3400f2d0:	07060c30 	.word	0x07060c30
3400f2d4:	3401e970 	.word	0x3401e970
3400f2d8:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_CLKP)
3400f2dc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f2e0:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400f2e4:	4b72      	ldr	r3, [pc, #456]	@ (3400f4b0 <HAL_RCCEx_PeriphCLKConfig+0x5a28>)
3400f2e6:	429a      	cmp	r2, r3
3400f2e8:	d101      	bne.n	3400f2ee <HAL_RCCEx_PeriphCLKConfig+0x5866>
    {
      LL_RCC_CLKP_Enable();
3400f2ea:	f7fa fbab 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART4 clock */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
3400f2ee:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f2f2:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3400f2f6:	4618      	mov	r0, r3
3400f2f8:	f7f9 fb47 	bl	3400898a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART5 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
3400f2fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f300:	e9d3 2300 	ldrd	r2, r3, [r3]
3400f304:	2100      	movs	r1, #0
3400f306:	6539      	str	r1, [r7, #80]	@ 0x50
3400f308:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
3400f30c:	657b      	str	r3, [r7, #84]	@ 0x54
3400f30e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
3400f312:	4603      	mov	r3, r0
3400f314:	460a      	mov	r2, r1
3400f316:	4313      	orrs	r3, r2
3400f318:	f000 80ee 	beq.w	3400f4f8 <HAL_RCCEx_PeriphCLKConfig+0x5a70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
3400f31c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f320:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f324:	4b63      	ldr	r3, [pc, #396]	@ (3400f4b4 <HAL_RCCEx_PeriphCLKConfig+0x5a2c>)
3400f326:	429a      	cmp	r2, r3
3400f328:	d02e      	beq.n	3400f388 <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f32a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f32e:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f332:	4b61      	ldr	r3, [pc, #388]	@ (3400f4b8 <HAL_RCCEx_PeriphCLKConfig+0x5a30>)
3400f334:	429a      	cmp	r2, r3
3400f336:	d027      	beq.n	3400f388 <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f338:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f33c:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f340:	4b5e      	ldr	r3, [pc, #376]	@ (3400f4bc <HAL_RCCEx_PeriphCLKConfig+0x5a34>)
3400f342:	429a      	cmp	r2, r3
3400f344:	d020      	beq.n	3400f388 <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f346:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f34a:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f34e:	4b5c      	ldr	r3, [pc, #368]	@ (3400f4c0 <HAL_RCCEx_PeriphCLKConfig+0x5a38>)
3400f350:	429a      	cmp	r2, r3
3400f352:	d019      	beq.n	3400f388 <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f354:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f358:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f35c:	4b59      	ldr	r3, [pc, #356]	@ (3400f4c4 <HAL_RCCEx_PeriphCLKConfig+0x5a3c>)
3400f35e:	429a      	cmp	r2, r3
3400f360:	d012      	beq.n	3400f388 <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f362:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f366:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f36a:	4b57      	ldr	r3, [pc, #348]	@ (3400f4c8 <HAL_RCCEx_PeriphCLKConfig+0x5a40>)
3400f36c:	429a      	cmp	r2, r3
3400f36e:	d00b      	beq.n	3400f388 <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f370:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f374:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f378:	4b54      	ldr	r3, [pc, #336]	@ (3400f4cc <HAL_RCCEx_PeriphCLKConfig+0x5a44>)
3400f37a:	429a      	cmp	r2, r3
3400f37c:	d004      	beq.n	3400f388 <HAL_RCCEx_PeriphCLKConfig+0x5900>
3400f37e:	f240 71ce 	movw	r1, #1998	@ 0x7ce
3400f382:	4853      	ldr	r0, [pc, #332]	@ (3400f4d0 <HAL_RCCEx_PeriphCLKConfig+0x5a48>)
3400f384:	f7f2 fcd8 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC9)
3400f388:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f38c:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f390:	4b4a      	ldr	r3, [pc, #296]	@ (3400f4bc <HAL_RCCEx_PeriphCLKConfig+0x5a34>)
3400f392:	429a      	cmp	r2, r3
3400f394:	d142      	bne.n	3400f41c <HAL_RCCEx_PeriphCLKConfig+0x5994>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400f396:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f39a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f39c:	2b00      	cmp	r3, #0
3400f39e:	d016      	beq.n	3400f3ce <HAL_RCCEx_PeriphCLKConfig+0x5946>
3400f3a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f3a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f3a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f3aa:	d010      	beq.n	3400f3ce <HAL_RCCEx_PeriphCLKConfig+0x5946>
3400f3ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f3b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f3b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f3b6:	d00a      	beq.n	3400f3ce <HAL_RCCEx_PeriphCLKConfig+0x5946>
3400f3b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f3bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f3be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f3c2:	d004      	beq.n	3400f3ce <HAL_RCCEx_PeriphCLKConfig+0x5946>
3400f3c4:	f240 71d3 	movw	r1, #2003	@ 0x7d3
3400f3c8:	4841      	ldr	r0, [pc, #260]	@ (3400f4d0 <HAL_RCCEx_PeriphCLKConfig+0x5a48>)
3400f3ca:	f7f2 fcb5 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400f3ce:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f3d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f3d4:	2b00      	cmp	r3, #0
3400f3d6:	d005      	beq.n	3400f3e4 <HAL_RCCEx_PeriphCLKConfig+0x595c>
3400f3d8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f3dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f3de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f3e2:	d904      	bls.n	3400f3ee <HAL_RCCEx_PeriphCLKConfig+0x5966>
3400f3e4:	f240 71d4 	movw	r1, #2004	@ 0x7d4
3400f3e8:	4839      	ldr	r0, [pc, #228]	@ (3400f4d0 <HAL_RCCEx_PeriphCLKConfig+0x5a48>)
3400f3ea:	f7f2 fca5 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400f3ee:	4b39      	ldr	r3, [pc, #228]	@ (3400f4d4 <HAL_RCCEx_PeriphCLKConfig+0x5a4c>)
3400f3f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400f3f4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f3f8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f3fc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f400:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f402:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f408:	3b01      	subs	r3, #1
3400f40a:	041b      	lsls	r3, r3, #16
3400f40c:	4313      	orrs	r3, r2
3400f40e:	4a31      	ldr	r2, [pc, #196]	@ (3400f4d4 <HAL_RCCEx_PeriphCLKConfig+0x5a4c>)
3400f410:	430b      	orrs	r3, r1
3400f412:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400f416:	f7fa f855 	bl	340094c4 <LL_RCC_IC9_Enable>
3400f41a:	e066      	b.n	3400f4ea <HAL_RCCEx_PeriphCLKConfig+0x5a62>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC14)
3400f41c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f420:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f424:	4b26      	ldr	r3, [pc, #152]	@ (3400f4c0 <HAL_RCCEx_PeriphCLKConfig+0x5a38>)
3400f426:	429a      	cmp	r2, r3
3400f428:	d156      	bne.n	3400f4d8 <HAL_RCCEx_PeriphCLKConfig+0x5a50>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400f42a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f42e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f430:	2b00      	cmp	r3, #0
3400f432:	d016      	beq.n	3400f462 <HAL_RCCEx_PeriphCLKConfig+0x59da>
3400f434:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f43a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f43e:	d010      	beq.n	3400f462 <HAL_RCCEx_PeriphCLKConfig+0x59da>
3400f440:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f446:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f44a:	d00a      	beq.n	3400f462 <HAL_RCCEx_PeriphCLKConfig+0x59da>
3400f44c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f452:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f456:	d004      	beq.n	3400f462 <HAL_RCCEx_PeriphCLKConfig+0x59da>
3400f458:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
3400f45c:	481c      	ldr	r0, [pc, #112]	@ (3400f4d0 <HAL_RCCEx_PeriphCLKConfig+0x5a48>)
3400f45e:	f7f2 fc6b 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400f462:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f466:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f468:	2b00      	cmp	r3, #0
3400f46a:	d005      	beq.n	3400f478 <HAL_RCCEx_PeriphCLKConfig+0x59f0>
3400f46c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f470:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f472:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f476:	d904      	bls.n	3400f482 <HAL_RCCEx_PeriphCLKConfig+0x59fa>
3400f478:	f240 71e1 	movw	r1, #2017	@ 0x7e1
3400f47c:	4814      	ldr	r0, [pc, #80]	@ (3400f4d0 <HAL_RCCEx_PeriphCLKConfig+0x5a48>)
3400f47e:	f7f2 fc5b 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400f482:	4b14      	ldr	r3, [pc, #80]	@ (3400f4d4 <HAL_RCCEx_PeriphCLKConfig+0x5a4c>)
3400f484:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400f488:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f48c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f490:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f494:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400f496:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f49a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f49c:	3b01      	subs	r3, #1
3400f49e:	041b      	lsls	r3, r3, #16
3400f4a0:	4313      	orrs	r3, r2
3400f4a2:	4a0c      	ldr	r2, [pc, #48]	@ (3400f4d4 <HAL_RCCEx_PeriphCLKConfig+0x5a4c>)
3400f4a4:	430b      	orrs	r3, r1
3400f4a6:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400f4aa:	f7fa f90b 	bl	340096c4 <LL_RCC_IC14_Enable>
3400f4ae:	e01c      	b.n	3400f4ea <HAL_RCCEx_PeriphCLKConfig+0x5a62>
3400f4b0:	07010c30 	.word	0x07010c30
3400f4b4:	07001030 	.word	0x07001030
3400f4b8:	07011030 	.word	0x07011030
3400f4bc:	07021030 	.word	0x07021030
3400f4c0:	07031030 	.word	0x07031030
3400f4c4:	07041030 	.word	0x07041030
3400f4c8:	07051030 	.word	0x07051030
3400f4cc:	07061030 	.word	0x07061030
3400f4d0:	3401e970 	.word	0x3401e970
3400f4d4:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_CLKP)
3400f4d8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f4dc:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3400f4e0:	4b72      	ldr	r3, [pc, #456]	@ (3400f6ac <HAL_RCCEx_PeriphCLKConfig+0x5c24>)
3400f4e2:	429a      	cmp	r2, r3
3400f4e4:	d101      	bne.n	3400f4ea <HAL_RCCEx_PeriphCLKConfig+0x5a62>
    {
      LL_RCC_CLKP_Enable();
3400f4e6:	f7fa faad 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART5 clock */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
3400f4ea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f4ee:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
3400f4f2:	4618      	mov	r0, r3
3400f4f4:	f7f9 fa49 	bl	3400898a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
3400f4f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f4fc:	e9d3 2300 	ldrd	r2, r3, [r3]
3400f500:	2100      	movs	r1, #0
3400f502:	64b9      	str	r1, [r7, #72]	@ 0x48
3400f504:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
3400f508:	64fb      	str	r3, [r7, #76]	@ 0x4c
3400f50a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
3400f50e:	4603      	mov	r3, r0
3400f510:	460a      	mov	r2, r1
3400f512:	4313      	orrs	r3, r2
3400f514:	f000 80ee 	beq.w	3400f6f4 <HAL_RCCEx_PeriphCLKConfig+0x5c6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
3400f518:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f51c:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f520:	4b63      	ldr	r3, [pc, #396]	@ (3400f6b0 <HAL_RCCEx_PeriphCLKConfig+0x5c28>)
3400f522:	429a      	cmp	r2, r3
3400f524:	d02e      	beq.n	3400f584 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f526:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f52a:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f52e:	4b61      	ldr	r3, [pc, #388]	@ (3400f6b4 <HAL_RCCEx_PeriphCLKConfig+0x5c2c>)
3400f530:	429a      	cmp	r2, r3
3400f532:	d027      	beq.n	3400f584 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f534:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f538:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f53c:	4b5e      	ldr	r3, [pc, #376]	@ (3400f6b8 <HAL_RCCEx_PeriphCLKConfig+0x5c30>)
3400f53e:	429a      	cmp	r2, r3
3400f540:	d020      	beq.n	3400f584 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f542:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f546:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f54a:	4b5c      	ldr	r3, [pc, #368]	@ (3400f6bc <HAL_RCCEx_PeriphCLKConfig+0x5c34>)
3400f54c:	429a      	cmp	r2, r3
3400f54e:	d019      	beq.n	3400f584 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f550:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f554:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f558:	4b59      	ldr	r3, [pc, #356]	@ (3400f6c0 <HAL_RCCEx_PeriphCLKConfig+0x5c38>)
3400f55a:	429a      	cmp	r2, r3
3400f55c:	d012      	beq.n	3400f584 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f55e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f562:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f566:	4b57      	ldr	r3, [pc, #348]	@ (3400f6c4 <HAL_RCCEx_PeriphCLKConfig+0x5c3c>)
3400f568:	429a      	cmp	r2, r3
3400f56a:	d00b      	beq.n	3400f584 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f56c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f570:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f574:	4b54      	ldr	r3, [pc, #336]	@ (3400f6c8 <HAL_RCCEx_PeriphCLKConfig+0x5c40>)
3400f576:	429a      	cmp	r2, r3
3400f578:	d004      	beq.n	3400f584 <HAL_RCCEx_PeriphCLKConfig+0x5afc>
3400f57a:	f240 71fb 	movw	r1, #2043	@ 0x7fb
3400f57e:	4853      	ldr	r0, [pc, #332]	@ (3400f6cc <HAL_RCCEx_PeriphCLKConfig+0x5c44>)
3400f580:	f7f2 fbda 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC9)
3400f584:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f588:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f58c:	4b4a      	ldr	r3, [pc, #296]	@ (3400f6b8 <HAL_RCCEx_PeriphCLKConfig+0x5c30>)
3400f58e:	429a      	cmp	r2, r3
3400f590:	d142      	bne.n	3400f618 <HAL_RCCEx_PeriphCLKConfig+0x5b90>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400f592:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f596:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f598:	2b00      	cmp	r3, #0
3400f59a:	d016      	beq.n	3400f5ca <HAL_RCCEx_PeriphCLKConfig+0x5b42>
3400f59c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f5a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f5a6:	d010      	beq.n	3400f5ca <HAL_RCCEx_PeriphCLKConfig+0x5b42>
3400f5a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f5ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f5b2:	d00a      	beq.n	3400f5ca <HAL_RCCEx_PeriphCLKConfig+0x5b42>
3400f5b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f5ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f5be:	d004      	beq.n	3400f5ca <HAL_RCCEx_PeriphCLKConfig+0x5b42>
3400f5c0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
3400f5c4:	4841      	ldr	r0, [pc, #260]	@ (3400f6cc <HAL_RCCEx_PeriphCLKConfig+0x5c44>)
3400f5c6:	f7f2 fbb7 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400f5ca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f5d0:	2b00      	cmp	r3, #0
3400f5d2:	d005      	beq.n	3400f5e0 <HAL_RCCEx_PeriphCLKConfig+0x5b58>
3400f5d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f5da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f5de:	d904      	bls.n	3400f5ea <HAL_RCCEx_PeriphCLKConfig+0x5b62>
3400f5e0:	f640 0101 	movw	r1, #2049	@ 0x801
3400f5e4:	4839      	ldr	r0, [pc, #228]	@ (3400f6cc <HAL_RCCEx_PeriphCLKConfig+0x5c44>)
3400f5e6:	f7f2 fba7 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400f5ea:	4b39      	ldr	r3, [pc, #228]	@ (3400f6d0 <HAL_RCCEx_PeriphCLKConfig+0x5c48>)
3400f5ec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400f5f0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f5f4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f5f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f5fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f5fe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f604:	3b01      	subs	r3, #1
3400f606:	041b      	lsls	r3, r3, #16
3400f608:	4313      	orrs	r3, r2
3400f60a:	4a31      	ldr	r2, [pc, #196]	@ (3400f6d0 <HAL_RCCEx_PeriphCLKConfig+0x5c48>)
3400f60c:	430b      	orrs	r3, r1
3400f60e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400f612:	f7f9 ff57 	bl	340094c4 <LL_RCC_IC9_Enable>
3400f616:	e066      	b.n	3400f6e6 <HAL_RCCEx_PeriphCLKConfig+0x5c5e>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC14)
3400f618:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f61c:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f620:	4b26      	ldr	r3, [pc, #152]	@ (3400f6bc <HAL_RCCEx_PeriphCLKConfig+0x5c34>)
3400f622:	429a      	cmp	r2, r3
3400f624:	d156      	bne.n	3400f6d4 <HAL_RCCEx_PeriphCLKConfig+0x5c4c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400f626:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f62a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f62c:	2b00      	cmp	r3, #0
3400f62e:	d016      	beq.n	3400f65e <HAL_RCCEx_PeriphCLKConfig+0x5bd6>
3400f630:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f636:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f63a:	d010      	beq.n	3400f65e <HAL_RCCEx_PeriphCLKConfig+0x5bd6>
3400f63c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f642:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f646:	d00a      	beq.n	3400f65e <HAL_RCCEx_PeriphCLKConfig+0x5bd6>
3400f648:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f64c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f64e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f652:	d004      	beq.n	3400f65e <HAL_RCCEx_PeriphCLKConfig+0x5bd6>
3400f654:	f640 010d 	movw	r1, #2061	@ 0x80d
3400f658:	481c      	ldr	r0, [pc, #112]	@ (3400f6cc <HAL_RCCEx_PeriphCLKConfig+0x5c44>)
3400f65a:	f7f2 fb6d 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400f65e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f662:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f664:	2b00      	cmp	r3, #0
3400f666:	d005      	beq.n	3400f674 <HAL_RCCEx_PeriphCLKConfig+0x5bec>
3400f668:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f66c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f66e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f672:	d904      	bls.n	3400f67e <HAL_RCCEx_PeriphCLKConfig+0x5bf6>
3400f674:	f640 010e 	movw	r1, #2062	@ 0x80e
3400f678:	4814      	ldr	r0, [pc, #80]	@ (3400f6cc <HAL_RCCEx_PeriphCLKConfig+0x5c44>)
3400f67a:	f7f2 fb5d 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400f67e:	4b14      	ldr	r3, [pc, #80]	@ (3400f6d0 <HAL_RCCEx_PeriphCLKConfig+0x5c48>)
3400f680:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400f684:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f688:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f68c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f690:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400f692:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f698:	3b01      	subs	r3, #1
3400f69a:	041b      	lsls	r3, r3, #16
3400f69c:	4313      	orrs	r3, r2
3400f69e:	4a0c      	ldr	r2, [pc, #48]	@ (3400f6d0 <HAL_RCCEx_PeriphCLKConfig+0x5c48>)
3400f6a0:	430b      	orrs	r3, r1
3400f6a2:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400f6a6:	f7fa f80d 	bl	340096c4 <LL_RCC_IC14_Enable>
3400f6aa:	e01c      	b.n	3400f6e6 <HAL_RCCEx_PeriphCLKConfig+0x5c5e>
3400f6ac:	07011030 	.word	0x07011030
3400f6b0:	07001430 	.word	0x07001430
3400f6b4:	07011430 	.word	0x07011430
3400f6b8:	07021430 	.word	0x07021430
3400f6bc:	07031430 	.word	0x07031430
3400f6c0:	07041430 	.word	0x07041430
3400f6c4:	07051430 	.word	0x07051430
3400f6c8:	07061430 	.word	0x07061430
3400f6cc:	3401e970 	.word	0x3401e970
3400f6d0:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_CLKP)
3400f6d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f6d8:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3400f6dc:	4b72      	ldr	r3, [pc, #456]	@ (3400f8a8 <HAL_RCCEx_PeriphCLKConfig+0x5e20>)
3400f6de:	429a      	cmp	r2, r3
3400f6e0:	d101      	bne.n	3400f6e6 <HAL_RCCEx_PeriphCLKConfig+0x5c5e>
    {
      LL_RCC_CLKP_Enable();
3400f6e2:	f7fa f9af 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART6 clock */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
3400f6e6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f6ea:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3400f6ee:	4618      	mov	r0, r3
3400f6f0:	f7f9 f94b 	bl	3400898a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART7 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
3400f6f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400f6fc:	2100      	movs	r1, #0
3400f6fe:	6439      	str	r1, [r7, #64]	@ 0x40
3400f700:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
3400f704:	647b      	str	r3, [r7, #68]	@ 0x44
3400f706:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
3400f70a:	4603      	mov	r3, r0
3400f70c:	460a      	mov	r2, r1
3400f70e:	4313      	orrs	r3, r2
3400f710:	f000 80ee 	beq.w	3400f8f0 <HAL_RCCEx_PeriphCLKConfig+0x5e68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
3400f714:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f718:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f71c:	4b63      	ldr	r3, [pc, #396]	@ (3400f8ac <HAL_RCCEx_PeriphCLKConfig+0x5e24>)
3400f71e:	429a      	cmp	r2, r3
3400f720:	d02e      	beq.n	3400f780 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400f722:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f726:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f72a:	4b61      	ldr	r3, [pc, #388]	@ (3400f8b0 <HAL_RCCEx_PeriphCLKConfig+0x5e28>)
3400f72c:	429a      	cmp	r2, r3
3400f72e:	d027      	beq.n	3400f780 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400f730:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f734:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f738:	4b5e      	ldr	r3, [pc, #376]	@ (3400f8b4 <HAL_RCCEx_PeriphCLKConfig+0x5e2c>)
3400f73a:	429a      	cmp	r2, r3
3400f73c:	d020      	beq.n	3400f780 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400f73e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f742:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f746:	4b5c      	ldr	r3, [pc, #368]	@ (3400f8b8 <HAL_RCCEx_PeriphCLKConfig+0x5e30>)
3400f748:	429a      	cmp	r2, r3
3400f74a:	d019      	beq.n	3400f780 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400f74c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f750:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f754:	4b59      	ldr	r3, [pc, #356]	@ (3400f8bc <HAL_RCCEx_PeriphCLKConfig+0x5e34>)
3400f756:	429a      	cmp	r2, r3
3400f758:	d012      	beq.n	3400f780 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400f75a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f75e:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f762:	4b57      	ldr	r3, [pc, #348]	@ (3400f8c0 <HAL_RCCEx_PeriphCLKConfig+0x5e38>)
3400f764:	429a      	cmp	r2, r3
3400f766:	d00b      	beq.n	3400f780 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400f768:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f76c:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f770:	4b54      	ldr	r3, [pc, #336]	@ (3400f8c4 <HAL_RCCEx_PeriphCLKConfig+0x5e3c>)
3400f772:	429a      	cmp	r2, r3
3400f774:	d004      	beq.n	3400f780 <HAL_RCCEx_PeriphCLKConfig+0x5cf8>
3400f776:	f640 0128 	movw	r1, #2088	@ 0x828
3400f77a:	4853      	ldr	r0, [pc, #332]	@ (3400f8c8 <HAL_RCCEx_PeriphCLKConfig+0x5e40>)
3400f77c:	f7f2 fadc 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC9)
3400f780:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f784:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f788:	4b4a      	ldr	r3, [pc, #296]	@ (3400f8b4 <HAL_RCCEx_PeriphCLKConfig+0x5e2c>)
3400f78a:	429a      	cmp	r2, r3
3400f78c:	d142      	bne.n	3400f814 <HAL_RCCEx_PeriphCLKConfig+0x5d8c>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400f78e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f792:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f794:	2b00      	cmp	r3, #0
3400f796:	d016      	beq.n	3400f7c6 <HAL_RCCEx_PeriphCLKConfig+0x5d3e>
3400f798:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f79c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f79e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f7a2:	d010      	beq.n	3400f7c6 <HAL_RCCEx_PeriphCLKConfig+0x5d3e>
3400f7a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f7aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f7ae:	d00a      	beq.n	3400f7c6 <HAL_RCCEx_PeriphCLKConfig+0x5d3e>
3400f7b0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f7b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f7ba:	d004      	beq.n	3400f7c6 <HAL_RCCEx_PeriphCLKConfig+0x5d3e>
3400f7bc:	f640 012d 	movw	r1, #2093	@ 0x82d
3400f7c0:	4841      	ldr	r0, [pc, #260]	@ (3400f8c8 <HAL_RCCEx_PeriphCLKConfig+0x5e40>)
3400f7c2:	f7f2 fab9 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400f7c6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f7cc:	2b00      	cmp	r3, #0
3400f7ce:	d005      	beq.n	3400f7dc <HAL_RCCEx_PeriphCLKConfig+0x5d54>
3400f7d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f7d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f7da:	d904      	bls.n	3400f7e6 <HAL_RCCEx_PeriphCLKConfig+0x5d5e>
3400f7dc:	f640 012e 	movw	r1, #2094	@ 0x82e
3400f7e0:	4839      	ldr	r0, [pc, #228]	@ (3400f8c8 <HAL_RCCEx_PeriphCLKConfig+0x5e40>)
3400f7e2:	f7f2 faa9 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400f7e6:	4b39      	ldr	r3, [pc, #228]	@ (3400f8cc <HAL_RCCEx_PeriphCLKConfig+0x5e44>)
3400f7e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400f7ec:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f7f0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f7f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f7fa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f7fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f800:	3b01      	subs	r3, #1
3400f802:	041b      	lsls	r3, r3, #16
3400f804:	4313      	orrs	r3, r2
3400f806:	4a31      	ldr	r2, [pc, #196]	@ (3400f8cc <HAL_RCCEx_PeriphCLKConfig+0x5e44>)
3400f808:	430b      	orrs	r3, r1
3400f80a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400f80e:	f7f9 fe59 	bl	340094c4 <LL_RCC_IC9_Enable>
3400f812:	e066      	b.n	3400f8e2 <HAL_RCCEx_PeriphCLKConfig+0x5e5a>
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC14)
3400f814:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f818:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f81c:	4b26      	ldr	r3, [pc, #152]	@ (3400f8b8 <HAL_RCCEx_PeriphCLKConfig+0x5e30>)
3400f81e:	429a      	cmp	r2, r3
3400f820:	d156      	bne.n	3400f8d0 <HAL_RCCEx_PeriphCLKConfig+0x5e48>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400f822:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f828:	2b00      	cmp	r3, #0
3400f82a:	d016      	beq.n	3400f85a <HAL_RCCEx_PeriphCLKConfig+0x5dd2>
3400f82c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f832:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f836:	d010      	beq.n	3400f85a <HAL_RCCEx_PeriphCLKConfig+0x5dd2>
3400f838:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f83c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f83e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f842:	d00a      	beq.n	3400f85a <HAL_RCCEx_PeriphCLKConfig+0x5dd2>
3400f844:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400f84a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f84e:	d004      	beq.n	3400f85a <HAL_RCCEx_PeriphCLKConfig+0x5dd2>
3400f850:	f640 013a 	movw	r1, #2106	@ 0x83a
3400f854:	481c      	ldr	r0, [pc, #112]	@ (3400f8c8 <HAL_RCCEx_PeriphCLKConfig+0x5e40>)
3400f856:	f7f2 fa6f 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400f85a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f85e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f860:	2b00      	cmp	r3, #0
3400f862:	d005      	beq.n	3400f870 <HAL_RCCEx_PeriphCLKConfig+0x5de8>
3400f864:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f868:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f86a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f86e:	d904      	bls.n	3400f87a <HAL_RCCEx_PeriphCLKConfig+0x5df2>
3400f870:	f640 013b 	movw	r1, #2107	@ 0x83b
3400f874:	4814      	ldr	r0, [pc, #80]	@ (3400f8c8 <HAL_RCCEx_PeriphCLKConfig+0x5e40>)
3400f876:	f7f2 fa5f 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400f87a:	4b14      	ldr	r3, [pc, #80]	@ (3400f8cc <HAL_RCCEx_PeriphCLKConfig+0x5e44>)
3400f87c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400f880:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f884:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f888:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f88c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400f88e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400f894:	3b01      	subs	r3, #1
3400f896:	041b      	lsls	r3, r3, #16
3400f898:	4313      	orrs	r3, r2
3400f89a:	4a0c      	ldr	r2, [pc, #48]	@ (3400f8cc <HAL_RCCEx_PeriphCLKConfig+0x5e44>)
3400f89c:	430b      	orrs	r3, r1
3400f89e:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400f8a2:	f7f9 ff0f 	bl	340096c4 <LL_RCC_IC14_Enable>
3400f8a6:	e01c      	b.n	3400f8e2 <HAL_RCCEx_PeriphCLKConfig+0x5e5a>
3400f8a8:	07011430 	.word	0x07011430
3400f8ac:	07001830 	.word	0x07001830
3400f8b0:	07011830 	.word	0x07011830
3400f8b4:	07021830 	.word	0x07021830
3400f8b8:	07031830 	.word	0x07031830
3400f8bc:	07041830 	.word	0x07041830
3400f8c0:	07051830 	.word	0x07051830
3400f8c4:	07061830 	.word	0x07061830
3400f8c8:	3401e970 	.word	0x3401e970
3400f8cc:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_CLKP)
3400f8d0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f8d4:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3400f8d8:	4b72      	ldr	r3, [pc, #456]	@ (3400faa4 <HAL_RCCEx_PeriphCLKConfig+0x601c>)
3400f8da:	429a      	cmp	r2, r3
3400f8dc:	d101      	bne.n	3400f8e2 <HAL_RCCEx_PeriphCLKConfig+0x5e5a>
    {
      LL_RCC_CLKP_Enable();
3400f8de:	f7fa f8b1 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART7 clock */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
3400f8e2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f8e6:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
3400f8ea:	4618      	mov	r0, r3
3400f8ec:	f7f9 f84d 	bl	3400898a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART8 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
3400f8f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
3400f8f8:	2100      	movs	r1, #0
3400f8fa:	63b9      	str	r1, [r7, #56]	@ 0x38
3400f8fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
3400f900:	63fb      	str	r3, [r7, #60]	@ 0x3c
3400f902:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
3400f906:	4603      	mov	r3, r0
3400f908:	460a      	mov	r2, r1
3400f90a:	4313      	orrs	r3, r2
3400f90c:	f000 80ee 	beq.w	3400faec <HAL_RCCEx_PeriphCLKConfig+0x6064>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
3400f910:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f914:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400f918:	4b63      	ldr	r3, [pc, #396]	@ (3400faa8 <HAL_RCCEx_PeriphCLKConfig+0x6020>)
3400f91a:	429a      	cmp	r2, r3
3400f91c:	d02e      	beq.n	3400f97c <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400f91e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f922:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400f926:	4b61      	ldr	r3, [pc, #388]	@ (3400faac <HAL_RCCEx_PeriphCLKConfig+0x6024>)
3400f928:	429a      	cmp	r2, r3
3400f92a:	d027      	beq.n	3400f97c <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400f92c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f930:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400f934:	4b5e      	ldr	r3, [pc, #376]	@ (3400fab0 <HAL_RCCEx_PeriphCLKConfig+0x6028>)
3400f936:	429a      	cmp	r2, r3
3400f938:	d020      	beq.n	3400f97c <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400f93a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f93e:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400f942:	4b5c      	ldr	r3, [pc, #368]	@ (3400fab4 <HAL_RCCEx_PeriphCLKConfig+0x602c>)
3400f944:	429a      	cmp	r2, r3
3400f946:	d019      	beq.n	3400f97c <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400f948:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f94c:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400f950:	4b59      	ldr	r3, [pc, #356]	@ (3400fab8 <HAL_RCCEx_PeriphCLKConfig+0x6030>)
3400f952:	429a      	cmp	r2, r3
3400f954:	d012      	beq.n	3400f97c <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400f956:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f95a:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400f95e:	4b57      	ldr	r3, [pc, #348]	@ (3400fabc <HAL_RCCEx_PeriphCLKConfig+0x6034>)
3400f960:	429a      	cmp	r2, r3
3400f962:	d00b      	beq.n	3400f97c <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400f964:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f968:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400f96c:	4b54      	ldr	r3, [pc, #336]	@ (3400fac0 <HAL_RCCEx_PeriphCLKConfig+0x6038>)
3400f96e:	429a      	cmp	r2, r3
3400f970:	d004      	beq.n	3400f97c <HAL_RCCEx_PeriphCLKConfig+0x5ef4>
3400f972:	f640 0155 	movw	r1, #2133	@ 0x855
3400f976:	4853      	ldr	r0, [pc, #332]	@ (3400fac4 <HAL_RCCEx_PeriphCLKConfig+0x603c>)
3400f978:	f7f2 f9de 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC9)
3400f97c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f980:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400f984:	4b4a      	ldr	r3, [pc, #296]	@ (3400fab0 <HAL_RCCEx_PeriphCLKConfig+0x6028>)
3400f986:	429a      	cmp	r2, r3
3400f988:	d142      	bne.n	3400fa10 <HAL_RCCEx_PeriphCLKConfig+0x5f88>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400f98a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f98e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f990:	2b00      	cmp	r3, #0
3400f992:	d016      	beq.n	3400f9c2 <HAL_RCCEx_PeriphCLKConfig+0x5f3a>
3400f994:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f998:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f99a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400f99e:	d010      	beq.n	3400f9c2 <HAL_RCCEx_PeriphCLKConfig+0x5f3a>
3400f9a0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f9a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400f9aa:	d00a      	beq.n	3400f9c2 <HAL_RCCEx_PeriphCLKConfig+0x5f3a>
3400f9ac:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400f9b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400f9b6:	d004      	beq.n	3400f9c2 <HAL_RCCEx_PeriphCLKConfig+0x5f3a>
3400f9b8:	f640 015a 	movw	r1, #2138	@ 0x85a
3400f9bc:	4841      	ldr	r0, [pc, #260]	@ (3400fac4 <HAL_RCCEx_PeriphCLKConfig+0x603c>)
3400f9be:	f7f2 f9bb 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400f9c2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f9c8:	2b00      	cmp	r3, #0
3400f9ca:	d005      	beq.n	3400f9d8 <HAL_RCCEx_PeriphCLKConfig+0x5f50>
3400f9cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f9d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400f9d6:	d904      	bls.n	3400f9e2 <HAL_RCCEx_PeriphCLKConfig+0x5f5a>
3400f9d8:	f640 015b 	movw	r1, #2139	@ 0x85b
3400f9dc:	4839      	ldr	r0, [pc, #228]	@ (3400fac4 <HAL_RCCEx_PeriphCLKConfig+0x603c>)
3400f9de:	f7f2 f9ab 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400f9e2:	4b39      	ldr	r3, [pc, #228]	@ (3400fac8 <HAL_RCCEx_PeriphCLKConfig+0x6040>)
3400f9e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400f9e8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400f9ec:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400f9f0:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400f9f6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400f9fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400f9fc:	3b01      	subs	r3, #1
3400f9fe:	041b      	lsls	r3, r3, #16
3400fa00:	4313      	orrs	r3, r2
3400fa02:	4a31      	ldr	r2, [pc, #196]	@ (3400fac8 <HAL_RCCEx_PeriphCLKConfig+0x6040>)
3400fa04:	430b      	orrs	r3, r1
3400fa06:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400fa0a:	f7f9 fd5b 	bl	340094c4 <LL_RCC_IC9_Enable>
3400fa0e:	e066      	b.n	3400fade <HAL_RCCEx_PeriphCLKConfig+0x6056>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC14)
3400fa10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa14:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fa18:	4b26      	ldr	r3, [pc, #152]	@ (3400fab4 <HAL_RCCEx_PeriphCLKConfig+0x602c>)
3400fa1a:	429a      	cmp	r2, r3
3400fa1c:	d156      	bne.n	3400facc <HAL_RCCEx_PeriphCLKConfig+0x6044>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400fa1e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fa24:	2b00      	cmp	r3, #0
3400fa26:	d016      	beq.n	3400fa56 <HAL_RCCEx_PeriphCLKConfig+0x5fce>
3400fa28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fa2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fa32:	d010      	beq.n	3400fa56 <HAL_RCCEx_PeriphCLKConfig+0x5fce>
3400fa34:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fa3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fa3e:	d00a      	beq.n	3400fa56 <HAL_RCCEx_PeriphCLKConfig+0x5fce>
3400fa40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fa46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400fa4a:	d004      	beq.n	3400fa56 <HAL_RCCEx_PeriphCLKConfig+0x5fce>
3400fa4c:	f640 0167 	movw	r1, #2151	@ 0x867
3400fa50:	481c      	ldr	r0, [pc, #112]	@ (3400fac4 <HAL_RCCEx_PeriphCLKConfig+0x603c>)
3400fa52:	f7f2 f971 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400fa56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fa5c:	2b00      	cmp	r3, #0
3400fa5e:	d005      	beq.n	3400fa6c <HAL_RCCEx_PeriphCLKConfig+0x5fe4>
3400fa60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fa66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400fa6a:	d904      	bls.n	3400fa76 <HAL_RCCEx_PeriphCLKConfig+0x5fee>
3400fa6c:	f640 0168 	movw	r1, #2152	@ 0x868
3400fa70:	4814      	ldr	r0, [pc, #80]	@ (3400fac4 <HAL_RCCEx_PeriphCLKConfig+0x603c>)
3400fa72:	f7f2 f961 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400fa76:	4b14      	ldr	r3, [pc, #80]	@ (3400fac8 <HAL_RCCEx_PeriphCLKConfig+0x6040>)
3400fa78:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400fa7c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400fa80:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400fa84:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa88:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400fa8a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fa8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fa90:	3b01      	subs	r3, #1
3400fa92:	041b      	lsls	r3, r3, #16
3400fa94:	4313      	orrs	r3, r2
3400fa96:	4a0c      	ldr	r2, [pc, #48]	@ (3400fac8 <HAL_RCCEx_PeriphCLKConfig+0x6040>)
3400fa98:	430b      	orrs	r3, r1
3400fa9a:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400fa9e:	f7f9 fe11 	bl	340096c4 <LL_RCC_IC14_Enable>
3400faa2:	e01c      	b.n	3400fade <HAL_RCCEx_PeriphCLKConfig+0x6056>
3400faa4:	07011830 	.word	0x07011830
3400faa8:	07001c30 	.word	0x07001c30
3400faac:	07011c30 	.word	0x07011c30
3400fab0:	07021c30 	.word	0x07021c30
3400fab4:	07031c30 	.word	0x07031c30
3400fab8:	07041c30 	.word	0x07041c30
3400fabc:	07051c30 	.word	0x07051c30
3400fac0:	07061c30 	.word	0x07061c30
3400fac4:	3401e970 	.word	0x3401e970
3400fac8:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_CLKP)
3400facc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fad0:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3400fad4:	4b72      	ldr	r3, [pc, #456]	@ (3400fca0 <HAL_RCCEx_PeriphCLKConfig+0x6218>)
3400fad6:	429a      	cmp	r2, r3
3400fad8:	d101      	bne.n	3400fade <HAL_RCCEx_PeriphCLKConfig+0x6056>
    {
      LL_RCC_CLKP_Enable();
3400fada:	f7f9 ffb3 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART8 clock */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
3400fade:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fae2:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
3400fae6:	4618      	mov	r0, r3
3400fae8:	f7f8 ff4f 	bl	3400898a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART9 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
3400faec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400faf0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400faf4:	2100      	movs	r1, #0
3400faf6:	6339      	str	r1, [r7, #48]	@ 0x30
3400faf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3400fafc:	637b      	str	r3, [r7, #52]	@ 0x34
3400fafe:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
3400fb02:	4603      	mov	r3, r0
3400fb04:	460a      	mov	r2, r1
3400fb06:	4313      	orrs	r3, r2
3400fb08:	f000 80ee 	beq.w	3400fce8 <HAL_RCCEx_PeriphCLKConfig+0x6260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(PeriphClkInit->Uart9ClockSelection));
3400fb0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb10:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fb14:	4a63      	ldr	r2, [pc, #396]	@ (3400fca4 <HAL_RCCEx_PeriphCLKConfig+0x621c>)
3400fb16:	4293      	cmp	r3, r2
3400fb18:	d02e      	beq.n	3400fb78 <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fb1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb1e:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fb22:	4a61      	ldr	r2, [pc, #388]	@ (3400fca8 <HAL_RCCEx_PeriphCLKConfig+0x6220>)
3400fb24:	4293      	cmp	r3, r2
3400fb26:	d027      	beq.n	3400fb78 <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fb28:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb2c:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fb30:	4a5e      	ldr	r2, [pc, #376]	@ (3400fcac <HAL_RCCEx_PeriphCLKConfig+0x6224>)
3400fb32:	4293      	cmp	r3, r2
3400fb34:	d020      	beq.n	3400fb78 <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fb36:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb3a:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fb3e:	4a5c      	ldr	r2, [pc, #368]	@ (3400fcb0 <HAL_RCCEx_PeriphCLKConfig+0x6228>)
3400fb40:	4293      	cmp	r3, r2
3400fb42:	d019      	beq.n	3400fb78 <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fb44:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb48:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fb4c:	4a59      	ldr	r2, [pc, #356]	@ (3400fcb4 <HAL_RCCEx_PeriphCLKConfig+0x622c>)
3400fb4e:	4293      	cmp	r3, r2
3400fb50:	d012      	beq.n	3400fb78 <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fb52:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb56:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fb5a:	4a57      	ldr	r2, [pc, #348]	@ (3400fcb8 <HAL_RCCEx_PeriphCLKConfig+0x6230>)
3400fb5c:	4293      	cmp	r3, r2
3400fb5e:	d00b      	beq.n	3400fb78 <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fb60:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb64:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fb68:	4a54      	ldr	r2, [pc, #336]	@ (3400fcbc <HAL_RCCEx_PeriphCLKConfig+0x6234>)
3400fb6a:	4293      	cmp	r3, r2
3400fb6c:	d004      	beq.n	3400fb78 <HAL_RCCEx_PeriphCLKConfig+0x60f0>
3400fb6e:	f640 0182 	movw	r1, #2178	@ 0x882
3400fb72:	4853      	ldr	r0, [pc, #332]	@ (3400fcc0 <HAL_RCCEx_PeriphCLKConfig+0x6238>)
3400fb74:	f7f2 f8e0 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC9)
3400fb78:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb7c:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fb80:	4a4a      	ldr	r2, [pc, #296]	@ (3400fcac <HAL_RCCEx_PeriphCLKConfig+0x6224>)
3400fb82:	4293      	cmp	r3, r2
3400fb84:	d142      	bne.n	3400fc0c <HAL_RCCEx_PeriphCLKConfig+0x6184>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400fb86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fb8c:	2b00      	cmp	r3, #0
3400fb8e:	d016      	beq.n	3400fbbe <HAL_RCCEx_PeriphCLKConfig+0x6136>
3400fb90:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fb94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fb96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fb9a:	d010      	beq.n	3400fbbe <HAL_RCCEx_PeriphCLKConfig+0x6136>
3400fb9c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fba0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fba2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fba6:	d00a      	beq.n	3400fbbe <HAL_RCCEx_PeriphCLKConfig+0x6136>
3400fba8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fbac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fbae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400fbb2:	d004      	beq.n	3400fbbe <HAL_RCCEx_PeriphCLKConfig+0x6136>
3400fbb4:	f640 0187 	movw	r1, #2183	@ 0x887
3400fbb8:	4841      	ldr	r0, [pc, #260]	@ (3400fcc0 <HAL_RCCEx_PeriphCLKConfig+0x6238>)
3400fbba:	f7f2 f8bd 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400fbbe:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fbc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fbc4:	2b00      	cmp	r3, #0
3400fbc6:	d005      	beq.n	3400fbd4 <HAL_RCCEx_PeriphCLKConfig+0x614c>
3400fbc8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fbcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fbce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400fbd2:	d904      	bls.n	3400fbde <HAL_RCCEx_PeriphCLKConfig+0x6156>
3400fbd4:	f640 0188 	movw	r1, #2184	@ 0x888
3400fbd8:	4839      	ldr	r0, [pc, #228]	@ (3400fcc0 <HAL_RCCEx_PeriphCLKConfig+0x6238>)
3400fbda:	f7f2 f8ad 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400fbde:	4b39      	ldr	r3, [pc, #228]	@ (3400fcc4 <HAL_RCCEx_PeriphCLKConfig+0x623c>)
3400fbe0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400fbe4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400fbe8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400fbec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fbf0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3400fbf2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fbf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fbf8:	3b01      	subs	r3, #1
3400fbfa:	041b      	lsls	r3, r3, #16
3400fbfc:	4313      	orrs	r3, r2
3400fbfe:	4a31      	ldr	r2, [pc, #196]	@ (3400fcc4 <HAL_RCCEx_PeriphCLKConfig+0x623c>)
3400fc00:	430b      	orrs	r3, r1
3400fc02:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400fc06:	f7f9 fc5d 	bl	340094c4 <LL_RCC_IC9_Enable>
3400fc0a:	e066      	b.n	3400fcda <HAL_RCCEx_PeriphCLKConfig+0x6252>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC14)
3400fc0c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc10:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fc14:	4a26      	ldr	r2, [pc, #152]	@ (3400fcb0 <HAL_RCCEx_PeriphCLKConfig+0x6228>)
3400fc16:	4293      	cmp	r3, r2
3400fc18:	d156      	bne.n	3400fcc8 <HAL_RCCEx_PeriphCLKConfig+0x6240>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400fc1a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fc20:	2b00      	cmp	r3, #0
3400fc22:	d016      	beq.n	3400fc52 <HAL_RCCEx_PeriphCLKConfig+0x61ca>
3400fc24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fc2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fc2e:	d010      	beq.n	3400fc52 <HAL_RCCEx_PeriphCLKConfig+0x61ca>
3400fc30:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fc36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fc3a:	d00a      	beq.n	3400fc52 <HAL_RCCEx_PeriphCLKConfig+0x61ca>
3400fc3c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fc42:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400fc46:	d004      	beq.n	3400fc52 <HAL_RCCEx_PeriphCLKConfig+0x61ca>
3400fc48:	f640 0194 	movw	r1, #2196	@ 0x894
3400fc4c:	481c      	ldr	r0, [pc, #112]	@ (3400fcc0 <HAL_RCCEx_PeriphCLKConfig+0x6238>)
3400fc4e:	f7f2 f873 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400fc52:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fc58:	2b00      	cmp	r3, #0
3400fc5a:	d005      	beq.n	3400fc68 <HAL_RCCEx_PeriphCLKConfig+0x61e0>
3400fc5c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fc62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400fc66:	d904      	bls.n	3400fc72 <HAL_RCCEx_PeriphCLKConfig+0x61ea>
3400fc68:	f640 0195 	movw	r1, #2197	@ 0x895
3400fc6c:	4814      	ldr	r0, [pc, #80]	@ (3400fcc0 <HAL_RCCEx_PeriphCLKConfig+0x6238>)
3400fc6e:	f7f2 f863 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400fc72:	4b14      	ldr	r3, [pc, #80]	@ (3400fcc4 <HAL_RCCEx_PeriphCLKConfig+0x623c>)
3400fc74:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400fc78:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3400fc7c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3400fc80:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc84:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3400fc86:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fc8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fc8c:	3b01      	subs	r3, #1
3400fc8e:	041b      	lsls	r3, r3, #16
3400fc90:	4313      	orrs	r3, r2
3400fc92:	4a0c      	ldr	r2, [pc, #48]	@ (3400fcc4 <HAL_RCCEx_PeriphCLKConfig+0x623c>)
3400fc94:	430b      	orrs	r3, r1
3400fc96:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400fc9a:	f7f9 fd13 	bl	340096c4 <LL_RCC_IC14_Enable>
3400fc9e:	e01c      	b.n	3400fcda <HAL_RCCEx_PeriphCLKConfig+0x6252>
3400fca0:	07011c30 	.word	0x07011c30
3400fca4:	07000034 	.word	0x07000034
3400fca8:	07010034 	.word	0x07010034
3400fcac:	07020034 	.word	0x07020034
3400fcb0:	07030034 	.word	0x07030034
3400fcb4:	07040034 	.word	0x07040034
3400fcb8:	07050034 	.word	0x07050034
3400fcbc:	07060034 	.word	0x07060034
3400fcc0:	3401e970 	.word	0x3401e970
3400fcc4:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_CLKP)
3400fcc8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fccc:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fcd0:	4ab7      	ldr	r2, [pc, #732]	@ (3400ffb0 <HAL_RCCEx_PeriphCLKConfig+0x6528>)
3400fcd2:	4293      	cmp	r3, r2
3400fcd4:	d101      	bne.n	3400fcda <HAL_RCCEx_PeriphCLKConfig+0x6252>
    {
      LL_RCC_CLKP_Enable();
3400fcd6:	f7f9 feb5 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART9 clock */
    __HAL_RCC_UART9_CONFIG(PeriphClkInit->Uart9ClockSelection);
3400fcda:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fcde:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3400fce2:	4618      	mov	r0, r3
3400fce4:	f7f8 fe51 	bl	3400898a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART10 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
3400fce8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fcec:	e9d3 2300 	ldrd	r2, r3, [r3]
3400fcf0:	2100      	movs	r1, #0
3400fcf2:	62b9      	str	r1, [r7, #40]	@ 0x28
3400fcf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3400fcf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
3400fcfa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
3400fcfe:	4603      	mov	r3, r0
3400fd00:	460a      	mov	r2, r1
3400fd02:	4313      	orrs	r3, r2
3400fd04:	f000 80da 	beq.w	3400febc <HAL_RCCEx_PeriphCLKConfig+0x6434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(PeriphClkInit->Usart10ClockSelection));
3400fd08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd0c:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fd10:	4aa8      	ldr	r2, [pc, #672]	@ (3400ffb4 <HAL_RCCEx_PeriphCLKConfig+0x652c>)
3400fd12:	4293      	cmp	r3, r2
3400fd14:	d02e      	beq.n	3400fd74 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3400fd16:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd1a:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fd1e:	4aa6      	ldr	r2, [pc, #664]	@ (3400ffb8 <HAL_RCCEx_PeriphCLKConfig+0x6530>)
3400fd20:	4293      	cmp	r3, r2
3400fd22:	d027      	beq.n	3400fd74 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3400fd24:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd28:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fd2c:	4aa3      	ldr	r2, [pc, #652]	@ (3400ffbc <HAL_RCCEx_PeriphCLKConfig+0x6534>)
3400fd2e:	4293      	cmp	r3, r2
3400fd30:	d020      	beq.n	3400fd74 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3400fd32:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd36:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fd3a:	4aa1      	ldr	r2, [pc, #644]	@ (3400ffc0 <HAL_RCCEx_PeriphCLKConfig+0x6538>)
3400fd3c:	4293      	cmp	r3, r2
3400fd3e:	d019      	beq.n	3400fd74 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3400fd40:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd44:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fd48:	4a9e      	ldr	r2, [pc, #632]	@ (3400ffc4 <HAL_RCCEx_PeriphCLKConfig+0x653c>)
3400fd4a:	4293      	cmp	r3, r2
3400fd4c:	d012      	beq.n	3400fd74 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3400fd4e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd52:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fd56:	4a9c      	ldr	r2, [pc, #624]	@ (3400ffc8 <HAL_RCCEx_PeriphCLKConfig+0x6540>)
3400fd58:	4293      	cmp	r3, r2
3400fd5a:	d00b      	beq.n	3400fd74 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3400fd5c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd60:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fd64:	4a99      	ldr	r2, [pc, #612]	@ (3400ffcc <HAL_RCCEx_PeriphCLKConfig+0x6544>)
3400fd66:	4293      	cmp	r3, r2
3400fd68:	d004      	beq.n	3400fd74 <HAL_RCCEx_PeriphCLKConfig+0x62ec>
3400fd6a:	f640 01af 	movw	r1, #2223	@ 0x8af
3400fd6e:	4898      	ldr	r0, [pc, #608]	@ (3400ffd0 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3400fd70:	f7f1 ffe2 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC9)
3400fd74:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd78:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fd7c:	4a8f      	ldr	r2, [pc, #572]	@ (3400ffbc <HAL_RCCEx_PeriphCLKConfig+0x6534>)
3400fd7e:	4293      	cmp	r3, r2
3400fd80:	d142      	bne.n	3400fe08 <HAL_RCCEx_PeriphCLKConfig+0x6380>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400fd82:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fd88:	2b00      	cmp	r3, #0
3400fd8a:	d016      	beq.n	3400fdba <HAL_RCCEx_PeriphCLKConfig+0x6332>
3400fd8c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fd92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fd96:	d010      	beq.n	3400fdba <HAL_RCCEx_PeriphCLKConfig+0x6332>
3400fd98:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fd9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fd9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fda2:	d00a      	beq.n	3400fdba <HAL_RCCEx_PeriphCLKConfig+0x6332>
3400fda4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fda8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3400fdaa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400fdae:	d004      	beq.n	3400fdba <HAL_RCCEx_PeriphCLKConfig+0x6332>
3400fdb0:	f640 01b4 	movw	r1, #2228	@ 0x8b4
3400fdb4:	4886      	ldr	r0, [pc, #536]	@ (3400ffd0 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3400fdb6:	f7f1 ffbf 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400fdba:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fdbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fdc0:	2b00      	cmp	r3, #0
3400fdc2:	d005      	beq.n	3400fdd0 <HAL_RCCEx_PeriphCLKConfig+0x6348>
3400fdc4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fdc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3400fdca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400fdce:	d904      	bls.n	3400fdda <HAL_RCCEx_PeriphCLKConfig+0x6352>
3400fdd0:	f640 01b5 	movw	r1, #2229	@ 0x8b5
3400fdd4:	487e      	ldr	r0, [pc, #504]	@ (3400ffd0 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3400fdd6:	f7f1 ffaf 	bl	34001d38 <assert_failed>

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400fdda:	4b7e      	ldr	r3, [pc, #504]	@ (3400ffd4 <HAL_RCCEx_PeriphCLKConfig+0x654c>)
3400fddc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400fde0:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400fde4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400fde8:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
3400fdec:	6c91      	ldr	r1, [r2, #72]	@ 0x48
3400fdee:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
3400fdf2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
3400fdf4:	3a01      	subs	r2, #1
3400fdf6:	0412      	lsls	r2, r2, #16
3400fdf8:	430a      	orrs	r2, r1
3400fdfa:	4976      	ldr	r1, [pc, #472]	@ (3400ffd4 <HAL_RCCEx_PeriphCLKConfig+0x654c>)
3400fdfc:	4313      	orrs	r3, r2
3400fdfe:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3400fe02:	f7f9 fb5f 	bl	340094c4 <LL_RCC_IC9_Enable>
3400fe06:	e052      	b.n	3400feae <HAL_RCCEx_PeriphCLKConfig+0x6426>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC14)
3400fe08:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe0c:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fe10:	4a6b      	ldr	r2, [pc, #428]	@ (3400ffc0 <HAL_RCCEx_PeriphCLKConfig+0x6538>)
3400fe12:	4293      	cmp	r3, r2
3400fe14:	d142      	bne.n	3400fe9c <HAL_RCCEx_PeriphCLKConfig+0x6414>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400fe16:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fe1c:	2b00      	cmp	r3, #0
3400fe1e:	d016      	beq.n	3400fe4e <HAL_RCCEx_PeriphCLKConfig+0x63c6>
3400fe20:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fe26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fe2a:	d010      	beq.n	3400fe4e <HAL_RCCEx_PeriphCLKConfig+0x63c6>
3400fe2c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fe32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400fe36:	d00a      	beq.n	3400fe4e <HAL_RCCEx_PeriphCLKConfig+0x63c6>
3400fe38:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3400fe3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400fe42:	d004      	beq.n	3400fe4e <HAL_RCCEx_PeriphCLKConfig+0x63c6>
3400fe44:	f640 01c1 	movw	r1, #2241	@ 0x8c1
3400fe48:	4861      	ldr	r0, [pc, #388]	@ (3400ffd0 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3400fe4a:	f7f1 ff75 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400fe4e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fe54:	2b00      	cmp	r3, #0
3400fe56:	d005      	beq.n	3400fe64 <HAL_RCCEx_PeriphCLKConfig+0x63dc>
3400fe58:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fe5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3400fe5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400fe62:	d904      	bls.n	3400fe6e <HAL_RCCEx_PeriphCLKConfig+0x63e6>
3400fe64:	f640 01c2 	movw	r1, #2242	@ 0x8c2
3400fe68:	4859      	ldr	r0, [pc, #356]	@ (3400ffd0 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3400fe6a:	f7f1 ff65 	bl	34001d38 <assert_failed>

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400fe6e:	4b59      	ldr	r3, [pc, #356]	@ (3400ffd4 <HAL_RCCEx_PeriphCLKConfig+0x654c>)
3400fe70:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400fe74:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400fe78:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400fe7c:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
3400fe80:	6f11      	ldr	r1, [r2, #112]	@ 0x70
3400fe82:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
3400fe86:	6f52      	ldr	r2, [r2, #116]	@ 0x74
3400fe88:	3a01      	subs	r2, #1
3400fe8a:	0412      	lsls	r2, r2, #16
3400fe8c:	430a      	orrs	r2, r1
3400fe8e:	4951      	ldr	r1, [pc, #324]	@ (3400ffd4 <HAL_RCCEx_PeriphCLKConfig+0x654c>)
3400fe90:	4313      	orrs	r3, r2
3400fe92:	f8c1 30f8 	str.w	r3, [r1, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3400fe96:	f7f9 fc15 	bl	340096c4 <LL_RCC_IC14_Enable>
3400fe9a:	e008      	b.n	3400feae <HAL_RCCEx_PeriphCLKConfig+0x6426>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_CLKP)
3400fe9c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fea0:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400fea4:	4a44      	ldr	r2, [pc, #272]	@ (3400ffb8 <HAL_RCCEx_PeriphCLKConfig+0x6530>)
3400fea6:	4293      	cmp	r3, r2
3400fea8:	d101      	bne.n	3400feae <HAL_RCCEx_PeriphCLKConfig+0x6426>
    {
      LL_RCC_CLKP_Enable();
3400feaa:	f7f9 fdcb 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART10 clock */
    __HAL_RCC_USART10_CONFIG(PeriphClkInit->Usart10ClockSelection);
3400feae:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400feb2:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3400feb6:	4618      	mov	r0, r3
3400feb8:	f7f8 fd67 	bl	3400898a <LL_RCC_SetUSARTClockSource>
  }

  /*------------------------------ USBPHY1 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY1) == RCC_PERIPHCLK_USBPHY1)
3400febc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fec0:	e9d3 2300 	ldrd	r2, r3, [r3]
3400fec4:	2100      	movs	r1, #0
3400fec6:	6239      	str	r1, [r7, #32]
3400fec8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
3400fecc:	627b      	str	r3, [r7, #36]	@ 0x24
3400fece:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
3400fed2:	4603      	mov	r3, r0
3400fed4:	460a      	mov	r2, r1
3400fed6:	4313      	orrs	r3, r2
3400fed8:	d02e      	beq.n	3400ff38 <HAL_RCCEx_PeriphCLKConfig+0x64b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY1CLKSOURCE(PeriphClkInit->UsbPhy1ClockSelection));
3400feda:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fede:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3400fee2:	4a3d      	ldr	r2, [pc, #244]	@ (3400ffd8 <HAL_RCCEx_PeriphCLKConfig+0x6550>)
3400fee4:	4293      	cmp	r3, r2
3400fee6:	d012      	beq.n	3400ff0e <HAL_RCCEx_PeriphCLKConfig+0x6486>
3400fee8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400feec:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3400fef0:	4a3a      	ldr	r2, [pc, #232]	@ (3400ffdc <HAL_RCCEx_PeriphCLKConfig+0x6554>)
3400fef2:	4293      	cmp	r3, r2
3400fef4:	d00b      	beq.n	3400ff0e <HAL_RCCEx_PeriphCLKConfig+0x6486>
3400fef6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fefa:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3400fefe:	4a38      	ldr	r2, [pc, #224]	@ (3400ffe0 <HAL_RCCEx_PeriphCLKConfig+0x6558>)
3400ff00:	4293      	cmp	r3, r2
3400ff02:	d004      	beq.n	3400ff0e <HAL_RCCEx_PeriphCLKConfig+0x6486>
3400ff04:	f640 01dc 	movw	r1, #2268	@ 0x8dc
3400ff08:	4831      	ldr	r0, [pc, #196]	@ (3400ffd0 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3400ff0a:	f7f1 ff15 	bl	34001d38 <assert_failed>

    /* Set the source of USBPHY1 clock*/
    __HAL_RCC_USBPHY1_CONFIG(PeriphClkInit->UsbPhy1ClockSelection);
3400ff0e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff12:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3400ff16:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3400ff1a:	4618      	mov	r0, r3
3400ff1c:	f7f8 fcdd 	bl	340088da <LL_RCC_SetOTGPHYCKREFClockSource>
3400ff20:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff24:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3400ff28:	0fdb      	lsrs	r3, r3, #31
3400ff2a:	2b01      	cmp	r3, #1
3400ff2c:	d102      	bne.n	3400ff34 <HAL_RCCEx_PeriphCLKConfig+0x64ac>
3400ff2e:	f7f8 fa7f 	bl	34008430 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3400ff32:	e001      	b.n	3400ff38 <HAL_RCCEx_PeriphCLKConfig+0x64b0>
3400ff34:	f7f8 fa6c 	bl	34008410 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBPHY2 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY2) == RCC_PERIPHCLK_USBPHY2)
3400ff38:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff3c:	e9d3 2300 	ldrd	r2, r3, [r3]
3400ff40:	2100      	movs	r1, #0
3400ff42:	61b9      	str	r1, [r7, #24]
3400ff44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
3400ff48:	61fb      	str	r3, [r7, #28]
3400ff4a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
3400ff4e:	4603      	mov	r3, r0
3400ff50:	460a      	mov	r2, r1
3400ff52:	4313      	orrs	r3, r2
3400ff54:	d04e      	beq.n	3400fff4 <HAL_RCCEx_PeriphCLKConfig+0x656c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY2CLKSOURCE(PeriphClkInit->UsbPhy2ClockSelection));
3400ff56:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff5a:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
3400ff5e:	4a21      	ldr	r2, [pc, #132]	@ (3400ffe4 <HAL_RCCEx_PeriphCLKConfig+0x655c>)
3400ff60:	4293      	cmp	r3, r2
3400ff62:	d012      	beq.n	3400ff8a <HAL_RCCEx_PeriphCLKConfig+0x6502>
3400ff64:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff68:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
3400ff6c:	4a1e      	ldr	r2, [pc, #120]	@ (3400ffe8 <HAL_RCCEx_PeriphCLKConfig+0x6560>)
3400ff6e:	4293      	cmp	r3, r2
3400ff70:	d00b      	beq.n	3400ff8a <HAL_RCCEx_PeriphCLKConfig+0x6502>
3400ff72:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff76:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
3400ff7a:	4a1c      	ldr	r2, [pc, #112]	@ (3400ffec <HAL_RCCEx_PeriphCLKConfig+0x6564>)
3400ff7c:	4293      	cmp	r3, r2
3400ff7e:	d004      	beq.n	3400ff8a <HAL_RCCEx_PeriphCLKConfig+0x6502>
3400ff80:	f640 01e6 	movw	r1, #2278	@ 0x8e6
3400ff84:	4812      	ldr	r0, [pc, #72]	@ (3400ffd0 <HAL_RCCEx_PeriphCLKConfig+0x6548>)
3400ff86:	f7f1 fed7 	bl	34001d38 <assert_failed>

    /* Set the source of USBPHY2 clock*/
    __HAL_RCC_USBPHY2_CONFIG(PeriphClkInit->UsbPhy2ClockSelection);
3400ff8a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ff8e:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
3400ff92:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3400ff96:	4618      	mov	r0, r3
3400ff98:	f7f8 fc9f 	bl	340088da <LL_RCC_SetOTGPHYCKREFClockSource>
3400ff9c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400ffa0:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
3400ffa4:	0fdb      	lsrs	r3, r3, #31
3400ffa6:	2b01      	cmp	r3, #1
3400ffa8:	d122      	bne.n	3400fff0 <HAL_RCCEx_PeriphCLKConfig+0x6568>
3400ffaa:	f7f8 fa41 	bl	34008430 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3400ffae:	e021      	b.n	3400fff4 <HAL_RCCEx_PeriphCLKConfig+0x656c>
3400ffb0:	07010034 	.word	0x07010034
3400ffb4:	07000434 	.word	0x07000434
3400ffb8:	07010434 	.word	0x07010434
3400ffbc:	07020434 	.word	0x07020434
3400ffc0:	07030434 	.word	0x07030434
3400ffc4:	07040434 	.word	0x07040434
3400ffc8:	07050434 	.word	0x07050434
3400ffcc:	07060434 	.word	0x07060434
3400ffd0:	3401e970 	.word	0x3401e970
3400ffd4:	56028000 	.word	0x56028000
3400ffd8:	01001014 	.word	0x01001014
3400ffdc:	01011014 	.word	0x01011014
3400ffe0:	81011014 	.word	0x81011014
3400ffe4:	01001814 	.word	0x01001814
3400ffe8:	01011814 	.word	0x01011814
3400ffec:	81011814 	.word	0x81011814
3400fff0:	f7f8 fa0e 	bl	34008410 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS1 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS1) == RCC_PERIPHCLK_USBOTGHS1)
3400fff4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3400fff8:	e9d3 2300 	ldrd	r2, r3, [r3]
3400fffc:	2100      	movs	r1, #0
3400fffe:	6139      	str	r1, [r7, #16]
34010000:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
34010004:	617b      	str	r3, [r7, #20]
34010006:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
3401000a:	4603      	mov	r3, r0
3401000c:	460a      	mov	r2, r1
3401000e:	4313      	orrs	r3, r2
34010010:	f000 8090 	beq.w	34010134 <HAL_RCCEx_PeriphCLKConfig+0x66ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS1CLKSOURCE(PeriphClkInit->UsbOtgHs1ClockSelection));
34010014:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010018:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
3401001c:	4ab5      	ldr	r2, [pc, #724]	@ (340102f4 <HAL_RCCEx_PeriphCLKConfig+0x686c>)
3401001e:	4293      	cmp	r3, r2
34010020:	d020      	beq.n	34010064 <HAL_RCCEx_PeriphCLKConfig+0x65dc>
34010022:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010026:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
3401002a:	4ab3      	ldr	r2, [pc, #716]	@ (340102f8 <HAL_RCCEx_PeriphCLKConfig+0x6870>)
3401002c:	4293      	cmp	r3, r2
3401002e:	d019      	beq.n	34010064 <HAL_RCCEx_PeriphCLKConfig+0x65dc>
34010030:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010034:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34010038:	4ab0      	ldr	r2, [pc, #704]	@ (340102fc <HAL_RCCEx_PeriphCLKConfig+0x6874>)
3401003a:	4293      	cmp	r3, r2
3401003c:	d012      	beq.n	34010064 <HAL_RCCEx_PeriphCLKConfig+0x65dc>
3401003e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010042:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34010046:	4aae      	ldr	r2, [pc, #696]	@ (34010300 <HAL_RCCEx_PeriphCLKConfig+0x6878>)
34010048:	4293      	cmp	r3, r2
3401004a:	d00b      	beq.n	34010064 <HAL_RCCEx_PeriphCLKConfig+0x65dc>
3401004c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010050:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34010054:	4aab      	ldr	r2, [pc, #684]	@ (34010304 <HAL_RCCEx_PeriphCLKConfig+0x687c>)
34010056:	4293      	cmp	r3, r2
34010058:	d004      	beq.n	34010064 <HAL_RCCEx_PeriphCLKConfig+0x65dc>
3401005a:	f44f 610f 	mov.w	r1, #2288	@ 0x8f0
3401005e:	48aa      	ldr	r0, [pc, #680]	@ (34010308 <HAL_RCCEx_PeriphCLKConfig+0x6880>)
34010060:	f7f1 fe6a 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->UsbOtgHs1ClockSelection == RCC_USBOTGHS1CLKSOURCE_IC15)
34010064:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010068:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
3401006c:	4aa3      	ldr	r2, [pc, #652]	@ (340102fc <HAL_RCCEx_PeriphCLKConfig+0x6874>)
3401006e:	4293      	cmp	r3, r2
34010070:	d142      	bne.n	340100f8 <HAL_RCCEx_PeriphCLKConfig+0x6670>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34010072:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010076:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
34010078:	2b00      	cmp	r3, #0
3401007a:	d016      	beq.n	340100aa <HAL_RCCEx_PeriphCLKConfig+0x6622>
3401007c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010080:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
34010082:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34010086:	d010      	beq.n	340100aa <HAL_RCCEx_PeriphCLKConfig+0x6622>
34010088:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401008c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3401008e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34010092:	d00a      	beq.n	340100aa <HAL_RCCEx_PeriphCLKConfig+0x6622>
34010094:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010098:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3401009a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401009e:	d004      	beq.n	340100aa <HAL_RCCEx_PeriphCLKConfig+0x6622>
340100a0:	f640 01f5 	movw	r1, #2293	@ 0x8f5
340100a4:	4898      	ldr	r0, [pc, #608]	@ (34010308 <HAL_RCCEx_PeriphCLKConfig+0x6880>)
340100a6:	f7f1 fe47 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
340100aa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340100ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340100b0:	2b00      	cmp	r3, #0
340100b2:	d005      	beq.n	340100c0 <HAL_RCCEx_PeriphCLKConfig+0x6638>
340100b4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340100b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340100ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340100be:	d904      	bls.n	340100ca <HAL_RCCEx_PeriphCLKConfig+0x6642>
340100c0:	f640 01f6 	movw	r1, #2294	@ 0x8f6
340100c4:	4890      	ldr	r0, [pc, #576]	@ (34010308 <HAL_RCCEx_PeriphCLKConfig+0x6880>)
340100c6:	f7f1 fe37 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
340100ca:	4b90      	ldr	r3, [pc, #576]	@ (3401030c <HAL_RCCEx_PeriphCLKConfig+0x6884>)
340100cc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
340100d0:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340100d4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340100d8:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
340100dc:	6f91      	ldr	r1, [r2, #120]	@ 0x78
340100de:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
340100e2:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
340100e4:	3a01      	subs	r2, #1
340100e6:	0412      	lsls	r2, r2, #16
340100e8:	430a      	orrs	r2, r1
340100ea:	4988      	ldr	r1, [pc, #544]	@ (3401030c <HAL_RCCEx_PeriphCLKConfig+0x6884>)
340100ec:	4313      	orrs	r3, r2
340100ee:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
340100f2:	f7f9 fb27 	bl	34009744 <LL_RCC_IC15_Enable>
340100f6:	e008      	b.n	3401010a <HAL_RCCEx_PeriphCLKConfig+0x6682>
    }
    else if (PeriphClkInit->UsbOtgHs1ClockSelection == RCC_USBOTGHS1CLKSOURCE_CLKP)
340100f8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340100fc:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34010100:	4a7d      	ldr	r2, [pc, #500]	@ (340102f8 <HAL_RCCEx_PeriphCLKConfig+0x6870>)
34010102:	4293      	cmp	r3, r2
34010104:	d101      	bne.n	3401010a <HAL_RCCEx_PeriphCLKConfig+0x6682>
    {
      LL_RCC_CLKP_Enable();
34010106:	f7f9 fc9d 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBOTGHS1 clock */
    __HAL_RCC_USBOTGHS1_CONFIG(PeriphClkInit->UsbOtgHs1ClockSelection);
3401010a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401010e:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34010112:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34010116:	4618      	mov	r0, r3
34010118:	f7f8 fbd4 	bl	340088c4 <LL_RCC_SetOTGPHYClockSource>
3401011c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010120:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34010124:	0fdb      	lsrs	r3, r3, #31
34010126:	2b01      	cmp	r3, #1
34010128:	d102      	bne.n	34010130 <HAL_RCCEx_PeriphCLKConfig+0x66a8>
3401012a:	f7f8 f981 	bl	34008430 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3401012e:	e001      	b.n	34010134 <HAL_RCCEx_PeriphCLKConfig+0x66ac>
34010130:	f7f8 f96e 	bl	34008410 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS2 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS2) == RCC_PERIPHCLK_USBOTGHS2)
34010134:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010138:	e9d3 2300 	ldrd	r2, r3, [r3]
3401013c:	2100      	movs	r1, #0
3401013e:	60b9      	str	r1, [r7, #8]
34010140:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34010144:	60fb      	str	r3, [r7, #12]
34010146:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
3401014a:	4603      	mov	r3, r0
3401014c:	460a      	mov	r2, r1
3401014e:	4313      	orrs	r3, r2
34010150:	f000 8090 	beq.w	34010274 <HAL_RCCEx_PeriphCLKConfig+0x67ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS2CLKSOURCE(PeriphClkInit->UsbOtgHs2ClockSelection));
34010154:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010158:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3401015c:	4a6c      	ldr	r2, [pc, #432]	@ (34010310 <HAL_RCCEx_PeriphCLKConfig+0x6888>)
3401015e:	4293      	cmp	r3, r2
34010160:	d020      	beq.n	340101a4 <HAL_RCCEx_PeriphCLKConfig+0x671c>
34010162:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010166:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3401016a:	4a6a      	ldr	r2, [pc, #424]	@ (34010314 <HAL_RCCEx_PeriphCLKConfig+0x688c>)
3401016c:	4293      	cmp	r3, r2
3401016e:	d019      	beq.n	340101a4 <HAL_RCCEx_PeriphCLKConfig+0x671c>
34010170:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010174:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010178:	4a67      	ldr	r2, [pc, #412]	@ (34010318 <HAL_RCCEx_PeriphCLKConfig+0x6890>)
3401017a:	4293      	cmp	r3, r2
3401017c:	d012      	beq.n	340101a4 <HAL_RCCEx_PeriphCLKConfig+0x671c>
3401017e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010182:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010186:	4a65      	ldr	r2, [pc, #404]	@ (3401031c <HAL_RCCEx_PeriphCLKConfig+0x6894>)
34010188:	4293      	cmp	r3, r2
3401018a:	d00b      	beq.n	340101a4 <HAL_RCCEx_PeriphCLKConfig+0x671c>
3401018c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010190:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010194:	4a62      	ldr	r2, [pc, #392]	@ (34010320 <HAL_RCCEx_PeriphCLKConfig+0x6898>)
34010196:	4293      	cmp	r3, r2
34010198:	d004      	beq.n	340101a4 <HAL_RCCEx_PeriphCLKConfig+0x671c>
3401019a:	f44f 6111 	mov.w	r1, #2320	@ 0x910
3401019e:	485a      	ldr	r0, [pc, #360]	@ (34010308 <HAL_RCCEx_PeriphCLKConfig+0x6880>)
340101a0:	f7f1 fdca 	bl	34001d38 <assert_failed>

    if (PeriphClkInit->UsbOtgHs2ClockSelection == RCC_USBOTGHS2CLKSOURCE_IC15)
340101a4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101a8:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
340101ac:	4a5a      	ldr	r2, [pc, #360]	@ (34010318 <HAL_RCCEx_PeriphCLKConfig+0x6890>)
340101ae:	4293      	cmp	r3, r2
340101b0:	d142      	bne.n	34010238 <HAL_RCCEx_PeriphCLKConfig+0x67b0>
    {
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
340101b2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
340101b8:	2b00      	cmp	r3, #0
340101ba:	d016      	beq.n	340101ea <HAL_RCCEx_PeriphCLKConfig+0x6762>
340101bc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
340101c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340101c6:	d010      	beq.n	340101ea <HAL_RCCEx_PeriphCLKConfig+0x6762>
340101c8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
340101ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340101d2:	d00a      	beq.n	340101ea <HAL_RCCEx_PeriphCLKConfig+0x6762>
340101d4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
340101da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340101de:	d004      	beq.n	340101ea <HAL_RCCEx_PeriphCLKConfig+0x6762>
340101e0:	f640 1115 	movw	r1, #2325	@ 0x915
340101e4:	4848      	ldr	r0, [pc, #288]	@ (34010308 <HAL_RCCEx_PeriphCLKConfig+0x6880>)
340101e6:	f7f1 fda7 	bl	34001d38 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
340101ea:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340101f0:	2b00      	cmp	r3, #0
340101f2:	d005      	beq.n	34010200 <HAL_RCCEx_PeriphCLKConfig+0x6778>
340101f4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340101f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
340101fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340101fe:	d904      	bls.n	3401020a <HAL_RCCEx_PeriphCLKConfig+0x6782>
34010200:	f640 1116 	movw	r1, #2326	@ 0x916
34010204:	4840      	ldr	r0, [pc, #256]	@ (34010308 <HAL_RCCEx_PeriphCLKConfig+0x6880>)
34010206:	f7f1 fd97 	bl	34001d38 <assert_failed>

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3401020a:	4b40      	ldr	r3, [pc, #256]	@ (3401030c <HAL_RCCEx_PeriphCLKConfig+0x6884>)
3401020c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34010210:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34010214:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34010218:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
3401021c:	6f91      	ldr	r1, [r2, #120]	@ 0x78
3401021e:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
34010222:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
34010224:	3a01      	subs	r2, #1
34010226:	0412      	lsls	r2, r2, #16
34010228:	430a      	orrs	r2, r1
3401022a:	4938      	ldr	r1, [pc, #224]	@ (3401030c <HAL_RCCEx_PeriphCLKConfig+0x6884>)
3401022c:	4313      	orrs	r3, r2
3401022e:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34010232:	f7f9 fa87 	bl	34009744 <LL_RCC_IC15_Enable>
34010236:	e008      	b.n	3401024a <HAL_RCCEx_PeriphCLKConfig+0x67c2>
    }
    else if (PeriphClkInit->UsbOtgHs2ClockSelection == RCC_USBOTGHS2CLKSOURCE_CLKP)
34010238:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401023c:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010240:	4a34      	ldr	r2, [pc, #208]	@ (34010314 <HAL_RCCEx_PeriphCLKConfig+0x688c>)
34010242:	4293      	cmp	r3, r2
34010244:	d101      	bne.n	3401024a <HAL_RCCEx_PeriphCLKConfig+0x67c2>
    {
      LL_RCC_CLKP_Enable();
34010246:	f7f9 fbfd 	bl	34009a44 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBOTGHS2 clock */
    __HAL_RCC_USBOTGHS2_CONFIG(PeriphClkInit->UsbOtgHs2ClockSelection);
3401024a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
3401024e:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010252:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34010256:	4618      	mov	r0, r3
34010258:	f7f8 fb34 	bl	340088c4 <LL_RCC_SetOTGPHYClockSource>
3401025c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010260:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34010264:	0fdb      	lsrs	r3, r3, #31
34010266:	2b01      	cmp	r3, #1
34010268:	d102      	bne.n	34010270 <HAL_RCCEx_PeriphCLKConfig+0x67e8>
3401026a:	f7f8 f8e1 	bl	34008430 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3401026e:	e001      	b.n	34010274 <HAL_RCCEx_PeriphCLKConfig+0x67ec>
34010270:	f7f8 f8ce 	bl	34008410 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
34010274:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010278:	e9d3 2300 	ldrd	r2, r3, [r3]
3401027c:	2100      	movs	r1, #0
3401027e:	6039      	str	r1, [r7, #0]
34010280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34010284:	607b      	str	r3, [r7, #4]
34010286:	e9d7 0100 	ldrd	r0, r1, [r7]
3401028a:	4603      	mov	r3, r0
3401028c:	460a      	mov	r2, r1
3401028e:	4313      	orrs	r3, r2
34010290:	d023      	beq.n	340102da <HAL_RCCEx_PeriphCLKConfig+0x6852>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
34010292:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
34010296:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
3401029a:	2b00      	cmp	r3, #0
3401029c:	d016      	beq.n	340102cc <HAL_RCCEx_PeriphCLKConfig+0x6844>
3401029e:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340102a2:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
340102a6:	2b01      	cmp	r3, #1
340102a8:	d010      	beq.n	340102cc <HAL_RCCEx_PeriphCLKConfig+0x6844>
340102aa:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340102ae:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
340102b2:	2b02      	cmp	r3, #2
340102b4:	d00a      	beq.n	340102cc <HAL_RCCEx_PeriphCLKConfig+0x6844>
340102b6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340102ba:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
340102be:	2b03      	cmp	r3, #3
340102c0:	d004      	beq.n	340102cc <HAL_RCCEx_PeriphCLKConfig+0x6844>
340102c2:	f44f 6113 	mov.w	r1, #2352	@ 0x930
340102c6:	4810      	ldr	r0, [pc, #64]	@ (34010308 <HAL_RCCEx_PeriphCLKConfig+0x6880>)
340102c8:	f7f1 fd36 	bl	34001d38 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
340102cc:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
340102d0:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
340102d4:	4618      	mov	r0, r3
340102d6:	f7f8 fd31 	bl	34008d3c <LL_RCC_SetTIMPrescaler>
  }

  if (status == HAL_OK)
340102da:	f897 338e 	ldrb.w	r3, [r7, #910]	@ 0x38e
340102de:	2b00      	cmp	r3, #0
340102e0:	d101      	bne.n	340102e6 <HAL_RCCEx_PeriphCLKConfig+0x685e>
  {
    return HAL_OK;
340102e2:	2300      	movs	r3, #0
340102e4:	e000      	b.n	340102e8 <HAL_RCCEx_PeriphCLKConfig+0x6860>
  }
  return HAL_ERROR;
340102e6:	2301      	movs	r3, #1
}
340102e8:	4618      	mov	r0, r3
340102ea:	f507 7764 	add.w	r7, r7, #912	@ 0x390
340102ee:	46bd      	mov	sp, r7
340102f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
340102f4:	03000c14 	.word	0x03000c14
340102f8:	03010c14 	.word	0x03010c14
340102fc:	03020c14 	.word	0x03020c14
34010300:	03030c14 	.word	0x03030c14
34010304:	83030c14 	.word	0x83030c14
34010308:	3401e970 	.word	0x3401e970
3401030c:	56028000 	.word	0x56028000
34010310:	03001414 	.word	0x03001414
34010314:	03011414 	.word	0x03011414
34010318:	03021414 	.word	0x03021414
3401031c:	03031414 	.word	0x03031414
34010320:	83031414 	.word	0x83031414

34010324 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_XSPI2    : XSPI2 peripheral clock
  *            @arg RCC_PERIPHCLK_XSPI3    : XSPI3 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
34010324:	b590      	push	{r4, r7, lr}
34010326:	b085      	sub	sp, #20
34010328:	af00      	add	r7, sp, #0
3401032a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t frequency = 0;   /* Set to 0 for returned value if no source clock */
3401032e:	2100      	movs	r1, #0
34010330:	60f9      	str	r1, [r7, #12]

  switch (PeriphClk)
34010332:	e9d7 0100 	ldrd	r0, r1, [r7]
34010336:	f101 447f 	add.w	r4, r1, #4278190080	@ 0xff000000
3401033a:	ea50 0104 	orrs.w	r1, r0, r4
3401033e:	f000 8436 	beq.w	34010bae <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
34010342:	e9d7 0100 	ldrd	r0, r1, [r7]
34010346:	2801      	cmp	r0, #1
34010348:	f171 7180 	sbcs.w	r1, r1, #16777216	@ 0x1000000
3401034c:	f080 8434 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010350:	e9d7 0100 	ldrd	r0, r1, [r7]
34010354:	f5a1 0400 	sub.w	r4, r1, #8388608	@ 0x800000
34010358:	ea50 0104 	orrs.w	r1, r0, r4
3401035c:	f000 8422 	beq.w	34010ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x880>
34010360:	e9d7 0100 	ldrd	r0, r1, [r7]
34010364:	2801      	cmp	r0, #1
34010366:	f571 0100 	sbcs.w	r1, r1, #8388608	@ 0x800000
3401036a:	f080 8425 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401036e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010372:	f5a1 0480 	sub.w	r4, r1, #4194304	@ 0x400000
34010376:	ea50 0104 	orrs.w	r1, r0, r4
3401037a:	f000 840e 	beq.w	34010b9a <HAL_RCCEx_GetPeriphCLKFreq+0x876>
3401037e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010382:	2801      	cmp	r0, #1
34010384:	f571 0180 	sbcs.w	r1, r1, #4194304	@ 0x400000
34010388:	f080 8416 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401038c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010390:	f5a1 1400 	sub.w	r4, r1, #2097152	@ 0x200000
34010394:	ea50 0104 	orrs.w	r1, r0, r4
34010398:	f000 83fa 	beq.w	34010b90 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>
3401039c:	e9d7 0100 	ldrd	r0, r1, [r7]
340103a0:	2801      	cmp	r0, #1
340103a2:	f571 1100 	sbcs.w	r1, r1, #2097152	@ 0x200000
340103a6:	f080 8407 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340103aa:	e9d7 0100 	ldrd	r0, r1, [r7]
340103ae:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
340103b2:	ea50 0104 	orrs.w	r1, r0, r4
340103b6:	f000 83e6 	beq.w	34010b86 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
340103ba:	e9d7 0100 	ldrd	r0, r1, [r7]
340103be:	2801      	cmp	r0, #1
340103c0:	f571 1180 	sbcs.w	r1, r1, #1048576	@ 0x100000
340103c4:	f080 83f8 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340103c8:	e9d7 0100 	ldrd	r0, r1, [r7]
340103cc:	f5a1 2400 	sub.w	r4, r1, #524288	@ 0x80000
340103d0:	ea50 0104 	orrs.w	r1, r0, r4
340103d4:	f000 83d2 	beq.w	34010b7c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
340103d8:	e9d7 0100 	ldrd	r0, r1, [r7]
340103dc:	2801      	cmp	r0, #1
340103de:	f571 2100 	sbcs.w	r1, r1, #524288	@ 0x80000
340103e2:	f080 83e9 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340103e6:	e9d7 0100 	ldrd	r0, r1, [r7]
340103ea:	f5a1 2480 	sub.w	r4, r1, #262144	@ 0x40000
340103ee:	ea50 0104 	orrs.w	r1, r0, r4
340103f2:	f000 83be 	beq.w	34010b72 <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
340103f6:	e9d7 0100 	ldrd	r0, r1, [r7]
340103fa:	2801      	cmp	r0, #1
340103fc:	f571 2180 	sbcs.w	r1, r1, #262144	@ 0x40000
34010400:	f080 83da 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010404:	e9d7 0100 	ldrd	r0, r1, [r7]
34010408:	f5a1 3400 	sub.w	r4, r1, #131072	@ 0x20000
3401040c:	ea50 0104 	orrs.w	r1, r0, r4
34010410:	f000 83aa 	beq.w	34010b68 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
34010414:	e9d7 0100 	ldrd	r0, r1, [r7]
34010418:	2801      	cmp	r0, #1
3401041a:	f571 3100 	sbcs.w	r1, r1, #131072	@ 0x20000
3401041e:	f080 83cb 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010422:	e9d7 0100 	ldrd	r0, r1, [r7]
34010426:	f5a1 3480 	sub.w	r4, r1, #65536	@ 0x10000
3401042a:	ea50 0104 	orrs.w	r1, r0, r4
3401042e:	f000 8396 	beq.w	34010b5e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
34010432:	e9d7 0100 	ldrd	r0, r1, [r7]
34010436:	2801      	cmp	r0, #1
34010438:	f571 3180 	sbcs.w	r1, r1, #65536	@ 0x10000
3401043c:	f080 83bc 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010440:	e9d7 0100 	ldrd	r0, r1, [r7]
34010444:	f5a1 4400 	sub.w	r4, r1, #32768	@ 0x8000
34010448:	ea50 0104 	orrs.w	r1, r0, r4
3401044c:	f000 8382 	beq.w	34010b54 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
34010450:	e9d7 0100 	ldrd	r0, r1, [r7]
34010454:	2801      	cmp	r0, #1
34010456:	f571 4100 	sbcs.w	r1, r1, #32768	@ 0x8000
3401045a:	f080 83ad 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401045e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010462:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
34010466:	ea50 0104 	orrs.w	r1, r0, r4
3401046a:	f000 836e 	beq.w	34010b4a <HAL_RCCEx_GetPeriphCLKFreq+0x826>
3401046e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010472:	2801      	cmp	r0, #1
34010474:	f571 4180 	sbcs.w	r1, r1, #16384	@ 0x4000
34010478:	f080 839e 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401047c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010480:	f5a1 5400 	sub.w	r4, r1, #8192	@ 0x2000
34010484:	ea50 0104 	orrs.w	r1, r0, r4
34010488:	f000 835a 	beq.w	34010b40 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>
3401048c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010490:	2801      	cmp	r0, #1
34010492:	f571 5100 	sbcs.w	r1, r1, #8192	@ 0x2000
34010496:	f080 838f 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401049a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401049e:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
340104a2:	ea50 0104 	orrs.w	r1, r0, r4
340104a6:	f000 8346 	beq.w	34010b36 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
340104aa:	e9d7 0100 	ldrd	r0, r1, [r7]
340104ae:	2801      	cmp	r0, #1
340104b0:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
340104b4:	f080 8380 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340104b8:	e9d7 0100 	ldrd	r0, r1, [r7]
340104bc:	f5a1 6400 	sub.w	r4, r1, #2048	@ 0x800
340104c0:	ea50 0104 	orrs.w	r1, r0, r4
340104c4:	f000 8332 	beq.w	34010b2c <HAL_RCCEx_GetPeriphCLKFreq+0x808>
340104c8:	e9d7 0100 	ldrd	r0, r1, [r7]
340104cc:	2801      	cmp	r0, #1
340104ce:	f571 6100 	sbcs.w	r1, r1, #2048	@ 0x800
340104d2:	f080 8371 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340104d6:	e9d7 0100 	ldrd	r0, r1, [r7]
340104da:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
340104de:	ea50 0104 	orrs.w	r1, r0, r4
340104e2:	f000 831e 	beq.w	34010b22 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
340104e6:	e9d7 0100 	ldrd	r0, r1, [r7]
340104ea:	2801      	cmp	r0, #1
340104ec:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
340104f0:	f080 8362 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340104f4:	e9d7 0100 	ldrd	r0, r1, [r7]
340104f8:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
340104fc:	ea50 0104 	orrs.w	r1, r0, r4
34010500:	f000 830a 	beq.w	34010b18 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
34010504:	e9d7 0100 	ldrd	r0, r1, [r7]
34010508:	2801      	cmp	r0, #1
3401050a:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
3401050e:	f080 8353 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010512:	e9d7 0100 	ldrd	r0, r1, [r7]
34010516:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
3401051a:	ea50 0104 	orrs.w	r1, r0, r4
3401051e:	f000 82f6 	beq.w	34010b0e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
34010522:	e9d7 0100 	ldrd	r0, r1, [r7]
34010526:	2801      	cmp	r0, #1
34010528:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
3401052c:	f080 8344 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010530:	e9d7 0100 	ldrd	r0, r1, [r7]
34010534:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
34010538:	ea50 0104 	orrs.w	r1, r0, r4
3401053c:	f000 82e2 	beq.w	34010b04 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
34010540:	e9d7 0100 	ldrd	r0, r1, [r7]
34010544:	2801      	cmp	r0, #1
34010546:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
3401054a:	f080 8335 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401054e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010552:	f1a1 0420 	sub.w	r4, r1, #32
34010556:	ea50 0104 	orrs.w	r1, r0, r4
3401055a:	f000 82ce 	beq.w	34010afa <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
3401055e:	e9d7 0100 	ldrd	r0, r1, [r7]
34010562:	2801      	cmp	r0, #1
34010564:	f171 0120 	sbcs.w	r1, r1, #32
34010568:	f080 8326 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401056c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010570:	f1a1 0410 	sub.w	r4, r1, #16
34010574:	ea50 0104 	orrs.w	r1, r0, r4
34010578:	f000 82ba 	beq.w	34010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
3401057c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010580:	2801      	cmp	r0, #1
34010582:	f171 0110 	sbcs.w	r1, r1, #16
34010586:	f080 8317 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401058a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401058e:	f1a1 0408 	sub.w	r4, r1, #8
34010592:	ea50 0104 	orrs.w	r1, r0, r4
34010596:	f000 82a6 	beq.w	34010ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
3401059a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401059e:	2801      	cmp	r0, #1
340105a0:	f171 0108 	sbcs.w	r1, r1, #8
340105a4:	f080 8308 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340105a8:	e9d7 0100 	ldrd	r0, r1, [r7]
340105ac:	1f0c      	subs	r4, r1, #4
340105ae:	ea50 0104 	orrs.w	r1, r0, r4
340105b2:	f000 8293 	beq.w	34010adc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
340105b6:	e9d7 0100 	ldrd	r0, r1, [r7]
340105ba:	2801      	cmp	r0, #1
340105bc:	f171 0104 	sbcs.w	r1, r1, #4
340105c0:	f080 82fa 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340105c4:	e9d7 0100 	ldrd	r0, r1, [r7]
340105c8:	1e8c      	subs	r4, r1, #2
340105ca:	ea50 0104 	orrs.w	r1, r0, r4
340105ce:	f000 8280 	beq.w	34010ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
340105d2:	e9d7 0100 	ldrd	r0, r1, [r7]
340105d6:	2801      	cmp	r0, #1
340105d8:	f171 0102 	sbcs.w	r1, r1, #2
340105dc:	f080 82ec 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340105e0:	e9d7 0100 	ldrd	r0, r1, [r7]
340105e4:	1e4c      	subs	r4, r1, #1
340105e6:	ea50 0104 	orrs.w	r1, r0, r4
340105ea:	f000 826d 	beq.w	34010ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
340105ee:	e9d7 0100 	ldrd	r0, r1, [r7]
340105f2:	2801      	cmp	r0, #1
340105f4:	f171 0101 	sbcs.w	r1, r1, #1
340105f8:	f080 82de 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340105fc:	e9d7 0100 	ldrd	r0, r1, [r7]
34010600:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
34010604:	4321      	orrs	r1, r4
34010606:	f000 825a 	beq.w	34010abe <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
3401060a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401060e:	4cda      	ldr	r4, [pc, #872]	@ (34010978 <HAL_RCCEx_GetPeriphCLKFreq+0x654>)
34010610:	42a0      	cmp	r0, r4
34010612:	f171 0100 	sbcs.w	r1, r1, #0
34010616:	f080 82cf 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401061a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401061e:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
34010622:	4321      	orrs	r1, r4
34010624:	f000 8246 	beq.w	34010ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
34010628:	e9d7 0100 	ldrd	r0, r1, [r7]
3401062c:	4cd3      	ldr	r4, [pc, #844]	@ (3401097c <HAL_RCCEx_GetPeriphCLKFreq+0x658>)
3401062e:	42a0      	cmp	r0, r4
34010630:	f171 0100 	sbcs.w	r1, r1, #0
34010634:	f080 82c0 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010638:	e9d7 0100 	ldrd	r0, r1, [r7]
3401063c:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
34010640:	4321      	orrs	r1, r4
34010642:	f000 8232 	beq.w	34010aaa <HAL_RCCEx_GetPeriphCLKFreq+0x786>
34010646:	e9d7 0100 	ldrd	r0, r1, [r7]
3401064a:	4ccd      	ldr	r4, [pc, #820]	@ (34010980 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>)
3401064c:	42a0      	cmp	r0, r4
3401064e:	f171 0100 	sbcs.w	r1, r1, #0
34010652:	f080 82b1 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010656:	e9d7 0100 	ldrd	r0, r1, [r7]
3401065a:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
3401065e:	4321      	orrs	r1, r4
34010660:	f000 821e 	beq.w	34010aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
34010664:	e9d7 0100 	ldrd	r0, r1, [r7]
34010668:	4cc6      	ldr	r4, [pc, #792]	@ (34010984 <HAL_RCCEx_GetPeriphCLKFreq+0x660>)
3401066a:	42a0      	cmp	r0, r4
3401066c:	f171 0100 	sbcs.w	r1, r1, #0
34010670:	f080 82a2 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010674:	e9d7 0100 	ldrd	r0, r1, [r7]
34010678:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
3401067c:	4321      	orrs	r1, r4
3401067e:	f000 820b 	beq.w	34010a98 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
34010682:	e9d7 0100 	ldrd	r0, r1, [r7]
34010686:	4cc0      	ldr	r4, [pc, #768]	@ (34010988 <HAL_RCCEx_GetPeriphCLKFreq+0x664>)
34010688:	42a0      	cmp	r0, r4
3401068a:	f171 0100 	sbcs.w	r1, r1, #0
3401068e:	f080 8293 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010692:	e9d7 0100 	ldrd	r0, r1, [r7]
34010696:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
3401069a:	4321      	orrs	r1, r4
3401069c:	f000 81f7 	beq.w	34010a8e <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
340106a0:	e9d7 0100 	ldrd	r0, r1, [r7]
340106a4:	4cb9      	ldr	r4, [pc, #740]	@ (3401098c <HAL_RCCEx_GetPeriphCLKFreq+0x668>)
340106a6:	42a0      	cmp	r0, r4
340106a8:	f171 0100 	sbcs.w	r1, r1, #0
340106ac:	f080 8284 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340106b0:	e9d7 0100 	ldrd	r0, r1, [r7]
340106b4:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
340106b8:	4321      	orrs	r1, r4
340106ba:	f000 81e2 	beq.w	34010a82 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
340106be:	e9d7 0100 	ldrd	r0, r1, [r7]
340106c2:	4cb3      	ldr	r4, [pc, #716]	@ (34010990 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
340106c4:	42a0      	cmp	r0, r4
340106c6:	f171 0100 	sbcs.w	r1, r1, #0
340106ca:	f080 8275 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340106ce:	e9d7 0100 	ldrd	r0, r1, [r7]
340106d2:	f100 447f 	add.w	r4, r0, #4278190080	@ 0xff000000
340106d6:	4321      	orrs	r1, r4
340106d8:	f000 81cd 	beq.w	34010a76 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
340106dc:	e9d7 0100 	ldrd	r0, r1, [r7]
340106e0:	4cac      	ldr	r4, [pc, #688]	@ (34010994 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
340106e2:	42a0      	cmp	r0, r4
340106e4:	f171 0100 	sbcs.w	r1, r1, #0
340106e8:	f080 8266 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340106ec:	e9d7 0100 	ldrd	r0, r1, [r7]
340106f0:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
340106f4:	4321      	orrs	r1, r4
340106f6:	f000 81b8 	beq.w	34010a6a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
340106fa:	e9d7 0100 	ldrd	r0, r1, [r7]
340106fe:	4ca6      	ldr	r4, [pc, #664]	@ (34010998 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
34010700:	42a0      	cmp	r0, r4
34010702:	f171 0100 	sbcs.w	r1, r1, #0
34010706:	f080 8257 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401070a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401070e:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
34010712:	4321      	orrs	r1, r4
34010714:	f000 81a4 	beq.w	34010a60 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
34010718:	e9d7 0100 	ldrd	r0, r1, [r7]
3401071c:	4c9f      	ldr	r4, [pc, #636]	@ (3401099c <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
3401071e:	42a0      	cmp	r0, r4
34010720:	f171 0100 	sbcs.w	r1, r1, #0
34010724:	f080 8248 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010728:	e9d7 0100 	ldrd	r0, r1, [r7]
3401072c:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
34010730:	4321      	orrs	r1, r4
34010732:	f000 8190 	beq.w	34010a56 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
34010736:	e9d7 0100 	ldrd	r0, r1, [r7]
3401073a:	4c99      	ldr	r4, [pc, #612]	@ (340109a0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>)
3401073c:	42a0      	cmp	r0, r4
3401073e:	f171 0100 	sbcs.w	r1, r1, #0
34010742:	f080 8239 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010746:	e9d7 0100 	ldrd	r0, r1, [r7]
3401074a:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
3401074e:	4321      	orrs	r1, r4
34010750:	f000 817c 	beq.w	34010a4c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
34010754:	e9d7 0100 	ldrd	r0, r1, [r7]
34010758:	4c92      	ldr	r4, [pc, #584]	@ (340109a4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>)
3401075a:	42a0      	cmp	r0, r4
3401075c:	f171 0100 	sbcs.w	r1, r1, #0
34010760:	f080 822a 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010764:	e9d7 0100 	ldrd	r0, r1, [r7]
34010768:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
3401076c:	4321      	orrs	r1, r4
3401076e:	f000 8168 	beq.w	34010a42 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
34010772:	e9d7 0100 	ldrd	r0, r1, [r7]
34010776:	4c8c      	ldr	r4, [pc, #560]	@ (340109a8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
34010778:	42a0      	cmp	r0, r4
3401077a:	f171 0100 	sbcs.w	r1, r1, #0
3401077e:	f080 821b 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34010782:	e9d7 0100 	ldrd	r0, r1, [r7]
34010786:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
3401078a:	4321      	orrs	r1, r4
3401078c:	f000 8154 	beq.w	34010a38 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
34010790:	e9d7 0100 	ldrd	r0, r1, [r7]
34010794:	4c85      	ldr	r4, [pc, #532]	@ (340109ac <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
34010796:	42a0      	cmp	r0, r4
34010798:	f171 0100 	sbcs.w	r1, r1, #0
3401079c:	f080 820c 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340107a0:	e9d7 0100 	ldrd	r0, r1, [r7]
340107a4:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
340107a8:	4321      	orrs	r1, r4
340107aa:	f000 8140 	beq.w	34010a2e <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
340107ae:	e9d7 0100 	ldrd	r0, r1, [r7]
340107b2:	4c7f      	ldr	r4, [pc, #508]	@ (340109b0 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
340107b4:	42a0      	cmp	r0, r4
340107b6:	f171 0100 	sbcs.w	r1, r1, #0
340107ba:	f080 81fd 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340107be:	e9d7 0100 	ldrd	r0, r1, [r7]
340107c2:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
340107c6:	4321      	orrs	r1, r4
340107c8:	f000 812c 	beq.w	34010a24 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
340107cc:	e9d7 0100 	ldrd	r0, r1, [r7]
340107d0:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
340107d4:	f171 0100 	sbcs.w	r1, r1, #0
340107d8:	f080 81ee 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340107dc:	e9d7 0100 	ldrd	r0, r1, [r7]
340107e0:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
340107e4:	4321      	orrs	r1, r4
340107e6:	f000 8118 	beq.w	34010a1a <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
340107ea:	e9d7 0100 	ldrd	r0, r1, [r7]
340107ee:	f248 0401 	movw	r4, #32769	@ 0x8001
340107f2:	42a0      	cmp	r0, r4
340107f4:	f171 0100 	sbcs.w	r1, r1, #0
340107f8:	f080 81de 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340107fc:	e9d7 0100 	ldrd	r0, r1, [r7]
34010800:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
34010804:	4321      	orrs	r1, r4
34010806:	f000 8103 	beq.w	34010a10 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
3401080a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401080e:	f244 0401 	movw	r4, #16385	@ 0x4001
34010812:	42a0      	cmp	r0, r4
34010814:	f171 0100 	sbcs.w	r1, r1, #0
34010818:	f080 81ce 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401081c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010820:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
34010824:	4321      	orrs	r1, r4
34010826:	f000 80ee 	beq.w	34010a06 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
3401082a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401082e:	f242 0401 	movw	r4, #8193	@ 0x2001
34010832:	42a0      	cmp	r0, r4
34010834:	f171 0100 	sbcs.w	r1, r1, #0
34010838:	f080 81be 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401083c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010840:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
34010844:	4321      	orrs	r1, r4
34010846:	f000 80d9 	beq.w	340109fc <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
3401084a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401084e:	f241 0401 	movw	r4, #4097	@ 0x1001
34010852:	42a0      	cmp	r0, r4
34010854:	f171 0100 	sbcs.w	r1, r1, #0
34010858:	f080 81ae 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401085c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010860:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
34010864:	4321      	orrs	r1, r4
34010866:	f000 80c4 	beq.w	340109f2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
3401086a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401086e:	f640 0401 	movw	r4, #2049	@ 0x801
34010872:	42a0      	cmp	r0, r4
34010874:	f171 0100 	sbcs.w	r1, r1, #0
34010878:	f080 819e 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401087c:	e9d7 0100 	ldrd	r0, r1, [r7]
34010880:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
34010884:	4321      	orrs	r1, r4
34010886:	f000 80af 	beq.w	340109e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
3401088a:	e9d7 0100 	ldrd	r0, r1, [r7]
3401088e:	f240 4401 	movw	r4, #1025	@ 0x401
34010892:	42a0      	cmp	r0, r4
34010894:	f171 0100 	sbcs.w	r1, r1, #0
34010898:	f080 818e 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3401089c:	e9d7 0100 	ldrd	r0, r1, [r7]
340108a0:	2821      	cmp	r0, #33	@ 0x21
340108a2:	f171 0100 	sbcs.w	r1, r1, #0
340108a6:	d255      	bcs.n	34010954 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
340108a8:	e9d7 0100 	ldrd	r0, r1, [r7]
340108ac:	4301      	orrs	r1, r0
340108ae:	f000 8183 	beq.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340108b2:	e9d7 0100 	ldrd	r0, r1, [r7]
340108b6:	1e42      	subs	r2, r0, #1
340108b8:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
340108bc:	2a20      	cmp	r2, #32
340108be:	f173 0100 	sbcs.w	r1, r3, #0
340108c2:	f080 8179 	bcs.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340108c6:	2a1f      	cmp	r2, #31
340108c8:	f200 8176 	bhi.w	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
340108cc:	a101      	add	r1, pc, #4	@ (adr r1, 340108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
340108ce:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
340108d2:	bf00      	nop
340108d4:	34010963 	.word	0x34010963
340108d8:	3401096d 	.word	0x3401096d
340108dc:	34010bb9 	.word	0x34010bb9
340108e0:	340109bd 	.word	0x340109bd
340108e4:	34010bb9 	.word	0x34010bb9
340108e8:	34010bb9 	.word	0x34010bb9
340108ec:	34010bb9 	.word	0x34010bb9
340108f0:	340109b5 	.word	0x340109b5
340108f4:	34010bb9 	.word	0x34010bb9
340108f8:	34010bb9 	.word	0x34010bb9
340108fc:	34010bb9 	.word	0x34010bb9
34010900:	34010bb9 	.word	0x34010bb9
34010904:	34010bb9 	.word	0x34010bb9
34010908:	34010bb9 	.word	0x34010bb9
3401090c:	34010bb9 	.word	0x34010bb9
34010910:	340109c7 	.word	0x340109c7
34010914:	34010bb9 	.word	0x34010bb9
34010918:	34010bb9 	.word	0x34010bb9
3401091c:	34010bb9 	.word	0x34010bb9
34010920:	34010bb9 	.word	0x34010bb9
34010924:	34010bb9 	.word	0x34010bb9
34010928:	34010bb9 	.word	0x34010bb9
3401092c:	34010bb9 	.word	0x34010bb9
34010930:	34010bb9 	.word	0x34010bb9
34010934:	34010bb9 	.word	0x34010bb9
34010938:	34010bb9 	.word	0x34010bb9
3401093c:	34010bb9 	.word	0x34010bb9
34010940:	34010bb9 	.word	0x34010bb9
34010944:	34010bb9 	.word	0x34010bb9
34010948:	34010bb9 	.word	0x34010bb9
3401094c:	34010bb9 	.word	0x34010bb9
34010950:	340109d3 	.word	0x340109d3
34010954:	e9d7 2300 	ldrd	r2, r3, [r7]
34010958:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
3401095c:	430b      	orrs	r3, r1
3401095e:	d03e      	beq.n	340109de <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
      break;

    default:
      /* Unexpected case, frequency is by default set to 0 */
      break;
34010960:	e12a      	b.n	34010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
      frequency = RCCEx_GetADCCLKFreq(LL_RCC_ADC_CLKSOURCE);
34010962:	2070      	movs	r0, #112	@ 0x70
34010964:	f000 fb90 	bl	34011088 <RCCEx_GetADCCLKFreq>
34010968:	60f8      	str	r0, [r7, #12]
      break;
3401096a:	e126      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetADFCLKFreq(LL_RCC_ADF1_CLKSOURCE);
3401096c:	2007      	movs	r0, #7
3401096e:	f000 fc8d 	bl	3401128c <RCCEx_GetADFCLKFreq>
34010972:	60f8      	str	r0, [r7, #12]
      break;
34010974:	e121      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
34010976:	bf00      	nop
34010978:	80000001 	.word	0x80000001
3401097c:	40000001 	.word	0x40000001
34010980:	20000001 	.word	0x20000001
34010984:	10000001 	.word	0x10000001
34010988:	08000001 	.word	0x08000001
3401098c:	04000001 	.word	0x04000001
34010990:	02000001 	.word	0x02000001
34010994:	01000001 	.word	0x01000001
34010998:	00800001 	.word	0x00800001
3401099c:	00400001 	.word	0x00400001
340109a0:	00200001 	.word	0x00200001
340109a4:	00100001 	.word	0x00100001
340109a8:	00080001 	.word	0x00080001
340109ac:	00040001 	.word	0x00040001
340109b0:	00020001 	.word	0x00020001
      frequency = RCCEx_GetCSICLKFreq();
340109b4:	f000 ff0c 	bl	340117d0 <RCCEx_GetCSICLKFreq>
340109b8:	60f8      	str	r0, [r7, #12]
      break;
340109ba:	e0fe      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340109bc:	2007      	movs	r0, #7
340109be:	f000 fd51 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
340109c2:	60f8      	str	r0, [r7, #12]
      break;
340109c4:	e0f9      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetDCMIPPCLKFreq(LL_RCC_DCMIPP_CLKSOURCE);
340109c6:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
340109ca:	f000 ff4d 	bl	34011868 <RCCEx_GetDCMIPPCLKFreq>
340109ce:	60f8      	str	r0, [r7, #12]
      break;
340109d0:	e0f3      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1CLKFreq(LL_RCC_ETH1_CLKSOURCE);
340109d2:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
340109d6:	f000 ffd1 	bl	3401197c <RCCEx_GetETH1CLKFreq>
340109da:	60f8      	str	r0, [r7, #12]
      break;
340109dc:	e0ed      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1PTPCLKFreq(LL_RCC_ETH1PTP_CLKSOURCE);
340109de:	2003      	movs	r0, #3
340109e0:	f001 f84c 	bl	34011a7c <RCCEx_GetETH1PTPCLKFreq>
340109e4:	60f8      	str	r0, [r7, #12]
      break;
340109e6:	e0e8      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFDCANCLKFreq(LL_RCC_FDCAN_CLKSOURCE);
340109e8:	2003      	movs	r0, #3
340109ea:	f001 f8cb 	bl	34011b84 <RCCEx_GetFDCANCLKFreq>
340109ee:	60f8      	str	r0, [r7, #12]
      break;
340109f0:	e0e3      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFMCCLKFreq(LL_RCC_FMC_CLKSOURCE);
340109f2:	2030      	movs	r0, #48	@ 0x30
340109f4:	f001 f946 	bl	34011c84 <RCCEx_GetFMCCLKFreq>
340109f8:	60f8      	str	r0, [r7, #12]
      break;
340109fa:	e0de      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C1_CLKSOURCE);
340109fc:	4871      	ldr	r0, [pc, #452]	@ (34010bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>)
340109fe:	f001 f9f9 	bl	34011df4 <RCCEx_GetI2CCLKFreq>
34010a02:	60f8      	str	r0, [r7, #12]
      break;
34010a04:	e0d9      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C2_CLKSOURCE);
34010a06:	4870      	ldr	r0, [pc, #448]	@ (34010bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>)
34010a08:	f001 f9f4 	bl	34011df4 <RCCEx_GetI2CCLKFreq>
34010a0c:	60f8      	str	r0, [r7, #12]
      break;
34010a0e:	e0d4      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C3_CLKSOURCE);
34010a10:	486e      	ldr	r0, [pc, #440]	@ (34010bcc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
34010a12:	f001 f9ef 	bl	34011df4 <RCCEx_GetI2CCLKFreq>
34010a16:	60f8      	str	r0, [r7, #12]
      break;
34010a18:	e0cf      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C4_CLKSOURCE);
34010a1a:	486d      	ldr	r0, [pc, #436]	@ (34010bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
34010a1c:	f001 f9ea 	bl	34011df4 <RCCEx_GetI2CCLKFreq>
34010a20:	60f8      	str	r0, [r7, #12]
      break;
34010a22:	e0ca      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C1_CLKSOURCE);
34010a24:	486b      	ldr	r0, [pc, #428]	@ (34010bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
34010a26:	f001 fb8d 	bl	34012144 <RCCEx_GetI3CCLKFreq>
34010a2a:	60f8      	str	r0, [r7, #12]
      break;
34010a2c:	e0c5      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C2_CLKSOURCE);
34010a2e:	486a      	ldr	r0, [pc, #424]	@ (34010bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>)
34010a30:	f001 fb88 	bl	34012144 <RCCEx_GetI3CCLKFreq>
34010a34:	60f8      	str	r0, [r7, #12]
      break;
34010a36:	e0c0      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM1_CLKSOURCE);
34010a38:	4868      	ldr	r0, [pc, #416]	@ (34010bdc <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>)
34010a3a:	f001 fcb7 	bl	340123ac <RCCEx_GetLPTIMCLKFreq>
34010a3e:	60f8      	str	r0, [r7, #12]
      break;
34010a40:	e0bb      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM2_CLKSOURCE);
34010a42:	4867      	ldr	r0, [pc, #412]	@ (34010be0 <HAL_RCCEx_GetPeriphCLKFreq+0x8bc>)
34010a44:	f001 fcb2 	bl	340123ac <RCCEx_GetLPTIMCLKFreq>
34010a48:	60f8      	str	r0, [r7, #12]
      break;
34010a4a:	e0b6      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM3_CLKSOURCE);
34010a4c:	4865      	ldr	r0, [pc, #404]	@ (34010be4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>)
34010a4e:	f001 fcad 	bl	340123ac <RCCEx_GetLPTIMCLKFreq>
34010a52:	60f8      	str	r0, [r7, #12]
      break;
34010a54:	e0b1      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM4_CLKSOURCE);
34010a56:	4864      	ldr	r0, [pc, #400]	@ (34010be8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>)
34010a58:	f001 fca8 	bl	340123ac <RCCEx_GetLPTIMCLKFreq>
34010a5c:	60f8      	str	r0, [r7, #12]
      break;
34010a5e:	e0ac      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM5_CLKSOURCE);
34010a60:	4862      	ldr	r0, [pc, #392]	@ (34010bec <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>)
34010a62:	f001 fca3 	bl	340123ac <RCCEx_GetLPTIMCLKFreq>
34010a66:	60f8      	str	r0, [r7, #12]
      break;
34010a68:	e0a7      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPUARTCLKFreq(LL_RCC_LPUART1_CLKSOURCE);
34010a6a:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
34010a6e:	f001 fe47 	bl	34012700 <RCCEx_GetLPUARTCLKFreq>
34010a72:	60f8      	str	r0, [r7, #12]
      break;
34010a74:	e0a1      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLTDCCLKFreq(LL_RCC_LTDC_CLKSOURCE);
34010a76:	f04f 7040 	mov.w	r0, #50331648	@ 0x3000000
34010a7a:	f001 ff43 	bl	34012904 <RCCEx_GetLTDCCLKFreq>
34010a7e:	60f8      	str	r0, [r7, #12]
      break;
34010a80:	e09b      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetMDFCLKFreq(LL_RCC_MDF1_CLKSOURCE);
34010a82:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
34010a86:	f001 ffc7 	bl	34012a18 <RCCEx_GetMDFCLKFreq>
34010a8a:	60f8      	str	r0, [r7, #12]
      break;
34010a8c:	e095      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetPSSICLKFreq(LL_RCC_PSSI_CLKSOURCE);
34010a8e:	2030      	movs	r0, #48	@ 0x30
34010a90:	f002 f8cc 	bl	34012c2c <RCCEx_GetPSSICLKFreq>
34010a94:	60f8      	str	r0, [r7, #12]
      break;
34010a96:	e090      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetRTCCLKFreq();
34010a98:	f002 f94a 	bl	34012d30 <RCCEx_GetRTCCLKFreq>
34010a9c:	60f8      	str	r0, [r7, #12]
      break;
34010a9e:	e08c      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI1_CLKSOURCE);
34010aa0:	4853      	ldr	r0, [pc, #332]	@ (34010bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>)
34010aa2:	f002 f997 	bl	34012dd4 <RCCEx_GetSAICLKFreq>
34010aa6:	60f8      	str	r0, [r7, #12]
      break;
34010aa8:	e087      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI2_CLKSOURCE);
34010aaa:	4852      	ldr	r0, [pc, #328]	@ (34010bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>)
34010aac:	f002 f992 	bl	34012dd4 <RCCEx_GetSAICLKFreq>
34010ab0:	60f8      	str	r0, [r7, #12]
      break;
34010ab2:	e082      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC1_CLKSOURCE);
34010ab4:	4850      	ldr	r0, [pc, #320]	@ (34010bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>)
34010ab6:	f002 faf3 	bl	340130a0 <RCCEx_GetSDMMCCLKFreq>
34010aba:	60f8      	str	r0, [r7, #12]
      break;
34010abc:	e07d      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC2_CLKSOURCE);
34010abe:	484f      	ldr	r0, [pc, #316]	@ (34010bfc <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>)
34010ac0:	f002 faee 	bl	340130a0 <RCCEx_GetSDMMCCLKFreq>
34010ac4:	60f8      	str	r0, [r7, #12]
      break;
34010ac6:	e078      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
34010ac8:	2007      	movs	r0, #7
34010aca:	f002 fbd3 	bl	34013274 <RCCEx_GetSPDIFRXCLKFreq>
34010ace:	60f8      	str	r0, [r7, #12]
      break;
34010ad0:	e073      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI1_CLKSOURCE);
34010ad2:	484b      	ldr	r0, [pc, #300]	@ (34010c00 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>)
34010ad4:	f002 fcb2 	bl	3401343c <RCCEx_GetSPICLKFreq>
34010ad8:	60f8      	str	r0, [r7, #12]
      break;
34010ada:	e06e      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI2_CLKSOURCE);
34010adc:	4849      	ldr	r0, [pc, #292]	@ (34010c04 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>)
34010ade:	f002 fcad 	bl	3401343c <RCCEx_GetSPICLKFreq>
34010ae2:	60f8      	str	r0, [r7, #12]
      break;
34010ae4:	e069      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI3_CLKSOURCE);
34010ae6:	4848      	ldr	r0, [pc, #288]	@ (34010c08 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
34010ae8:	f002 fca8 	bl	3401343c <RCCEx_GetSPICLKFreq>
34010aec:	60f8      	str	r0, [r7, #12]
      break;
34010aee:	e064      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI4_CLKSOURCE);
34010af0:	4846      	ldr	r0, [pc, #280]	@ (34010c0c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
34010af2:	f002 fca3 	bl	3401343c <RCCEx_GetSPICLKFreq>
34010af6:	60f8      	str	r0, [r7, #12]
      break;
34010af8:	e05f      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI5_CLKSOURCE);
34010afa:	4845      	ldr	r0, [pc, #276]	@ (34010c10 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
34010afc:	f002 fc9e 	bl	3401343c <RCCEx_GetSPICLKFreq>
34010b00:	60f8      	str	r0, [r7, #12]
      break;
34010b02:	e05a      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI6_CLKSOURCE);
34010b04:	4843      	ldr	r0, [pc, #268]	@ (34010c14 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>)
34010b06:	f002 fc99 	bl	3401343c <RCCEx_GetSPICLKFreq>
34010b0a:	60f8      	str	r0, [r7, #12]
      break;
34010b0c:	e055      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART1_CLKSOURCE);
34010b0e:	4842      	ldr	r0, [pc, #264]	@ (34010c18 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>)
34010b10:	f003 f990 	bl	34013e34 <RCCEx_GetUSARTCLKFreq>
34010b14:	60f8      	str	r0, [r7, #12]
      break;
34010b16:	e050      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART2_CLKSOURCE);
34010b18:	4840      	ldr	r0, [pc, #256]	@ (34010c1c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>)
34010b1a:	f003 f98b 	bl	34013e34 <RCCEx_GetUSARTCLKFreq>
34010b1e:	60f8      	str	r0, [r7, #12]
      break;
34010b20:	e04b      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART3_CLKSOURCE);
34010b22:	483f      	ldr	r0, [pc, #252]	@ (34010c20 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>)
34010b24:	f003 f986 	bl	34013e34 <RCCEx_GetUSARTCLKFreq>
34010b28:	60f8      	str	r0, [r7, #12]
      break;
34010b2a:	e046      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART4_CLKSOURCE);
34010b2c:	483d      	ldr	r0, [pc, #244]	@ (34010c24 <HAL_RCCEx_GetPeriphCLKFreq+0x900>)
34010b2e:	f002 ff57 	bl	340139e0 <RCCEx_GetUARTCLKFreq>
34010b32:	60f8      	str	r0, [r7, #12]
      break;
34010b34:	e041      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART5_CLKSOURCE);
34010b36:	483c      	ldr	r0, [pc, #240]	@ (34010c28 <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
34010b38:	f002 ff52 	bl	340139e0 <RCCEx_GetUARTCLKFreq>
34010b3c:	60f8      	str	r0, [r7, #12]
      break;
34010b3e:	e03c      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART6_CLKSOURCE);
34010b40:	483a      	ldr	r0, [pc, #232]	@ (34010c2c <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
34010b42:	f003 f977 	bl	34013e34 <RCCEx_GetUSARTCLKFreq>
34010b46:	60f8      	str	r0, [r7, #12]
      break;
34010b48:	e037      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART7_CLKSOURCE);
34010b4a:	4839      	ldr	r0, [pc, #228]	@ (34010c30 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>)
34010b4c:	f002 ff48 	bl	340139e0 <RCCEx_GetUARTCLKFreq>
34010b50:	60f8      	str	r0, [r7, #12]
      break;
34010b52:	e032      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART8_CLKSOURCE);
34010b54:	4837      	ldr	r0, [pc, #220]	@ (34010c34 <HAL_RCCEx_GetPeriphCLKFreq+0x910>)
34010b56:	f002 ff43 	bl	340139e0 <RCCEx_GetUARTCLKFreq>
34010b5a:	60f8      	str	r0, [r7, #12]
      break;
34010b5c:	e02d      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART9_CLKSOURCE);
34010b5e:	4836      	ldr	r0, [pc, #216]	@ (34010c38 <HAL_RCCEx_GetPeriphCLKFreq+0x914>)
34010b60:	f002 ff3e 	bl	340139e0 <RCCEx_GetUARTCLKFreq>
34010b64:	60f8      	str	r0, [r7, #12]
      break;
34010b66:	e028      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART10_CLKSOURCE);
34010b68:	4834      	ldr	r0, [pc, #208]	@ (34010c3c <HAL_RCCEx_GetPeriphCLKFreq+0x918>)
34010b6a:	f003 f963 	bl	34013e34 <RCCEx_GetUSARTCLKFreq>
34010b6e:	60f8      	str	r0, [r7, #12]
      break;
34010b70:	e023      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY1CKREF_CLKSOURCE);
34010b72:	4833      	ldr	r0, [pc, #204]	@ (34010c40 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>)
34010b74:	f003 fc3e 	bl	340143f4 <RCCEx_GetOTGPHYCKREFCLKFreq>
34010b78:	60f8      	str	r0, [r7, #12]
      break;
34010b7a:	e01e      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
34010b7c:	4831      	ldr	r0, [pc, #196]	@ (34010c44 <HAL_RCCEx_GetPeriphCLKFreq+0x920>)
34010b7e:	f003 fb83 	bl	34014288 <RCCEx_GetOTGPHYCLKFreq>
34010b82:	60f8      	str	r0, [r7, #12]
      break;
34010b84:	e019      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY2CKREF_CLKSOURCE);
34010b86:	4830      	ldr	r0, [pc, #192]	@ (34010c48 <HAL_RCCEx_GetPeriphCLKFreq+0x924>)
34010b88:	f003 fc34 	bl	340143f4 <RCCEx_GetOTGPHYCKREFCLKFreq>
34010b8c:	60f8      	str	r0, [r7, #12]
      break;
34010b8e:	e014      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
34010b90:	482e      	ldr	r0, [pc, #184]	@ (34010c4c <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
34010b92:	f003 fb79 	bl	34014288 <RCCEx_GetOTGPHYCLKFreq>
34010b96:	60f8      	str	r0, [r7, #12]
      break;
34010b98:	e00f      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI1_CLKSOURCE);
34010b9a:	482d      	ldr	r0, [pc, #180]	@ (34010c50 <HAL_RCCEx_GetPeriphCLKFreq+0x92c>)
34010b9c:	f003 fc7a 	bl	34014494 <RCCEx_GetXSPICLKFreq>
34010ba0:	60f8      	str	r0, [r7, #12]
      break;
34010ba2:	e00a      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI2_CLKSOURCE);
34010ba4:	482b      	ldr	r0, [pc, #172]	@ (34010c54 <HAL_RCCEx_GetPeriphCLKFreq+0x930>)
34010ba6:	f003 fc75 	bl	34014494 <RCCEx_GetXSPICLKFreq>
34010baa:	60f8      	str	r0, [r7, #12]
      break;
34010bac:	e005      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
34010bae:	482a      	ldr	r0, [pc, #168]	@ (34010c58 <HAL_RCCEx_GetPeriphCLKFreq+0x934>)
34010bb0:	f003 fc70 	bl	34014494 <RCCEx_GetXSPICLKFreq>
34010bb4:	60f8      	str	r0, [r7, #12]
      break;
34010bb6:	e000      	b.n	34010bba <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      break;
34010bb8:	bf00      	nop
  }

  return frequency;
34010bba:	68fb      	ldr	r3, [r7, #12]
}
34010bbc:	4618      	mov	r0, r3
34010bbe:	3714      	adds	r7, #20
34010bc0:	46bd      	mov	sp, r7
34010bc2:	bd90      	pop	{r4, r7, pc}
34010bc4:	0700000c 	.word	0x0700000c
34010bc8:	0700040c 	.word	0x0700040c
34010bcc:	0700080c 	.word	0x0700080c
34010bd0:	07000c0c 	.word	0x07000c0c
34010bd4:	0700100c 	.word	0x0700100c
34010bd8:	0700140c 	.word	0x0700140c
34010bdc:	0700082c 	.word	0x0700082c
34010be0:	07000c2c 	.word	0x07000c2c
34010be4:	0700102c 	.word	0x0700102c
34010be8:	0700142c 	.word	0x0700142c
34010bec:	0700182c 	.word	0x0700182c
34010bf0:	07001418 	.word	0x07001418
34010bf4:	07001818 	.word	0x07001818
34010bf8:	0300001c 	.word	0x0300001c
34010bfc:	0300041c 	.word	0x0300041c
34010c00:	07000420 	.word	0x07000420
34010c04:	07000820 	.word	0x07000820
34010c08:	07000c20 	.word	0x07000c20
34010c0c:	07001020 	.word	0x07001020
34010c10:	07001420 	.word	0x07001420
34010c14:	07001820 	.word	0x07001820
34010c18:	07000030 	.word	0x07000030
34010c1c:	07000430 	.word	0x07000430
34010c20:	07000830 	.word	0x07000830
34010c24:	07000c30 	.word	0x07000c30
34010c28:	07001030 	.word	0x07001030
34010c2c:	07001430 	.word	0x07001430
34010c30:	07001830 	.word	0x07001830
34010c34:	07001c30 	.word	0x07001c30
34010c38:	07000034 	.word	0x07000034
34010c3c:	07000434 	.word	0x07000434
34010c40:	01001014 	.word	0x01001014
34010c44:	03000c14 	.word	0x03000c14
34010c48:	01001814 	.word	0x01001814
34010c4c:	03001414 	.word	0x03001414
34010c50:	03000014 	.word	0x03000014
34010c54:	03000414 	.word	0x03000414
34010c58:	03000814 	.word	0x03000814

34010c5c <HAL_RCCEx_GetPLL1CLKFreq>:
  * @brief  Return PLL1 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL1 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL1CLKFreq(void)
{
34010c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
34010c5e:	b087      	sub	sp, #28
34010c60:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34010c62:	2300      	movs	r3, #0
34010c64:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL1_IsReady() != 0U)
34010c66:	f7f8 f89b 	bl	34008da0 <LL_RCC_PLL1_IsReady>
34010c6a:	4603      	mov	r3, r0
34010c6c:	2b00      	cmp	r3, #0
34010c6e:	d02a      	beq.n	34010cc6 <HAL_RCCEx_GetPLL1CLKFreq+0x6a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
34010c70:	f7f8 f8fe 	bl	34008e70 <LL_RCC_PLL1P_IsEnabled>
34010c74:	4603      	mov	r3, r0
34010c76:	2b00      	cmp	r3, #0
34010c78:	d031      	beq.n	34010cde <HAL_RCCEx_GetPLL1CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34010c7a:	f7f8 f883 	bl	34008d84 <LL_RCC_PLL1_GetSource>
34010c7e:	4603      	mov	r3, r0
34010c80:	4618      	mov	r0, r3
34010c82:	f000 f957 	bl	34010f34 <RCCEx_GetPLLSourceFreq>
34010c86:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34010c88:	68bb      	ldr	r3, [r7, #8]
34010c8a:	2b00      	cmp	r3, #0
34010c8c:	d027      	beq.n	34010cde <HAL_RCCEx_GetPLL1CLKFreq+0x82>
      {
        divm = LL_RCC_PLL1_GetM();
34010c8e:	f7f8 f8bf 	bl	34008e10 <LL_RCC_PLL1_GetM>
34010c92:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34010c94:	687b      	ldr	r3, [r7, #4]
34010c96:	2b00      	cmp	r3, #0
34010c98:	d021      	beq.n	34010cde <HAL_RCCEx_GetPLL1CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL1_GetN(), LL_RCC_PLL1_GetFRACN(), \
34010c9a:	f7f8 f8a9 	bl	34008df0 <LL_RCC_PLL1_GetN>
34010c9e:	4605      	mov	r5, r0
34010ca0:	f7f8 f8fa 	bl	34008e98 <LL_RCC_PLL1_GetFRACN>
34010ca4:	4606      	mov	r6, r0
34010ca6:	f7f8 f8c3 	bl	34008e30 <LL_RCC_PLL1_GetP1>
34010caa:	4604      	mov	r4, r0
34010cac:	f7f8 f8d0 	bl	34008e50 <LL_RCC_PLL1_GetP2>
34010cb0:	4603      	mov	r3, r0
34010cb2:	9301      	str	r3, [sp, #4]
34010cb4:	9400      	str	r4, [sp, #0]
34010cb6:	4633      	mov	r3, r6
34010cb8:	462a      	mov	r2, r5
34010cba:	6879      	ldr	r1, [r7, #4]
34010cbc:	68b8      	ldr	r0, [r7, #8]
34010cbe:	f000 f997 	bl	34010ff0 <RCCEx_CalcPLLFreq>
34010cc2:	60f8      	str	r0, [r7, #12]
34010cc4:	e00b      	b.n	34010cde <HAL_RCCEx_GetPLL1CLKFreq+0x82>
                                            LL_RCC_PLL1_GetP1(), LL_RCC_PLL1_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL1_IsEnabledBypass() != 0U)
34010cc6:	f7f8 f87f 	bl	34008dc8 <LL_RCC_PLL1_IsEnabledBypass>
34010cca:	4603      	mov	r3, r0
34010ccc:	2b00      	cmp	r3, #0
34010cce:	d006      	beq.n	34010cde <HAL_RCCEx_GetPLL1CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34010cd0:	f7f8 f858 	bl	34008d84 <LL_RCC_PLL1_GetSource>
34010cd4:	4603      	mov	r3, r0
34010cd6:	4618      	mov	r0, r3
34010cd8:	f000 f92c 	bl	34010f34 <RCCEx_GetPLLSourceFreq>
34010cdc:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34010cde:	68fb      	ldr	r3, [r7, #12]
}
34010ce0:	4618      	mov	r0, r3
34010ce2:	3714      	adds	r7, #20
34010ce4:	46bd      	mov	sp, r7
34010ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}

34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>:
  * @brief  Return PLL2 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL2 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL2CLKFreq(void)
{
34010ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
34010cea:	b087      	sub	sp, #28
34010cec:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34010cee:	2300      	movs	r3, #0
34010cf0:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL2_IsReady() != 0U)
34010cf2:	f7f8 f8ed 	bl	34008ed0 <LL_RCC_PLL2_IsReady>
34010cf6:	4603      	mov	r3, r0
34010cf8:	2b00      	cmp	r3, #0
34010cfa:	d02a      	beq.n	34010d52 <HAL_RCCEx_GetPLL2CLKFreq+0x6a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
34010cfc:	f7f8 f950 	bl	34008fa0 <LL_RCC_PLL2P_IsEnabled>
34010d00:	4603      	mov	r3, r0
34010d02:	2b00      	cmp	r3, #0
34010d04:	d031      	beq.n	34010d6a <HAL_RCCEx_GetPLL2CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
34010d06:	f7f8 f8d5 	bl	34008eb4 <LL_RCC_PLL2_GetSource>
34010d0a:	4603      	mov	r3, r0
34010d0c:	4618      	mov	r0, r3
34010d0e:	f000 f911 	bl	34010f34 <RCCEx_GetPLLSourceFreq>
34010d12:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34010d14:	68bb      	ldr	r3, [r7, #8]
34010d16:	2b00      	cmp	r3, #0
34010d18:	d027      	beq.n	34010d6a <HAL_RCCEx_GetPLL2CLKFreq+0x82>
      {

        divm = LL_RCC_PLL2_GetM();
34010d1a:	f7f8 f911 	bl	34008f40 <LL_RCC_PLL2_GetM>
34010d1e:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34010d20:	687b      	ldr	r3, [r7, #4]
34010d22:	2b00      	cmp	r3, #0
34010d24:	d021      	beq.n	34010d6a <HAL_RCCEx_GetPLL2CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL2_GetN(), LL_RCC_PLL2_GetFRACN(), \
34010d26:	f7f8 f8fb 	bl	34008f20 <LL_RCC_PLL2_GetN>
34010d2a:	4605      	mov	r5, r0
34010d2c:	f7f8 f94c 	bl	34008fc8 <LL_RCC_PLL2_GetFRACN>
34010d30:	4606      	mov	r6, r0
34010d32:	f7f8 f915 	bl	34008f60 <LL_RCC_PLL2_GetP1>
34010d36:	4604      	mov	r4, r0
34010d38:	f7f8 f922 	bl	34008f80 <LL_RCC_PLL2_GetP2>
34010d3c:	4603      	mov	r3, r0
34010d3e:	9301      	str	r3, [sp, #4]
34010d40:	9400      	str	r4, [sp, #0]
34010d42:	4633      	mov	r3, r6
34010d44:	462a      	mov	r2, r5
34010d46:	6879      	ldr	r1, [r7, #4]
34010d48:	68b8      	ldr	r0, [r7, #8]
34010d4a:	f000 f951 	bl	34010ff0 <RCCEx_CalcPLLFreq>
34010d4e:	60f8      	str	r0, [r7, #12]
34010d50:	e00b      	b.n	34010d6a <HAL_RCCEx_GetPLL2CLKFreq+0x82>
                                            LL_RCC_PLL2_GetP1(), LL_RCC_PLL2_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL2_IsEnabledBypass() != 0U)
34010d52:	f7f8 f8d1 	bl	34008ef8 <LL_RCC_PLL2_IsEnabledBypass>
34010d56:	4603      	mov	r3, r0
34010d58:	2b00      	cmp	r3, #0
34010d5a:	d006      	beq.n	34010d6a <HAL_RCCEx_GetPLL2CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
34010d5c:	f7f8 f8aa 	bl	34008eb4 <LL_RCC_PLL2_GetSource>
34010d60:	4603      	mov	r3, r0
34010d62:	4618      	mov	r0, r3
34010d64:	f000 f8e6 	bl	34010f34 <RCCEx_GetPLLSourceFreq>
34010d68:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34010d6a:	68fb      	ldr	r3, [r7, #12]
}
34010d6c:	4618      	mov	r0, r3
34010d6e:	3714      	adds	r7, #20
34010d70:	46bd      	mov	sp, r7
34010d72:	bdf0      	pop	{r4, r5, r6, r7, pc}

34010d74 <HAL_RCCEx_GetPLL3CLKFreq>:
  * @brief  Return PLL3 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL3 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL3CLKFreq(void)
{
34010d74:	b5f0      	push	{r4, r5, r6, r7, lr}
34010d76:	b087      	sub	sp, #28
34010d78:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34010d7a:	2300      	movs	r3, #0
34010d7c:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL3_IsReady() != 0U)
34010d7e:	f7f8 f93f 	bl	34009000 <LL_RCC_PLL3_IsReady>
34010d82:	4603      	mov	r3, r0
34010d84:	2b00      	cmp	r3, #0
34010d86:	d02a      	beq.n	34010dde <HAL_RCCEx_GetPLL3CLKFreq+0x6a>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
34010d88:	f7f8 f9a2 	bl	340090d0 <LL_RCC_PLL3P_IsEnabled>
34010d8c:	4603      	mov	r3, r0
34010d8e:	2b00      	cmp	r3, #0
34010d90:	d031      	beq.n	34010df6 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
34010d92:	f7f8 f927 	bl	34008fe4 <LL_RCC_PLL3_GetSource>
34010d96:	4603      	mov	r3, r0
34010d98:	4618      	mov	r0, r3
34010d9a:	f000 f8cb 	bl	34010f34 <RCCEx_GetPLLSourceFreq>
34010d9e:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34010da0:	68bb      	ldr	r3, [r7, #8]
34010da2:	2b00      	cmp	r3, #0
34010da4:	d027      	beq.n	34010df6 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
      {
        divm = LL_RCC_PLL3_GetM();
34010da6:	f7f8 f963 	bl	34009070 <LL_RCC_PLL3_GetM>
34010daa:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34010dac:	687b      	ldr	r3, [r7, #4]
34010dae:	2b00      	cmp	r3, #0
34010db0:	d021      	beq.n	34010df6 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL3_GetN(), LL_RCC_PLL3_GetFRACN(), \
34010db2:	f7f8 f94d 	bl	34009050 <LL_RCC_PLL3_GetN>
34010db6:	4605      	mov	r5, r0
34010db8:	f7f8 f99e 	bl	340090f8 <LL_RCC_PLL3_GetFRACN>
34010dbc:	4606      	mov	r6, r0
34010dbe:	f7f8 f967 	bl	34009090 <LL_RCC_PLL3_GetP1>
34010dc2:	4604      	mov	r4, r0
34010dc4:	f7f8 f974 	bl	340090b0 <LL_RCC_PLL3_GetP2>
34010dc8:	4603      	mov	r3, r0
34010dca:	9301      	str	r3, [sp, #4]
34010dcc:	9400      	str	r4, [sp, #0]
34010dce:	4633      	mov	r3, r6
34010dd0:	462a      	mov	r2, r5
34010dd2:	6879      	ldr	r1, [r7, #4]
34010dd4:	68b8      	ldr	r0, [r7, #8]
34010dd6:	f000 f90b 	bl	34010ff0 <RCCEx_CalcPLLFreq>
34010dda:	60f8      	str	r0, [r7, #12]
34010ddc:	e00b      	b.n	34010df6 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
                                            LL_RCC_PLL3_GetP1(), LL_RCC_PLL3_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL3_IsEnabledBypass() != 0U)
34010dde:	f7f8 f923 	bl	34009028 <LL_RCC_PLL3_IsEnabledBypass>
34010de2:	4603      	mov	r3, r0
34010de4:	2b00      	cmp	r3, #0
34010de6:	d006      	beq.n	34010df6 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
34010de8:	f7f8 f8fc 	bl	34008fe4 <LL_RCC_PLL3_GetSource>
34010dec:	4603      	mov	r3, r0
34010dee:	4618      	mov	r0, r3
34010df0:	f000 f8a0 	bl	34010f34 <RCCEx_GetPLLSourceFreq>
34010df4:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34010df6:	68fb      	ldr	r3, [r7, #12]
}
34010df8:	4618      	mov	r0, r3
34010dfa:	3714      	adds	r7, #20
34010dfc:	46bd      	mov	sp, r7
34010dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}

34010e00 <HAL_RCCEx_GetPLL4CLKFreq>:
  * @brief  Return PLL4 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL4 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL4CLKFreq(void)
{
34010e00:	b5f0      	push	{r4, r5, r6, r7, lr}
34010e02:	b087      	sub	sp, #28
34010e04:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34010e06:	2300      	movs	r3, #0
34010e08:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL4_IsReady() != 0U)
34010e0a:	f7f8 f991 	bl	34009130 <LL_RCC_PLL4_IsReady>
34010e0e:	4603      	mov	r3, r0
34010e10:	2b00      	cmp	r3, #0
34010e12:	d02a      	beq.n	34010e6a <HAL_RCCEx_GetPLL4CLKFreq+0x6a>
  {
    if (LL_RCC_PLL4P_IsEnabled() != 0U)
34010e14:	f7f8 f9f4 	bl	34009200 <LL_RCC_PLL4P_IsEnabled>
34010e18:	4603      	mov	r3, r0
34010e1a:	2b00      	cmp	r3, #0
34010e1c:	d031      	beq.n	34010e82 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
34010e1e:	f7f8 f979 	bl	34009114 <LL_RCC_PLL4_GetSource>
34010e22:	4603      	mov	r3, r0
34010e24:	4618      	mov	r0, r3
34010e26:	f000 f885 	bl	34010f34 <RCCEx_GetPLLSourceFreq>
34010e2a:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34010e2c:	68bb      	ldr	r3, [r7, #8]
34010e2e:	2b00      	cmp	r3, #0
34010e30:	d027      	beq.n	34010e82 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
      {

        divm = LL_RCC_PLL4_GetM();
34010e32:	f7f8 f9b5 	bl	340091a0 <LL_RCC_PLL4_GetM>
34010e36:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34010e38:	687b      	ldr	r3, [r7, #4]
34010e3a:	2b00      	cmp	r3, #0
34010e3c:	d021      	beq.n	34010e82 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL4_GetN(), LL_RCC_PLL4_GetFRACN(), \
34010e3e:	f7f8 f99f 	bl	34009180 <LL_RCC_PLL4_GetN>
34010e42:	4605      	mov	r5, r0
34010e44:	f7f8 f9f0 	bl	34009228 <LL_RCC_PLL4_GetFRACN>
34010e48:	4606      	mov	r6, r0
34010e4a:	f7f8 f9b9 	bl	340091c0 <LL_RCC_PLL4_GetP1>
34010e4e:	4604      	mov	r4, r0
34010e50:	f7f8 f9c6 	bl	340091e0 <LL_RCC_PLL4_GetP2>
34010e54:	4603      	mov	r3, r0
34010e56:	9301      	str	r3, [sp, #4]
34010e58:	9400      	str	r4, [sp, #0]
34010e5a:	4633      	mov	r3, r6
34010e5c:	462a      	mov	r2, r5
34010e5e:	6879      	ldr	r1, [r7, #4]
34010e60:	68b8      	ldr	r0, [r7, #8]
34010e62:	f000 f8c5 	bl	34010ff0 <RCCEx_CalcPLLFreq>
34010e66:	60f8      	str	r0, [r7, #12]
34010e68:	e00b      	b.n	34010e82 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
                                            LL_RCC_PLL4_GetP1(), LL_RCC_PLL4_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL4_IsEnabledBypass() != 0U)
34010e6a:	f7f8 f975 	bl	34009158 <LL_RCC_PLL4_IsEnabledBypass>
34010e6e:	4603      	mov	r3, r0
34010e70:	2b00      	cmp	r3, #0
34010e72:	d006      	beq.n	34010e82 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
34010e74:	f7f8 f94e 	bl	34009114 <LL_RCC_PLL4_GetSource>
34010e78:	4603      	mov	r3, r0
34010e7a:	4618      	mov	r0, r3
34010e7c:	f000 f85a 	bl	34010f34 <RCCEx_GetPLLSourceFreq>
34010e80:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34010e82:	68fb      	ldr	r3, [r7, #12]
}
34010e84:	4618      	mov	r0, r3
34010e86:	3714      	adds	r7, #20
34010e88:	46bd      	mov	sp, r7
34010e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

34010e8c <RCCEx_GetHCLKFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCCEx_GetHCLKFreq(uint32_t SYSCLK_Frequency)
{
34010e8c:	b580      	push	{r7, lr}
34010e8e:	b082      	sub	sp, #8
34010e90:	af00      	add	r7, sp, #0
34010e92:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
34010e94:	f7f7 fb60 	bl	34008558 <LL_RCC_GetAHBPrescaler>
34010e98:	4603      	mov	r3, r0
34010e9a:	0d1b      	lsrs	r3, r3, #20
34010e9c:	f003 0307 	and.w	r3, r3, #7
34010ea0:	687a      	ldr	r2, [r7, #4]
34010ea2:	fa22 f303 	lsr.w	r3, r2, r3
}
34010ea6:	4618      	mov	r0, r3
34010ea8:	3708      	adds	r7, #8
34010eaa:	46bd      	mov	sp, r7
34010eac:	bd80      	pop	{r7, pc}

34010eae <RCCEx_GetPCLK1Freq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK1Freq(uint32_t HCLK_Frequency)
{
34010eae:	b580      	push	{r7, lr}
34010eb0:	b082      	sub	sp, #8
34010eb2:	af00      	add	r7, sp, #0
34010eb4:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
34010eb6:	f7f7 fb5d 	bl	34008574 <LL_RCC_GetAPB1Prescaler>
34010eba:	4603      	mov	r3, r0
34010ebc:	f003 0307 	and.w	r3, r3, #7
34010ec0:	687a      	ldr	r2, [r7, #4]
34010ec2:	fa22 f303 	lsr.w	r3, r2, r3
}
34010ec6:	4618      	mov	r0, r3
34010ec8:	3708      	adds	r7, #8
34010eca:	46bd      	mov	sp, r7
34010ecc:	bd80      	pop	{r7, pc}

34010ece <RCCEx_GetPCLK2Freq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK2Freq(uint32_t HCLK_Frequency)
{
34010ece:	b580      	push	{r7, lr}
34010ed0:	b082      	sub	sp, #8
34010ed2:	af00      	add	r7, sp, #0
34010ed4:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
34010ed6:	f7f7 fb5b 	bl	34008590 <LL_RCC_GetAPB2Prescaler>
34010eda:	4603      	mov	r3, r0
34010edc:	091b      	lsrs	r3, r3, #4
34010ede:	f003 0307 	and.w	r3, r3, #7
34010ee2:	687a      	ldr	r2, [r7, #4]
34010ee4:	fa22 f303 	lsr.w	r3, r2, r3
}
34010ee8:	4618      	mov	r0, r3
34010eea:	3708      	adds	r7, #8
34010eec:	46bd      	mov	sp, r7
34010eee:	bd80      	pop	{r7, pc}

34010ef0 <RCCEx_GetPCLK4Freq>:
  * @brief  Return PCLK4 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK4 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK4Freq(uint32_t HCLK_Frequency)
{
34010ef0:	b580      	push	{r7, lr}
34010ef2:	b082      	sub	sp, #8
34010ef4:	af00      	add	r7, sp, #0
34010ef6:	6078      	str	r0, [r7, #4]
  /* PCLK4 clock frequency */
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
34010ef8:	f7f7 fb58 	bl	340085ac <LL_RCC_GetAPB4Prescaler>
34010efc:	4603      	mov	r3, r0
34010efe:	0b1b      	lsrs	r3, r3, #12
34010f00:	f003 0307 	and.w	r3, r3, #7
34010f04:	687a      	ldr	r2, [r7, #4]
34010f06:	fa22 f303 	lsr.w	r3, r2, r3
}
34010f0a:	4618      	mov	r0, r3
34010f0c:	3708      	adds	r7, #8
34010f0e:	46bd      	mov	sp, r7
34010f10:	bd80      	pop	{r7, pc}

34010f12 <RCCEx_GetPCLK5Freq>:
  * @brief  Return PCLK5 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK5 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK5Freq(uint32_t HCLK_Frequency)
{
34010f12:	b580      	push	{r7, lr}
34010f14:	b082      	sub	sp, #8
34010f16:	af00      	add	r7, sp, #0
34010f18:	6078      	str	r0, [r7, #4]
  /* PCLK5 clock frequency */
  return LL_RCC_CALC_PCLK5_FREQ(HCLK_Frequency, LL_RCC_GetAPB5Prescaler());
34010f1a:	f7f7 fb55 	bl	340085c8 <LL_RCC_GetAPB5Prescaler>
34010f1e:	4603      	mov	r3, r0
34010f20:	0c1b      	lsrs	r3, r3, #16
34010f22:	f003 0307 	and.w	r3, r3, #7
34010f26:	687a      	ldr	r2, [r7, #4]
34010f28:	fa22 f303 	lsr.w	r3, r2, r3
}
34010f2c:	4618      	mov	r0, r3
34010f2e:	3708      	adds	r7, #8
34010f30:	46bd      	mov	sp, r7
34010f32:	bd80      	pop	{r7, pc}

34010f34 <RCCEx_GetPLLSourceFreq>:
  * @brief  Return PLL source clock frequency
  * @param  PLLsource PLL source clock
  * @retval PLL source clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPLLSourceFreq(uint32_t PLLsource)
{
34010f34:	b580      	push	{r7, lr}
34010f36:	b084      	sub	sp, #16
34010f38:	af00      	add	r7, sp, #0
34010f3a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = RCC_PERIPH_FREQUENCY_NO;
34010f3c:	2300      	movs	r3, #0
34010f3e:	60fb      	str	r3, [r7, #12]

  switch (PLLsource)
34010f40:	687b      	ldr	r3, [r7, #4]
34010f42:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34010f46:	d039      	beq.n	34010fbc <RCCEx_GetPLLSourceFreq+0x88>
34010f48:	687b      	ldr	r3, [r7, #4]
34010f4a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34010f4e:	d838      	bhi.n	34010fc2 <RCCEx_GetPLLSourceFreq+0x8e>
34010f50:	687b      	ldr	r3, [r7, #4]
34010f52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34010f56:	d029      	beq.n	34010fac <RCCEx_GetPLLSourceFreq+0x78>
34010f58:	687b      	ldr	r3, [r7, #4]
34010f5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34010f5e:	d830      	bhi.n	34010fc2 <RCCEx_GetPLLSourceFreq+0x8e>
34010f60:	687b      	ldr	r3, [r7, #4]
34010f62:	2b00      	cmp	r3, #0
34010f64:	d004      	beq.n	34010f70 <RCCEx_GetPLLSourceFreq+0x3c>
34010f66:	687b      	ldr	r3, [r7, #4]
34010f68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34010f6c:	d00e      	beq.n	34010f8c <RCCEx_GetPLLSourceFreq+0x58>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
      break;

    default:
      /* unexpected case */
      break;
34010f6e:	e028      	b.n	34010fc2 <RCCEx_GetPLLSourceFreq+0x8e>
      if (LL_RCC_HSI_IsReady() != 0U)
34010f70:	f7f7 fa92 	bl	34008498 <LL_RCC_HSI_IsReady>
34010f74:	4603      	mov	r3, r0
34010f76:	2b00      	cmp	r3, #0
34010f78:	d025      	beq.n	34010fc6 <RCCEx_GetPLLSourceFreq+0x92>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34010f7a:	f7f7 fa9f 	bl	340084bc <LL_RCC_HSI_GetDivider>
34010f7e:	4603      	mov	r3, r0
34010f80:	09db      	lsrs	r3, r3, #7
34010f82:	4a16      	ldr	r2, [pc, #88]	@ (34010fdc <RCCEx_GetPLLSourceFreq+0xa8>)
34010f84:	fa22 f303 	lsr.w	r3, r2, r3
34010f88:	60fb      	str	r3, [r7, #12]
      break;
34010f8a:	e01c      	b.n	34010fc6 <RCCEx_GetPLLSourceFreq+0x92>
      if (LL_RCC_MSI_IsReady() != 0U)
34010f8c:	f7f7 faa4 	bl	340084d8 <LL_RCC_MSI_IsReady>
34010f90:	4603      	mov	r3, r0
34010f92:	2b00      	cmp	r3, #0
34010f94:	d019      	beq.n	34010fca <RCCEx_GetPLLSourceFreq+0x96>
        if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
34010f96:	f7f7 fab1 	bl	340084fc <LL_RCC_MSI_GetFrequency>
34010f9a:	4603      	mov	r3, r0
34010f9c:	2b00      	cmp	r3, #0
34010f9e:	d102      	bne.n	34010fa6 <RCCEx_GetPLLSourceFreq+0x72>
          pllinputfreq = MSI_VALUE;
34010fa0:	4b0f      	ldr	r3, [pc, #60]	@ (34010fe0 <RCCEx_GetPLLSourceFreq+0xac>)
34010fa2:	60fb      	str	r3, [r7, #12]
      break;
34010fa4:	e011      	b.n	34010fca <RCCEx_GetPLLSourceFreq+0x96>
          pllinputfreq = 16000000UL;
34010fa6:	4b0f      	ldr	r3, [pc, #60]	@ (34010fe4 <RCCEx_GetPLLSourceFreq+0xb0>)
34010fa8:	60fb      	str	r3, [r7, #12]
      break;
34010faa:	e00e      	b.n	34010fca <RCCEx_GetPLLSourceFreq+0x96>
      if (LL_RCC_HSE_IsReady() != 0U)
34010fac:	f7f7 fa62 	bl	34008474 <LL_RCC_HSE_IsReady>
34010fb0:	4603      	mov	r3, r0
34010fb2:	2b00      	cmp	r3, #0
34010fb4:	d00b      	beq.n	34010fce <RCCEx_GetPLLSourceFreq+0x9a>
        pllinputfreq = HSE_VALUE;
34010fb6:	4b0c      	ldr	r3, [pc, #48]	@ (34010fe8 <RCCEx_GetPLLSourceFreq+0xb4>)
34010fb8:	60fb      	str	r3, [r7, #12]
      break;
34010fba:	e008      	b.n	34010fce <RCCEx_GetPLLSourceFreq+0x9a>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
34010fbc:	4b0b      	ldr	r3, [pc, #44]	@ (34010fec <RCCEx_GetPLLSourceFreq+0xb8>)
34010fbe:	60fb      	str	r3, [r7, #12]
      break;
34010fc0:	e006      	b.n	34010fd0 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34010fc2:	bf00      	nop
34010fc4:	e004      	b.n	34010fd0 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34010fc6:	bf00      	nop
34010fc8:	e002      	b.n	34010fd0 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34010fca:	bf00      	nop
34010fcc:	e000      	b.n	34010fd0 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34010fce:	bf00      	nop
  }

  return pllinputfreq;
34010fd0:	68fb      	ldr	r3, [r7, #12]
}
34010fd2:	4618      	mov	r0, r3
34010fd4:	3710      	adds	r7, #16
34010fd6:	46bd      	mov	sp, r7
34010fd8:	bd80      	pop	{r7, pc}
34010fda:	bf00      	nop
34010fdc:	03d09000 	.word	0x03d09000
34010fe0:	003d0900 	.word	0x003d0900
34010fe4:	00f42400 	.word	0x00f42400
34010fe8:	02dc6c00 	.word	0x02dc6c00
34010fec:	00bb8000 	.word	0x00bb8000

34010ff0 <RCCEx_CalcPLLFreq>:
  * @param  P2     VCO output divider P2 between 1 and 7
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCCEx_CalcPLLFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t P1,
                                  uint32_t P2)
{
34010ff0:	b480      	push	{r7}
34010ff2:	b087      	sub	sp, #28
34010ff4:	af00      	add	r7, sp, #0
34010ff6:	60f8      	str	r0, [r7, #12]
34010ff8:	60b9      	str	r1, [r7, #8]
34010ffa:	607a      	str	r2, [r7, #4]
34010ffc:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq * ((float_t)N + ((float_t)FRACN / (float_t)0x1000000))) / (float_t)M;
34010ffe:	68fb      	ldr	r3, [r7, #12]
34011000:	ee07 3a90 	vmov	s15, r3
34011004:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34011008:	687b      	ldr	r3, [r7, #4]
3401100a:	ee07 3a90 	vmov	s15, r3
3401100e:	eef8 6a67 	vcvt.f32.u32	s13, s15
34011012:	683b      	ldr	r3, [r7, #0]
34011014:	ee07 3a90 	vmov	s15, r3
34011018:	eeb8 6a67 	vcvt.f32.u32	s12, s15
3401101c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 34011084 <RCCEx_CalcPLLFreq+0x94>
34011020:	eec6 7a25 	vdiv.f32	s15, s12, s11
34011024:	ee76 7aa7 	vadd.f32	s15, s13, s15
34011028:	ee67 6a27 	vmul.f32	s13, s14, s15
3401102c:	68bb      	ldr	r3, [r7, #8]
3401102e:	ee07 3a90 	vmov	s15, r3
34011032:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34011036:	eec6 7a87 	vdiv.f32	s15, s13, s14
3401103a:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)P1;
3401103e:	6a3b      	ldr	r3, [r7, #32]
34011040:	ee07 3a90 	vmov	s15, r3
34011044:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34011048:	edd7 6a05 	vldr	s13, [r7, #20]
3401104c:	eec6 7a87 	vdiv.f32	s15, s13, s14
34011050:	edc7 7a05 	vstr	s15, [r7, #20]
  freq = freq / (float_t)P2;
34011054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34011056:	ee07 3a90 	vmov	s15, r3
3401105a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3401105e:	edd7 6a05 	vldr	s13, [r7, #20]
34011062:	eec6 7a87 	vdiv.f32	s15, s13, s14
34011066:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
3401106a:	edd7 7a05 	vldr	s15, [r7, #20]
3401106e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34011072:	ee17 3a90 	vmov	r3, s15
}
34011076:	4618      	mov	r0, r3
34011078:	371c      	adds	r7, #28
3401107a:	46bd      	mov	sp, r7
3401107c:	f85d 7b04 	ldr.w	r7, [sp], #4
34011080:	4770      	bx	lr
34011082:	bf00      	nop
34011084:	4b800000 	.word	0x4b800000

34011088 <RCCEx_GetADCCLKFreq>:
  *         @arg @ref RCCEx_ADC_Clock_Source
  * @retval ADC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADCCLKFreq(uint32_t ADCxSource)
{
34011088:	b590      	push	{r4, r7, lr}
3401108a:	b085      	sub	sp, #20
3401108c:	af00      	add	r7, sp, #0
3401108e:	6078      	str	r0, [r7, #4]
  uint32_t adc_frequency = RCC_PERIPH_FREQUENCY_NO;
34011090:	2300      	movs	r3, #0
34011092:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADCClockSource(ADCxSource))
34011094:	6878      	ldr	r0, [r7, #4]
34011096:	f7f7 fcb5 	bl	34008a04 <LL_RCC_GetADCClockSource>
3401109a:	4603      	mov	r3, r0
3401109c:	2b70      	cmp	r3, #112	@ 0x70
3401109e:	f000 80d1 	beq.w	34011244 <RCCEx_GetADCCLKFreq+0x1bc>
340110a2:	2b70      	cmp	r3, #112	@ 0x70
340110a4:	f200 80d8 	bhi.w	34011258 <RCCEx_GetADCCLKFreq+0x1d0>
340110a8:	2b60      	cmp	r3, #96	@ 0x60
340110aa:	f000 80c8 	beq.w	3401123e <RCCEx_GetADCCLKFreq+0x1b6>
340110ae:	2b60      	cmp	r3, #96	@ 0x60
340110b0:	f200 80d2 	bhi.w	34011258 <RCCEx_GetADCCLKFreq+0x1d0>
340110b4:	2b50      	cmp	r3, #80	@ 0x50
340110b6:	f000 80ac 	beq.w	34011212 <RCCEx_GetADCCLKFreq+0x18a>
340110ba:	2b50      	cmp	r3, #80	@ 0x50
340110bc:	f200 80cc 	bhi.w	34011258 <RCCEx_GetADCCLKFreq+0x1d0>
340110c0:	2b40      	cmp	r3, #64	@ 0x40
340110c2:	f000 80b4 	beq.w	3401122e <RCCEx_GetADCCLKFreq+0x1a6>
340110c6:	2b40      	cmp	r3, #64	@ 0x40
340110c8:	f200 80c6 	bhi.w	34011258 <RCCEx_GetADCCLKFreq+0x1d0>
340110cc:	2b30      	cmp	r3, #48	@ 0x30
340110ce:	d05d      	beq.n	3401118c <RCCEx_GetADCCLKFreq+0x104>
340110d0:	2b30      	cmp	r3, #48	@ 0x30
340110d2:	f200 80c1 	bhi.w	34011258 <RCCEx_GetADCCLKFreq+0x1d0>
340110d6:	2b20      	cmp	r3, #32
340110d8:	d014      	beq.n	34011104 <RCCEx_GetADCCLKFreq+0x7c>
340110da:	2b20      	cmp	r3, #32
340110dc:	f200 80bc 	bhi.w	34011258 <RCCEx_GetADCCLKFreq+0x1d0>
340110e0:	2b00      	cmp	r3, #0
340110e2:	d002      	beq.n	340110ea <RCCEx_GetADCCLKFreq+0x62>
340110e4:	2b10      	cmp	r3, #16
340110e6:	d008      	beq.n	340110fa <RCCEx_GetADCCLKFreq+0x72>
      adc_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
340110e8:	e0b6      	b.n	34011258 <RCCEx_GetADCCLKFreq+0x1d0>
      adc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
340110ea:	f7f6 fdd7 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
340110ee:	4603      	mov	r3, r0
340110f0:	4618      	mov	r0, r3
340110f2:	f7ff fecb 	bl	34010e8c <RCCEx_GetHCLKFreq>
340110f6:	60f8      	str	r0, [r7, #12]
      break;
340110f8:	e0b7      	b.n	3401126a <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340110fa:	2007      	movs	r0, #7
340110fc:	f000 f9b2 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
34011100:	60f8      	str	r0, [r7, #12]
      break;
34011102:	e0b2      	b.n	3401126a <RCCEx_GetADCCLKFreq+0x1e2>
      if (LL_RCC_IC7_IsEnabled() != 0U)
34011104:	f7f8 f96c 	bl	340093e0 <LL_RCC_IC7_IsEnabled>
34011108:	4603      	mov	r3, r0
3401110a:	2b00      	cmp	r3, #0
3401110c:	f000 80a6 	beq.w	3401125c <RCCEx_GetADCCLKFreq+0x1d4>
        ic_divider = LL_RCC_IC7_GetDivider();
34011110:	f7f8 f988 	bl	34009424 <LL_RCC_IC7_GetDivider>
34011114:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34011116:	f7f8 f977 	bl	34009408 <LL_RCC_IC7_GetSource>
3401111a:	4603      	mov	r3, r0
3401111c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011120:	d029      	beq.n	34011176 <RCCEx_GetADCCLKFreq+0xee>
34011122:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011126:	d82f      	bhi.n	34011188 <RCCEx_GetADCCLKFreq+0x100>
34011128:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401112c:	d01a      	beq.n	34011164 <RCCEx_GetADCCLKFreq+0xdc>
3401112e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011132:	d829      	bhi.n	34011188 <RCCEx_GetADCCLKFreq+0x100>
34011134:	2b00      	cmp	r3, #0
34011136:	d003      	beq.n	34011140 <RCCEx_GetADCCLKFreq+0xb8>
34011138:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401113c:	d009      	beq.n	34011152 <RCCEx_GetADCCLKFreq+0xca>
            break;
3401113e:	e023      	b.n	34011188 <RCCEx_GetADCCLKFreq+0x100>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011140:	f7ff fd8c 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011144:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34011146:	68fa      	ldr	r2, [r7, #12]
34011148:	68bb      	ldr	r3, [r7, #8]
3401114a:	fbb2 f3f3 	udiv	r3, r2, r3
3401114e:	60fb      	str	r3, [r7, #12]
            break;
34011150:	e01b      	b.n	3401118a <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011152:	f7ff fdc9 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011156:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34011158:	68fa      	ldr	r2, [r7, #12]
3401115a:	68bb      	ldr	r3, [r7, #8]
3401115c:	fbb2 f3f3 	udiv	r3, r2, r3
34011160:	60fb      	str	r3, [r7, #12]
            break;
34011162:	e012      	b.n	3401118a <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011164:	f7ff fe06 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011168:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3401116a:	68fa      	ldr	r2, [r7, #12]
3401116c:	68bb      	ldr	r3, [r7, #8]
3401116e:	fbb2 f3f3 	udiv	r3, r2, r3
34011172:	60fb      	str	r3, [r7, #12]
            break;
34011174:	e009      	b.n	3401118a <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011176:	f7ff fe43 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
3401117a:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3401117c:	68fa      	ldr	r2, [r7, #12]
3401117e:	68bb      	ldr	r3, [r7, #8]
34011180:	fbb2 f3f3 	udiv	r3, r2, r3
34011184:	60fb      	str	r3, [r7, #12]
            break;
34011186:	e000      	b.n	3401118a <RCCEx_GetADCCLKFreq+0x102>
            break;
34011188:	bf00      	nop
      break;
3401118a:	e067      	b.n	3401125c <RCCEx_GetADCCLKFreq+0x1d4>
      if (LL_RCC_IC8_IsEnabled() != 0U)
3401118c:	f7f8 f968 	bl	34009460 <LL_RCC_IC8_IsEnabled>
34011190:	4603      	mov	r3, r0
34011192:	2b00      	cmp	r3, #0
34011194:	d064      	beq.n	34011260 <RCCEx_GetADCCLKFreq+0x1d8>
        ic_divider = LL_RCC_IC8_GetDivider();
34011196:	f7f8 f985 	bl	340094a4 <LL_RCC_IC8_GetDivider>
3401119a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3401119c:	f7f8 f974 	bl	34009488 <LL_RCC_IC8_GetSource>
340111a0:	4603      	mov	r3, r0
340111a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340111a6:	d029      	beq.n	340111fc <RCCEx_GetADCCLKFreq+0x174>
340111a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340111ac:	d82f      	bhi.n	3401120e <RCCEx_GetADCCLKFreq+0x186>
340111ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340111b2:	d01a      	beq.n	340111ea <RCCEx_GetADCCLKFreq+0x162>
340111b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340111b8:	d829      	bhi.n	3401120e <RCCEx_GetADCCLKFreq+0x186>
340111ba:	2b00      	cmp	r3, #0
340111bc:	d003      	beq.n	340111c6 <RCCEx_GetADCCLKFreq+0x13e>
340111be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340111c2:	d009      	beq.n	340111d8 <RCCEx_GetADCCLKFreq+0x150>
            break;
340111c4:	e023      	b.n	3401120e <RCCEx_GetADCCLKFreq+0x186>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340111c6:	f7ff fd49 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340111ca:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
340111cc:	68fa      	ldr	r2, [r7, #12]
340111ce:	68bb      	ldr	r3, [r7, #8]
340111d0:	fbb2 f3f3 	udiv	r3, r2, r3
340111d4:	60fb      	str	r3, [r7, #12]
            break;
340111d6:	e01b      	b.n	34011210 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340111d8:	f7ff fd86 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340111dc:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
340111de:	68fa      	ldr	r2, [r7, #12]
340111e0:	68bb      	ldr	r3, [r7, #8]
340111e2:	fbb2 f3f3 	udiv	r3, r2, r3
340111e6:	60fb      	str	r3, [r7, #12]
            break;
340111e8:	e012      	b.n	34011210 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340111ea:	f7ff fdc3 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
340111ee:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
340111f0:	68fa      	ldr	r2, [r7, #12]
340111f2:	68bb      	ldr	r3, [r7, #8]
340111f4:	fbb2 f3f3 	udiv	r3, r2, r3
340111f8:	60fb      	str	r3, [r7, #12]
            break;
340111fa:	e009      	b.n	34011210 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340111fc:	f7ff fe00 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011200:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34011202:	68fa      	ldr	r2, [r7, #12]
34011204:	68bb      	ldr	r3, [r7, #8]
34011206:	fbb2 f3f3 	udiv	r3, r2, r3
3401120a:	60fb      	str	r3, [r7, #12]
            break;
3401120c:	e000      	b.n	34011210 <RCCEx_GetADCCLKFreq+0x188>
            break;
3401120e:	bf00      	nop
      break;
34011210:	e026      	b.n	34011260 <RCCEx_GetADCCLKFreq+0x1d8>
      if (LL_RCC_HSI_IsReady() != 0U)
34011212:	f7f7 f941 	bl	34008498 <LL_RCC_HSI_IsReady>
34011216:	4603      	mov	r3, r0
34011218:	2b00      	cmp	r3, #0
3401121a:	d023      	beq.n	34011264 <RCCEx_GetADCCLKFreq+0x1dc>
        adc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3401121c:	f7f7 f94e 	bl	340084bc <LL_RCC_HSI_GetDivider>
34011220:	4603      	mov	r3, r0
34011222:	09db      	lsrs	r3, r3, #7
34011224:	4a16      	ldr	r2, [pc, #88]	@ (34011280 <RCCEx_GetADCCLKFreq+0x1f8>)
34011226:	fa22 f303 	lsr.w	r3, r2, r3
3401122a:	60fb      	str	r3, [r7, #12]
      break;
3401122c:	e01a      	b.n	34011264 <RCCEx_GetADCCLKFreq+0x1dc>
      if (LL_RCC_MSI_IsReady() != 0U)
3401122e:	f7f7 f953 	bl	340084d8 <LL_RCC_MSI_IsReady>
34011232:	4603      	mov	r3, r0
34011234:	2b00      	cmp	r3, #0
34011236:	d017      	beq.n	34011268 <RCCEx_GetADCCLKFreq+0x1e0>
        adc_frequency = MSI_VALUE;
34011238:	4b12      	ldr	r3, [pc, #72]	@ (34011284 <RCCEx_GetADCCLKFreq+0x1fc>)
3401123a:	60fb      	str	r3, [r7, #12]
      break;
3401123c:	e014      	b.n	34011268 <RCCEx_GetADCCLKFreq+0x1e0>
      adc_frequency = EXTERNAL_CLOCK_VALUE;
3401123e:	4b12      	ldr	r3, [pc, #72]	@ (34011288 <RCCEx_GetADCCLKFreq+0x200>)
34011240:	60fb      	str	r3, [r7, #12]
      break;
34011242:	e012      	b.n	3401126a <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
34011244:	f7f6 fd2a 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34011248:	4604      	mov	r4, r0
3401124a:	f7f7 fd8d 	bl	34008d68 <LL_RCC_GetTIMPrescaler>
3401124e:	4603      	mov	r3, r0
34011250:	fa24 f303 	lsr.w	r3, r4, r3
34011254:	60fb      	str	r3, [r7, #12]
      break;
34011256:	e008      	b.n	3401126a <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34011258:	bf00      	nop
3401125a:	e006      	b.n	3401126a <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3401125c:	bf00      	nop
3401125e:	e004      	b.n	3401126a <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34011260:	bf00      	nop
34011262:	e002      	b.n	3401126a <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34011264:	bf00      	nop
34011266:	e000      	b.n	3401126a <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34011268:	bf00      	nop
  }

  return (adc_frequency / __HAL_RCC_GET_ADC_DIVIDER());
3401126a:	f7f7 f9e5 	bl	34008638 <LL_RCC_GetADCPrescaler>
3401126e:	4603      	mov	r3, r0
34011270:	3301      	adds	r3, #1
34011272:	68fa      	ldr	r2, [r7, #12]
34011274:	fbb2 f3f3 	udiv	r3, r2, r3
}
34011278:	4618      	mov	r0, r3
3401127a:	3714      	adds	r7, #20
3401127c:	46bd      	mov	sp, r7
3401127e:	bd90      	pop	{r4, r7, pc}
34011280:	03d09000 	.word	0x03d09000
34011284:	003d0900 	.word	0x003d0900
34011288:	00bb8000 	.word	0x00bb8000

3401128c <RCCEx_GetADFCLKFreq>:
  *         @arg @ref RCCEx_ADF1_Clock_Source
  * @retval ADF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADFCLKFreq(uint32_t ADFxSource)
{
3401128c:	b590      	push	{r4, r7, lr}
3401128e:	b085      	sub	sp, #20
34011290:	af00      	add	r7, sp, #0
34011292:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
34011294:	2300      	movs	r3, #0
34011296:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADFClockSource(ADFxSource))
34011298:	6878      	ldr	r0, [r7, #4]
3401129a:	f7f7 fbc5 	bl	34008a28 <LL_RCC_GetADFClockSource>
3401129e:	4603      	mov	r3, r0
340112a0:	2b07      	cmp	r3, #7
340112a2:	f200 80ca 	bhi.w	3401143a <RCCEx_GetADFCLKFreq+0x1ae>
340112a6:	a201      	add	r2, pc, #4	@ (adr r2, 340112ac <RCCEx_GetADFCLKFreq+0x20>)
340112a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
340112ac:	340112cd 	.word	0x340112cd
340112b0:	340112dd 	.word	0x340112dd
340112b4:	340112e7 	.word	0x340112e7
340112b8:	3401136f 	.word	0x3401136f
340112bc:	34011411 	.word	0x34011411
340112c0:	340113f5 	.word	0x340113f5
340112c4:	34011421 	.word	0x34011421
340112c8:	34011427 	.word	0x34011427
  {
    case LL_RCC_ADF1_CLKSOURCE_HCLK:
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
340112cc:	f7f6 fce6 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
340112d0:	4603      	mov	r3, r0
340112d2:	4618      	mov	r0, r3
340112d4:	f7ff fdda 	bl	34010e8c <RCCEx_GetHCLKFreq>
340112d8:	60f8      	str	r0, [r7, #12]
      break;
340112da:	e0b7      	b.n	3401144c <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_CLKP:
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340112dc:	2007      	movs	r0, #7
340112de:	f000 f8c1 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
340112e2:	60f8      	str	r0, [r7, #12]
      break;
340112e4:	e0b2      	b.n	3401144c <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
340112e6:	f7f8 f87b 	bl	340093e0 <LL_RCC_IC7_IsEnabled>
340112ea:	4603      	mov	r3, r0
340112ec:	2b00      	cmp	r3, #0
340112ee:	f000 80a6 	beq.w	3401143e <RCCEx_GetADFCLKFreq+0x1b2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
340112f2:	f7f8 f897 	bl	34009424 <LL_RCC_IC7_GetDivider>
340112f6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
340112f8:	f7f8 f886 	bl	34009408 <LL_RCC_IC7_GetSource>
340112fc:	4603      	mov	r3, r0
340112fe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011302:	d029      	beq.n	34011358 <RCCEx_GetADFCLKFreq+0xcc>
34011304:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011308:	d82f      	bhi.n	3401136a <RCCEx_GetADFCLKFreq+0xde>
3401130a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401130e:	d01a      	beq.n	34011346 <RCCEx_GetADFCLKFreq+0xba>
34011310:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011314:	d829      	bhi.n	3401136a <RCCEx_GetADFCLKFreq+0xde>
34011316:	2b00      	cmp	r3, #0
34011318:	d003      	beq.n	34011322 <RCCEx_GetADFCLKFreq+0x96>
3401131a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401131e:	d009      	beq.n	34011334 <RCCEx_GetADFCLKFreq+0xa8>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34011320:	e023      	b.n	3401136a <RCCEx_GetADFCLKFreq+0xde>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011322:	f7ff fc9b 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011326:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34011328:	68fa      	ldr	r2, [r7, #12]
3401132a:	68bb      	ldr	r3, [r7, #8]
3401132c:	fbb2 f3f3 	udiv	r3, r2, r3
34011330:	60fb      	str	r3, [r7, #12]
            break;
34011332:	e01b      	b.n	3401136c <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011334:	f7ff fcd8 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011338:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3401133a:	68fa      	ldr	r2, [r7, #12]
3401133c:	68bb      	ldr	r3, [r7, #8]
3401133e:	fbb2 f3f3 	udiv	r3, r2, r3
34011342:	60fb      	str	r3, [r7, #12]
            break;
34011344:	e012      	b.n	3401136c <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011346:	f7ff fd15 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
3401134a:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3401134c:	68fa      	ldr	r2, [r7, #12]
3401134e:	68bb      	ldr	r3, [r7, #8]
34011350:	fbb2 f3f3 	udiv	r3, r2, r3
34011354:	60fb      	str	r3, [r7, #12]
            break;
34011356:	e009      	b.n	3401136c <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011358:	f7ff fd52 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
3401135c:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3401135e:	68fa      	ldr	r2, [r7, #12]
34011360:	68bb      	ldr	r3, [r7, #8]
34011362:	fbb2 f3f3 	udiv	r3, r2, r3
34011366:	60fb      	str	r3, [r7, #12]
            break;
34011368:	e000      	b.n	3401136c <RCCEx_GetADFCLKFreq+0xe0>
            break;
3401136a:	bf00      	nop
        }
      }
      break;
3401136c:	e067      	b.n	3401143e <RCCEx_GetADFCLKFreq+0x1b2>

    case LL_RCC_ADF1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3401136e:	f7f8 f877 	bl	34009460 <LL_RCC_IC8_IsEnabled>
34011372:	4603      	mov	r3, r0
34011374:	2b00      	cmp	r3, #0
34011376:	d064      	beq.n	34011442 <RCCEx_GetADFCLKFreq+0x1b6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34011378:	f7f8 f894 	bl	340094a4 <LL_RCC_IC8_GetDivider>
3401137c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3401137e:	f7f8 f883 	bl	34009488 <LL_RCC_IC8_GetSource>
34011382:	4603      	mov	r3, r0
34011384:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011388:	d029      	beq.n	340113de <RCCEx_GetADFCLKFreq+0x152>
3401138a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401138e:	d82f      	bhi.n	340113f0 <RCCEx_GetADFCLKFreq+0x164>
34011390:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011394:	d01a      	beq.n	340113cc <RCCEx_GetADFCLKFreq+0x140>
34011396:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401139a:	d829      	bhi.n	340113f0 <RCCEx_GetADFCLKFreq+0x164>
3401139c:	2b00      	cmp	r3, #0
3401139e:	d003      	beq.n	340113a8 <RCCEx_GetADFCLKFreq+0x11c>
340113a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340113a4:	d009      	beq.n	340113ba <RCCEx_GetADFCLKFreq+0x12e>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
340113a6:	e023      	b.n	340113f0 <RCCEx_GetADFCLKFreq+0x164>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340113a8:	f7ff fc58 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340113ac:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
340113ae:	68fa      	ldr	r2, [r7, #12]
340113b0:	68bb      	ldr	r3, [r7, #8]
340113b2:	fbb2 f3f3 	udiv	r3, r2, r3
340113b6:	60fb      	str	r3, [r7, #12]
            break;
340113b8:	e01b      	b.n	340113f2 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340113ba:	f7ff fc95 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340113be:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
340113c0:	68fa      	ldr	r2, [r7, #12]
340113c2:	68bb      	ldr	r3, [r7, #8]
340113c4:	fbb2 f3f3 	udiv	r3, r2, r3
340113c8:	60fb      	str	r3, [r7, #12]
            break;
340113ca:	e012      	b.n	340113f2 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340113cc:	f7ff fcd2 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
340113d0:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
340113d2:	68fa      	ldr	r2, [r7, #12]
340113d4:	68bb      	ldr	r3, [r7, #8]
340113d6:	fbb2 f3f3 	udiv	r3, r2, r3
340113da:	60fb      	str	r3, [r7, #12]
            break;
340113dc:	e009      	b.n	340113f2 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340113de:	f7ff fd0f 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
340113e2:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
340113e4:	68fa      	ldr	r2, [r7, #12]
340113e6:	68bb      	ldr	r3, [r7, #8]
340113e8:	fbb2 f3f3 	udiv	r3, r2, r3
340113ec:	60fb      	str	r3, [r7, #12]
            break;
340113ee:	e000      	b.n	340113f2 <RCCEx_GetADFCLKFreq+0x166>
            break;
340113f0:	bf00      	nop
        }
      }
      break;
340113f2:	e026      	b.n	34011442 <RCCEx_GetADFCLKFreq+0x1b6>

    case LL_RCC_ADF1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
340113f4:	f7f7 f850 	bl	34008498 <LL_RCC_HSI_IsReady>
340113f8:	4603      	mov	r3, r0
340113fa:	2b00      	cmp	r3, #0
340113fc:	d023      	beq.n	34011446 <RCCEx_GetADFCLKFreq+0x1ba>
      {
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340113fe:	f7f7 f85d 	bl	340084bc <LL_RCC_HSI_GetDivider>
34011402:	4603      	mov	r3, r0
34011404:	09db      	lsrs	r3, r3, #7
34011406:	4a14      	ldr	r2, [pc, #80]	@ (34011458 <RCCEx_GetADFCLKFreq+0x1cc>)
34011408:	fa22 f303 	lsr.w	r3, r2, r3
3401140c:	60fb      	str	r3, [r7, #12]
      }
      break;
3401140e:	e01a      	b.n	34011446 <RCCEx_GetADFCLKFreq+0x1ba>

    case LL_RCC_ADF1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34011410:	f7f7 f862 	bl	340084d8 <LL_RCC_MSI_IsReady>
34011414:	4603      	mov	r3, r0
34011416:	2b00      	cmp	r3, #0
34011418:	d017      	beq.n	3401144a <RCCEx_GetADFCLKFreq+0x1be>
      {
        adf_frequency = MSI_VALUE;
3401141a:	4b10      	ldr	r3, [pc, #64]	@ (3401145c <RCCEx_GetADFCLKFreq+0x1d0>)
3401141c:	60fb      	str	r3, [r7, #12]
      }
      break;
3401141e:	e014      	b.n	3401144a <RCCEx_GetADFCLKFreq+0x1be>

    case LL_RCC_ADF1_CLKSOURCE_I2S_CKIN:
      adf_frequency = EXTERNAL_CLOCK_VALUE;
34011420:	4b0f      	ldr	r3, [pc, #60]	@ (34011460 <RCCEx_GetADFCLKFreq+0x1d4>)
34011422:	60fb      	str	r3, [r7, #12]
      break;
34011424:	e012      	b.n	3401144c <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_TIMG:
      adf_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
34011426:	f7f6 fc39 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
3401142a:	4604      	mov	r4, r0
3401142c:	f7f7 fc9c 	bl	34008d68 <LL_RCC_GetTIMPrescaler>
34011430:	4603      	mov	r3, r0
34011432:	fa24 f303 	lsr.w	r3, r4, r3
34011436:	60fb      	str	r3, [r7, #12]
      break;
34011438:	e008      	b.n	3401144c <RCCEx_GetADFCLKFreq+0x1c0>

    default:
      /* Unexpected case */
      break;
3401143a:	bf00      	nop
3401143c:	e006      	b.n	3401144c <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3401143e:	bf00      	nop
34011440:	e004      	b.n	3401144c <RCCEx_GetADFCLKFreq+0x1c0>
      break;
34011442:	bf00      	nop
34011444:	e002      	b.n	3401144c <RCCEx_GetADFCLKFreq+0x1c0>
      break;
34011446:	bf00      	nop
34011448:	e000      	b.n	3401144c <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3401144a:	bf00      	nop
  }

  return adf_frequency;
3401144c:	68fb      	ldr	r3, [r7, #12]
}
3401144e:	4618      	mov	r0, r3
34011450:	3714      	adds	r7, #20
34011452:	46bd      	mov	sp, r7
34011454:	bd90      	pop	{r4, r7, pc}
34011456:	bf00      	nop
34011458:	03d09000 	.word	0x03d09000
3401145c:	003d0900 	.word	0x003d0900
34011460:	00bb8000 	.word	0x00bb8000

34011464 <RCCEx_GetCLKPCLKFreq>:
  *         @arg @ref RCCEx_CLKP_Clock_Source
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCLKPCLKFreq(uint32_t CLKPxSource)
{
34011464:	b580      	push	{r7, lr}
34011466:	b084      	sub	sp, #16
34011468:	af00      	add	r7, sp, #0
3401146a:	6078      	str	r0, [r7, #4]
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
3401146c:	2300      	movs	r3, #0
3401146e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  if (LL_RCC_CLKP_IsEnabled() == 1U)
34011470:	f7f8 faf6 	bl	34009a60 <LL_RCC_CLKP_IsEnabled>
34011474:	4603      	mov	r3, r0
34011476:	2b01      	cmp	r3, #1
34011478:	f040 81a5 	bne.w	340117c6 <RCCEx_GetCLKPCLKFreq+0x362>
  {
    switch (LL_RCC_GetCLKPClockSource(CLKPxSource))
3401147c:	6878      	ldr	r0, [r7, #4]
3401147e:	f7f7 fae5 	bl	34008a4c <LL_RCC_GetCLKPClockSource>
34011482:	4603      	mov	r3, r0
34011484:	2b07      	cmp	r3, #7
34011486:	f200 818d 	bhi.w	340117a4 <RCCEx_GetCLKPCLKFreq+0x340>
3401148a:	a201      	add	r2, pc, #4	@ (adr r2, 34011490 <RCCEx_GetCLKPCLKFreq+0x2c>)
3401148c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34011490:	340114b1 	.word	0x340114b1
34011494:	340114cf 	.word	0x340114cf
34011498:	340114e1 	.word	0x340114e1
3401149c:	3401168b 	.word	0x3401168b
340114a0:	340114f3 	.word	0x340114f3
340114a4:	3401157b 	.word	0x3401157b
340114a8:	34011603 	.word	0x34011603
340114ac:	34011713 	.word	0x34011713
    {
      case LL_RCC_CLKP_CLKSOURCE_HSI:
        if (LL_RCC_HSI_IsReady() != 0U)
340114b0:	f7f6 fff2 	bl	34008498 <LL_RCC_HSI_IsReady>
340114b4:	4603      	mov	r3, r0
340114b6:	2b00      	cmp	r3, #0
340114b8:	f000 8176 	beq.w	340117a8 <RCCEx_GetCLKPCLKFreq+0x344>
        {
          clkp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340114bc:	f7f6 fffe 	bl	340084bc <LL_RCC_HSI_GetDivider>
340114c0:	4603      	mov	r3, r0
340114c2:	09db      	lsrs	r3, r3, #7
340114c4:	4aa1      	ldr	r2, [pc, #644]	@ (3401174c <RCCEx_GetCLKPCLKFreq+0x2e8>)
340114c6:	fa22 f303 	lsr.w	r3, r2, r3
340114ca:	60fb      	str	r3, [r7, #12]
        }
        break;
340114cc:	e16c      	b.n	340117a8 <RCCEx_GetCLKPCLKFreq+0x344>

      case LL_RCC_CLKP_CLKSOURCE_MSI:
        if (LL_RCC_MSI_IsReady() != 0U)
340114ce:	f7f7 f803 	bl	340084d8 <LL_RCC_MSI_IsReady>
340114d2:	4603      	mov	r3, r0
340114d4:	2b00      	cmp	r3, #0
340114d6:	f000 8169 	beq.w	340117ac <RCCEx_GetCLKPCLKFreq+0x348>
        {
          clkp_frequency = MSI_VALUE;
340114da:	4b9d      	ldr	r3, [pc, #628]	@ (34011750 <RCCEx_GetCLKPCLKFreq+0x2ec>)
340114dc:	60fb      	str	r3, [r7, #12]
        }
        break;
340114de:	e165      	b.n	340117ac <RCCEx_GetCLKPCLKFreq+0x348>

      case LL_RCC_CLKP_CLKSOURCE_HSE:
        if (LL_RCC_HSE_IsReady() != 0U)
340114e0:	f7f6 ffc8 	bl	34008474 <LL_RCC_HSE_IsReady>
340114e4:	4603      	mov	r3, r0
340114e6:	2b00      	cmp	r3, #0
340114e8:	f000 8162 	beq.w	340117b0 <RCCEx_GetCLKPCLKFreq+0x34c>
        {
          clkp_frequency = HSE_VALUE;
340114ec:	4b99      	ldr	r3, [pc, #612]	@ (34011754 <RCCEx_GetCLKPCLKFreq+0x2f0>)
340114ee:	60fb      	str	r3, [r7, #12]
        }
        break;
340114f0:	e15e      	b.n	340117b0 <RCCEx_GetCLKPCLKFreq+0x34c>

      case LL_RCC_CLKP_CLKSOURCE_IC5:
        if (LL_RCC_IC5_IsEnabled() != 0U)
340114f2:	f7f7 ff35 	bl	34009360 <LL_RCC_IC5_IsEnabled>
340114f6:	4603      	mov	r3, r0
340114f8:	2b00      	cmp	r3, #0
340114fa:	f000 815b 	beq.w	340117b4 <RCCEx_GetCLKPCLKFreq+0x350>
        {
          ic_divider = LL_RCC_IC5_GetDivider();
340114fe:	f7f7 ff51 	bl	340093a4 <LL_RCC_IC5_GetDivider>
34011502:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC5_GetSource())
34011504:	f7f7 ff40 	bl	34009388 <LL_RCC_IC5_GetSource>
34011508:	4603      	mov	r3, r0
3401150a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401150e:	d029      	beq.n	34011564 <RCCEx_GetCLKPCLKFreq+0x100>
34011510:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011514:	d82f      	bhi.n	34011576 <RCCEx_GetCLKPCLKFreq+0x112>
34011516:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401151a:	d01a      	beq.n	34011552 <RCCEx_GetCLKPCLKFreq+0xee>
3401151c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011520:	d829      	bhi.n	34011576 <RCCEx_GetCLKPCLKFreq+0x112>
34011522:	2b00      	cmp	r3, #0
34011524:	d003      	beq.n	3401152e <RCCEx_GetCLKPCLKFreq+0xca>
34011526:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401152a:	d009      	beq.n	34011540 <RCCEx_GetCLKPCLKFreq+0xdc>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3401152c:	e023      	b.n	34011576 <RCCEx_GetCLKPCLKFreq+0x112>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401152e:	f7ff fb95 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011532:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011534:	68fa      	ldr	r2, [r7, #12]
34011536:	68bb      	ldr	r3, [r7, #8]
34011538:	fbb2 f3f3 	udiv	r3, r2, r3
3401153c:	60fb      	str	r3, [r7, #12]
              break;
3401153e:	e01b      	b.n	34011578 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011540:	f7ff fbd2 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011544:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011546:	68fa      	ldr	r2, [r7, #12]
34011548:	68bb      	ldr	r3, [r7, #8]
3401154a:	fbb2 f3f3 	udiv	r3, r2, r3
3401154e:	60fb      	str	r3, [r7, #12]
              break;
34011550:	e012      	b.n	34011578 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011552:	f7ff fc0f 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011556:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011558:	68fa      	ldr	r2, [r7, #12]
3401155a:	68bb      	ldr	r3, [r7, #8]
3401155c:	fbb2 f3f3 	udiv	r3, r2, r3
34011560:	60fb      	str	r3, [r7, #12]
              break;
34011562:	e009      	b.n	34011578 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011564:	f7ff fc4c 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011568:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3401156a:	68fa      	ldr	r2, [r7, #12]
3401156c:	68bb      	ldr	r3, [r7, #8]
3401156e:	fbb2 f3f3 	udiv	r3, r2, r3
34011572:	60fb      	str	r3, [r7, #12]
              break;
34011574:	e000      	b.n	34011578 <RCCEx_GetCLKPCLKFreq+0x114>
              break;
34011576:	bf00      	nop
          }
        }
        break;
34011578:	e11c      	b.n	340117b4 <RCCEx_GetCLKPCLKFreq+0x350>

      case LL_RCC_CLKP_CLKSOURCE_IC10:
        if (LL_RCC_IC10_IsEnabled() != 0U)
3401157a:	f7f7 fff1 	bl	34009560 <LL_RCC_IC10_IsEnabled>
3401157e:	4603      	mov	r3, r0
34011580:	2b00      	cmp	r3, #0
34011582:	f000 8119 	beq.w	340117b8 <RCCEx_GetCLKPCLKFreq+0x354>
        {
          ic_divider = LL_RCC_IC10_GetDivider();
34011586:	f7f8 f80d 	bl	340095a4 <LL_RCC_IC10_GetDivider>
3401158a:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC10_GetSource())
3401158c:	f7f7 fffc 	bl	34009588 <LL_RCC_IC10_GetSource>
34011590:	4603      	mov	r3, r0
34011592:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011596:	d029      	beq.n	340115ec <RCCEx_GetCLKPCLKFreq+0x188>
34011598:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401159c:	d82f      	bhi.n	340115fe <RCCEx_GetCLKPCLKFreq+0x19a>
3401159e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340115a2:	d01a      	beq.n	340115da <RCCEx_GetCLKPCLKFreq+0x176>
340115a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340115a8:	d829      	bhi.n	340115fe <RCCEx_GetCLKPCLKFreq+0x19a>
340115aa:	2b00      	cmp	r3, #0
340115ac:	d003      	beq.n	340115b6 <RCCEx_GetCLKPCLKFreq+0x152>
340115ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340115b2:	d009      	beq.n	340115c8 <RCCEx_GetCLKPCLKFreq+0x164>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
340115b4:	e023      	b.n	340115fe <RCCEx_GetCLKPCLKFreq+0x19a>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340115b6:	f7ff fb51 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340115ba:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340115bc:	68fa      	ldr	r2, [r7, #12]
340115be:	68bb      	ldr	r3, [r7, #8]
340115c0:	fbb2 f3f3 	udiv	r3, r2, r3
340115c4:	60fb      	str	r3, [r7, #12]
              break;
340115c6:	e01b      	b.n	34011600 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340115c8:	f7ff fb8e 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340115cc:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340115ce:	68fa      	ldr	r2, [r7, #12]
340115d0:	68bb      	ldr	r3, [r7, #8]
340115d2:	fbb2 f3f3 	udiv	r3, r2, r3
340115d6:	60fb      	str	r3, [r7, #12]
              break;
340115d8:	e012      	b.n	34011600 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340115da:	f7ff fbcb 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
340115de:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340115e0:	68fa      	ldr	r2, [r7, #12]
340115e2:	68bb      	ldr	r3, [r7, #8]
340115e4:	fbb2 f3f3 	udiv	r3, r2, r3
340115e8:	60fb      	str	r3, [r7, #12]
              break;
340115ea:	e009      	b.n	34011600 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340115ec:	f7ff fc08 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
340115f0:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340115f2:	68fa      	ldr	r2, [r7, #12]
340115f4:	68bb      	ldr	r3, [r7, #8]
340115f6:	fbb2 f3f3 	udiv	r3, r2, r3
340115fa:	60fb      	str	r3, [r7, #12]
              break;
340115fc:	e000      	b.n	34011600 <RCCEx_GetCLKPCLKFreq+0x19c>
              break;
340115fe:	bf00      	nop
          }
        }
        break;
34011600:	e0da      	b.n	340117b8 <RCCEx_GetCLKPCLKFreq+0x354>

      case LL_RCC_CLKP_CLKSOURCE_IC15:
        if (LL_RCC_IC15_IsEnabled() != 0U)
34011602:	f7f8 f8ad 	bl	34009760 <LL_RCC_IC15_IsEnabled>
34011606:	4603      	mov	r3, r0
34011608:	2b00      	cmp	r3, #0
3401160a:	f000 80d7 	beq.w	340117bc <RCCEx_GetCLKPCLKFreq+0x358>
        {
          ic_divider = LL_RCC_IC15_GetDivider();
3401160e:	f7f8 f8c9 	bl	340097a4 <LL_RCC_IC15_GetDivider>
34011612:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC15_GetSource())
34011614:	f7f8 f8b8 	bl	34009788 <LL_RCC_IC15_GetSource>
34011618:	4603      	mov	r3, r0
3401161a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401161e:	d029      	beq.n	34011674 <RCCEx_GetCLKPCLKFreq+0x210>
34011620:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011624:	d82f      	bhi.n	34011686 <RCCEx_GetCLKPCLKFreq+0x222>
34011626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401162a:	d01a      	beq.n	34011662 <RCCEx_GetCLKPCLKFreq+0x1fe>
3401162c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011630:	d829      	bhi.n	34011686 <RCCEx_GetCLKPCLKFreq+0x222>
34011632:	2b00      	cmp	r3, #0
34011634:	d003      	beq.n	3401163e <RCCEx_GetCLKPCLKFreq+0x1da>
34011636:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401163a:	d009      	beq.n	34011650 <RCCEx_GetCLKPCLKFreq+0x1ec>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3401163c:	e023      	b.n	34011686 <RCCEx_GetCLKPCLKFreq+0x222>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401163e:	f7ff fb0d 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011642:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011644:	68fa      	ldr	r2, [r7, #12]
34011646:	68bb      	ldr	r3, [r7, #8]
34011648:	fbb2 f3f3 	udiv	r3, r2, r3
3401164c:	60fb      	str	r3, [r7, #12]
              break;
3401164e:	e01b      	b.n	34011688 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011650:	f7ff fb4a 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011654:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011656:	68fa      	ldr	r2, [r7, #12]
34011658:	68bb      	ldr	r3, [r7, #8]
3401165a:	fbb2 f3f3 	udiv	r3, r2, r3
3401165e:	60fb      	str	r3, [r7, #12]
              break;
34011660:	e012      	b.n	34011688 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011662:	f7ff fb87 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011666:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011668:	68fa      	ldr	r2, [r7, #12]
3401166a:	68bb      	ldr	r3, [r7, #8]
3401166c:	fbb2 f3f3 	udiv	r3, r2, r3
34011670:	60fb      	str	r3, [r7, #12]
              break;
34011672:	e009      	b.n	34011688 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011674:	f7ff fbc4 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011678:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3401167a:	68fa      	ldr	r2, [r7, #12]
3401167c:	68bb      	ldr	r3, [r7, #8]
3401167e:	fbb2 f3f3 	udiv	r3, r2, r3
34011682:	60fb      	str	r3, [r7, #12]
              break;
34011684:	e000      	b.n	34011688 <RCCEx_GetCLKPCLKFreq+0x224>
              break;
34011686:	bf00      	nop
          }
        }
        break;
34011688:	e098      	b.n	340117bc <RCCEx_GetCLKPCLKFreq+0x358>

      case LL_RCC_CLKP_CLKSOURCE_IC19:
        if (LL_RCC_IC19_IsEnabled() != 0U)
3401168a:	f7f8 f969 	bl	34009960 <LL_RCC_IC19_IsEnabled>
3401168e:	4603      	mov	r3, r0
34011690:	2b00      	cmp	r3, #0
34011692:	f000 8095 	beq.w	340117c0 <RCCEx_GetCLKPCLKFreq+0x35c>
        {
          ic_divider = LL_RCC_IC19_GetDivider();
34011696:	f7f8 f985 	bl	340099a4 <LL_RCC_IC19_GetDivider>
3401169a:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC19_GetSource())
3401169c:	f7f8 f974 	bl	34009988 <LL_RCC_IC19_GetSource>
340116a0:	4603      	mov	r3, r0
340116a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340116a6:	d029      	beq.n	340116fc <RCCEx_GetCLKPCLKFreq+0x298>
340116a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340116ac:	d82f      	bhi.n	3401170e <RCCEx_GetCLKPCLKFreq+0x2aa>
340116ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340116b2:	d01a      	beq.n	340116ea <RCCEx_GetCLKPCLKFreq+0x286>
340116b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340116b8:	d829      	bhi.n	3401170e <RCCEx_GetCLKPCLKFreq+0x2aa>
340116ba:	2b00      	cmp	r3, #0
340116bc:	d003      	beq.n	340116c6 <RCCEx_GetCLKPCLKFreq+0x262>
340116be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340116c2:	d009      	beq.n	340116d8 <RCCEx_GetCLKPCLKFreq+0x274>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
340116c4:	e023      	b.n	3401170e <RCCEx_GetCLKPCLKFreq+0x2aa>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340116c6:	f7ff fac9 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340116ca:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340116cc:	68fa      	ldr	r2, [r7, #12]
340116ce:	68bb      	ldr	r3, [r7, #8]
340116d0:	fbb2 f3f3 	udiv	r3, r2, r3
340116d4:	60fb      	str	r3, [r7, #12]
              break;
340116d6:	e01b      	b.n	34011710 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340116d8:	f7ff fb06 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340116dc:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340116de:	68fa      	ldr	r2, [r7, #12]
340116e0:	68bb      	ldr	r3, [r7, #8]
340116e2:	fbb2 f3f3 	udiv	r3, r2, r3
340116e6:	60fb      	str	r3, [r7, #12]
              break;
340116e8:	e012      	b.n	34011710 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340116ea:	f7ff fb43 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
340116ee:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
340116f0:	68fa      	ldr	r2, [r7, #12]
340116f2:	68bb      	ldr	r3, [r7, #8]
340116f4:	fbb2 f3f3 	udiv	r3, r2, r3
340116f8:	60fb      	str	r3, [r7, #12]
              break;
340116fa:	e009      	b.n	34011710 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340116fc:	f7ff fb80 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011700:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011702:	68fa      	ldr	r2, [r7, #12]
34011704:	68bb      	ldr	r3, [r7, #8]
34011706:	fbb2 f3f3 	udiv	r3, r2, r3
3401170a:	60fb      	str	r3, [r7, #12]
              break;
3401170c:	e000      	b.n	34011710 <RCCEx_GetCLKPCLKFreq+0x2ac>
              break;
3401170e:	bf00      	nop
          }
        }
        break;
34011710:	e056      	b.n	340117c0 <RCCEx_GetCLKPCLKFreq+0x35c>

      case LL_RCC_CLKP_CLKSOURCE_IC20:
        if (LL_RCC_IC20_IsEnabled() != 0U)
34011712:	f7f8 f965 	bl	340099e0 <LL_RCC_IC20_IsEnabled>
34011716:	4603      	mov	r3, r0
34011718:	2b00      	cmp	r3, #0
3401171a:	d053      	beq.n	340117c4 <RCCEx_GetCLKPCLKFreq+0x360>
        {
          ic_divider = LL_RCC_IC20_GetDivider();
3401171c:	f7f8 f982 	bl	34009a24 <LL_RCC_IC20_GetDivider>
34011720:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC20_GetSource())
34011722:	f7f8 f971 	bl	34009a08 <LL_RCC_IC20_GetSource>
34011726:	4603      	mov	r3, r0
34011728:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401172c:	d02f      	beq.n	3401178e <RCCEx_GetCLKPCLKFreq+0x32a>
3401172e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011732:	d835      	bhi.n	340117a0 <RCCEx_GetCLKPCLKFreq+0x33c>
34011734:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011738:	d020      	beq.n	3401177c <RCCEx_GetCLKPCLKFreq+0x318>
3401173a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401173e:	d82f      	bhi.n	340117a0 <RCCEx_GetCLKPCLKFreq+0x33c>
34011740:	2b00      	cmp	r3, #0
34011742:	d009      	beq.n	34011758 <RCCEx_GetCLKPCLKFreq+0x2f4>
34011744:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011748:	d00f      	beq.n	3401176a <RCCEx_GetCLKPCLKFreq+0x306>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3401174a:	e029      	b.n	340117a0 <RCCEx_GetCLKPCLKFreq+0x33c>
3401174c:	03d09000 	.word	0x03d09000
34011750:	003d0900 	.word	0x003d0900
34011754:	02dc6c00 	.word	0x02dc6c00
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011758:	f7ff fa80 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
3401175c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3401175e:	68fa      	ldr	r2, [r7, #12]
34011760:	68bb      	ldr	r3, [r7, #8]
34011762:	fbb2 f3f3 	udiv	r3, r2, r3
34011766:	60fb      	str	r3, [r7, #12]
              break;
34011768:	e01b      	b.n	340117a2 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401176a:	f7ff fabd 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
3401176e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011770:	68fa      	ldr	r2, [r7, #12]
34011772:	68bb      	ldr	r3, [r7, #8]
34011774:	fbb2 f3f3 	udiv	r3, r2, r3
34011778:	60fb      	str	r3, [r7, #12]
              break;
3401177a:	e012      	b.n	340117a2 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3401177c:	f7ff fafa 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011780:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011782:	68fa      	ldr	r2, [r7, #12]
34011784:	68bb      	ldr	r3, [r7, #8]
34011786:	fbb2 f3f3 	udiv	r3, r2, r3
3401178a:	60fb      	str	r3, [r7, #12]
              break;
3401178c:	e009      	b.n	340117a2 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401178e:	f7ff fb37 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011792:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34011794:	68fa      	ldr	r2, [r7, #12]
34011796:	68bb      	ldr	r3, [r7, #8]
34011798:	fbb2 f3f3 	udiv	r3, r2, r3
3401179c:	60fb      	str	r3, [r7, #12]
              break;
3401179e:	e000      	b.n	340117a2 <RCCEx_GetCLKPCLKFreq+0x33e>
              break;
340117a0:	bf00      	nop
          }
        }
        break;
340117a2:	e00f      	b.n	340117c4 <RCCEx_GetCLKPCLKFreq+0x360>

      default:
        /* Unexpected case */
        break;
340117a4:	bf00      	nop
340117a6:	e00e      	b.n	340117c6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
340117a8:	bf00      	nop
340117aa:	e00c      	b.n	340117c6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
340117ac:	bf00      	nop
340117ae:	e00a      	b.n	340117c6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
340117b0:	bf00      	nop
340117b2:	e008      	b.n	340117c6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
340117b4:	bf00      	nop
340117b6:	e006      	b.n	340117c6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
340117b8:	bf00      	nop
340117ba:	e004      	b.n	340117c6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
340117bc:	bf00      	nop
340117be:	e002      	b.n	340117c6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
340117c0:	bf00      	nop
340117c2:	e000      	b.n	340117c6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
340117c4:	bf00      	nop
    }
  }

  return clkp_frequency;
340117c6:	68fb      	ldr	r3, [r7, #12]
}
340117c8:	4618      	mov	r0, r3
340117ca:	3710      	adds	r7, #16
340117cc:	46bd      	mov	sp, r7
340117ce:	bd80      	pop	{r7, pc}

340117d0 <RCCEx_GetCSICLKFreq>:
  * @brief  Return CSI clock frequency
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCSICLKFreq(void)
{
340117d0:	b580      	push	{r7, lr}
340117d2:	b082      	sub	sp, #8
340117d4:	af00      	add	r7, sp, #0
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
340117d6:	2300      	movs	r3, #0
340117d8:	607b      	str	r3, [r7, #4]

  if (LL_RCC_IC18_IsEnabled() != 0U)
340117da:	f7f8 f881 	bl	340098e0 <LL_RCC_IC18_IsEnabled>
340117de:	4603      	mov	r3, r0
340117e0:	2b00      	cmp	r3, #0
340117e2:	d03c      	beq.n	3401185e <RCCEx_GetCSICLKFreq+0x8e>
  {
    uint32_t ic_divider = LL_RCC_IC18_GetDivider();
340117e4:	f7f8 f89e 	bl	34009924 <LL_RCC_IC18_GetDivider>
340117e8:	6038      	str	r0, [r7, #0]
    switch (LL_RCC_IC18_GetSource())
340117ea:	f7f8 f88d 	bl	34009908 <LL_RCC_IC18_GetSource>
340117ee:	4603      	mov	r3, r0
340117f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340117f4:	d029      	beq.n	3401184a <RCCEx_GetCSICLKFreq+0x7a>
340117f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340117fa:	d82f      	bhi.n	3401185c <RCCEx_GetCSICLKFreq+0x8c>
340117fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011800:	d01a      	beq.n	34011838 <RCCEx_GetCSICLKFreq+0x68>
34011802:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011806:	d829      	bhi.n	3401185c <RCCEx_GetCSICLKFreq+0x8c>
34011808:	2b00      	cmp	r3, #0
3401180a:	d003      	beq.n	34011814 <RCCEx_GetCSICLKFreq+0x44>
3401180c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011810:	d009      	beq.n	34011826 <RCCEx_GetCSICLKFreq+0x56>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
        clkp_frequency = clkp_frequency / ic_divider;
        break;
      default:
        /* Unexpected case */
        break;
34011812:	e023      	b.n	3401185c <RCCEx_GetCSICLKFreq+0x8c>
        clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011814:	f7ff fa22 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011818:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3401181a:	687a      	ldr	r2, [r7, #4]
3401181c:	683b      	ldr	r3, [r7, #0]
3401181e:	fbb2 f3f3 	udiv	r3, r2, r3
34011822:	607b      	str	r3, [r7, #4]
        break;
34011824:	e01b      	b.n	3401185e <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011826:	f7ff fa5f 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
3401182a:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3401182c:	687a      	ldr	r2, [r7, #4]
3401182e:	683b      	ldr	r3, [r7, #0]
34011830:	fbb2 f3f3 	udiv	r3, r2, r3
34011834:	607b      	str	r3, [r7, #4]
        break;
34011836:	e012      	b.n	3401185e <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011838:	f7ff fa9c 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
3401183c:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3401183e:	687a      	ldr	r2, [r7, #4]
34011840:	683b      	ldr	r3, [r7, #0]
34011842:	fbb2 f3f3 	udiv	r3, r2, r3
34011846:	607b      	str	r3, [r7, #4]
        break;
34011848:	e009      	b.n	3401185e <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401184a:	f7ff fad9 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
3401184e:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
34011850:	687a      	ldr	r2, [r7, #4]
34011852:	683b      	ldr	r3, [r7, #0]
34011854:	fbb2 f3f3 	udiv	r3, r2, r3
34011858:	607b      	str	r3, [r7, #4]
        break;
3401185a:	e000      	b.n	3401185e <RCCEx_GetCSICLKFreq+0x8e>
        break;
3401185c:	bf00      	nop
    }
  }

  return clkp_frequency;
3401185e:	687b      	ldr	r3, [r7, #4]
}
34011860:	4618      	mov	r0, r3
34011862:	3708      	adds	r7, #8
34011864:	46bd      	mov	sp, r7
34011866:	bd80      	pop	{r7, pc}

34011868 <RCCEx_GetDCMIPPCLKFreq>:
  *         @arg @ref RCCEx_DCMIPP_Clock_Source
  * @retval DCMIPP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetDCMIPPCLKFreq(uint32_t DCMIPPxSource)
{
34011868:	b580      	push	{r7, lr}
3401186a:	b084      	sub	sp, #16
3401186c:	af00      	add	r7, sp, #0
3401186e:	6078      	str	r0, [r7, #4]
  uint32_t dcmipp_frequency = RCC_PERIPH_FREQUENCY_NO;
34011870:	2300      	movs	r3, #0
34011872:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetDCMIPPClockSource(DCMIPPxSource))
34011874:	6878      	ldr	r0, [r7, #4]
34011876:	f7f7 f8fb 	bl	34008a70 <LL_RCC_GetDCMIPPClockSource>
3401187a:	4603      	mov	r3, r0
3401187c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34011880:	d062      	beq.n	34011948 <RCCEx_GetDCMIPPCLKFreq+0xe0>
34011882:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34011886:	d86d      	bhi.n	34011964 <RCCEx_GetDCMIPPCLKFreq+0xfc>
34011888:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3401188c:	d019      	beq.n	340118c2 <RCCEx_GetDCMIPPCLKFreq+0x5a>
3401188e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34011892:	d867      	bhi.n	34011964 <RCCEx_GetDCMIPPCLKFreq+0xfc>
34011894:	2b00      	cmp	r3, #0
34011896:	d003      	beq.n	340118a0 <RCCEx_GetDCMIPPCLKFreq+0x38>
34011898:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3401189c:	d00c      	beq.n	340118b8 <RCCEx_GetDCMIPPCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
3401189e:	e061      	b.n	34011964 <RCCEx_GetDCMIPPCLKFreq+0xfc>
      dcmipp_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
340118a0:	f7f6 f9fc 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
340118a4:	4603      	mov	r3, r0
340118a6:	4618      	mov	r0, r3
340118a8:	f7ff faf0 	bl	34010e8c <RCCEx_GetHCLKFreq>
340118ac:	4603      	mov	r3, r0
340118ae:	4618      	mov	r0, r3
340118b0:	f7ff fb2f 	bl	34010f12 <RCCEx_GetPCLK5Freq>
340118b4:	60f8      	str	r0, [r7, #12]
      break;
340118b6:	e05a      	b.n	3401196e <RCCEx_GetDCMIPPCLKFreq+0x106>
      dcmipp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340118b8:	2007      	movs	r0, #7
340118ba:	f7ff fdd3 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
340118be:	60f8      	str	r0, [r7, #12]
      break;
340118c0:	e055      	b.n	3401196e <RCCEx_GetDCMIPPCLKFreq+0x106>
      if (LL_RCC_IC17_IsEnabled() != 0U)
340118c2:	f7f7 ffcd 	bl	34009860 <LL_RCC_IC17_IsEnabled>
340118c6:	4603      	mov	r3, r0
340118c8:	2b00      	cmp	r3, #0
340118ca:	d04d      	beq.n	34011968 <RCCEx_GetDCMIPPCLKFreq+0x100>
        ic_divider = LL_RCC_IC17_GetDivider();
340118cc:	f7f7 ffea 	bl	340098a4 <LL_RCC_IC17_GetDivider>
340118d0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC17_GetSource())
340118d2:	f7f7 ffd9 	bl	34009888 <LL_RCC_IC17_GetSource>
340118d6:	4603      	mov	r3, r0
340118d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340118dc:	d029      	beq.n	34011932 <RCCEx_GetDCMIPPCLKFreq+0xca>
340118de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340118e2:	d82f      	bhi.n	34011944 <RCCEx_GetDCMIPPCLKFreq+0xdc>
340118e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340118e8:	d01a      	beq.n	34011920 <RCCEx_GetDCMIPPCLKFreq+0xb8>
340118ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340118ee:	d829      	bhi.n	34011944 <RCCEx_GetDCMIPPCLKFreq+0xdc>
340118f0:	2b00      	cmp	r3, #0
340118f2:	d003      	beq.n	340118fc <RCCEx_GetDCMIPPCLKFreq+0x94>
340118f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340118f8:	d009      	beq.n	3401190e <RCCEx_GetDCMIPPCLKFreq+0xa6>
            break;
340118fa:	e023      	b.n	34011944 <RCCEx_GetDCMIPPCLKFreq+0xdc>
            dcmipp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340118fc:	f7ff f9ae 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011900:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34011902:	68fa      	ldr	r2, [r7, #12]
34011904:	68bb      	ldr	r3, [r7, #8]
34011906:	fbb2 f3f3 	udiv	r3, r2, r3
3401190a:	60fb      	str	r3, [r7, #12]
            break;
3401190c:	e01b      	b.n	34011946 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401190e:	f7ff f9eb 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011912:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34011914:	68fa      	ldr	r2, [r7, #12]
34011916:	68bb      	ldr	r3, [r7, #8]
34011918:	fbb2 f3f3 	udiv	r3, r2, r3
3401191c:	60fb      	str	r3, [r7, #12]
            break;
3401191e:	e012      	b.n	34011946 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011920:	f7ff fa28 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011924:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34011926:	68fa      	ldr	r2, [r7, #12]
34011928:	68bb      	ldr	r3, [r7, #8]
3401192a:	fbb2 f3f3 	udiv	r3, r2, r3
3401192e:	60fb      	str	r3, [r7, #12]
            break;
34011930:	e009      	b.n	34011946 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011932:	f7ff fa65 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011936:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34011938:	68fa      	ldr	r2, [r7, #12]
3401193a:	68bb      	ldr	r3, [r7, #8]
3401193c:	fbb2 f3f3 	udiv	r3, r2, r3
34011940:	60fb      	str	r3, [r7, #12]
            break;
34011942:	e000      	b.n	34011946 <RCCEx_GetDCMIPPCLKFreq+0xde>
            break;
34011944:	bf00      	nop
      break;
34011946:	e00f      	b.n	34011968 <RCCEx_GetDCMIPPCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
34011948:	f7f6 fda6 	bl	34008498 <LL_RCC_HSI_IsReady>
3401194c:	4603      	mov	r3, r0
3401194e:	2b00      	cmp	r3, #0
34011950:	d00c      	beq.n	3401196c <RCCEx_GetDCMIPPCLKFreq+0x104>
        dcmipp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34011952:	f7f6 fdb3 	bl	340084bc <LL_RCC_HSI_GetDivider>
34011956:	4603      	mov	r3, r0
34011958:	09db      	lsrs	r3, r3, #7
3401195a:	4a07      	ldr	r2, [pc, #28]	@ (34011978 <RCCEx_GetDCMIPPCLKFreq+0x110>)
3401195c:	fa22 f303 	lsr.w	r3, r2, r3
34011960:	60fb      	str	r3, [r7, #12]
      break;
34011962:	e003      	b.n	3401196c <RCCEx_GetDCMIPPCLKFreq+0x104>
      break;
34011964:	bf00      	nop
34011966:	e002      	b.n	3401196e <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
34011968:	bf00      	nop
3401196a:	e000      	b.n	3401196e <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
3401196c:	bf00      	nop
  }

  return dcmipp_frequency;
3401196e:	68fb      	ldr	r3, [r7, #12]
}
34011970:	4618      	mov	r0, r3
34011972:	3710      	adds	r7, #16
34011974:	46bd      	mov	sp, r7
34011976:	bd80      	pop	{r7, pc}
34011978:	03d09000 	.word	0x03d09000

3401197c <RCCEx_GetETH1CLKFreq>:
  *         @arg @ref RCCEx_ETH1_Clock_Source
  * @retval ETH1 clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1CLKFreq(uint32_t ETH1xSource)
{
3401197c:	b580      	push	{r7, lr}
3401197e:	b084      	sub	sp, #16
34011980:	af00      	add	r7, sp, #0
34011982:	6078      	str	r0, [r7, #4]
  uint32_t eth1_frequency = RCC_PERIPH_FREQUENCY_NO;
34011984:	2300      	movs	r3, #0
34011986:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHClockSource(ETH1xSource))
34011988:	6878      	ldr	r0, [r7, #4]
3401198a:	f7f7 f883 	bl	34008a94 <LL_RCC_GetETHClockSource>
3401198e:	4603      	mov	r3, r0
34011990:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34011994:	d05e      	beq.n	34011a54 <RCCEx_GetETH1CLKFreq+0xd8>
34011996:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
3401199a:	d863      	bhi.n	34011a64 <RCCEx_GetETH1CLKFreq+0xe8>
3401199c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
340119a0:	d015      	beq.n	340119ce <RCCEx_GetETH1CLKFreq+0x52>
340119a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
340119a6:	d85d      	bhi.n	34011a64 <RCCEx_GetETH1CLKFreq+0xe8>
340119a8:	2b00      	cmp	r3, #0
340119aa:	d003      	beq.n	340119b4 <RCCEx_GetETH1CLKFreq+0x38>
340119ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
340119b0:	d008      	beq.n	340119c4 <RCCEx_GetETH1CLKFreq+0x48>
      }
      break;

    default:
      /* Unexpected case */
      break;
340119b2:	e057      	b.n	34011a64 <RCCEx_GetETH1CLKFreq+0xe8>
      eth1_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
340119b4:	f7f6 f972 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
340119b8:	4603      	mov	r3, r0
340119ba:	4618      	mov	r0, r3
340119bc:	f7ff fa66 	bl	34010e8c <RCCEx_GetHCLKFreq>
340119c0:	60f8      	str	r0, [r7, #12]
      break;
340119c2:	e054      	b.n	34011a6e <RCCEx_GetETH1CLKFreq+0xf2>
      eth1_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340119c4:	2007      	movs	r0, #7
340119c6:	f7ff fd4d 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
340119ca:	60f8      	str	r0, [r7, #12]
      break;
340119cc:	e04f      	b.n	34011a6e <RCCEx_GetETH1CLKFreq+0xf2>
      if (LL_RCC_IC12_IsEnabled() != 0U)
340119ce:	f7f7 fe07 	bl	340095e0 <LL_RCC_IC12_IsEnabled>
340119d2:	4603      	mov	r3, r0
340119d4:	2b00      	cmp	r3, #0
340119d6:	d047      	beq.n	34011a68 <RCCEx_GetETH1CLKFreq+0xec>
        ic_divider = LL_RCC_IC12_GetDivider();
340119d8:	f7f7 fe24 	bl	34009624 <LL_RCC_IC12_GetDivider>
340119dc:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC12_GetSource())
340119de:	f7f7 fe13 	bl	34009608 <LL_RCC_IC12_GetSource>
340119e2:	4603      	mov	r3, r0
340119e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340119e8:	d029      	beq.n	34011a3e <RCCEx_GetETH1CLKFreq+0xc2>
340119ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340119ee:	d82f      	bhi.n	34011a50 <RCCEx_GetETH1CLKFreq+0xd4>
340119f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340119f4:	d01a      	beq.n	34011a2c <RCCEx_GetETH1CLKFreq+0xb0>
340119f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340119fa:	d829      	bhi.n	34011a50 <RCCEx_GetETH1CLKFreq+0xd4>
340119fc:	2b00      	cmp	r3, #0
340119fe:	d003      	beq.n	34011a08 <RCCEx_GetETH1CLKFreq+0x8c>
34011a00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011a04:	d009      	beq.n	34011a1a <RCCEx_GetETH1CLKFreq+0x9e>
            break;
34011a06:	e023      	b.n	34011a50 <RCCEx_GetETH1CLKFreq+0xd4>
            eth1_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011a08:	f7ff f928 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011a0c:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34011a0e:	68fa      	ldr	r2, [r7, #12]
34011a10:	68bb      	ldr	r3, [r7, #8]
34011a12:	fbb2 f3f3 	udiv	r3, r2, r3
34011a16:	60fb      	str	r3, [r7, #12]
            break;
34011a18:	e01b      	b.n	34011a52 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011a1a:	f7ff f965 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011a1e:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34011a20:	68fa      	ldr	r2, [r7, #12]
34011a22:	68bb      	ldr	r3, [r7, #8]
34011a24:	fbb2 f3f3 	udiv	r3, r2, r3
34011a28:	60fb      	str	r3, [r7, #12]
            break;
34011a2a:	e012      	b.n	34011a52 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011a2c:	f7ff f9a2 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011a30:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34011a32:	68fa      	ldr	r2, [r7, #12]
34011a34:	68bb      	ldr	r3, [r7, #8]
34011a36:	fbb2 f3f3 	udiv	r3, r2, r3
34011a3a:	60fb      	str	r3, [r7, #12]
            break;
34011a3c:	e009      	b.n	34011a52 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011a3e:	f7ff f9df 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011a42:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34011a44:	68fa      	ldr	r2, [r7, #12]
34011a46:	68bb      	ldr	r3, [r7, #8]
34011a48:	fbb2 f3f3 	udiv	r3, r2, r3
34011a4c:	60fb      	str	r3, [r7, #12]
            break;
34011a4e:	e000      	b.n	34011a52 <RCCEx_GetETH1CLKFreq+0xd6>
            break;
34011a50:	bf00      	nop
      break;
34011a52:	e009      	b.n	34011a68 <RCCEx_GetETH1CLKFreq+0xec>
      if (LL_RCC_HSE_IsReady() != 0U)
34011a54:	f7f6 fd0e 	bl	34008474 <LL_RCC_HSE_IsReady>
34011a58:	4603      	mov	r3, r0
34011a5a:	2b00      	cmp	r3, #0
34011a5c:	d006      	beq.n	34011a6c <RCCEx_GetETH1CLKFreq+0xf0>
        eth1_frequency = HSE_VALUE;
34011a5e:	4b06      	ldr	r3, [pc, #24]	@ (34011a78 <RCCEx_GetETH1CLKFreq+0xfc>)
34011a60:	60fb      	str	r3, [r7, #12]
      break;
34011a62:	e003      	b.n	34011a6c <RCCEx_GetETH1CLKFreq+0xf0>
      break;
34011a64:	bf00      	nop
34011a66:	e002      	b.n	34011a6e <RCCEx_GetETH1CLKFreq+0xf2>
      break;
34011a68:	bf00      	nop
34011a6a:	e000      	b.n	34011a6e <RCCEx_GetETH1CLKFreq+0xf2>
      break;
34011a6c:	bf00      	nop
  }

  return eth1_frequency;
34011a6e:	68fb      	ldr	r3, [r7, #12]
}
34011a70:	4618      	mov	r0, r3
34011a72:	3710      	adds	r7, #16
34011a74:	46bd      	mov	sp, r7
34011a76:	bd80      	pop	{r7, pc}
34011a78:	02dc6c00 	.word	0x02dc6c00

34011a7c <RCCEx_GetETH1PTPCLKFreq>:
  *         @arg @ref RCCEx_ETH1_PTP_Clock_Source
  * @retval ETH1PTP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1PTPCLKFreq(uint32_t ETH1PTPxSource)
{
34011a7c:	b580      	push	{r7, lr}
34011a7e:	b084      	sub	sp, #16
34011a80:	af00      	add	r7, sp, #0
34011a82:	6078      	str	r0, [r7, #4]
  uint32_t eth1ptp_frequency = RCC_PERIPH_FREQUENCY_NO;
34011a84:	2300      	movs	r3, #0
34011a86:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHPTPClockSource(ETH1PTPxSource))
34011a88:	6878      	ldr	r0, [r7, #4]
34011a8a:	f7f7 f815 	bl	34008ab8 <LL_RCC_GetETHPTPClockSource>
34011a8e:	4603      	mov	r3, r0
34011a90:	2b03      	cmp	r3, #3
34011a92:	d863      	bhi.n	34011b5c <RCCEx_GetETH1PTPCLKFreq+0xe0>
34011a94:	a201      	add	r2, pc, #4	@ (adr r2, 34011a9c <RCCEx_GetETH1PTPCLKFreq+0x20>)
34011a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34011a9a:	bf00      	nop
34011a9c:	34011aad 	.word	0x34011aad
34011aa0:	34011abd 	.word	0x34011abd
34011aa4:	34011ac7 	.word	0x34011ac7
34011aa8:	34011b4d 	.word	0x34011b4d
  {
    case LL_RCC_ETH1PTP_CLKSOURCE_HCLK:
      eth1ptp_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34011aac:	f7f6 f8f6 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34011ab0:	4603      	mov	r3, r0
34011ab2:	4618      	mov	r0, r3
34011ab4:	f7ff f9ea 	bl	34010e8c <RCCEx_GetHCLKFreq>
34011ab8:	60f8      	str	r0, [r7, #12]
      break;
34011aba:	e054      	b.n	34011b66 <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_CLKP:
      eth1ptp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34011abc:	2007      	movs	r0, #7
34011abe:	f7ff fcd1 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
34011ac2:	60f8      	str	r0, [r7, #12]
      break;
34011ac4:	e04f      	b.n	34011b66 <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_IC13:
      if (LL_RCC_IC13_IsEnabled() != 0U)
34011ac6:	f7f7 fdcb 	bl	34009660 <LL_RCC_IC13_IsEnabled>
34011aca:	4603      	mov	r3, r0
34011acc:	2b00      	cmp	r3, #0
34011ace:	d047      	beq.n	34011b60 <RCCEx_GetETH1PTPCLKFreq+0xe4>
      {
        ic_divider = LL_RCC_IC13_GetDivider();
34011ad0:	f7f7 fde8 	bl	340096a4 <LL_RCC_IC13_GetDivider>
34011ad4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC13_GetSource())
34011ad6:	f7f7 fdd7 	bl	34009688 <LL_RCC_IC13_GetSource>
34011ada:	4603      	mov	r3, r0
34011adc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011ae0:	d029      	beq.n	34011b36 <RCCEx_GetETH1PTPCLKFreq+0xba>
34011ae2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011ae6:	d82f      	bhi.n	34011b48 <RCCEx_GetETH1PTPCLKFreq+0xcc>
34011ae8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011aec:	d01a      	beq.n	34011b24 <RCCEx_GetETH1PTPCLKFreq+0xa8>
34011aee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011af2:	d829      	bhi.n	34011b48 <RCCEx_GetETH1PTPCLKFreq+0xcc>
34011af4:	2b00      	cmp	r3, #0
34011af6:	d003      	beq.n	34011b00 <RCCEx_GetETH1PTPCLKFreq+0x84>
34011af8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011afc:	d009      	beq.n	34011b12 <RCCEx_GetETH1PTPCLKFreq+0x96>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34011afe:	e023      	b.n	34011b48 <RCCEx_GetETH1PTPCLKFreq+0xcc>
            eth1ptp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011b00:	f7ff f8ac 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011b04:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34011b06:	68fa      	ldr	r2, [r7, #12]
34011b08:	68bb      	ldr	r3, [r7, #8]
34011b0a:	fbb2 f3f3 	udiv	r3, r2, r3
34011b0e:	60fb      	str	r3, [r7, #12]
            break;
34011b10:	e01b      	b.n	34011b4a <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011b12:	f7ff f8e9 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011b16:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34011b18:	68fa      	ldr	r2, [r7, #12]
34011b1a:	68bb      	ldr	r3, [r7, #8]
34011b1c:	fbb2 f3f3 	udiv	r3, r2, r3
34011b20:	60fb      	str	r3, [r7, #12]
            break;
34011b22:	e012      	b.n	34011b4a <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011b24:	f7ff f926 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011b28:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34011b2a:	68fa      	ldr	r2, [r7, #12]
34011b2c:	68bb      	ldr	r3, [r7, #8]
34011b2e:	fbb2 f3f3 	udiv	r3, r2, r3
34011b32:	60fb      	str	r3, [r7, #12]
            break;
34011b34:	e009      	b.n	34011b4a <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011b36:	f7ff f963 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011b3a:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34011b3c:	68fa      	ldr	r2, [r7, #12]
34011b3e:	68bb      	ldr	r3, [r7, #8]
34011b40:	fbb2 f3f3 	udiv	r3, r2, r3
34011b44:	60fb      	str	r3, [r7, #12]
            break;
34011b46:	e000      	b.n	34011b4a <RCCEx_GetETH1PTPCLKFreq+0xce>
            break;
34011b48:	bf00      	nop
        }
      }
      break;
34011b4a:	e009      	b.n	34011b60 <RCCEx_GetETH1PTPCLKFreq+0xe4>

    case LL_RCC_ETH1PTP_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
34011b4c:	f7f6 fc92 	bl	34008474 <LL_RCC_HSE_IsReady>
34011b50:	4603      	mov	r3, r0
34011b52:	2b00      	cmp	r3, #0
34011b54:	d006      	beq.n	34011b64 <RCCEx_GetETH1PTPCLKFreq+0xe8>
      {
        eth1ptp_frequency = HSE_VALUE;
34011b56:	4b0a      	ldr	r3, [pc, #40]	@ (34011b80 <RCCEx_GetETH1PTPCLKFreq+0x104>)
34011b58:	60fb      	str	r3, [r7, #12]
      }
      break;
34011b5a:	e003      	b.n	34011b64 <RCCEx_GetETH1PTPCLKFreq+0xe8>

    default:
      /* Unexpected case */
      break;
34011b5c:	bf00      	nop
34011b5e:	e002      	b.n	34011b66 <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
34011b60:	bf00      	nop
34011b62:	e000      	b.n	34011b66 <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
34011b64:	bf00      	nop
  }

  return (eth1ptp_frequency / __HAL_RCC_GET_ETH1PTP_DIVIDER());
34011b66:	f7f6 fde3 	bl	34008730 <LL_RCC_GetETH1PTPDivider>
34011b6a:	4603      	mov	r3, r0
34011b6c:	091b      	lsrs	r3, r3, #4
34011b6e:	3301      	adds	r3, #1
34011b70:	68fa      	ldr	r2, [r7, #12]
34011b72:	fbb2 f3f3 	udiv	r3, r2, r3
}
34011b76:	4618      	mov	r0, r3
34011b78:	3710      	adds	r7, #16
34011b7a:	46bd      	mov	sp, r7
34011b7c:	bd80      	pop	{r7, pc}
34011b7e:	bf00      	nop
34011b80:	02dc6c00 	.word	0x02dc6c00

34011b84 <RCCEx_GetFDCANCLKFreq>:
  *         @arg @ref RCCEx_FDCAN_Clock_Source
  * @retval FDCAN clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFDCANCLKFreq(uint32_t FDCANxSource)
{
34011b84:	b580      	push	{r7, lr}
34011b86:	b084      	sub	sp, #16
34011b88:	af00      	add	r7, sp, #0
34011b8a:	6078      	str	r0, [r7, #4]
  uint32_t fdcan_frequency = RCC_PERIPH_FREQUENCY_NO;
34011b8c:	2300      	movs	r3, #0
34011b8e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFDCANClockSource(FDCANxSource))
34011b90:	6878      	ldr	r0, [r7, #4]
34011b92:	f7f6 ffa3 	bl	34008adc <LL_RCC_GetFDCANClockSource>
34011b96:	4603      	mov	r3, r0
34011b98:	2b03      	cmp	r3, #3
34011b9a:	d867      	bhi.n	34011c6c <RCCEx_GetFDCANCLKFreq+0xe8>
34011b9c:	a201      	add	r2, pc, #4	@ (adr r2, 34011ba4 <RCCEx_GetFDCANCLKFreq+0x20>)
34011b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34011ba2:	bf00      	nop
34011ba4:	34011bb5 	.word	0x34011bb5
34011ba8:	34011bcd 	.word	0x34011bcd
34011bac:	34011bd7 	.word	0x34011bd7
34011bb0:	34011c5d 	.word	0x34011c5d
  {
    case LL_RCC_FDCAN_CLKSOURCE_PCLK1:
      fdcan_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34011bb4:	f7f6 f872 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34011bb8:	4603      	mov	r3, r0
34011bba:	4618      	mov	r0, r3
34011bbc:	f7ff f966 	bl	34010e8c <RCCEx_GetHCLKFreq>
34011bc0:	4603      	mov	r3, r0
34011bc2:	4618      	mov	r0, r3
34011bc4:	f7ff f973 	bl	34010eae <RCCEx_GetPCLK1Freq>
34011bc8:	60f8      	str	r0, [r7, #12]
      break;
34011bca:	e054      	b.n	34011c76 <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_CLKP:
      fdcan_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34011bcc:	2007      	movs	r0, #7
34011bce:	f7ff fc49 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
34011bd2:	60f8      	str	r0, [r7, #12]
      break;
34011bd4:	e04f      	b.n	34011c76 <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_IC19:
      if (LL_RCC_IC19_IsEnabled() != 0U)
34011bd6:	f7f7 fec3 	bl	34009960 <LL_RCC_IC19_IsEnabled>
34011bda:	4603      	mov	r3, r0
34011bdc:	2b00      	cmp	r3, #0
34011bde:	d047      	beq.n	34011c70 <RCCEx_GetFDCANCLKFreq+0xec>
      {
        ic_divider = LL_RCC_IC19_GetDivider();
34011be0:	f7f7 fee0 	bl	340099a4 <LL_RCC_IC19_GetDivider>
34011be4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC19_GetSource())
34011be6:	f7f7 fecf 	bl	34009988 <LL_RCC_IC19_GetSource>
34011bea:	4603      	mov	r3, r0
34011bec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011bf0:	d029      	beq.n	34011c46 <RCCEx_GetFDCANCLKFreq+0xc2>
34011bf2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011bf6:	d82f      	bhi.n	34011c58 <RCCEx_GetFDCANCLKFreq+0xd4>
34011bf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011bfc:	d01a      	beq.n	34011c34 <RCCEx_GetFDCANCLKFreq+0xb0>
34011bfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011c02:	d829      	bhi.n	34011c58 <RCCEx_GetFDCANCLKFreq+0xd4>
34011c04:	2b00      	cmp	r3, #0
34011c06:	d003      	beq.n	34011c10 <RCCEx_GetFDCANCLKFreq+0x8c>
34011c08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011c0c:	d009      	beq.n	34011c22 <RCCEx_GetFDCANCLKFreq+0x9e>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            fdcan_frequency = fdcan_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34011c0e:	e023      	b.n	34011c58 <RCCEx_GetFDCANCLKFreq+0xd4>
            fdcan_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011c10:	f7ff f824 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011c14:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34011c16:	68fa      	ldr	r2, [r7, #12]
34011c18:	68bb      	ldr	r3, [r7, #8]
34011c1a:	fbb2 f3f3 	udiv	r3, r2, r3
34011c1e:	60fb      	str	r3, [r7, #12]
            break;
34011c20:	e01b      	b.n	34011c5a <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011c22:	f7ff f861 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011c26:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34011c28:	68fa      	ldr	r2, [r7, #12]
34011c2a:	68bb      	ldr	r3, [r7, #8]
34011c2c:	fbb2 f3f3 	udiv	r3, r2, r3
34011c30:	60fb      	str	r3, [r7, #12]
            break;
34011c32:	e012      	b.n	34011c5a <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011c34:	f7ff f89e 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011c38:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34011c3a:	68fa      	ldr	r2, [r7, #12]
34011c3c:	68bb      	ldr	r3, [r7, #8]
34011c3e:	fbb2 f3f3 	udiv	r3, r2, r3
34011c42:	60fb      	str	r3, [r7, #12]
            break;
34011c44:	e009      	b.n	34011c5a <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011c46:	f7ff f8db 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011c4a:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34011c4c:	68fa      	ldr	r2, [r7, #12]
34011c4e:	68bb      	ldr	r3, [r7, #8]
34011c50:	fbb2 f3f3 	udiv	r3, r2, r3
34011c54:	60fb      	str	r3, [r7, #12]
            break;
34011c56:	e000      	b.n	34011c5a <RCCEx_GetFDCANCLKFreq+0xd6>
            break;
34011c58:	bf00      	nop
        }
      }
      break;
34011c5a:	e009      	b.n	34011c70 <RCCEx_GetFDCANCLKFreq+0xec>

    case LL_RCC_FDCAN_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
34011c5c:	f7f6 fc0a 	bl	34008474 <LL_RCC_HSE_IsReady>
34011c60:	4603      	mov	r3, r0
34011c62:	2b00      	cmp	r3, #0
34011c64:	d006      	beq.n	34011c74 <RCCEx_GetFDCANCLKFreq+0xf0>
      {
        fdcan_frequency = HSE_VALUE;
34011c66:	4b06      	ldr	r3, [pc, #24]	@ (34011c80 <RCCEx_GetFDCANCLKFreq+0xfc>)
34011c68:	60fb      	str	r3, [r7, #12]
      }
      break;
34011c6a:	e003      	b.n	34011c74 <RCCEx_GetFDCANCLKFreq+0xf0>

    default:
      /* Unexpected case */
      break;
34011c6c:	bf00      	nop
34011c6e:	e002      	b.n	34011c76 <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
34011c70:	bf00      	nop
34011c72:	e000      	b.n	34011c76 <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
34011c74:	bf00      	nop
  }

  return fdcan_frequency;
34011c76:	68fb      	ldr	r3, [r7, #12]
}
34011c78:	4618      	mov	r0, r3
34011c7a:	3710      	adds	r7, #16
34011c7c:	46bd      	mov	sp, r7
34011c7e:	bd80      	pop	{r7, pc}
34011c80:	02dc6c00 	.word	0x02dc6c00

34011c84 <RCCEx_GetFMCCLKFreq>:
  *         @arg @ref RCCEx_FMC_Clock_Source
  * @retval FMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFMCCLKFreq(uint32_t FMCxSource)
{
34011c84:	b580      	push	{r7, lr}
34011c86:	b084      	sub	sp, #16
34011c88:	af00      	add	r7, sp, #0
34011c8a:	6078      	str	r0, [r7, #4]
  uint32_t fmc_frequency = RCC_PERIPH_FREQUENCY_NO;
34011c8c:	2300      	movs	r3, #0
34011c8e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFMCClockSource(FMCxSource))
34011c90:	6878      	ldr	r0, [r7, #4]
34011c92:	f7f6 ff35 	bl	34008b00 <LL_RCC_GetFMCClockSource>
34011c96:	4603      	mov	r3, r0
34011c98:	2b30      	cmp	r3, #48	@ 0x30
34011c9a:	d05d      	beq.n	34011d58 <RCCEx_GetFMCCLKFreq+0xd4>
34011c9c:	2b30      	cmp	r3, #48	@ 0x30
34011c9e:	f200 809e 	bhi.w	34011dde <RCCEx_GetFMCCLKFreq+0x15a>
34011ca2:	2b20      	cmp	r3, #32
34011ca4:	d014      	beq.n	34011cd0 <RCCEx_GetFMCCLKFreq+0x4c>
34011ca6:	2b20      	cmp	r3, #32
34011ca8:	f200 8099 	bhi.w	34011dde <RCCEx_GetFMCCLKFreq+0x15a>
34011cac:	2b00      	cmp	r3, #0
34011cae:	d002      	beq.n	34011cb6 <RCCEx_GetFMCCLKFreq+0x32>
34011cb0:	2b10      	cmp	r3, #16
34011cb2:	d008      	beq.n	34011cc6 <RCCEx_GetFMCCLKFreq+0x42>
      }
      break;

    default:
      /* Unexpected case */
      break;
34011cb4:	e093      	b.n	34011dde <RCCEx_GetFMCCLKFreq+0x15a>
      fmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34011cb6:	f7f5 fff1 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34011cba:	4603      	mov	r3, r0
34011cbc:	4618      	mov	r0, r3
34011cbe:	f7ff f8e5 	bl	34010e8c <RCCEx_GetHCLKFreq>
34011cc2:	60f8      	str	r0, [r7, #12]
      break;
34011cc4:	e090      	b.n	34011de8 <RCCEx_GetFMCCLKFreq+0x164>
      fmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34011cc6:	2007      	movs	r0, #7
34011cc8:	f7ff fbcc 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
34011ccc:	60f8      	str	r0, [r7, #12]
      break;
34011cce:	e08b      	b.n	34011de8 <RCCEx_GetFMCCLKFreq+0x164>
      if (LL_RCC_IC3_IsEnabled() != 0U)
34011cd0:	f7f7 fac6 	bl	34009260 <LL_RCC_IC3_IsEnabled>
34011cd4:	4603      	mov	r3, r0
34011cd6:	2b00      	cmp	r3, #0
34011cd8:	f000 8083 	beq.w	34011de2 <RCCEx_GetFMCCLKFreq+0x15e>
        ic_divider = LL_RCC_IC3_GetDivider();
34011cdc:	f7f7 fae2 	bl	340092a4 <LL_RCC_IC3_GetDivider>
34011ce0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
34011ce2:	f7f7 fad1 	bl	34009288 <LL_RCC_IC3_GetSource>
34011ce6:	4603      	mov	r3, r0
34011ce8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011cec:	d029      	beq.n	34011d42 <RCCEx_GetFMCCLKFreq+0xbe>
34011cee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011cf2:	d82f      	bhi.n	34011d54 <RCCEx_GetFMCCLKFreq+0xd0>
34011cf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011cf8:	d01a      	beq.n	34011d30 <RCCEx_GetFMCCLKFreq+0xac>
34011cfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011cfe:	d829      	bhi.n	34011d54 <RCCEx_GetFMCCLKFreq+0xd0>
34011d00:	2b00      	cmp	r3, #0
34011d02:	d003      	beq.n	34011d0c <RCCEx_GetFMCCLKFreq+0x88>
34011d04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011d08:	d009      	beq.n	34011d1e <RCCEx_GetFMCCLKFreq+0x9a>
            break;
34011d0a:	e023      	b.n	34011d54 <RCCEx_GetFMCCLKFreq+0xd0>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011d0c:	f7fe ffa6 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011d10:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011d12:	68fa      	ldr	r2, [r7, #12]
34011d14:	68bb      	ldr	r3, [r7, #8]
34011d16:	fbb2 f3f3 	udiv	r3, r2, r3
34011d1a:	60fb      	str	r3, [r7, #12]
            break;
34011d1c:	e01b      	b.n	34011d56 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011d1e:	f7fe ffe3 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011d22:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011d24:	68fa      	ldr	r2, [r7, #12]
34011d26:	68bb      	ldr	r3, [r7, #8]
34011d28:	fbb2 f3f3 	udiv	r3, r2, r3
34011d2c:	60fb      	str	r3, [r7, #12]
            break;
34011d2e:	e012      	b.n	34011d56 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011d30:	f7ff f820 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011d34:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011d36:	68fa      	ldr	r2, [r7, #12]
34011d38:	68bb      	ldr	r3, [r7, #8]
34011d3a:	fbb2 f3f3 	udiv	r3, r2, r3
34011d3e:	60fb      	str	r3, [r7, #12]
            break;
34011d40:	e009      	b.n	34011d56 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011d42:	f7ff f85d 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011d46:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011d48:	68fa      	ldr	r2, [r7, #12]
34011d4a:	68bb      	ldr	r3, [r7, #8]
34011d4c:	fbb2 f3f3 	udiv	r3, r2, r3
34011d50:	60fb      	str	r3, [r7, #12]
            break;
34011d52:	e000      	b.n	34011d56 <RCCEx_GetFMCCLKFreq+0xd2>
            break;
34011d54:	bf00      	nop
      break;
34011d56:	e044      	b.n	34011de2 <RCCEx_GetFMCCLKFreq+0x15e>
      if (LL_RCC_IC4_IsEnabled() != 0U)
34011d58:	f7f7 fac2 	bl	340092e0 <LL_RCC_IC4_IsEnabled>
34011d5c:	4603      	mov	r3, r0
34011d5e:	2b00      	cmp	r3, #0
34011d60:	d041      	beq.n	34011de6 <RCCEx_GetFMCCLKFreq+0x162>
        ic_divider = LL_RCC_IC4_GetDivider();
34011d62:	f7f7 fadf 	bl	34009324 <LL_RCC_IC4_GetDivider>
34011d66:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
34011d68:	f7f7 face 	bl	34009308 <LL_RCC_IC4_GetSource>
34011d6c:	4603      	mov	r3, r0
34011d6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011d72:	d029      	beq.n	34011dc8 <RCCEx_GetFMCCLKFreq+0x144>
34011d74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011d78:	d82f      	bhi.n	34011dda <RCCEx_GetFMCCLKFreq+0x156>
34011d7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011d7e:	d01a      	beq.n	34011db6 <RCCEx_GetFMCCLKFreq+0x132>
34011d80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011d84:	d829      	bhi.n	34011dda <RCCEx_GetFMCCLKFreq+0x156>
34011d86:	2b00      	cmp	r3, #0
34011d88:	d003      	beq.n	34011d92 <RCCEx_GetFMCCLKFreq+0x10e>
34011d8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011d8e:	d009      	beq.n	34011da4 <RCCEx_GetFMCCLKFreq+0x120>
            break;
34011d90:	e023      	b.n	34011dda <RCCEx_GetFMCCLKFreq+0x156>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011d92:	f7fe ff63 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011d96:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011d98:	68fa      	ldr	r2, [r7, #12]
34011d9a:	68bb      	ldr	r3, [r7, #8]
34011d9c:	fbb2 f3f3 	udiv	r3, r2, r3
34011da0:	60fb      	str	r3, [r7, #12]
            break;
34011da2:	e01b      	b.n	34011ddc <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011da4:	f7fe ffa0 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011da8:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011daa:	68fa      	ldr	r2, [r7, #12]
34011dac:	68bb      	ldr	r3, [r7, #8]
34011dae:	fbb2 f3f3 	udiv	r3, r2, r3
34011db2:	60fb      	str	r3, [r7, #12]
            break;
34011db4:	e012      	b.n	34011ddc <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011db6:	f7fe ffdd 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011dba:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011dbc:	68fa      	ldr	r2, [r7, #12]
34011dbe:	68bb      	ldr	r3, [r7, #8]
34011dc0:	fbb2 f3f3 	udiv	r3, r2, r3
34011dc4:	60fb      	str	r3, [r7, #12]
            break;
34011dc6:	e009      	b.n	34011ddc <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011dc8:	f7ff f81a 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011dcc:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34011dce:	68fa      	ldr	r2, [r7, #12]
34011dd0:	68bb      	ldr	r3, [r7, #8]
34011dd2:	fbb2 f3f3 	udiv	r3, r2, r3
34011dd6:	60fb      	str	r3, [r7, #12]
            break;
34011dd8:	e000      	b.n	34011ddc <RCCEx_GetFMCCLKFreq+0x158>
            break;
34011dda:	bf00      	nop
      break;
34011ddc:	e003      	b.n	34011de6 <RCCEx_GetFMCCLKFreq+0x162>
      break;
34011dde:	bf00      	nop
34011de0:	e002      	b.n	34011de8 <RCCEx_GetFMCCLKFreq+0x164>
      break;
34011de2:	bf00      	nop
34011de4:	e000      	b.n	34011de8 <RCCEx_GetFMCCLKFreq+0x164>
      break;
34011de6:	bf00      	nop
  }

  return fmc_frequency;
34011de8:	68fb      	ldr	r3, [r7, #12]
}
34011dea:	4618      	mov	r0, r3
34011dec:	3710      	adds	r7, #16
34011dee:	46bd      	mov	sp, r7
34011df0:	bd80      	pop	{r7, pc}
	...

34011df4 <RCCEx_GetI2CCLKFreq>:
  *         @arg @ref RCCEx_I2C4_Clock_Source
  * @retval I2C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI2CCLKFreq(uint32_t I2CxSource)
{
34011df4:	b580      	push	{r7, lr}
34011df6:	b084      	sub	sp, #16
34011df8:	af00      	add	r7, sp, #0
34011dfa:	6078      	str	r0, [r7, #4]
  uint32_t i2c_frequency = RCC_PERIPH_FREQUENCY_NO;
34011dfc:	2300      	movs	r3, #0
34011dfe:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI2CClockSource(I2CxSource))
34011e00:	6878      	ldr	r0, [r7, #4]
34011e02:	f7f6 fe8f 	bl	34008b24 <LL_RCC_GetI2CClockSource>
34011e06:	4603      	mov	r3, r0
34011e08:	4aa2      	ldr	r2, [pc, #648]	@ (34012094 <RCCEx_GetI2CCLKFreq+0x2a0>)
34011e0a:	4293      	cmp	r3, r2
34011e0c:	f000 8172 	beq.w	340120f4 <RCCEx_GetI2CCLKFreq+0x300>
34011e10:	4aa0      	ldr	r2, [pc, #640]	@ (34012094 <RCCEx_GetI2CCLKFreq+0x2a0>)
34011e12:	4293      	cmp	r3, r2
34011e14:	f200 8184 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011e18:	4a9f      	ldr	r2, [pc, #636]	@ (34012098 <RCCEx_GetI2CCLKFreq+0x2a4>)
34011e1a:	4293      	cmp	r3, r2
34011e1c:	f000 816a 	beq.w	340120f4 <RCCEx_GetI2CCLKFreq+0x300>
34011e20:	4a9d      	ldr	r2, [pc, #628]	@ (34012098 <RCCEx_GetI2CCLKFreq+0x2a4>)
34011e22:	4293      	cmp	r3, r2
34011e24:	f200 817c 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011e28:	4a9c      	ldr	r2, [pc, #624]	@ (3401209c <RCCEx_GetI2CCLKFreq+0x2a8>)
34011e2a:	4293      	cmp	r3, r2
34011e2c:	f000 8162 	beq.w	340120f4 <RCCEx_GetI2CCLKFreq+0x300>
34011e30:	4a9a      	ldr	r2, [pc, #616]	@ (3401209c <RCCEx_GetI2CCLKFreq+0x2a8>)
34011e32:	4293      	cmp	r3, r2
34011e34:	f200 8174 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011e38:	4a99      	ldr	r2, [pc, #612]	@ (340120a0 <RCCEx_GetI2CCLKFreq+0x2ac>)
34011e3a:	4293      	cmp	r3, r2
34011e3c:	f000 815a 	beq.w	340120f4 <RCCEx_GetI2CCLKFreq+0x300>
34011e40:	4a97      	ldr	r2, [pc, #604]	@ (340120a0 <RCCEx_GetI2CCLKFreq+0x2ac>)
34011e42:	4293      	cmp	r3, r2
34011e44:	f200 816c 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011e48:	4a96      	ldr	r2, [pc, #600]	@ (340120a4 <RCCEx_GetI2CCLKFreq+0x2b0>)
34011e4a:	4293      	cmp	r3, r2
34011e4c:	f000 8160 	beq.w	34012110 <RCCEx_GetI2CCLKFreq+0x31c>
34011e50:	4a94      	ldr	r2, [pc, #592]	@ (340120a4 <RCCEx_GetI2CCLKFreq+0x2b0>)
34011e52:	4293      	cmp	r3, r2
34011e54:	f200 8164 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011e58:	4a93      	ldr	r2, [pc, #588]	@ (340120a8 <RCCEx_GetI2CCLKFreq+0x2b4>)
34011e5a:	4293      	cmp	r3, r2
34011e5c:	f000 8158 	beq.w	34012110 <RCCEx_GetI2CCLKFreq+0x31c>
34011e60:	4a91      	ldr	r2, [pc, #580]	@ (340120a8 <RCCEx_GetI2CCLKFreq+0x2b4>)
34011e62:	4293      	cmp	r3, r2
34011e64:	f200 815c 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011e68:	4a90      	ldr	r2, [pc, #576]	@ (340120ac <RCCEx_GetI2CCLKFreq+0x2b8>)
34011e6a:	4293      	cmp	r3, r2
34011e6c:	f000 8150 	beq.w	34012110 <RCCEx_GetI2CCLKFreq+0x31c>
34011e70:	4a8e      	ldr	r2, [pc, #568]	@ (340120ac <RCCEx_GetI2CCLKFreq+0x2b8>)
34011e72:	4293      	cmp	r3, r2
34011e74:	f200 8154 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011e78:	4a8d      	ldr	r2, [pc, #564]	@ (340120b0 <RCCEx_GetI2CCLKFreq+0x2bc>)
34011e7a:	4293      	cmp	r3, r2
34011e7c:	f000 8148 	beq.w	34012110 <RCCEx_GetI2CCLKFreq+0x31c>
34011e80:	4a8b      	ldr	r2, [pc, #556]	@ (340120b0 <RCCEx_GetI2CCLKFreq+0x2bc>)
34011e82:	4293      	cmp	r3, r2
34011e84:	f200 814c 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011e88:	4a8a      	ldr	r2, [pc, #552]	@ (340120b4 <RCCEx_GetI2CCLKFreq+0x2c0>)
34011e8a:	4293      	cmp	r3, r2
34011e8c:	f000 80be 	beq.w	3401200c <RCCEx_GetI2CCLKFreq+0x218>
34011e90:	4a88      	ldr	r2, [pc, #544]	@ (340120b4 <RCCEx_GetI2CCLKFreq+0x2c0>)
34011e92:	4293      	cmp	r3, r2
34011e94:	f200 8144 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011e98:	4a87      	ldr	r2, [pc, #540]	@ (340120b8 <RCCEx_GetI2CCLKFreq+0x2c4>)
34011e9a:	4293      	cmp	r3, r2
34011e9c:	f000 80b6 	beq.w	3401200c <RCCEx_GetI2CCLKFreq+0x218>
34011ea0:	4a85      	ldr	r2, [pc, #532]	@ (340120b8 <RCCEx_GetI2CCLKFreq+0x2c4>)
34011ea2:	4293      	cmp	r3, r2
34011ea4:	f200 813c 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011ea8:	4a84      	ldr	r2, [pc, #528]	@ (340120bc <RCCEx_GetI2CCLKFreq+0x2c8>)
34011eaa:	4293      	cmp	r3, r2
34011eac:	f000 80ae 	beq.w	3401200c <RCCEx_GetI2CCLKFreq+0x218>
34011eb0:	4a82      	ldr	r2, [pc, #520]	@ (340120bc <RCCEx_GetI2CCLKFreq+0x2c8>)
34011eb2:	4293      	cmp	r3, r2
34011eb4:	f200 8134 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011eb8:	4a81      	ldr	r2, [pc, #516]	@ (340120c0 <RCCEx_GetI2CCLKFreq+0x2cc>)
34011eba:	4293      	cmp	r3, r2
34011ebc:	f000 80a6 	beq.w	3401200c <RCCEx_GetI2CCLKFreq+0x218>
34011ec0:	4a7f      	ldr	r2, [pc, #508]	@ (340120c0 <RCCEx_GetI2CCLKFreq+0x2cc>)
34011ec2:	4293      	cmp	r3, r2
34011ec4:	f200 812c 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011ec8:	4a7e      	ldr	r2, [pc, #504]	@ (340120c4 <RCCEx_GetI2CCLKFreq+0x2d0>)
34011eca:	4293      	cmp	r3, r2
34011ecc:	d05a      	beq.n	34011f84 <RCCEx_GetI2CCLKFreq+0x190>
34011ece:	4a7d      	ldr	r2, [pc, #500]	@ (340120c4 <RCCEx_GetI2CCLKFreq+0x2d0>)
34011ed0:	4293      	cmp	r3, r2
34011ed2:	f200 8125 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011ed6:	4a7c      	ldr	r2, [pc, #496]	@ (340120c8 <RCCEx_GetI2CCLKFreq+0x2d4>)
34011ed8:	4293      	cmp	r3, r2
34011eda:	d053      	beq.n	34011f84 <RCCEx_GetI2CCLKFreq+0x190>
34011edc:	4a7a      	ldr	r2, [pc, #488]	@ (340120c8 <RCCEx_GetI2CCLKFreq+0x2d4>)
34011ede:	4293      	cmp	r3, r2
34011ee0:	f200 811e 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011ee4:	4a79      	ldr	r2, [pc, #484]	@ (340120cc <RCCEx_GetI2CCLKFreq+0x2d8>)
34011ee6:	4293      	cmp	r3, r2
34011ee8:	d04c      	beq.n	34011f84 <RCCEx_GetI2CCLKFreq+0x190>
34011eea:	4a78      	ldr	r2, [pc, #480]	@ (340120cc <RCCEx_GetI2CCLKFreq+0x2d8>)
34011eec:	4293      	cmp	r3, r2
34011eee:	f200 8117 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011ef2:	4a77      	ldr	r2, [pc, #476]	@ (340120d0 <RCCEx_GetI2CCLKFreq+0x2dc>)
34011ef4:	4293      	cmp	r3, r2
34011ef6:	d045      	beq.n	34011f84 <RCCEx_GetI2CCLKFreq+0x190>
34011ef8:	4a75      	ldr	r2, [pc, #468]	@ (340120d0 <RCCEx_GetI2CCLKFreq+0x2dc>)
34011efa:	4293      	cmp	r3, r2
34011efc:	f200 8110 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011f00:	4a74      	ldr	r2, [pc, #464]	@ (340120d4 <RCCEx_GetI2CCLKFreq+0x2e0>)
34011f02:	4293      	cmp	r3, r2
34011f04:	d039      	beq.n	34011f7a <RCCEx_GetI2CCLKFreq+0x186>
34011f06:	4a73      	ldr	r2, [pc, #460]	@ (340120d4 <RCCEx_GetI2CCLKFreq+0x2e0>)
34011f08:	4293      	cmp	r3, r2
34011f0a:	f200 8109 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011f0e:	4a72      	ldr	r2, [pc, #456]	@ (340120d8 <RCCEx_GetI2CCLKFreq+0x2e4>)
34011f10:	4293      	cmp	r3, r2
34011f12:	d032      	beq.n	34011f7a <RCCEx_GetI2CCLKFreq+0x186>
34011f14:	4a70      	ldr	r2, [pc, #448]	@ (340120d8 <RCCEx_GetI2CCLKFreq+0x2e4>)
34011f16:	4293      	cmp	r3, r2
34011f18:	f200 8102 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011f1c:	4a6f      	ldr	r2, [pc, #444]	@ (340120dc <RCCEx_GetI2CCLKFreq+0x2e8>)
34011f1e:	4293      	cmp	r3, r2
34011f20:	d02b      	beq.n	34011f7a <RCCEx_GetI2CCLKFreq+0x186>
34011f22:	4a6e      	ldr	r2, [pc, #440]	@ (340120dc <RCCEx_GetI2CCLKFreq+0x2e8>)
34011f24:	4293      	cmp	r3, r2
34011f26:	f200 80fb 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011f2a:	4a6d      	ldr	r2, [pc, #436]	@ (340120e0 <RCCEx_GetI2CCLKFreq+0x2ec>)
34011f2c:	4293      	cmp	r3, r2
34011f2e:	d024      	beq.n	34011f7a <RCCEx_GetI2CCLKFreq+0x186>
34011f30:	4a6b      	ldr	r2, [pc, #428]	@ (340120e0 <RCCEx_GetI2CCLKFreq+0x2ec>)
34011f32:	4293      	cmp	r3, r2
34011f34:	f200 80f4 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011f38:	4a6a      	ldr	r2, [pc, #424]	@ (340120e4 <RCCEx_GetI2CCLKFreq+0x2f0>)
34011f3a:	4293      	cmp	r3, r2
34011f3c:	d011      	beq.n	34011f62 <RCCEx_GetI2CCLKFreq+0x16e>
34011f3e:	4a69      	ldr	r2, [pc, #420]	@ (340120e4 <RCCEx_GetI2CCLKFreq+0x2f0>)
34011f40:	4293      	cmp	r3, r2
34011f42:	f200 80ed 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011f46:	4a68      	ldr	r2, [pc, #416]	@ (340120e8 <RCCEx_GetI2CCLKFreq+0x2f4>)
34011f48:	4293      	cmp	r3, r2
34011f4a:	d00a      	beq.n	34011f62 <RCCEx_GetI2CCLKFreq+0x16e>
34011f4c:	4a66      	ldr	r2, [pc, #408]	@ (340120e8 <RCCEx_GetI2CCLKFreq+0x2f4>)
34011f4e:	4293      	cmp	r3, r2
34011f50:	f200 80e6 	bhi.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
34011f54:	4a65      	ldr	r2, [pc, #404]	@ (340120ec <RCCEx_GetI2CCLKFreq+0x2f8>)
34011f56:	4293      	cmp	r3, r2
34011f58:	d003      	beq.n	34011f62 <RCCEx_GetI2CCLKFreq+0x16e>
34011f5a:	4a65      	ldr	r2, [pc, #404]	@ (340120f0 <RCCEx_GetI2CCLKFreq+0x2fc>)
34011f5c:	4293      	cmp	r3, r2
34011f5e:	f040 80df 	bne.w	34012120 <RCCEx_GetI2CCLKFreq+0x32c>
  {
    case LL_RCC_I2C1_CLKSOURCE_PCLK1:
    case LL_RCC_I2C2_CLKSOURCE_PCLK1:
    case LL_RCC_I2C3_CLKSOURCE_PCLK1:
    case LL_RCC_I2C4_CLKSOURCE_PCLK1:
      i2c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34011f62:	f7f5 fe9b 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34011f66:	4603      	mov	r3, r0
34011f68:	4618      	mov	r0, r3
34011f6a:	f7fe ff8f 	bl	34010e8c <RCCEx_GetHCLKFreq>
34011f6e:	4603      	mov	r3, r0
34011f70:	4618      	mov	r0, r3
34011f72:	f7fe ff9c 	bl	34010eae <RCCEx_GetPCLK1Freq>
34011f76:	60f8      	str	r0, [r7, #12]
      break;
34011f78:	e0db      	b.n	34012132 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_CLKP:
    case LL_RCC_I2C2_CLKSOURCE_CLKP:
    case LL_RCC_I2C3_CLKSOURCE_CLKP:
    case LL_RCC_I2C4_CLKSOURCE_CLKP:
      i2c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34011f7a:	2007      	movs	r0, #7
34011f7c:	f7ff fa72 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
34011f80:	60f8      	str	r0, [r7, #12]
      break;
34011f82:	e0d6      	b.n	34012132 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_IC10:
    case LL_RCC_I2C2_CLKSOURCE_IC10:
    case LL_RCC_I2C3_CLKSOURCE_IC10:
    case LL_RCC_I2C4_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
34011f84:	f7f7 faec 	bl	34009560 <LL_RCC_IC10_IsEnabled>
34011f88:	4603      	mov	r3, r0
34011f8a:	2b00      	cmp	r3, #0
34011f8c:	f000 80ca 	beq.w	34012124 <RCCEx_GetI2CCLKFreq+0x330>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
34011f90:	f7f7 fb08 	bl	340095a4 <LL_RCC_IC10_GetDivider>
34011f94:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
34011f96:	f7f7 faf7 	bl	34009588 <LL_RCC_IC10_GetSource>
34011f9a:	4603      	mov	r3, r0
34011f9c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011fa0:	d029      	beq.n	34011ff6 <RCCEx_GetI2CCLKFreq+0x202>
34011fa2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34011fa6:	d82f      	bhi.n	34012008 <RCCEx_GetI2CCLKFreq+0x214>
34011fa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011fac:	d01a      	beq.n	34011fe4 <RCCEx_GetI2CCLKFreq+0x1f0>
34011fae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34011fb2:	d829      	bhi.n	34012008 <RCCEx_GetI2CCLKFreq+0x214>
34011fb4:	2b00      	cmp	r3, #0
34011fb6:	d003      	beq.n	34011fc0 <RCCEx_GetI2CCLKFreq+0x1cc>
34011fb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34011fbc:	d009      	beq.n	34011fd2 <RCCEx_GetI2CCLKFreq+0x1de>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34011fbe:	e023      	b.n	34012008 <RCCEx_GetI2CCLKFreq+0x214>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34011fc0:	f7fe fe4c 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34011fc4:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34011fc6:	68fa      	ldr	r2, [r7, #12]
34011fc8:	68bb      	ldr	r3, [r7, #8]
34011fca:	fbb2 f3f3 	udiv	r3, r2, r3
34011fce:	60fb      	str	r3, [r7, #12]
            break;
34011fd0:	e01b      	b.n	3401200a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34011fd2:	f7fe fe89 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34011fd6:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34011fd8:	68fa      	ldr	r2, [r7, #12]
34011fda:	68bb      	ldr	r3, [r7, #8]
34011fdc:	fbb2 f3f3 	udiv	r3, r2, r3
34011fe0:	60fb      	str	r3, [r7, #12]
            break;
34011fe2:	e012      	b.n	3401200a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34011fe4:	f7fe fec6 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34011fe8:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34011fea:	68fa      	ldr	r2, [r7, #12]
34011fec:	68bb      	ldr	r3, [r7, #8]
34011fee:	fbb2 f3f3 	udiv	r3, r2, r3
34011ff2:	60fb      	str	r3, [r7, #12]
            break;
34011ff4:	e009      	b.n	3401200a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34011ff6:	f7fe ff03 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34011ffa:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34011ffc:	68fa      	ldr	r2, [r7, #12]
34011ffe:	68bb      	ldr	r3, [r7, #8]
34012000:	fbb2 f3f3 	udiv	r3, r2, r3
34012004:	60fb      	str	r3, [r7, #12]
            break;
34012006:	e000      	b.n	3401200a <RCCEx_GetI2CCLKFreq+0x216>
            break;
34012008:	bf00      	nop
        }
      }
      break;
3401200a:	e08b      	b.n	34012124 <RCCEx_GetI2CCLKFreq+0x330>

    case LL_RCC_I2C1_CLKSOURCE_IC15:
    case LL_RCC_I2C2_CLKSOURCE_IC15:
    case LL_RCC_I2C3_CLKSOURCE_IC15:
    case LL_RCC_I2C4_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
3401200c:	f7f7 fba8 	bl	34009760 <LL_RCC_IC15_IsEnabled>
34012010:	4603      	mov	r3, r0
34012012:	2b00      	cmp	r3, #0
34012014:	f000 8088 	beq.w	34012128 <RCCEx_GetI2CCLKFreq+0x334>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
34012018:	f7f7 fbc4 	bl	340097a4 <LL_RCC_IC15_GetDivider>
3401201c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3401201e:	f7f7 fbb3 	bl	34009788 <LL_RCC_IC15_GetSource>
34012022:	4603      	mov	r3, r0
34012024:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012028:	d029      	beq.n	3401207e <RCCEx_GetI2CCLKFreq+0x28a>
3401202a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401202e:	d82f      	bhi.n	34012090 <RCCEx_GetI2CCLKFreq+0x29c>
34012030:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012034:	d01a      	beq.n	3401206c <RCCEx_GetI2CCLKFreq+0x278>
34012036:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401203a:	d829      	bhi.n	34012090 <RCCEx_GetI2CCLKFreq+0x29c>
3401203c:	2b00      	cmp	r3, #0
3401203e:	d003      	beq.n	34012048 <RCCEx_GetI2CCLKFreq+0x254>
34012040:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012044:	d009      	beq.n	3401205a <RCCEx_GetI2CCLKFreq+0x266>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34012046:	e023      	b.n	34012090 <RCCEx_GetI2CCLKFreq+0x29c>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012048:	f7fe fe08 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
3401204c:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3401204e:	68fa      	ldr	r2, [r7, #12]
34012050:	68bb      	ldr	r3, [r7, #8]
34012052:	fbb2 f3f3 	udiv	r3, r2, r3
34012056:	60fb      	str	r3, [r7, #12]
            break;
34012058:	e01b      	b.n	34012092 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401205a:	f7fe fe45 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
3401205e:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34012060:	68fa      	ldr	r2, [r7, #12]
34012062:	68bb      	ldr	r3, [r7, #8]
34012064:	fbb2 f3f3 	udiv	r3, r2, r3
34012068:	60fb      	str	r3, [r7, #12]
            break;
3401206a:	e012      	b.n	34012092 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3401206c:	f7fe fe82 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34012070:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34012072:	68fa      	ldr	r2, [r7, #12]
34012074:	68bb      	ldr	r3, [r7, #8]
34012076:	fbb2 f3f3 	udiv	r3, r2, r3
3401207a:	60fb      	str	r3, [r7, #12]
            break;
3401207c:	e009      	b.n	34012092 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401207e:	f7fe febf 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34012082:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34012084:	68fa      	ldr	r2, [r7, #12]
34012086:	68bb      	ldr	r3, [r7, #8]
34012088:	fbb2 f3f3 	udiv	r3, r2, r3
3401208c:	60fb      	str	r3, [r7, #12]
            break;
3401208e:	e000      	b.n	34012092 <RCCEx_GetI2CCLKFreq+0x29e>
            break;
34012090:	bf00      	nop
        }
      }
      break;
34012092:	e049      	b.n	34012128 <RCCEx_GetI2CCLKFreq+0x334>
34012094:	07050c0c 	.word	0x07050c0c
34012098:	0705080c 	.word	0x0705080c
3401209c:	0705040c 	.word	0x0705040c
340120a0:	0705000c 	.word	0x0705000c
340120a4:	07040c0c 	.word	0x07040c0c
340120a8:	0704080c 	.word	0x0704080c
340120ac:	0704040c 	.word	0x0704040c
340120b0:	0704000c 	.word	0x0704000c
340120b4:	07030c0c 	.word	0x07030c0c
340120b8:	0703080c 	.word	0x0703080c
340120bc:	0703040c 	.word	0x0703040c
340120c0:	0703000c 	.word	0x0703000c
340120c4:	07020c0c 	.word	0x07020c0c
340120c8:	0702080c 	.word	0x0702080c
340120cc:	0702040c 	.word	0x0702040c
340120d0:	0702000c 	.word	0x0702000c
340120d4:	07010c0c 	.word	0x07010c0c
340120d8:	0701080c 	.word	0x0701080c
340120dc:	0701040c 	.word	0x0701040c
340120e0:	0701000c 	.word	0x0701000c
340120e4:	07000c0c 	.word	0x07000c0c
340120e8:	0700080c 	.word	0x0700080c
340120ec:	0700000c 	.word	0x0700000c
340120f0:	0700040c 	.word	0x0700040c

    case LL_RCC_I2C1_CLKSOURCE_HSI:
    case LL_RCC_I2C2_CLKSOURCE_HSI:
    case LL_RCC_I2C3_CLKSOURCE_HSI:
    case LL_RCC_I2C4_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
340120f4:	f7f6 f9d0 	bl	34008498 <LL_RCC_HSI_IsReady>
340120f8:	4603      	mov	r3, r0
340120fa:	2b00      	cmp	r3, #0
340120fc:	d016      	beq.n	3401212c <RCCEx_GetI2CCLKFreq+0x338>
      {
        i2c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340120fe:	f7f6 f9dd 	bl	340084bc <LL_RCC_HSI_GetDivider>
34012102:	4603      	mov	r3, r0
34012104:	09db      	lsrs	r3, r3, #7
34012106:	4a0d      	ldr	r2, [pc, #52]	@ (3401213c <RCCEx_GetI2CCLKFreq+0x348>)
34012108:	fa22 f303 	lsr.w	r3, r2, r3
3401210c:	60fb      	str	r3, [r7, #12]
      }
      break;
3401210e:	e00d      	b.n	3401212c <RCCEx_GetI2CCLKFreq+0x338>

    case LL_RCC_I2C1_CLKSOURCE_MSI:
    case LL_RCC_I2C2_CLKSOURCE_MSI:
    case LL_RCC_I2C3_CLKSOURCE_MSI:
    case LL_RCC_I2C4_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34012110:	f7f6 f9e2 	bl	340084d8 <LL_RCC_MSI_IsReady>
34012114:	4603      	mov	r3, r0
34012116:	2b00      	cmp	r3, #0
34012118:	d00a      	beq.n	34012130 <RCCEx_GetI2CCLKFreq+0x33c>
      {
        i2c_frequency = MSI_VALUE;
3401211a:	4b09      	ldr	r3, [pc, #36]	@ (34012140 <RCCEx_GetI2CCLKFreq+0x34c>)
3401211c:	60fb      	str	r3, [r7, #12]
      }
      break;
3401211e:	e007      	b.n	34012130 <RCCEx_GetI2CCLKFreq+0x33c>

    default:
      /* Unexpected case */
      break;
34012120:	bf00      	nop
34012122:	e006      	b.n	34012132 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
34012124:	bf00      	nop
34012126:	e004      	b.n	34012132 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
34012128:	bf00      	nop
3401212a:	e002      	b.n	34012132 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3401212c:	bf00      	nop
3401212e:	e000      	b.n	34012132 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
34012130:	bf00      	nop
  }

  return i2c_frequency;
34012132:	68fb      	ldr	r3, [r7, #12]
}
34012134:	4618      	mov	r0, r3
34012136:	3710      	adds	r7, #16
34012138:	46bd      	mov	sp, r7
3401213a:	bd80      	pop	{r7, pc}
3401213c:	03d09000 	.word	0x03d09000
34012140:	003d0900 	.word	0x003d0900

34012144 <RCCEx_GetI3CCLKFreq>:
  *         @arg @ref RCCEx_I3C2_Clock_Source
  * @retval I3C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI3CCLKFreq(uint32_t I3CxSource)
{
34012144:	b580      	push	{r7, lr}
34012146:	b084      	sub	sp, #16
34012148:	af00      	add	r7, sp, #0
3401214a:	6078      	str	r0, [r7, #4]
  uint32_t i3c_frequency = RCC_PERIPH_FREQUENCY_NO;
3401214c:	2300      	movs	r3, #0
3401214e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI3CClockSource(I3CxSource))
34012150:	6878      	ldr	r0, [r7, #4]
34012152:	f7f6 fcf3 	bl	34008b3c <LL_RCC_GetI3CClockSource>
34012156:	4603      	mov	r3, r0
34012158:	4a86      	ldr	r2, [pc, #536]	@ (34012374 <RCCEx_GetI3CCLKFreq+0x230>)
3401215a:	4293      	cmp	r3, r2
3401215c:	f000 80e6 	beq.w	3401232c <RCCEx_GetI3CCLKFreq+0x1e8>
34012160:	4a84      	ldr	r2, [pc, #528]	@ (34012374 <RCCEx_GetI3CCLKFreq+0x230>)
34012162:	4293      	cmp	r3, r2
34012164:	f200 80f8 	bhi.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
34012168:	4a83      	ldr	r2, [pc, #524]	@ (34012378 <RCCEx_GetI3CCLKFreq+0x234>)
3401216a:	4293      	cmp	r3, r2
3401216c:	f000 80de 	beq.w	3401232c <RCCEx_GetI3CCLKFreq+0x1e8>
34012170:	4a81      	ldr	r2, [pc, #516]	@ (34012378 <RCCEx_GetI3CCLKFreq+0x234>)
34012172:	4293      	cmp	r3, r2
34012174:	f200 80f0 	bhi.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
34012178:	4a80      	ldr	r2, [pc, #512]	@ (3401237c <RCCEx_GetI3CCLKFreq+0x238>)
3401217a:	4293      	cmp	r3, r2
3401217c:	f000 80e4 	beq.w	34012348 <RCCEx_GetI3CCLKFreq+0x204>
34012180:	4a7e      	ldr	r2, [pc, #504]	@ (3401237c <RCCEx_GetI3CCLKFreq+0x238>)
34012182:	4293      	cmp	r3, r2
34012184:	f200 80e8 	bhi.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
34012188:	4a7d      	ldr	r2, [pc, #500]	@ (34012380 <RCCEx_GetI3CCLKFreq+0x23c>)
3401218a:	4293      	cmp	r3, r2
3401218c:	f000 80dc 	beq.w	34012348 <RCCEx_GetI3CCLKFreq+0x204>
34012190:	4a7b      	ldr	r2, [pc, #492]	@ (34012380 <RCCEx_GetI3CCLKFreq+0x23c>)
34012192:	4293      	cmp	r3, r2
34012194:	f200 80e0 	bhi.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
34012198:	4a7a      	ldr	r2, [pc, #488]	@ (34012384 <RCCEx_GetI3CCLKFreq+0x240>)
3401219a:	4293      	cmp	r3, r2
3401219c:	f000 8083 	beq.w	340122a6 <RCCEx_GetI3CCLKFreq+0x162>
340121a0:	4a78      	ldr	r2, [pc, #480]	@ (34012384 <RCCEx_GetI3CCLKFreq+0x240>)
340121a2:	4293      	cmp	r3, r2
340121a4:	f200 80d8 	bhi.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
340121a8:	4a77      	ldr	r2, [pc, #476]	@ (34012388 <RCCEx_GetI3CCLKFreq+0x244>)
340121aa:	4293      	cmp	r3, r2
340121ac:	d07b      	beq.n	340122a6 <RCCEx_GetI3CCLKFreq+0x162>
340121ae:	4a76      	ldr	r2, [pc, #472]	@ (34012388 <RCCEx_GetI3CCLKFreq+0x244>)
340121b0:	4293      	cmp	r3, r2
340121b2:	f200 80d1 	bhi.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
340121b6:	4a75      	ldr	r2, [pc, #468]	@ (3401238c <RCCEx_GetI3CCLKFreq+0x248>)
340121b8:	4293      	cmp	r3, r2
340121ba:	d030      	beq.n	3401221e <RCCEx_GetI3CCLKFreq+0xda>
340121bc:	4a73      	ldr	r2, [pc, #460]	@ (3401238c <RCCEx_GetI3CCLKFreq+0x248>)
340121be:	4293      	cmp	r3, r2
340121c0:	f200 80ca 	bhi.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
340121c4:	4a72      	ldr	r2, [pc, #456]	@ (34012390 <RCCEx_GetI3CCLKFreq+0x24c>)
340121c6:	4293      	cmp	r3, r2
340121c8:	d029      	beq.n	3401221e <RCCEx_GetI3CCLKFreq+0xda>
340121ca:	4a71      	ldr	r2, [pc, #452]	@ (34012390 <RCCEx_GetI3CCLKFreq+0x24c>)
340121cc:	4293      	cmp	r3, r2
340121ce:	f200 80c3 	bhi.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
340121d2:	4a70      	ldr	r2, [pc, #448]	@ (34012394 <RCCEx_GetI3CCLKFreq+0x250>)
340121d4:	4293      	cmp	r3, r2
340121d6:	d01d      	beq.n	34012214 <RCCEx_GetI3CCLKFreq+0xd0>
340121d8:	4a6e      	ldr	r2, [pc, #440]	@ (34012394 <RCCEx_GetI3CCLKFreq+0x250>)
340121da:	4293      	cmp	r3, r2
340121dc:	f200 80bc 	bhi.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
340121e0:	4a6d      	ldr	r2, [pc, #436]	@ (34012398 <RCCEx_GetI3CCLKFreq+0x254>)
340121e2:	4293      	cmp	r3, r2
340121e4:	d016      	beq.n	34012214 <RCCEx_GetI3CCLKFreq+0xd0>
340121e6:	4a6c      	ldr	r2, [pc, #432]	@ (34012398 <RCCEx_GetI3CCLKFreq+0x254>)
340121e8:	4293      	cmp	r3, r2
340121ea:	f200 80b5 	bhi.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
340121ee:	4a6b      	ldr	r2, [pc, #428]	@ (3401239c <RCCEx_GetI3CCLKFreq+0x258>)
340121f0:	4293      	cmp	r3, r2
340121f2:	d003      	beq.n	340121fc <RCCEx_GetI3CCLKFreq+0xb8>
340121f4:	4a6a      	ldr	r2, [pc, #424]	@ (340123a0 <RCCEx_GetI3CCLKFreq+0x25c>)
340121f6:	4293      	cmp	r3, r2
340121f8:	f040 80ae 	bne.w	34012358 <RCCEx_GetI3CCLKFreq+0x214>
  {
    case LL_RCC_I3C1_CLKSOURCE_PCLK1:
    case LL_RCC_I3C2_CLKSOURCE_PCLK1:
      i3c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
340121fc:	f7f5 fd4e 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34012200:	4603      	mov	r3, r0
34012202:	4618      	mov	r0, r3
34012204:	f7fe fe42 	bl	34010e8c <RCCEx_GetHCLKFreq>
34012208:	4603      	mov	r3, r0
3401220a:	4618      	mov	r0, r3
3401220c:	f7fe fe4f 	bl	34010eae <RCCEx_GetPCLK1Freq>
34012210:	60f8      	str	r0, [r7, #12]
      break;
34012212:	e0aa      	b.n	3401236a <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_CLKP:
    case LL_RCC_I3C2_CLKSOURCE_CLKP:
      i3c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012214:	2007      	movs	r0, #7
34012216:	f7ff f925 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
3401221a:	60f8      	str	r0, [r7, #12]
      break;
3401221c:	e0a5      	b.n	3401236a <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_IC10:
    case LL_RCC_I3C2_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
3401221e:	f7f7 f99f 	bl	34009560 <LL_RCC_IC10_IsEnabled>
34012222:	4603      	mov	r3, r0
34012224:	2b00      	cmp	r3, #0
34012226:	f000 8099 	beq.w	3401235c <RCCEx_GetI3CCLKFreq+0x218>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
3401222a:	f7f7 f9bb 	bl	340095a4 <LL_RCC_IC10_GetDivider>
3401222e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
34012230:	f7f7 f9aa 	bl	34009588 <LL_RCC_IC10_GetSource>
34012234:	4603      	mov	r3, r0
34012236:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401223a:	d029      	beq.n	34012290 <RCCEx_GetI3CCLKFreq+0x14c>
3401223c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012240:	d82f      	bhi.n	340122a2 <RCCEx_GetI3CCLKFreq+0x15e>
34012242:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012246:	d01a      	beq.n	3401227e <RCCEx_GetI3CCLKFreq+0x13a>
34012248:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401224c:	d829      	bhi.n	340122a2 <RCCEx_GetI3CCLKFreq+0x15e>
3401224e:	2b00      	cmp	r3, #0
34012250:	d003      	beq.n	3401225a <RCCEx_GetI3CCLKFreq+0x116>
34012252:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012256:	d009      	beq.n	3401226c <RCCEx_GetI3CCLKFreq+0x128>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34012258:	e023      	b.n	340122a2 <RCCEx_GetI3CCLKFreq+0x15e>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401225a:	f7fe fcff 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
3401225e:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34012260:	68fa      	ldr	r2, [r7, #12]
34012262:	68bb      	ldr	r3, [r7, #8]
34012264:	fbb2 f3f3 	udiv	r3, r2, r3
34012268:	60fb      	str	r3, [r7, #12]
            break;
3401226a:	e01b      	b.n	340122a4 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401226c:	f7fe fd3c 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34012270:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34012272:	68fa      	ldr	r2, [r7, #12]
34012274:	68bb      	ldr	r3, [r7, #8]
34012276:	fbb2 f3f3 	udiv	r3, r2, r3
3401227a:	60fb      	str	r3, [r7, #12]
            break;
3401227c:	e012      	b.n	340122a4 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3401227e:	f7fe fd79 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34012282:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34012284:	68fa      	ldr	r2, [r7, #12]
34012286:	68bb      	ldr	r3, [r7, #8]
34012288:	fbb2 f3f3 	udiv	r3, r2, r3
3401228c:	60fb      	str	r3, [r7, #12]
            break;
3401228e:	e009      	b.n	340122a4 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012290:	f7fe fdb6 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34012294:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34012296:	68fa      	ldr	r2, [r7, #12]
34012298:	68bb      	ldr	r3, [r7, #8]
3401229a:	fbb2 f3f3 	udiv	r3, r2, r3
3401229e:	60fb      	str	r3, [r7, #12]
            break;
340122a0:	e000      	b.n	340122a4 <RCCEx_GetI3CCLKFreq+0x160>
            break;
340122a2:	bf00      	nop
        }
      }
      break;
340122a4:	e05a      	b.n	3401235c <RCCEx_GetI3CCLKFreq+0x218>

    case LL_RCC_I3C1_CLKSOURCE_IC15:
    case LL_RCC_I3C2_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
340122a6:	f7f7 fa5b 	bl	34009760 <LL_RCC_IC15_IsEnabled>
340122aa:	4603      	mov	r3, r0
340122ac:	2b00      	cmp	r3, #0
340122ae:	d057      	beq.n	34012360 <RCCEx_GetI3CCLKFreq+0x21c>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
340122b0:	f7f7 fa78 	bl	340097a4 <LL_RCC_IC15_GetDivider>
340122b4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
340122b6:	f7f7 fa67 	bl	34009788 <LL_RCC_IC15_GetSource>
340122ba:	4603      	mov	r3, r0
340122bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340122c0:	d029      	beq.n	34012316 <RCCEx_GetI3CCLKFreq+0x1d2>
340122c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340122c6:	d82f      	bhi.n	34012328 <RCCEx_GetI3CCLKFreq+0x1e4>
340122c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340122cc:	d01a      	beq.n	34012304 <RCCEx_GetI3CCLKFreq+0x1c0>
340122ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340122d2:	d829      	bhi.n	34012328 <RCCEx_GetI3CCLKFreq+0x1e4>
340122d4:	2b00      	cmp	r3, #0
340122d6:	d003      	beq.n	340122e0 <RCCEx_GetI3CCLKFreq+0x19c>
340122d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340122dc:	d009      	beq.n	340122f2 <RCCEx_GetI3CCLKFreq+0x1ae>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
340122de:	e023      	b.n	34012328 <RCCEx_GetI3CCLKFreq+0x1e4>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340122e0:	f7fe fcbc 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340122e4:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
340122e6:	68fa      	ldr	r2, [r7, #12]
340122e8:	68bb      	ldr	r3, [r7, #8]
340122ea:	fbb2 f3f3 	udiv	r3, r2, r3
340122ee:	60fb      	str	r3, [r7, #12]
            break;
340122f0:	e01b      	b.n	3401232a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340122f2:	f7fe fcf9 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340122f6:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
340122f8:	68fa      	ldr	r2, [r7, #12]
340122fa:	68bb      	ldr	r3, [r7, #8]
340122fc:	fbb2 f3f3 	udiv	r3, r2, r3
34012300:	60fb      	str	r3, [r7, #12]
            break;
34012302:	e012      	b.n	3401232a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012304:	f7fe fd36 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34012308:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3401230a:	68fa      	ldr	r2, [r7, #12]
3401230c:	68bb      	ldr	r3, [r7, #8]
3401230e:	fbb2 f3f3 	udiv	r3, r2, r3
34012312:	60fb      	str	r3, [r7, #12]
            break;
34012314:	e009      	b.n	3401232a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012316:	f7fe fd73 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
3401231a:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3401231c:	68fa      	ldr	r2, [r7, #12]
3401231e:	68bb      	ldr	r3, [r7, #8]
34012320:	fbb2 f3f3 	udiv	r3, r2, r3
34012324:	60fb      	str	r3, [r7, #12]
            break;
34012326:	e000      	b.n	3401232a <RCCEx_GetI3CCLKFreq+0x1e6>
            break;
34012328:	bf00      	nop
        }
      }
      break;
3401232a:	e019      	b.n	34012360 <RCCEx_GetI3CCLKFreq+0x21c>

    case LL_RCC_I3C1_CLKSOURCE_HSI:
    case LL_RCC_I3C2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3401232c:	f7f6 f8b4 	bl	34008498 <LL_RCC_HSI_IsReady>
34012330:	4603      	mov	r3, r0
34012332:	2b00      	cmp	r3, #0
34012334:	d016      	beq.n	34012364 <RCCEx_GetI3CCLKFreq+0x220>
      {
        i3c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34012336:	f7f6 f8c1 	bl	340084bc <LL_RCC_HSI_GetDivider>
3401233a:	4603      	mov	r3, r0
3401233c:	09db      	lsrs	r3, r3, #7
3401233e:	4a19      	ldr	r2, [pc, #100]	@ (340123a4 <RCCEx_GetI3CCLKFreq+0x260>)
34012340:	fa22 f303 	lsr.w	r3, r2, r3
34012344:	60fb      	str	r3, [r7, #12]
      }
      break;
34012346:	e00d      	b.n	34012364 <RCCEx_GetI3CCLKFreq+0x220>

    case LL_RCC_I3C1_CLKSOURCE_MSI:
    case LL_RCC_I3C2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34012348:	f7f6 f8c6 	bl	340084d8 <LL_RCC_MSI_IsReady>
3401234c:	4603      	mov	r3, r0
3401234e:	2b00      	cmp	r3, #0
34012350:	d00a      	beq.n	34012368 <RCCEx_GetI3CCLKFreq+0x224>
      {
        i3c_frequency = MSI_VALUE;
34012352:	4b15      	ldr	r3, [pc, #84]	@ (340123a8 <RCCEx_GetI3CCLKFreq+0x264>)
34012354:	60fb      	str	r3, [r7, #12]
      }
      break;
34012356:	e007      	b.n	34012368 <RCCEx_GetI3CCLKFreq+0x224>

    default:
      /* Unexpected case */
      break;
34012358:	bf00      	nop
3401235a:	e006      	b.n	3401236a <RCCEx_GetI3CCLKFreq+0x226>
      break;
3401235c:	bf00      	nop
3401235e:	e004      	b.n	3401236a <RCCEx_GetI3CCLKFreq+0x226>
      break;
34012360:	bf00      	nop
34012362:	e002      	b.n	3401236a <RCCEx_GetI3CCLKFreq+0x226>
      break;
34012364:	bf00      	nop
34012366:	e000      	b.n	3401236a <RCCEx_GetI3CCLKFreq+0x226>
      break;
34012368:	bf00      	nop
  }

  return i3c_frequency;
3401236a:	68fb      	ldr	r3, [r7, #12]
}
3401236c:	4618      	mov	r0, r3
3401236e:	3710      	adds	r7, #16
34012370:	46bd      	mov	sp, r7
34012372:	bd80      	pop	{r7, pc}
34012374:	0705140c 	.word	0x0705140c
34012378:	0705100c 	.word	0x0705100c
3401237c:	0704140c 	.word	0x0704140c
34012380:	0704100c 	.word	0x0704100c
34012384:	0703140c 	.word	0x0703140c
34012388:	0703100c 	.word	0x0703100c
3401238c:	0702140c 	.word	0x0702140c
34012390:	0702100c 	.word	0x0702100c
34012394:	0701140c 	.word	0x0701140c
34012398:	0701100c 	.word	0x0701100c
3401239c:	0700100c 	.word	0x0700100c
340123a0:	0700140c 	.word	0x0700140c
340123a4:	03d09000 	.word	0x03d09000
340123a8:	003d0900 	.word	0x003d0900

340123ac <RCCEx_GetLPTIMCLKFreq>:
  *         @arg @ref RCCEx_LPTIM5_Clock_Source
  * @retval LPTIM clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPTIMCLKFreq(uint32_t LPTIMxSource)
{
340123ac:	b590      	push	{r4, r7, lr}
340123ae:	b085      	sub	sp, #20
340123b0:	af00      	add	r7, sp, #0
340123b2:	6078      	str	r0, [r7, #4]
  uint32_t lptim_frequency = RCC_PERIPH_FREQUENCY_NO;
340123b4:	2300      	movs	r3, #0
340123b6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
340123b8:	6878      	ldr	r0, [r7, #4]
340123ba:	f7f6 fbcb 	bl	34008b54 <LL_RCC_GetLPTIMClockSource>
340123be:	4603      	mov	r3, r0
340123c0:	4aa1      	ldr	r2, [pc, #644]	@ (34012648 <RCCEx_GetLPTIMCLKFreq+0x29c>)
340123c2:	4293      	cmp	r3, r2
340123c4:	f000 8185 	beq.w	340126d2 <RCCEx_GetLPTIMCLKFreq+0x326>
340123c8:	4a9f      	ldr	r2, [pc, #636]	@ (34012648 <RCCEx_GetLPTIMCLKFreq+0x29c>)
340123ca:	4293      	cmp	r3, r2
340123cc:	f200 818b 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
340123d0:	4a9e      	ldr	r2, [pc, #632]	@ (3401264c <RCCEx_GetLPTIMCLKFreq+0x2a0>)
340123d2:	4293      	cmp	r3, r2
340123d4:	f000 817d 	beq.w	340126d2 <RCCEx_GetLPTIMCLKFreq+0x326>
340123d8:	4a9c      	ldr	r2, [pc, #624]	@ (3401264c <RCCEx_GetLPTIMCLKFreq+0x2a0>)
340123da:	4293      	cmp	r3, r2
340123dc:	f200 8183 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
340123e0:	4a9b      	ldr	r2, [pc, #620]	@ (34012650 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
340123e2:	4293      	cmp	r3, r2
340123e4:	f000 8175 	beq.w	340126d2 <RCCEx_GetLPTIMCLKFreq+0x326>
340123e8:	4a99      	ldr	r2, [pc, #612]	@ (34012650 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
340123ea:	4293      	cmp	r3, r2
340123ec:	f200 817b 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
340123f0:	4a98      	ldr	r2, [pc, #608]	@ (34012654 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
340123f2:	4293      	cmp	r3, r2
340123f4:	f000 816d 	beq.w	340126d2 <RCCEx_GetLPTIMCLKFreq+0x326>
340123f8:	4a96      	ldr	r2, [pc, #600]	@ (34012654 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
340123fa:	4293      	cmp	r3, r2
340123fc:	f200 8173 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012400:	4a95      	ldr	r2, [pc, #596]	@ (34012658 <RCCEx_GetLPTIMCLKFreq+0x2ac>)
34012402:	4293      	cmp	r3, r2
34012404:	f000 8165 	beq.w	340126d2 <RCCEx_GetLPTIMCLKFreq+0x326>
34012408:	4a93      	ldr	r2, [pc, #588]	@ (34012658 <RCCEx_GetLPTIMCLKFreq+0x2ac>)
3401240a:	4293      	cmp	r3, r2
3401240c:	f200 816b 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012410:	4a92      	ldr	r2, [pc, #584]	@ (3401265c <RCCEx_GetLPTIMCLKFreq+0x2b0>)
34012412:	4293      	cmp	r3, r2
34012414:	f000 8154 	beq.w	340126c0 <RCCEx_GetLPTIMCLKFreq+0x314>
34012418:	4a90      	ldr	r2, [pc, #576]	@ (3401265c <RCCEx_GetLPTIMCLKFreq+0x2b0>)
3401241a:	4293      	cmp	r3, r2
3401241c:	f200 8163 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012420:	4a8f      	ldr	r2, [pc, #572]	@ (34012660 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
34012422:	4293      	cmp	r3, r2
34012424:	f000 814c 	beq.w	340126c0 <RCCEx_GetLPTIMCLKFreq+0x314>
34012428:	4a8d      	ldr	r2, [pc, #564]	@ (34012660 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
3401242a:	4293      	cmp	r3, r2
3401242c:	f200 815b 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012430:	4a8c      	ldr	r2, [pc, #560]	@ (34012664 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
34012432:	4293      	cmp	r3, r2
34012434:	f000 8144 	beq.w	340126c0 <RCCEx_GetLPTIMCLKFreq+0x314>
34012438:	4a8a      	ldr	r2, [pc, #552]	@ (34012664 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
3401243a:	4293      	cmp	r3, r2
3401243c:	f200 8153 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012440:	4a89      	ldr	r2, [pc, #548]	@ (34012668 <RCCEx_GetLPTIMCLKFreq+0x2bc>)
34012442:	4293      	cmp	r3, r2
34012444:	f000 813c 	beq.w	340126c0 <RCCEx_GetLPTIMCLKFreq+0x314>
34012448:	4a87      	ldr	r2, [pc, #540]	@ (34012668 <RCCEx_GetLPTIMCLKFreq+0x2bc>)
3401244a:	4293      	cmp	r3, r2
3401244c:	f200 814b 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012450:	4a86      	ldr	r2, [pc, #536]	@ (3401266c <RCCEx_GetLPTIMCLKFreq+0x2c0>)
34012452:	4293      	cmp	r3, r2
34012454:	f000 8134 	beq.w	340126c0 <RCCEx_GetLPTIMCLKFreq+0x314>
34012458:	4a84      	ldr	r2, [pc, #528]	@ (3401266c <RCCEx_GetLPTIMCLKFreq+0x2c0>)
3401245a:	4293      	cmp	r3, r2
3401245c:	f200 8143 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012460:	4a83      	ldr	r2, [pc, #524]	@ (34012670 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
34012462:	4293      	cmp	r3, r2
34012464:	f000 80e7 	beq.w	34012636 <RCCEx_GetLPTIMCLKFreq+0x28a>
34012468:	4a81      	ldr	r2, [pc, #516]	@ (34012670 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
3401246a:	4293      	cmp	r3, r2
3401246c:	f200 813b 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012470:	4a80      	ldr	r2, [pc, #512]	@ (34012674 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
34012472:	4293      	cmp	r3, r2
34012474:	f000 80df 	beq.w	34012636 <RCCEx_GetLPTIMCLKFreq+0x28a>
34012478:	4a7e      	ldr	r2, [pc, #504]	@ (34012674 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
3401247a:	4293      	cmp	r3, r2
3401247c:	f200 8133 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012480:	4a7d      	ldr	r2, [pc, #500]	@ (34012678 <RCCEx_GetLPTIMCLKFreq+0x2cc>)
34012482:	4293      	cmp	r3, r2
34012484:	f000 80d7 	beq.w	34012636 <RCCEx_GetLPTIMCLKFreq+0x28a>
34012488:	4a7b      	ldr	r2, [pc, #492]	@ (34012678 <RCCEx_GetLPTIMCLKFreq+0x2cc>)
3401248a:	4293      	cmp	r3, r2
3401248c:	f200 812b 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012490:	4a7a      	ldr	r2, [pc, #488]	@ (3401267c <RCCEx_GetLPTIMCLKFreq+0x2d0>)
34012492:	4293      	cmp	r3, r2
34012494:	f000 80cf 	beq.w	34012636 <RCCEx_GetLPTIMCLKFreq+0x28a>
34012498:	4a78      	ldr	r2, [pc, #480]	@ (3401267c <RCCEx_GetLPTIMCLKFreq+0x2d0>)
3401249a:	4293      	cmp	r3, r2
3401249c:	f200 8123 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
340124a0:	4a77      	ldr	r2, [pc, #476]	@ (34012680 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
340124a2:	4293      	cmp	r3, r2
340124a4:	f000 80c7 	beq.w	34012636 <RCCEx_GetLPTIMCLKFreq+0x28a>
340124a8:	4a75      	ldr	r2, [pc, #468]	@ (34012680 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
340124aa:	4293      	cmp	r3, r2
340124ac:	f200 811b 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
340124b0:	4a74      	ldr	r2, [pc, #464]	@ (34012684 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
340124b2:	4293      	cmp	r3, r2
340124b4:	d07b      	beq.n	340125ae <RCCEx_GetLPTIMCLKFreq+0x202>
340124b6:	4a73      	ldr	r2, [pc, #460]	@ (34012684 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
340124b8:	4293      	cmp	r3, r2
340124ba:	f200 8114 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
340124be:	4a72      	ldr	r2, [pc, #456]	@ (34012688 <RCCEx_GetLPTIMCLKFreq+0x2dc>)
340124c0:	4293      	cmp	r3, r2
340124c2:	d074      	beq.n	340125ae <RCCEx_GetLPTIMCLKFreq+0x202>
340124c4:	4a70      	ldr	r2, [pc, #448]	@ (34012688 <RCCEx_GetLPTIMCLKFreq+0x2dc>)
340124c6:	4293      	cmp	r3, r2
340124c8:	f200 810d 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
340124cc:	4a6f      	ldr	r2, [pc, #444]	@ (3401268c <RCCEx_GetLPTIMCLKFreq+0x2e0>)
340124ce:	4293      	cmp	r3, r2
340124d0:	d06d      	beq.n	340125ae <RCCEx_GetLPTIMCLKFreq+0x202>
340124d2:	4a6e      	ldr	r2, [pc, #440]	@ (3401268c <RCCEx_GetLPTIMCLKFreq+0x2e0>)
340124d4:	4293      	cmp	r3, r2
340124d6:	f200 8106 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
340124da:	4a6d      	ldr	r2, [pc, #436]	@ (34012690 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
340124dc:	4293      	cmp	r3, r2
340124de:	d066      	beq.n	340125ae <RCCEx_GetLPTIMCLKFreq+0x202>
340124e0:	4a6b      	ldr	r2, [pc, #428]	@ (34012690 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
340124e2:	4293      	cmp	r3, r2
340124e4:	f200 80ff 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
340124e8:	4a6a      	ldr	r2, [pc, #424]	@ (34012694 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
340124ea:	4293      	cmp	r3, r2
340124ec:	d05f      	beq.n	340125ae <RCCEx_GetLPTIMCLKFreq+0x202>
340124ee:	4a69      	ldr	r2, [pc, #420]	@ (34012694 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
340124f0:	4293      	cmp	r3, r2
340124f2:	f200 80f8 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
340124f6:	4a68      	ldr	r2, [pc, #416]	@ (34012698 <RCCEx_GetLPTIMCLKFreq+0x2ec>)
340124f8:	4293      	cmp	r3, r2
340124fa:	d053      	beq.n	340125a4 <RCCEx_GetLPTIMCLKFreq+0x1f8>
340124fc:	4a66      	ldr	r2, [pc, #408]	@ (34012698 <RCCEx_GetLPTIMCLKFreq+0x2ec>)
340124fe:	4293      	cmp	r3, r2
34012500:	f200 80f1 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012504:	4a65      	ldr	r2, [pc, #404]	@ (3401269c <RCCEx_GetLPTIMCLKFreq+0x2f0>)
34012506:	4293      	cmp	r3, r2
34012508:	d04c      	beq.n	340125a4 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3401250a:	4a64      	ldr	r2, [pc, #400]	@ (3401269c <RCCEx_GetLPTIMCLKFreq+0x2f0>)
3401250c:	4293      	cmp	r3, r2
3401250e:	f200 80ea 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012512:	4a63      	ldr	r2, [pc, #396]	@ (340126a0 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
34012514:	4293      	cmp	r3, r2
34012516:	d045      	beq.n	340125a4 <RCCEx_GetLPTIMCLKFreq+0x1f8>
34012518:	4a61      	ldr	r2, [pc, #388]	@ (340126a0 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
3401251a:	4293      	cmp	r3, r2
3401251c:	f200 80e3 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012520:	4a60      	ldr	r2, [pc, #384]	@ (340126a4 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
34012522:	4293      	cmp	r3, r2
34012524:	d03e      	beq.n	340125a4 <RCCEx_GetLPTIMCLKFreq+0x1f8>
34012526:	4a5f      	ldr	r2, [pc, #380]	@ (340126a4 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
34012528:	4293      	cmp	r3, r2
3401252a:	f200 80dc 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3401252e:	4a5e      	ldr	r2, [pc, #376]	@ (340126a8 <RCCEx_GetLPTIMCLKFreq+0x2fc>)
34012530:	4293      	cmp	r3, r2
34012532:	d037      	beq.n	340125a4 <RCCEx_GetLPTIMCLKFreq+0x1f8>
34012534:	4a5c      	ldr	r2, [pc, #368]	@ (340126a8 <RCCEx_GetLPTIMCLKFreq+0x2fc>)
34012536:	4293      	cmp	r3, r2
34012538:	f200 80d5 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3401253c:	4a5b      	ldr	r2, [pc, #364]	@ (340126ac <RCCEx_GetLPTIMCLKFreq+0x300>)
3401253e:	4293      	cmp	r3, r2
34012540:	d024      	beq.n	3401258c <RCCEx_GetLPTIMCLKFreq+0x1e0>
34012542:	4a5a      	ldr	r2, [pc, #360]	@ (340126ac <RCCEx_GetLPTIMCLKFreq+0x300>)
34012544:	4293      	cmp	r3, r2
34012546:	f200 80ce 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3401254a:	4a59      	ldr	r2, [pc, #356]	@ (340126b0 <RCCEx_GetLPTIMCLKFreq+0x304>)
3401254c:	4293      	cmp	r3, r2
3401254e:	d01d      	beq.n	3401258c <RCCEx_GetLPTIMCLKFreq+0x1e0>
34012550:	4a57      	ldr	r2, [pc, #348]	@ (340126b0 <RCCEx_GetLPTIMCLKFreq+0x304>)
34012552:	4293      	cmp	r3, r2
34012554:	f200 80c7 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012558:	4a56      	ldr	r2, [pc, #344]	@ (340126b4 <RCCEx_GetLPTIMCLKFreq+0x308>)
3401255a:	4293      	cmp	r3, r2
3401255c:	d016      	beq.n	3401258c <RCCEx_GetLPTIMCLKFreq+0x1e0>
3401255e:	4a55      	ldr	r2, [pc, #340]	@ (340126b4 <RCCEx_GetLPTIMCLKFreq+0x308>)
34012560:	4293      	cmp	r3, r2
34012562:	f200 80c0 	bhi.w	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
34012566:	4a54      	ldr	r2, [pc, #336]	@ (340126b8 <RCCEx_GetLPTIMCLKFreq+0x30c>)
34012568:	4293      	cmp	r3, r2
3401256a:	d003      	beq.n	34012574 <RCCEx_GetLPTIMCLKFreq+0x1c8>
3401256c:	4a53      	ldr	r2, [pc, #332]	@ (340126bc <RCCEx_GetLPTIMCLKFreq+0x310>)
3401256e:	4293      	cmp	r3, r2
34012570:	d00c      	beq.n	3401258c <RCCEx_GetLPTIMCLKFreq+0x1e0>
      lptim_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
34012572:	e0b8      	b.n	340126e6 <RCCEx_GetLPTIMCLKFreq+0x33a>
      lptim_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34012574:	f7f5 fb92 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34012578:	4603      	mov	r3, r0
3401257a:	4618      	mov	r0, r3
3401257c:	f7fe fc86 	bl	34010e8c <RCCEx_GetHCLKFreq>
34012580:	4603      	mov	r3, r0
34012582:	4618      	mov	r0, r3
34012584:	f7fe fc93 	bl	34010eae <RCCEx_GetPCLK1Freq>
34012588:	60f8      	str	r0, [r7, #12]
      break;
3401258a:	e0b3      	b.n	340126f4 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3401258c:	f7f5 fb86 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34012590:	4603      	mov	r3, r0
34012592:	4618      	mov	r0, r3
34012594:	f7fe fc7a 	bl	34010e8c <RCCEx_GetHCLKFreq>
34012598:	4603      	mov	r3, r0
3401259a:	4618      	mov	r0, r3
3401259c:	f7fe fca8 	bl	34010ef0 <RCCEx_GetPCLK4Freq>
340125a0:	60f8      	str	r0, [r7, #12]
      break;
340125a2:	e0a7      	b.n	340126f4 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340125a4:	2007      	movs	r0, #7
340125a6:	f7fe ff5d 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
340125aa:	60f8      	str	r0, [r7, #12]
      break;
340125ac:	e0a2      	b.n	340126f4 <RCCEx_GetLPTIMCLKFreq+0x348>
      if (LL_RCC_IC15_IsEnabled() != 0U)
340125ae:	f7f7 f8d7 	bl	34009760 <LL_RCC_IC15_IsEnabled>
340125b2:	4603      	mov	r3, r0
340125b4:	2b00      	cmp	r3, #0
340125b6:	f000 8098 	beq.w	340126ea <RCCEx_GetLPTIMCLKFreq+0x33e>
        ic_divider = LL_RCC_IC15_GetDivider();
340125ba:	f7f7 f8f3 	bl	340097a4 <LL_RCC_IC15_GetDivider>
340125be:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
340125c0:	f7f7 f8e2 	bl	34009788 <LL_RCC_IC15_GetSource>
340125c4:	4603      	mov	r3, r0
340125c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340125ca:	d029      	beq.n	34012620 <RCCEx_GetLPTIMCLKFreq+0x274>
340125cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340125d0:	d82f      	bhi.n	34012632 <RCCEx_GetLPTIMCLKFreq+0x286>
340125d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340125d6:	d01a      	beq.n	3401260e <RCCEx_GetLPTIMCLKFreq+0x262>
340125d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340125dc:	d829      	bhi.n	34012632 <RCCEx_GetLPTIMCLKFreq+0x286>
340125de:	2b00      	cmp	r3, #0
340125e0:	d003      	beq.n	340125ea <RCCEx_GetLPTIMCLKFreq+0x23e>
340125e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340125e6:	d009      	beq.n	340125fc <RCCEx_GetLPTIMCLKFreq+0x250>
            break;
340125e8:	e023      	b.n	34012632 <RCCEx_GetLPTIMCLKFreq+0x286>
            lptim_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340125ea:	f7fe fb37 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340125ee:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
340125f0:	68fa      	ldr	r2, [r7, #12]
340125f2:	68bb      	ldr	r3, [r7, #8]
340125f4:	fbb2 f3f3 	udiv	r3, r2, r3
340125f8:	60fb      	str	r3, [r7, #12]
            break;
340125fa:	e01b      	b.n	34012634 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340125fc:	f7fe fb74 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34012600:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34012602:	68fa      	ldr	r2, [r7, #12]
34012604:	68bb      	ldr	r3, [r7, #8]
34012606:	fbb2 f3f3 	udiv	r3, r2, r3
3401260a:	60fb      	str	r3, [r7, #12]
            break;
3401260c:	e012      	b.n	34012634 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3401260e:	f7fe fbb1 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34012612:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34012614:	68fa      	ldr	r2, [r7, #12]
34012616:	68bb      	ldr	r3, [r7, #8]
34012618:	fbb2 f3f3 	udiv	r3, r2, r3
3401261c:	60fb      	str	r3, [r7, #12]
            break;
3401261e:	e009      	b.n	34012634 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012620:	f7fe fbee 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34012624:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34012626:	68fa      	ldr	r2, [r7, #12]
34012628:	68bb      	ldr	r3, [r7, #8]
3401262a:	fbb2 f3f3 	udiv	r3, r2, r3
3401262e:	60fb      	str	r3, [r7, #12]
            break;
34012630:	e000      	b.n	34012634 <RCCEx_GetLPTIMCLKFreq+0x288>
            break;
34012632:	bf00      	nop
      break;
34012634:	e059      	b.n	340126ea <RCCEx_GetLPTIMCLKFreq+0x33e>
      if (LL_RCC_LSE_IsReady() != 0U)
34012636:	f7f5 ff6f 	bl	34008518 <LL_RCC_LSE_IsReady>
3401263a:	4603      	mov	r3, r0
3401263c:	2b00      	cmp	r3, #0
3401263e:	d056      	beq.n	340126ee <RCCEx_GetLPTIMCLKFreq+0x342>
        lptim_frequency = LSE_VALUE;
34012640:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34012644:	60fb      	str	r3, [r7, #12]
      break;
34012646:	e052      	b.n	340126ee <RCCEx_GetLPTIMCLKFreq+0x342>
34012648:	0705182c 	.word	0x0705182c
3401264c:	0705142c 	.word	0x0705142c
34012650:	0705102c 	.word	0x0705102c
34012654:	07050c2c 	.word	0x07050c2c
34012658:	0705082c 	.word	0x0705082c
3401265c:	0704182c 	.word	0x0704182c
34012660:	0704142c 	.word	0x0704142c
34012664:	0704102c 	.word	0x0704102c
34012668:	07040c2c 	.word	0x07040c2c
3401266c:	0704082c 	.word	0x0704082c
34012670:	0703182c 	.word	0x0703182c
34012674:	0703142c 	.word	0x0703142c
34012678:	0703102c 	.word	0x0703102c
3401267c:	07030c2c 	.word	0x07030c2c
34012680:	0703082c 	.word	0x0703082c
34012684:	0702182c 	.word	0x0702182c
34012688:	0702142c 	.word	0x0702142c
3401268c:	0702102c 	.word	0x0702102c
34012690:	07020c2c 	.word	0x07020c2c
34012694:	0702082c 	.word	0x0702082c
34012698:	0701182c 	.word	0x0701182c
3401269c:	0701142c 	.word	0x0701142c
340126a0:	0701102c 	.word	0x0701102c
340126a4:	07010c2c 	.word	0x07010c2c
340126a8:	0701082c 	.word	0x0701082c
340126ac:	0700182c 	.word	0x0700182c
340126b0:	0700142c 	.word	0x0700142c
340126b4:	0700102c 	.word	0x0700102c
340126b8:	0700082c 	.word	0x0700082c
340126bc:	07000c2c 	.word	0x07000c2c
      if (LL_RCC_LSI_IsReady() != 0U)
340126c0:	f7f5 ff3c 	bl	3400853c <LL_RCC_LSI_IsReady>
340126c4:	4603      	mov	r3, r0
340126c6:	2b00      	cmp	r3, #0
340126c8:	d013      	beq.n	340126f2 <RCCEx_GetLPTIMCLKFreq+0x346>
        lptim_frequency = LSI_VALUE;
340126ca:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
340126ce:	60fb      	str	r3, [r7, #12]
      break;
340126d0:	e00f      	b.n	340126f2 <RCCEx_GetLPTIMCLKFreq+0x346>
      lptim_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
340126d2:	f7f5 fae3 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
340126d6:	4604      	mov	r4, r0
340126d8:	f7f6 fb46 	bl	34008d68 <LL_RCC_GetTIMPrescaler>
340126dc:	4603      	mov	r3, r0
340126de:	fa24 f303 	lsr.w	r3, r4, r3
340126e2:	60fb      	str	r3, [r7, #12]
      break;
340126e4:	e006      	b.n	340126f4 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
340126e6:	bf00      	nop
340126e8:	e004      	b.n	340126f4 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
340126ea:	bf00      	nop
340126ec:	e002      	b.n	340126f4 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
340126ee:	bf00      	nop
340126f0:	e000      	b.n	340126f4 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
340126f2:	bf00      	nop
  }

  return lptim_frequency;
340126f4:	68fb      	ldr	r3, [r7, #12]
}
340126f6:	4618      	mov	r0, r3
340126f8:	3714      	adds	r7, #20
340126fa:	46bd      	mov	sp, r7
340126fc:	bd90      	pop	{r4, r7, pc}
340126fe:	bf00      	nop

34012700 <RCCEx_GetLPUARTCLKFreq>:
  *         @arg @ref RCCEx_LPUART1_Clock_Source
  * @retval LPUART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPUARTCLKFreq(uint32_t LPUARTxSource)
{
34012700:	b580      	push	{r7, lr}
34012702:	b084      	sub	sp, #16
34012704:	af00      	add	r7, sp, #0
34012706:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = RCC_PERIPH_FREQUENCY_NO;
34012708:	2300      	movs	r3, #0
3401270a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
3401270c:	6878      	ldr	r0, [r7, #4]
3401270e:	f7f6 fa2d 	bl	34008b6c <LL_RCC_GetLPUARTClockSource>
34012712:	4603      	mov	r3, r0
34012714:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
34012718:	f000 80c0 	beq.w	3401289c <RCCEx_GetLPUARTCLKFreq+0x19c>
3401271c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
34012720:	f200 80db 	bhi.w	340128da <RCCEx_GetLPUARTCLKFreq+0x1da>
34012724:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
34012728:	f000 80c6 	beq.w	340128b8 <RCCEx_GetLPUARTCLKFreq+0x1b8>
3401272c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
34012730:	f200 80d3 	bhi.w	340128da <RCCEx_GetLPUARTCLKFreq+0x1da>
34012734:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34012738:	f000 80c6 	beq.w	340128c8 <RCCEx_GetLPUARTCLKFreq+0x1c8>
3401273c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34012740:	f200 80cb 	bhi.w	340128da <RCCEx_GetLPUARTCLKFreq+0x1da>
34012744:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34012748:	d065      	beq.n	34012816 <RCCEx_GetLPUARTCLKFreq+0x116>
3401274a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3401274e:	f200 80c4 	bhi.w	340128da <RCCEx_GetLPUARTCLKFreq+0x1da>
34012752:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34012756:	d01a      	beq.n	3401278e <RCCEx_GetLPUARTCLKFreq+0x8e>
34012758:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3401275c:	f200 80bd 	bhi.w	340128da <RCCEx_GetLPUARTCLKFreq+0x1da>
34012760:	2b00      	cmp	r3, #0
34012762:	d003      	beq.n	3401276c <RCCEx_GetLPUARTCLKFreq+0x6c>
34012764:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34012768:	d00c      	beq.n	34012784 <RCCEx_GetLPUARTCLKFreq+0x84>
      }
      break;

    default:
      /* Unexpected case */
      break;
3401276a:	e0b6      	b.n	340128da <RCCEx_GetLPUARTCLKFreq+0x1da>
      lpuart_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3401276c:	f7f5 fa96 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34012770:	4603      	mov	r3, r0
34012772:	4618      	mov	r0, r3
34012774:	f7fe fb8a 	bl	34010e8c <RCCEx_GetHCLKFreq>
34012778:	4603      	mov	r3, r0
3401277a:	4618      	mov	r0, r3
3401277c:	f7fe fbb8 	bl	34010ef0 <RCCEx_GetPCLK4Freq>
34012780:	60f8      	str	r0, [r7, #12]
      break;
34012782:	e0b5      	b.n	340128f0 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      lpuart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012784:	2007      	movs	r0, #7
34012786:	f7fe fe6d 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
3401278a:	60f8      	str	r0, [r7, #12]
      break;
3401278c:	e0b0      	b.n	340128f0 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3401278e:	f7f6 fea7 	bl	340094e0 <LL_RCC_IC9_IsEnabled>
34012792:	4603      	mov	r3, r0
34012794:	2b00      	cmp	r3, #0
34012796:	f000 80a2 	beq.w	340128de <RCCEx_GetLPUARTCLKFreq+0x1de>
        ic_divider = LL_RCC_IC9_GetDivider();
3401279a:	f7f6 fec3 	bl	34009524 <LL_RCC_IC9_GetDivider>
3401279e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
340127a0:	f7f6 feb2 	bl	34009508 <LL_RCC_IC9_GetSource>
340127a4:	4603      	mov	r3, r0
340127a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340127aa:	d029      	beq.n	34012800 <RCCEx_GetLPUARTCLKFreq+0x100>
340127ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340127b0:	d82f      	bhi.n	34012812 <RCCEx_GetLPUARTCLKFreq+0x112>
340127b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340127b6:	d01a      	beq.n	340127ee <RCCEx_GetLPUARTCLKFreq+0xee>
340127b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340127bc:	d829      	bhi.n	34012812 <RCCEx_GetLPUARTCLKFreq+0x112>
340127be:	2b00      	cmp	r3, #0
340127c0:	d003      	beq.n	340127ca <RCCEx_GetLPUARTCLKFreq+0xca>
340127c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340127c6:	d009      	beq.n	340127dc <RCCEx_GetLPUARTCLKFreq+0xdc>
            break;
340127c8:	e023      	b.n	34012812 <RCCEx_GetLPUARTCLKFreq+0x112>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340127ca:	f7fe fa47 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340127ce:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
340127d0:	68fa      	ldr	r2, [r7, #12]
340127d2:	68bb      	ldr	r3, [r7, #8]
340127d4:	fbb2 f3f3 	udiv	r3, r2, r3
340127d8:	60fb      	str	r3, [r7, #12]
            break;
340127da:	e01b      	b.n	34012814 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340127dc:	f7fe fa84 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340127e0:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
340127e2:	68fa      	ldr	r2, [r7, #12]
340127e4:	68bb      	ldr	r3, [r7, #8]
340127e6:	fbb2 f3f3 	udiv	r3, r2, r3
340127ea:	60fb      	str	r3, [r7, #12]
            break;
340127ec:	e012      	b.n	34012814 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340127ee:	f7fe fac1 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
340127f2:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
340127f4:	68fa      	ldr	r2, [r7, #12]
340127f6:	68bb      	ldr	r3, [r7, #8]
340127f8:	fbb2 f3f3 	udiv	r3, r2, r3
340127fc:	60fb      	str	r3, [r7, #12]
            break;
340127fe:	e009      	b.n	34012814 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012800:	f7fe fafe 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34012804:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012806:	68fa      	ldr	r2, [r7, #12]
34012808:	68bb      	ldr	r3, [r7, #8]
3401280a:	fbb2 f3f3 	udiv	r3, r2, r3
3401280e:	60fb      	str	r3, [r7, #12]
            break;
34012810:	e000      	b.n	34012814 <RCCEx_GetLPUARTCLKFreq+0x114>
            break;
34012812:	bf00      	nop
      break;
34012814:	e063      	b.n	340128de <RCCEx_GetLPUARTCLKFreq+0x1de>
      if (LL_RCC_IC14_IsEnabled() != 0U)
34012816:	f7f6 ff63 	bl	340096e0 <LL_RCC_IC14_IsEnabled>
3401281a:	4603      	mov	r3, r0
3401281c:	2b00      	cmp	r3, #0
3401281e:	d060      	beq.n	340128e2 <RCCEx_GetLPUARTCLKFreq+0x1e2>
        ic_divider = LL_RCC_IC14_GetDivider();
34012820:	f7f6 ff80 	bl	34009724 <LL_RCC_IC14_GetDivider>
34012824:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
34012826:	f7f6 ff6f 	bl	34009708 <LL_RCC_IC14_GetSource>
3401282a:	4603      	mov	r3, r0
3401282c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012830:	d029      	beq.n	34012886 <RCCEx_GetLPUARTCLKFreq+0x186>
34012832:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012836:	d82f      	bhi.n	34012898 <RCCEx_GetLPUARTCLKFreq+0x198>
34012838:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401283c:	d01a      	beq.n	34012874 <RCCEx_GetLPUARTCLKFreq+0x174>
3401283e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012842:	d829      	bhi.n	34012898 <RCCEx_GetLPUARTCLKFreq+0x198>
34012844:	2b00      	cmp	r3, #0
34012846:	d003      	beq.n	34012850 <RCCEx_GetLPUARTCLKFreq+0x150>
34012848:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401284c:	d009      	beq.n	34012862 <RCCEx_GetLPUARTCLKFreq+0x162>
            break;
3401284e:	e023      	b.n	34012898 <RCCEx_GetLPUARTCLKFreq+0x198>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012850:	f7fe fa04 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34012854:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012856:	68fa      	ldr	r2, [r7, #12]
34012858:	68bb      	ldr	r3, [r7, #8]
3401285a:	fbb2 f3f3 	udiv	r3, r2, r3
3401285e:	60fb      	str	r3, [r7, #12]
            break;
34012860:	e01b      	b.n	3401289a <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012862:	f7fe fa41 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34012866:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34012868:	68fa      	ldr	r2, [r7, #12]
3401286a:	68bb      	ldr	r3, [r7, #8]
3401286c:	fbb2 f3f3 	udiv	r3, r2, r3
34012870:	60fb      	str	r3, [r7, #12]
            break;
34012872:	e012      	b.n	3401289a <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012874:	f7fe fa7e 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34012878:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3401287a:	68fa      	ldr	r2, [r7, #12]
3401287c:	68bb      	ldr	r3, [r7, #8]
3401287e:	fbb2 f3f3 	udiv	r3, r2, r3
34012882:	60fb      	str	r3, [r7, #12]
            break;
34012884:	e009      	b.n	3401289a <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012886:	f7fe fabb 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
3401288a:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3401288c:	68fa      	ldr	r2, [r7, #12]
3401288e:	68bb      	ldr	r3, [r7, #8]
34012890:	fbb2 f3f3 	udiv	r3, r2, r3
34012894:	60fb      	str	r3, [r7, #12]
            break;
34012896:	e000      	b.n	3401289a <RCCEx_GetLPUARTCLKFreq+0x19a>
            break;
34012898:	bf00      	nop
      break;
3401289a:	e022      	b.n	340128e2 <RCCEx_GetLPUARTCLKFreq+0x1e2>
      if (LL_RCC_HSI_IsReady() != 0U)
3401289c:	f7f5 fdfc 	bl	34008498 <LL_RCC_HSI_IsReady>
340128a0:	4603      	mov	r3, r0
340128a2:	2b00      	cmp	r3, #0
340128a4:	d01f      	beq.n	340128e6 <RCCEx_GetLPUARTCLKFreq+0x1e6>
        lpuart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340128a6:	f7f5 fe09 	bl	340084bc <LL_RCC_HSI_GetDivider>
340128aa:	4603      	mov	r3, r0
340128ac:	09db      	lsrs	r3, r3, #7
340128ae:	4a13      	ldr	r2, [pc, #76]	@ (340128fc <RCCEx_GetLPUARTCLKFreq+0x1fc>)
340128b0:	fa22 f303 	lsr.w	r3, r2, r3
340128b4:	60fb      	str	r3, [r7, #12]
      break;
340128b6:	e016      	b.n	340128e6 <RCCEx_GetLPUARTCLKFreq+0x1e6>
      if (LL_RCC_MSI_IsReady() != 0U)
340128b8:	f7f5 fe0e 	bl	340084d8 <LL_RCC_MSI_IsReady>
340128bc:	4603      	mov	r3, r0
340128be:	2b00      	cmp	r3, #0
340128c0:	d013      	beq.n	340128ea <RCCEx_GetLPUARTCLKFreq+0x1ea>
        lpuart_frequency = MSI_VALUE;
340128c2:	4b0f      	ldr	r3, [pc, #60]	@ (34012900 <RCCEx_GetLPUARTCLKFreq+0x200>)
340128c4:	60fb      	str	r3, [r7, #12]
      break;
340128c6:	e010      	b.n	340128ea <RCCEx_GetLPUARTCLKFreq+0x1ea>
      if (LL_RCC_LSE_IsReady() != 0U)
340128c8:	f7f5 fe26 	bl	34008518 <LL_RCC_LSE_IsReady>
340128cc:	4603      	mov	r3, r0
340128ce:	2b00      	cmp	r3, #0
340128d0:	d00d      	beq.n	340128ee <RCCEx_GetLPUARTCLKFreq+0x1ee>
        lpuart_frequency = LSE_VALUE;
340128d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
340128d6:	60fb      	str	r3, [r7, #12]
      break;
340128d8:	e009      	b.n	340128ee <RCCEx_GetLPUARTCLKFreq+0x1ee>
      break;
340128da:	bf00      	nop
340128dc:	e008      	b.n	340128f0 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
340128de:	bf00      	nop
340128e0:	e006      	b.n	340128f0 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
340128e2:	bf00      	nop
340128e4:	e004      	b.n	340128f0 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
340128e6:	bf00      	nop
340128e8:	e002      	b.n	340128f0 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
340128ea:	bf00      	nop
340128ec:	e000      	b.n	340128f0 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
340128ee:	bf00      	nop
  }

  return lpuart_frequency;
340128f0:	68fb      	ldr	r3, [r7, #12]
}
340128f2:	4618      	mov	r0, r3
340128f4:	3710      	adds	r7, #16
340128f6:	46bd      	mov	sp, r7
340128f8:	bd80      	pop	{r7, pc}
340128fa:	bf00      	nop
340128fc:	03d09000 	.word	0x03d09000
34012900:	003d0900 	.word	0x003d0900

34012904 <RCCEx_GetLTDCCLKFreq>:
  *         @arg @ref RCCEx_LTDC_Clock_Source
  * @retval LTDC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLTDCCLKFreq(uint32_t LTDCxSource)
{
34012904:	b580      	push	{r7, lr}
34012906:	b084      	sub	sp, #16
34012908:	af00      	add	r7, sp, #0
3401290a:	6078      	str	r0, [r7, #4]
  uint32_t ltdc_frequency = RCC_PERIPH_FREQUENCY_NO;
3401290c:	2300      	movs	r3, #0
3401290e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLTDCClockSource(LTDCxSource))
34012910:	6878      	ldr	r0, [r7, #4]
34012912:	f7f6 f93d 	bl	34008b90 <LL_RCC_GetLTDCClockSource>
34012916:	4603      	mov	r3, r0
34012918:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3401291c:	d062      	beq.n	340129e4 <RCCEx_GetLTDCCLKFreq+0xe0>
3401291e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34012922:	d86d      	bhi.n	34012a00 <RCCEx_GetLTDCCLKFreq+0xfc>
34012924:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34012928:	d019      	beq.n	3401295e <RCCEx_GetLTDCCLKFreq+0x5a>
3401292a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3401292e:	d867      	bhi.n	34012a00 <RCCEx_GetLTDCCLKFreq+0xfc>
34012930:	2b00      	cmp	r3, #0
34012932:	d003      	beq.n	3401293c <RCCEx_GetLTDCCLKFreq+0x38>
34012934:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34012938:	d00c      	beq.n	34012954 <RCCEx_GetLTDCCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
3401293a:	e061      	b.n	34012a00 <RCCEx_GetLTDCCLKFreq+0xfc>
      ltdc_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3401293c:	f7f5 f9ae 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34012940:	4603      	mov	r3, r0
34012942:	4618      	mov	r0, r3
34012944:	f7fe faa2 	bl	34010e8c <RCCEx_GetHCLKFreq>
34012948:	4603      	mov	r3, r0
3401294a:	4618      	mov	r0, r3
3401294c:	f7fe fae1 	bl	34010f12 <RCCEx_GetPCLK5Freq>
34012950:	60f8      	str	r0, [r7, #12]
      break;
34012952:	e05a      	b.n	34012a0a <RCCEx_GetLTDCCLKFreq+0x106>
      ltdc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012954:	2007      	movs	r0, #7
34012956:	f7fe fd85 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
3401295a:	60f8      	str	r0, [r7, #12]
      break;
3401295c:	e055      	b.n	34012a0a <RCCEx_GetLTDCCLKFreq+0x106>
      if (LL_RCC_IC16_IsEnabled() != 0U)
3401295e:	f7f6 ff3f 	bl	340097e0 <LL_RCC_IC16_IsEnabled>
34012962:	4603      	mov	r3, r0
34012964:	2b00      	cmp	r3, #0
34012966:	d04d      	beq.n	34012a04 <RCCEx_GetLTDCCLKFreq+0x100>
        ic_divider = LL_RCC_IC16_GetDivider();
34012968:	f7f6 ff5c 	bl	34009824 <LL_RCC_IC16_GetDivider>
3401296c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC16_GetSource())
3401296e:	f7f6 ff4b 	bl	34009808 <LL_RCC_IC16_GetSource>
34012972:	4603      	mov	r3, r0
34012974:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012978:	d029      	beq.n	340129ce <RCCEx_GetLTDCCLKFreq+0xca>
3401297a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401297e:	d82f      	bhi.n	340129e0 <RCCEx_GetLTDCCLKFreq+0xdc>
34012980:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012984:	d01a      	beq.n	340129bc <RCCEx_GetLTDCCLKFreq+0xb8>
34012986:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401298a:	d829      	bhi.n	340129e0 <RCCEx_GetLTDCCLKFreq+0xdc>
3401298c:	2b00      	cmp	r3, #0
3401298e:	d003      	beq.n	34012998 <RCCEx_GetLTDCCLKFreq+0x94>
34012990:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012994:	d009      	beq.n	340129aa <RCCEx_GetLTDCCLKFreq+0xa6>
            break;
34012996:	e023      	b.n	340129e0 <RCCEx_GetLTDCCLKFreq+0xdc>
            ltdc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012998:	f7fe f960 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
3401299c:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3401299e:	68fa      	ldr	r2, [r7, #12]
340129a0:	68bb      	ldr	r3, [r7, #8]
340129a2:	fbb2 f3f3 	udiv	r3, r2, r3
340129a6:	60fb      	str	r3, [r7, #12]
            break;
340129a8:	e01b      	b.n	340129e2 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340129aa:	f7fe f99d 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340129ae:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
340129b0:	68fa      	ldr	r2, [r7, #12]
340129b2:	68bb      	ldr	r3, [r7, #8]
340129b4:	fbb2 f3f3 	udiv	r3, r2, r3
340129b8:	60fb      	str	r3, [r7, #12]
            break;
340129ba:	e012      	b.n	340129e2 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340129bc:	f7fe f9da 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
340129c0:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
340129c2:	68fa      	ldr	r2, [r7, #12]
340129c4:	68bb      	ldr	r3, [r7, #8]
340129c6:	fbb2 f3f3 	udiv	r3, r2, r3
340129ca:	60fb      	str	r3, [r7, #12]
            break;
340129cc:	e009      	b.n	340129e2 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340129ce:	f7fe fa17 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
340129d2:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
340129d4:	68fa      	ldr	r2, [r7, #12]
340129d6:	68bb      	ldr	r3, [r7, #8]
340129d8:	fbb2 f3f3 	udiv	r3, r2, r3
340129dc:	60fb      	str	r3, [r7, #12]
            break;
340129de:	e000      	b.n	340129e2 <RCCEx_GetLTDCCLKFreq+0xde>
            break;
340129e0:	bf00      	nop
      break;
340129e2:	e00f      	b.n	34012a04 <RCCEx_GetLTDCCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
340129e4:	f7f5 fd58 	bl	34008498 <LL_RCC_HSI_IsReady>
340129e8:	4603      	mov	r3, r0
340129ea:	2b00      	cmp	r3, #0
340129ec:	d00c      	beq.n	34012a08 <RCCEx_GetLTDCCLKFreq+0x104>
        ltdc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340129ee:	f7f5 fd65 	bl	340084bc <LL_RCC_HSI_GetDivider>
340129f2:	4603      	mov	r3, r0
340129f4:	09db      	lsrs	r3, r3, #7
340129f6:	4a07      	ldr	r2, [pc, #28]	@ (34012a14 <RCCEx_GetLTDCCLKFreq+0x110>)
340129f8:	fa22 f303 	lsr.w	r3, r2, r3
340129fc:	60fb      	str	r3, [r7, #12]
      break;
340129fe:	e003      	b.n	34012a08 <RCCEx_GetLTDCCLKFreq+0x104>
      break;
34012a00:	bf00      	nop
34012a02:	e002      	b.n	34012a0a <RCCEx_GetLTDCCLKFreq+0x106>
      break;
34012a04:	bf00      	nop
34012a06:	e000      	b.n	34012a0a <RCCEx_GetLTDCCLKFreq+0x106>
      break;
34012a08:	bf00      	nop
  }

  return ltdc_frequency;
34012a0a:	68fb      	ldr	r3, [r7, #12]
}
34012a0c:	4618      	mov	r0, r3
34012a0e:	3710      	adds	r7, #16
34012a10:	46bd      	mov	sp, r7
34012a12:	bd80      	pop	{r7, pc}
34012a14:	03d09000 	.word	0x03d09000

34012a18 <RCCEx_GetMDFCLKFreq>:
  *         @arg @ref RCCEx_MDF1_Clock_Source
  * @retval MDF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetMDFCLKFreq(uint32_t MDFxSource)
{
34012a18:	b590      	push	{r4, r7, lr}
34012a1a:	b085      	sub	sp, #20
34012a1c:	af00      	add	r7, sp, #0
34012a1e:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
34012a20:	2300      	movs	r3, #0
34012a22:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetMDFClockSource(MDFxSource))
34012a24:	6878      	ldr	r0, [r7, #4]
34012a26:	f7f6 f8c5 	bl	34008bb4 <LL_RCC_GetMDFClockSource>
34012a2a:	4603      	mov	r3, r0
34012a2c:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
34012a30:	f000 80dd 	beq.w	34012bee <RCCEx_GetMDFCLKFreq+0x1d6>
34012a34:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
34012a38:	f200 80e3 	bhi.w	34012c02 <RCCEx_GetMDFCLKFreq+0x1ea>
34012a3c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
34012a40:	f000 80d2 	beq.w	34012be8 <RCCEx_GetMDFCLKFreq+0x1d0>
34012a44:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
34012a48:	f200 80db 	bhi.w	34012c02 <RCCEx_GetMDFCLKFreq+0x1ea>
34012a4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
34012a50:	f000 80b4 	beq.w	34012bbc <RCCEx_GetMDFCLKFreq+0x1a4>
34012a54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
34012a58:	f200 80d3 	bhi.w	34012c02 <RCCEx_GetMDFCLKFreq+0x1ea>
34012a5c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34012a60:	f000 80ba 	beq.w	34012bd8 <RCCEx_GetMDFCLKFreq+0x1c0>
34012a64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34012a68:	f200 80cb 	bhi.w	34012c02 <RCCEx_GetMDFCLKFreq+0x1ea>
34012a6c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34012a70:	d061      	beq.n	34012b36 <RCCEx_GetMDFCLKFreq+0x11e>
34012a72:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34012a76:	f200 80c4 	bhi.w	34012c02 <RCCEx_GetMDFCLKFreq+0x1ea>
34012a7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34012a7e:	d016      	beq.n	34012aae <RCCEx_GetMDFCLKFreq+0x96>
34012a80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34012a84:	f200 80bd 	bhi.w	34012c02 <RCCEx_GetMDFCLKFreq+0x1ea>
34012a88:	2b00      	cmp	r3, #0
34012a8a:	d003      	beq.n	34012a94 <RCCEx_GetMDFCLKFreq+0x7c>
34012a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34012a90:	d008      	beq.n	34012aa4 <RCCEx_GetMDFCLKFreq+0x8c>
      adf_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
34012a92:	e0b6      	b.n	34012c02 <RCCEx_GetMDFCLKFreq+0x1ea>
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34012a94:	f7f5 f902 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34012a98:	4603      	mov	r3, r0
34012a9a:	4618      	mov	r0, r3
34012a9c:	f7fe f9f6 	bl	34010e8c <RCCEx_GetHCLKFreq>
34012aa0:	60f8      	str	r0, [r7, #12]
      break;
34012aa2:	e0b7      	b.n	34012c14 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012aa4:	2007      	movs	r0, #7
34012aa6:	f7fe fcdd 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
34012aaa:	60f8      	str	r0, [r7, #12]
      break;
34012aac:	e0b2      	b.n	34012c14 <RCCEx_GetMDFCLKFreq+0x1fc>
      if (LL_RCC_IC7_IsEnabled() != 0U)
34012aae:	f7f6 fc97 	bl	340093e0 <LL_RCC_IC7_IsEnabled>
34012ab2:	4603      	mov	r3, r0
34012ab4:	2b00      	cmp	r3, #0
34012ab6:	f000 80a6 	beq.w	34012c06 <RCCEx_GetMDFCLKFreq+0x1ee>
        ic_divider = LL_RCC_IC7_GetDivider();
34012aba:	f7f6 fcb3 	bl	34009424 <LL_RCC_IC7_GetDivider>
34012abe:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34012ac0:	f7f6 fca2 	bl	34009408 <LL_RCC_IC7_GetSource>
34012ac4:	4603      	mov	r3, r0
34012ac6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012aca:	d029      	beq.n	34012b20 <RCCEx_GetMDFCLKFreq+0x108>
34012acc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012ad0:	d82f      	bhi.n	34012b32 <RCCEx_GetMDFCLKFreq+0x11a>
34012ad2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012ad6:	d01a      	beq.n	34012b0e <RCCEx_GetMDFCLKFreq+0xf6>
34012ad8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012adc:	d829      	bhi.n	34012b32 <RCCEx_GetMDFCLKFreq+0x11a>
34012ade:	2b00      	cmp	r3, #0
34012ae0:	d003      	beq.n	34012aea <RCCEx_GetMDFCLKFreq+0xd2>
34012ae2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012ae6:	d009      	beq.n	34012afc <RCCEx_GetMDFCLKFreq+0xe4>
            break;
34012ae8:	e023      	b.n	34012b32 <RCCEx_GetMDFCLKFreq+0x11a>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012aea:	f7fe f8b7 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34012aee:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012af0:	68fa      	ldr	r2, [r7, #12]
34012af2:	68bb      	ldr	r3, [r7, #8]
34012af4:	fbb2 f3f3 	udiv	r3, r2, r3
34012af8:	60fb      	str	r3, [r7, #12]
            break;
34012afa:	e01b      	b.n	34012b34 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012afc:	f7fe f8f4 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34012b00:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012b02:	68fa      	ldr	r2, [r7, #12]
34012b04:	68bb      	ldr	r3, [r7, #8]
34012b06:	fbb2 f3f3 	udiv	r3, r2, r3
34012b0a:	60fb      	str	r3, [r7, #12]
            break;
34012b0c:	e012      	b.n	34012b34 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012b0e:	f7fe f931 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34012b12:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012b14:	68fa      	ldr	r2, [r7, #12]
34012b16:	68bb      	ldr	r3, [r7, #8]
34012b18:	fbb2 f3f3 	udiv	r3, r2, r3
34012b1c:	60fb      	str	r3, [r7, #12]
            break;
34012b1e:	e009      	b.n	34012b34 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012b20:	f7fe f96e 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34012b24:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012b26:	68fa      	ldr	r2, [r7, #12]
34012b28:	68bb      	ldr	r3, [r7, #8]
34012b2a:	fbb2 f3f3 	udiv	r3, r2, r3
34012b2e:	60fb      	str	r3, [r7, #12]
            break;
34012b30:	e000      	b.n	34012b34 <RCCEx_GetMDFCLKFreq+0x11c>
            break;
34012b32:	bf00      	nop
      break;
34012b34:	e067      	b.n	34012c06 <RCCEx_GetMDFCLKFreq+0x1ee>
      if (LL_RCC_IC8_IsEnabled() != 0U)
34012b36:	f7f6 fc93 	bl	34009460 <LL_RCC_IC8_IsEnabled>
34012b3a:	4603      	mov	r3, r0
34012b3c:	2b00      	cmp	r3, #0
34012b3e:	d064      	beq.n	34012c0a <RCCEx_GetMDFCLKFreq+0x1f2>
        ic_divider = LL_RCC_IC8_GetDivider();
34012b40:	f7f6 fcb0 	bl	340094a4 <LL_RCC_IC8_GetDivider>
34012b44:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34012b46:	f7f6 fc9f 	bl	34009488 <LL_RCC_IC8_GetSource>
34012b4a:	4603      	mov	r3, r0
34012b4c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012b50:	d029      	beq.n	34012ba6 <RCCEx_GetMDFCLKFreq+0x18e>
34012b52:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012b56:	d82f      	bhi.n	34012bb8 <RCCEx_GetMDFCLKFreq+0x1a0>
34012b58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012b5c:	d01a      	beq.n	34012b94 <RCCEx_GetMDFCLKFreq+0x17c>
34012b5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012b62:	d829      	bhi.n	34012bb8 <RCCEx_GetMDFCLKFreq+0x1a0>
34012b64:	2b00      	cmp	r3, #0
34012b66:	d003      	beq.n	34012b70 <RCCEx_GetMDFCLKFreq+0x158>
34012b68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012b6c:	d009      	beq.n	34012b82 <RCCEx_GetMDFCLKFreq+0x16a>
            break;
34012b6e:	e023      	b.n	34012bb8 <RCCEx_GetMDFCLKFreq+0x1a0>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012b70:	f7fe f874 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34012b74:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012b76:	68fa      	ldr	r2, [r7, #12]
34012b78:	68bb      	ldr	r3, [r7, #8]
34012b7a:	fbb2 f3f3 	udiv	r3, r2, r3
34012b7e:	60fb      	str	r3, [r7, #12]
            break;
34012b80:	e01b      	b.n	34012bba <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012b82:	f7fe f8b1 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34012b86:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012b88:	68fa      	ldr	r2, [r7, #12]
34012b8a:	68bb      	ldr	r3, [r7, #8]
34012b8c:	fbb2 f3f3 	udiv	r3, r2, r3
34012b90:	60fb      	str	r3, [r7, #12]
            break;
34012b92:	e012      	b.n	34012bba <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012b94:	f7fe f8ee 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34012b98:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012b9a:	68fa      	ldr	r2, [r7, #12]
34012b9c:	68bb      	ldr	r3, [r7, #8]
34012b9e:	fbb2 f3f3 	udiv	r3, r2, r3
34012ba2:	60fb      	str	r3, [r7, #12]
            break;
34012ba4:	e009      	b.n	34012bba <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012ba6:	f7fe f92b 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34012baa:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34012bac:	68fa      	ldr	r2, [r7, #12]
34012bae:	68bb      	ldr	r3, [r7, #8]
34012bb0:	fbb2 f3f3 	udiv	r3, r2, r3
34012bb4:	60fb      	str	r3, [r7, #12]
            break;
34012bb6:	e000      	b.n	34012bba <RCCEx_GetMDFCLKFreq+0x1a2>
            break;
34012bb8:	bf00      	nop
      break;
34012bba:	e026      	b.n	34012c0a <RCCEx_GetMDFCLKFreq+0x1f2>
      if (LL_RCC_HSI_IsReady() != 0U)
34012bbc:	f7f5 fc6c 	bl	34008498 <LL_RCC_HSI_IsReady>
34012bc0:	4603      	mov	r3, r0
34012bc2:	2b00      	cmp	r3, #0
34012bc4:	d023      	beq.n	34012c0e <RCCEx_GetMDFCLKFreq+0x1f6>
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34012bc6:	f7f5 fc79 	bl	340084bc <LL_RCC_HSI_GetDivider>
34012bca:	4603      	mov	r3, r0
34012bcc:	09db      	lsrs	r3, r3, #7
34012bce:	4a14      	ldr	r2, [pc, #80]	@ (34012c20 <RCCEx_GetMDFCLKFreq+0x208>)
34012bd0:	fa22 f303 	lsr.w	r3, r2, r3
34012bd4:	60fb      	str	r3, [r7, #12]
      break;
34012bd6:	e01a      	b.n	34012c0e <RCCEx_GetMDFCLKFreq+0x1f6>
      if (LL_RCC_MSI_IsReady() != 0U)
34012bd8:	f7f5 fc7e 	bl	340084d8 <LL_RCC_MSI_IsReady>
34012bdc:	4603      	mov	r3, r0
34012bde:	2b00      	cmp	r3, #0
34012be0:	d017      	beq.n	34012c12 <RCCEx_GetMDFCLKFreq+0x1fa>
        adf_frequency = MSI_VALUE;
34012be2:	4b10      	ldr	r3, [pc, #64]	@ (34012c24 <RCCEx_GetMDFCLKFreq+0x20c>)
34012be4:	60fb      	str	r3, [r7, #12]
      break;
34012be6:	e014      	b.n	34012c12 <RCCEx_GetMDFCLKFreq+0x1fa>
      adf_frequency = EXTERNAL_CLOCK_VALUE;
34012be8:	4b0f      	ldr	r3, [pc, #60]	@ (34012c28 <RCCEx_GetMDFCLKFreq+0x210>)
34012bea:	60fb      	str	r3, [r7, #12]
      break;
34012bec:	e012      	b.n	34012c14 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
34012bee:	f7f5 f855 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34012bf2:	4604      	mov	r4, r0
34012bf4:	f7f6 f8b8 	bl	34008d68 <LL_RCC_GetTIMPrescaler>
34012bf8:	4603      	mov	r3, r0
34012bfa:	fa24 f303 	lsr.w	r3, r4, r3
34012bfe:	60fb      	str	r3, [r7, #12]
      break;
34012c00:	e008      	b.n	34012c14 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34012c02:	bf00      	nop
34012c04:	e006      	b.n	34012c14 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34012c06:	bf00      	nop
34012c08:	e004      	b.n	34012c14 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34012c0a:	bf00      	nop
34012c0c:	e002      	b.n	34012c14 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34012c0e:	bf00      	nop
34012c10:	e000      	b.n	34012c14 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34012c12:	bf00      	nop
  }

  return adf_frequency;
34012c14:	68fb      	ldr	r3, [r7, #12]
}
34012c16:	4618      	mov	r0, r3
34012c18:	3714      	adds	r7, #20
34012c1a:	46bd      	mov	sp, r7
34012c1c:	bd90      	pop	{r4, r7, pc}
34012c1e:	bf00      	nop
34012c20:	03d09000 	.word	0x03d09000
34012c24:	003d0900 	.word	0x003d0900
34012c28:	00bb8000 	.word	0x00bb8000

34012c2c <RCCEx_GetPSSICLKFreq>:
  *         @arg @ref RCCEx_PSSI_Clock_Source
  * @retval PSSI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetPSSICLKFreq(uint32_t PSSIxSource)
{
34012c2c:	b580      	push	{r7, lr}
34012c2e:	b084      	sub	sp, #16
34012c30:	af00      	add	r7, sp, #0
34012c32:	6078      	str	r0, [r7, #4]
  uint32_t pssi_frequency = RCC_PERIPH_FREQUENCY_NO;
34012c34:	2300      	movs	r3, #0
34012c36:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetPSSIClockSource(PSSIxSource))
34012c38:	6878      	ldr	r0, [r7, #4]
34012c3a:	f7f5 ffcd 	bl	34008bd8 <LL_RCC_GetPSSIClockSource>
34012c3e:	4603      	mov	r3, r0
34012c40:	2b30      	cmp	r3, #48	@ 0x30
34012c42:	d05a      	beq.n	34012cfa <RCCEx_GetPSSICLKFreq+0xce>
34012c44:	2b30      	cmp	r3, #48	@ 0x30
34012c46:	d866      	bhi.n	34012d16 <RCCEx_GetPSSICLKFreq+0xea>
34012c48:	2b20      	cmp	r3, #32
34012c4a:	d013      	beq.n	34012c74 <RCCEx_GetPSSICLKFreq+0x48>
34012c4c:	2b20      	cmp	r3, #32
34012c4e:	d862      	bhi.n	34012d16 <RCCEx_GetPSSICLKFreq+0xea>
34012c50:	2b00      	cmp	r3, #0
34012c52:	d002      	beq.n	34012c5a <RCCEx_GetPSSICLKFreq+0x2e>
34012c54:	2b10      	cmp	r3, #16
34012c56:	d008      	beq.n	34012c6a <RCCEx_GetPSSICLKFreq+0x3e>
      }
      break;

    default:
      /* Unexpected case */
      break;
34012c58:	e05d      	b.n	34012d16 <RCCEx_GetPSSICLKFreq+0xea>
      pssi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34012c5a:	f7f5 f81f 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34012c5e:	4603      	mov	r3, r0
34012c60:	4618      	mov	r0, r3
34012c62:	f7fe f913 	bl	34010e8c <RCCEx_GetHCLKFreq>
34012c66:	60f8      	str	r0, [r7, #12]
      break;
34012c68:	e05a      	b.n	34012d20 <RCCEx_GetPSSICLKFreq+0xf4>
      pssi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012c6a:	2007      	movs	r0, #7
34012c6c:	f7fe fbfa 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
34012c70:	60f8      	str	r0, [r7, #12]
      break;
34012c72:	e055      	b.n	34012d20 <RCCEx_GetPSSICLKFreq+0xf4>
      if (LL_RCC_IC20_IsEnabled() != 0U)
34012c74:	f7f6 feb4 	bl	340099e0 <LL_RCC_IC20_IsEnabled>
34012c78:	4603      	mov	r3, r0
34012c7a:	2b00      	cmp	r3, #0
34012c7c:	d04d      	beq.n	34012d1a <RCCEx_GetPSSICLKFreq+0xee>
        ic_divider = LL_RCC_IC20_GetDivider();
34012c7e:	f7f6 fed1 	bl	34009a24 <LL_RCC_IC20_GetDivider>
34012c82:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC20_GetSource())
34012c84:	f7f6 fec0 	bl	34009a08 <LL_RCC_IC20_GetSource>
34012c88:	4603      	mov	r3, r0
34012c8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012c8e:	d029      	beq.n	34012ce4 <RCCEx_GetPSSICLKFreq+0xb8>
34012c90:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012c94:	d82f      	bhi.n	34012cf6 <RCCEx_GetPSSICLKFreq+0xca>
34012c96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012c9a:	d01a      	beq.n	34012cd2 <RCCEx_GetPSSICLKFreq+0xa6>
34012c9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012ca0:	d829      	bhi.n	34012cf6 <RCCEx_GetPSSICLKFreq+0xca>
34012ca2:	2b00      	cmp	r3, #0
34012ca4:	d003      	beq.n	34012cae <RCCEx_GetPSSICLKFreq+0x82>
34012ca6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012caa:	d009      	beq.n	34012cc0 <RCCEx_GetPSSICLKFreq+0x94>
            break;
34012cac:	e023      	b.n	34012cf6 <RCCEx_GetPSSICLKFreq+0xca>
            pssi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012cae:	f7fd ffd5 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34012cb2:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34012cb4:	68fa      	ldr	r2, [r7, #12]
34012cb6:	68bb      	ldr	r3, [r7, #8]
34012cb8:	fbb2 f3f3 	udiv	r3, r2, r3
34012cbc:	60fb      	str	r3, [r7, #12]
            break;
34012cbe:	e01b      	b.n	34012cf8 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012cc0:	f7fe f812 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34012cc4:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34012cc6:	68fa      	ldr	r2, [r7, #12]
34012cc8:	68bb      	ldr	r3, [r7, #8]
34012cca:	fbb2 f3f3 	udiv	r3, r2, r3
34012cce:	60fb      	str	r3, [r7, #12]
            break;
34012cd0:	e012      	b.n	34012cf8 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012cd2:	f7fe f84f 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34012cd6:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34012cd8:	68fa      	ldr	r2, [r7, #12]
34012cda:	68bb      	ldr	r3, [r7, #8]
34012cdc:	fbb2 f3f3 	udiv	r3, r2, r3
34012ce0:	60fb      	str	r3, [r7, #12]
            break;
34012ce2:	e009      	b.n	34012cf8 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012ce4:	f7fe f88c 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34012ce8:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34012cea:	68fa      	ldr	r2, [r7, #12]
34012cec:	68bb      	ldr	r3, [r7, #8]
34012cee:	fbb2 f3f3 	udiv	r3, r2, r3
34012cf2:	60fb      	str	r3, [r7, #12]
            break;
34012cf4:	e000      	b.n	34012cf8 <RCCEx_GetPSSICLKFreq+0xcc>
            break;
34012cf6:	bf00      	nop
      break;
34012cf8:	e00f      	b.n	34012d1a <RCCEx_GetPSSICLKFreq+0xee>
      if (LL_RCC_HSI_IsReady() != 0U)
34012cfa:	f7f5 fbcd 	bl	34008498 <LL_RCC_HSI_IsReady>
34012cfe:	4603      	mov	r3, r0
34012d00:	2b00      	cmp	r3, #0
34012d02:	d00c      	beq.n	34012d1e <RCCEx_GetPSSICLKFreq+0xf2>
        pssi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34012d04:	f7f5 fbda 	bl	340084bc <LL_RCC_HSI_GetDivider>
34012d08:	4603      	mov	r3, r0
34012d0a:	09db      	lsrs	r3, r3, #7
34012d0c:	4a07      	ldr	r2, [pc, #28]	@ (34012d2c <RCCEx_GetPSSICLKFreq+0x100>)
34012d0e:	fa22 f303 	lsr.w	r3, r2, r3
34012d12:	60fb      	str	r3, [r7, #12]
      break;
34012d14:	e003      	b.n	34012d1e <RCCEx_GetPSSICLKFreq+0xf2>
      break;
34012d16:	bf00      	nop
34012d18:	e002      	b.n	34012d20 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
34012d1a:	bf00      	nop
34012d1c:	e000      	b.n	34012d20 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
34012d1e:	bf00      	nop
  }

  return pssi_frequency;
34012d20:	68fb      	ldr	r3, [r7, #12]
}
34012d22:	4618      	mov	r0, r3
34012d24:	3710      	adds	r7, #16
34012d26:	46bd      	mov	sp, r7
34012d28:	bd80      	pop	{r7, pc}
34012d2a:	bf00      	nop
34012d2c:	03d09000 	.word	0x03d09000

34012d30 <RCCEx_GetRTCCLKFreq>:
  * @brief  Return RTC clock frequency
  * @retval RTC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetRTCCLKFreq()
{
34012d30:	b580      	push	{r7, lr}
34012d32:	b082      	sub	sp, #8
34012d34:	af00      	add	r7, sp, #0
  uint32_t rtc_frequency = RCC_PERIPH_FREQUENCY_NO;
34012d36:	2300      	movs	r3, #0
34012d38:	607b      	str	r3, [r7, #4]

  switch (LL_RCC_GetRTCClockSource())
34012d3a:	f7f5 ffdb 	bl	34008cf4 <LL_RCC_GetRTCClockSource>
34012d3e:	4603      	mov	r3, r0
34012d40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34012d44:	d020      	beq.n	34012d88 <RCCEx_GetRTCCLKFreq+0x58>
34012d46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34012d4a:	d830      	bhi.n	34012dae <RCCEx_GetRTCCLKFreq+0x7e>
34012d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34012d50:	d011      	beq.n	34012d76 <RCCEx_GetRTCCLKFreq+0x46>
34012d52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34012d56:	d82a      	bhi.n	34012dae <RCCEx_GetRTCCLKFreq+0x7e>
34012d58:	2b00      	cmp	r3, #0
34012d5a:	d02a      	beq.n	34012db2 <RCCEx_GetRTCCLKFreq+0x82>
34012d5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34012d60:	d000      	beq.n	34012d64 <RCCEx_GetRTCCLKFreq+0x34>
      }
      break;

    default:
      /* Unexpected case */
      break;
34012d62:	e024      	b.n	34012dae <RCCEx_GetRTCCLKFreq+0x7e>
      if (LL_RCC_LSE_IsReady() != 0U)
34012d64:	f7f5 fbd8 	bl	34008518 <LL_RCC_LSE_IsReady>
34012d68:	4603      	mov	r3, r0
34012d6a:	2b00      	cmp	r3, #0
34012d6c:	d023      	beq.n	34012db6 <RCCEx_GetRTCCLKFreq+0x86>
        rtc_frequency = LSE_VALUE;
34012d6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34012d72:	607b      	str	r3, [r7, #4]
      break;
34012d74:	e01f      	b.n	34012db6 <RCCEx_GetRTCCLKFreq+0x86>
      if (LL_RCC_LSI_IsReady() != 0U)
34012d76:	f7f5 fbe1 	bl	3400853c <LL_RCC_LSI_IsReady>
34012d7a:	4603      	mov	r3, r0
34012d7c:	2b00      	cmp	r3, #0
34012d7e:	d01c      	beq.n	34012dba <RCCEx_GetRTCCLKFreq+0x8a>
        rtc_frequency = LSI_VALUE;
34012d80:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
34012d84:	607b      	str	r3, [r7, #4]
      break;
34012d86:	e018      	b.n	34012dba <RCCEx_GetRTCCLKFreq+0x8a>
      if (LL_RCC_HSE_IsReady() != 0U)
34012d88:	f7f5 fb74 	bl	34008474 <LL_RCC_HSE_IsReady>
34012d8c:	4603      	mov	r3, r0
34012d8e:	2b00      	cmp	r3, #0
34012d90:	d015      	beq.n	34012dbe <RCCEx_GetRTCCLKFreq+0x8e>
        uint32_t prescaler = (READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCPRE) >> RCC_CCIPR7_RTCPRE_Pos) + 1U;
34012d92:	4b0e      	ldr	r3, [pc, #56]	@ (34012dcc <RCCEx_GetRTCCLKFreq+0x9c>)
34012d94:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34012d98:	0b1b      	lsrs	r3, r3, #12
34012d9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34012d9e:	3301      	adds	r3, #1
34012da0:	603b      	str	r3, [r7, #0]
        rtc_frequency = HSE_VALUE / prescaler;
34012da2:	4a0b      	ldr	r2, [pc, #44]	@ (34012dd0 <RCCEx_GetRTCCLKFreq+0xa0>)
34012da4:	683b      	ldr	r3, [r7, #0]
34012da6:	fbb2 f3f3 	udiv	r3, r2, r3
34012daa:	607b      	str	r3, [r7, #4]
      break;
34012dac:	e007      	b.n	34012dbe <RCCEx_GetRTCCLKFreq+0x8e>
      break;
34012dae:	bf00      	nop
34012db0:	e006      	b.n	34012dc0 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34012db2:	bf00      	nop
34012db4:	e004      	b.n	34012dc0 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34012db6:	bf00      	nop
34012db8:	e002      	b.n	34012dc0 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34012dba:	bf00      	nop
34012dbc:	e000      	b.n	34012dc0 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34012dbe:	bf00      	nop
  }

  return rtc_frequency;
34012dc0:	687b      	ldr	r3, [r7, #4]
}
34012dc2:	4618      	mov	r0, r3
34012dc4:	3708      	adds	r7, #8
34012dc6:	46bd      	mov	sp, r7
34012dc8:	bd80      	pop	{r7, pc}
34012dca:	bf00      	nop
34012dcc:	56028000 	.word	0x56028000
34012dd0:	02dc6c00 	.word	0x02dc6c00

34012dd4 <RCCEx_GetSAICLKFreq>:
  *         @arg @ref RCCEx_SAI2_Clock_Source
  * @retval SAI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSAICLKFreq(uint32_t SAIxSource)
{
34012dd4:	b580      	push	{r7, lr}
34012dd6:	b084      	sub	sp, #16
34012dd8:	af00      	add	r7, sp, #0
34012dda:	6078      	str	r0, [r7, #4]
  uint32_t sai_frequency = RCC_PERIPH_FREQUENCY_NO;
34012ddc:	2300      	movs	r3, #0
34012dde:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSAIClockSource(SAIxSource))
34012de0:	6878      	ldr	r0, [r7, #4]
34012de2:	f7f5 ff0b 	bl	34008bfc <LL_RCC_GetSAIClockSource>
34012de6:	4603      	mov	r3, r0
34012de8:	4a9a      	ldr	r2, [pc, #616]	@ (34013054 <RCCEx_GetSAICLKFreq+0x280>)
34012dea:	4293      	cmp	r3, r2
34012dec:	f000 811f 	beq.w	3401302e <RCCEx_GetSAICLKFreq+0x25a>
34012df0:	4a98      	ldr	r2, [pc, #608]	@ (34013054 <RCCEx_GetSAICLKFreq+0x280>)
34012df2:	4293      	cmp	r3, r2
34012df4:	f200 8120 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012df8:	4a97      	ldr	r2, [pc, #604]	@ (34013058 <RCCEx_GetSAICLKFreq+0x284>)
34012dfa:	4293      	cmp	r3, r2
34012dfc:	f000 8117 	beq.w	3401302e <RCCEx_GetSAICLKFreq+0x25a>
34012e00:	4a95      	ldr	r2, [pc, #596]	@ (34013058 <RCCEx_GetSAICLKFreq+0x284>)
34012e02:	4293      	cmp	r3, r2
34012e04:	f200 8118 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012e08:	4a94      	ldr	r2, [pc, #592]	@ (3401305c <RCCEx_GetSAICLKFreq+0x288>)
34012e0a:	4293      	cmp	r3, r2
34012e0c:	f000 810c 	beq.w	34013028 <RCCEx_GetSAICLKFreq+0x254>
34012e10:	4a92      	ldr	r2, [pc, #584]	@ (3401305c <RCCEx_GetSAICLKFreq+0x288>)
34012e12:	4293      	cmp	r3, r2
34012e14:	f200 8110 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012e18:	4a91      	ldr	r2, [pc, #580]	@ (34013060 <RCCEx_GetSAICLKFreq+0x28c>)
34012e1a:	4293      	cmp	r3, r2
34012e1c:	f000 8104 	beq.w	34013028 <RCCEx_GetSAICLKFreq+0x254>
34012e20:	4a8f      	ldr	r2, [pc, #572]	@ (34013060 <RCCEx_GetSAICLKFreq+0x28c>)
34012e22:	4293      	cmp	r3, r2
34012e24:	f200 8108 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012e28:	4a8e      	ldr	r2, [pc, #568]	@ (34013064 <RCCEx_GetSAICLKFreq+0x290>)
34012e2a:	4293      	cmp	r3, r2
34012e2c:	f000 80e6 	beq.w	34012ffc <RCCEx_GetSAICLKFreq+0x228>
34012e30:	4a8c      	ldr	r2, [pc, #560]	@ (34013064 <RCCEx_GetSAICLKFreq+0x290>)
34012e32:	4293      	cmp	r3, r2
34012e34:	f200 8100 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012e38:	4a8b      	ldr	r2, [pc, #556]	@ (34013068 <RCCEx_GetSAICLKFreq+0x294>)
34012e3a:	4293      	cmp	r3, r2
34012e3c:	f000 80de 	beq.w	34012ffc <RCCEx_GetSAICLKFreq+0x228>
34012e40:	4a89      	ldr	r2, [pc, #548]	@ (34013068 <RCCEx_GetSAICLKFreq+0x294>)
34012e42:	4293      	cmp	r3, r2
34012e44:	f200 80f8 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012e48:	4a88      	ldr	r2, [pc, #544]	@ (3401306c <RCCEx_GetSAICLKFreq+0x298>)
34012e4a:	4293      	cmp	r3, r2
34012e4c:	f000 80e4 	beq.w	34013018 <RCCEx_GetSAICLKFreq+0x244>
34012e50:	4a86      	ldr	r2, [pc, #536]	@ (3401306c <RCCEx_GetSAICLKFreq+0x298>)
34012e52:	4293      	cmp	r3, r2
34012e54:	f200 80f0 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012e58:	4a85      	ldr	r2, [pc, #532]	@ (34013070 <RCCEx_GetSAICLKFreq+0x29c>)
34012e5a:	4293      	cmp	r3, r2
34012e5c:	f000 80dc 	beq.w	34013018 <RCCEx_GetSAICLKFreq+0x244>
34012e60:	4a83      	ldr	r2, [pc, #524]	@ (34013070 <RCCEx_GetSAICLKFreq+0x29c>)
34012e62:	4293      	cmp	r3, r2
34012e64:	f200 80e8 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012e68:	4a82      	ldr	r2, [pc, #520]	@ (34013074 <RCCEx_GetSAICLKFreq+0x2a0>)
34012e6a:	4293      	cmp	r3, r2
34012e6c:	f000 8083 	beq.w	34012f76 <RCCEx_GetSAICLKFreq+0x1a2>
34012e70:	4a80      	ldr	r2, [pc, #512]	@ (34013074 <RCCEx_GetSAICLKFreq+0x2a0>)
34012e72:	4293      	cmp	r3, r2
34012e74:	f200 80e0 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012e78:	4a7f      	ldr	r2, [pc, #508]	@ (34013078 <RCCEx_GetSAICLKFreq+0x2a4>)
34012e7a:	4293      	cmp	r3, r2
34012e7c:	d07b      	beq.n	34012f76 <RCCEx_GetSAICLKFreq+0x1a2>
34012e7e:	4a7e      	ldr	r2, [pc, #504]	@ (34013078 <RCCEx_GetSAICLKFreq+0x2a4>)
34012e80:	4293      	cmp	r3, r2
34012e82:	f200 80d9 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012e86:	4a7d      	ldr	r2, [pc, #500]	@ (3401307c <RCCEx_GetSAICLKFreq+0x2a8>)
34012e88:	4293      	cmp	r3, r2
34012e8a:	d030      	beq.n	34012eee <RCCEx_GetSAICLKFreq+0x11a>
34012e8c:	4a7b      	ldr	r2, [pc, #492]	@ (3401307c <RCCEx_GetSAICLKFreq+0x2a8>)
34012e8e:	4293      	cmp	r3, r2
34012e90:	f200 80d2 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012e94:	4a7a      	ldr	r2, [pc, #488]	@ (34013080 <RCCEx_GetSAICLKFreq+0x2ac>)
34012e96:	4293      	cmp	r3, r2
34012e98:	d029      	beq.n	34012eee <RCCEx_GetSAICLKFreq+0x11a>
34012e9a:	4a79      	ldr	r2, [pc, #484]	@ (34013080 <RCCEx_GetSAICLKFreq+0x2ac>)
34012e9c:	4293      	cmp	r3, r2
34012e9e:	f200 80cb 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012ea2:	4a78      	ldr	r2, [pc, #480]	@ (34013084 <RCCEx_GetSAICLKFreq+0x2b0>)
34012ea4:	4293      	cmp	r3, r2
34012ea6:	d01d      	beq.n	34012ee4 <RCCEx_GetSAICLKFreq+0x110>
34012ea8:	4a76      	ldr	r2, [pc, #472]	@ (34013084 <RCCEx_GetSAICLKFreq+0x2b0>)
34012eaa:	4293      	cmp	r3, r2
34012eac:	f200 80c4 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012eb0:	4a75      	ldr	r2, [pc, #468]	@ (34013088 <RCCEx_GetSAICLKFreq+0x2b4>)
34012eb2:	4293      	cmp	r3, r2
34012eb4:	d016      	beq.n	34012ee4 <RCCEx_GetSAICLKFreq+0x110>
34012eb6:	4a74      	ldr	r2, [pc, #464]	@ (34013088 <RCCEx_GetSAICLKFreq+0x2b4>)
34012eb8:	4293      	cmp	r3, r2
34012eba:	f200 80bd 	bhi.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
34012ebe:	4a73      	ldr	r2, [pc, #460]	@ (3401308c <RCCEx_GetSAICLKFreq+0x2b8>)
34012ec0:	4293      	cmp	r3, r2
34012ec2:	d003      	beq.n	34012ecc <RCCEx_GetSAICLKFreq+0xf8>
34012ec4:	4a72      	ldr	r2, [pc, #456]	@ (34013090 <RCCEx_GetSAICLKFreq+0x2bc>)
34012ec6:	4293      	cmp	r3, r2
34012ec8:	f040 80b6 	bne.w	34013038 <RCCEx_GetSAICLKFreq+0x264>
  {
    case LL_RCC_SAI1_CLKSOURCE_PCLK2:
    case LL_RCC_SAI2_CLKSOURCE_PCLK2:
      sai_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34012ecc:	f7f4 fee6 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34012ed0:	4603      	mov	r3, r0
34012ed2:	4618      	mov	r0, r3
34012ed4:	f7fd ffda 	bl	34010e8c <RCCEx_GetHCLKFreq>
34012ed8:	4603      	mov	r3, r0
34012eda:	4618      	mov	r0, r3
34012edc:	f7fd fff7 	bl	34010ece <RCCEx_GetPCLK2Freq>
34012ee0:	60f8      	str	r0, [r7, #12]
      break;
34012ee2:	e0b2      	b.n	3401304a <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_CLKP:
    case LL_RCC_SAI2_CLKSOURCE_CLKP:
      sai_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34012ee4:	2007      	movs	r0, #7
34012ee6:	f7fe fabd 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
34012eea:	60f8      	str	r0, [r7, #12]
      break;
34012eec:	e0ad      	b.n	3401304a <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_IC7:
    case LL_RCC_SAI2_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
34012eee:	f7f6 fa77 	bl	340093e0 <LL_RCC_IC7_IsEnabled>
34012ef2:	4603      	mov	r3, r0
34012ef4:	2b00      	cmp	r3, #0
34012ef6:	f000 80a1 	beq.w	3401303c <RCCEx_GetSAICLKFreq+0x268>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
34012efa:	f7f6 fa93 	bl	34009424 <LL_RCC_IC7_GetDivider>
34012efe:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34012f00:	f7f6 fa82 	bl	34009408 <LL_RCC_IC7_GetSource>
34012f04:	4603      	mov	r3, r0
34012f06:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012f0a:	d029      	beq.n	34012f60 <RCCEx_GetSAICLKFreq+0x18c>
34012f0c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012f10:	d82f      	bhi.n	34012f72 <RCCEx_GetSAICLKFreq+0x19e>
34012f12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012f16:	d01a      	beq.n	34012f4e <RCCEx_GetSAICLKFreq+0x17a>
34012f18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012f1c:	d829      	bhi.n	34012f72 <RCCEx_GetSAICLKFreq+0x19e>
34012f1e:	2b00      	cmp	r3, #0
34012f20:	d003      	beq.n	34012f2a <RCCEx_GetSAICLKFreq+0x156>
34012f22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012f26:	d009      	beq.n	34012f3c <RCCEx_GetSAICLKFreq+0x168>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34012f28:	e023      	b.n	34012f72 <RCCEx_GetSAICLKFreq+0x19e>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012f2a:	f7fd fe97 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34012f2e:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34012f30:	68fa      	ldr	r2, [r7, #12]
34012f32:	68bb      	ldr	r3, [r7, #8]
34012f34:	fbb2 f3f3 	udiv	r3, r2, r3
34012f38:	60fb      	str	r3, [r7, #12]
            break;
34012f3a:	e01b      	b.n	34012f74 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012f3c:	f7fd fed4 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34012f40:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34012f42:	68fa      	ldr	r2, [r7, #12]
34012f44:	68bb      	ldr	r3, [r7, #8]
34012f46:	fbb2 f3f3 	udiv	r3, r2, r3
34012f4a:	60fb      	str	r3, [r7, #12]
            break;
34012f4c:	e012      	b.n	34012f74 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012f4e:	f7fd ff11 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34012f52:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34012f54:	68fa      	ldr	r2, [r7, #12]
34012f56:	68bb      	ldr	r3, [r7, #8]
34012f58:	fbb2 f3f3 	udiv	r3, r2, r3
34012f5c:	60fb      	str	r3, [r7, #12]
            break;
34012f5e:	e009      	b.n	34012f74 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012f60:	f7fd ff4e 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34012f64:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34012f66:	68fa      	ldr	r2, [r7, #12]
34012f68:	68bb      	ldr	r3, [r7, #8]
34012f6a:	fbb2 f3f3 	udiv	r3, r2, r3
34012f6e:	60fb      	str	r3, [r7, #12]
            break;
34012f70:	e000      	b.n	34012f74 <RCCEx_GetSAICLKFreq+0x1a0>
            break;
34012f72:	bf00      	nop
        }
      }
      break;
34012f74:	e062      	b.n	3401303c <RCCEx_GetSAICLKFreq+0x268>

    case LL_RCC_SAI1_CLKSOURCE_IC8:
    case LL_RCC_SAI2_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
34012f76:	f7f6 fa73 	bl	34009460 <LL_RCC_IC8_IsEnabled>
34012f7a:	4603      	mov	r3, r0
34012f7c:	2b00      	cmp	r3, #0
34012f7e:	d05f      	beq.n	34013040 <RCCEx_GetSAICLKFreq+0x26c>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34012f80:	f7f6 fa90 	bl	340094a4 <LL_RCC_IC8_GetDivider>
34012f84:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34012f86:	f7f6 fa7f 	bl	34009488 <LL_RCC_IC8_GetSource>
34012f8a:	4603      	mov	r3, r0
34012f8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012f90:	d029      	beq.n	34012fe6 <RCCEx_GetSAICLKFreq+0x212>
34012f92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34012f96:	d82f      	bhi.n	34012ff8 <RCCEx_GetSAICLKFreq+0x224>
34012f98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012f9c:	d01a      	beq.n	34012fd4 <RCCEx_GetSAICLKFreq+0x200>
34012f9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34012fa2:	d829      	bhi.n	34012ff8 <RCCEx_GetSAICLKFreq+0x224>
34012fa4:	2b00      	cmp	r3, #0
34012fa6:	d003      	beq.n	34012fb0 <RCCEx_GetSAICLKFreq+0x1dc>
34012fa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34012fac:	d009      	beq.n	34012fc2 <RCCEx_GetSAICLKFreq+0x1ee>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34012fae:	e023      	b.n	34012ff8 <RCCEx_GetSAICLKFreq+0x224>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34012fb0:	f7fd fe54 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34012fb4:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34012fb6:	68fa      	ldr	r2, [r7, #12]
34012fb8:	68bb      	ldr	r3, [r7, #8]
34012fba:	fbb2 f3f3 	udiv	r3, r2, r3
34012fbe:	60fb      	str	r3, [r7, #12]
            break;
34012fc0:	e01b      	b.n	34012ffa <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34012fc2:	f7fd fe91 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34012fc6:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34012fc8:	68fa      	ldr	r2, [r7, #12]
34012fca:	68bb      	ldr	r3, [r7, #8]
34012fcc:	fbb2 f3f3 	udiv	r3, r2, r3
34012fd0:	60fb      	str	r3, [r7, #12]
            break;
34012fd2:	e012      	b.n	34012ffa <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34012fd4:	f7fd fece 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34012fd8:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34012fda:	68fa      	ldr	r2, [r7, #12]
34012fdc:	68bb      	ldr	r3, [r7, #8]
34012fde:	fbb2 f3f3 	udiv	r3, r2, r3
34012fe2:	60fb      	str	r3, [r7, #12]
            break;
34012fe4:	e009      	b.n	34012ffa <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34012fe6:	f7fd ff0b 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34012fea:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34012fec:	68fa      	ldr	r2, [r7, #12]
34012fee:	68bb      	ldr	r3, [r7, #8]
34012ff0:	fbb2 f3f3 	udiv	r3, r2, r3
34012ff4:	60fb      	str	r3, [r7, #12]
            break;
34012ff6:	e000      	b.n	34012ffa <RCCEx_GetSAICLKFreq+0x226>
            break;
34012ff8:	bf00      	nop
        }
      }
      break;
34012ffa:	e021      	b.n	34013040 <RCCEx_GetSAICLKFreq+0x26c>

    case LL_RCC_SAI1_CLKSOURCE_HSI:
    case LL_RCC_SAI2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34012ffc:	f7f5 fa4c 	bl	34008498 <LL_RCC_HSI_IsReady>
34013000:	4603      	mov	r3, r0
34013002:	2b00      	cmp	r3, #0
34013004:	d01e      	beq.n	34013044 <RCCEx_GetSAICLKFreq+0x270>
      {
        sai_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34013006:	f7f5 fa59 	bl	340084bc <LL_RCC_HSI_GetDivider>
3401300a:	4603      	mov	r3, r0
3401300c:	09db      	lsrs	r3, r3, #7
3401300e:	4a21      	ldr	r2, [pc, #132]	@ (34013094 <RCCEx_GetSAICLKFreq+0x2c0>)
34013010:	fa22 f303 	lsr.w	r3, r2, r3
34013014:	60fb      	str	r3, [r7, #12]
      }
      break;
34013016:	e015      	b.n	34013044 <RCCEx_GetSAICLKFreq+0x270>

    case LL_RCC_SAI1_CLKSOURCE_MSI:
    case LL_RCC_SAI2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34013018:	f7f5 fa5e 	bl	340084d8 <LL_RCC_MSI_IsReady>
3401301c:	4603      	mov	r3, r0
3401301e:	2b00      	cmp	r3, #0
34013020:	d012      	beq.n	34013048 <RCCEx_GetSAICLKFreq+0x274>
      {
        sai_frequency = MSI_VALUE;
34013022:	4b1d      	ldr	r3, [pc, #116]	@ (34013098 <RCCEx_GetSAICLKFreq+0x2c4>)
34013024:	60fb      	str	r3, [r7, #12]
      }
      break;
34013026:	e00f      	b.n	34013048 <RCCEx_GetSAICLKFreq+0x274>

    case LL_RCC_SAI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SAI2_CLKSOURCE_I2S_CKIN:
      sai_frequency = EXTERNAL_CLOCK_VALUE;
34013028:	4b1c      	ldr	r3, [pc, #112]	@ (3401309c <RCCEx_GetSAICLKFreq+0x2c8>)
3401302a:	60fb      	str	r3, [r7, #12]
      break;
3401302c:	e00d      	b.n	3401304a <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_SPDIFRX1:
    case LL_RCC_SAI2_CLKSOURCE_SPDIFRX1:
      sai_frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
3401302e:	2007      	movs	r0, #7
34013030:	f000 f920 	bl	34013274 <RCCEx_GetSPDIFRXCLKFreq>
34013034:	60f8      	str	r0, [r7, #12]
      break;
34013036:	e008      	b.n	3401304a <RCCEx_GetSAICLKFreq+0x276>

    default:
      /* Unexpected case */
      break;
34013038:	bf00      	nop
3401303a:	e006      	b.n	3401304a <RCCEx_GetSAICLKFreq+0x276>
      break;
3401303c:	bf00      	nop
3401303e:	e004      	b.n	3401304a <RCCEx_GetSAICLKFreq+0x276>
      break;
34013040:	bf00      	nop
34013042:	e002      	b.n	3401304a <RCCEx_GetSAICLKFreq+0x276>
      break;
34013044:	bf00      	nop
34013046:	e000      	b.n	3401304a <RCCEx_GetSAICLKFreq+0x276>
      break;
34013048:	bf00      	nop
  }

  return sai_frequency;
3401304a:	68fb      	ldr	r3, [r7, #12]
}
3401304c:	4618      	mov	r0, r3
3401304e:	3710      	adds	r7, #16
34013050:	46bd      	mov	sp, r7
34013052:	bd80      	pop	{r7, pc}
34013054:	07071818 	.word	0x07071818
34013058:	07071418 	.word	0x07071418
3401305c:	07061818 	.word	0x07061818
34013060:	07061418 	.word	0x07061418
34013064:	07051818 	.word	0x07051818
34013068:	07051418 	.word	0x07051418
3401306c:	07041818 	.word	0x07041818
34013070:	07041418 	.word	0x07041418
34013074:	07031818 	.word	0x07031818
34013078:	07031418 	.word	0x07031418
3401307c:	07021818 	.word	0x07021818
34013080:	07021418 	.word	0x07021418
34013084:	07011818 	.word	0x07011818
34013088:	07011418 	.word	0x07011418
3401308c:	07001418 	.word	0x07001418
34013090:	07001818 	.word	0x07001818
34013094:	03d09000 	.word	0x03d09000
34013098:	003d0900 	.word	0x003d0900
3401309c:	00bb8000 	.word	0x00bb8000

340130a0 <RCCEx_GetSDMMCCLKFreq>:
  *         @arg @ref RCCEx_SDMMC2_Clock_Source
  * @retval SDMMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSDMMCCLKFreq(uint32_t SDMMCxSource)
{
340130a0:	b580      	push	{r7, lr}
340130a2:	b084      	sub	sp, #16
340130a4:	af00      	add	r7, sp, #0
340130a6:	6078      	str	r0, [r7, #4]
  uint32_t sdmmc_frequency = RCC_PERIPH_FREQUENCY_NO;
340130a8:	2300      	movs	r3, #0
340130aa:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSDMMCClockSource(SDMMCxSource))
340130ac:	6878      	ldr	r0, [r7, #4]
340130ae:	f7f5 fdb1 	bl	34008c14 <LL_RCC_GetSDMMCClockSource>
340130b2:	4603      	mov	r3, r0
340130b4:	4a67      	ldr	r2, [pc, #412]	@ (34013254 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
340130b6:	4293      	cmp	r3, r2
340130b8:	d07e      	beq.n	340131b8 <RCCEx_GetSDMMCCLKFreq+0x118>
340130ba:	4a66      	ldr	r2, [pc, #408]	@ (34013254 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
340130bc:	4293      	cmp	r3, r2
340130be:	f200 80be 	bhi.w	3401323e <RCCEx_GetSDMMCCLKFreq+0x19e>
340130c2:	4a65      	ldr	r2, [pc, #404]	@ (34013258 <RCCEx_GetSDMMCCLKFreq+0x1b8>)
340130c4:	4293      	cmp	r3, r2
340130c6:	d077      	beq.n	340131b8 <RCCEx_GetSDMMCCLKFreq+0x118>
340130c8:	4a63      	ldr	r2, [pc, #396]	@ (34013258 <RCCEx_GetSDMMCCLKFreq+0x1b8>)
340130ca:	4293      	cmp	r3, r2
340130cc:	f200 80b7 	bhi.w	3401323e <RCCEx_GetSDMMCCLKFreq+0x19e>
340130d0:	4a62      	ldr	r2, [pc, #392]	@ (3401325c <RCCEx_GetSDMMCCLKFreq+0x1bc>)
340130d2:	4293      	cmp	r3, r2
340130d4:	d02c      	beq.n	34013130 <RCCEx_GetSDMMCCLKFreq+0x90>
340130d6:	4a61      	ldr	r2, [pc, #388]	@ (3401325c <RCCEx_GetSDMMCCLKFreq+0x1bc>)
340130d8:	4293      	cmp	r3, r2
340130da:	f200 80b0 	bhi.w	3401323e <RCCEx_GetSDMMCCLKFreq+0x19e>
340130de:	4a60      	ldr	r2, [pc, #384]	@ (34013260 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
340130e0:	4293      	cmp	r3, r2
340130e2:	d025      	beq.n	34013130 <RCCEx_GetSDMMCCLKFreq+0x90>
340130e4:	4a5e      	ldr	r2, [pc, #376]	@ (34013260 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
340130e6:	4293      	cmp	r3, r2
340130e8:	f200 80a9 	bhi.w	3401323e <RCCEx_GetSDMMCCLKFreq+0x19e>
340130ec:	4a5d      	ldr	r2, [pc, #372]	@ (34013264 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
340130ee:	4293      	cmp	r3, r2
340130f0:	d019      	beq.n	34013126 <RCCEx_GetSDMMCCLKFreq+0x86>
340130f2:	4a5c      	ldr	r2, [pc, #368]	@ (34013264 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
340130f4:	4293      	cmp	r3, r2
340130f6:	f200 80a2 	bhi.w	3401323e <RCCEx_GetSDMMCCLKFreq+0x19e>
340130fa:	4a5b      	ldr	r2, [pc, #364]	@ (34013268 <RCCEx_GetSDMMCCLKFreq+0x1c8>)
340130fc:	4293      	cmp	r3, r2
340130fe:	d012      	beq.n	34013126 <RCCEx_GetSDMMCCLKFreq+0x86>
34013100:	4a59      	ldr	r2, [pc, #356]	@ (34013268 <RCCEx_GetSDMMCCLKFreq+0x1c8>)
34013102:	4293      	cmp	r3, r2
34013104:	f200 809b 	bhi.w	3401323e <RCCEx_GetSDMMCCLKFreq+0x19e>
34013108:	4a58      	ldr	r2, [pc, #352]	@ (3401326c <RCCEx_GetSDMMCCLKFreq+0x1cc>)
3401310a:	4293      	cmp	r3, r2
3401310c:	d003      	beq.n	34013116 <RCCEx_GetSDMMCCLKFreq+0x76>
3401310e:	4a58      	ldr	r2, [pc, #352]	@ (34013270 <RCCEx_GetSDMMCCLKFreq+0x1d0>)
34013110:	4293      	cmp	r3, r2
34013112:	f040 8094 	bne.w	3401323e <RCCEx_GetSDMMCCLKFreq+0x19e>
  {
    case LL_RCC_SDMMC1_CLKSOURCE_HCLK:
    case LL_RCC_SDMMC2_CLKSOURCE_HCLK:
      sdmmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34013116:	f7f4 fdc1 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
3401311a:	4603      	mov	r3, r0
3401311c:	4618      	mov	r0, r3
3401311e:	f7fd feb5 	bl	34010e8c <RCCEx_GetHCLKFreq>
34013122:	60f8      	str	r0, [r7, #12]
      break;
34013124:	e090      	b.n	34013248 <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_CLKP:
    case LL_RCC_SDMMC2_CLKSOURCE_CLKP:
      sdmmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34013126:	2007      	movs	r0, #7
34013128:	f7fe f99c 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
3401312c:	60f8      	str	r0, [r7, #12]
      break;
3401312e:	e08b      	b.n	34013248 <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_IC4:
    case LL_RCC_SDMMC2_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
34013130:	f7f6 f8d6 	bl	340092e0 <LL_RCC_IC4_IsEnabled>
34013134:	4603      	mov	r3, r0
34013136:	2b00      	cmp	r3, #0
34013138:	f000 8083 	beq.w	34013242 <RCCEx_GetSDMMCCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
3401313c:	f7f6 f8f2 	bl	34009324 <LL_RCC_IC4_GetDivider>
34013140:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
34013142:	f7f6 f8e1 	bl	34009308 <LL_RCC_IC4_GetSource>
34013146:	4603      	mov	r3, r0
34013148:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401314c:	d029      	beq.n	340131a2 <RCCEx_GetSDMMCCLKFreq+0x102>
3401314e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013152:	d82f      	bhi.n	340131b4 <RCCEx_GetSDMMCCLKFreq+0x114>
34013154:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013158:	d01a      	beq.n	34013190 <RCCEx_GetSDMMCCLKFreq+0xf0>
3401315a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401315e:	d829      	bhi.n	340131b4 <RCCEx_GetSDMMCCLKFreq+0x114>
34013160:	2b00      	cmp	r3, #0
34013162:	d003      	beq.n	3401316c <RCCEx_GetSDMMCCLKFreq+0xcc>
34013164:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013168:	d009      	beq.n	3401317e <RCCEx_GetSDMMCCLKFreq+0xde>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3401316a:	e023      	b.n	340131b4 <RCCEx_GetSDMMCCLKFreq+0x114>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401316c:	f7fd fd76 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34013170:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34013172:	68fa      	ldr	r2, [r7, #12]
34013174:	68bb      	ldr	r3, [r7, #8]
34013176:	fbb2 f3f3 	udiv	r3, r2, r3
3401317a:	60fb      	str	r3, [r7, #12]
            break;
3401317c:	e01b      	b.n	340131b6 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401317e:	f7fd fdb3 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34013182:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34013184:	68fa      	ldr	r2, [r7, #12]
34013186:	68bb      	ldr	r3, [r7, #8]
34013188:	fbb2 f3f3 	udiv	r3, r2, r3
3401318c:	60fb      	str	r3, [r7, #12]
            break;
3401318e:	e012      	b.n	340131b6 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013190:	f7fd fdf0 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34013194:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34013196:	68fa      	ldr	r2, [r7, #12]
34013198:	68bb      	ldr	r3, [r7, #8]
3401319a:	fbb2 f3f3 	udiv	r3, r2, r3
3401319e:	60fb      	str	r3, [r7, #12]
            break;
340131a0:	e009      	b.n	340131b6 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340131a2:	f7fd fe2d 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
340131a6:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
340131a8:	68fa      	ldr	r2, [r7, #12]
340131aa:	68bb      	ldr	r3, [r7, #8]
340131ac:	fbb2 f3f3 	udiv	r3, r2, r3
340131b0:	60fb      	str	r3, [r7, #12]
            break;
340131b2:	e000      	b.n	340131b6 <RCCEx_GetSDMMCCLKFreq+0x116>
            break;
340131b4:	bf00      	nop
        }
      }
      break;
340131b6:	e044      	b.n	34013242 <RCCEx_GetSDMMCCLKFreq+0x1a2>

    case LL_RCC_SDMMC1_CLKSOURCE_IC5:
    case LL_RCC_SDMMC2_CLKSOURCE_IC5:
      if (LL_RCC_IC5_IsEnabled() != 0U)
340131b8:	f7f6 f8d2 	bl	34009360 <LL_RCC_IC5_IsEnabled>
340131bc:	4603      	mov	r3, r0
340131be:	2b00      	cmp	r3, #0
340131c0:	d041      	beq.n	34013246 <RCCEx_GetSDMMCCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC5_GetDivider();
340131c2:	f7f6 f8ef 	bl	340093a4 <LL_RCC_IC5_GetDivider>
340131c6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC5_GetSource())
340131c8:	f7f6 f8de 	bl	34009388 <LL_RCC_IC5_GetSource>
340131cc:	4603      	mov	r3, r0
340131ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340131d2:	d029      	beq.n	34013228 <RCCEx_GetSDMMCCLKFreq+0x188>
340131d4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340131d8:	d82f      	bhi.n	3401323a <RCCEx_GetSDMMCCLKFreq+0x19a>
340131da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340131de:	d01a      	beq.n	34013216 <RCCEx_GetSDMMCCLKFreq+0x176>
340131e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340131e4:	d829      	bhi.n	3401323a <RCCEx_GetSDMMCCLKFreq+0x19a>
340131e6:	2b00      	cmp	r3, #0
340131e8:	d003      	beq.n	340131f2 <RCCEx_GetSDMMCCLKFreq+0x152>
340131ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340131ee:	d009      	beq.n	34013204 <RCCEx_GetSDMMCCLKFreq+0x164>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
340131f0:	e023      	b.n	3401323a <RCCEx_GetSDMMCCLKFreq+0x19a>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340131f2:	f7fd fd33 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340131f6:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
340131f8:	68fa      	ldr	r2, [r7, #12]
340131fa:	68bb      	ldr	r3, [r7, #8]
340131fc:	fbb2 f3f3 	udiv	r3, r2, r3
34013200:	60fb      	str	r3, [r7, #12]
            break;
34013202:	e01b      	b.n	3401323c <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013204:	f7fd fd70 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34013208:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3401320a:	68fa      	ldr	r2, [r7, #12]
3401320c:	68bb      	ldr	r3, [r7, #8]
3401320e:	fbb2 f3f3 	udiv	r3, r2, r3
34013212:	60fb      	str	r3, [r7, #12]
            break;
34013214:	e012      	b.n	3401323c <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013216:	f7fd fdad 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
3401321a:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3401321c:	68fa      	ldr	r2, [r7, #12]
3401321e:	68bb      	ldr	r3, [r7, #8]
34013220:	fbb2 f3f3 	udiv	r3, r2, r3
34013224:	60fb      	str	r3, [r7, #12]
            break;
34013226:	e009      	b.n	3401323c <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013228:	f7fd fdea 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
3401322c:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3401322e:	68fa      	ldr	r2, [r7, #12]
34013230:	68bb      	ldr	r3, [r7, #8]
34013232:	fbb2 f3f3 	udiv	r3, r2, r3
34013236:	60fb      	str	r3, [r7, #12]
            break;
34013238:	e000      	b.n	3401323c <RCCEx_GetSDMMCCLKFreq+0x19c>
            break;
3401323a:	bf00      	nop
        }
      }
      break;
3401323c:	e003      	b.n	34013246 <RCCEx_GetSDMMCCLKFreq+0x1a6>

    default:
      /* Unexpected case */
      break;
3401323e:	bf00      	nop
34013240:	e002      	b.n	34013248 <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
34013242:	bf00      	nop
34013244:	e000      	b.n	34013248 <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
34013246:	bf00      	nop
  }

  return sdmmc_frequency;
34013248:	68fb      	ldr	r3, [r7, #12]
}
3401324a:	4618      	mov	r0, r3
3401324c:	3710      	adds	r7, #16
3401324e:	46bd      	mov	sp, r7
34013250:	bd80      	pop	{r7, pc}
34013252:	bf00      	nop
34013254:	0303041c 	.word	0x0303041c
34013258:	0303001c 	.word	0x0303001c
3401325c:	0302041c 	.word	0x0302041c
34013260:	0302001c 	.word	0x0302001c
34013264:	0301041c 	.word	0x0301041c
34013268:	0301001c 	.word	0x0301001c
3401326c:	0300001c 	.word	0x0300001c
34013270:	0300041c 	.word	0x0300041c

34013274 <RCCEx_GetSPDIFRXCLKFreq>:
  *         @arg @ref RCCEx_SPDIFRX1_Clock_Source
  * @retval SPDIF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPDIFRXCLKFreq(uint32_t SPDIFRXxSource)
{
34013274:	b580      	push	{r7, lr}
34013276:	b084      	sub	sp, #16
34013278:	af00      	add	r7, sp, #0
3401327a:	6078      	str	r0, [r7, #4]
  uint32_t spdifrx_frequency = RCC_PERIPH_FREQUENCY_NO;
3401327c:	2300      	movs	r3, #0
3401327e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPDIFRXClockSource(SPDIFRXxSource))
34013280:	6878      	ldr	r0, [r7, #4]
34013282:	f7f5 fcd3 	bl	34008c2c <LL_RCC_GetSPDIFRXClockSource>
34013286:	4603      	mov	r3, r0
34013288:	2b06      	cmp	r3, #6
3401328a:	f200 80c2 	bhi.w	34013412 <RCCEx_GetSPDIFRXCLKFreq+0x19e>
3401328e:	a201      	add	r2, pc, #4	@ (adr r2, 34013294 <RCCEx_GetSPDIFRXCLKFreq+0x20>)
34013290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34013294:	340132b1 	.word	0x340132b1
34013298:	340132c9 	.word	0x340132c9
3401329c:	340132d3 	.word	0x340132d3
340132a0:	3401335b 	.word	0x3401335b
340132a4:	340133fd 	.word	0x340133fd
340132a8:	340133e1 	.word	0x340133e1
340132ac:	3401340d 	.word	0x3401340d
  {
    case LL_RCC_SPDIFRX1_CLKSOURCE_PCLK1:
      spdifrx_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
340132b0:	f7f4 fcf4 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
340132b4:	4603      	mov	r3, r0
340132b6:	4618      	mov	r0, r3
340132b8:	f7fd fde8 	bl	34010e8c <RCCEx_GetHCLKFreq>
340132bc:	4603      	mov	r3, r0
340132be:	4618      	mov	r0, r3
340132c0:	f7fd fdf5 	bl	34010eae <RCCEx_GetPCLK1Freq>
340132c4:	60f8      	str	r0, [r7, #12]
      break;
340132c6:	e0ad      	b.n	34013424 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_CLKP:
      spdifrx_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340132c8:	2007      	movs	r0, #7
340132ca:	f7fe f8cb 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
340132ce:	60f8      	str	r0, [r7, #12]
      break;
340132d0:	e0a8      	b.n	34013424 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
340132d2:	f7f6 f885 	bl	340093e0 <LL_RCC_IC7_IsEnabled>
340132d6:	4603      	mov	r3, r0
340132d8:	2b00      	cmp	r3, #0
340132da:	f000 809c 	beq.w	34013416 <RCCEx_GetSPDIFRXCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
340132de:	f7f6 f8a1 	bl	34009424 <LL_RCC_IC7_GetDivider>
340132e2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
340132e4:	f7f6 f890 	bl	34009408 <LL_RCC_IC7_GetSource>
340132e8:	4603      	mov	r3, r0
340132ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340132ee:	d029      	beq.n	34013344 <RCCEx_GetSPDIFRXCLKFreq+0xd0>
340132f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340132f4:	d82f      	bhi.n	34013356 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
340132f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340132fa:	d01a      	beq.n	34013332 <RCCEx_GetSPDIFRXCLKFreq+0xbe>
340132fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013300:	d829      	bhi.n	34013356 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
34013302:	2b00      	cmp	r3, #0
34013304:	d003      	beq.n	3401330e <RCCEx_GetSPDIFRXCLKFreq+0x9a>
34013306:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401330a:	d009      	beq.n	34013320 <RCCEx_GetSPDIFRXCLKFreq+0xac>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3401330c:	e023      	b.n	34013356 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401330e:	f7fd fca5 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34013312:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34013314:	68fa      	ldr	r2, [r7, #12]
34013316:	68bb      	ldr	r3, [r7, #8]
34013318:	fbb2 f3f3 	udiv	r3, r2, r3
3401331c:	60fb      	str	r3, [r7, #12]
            break;
3401331e:	e01b      	b.n	34013358 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013320:	f7fd fce2 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34013324:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34013326:	68fa      	ldr	r2, [r7, #12]
34013328:	68bb      	ldr	r3, [r7, #8]
3401332a:	fbb2 f3f3 	udiv	r3, r2, r3
3401332e:	60fb      	str	r3, [r7, #12]
            break;
34013330:	e012      	b.n	34013358 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013332:	f7fd fd1f 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34013336:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34013338:	68fa      	ldr	r2, [r7, #12]
3401333a:	68bb      	ldr	r3, [r7, #8]
3401333c:	fbb2 f3f3 	udiv	r3, r2, r3
34013340:	60fb      	str	r3, [r7, #12]
            break;
34013342:	e009      	b.n	34013358 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013344:	f7fd fd5c 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34013348:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3401334a:	68fa      	ldr	r2, [r7, #12]
3401334c:	68bb      	ldr	r3, [r7, #8]
3401334e:	fbb2 f3f3 	udiv	r3, r2, r3
34013352:	60fb      	str	r3, [r7, #12]
            break;
34013354:	e000      	b.n	34013358 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            break;
34013356:	bf00      	nop
        }
      }
      break;
34013358:	e05d      	b.n	34013416 <RCCEx_GetSPDIFRXCLKFreq+0x1a2>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3401335a:	f7f6 f881 	bl	34009460 <LL_RCC_IC8_IsEnabled>
3401335e:	4603      	mov	r3, r0
34013360:	2b00      	cmp	r3, #0
34013362:	d05a      	beq.n	3401341a <RCCEx_GetSPDIFRXCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34013364:	f7f6 f89e 	bl	340094a4 <LL_RCC_IC8_GetDivider>
34013368:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3401336a:	f7f6 f88d 	bl	34009488 <LL_RCC_IC8_GetSource>
3401336e:	4603      	mov	r3, r0
34013370:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013374:	d029      	beq.n	340133ca <RCCEx_GetSPDIFRXCLKFreq+0x156>
34013376:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401337a:	d82f      	bhi.n	340133dc <RCCEx_GetSPDIFRXCLKFreq+0x168>
3401337c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013380:	d01a      	beq.n	340133b8 <RCCEx_GetSPDIFRXCLKFreq+0x144>
34013382:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013386:	d829      	bhi.n	340133dc <RCCEx_GetSPDIFRXCLKFreq+0x168>
34013388:	2b00      	cmp	r3, #0
3401338a:	d003      	beq.n	34013394 <RCCEx_GetSPDIFRXCLKFreq+0x120>
3401338c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013390:	d009      	beq.n	340133a6 <RCCEx_GetSPDIFRXCLKFreq+0x132>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34013392:	e023      	b.n	340133dc <RCCEx_GetSPDIFRXCLKFreq+0x168>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013394:	f7fd fc62 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34013398:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3401339a:	68fa      	ldr	r2, [r7, #12]
3401339c:	68bb      	ldr	r3, [r7, #8]
3401339e:	fbb2 f3f3 	udiv	r3, r2, r3
340133a2:	60fb      	str	r3, [r7, #12]
            break;
340133a4:	e01b      	b.n	340133de <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340133a6:	f7fd fc9f 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340133aa:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
340133ac:	68fa      	ldr	r2, [r7, #12]
340133ae:	68bb      	ldr	r3, [r7, #8]
340133b0:	fbb2 f3f3 	udiv	r3, r2, r3
340133b4:	60fb      	str	r3, [r7, #12]
            break;
340133b6:	e012      	b.n	340133de <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340133b8:	f7fd fcdc 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
340133bc:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
340133be:	68fa      	ldr	r2, [r7, #12]
340133c0:	68bb      	ldr	r3, [r7, #8]
340133c2:	fbb2 f3f3 	udiv	r3, r2, r3
340133c6:	60fb      	str	r3, [r7, #12]
            break;
340133c8:	e009      	b.n	340133de <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340133ca:	f7fd fd19 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
340133ce:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
340133d0:	68fa      	ldr	r2, [r7, #12]
340133d2:	68bb      	ldr	r3, [r7, #8]
340133d4:	fbb2 f3f3 	udiv	r3, r2, r3
340133d8:	60fb      	str	r3, [r7, #12]
            break;
340133da:	e000      	b.n	340133de <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            break;
340133dc:	bf00      	nop
        }
      }
      break;
340133de:	e01c      	b.n	3401341a <RCCEx_GetSPDIFRXCLKFreq+0x1a6>

    case LL_RCC_SPDIFRX1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
340133e0:	f7f5 f85a 	bl	34008498 <LL_RCC_HSI_IsReady>
340133e4:	4603      	mov	r3, r0
340133e6:	2b00      	cmp	r3, #0
340133e8:	d019      	beq.n	3401341e <RCCEx_GetSPDIFRXCLKFreq+0x1aa>
      {
        spdifrx_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340133ea:	f7f5 f867 	bl	340084bc <LL_RCC_HSI_GetDivider>
340133ee:	4603      	mov	r3, r0
340133f0:	09db      	lsrs	r3, r3, #7
340133f2:	4a0f      	ldr	r2, [pc, #60]	@ (34013430 <RCCEx_GetSPDIFRXCLKFreq+0x1bc>)
340133f4:	fa22 f303 	lsr.w	r3, r2, r3
340133f8:	60fb      	str	r3, [r7, #12]
      }
      break;
340133fa:	e010      	b.n	3401341e <RCCEx_GetSPDIFRXCLKFreq+0x1aa>

    case LL_RCC_SPDIFRX1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
340133fc:	f7f5 f86c 	bl	340084d8 <LL_RCC_MSI_IsReady>
34013400:	4603      	mov	r3, r0
34013402:	2b00      	cmp	r3, #0
34013404:	d00d      	beq.n	34013422 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>
      {
        spdifrx_frequency = MSI_VALUE;
34013406:	4b0b      	ldr	r3, [pc, #44]	@ (34013434 <RCCEx_GetSPDIFRXCLKFreq+0x1c0>)
34013408:	60fb      	str	r3, [r7, #12]
      }
      break;
3401340a:	e00a      	b.n	34013422 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>

    case LL_RCC_SPDIFRX1_CLKSOURCE_I2S_CKIN:
      spdifrx_frequency = EXTERNAL_CLOCK_VALUE;
3401340c:	4b0a      	ldr	r3, [pc, #40]	@ (34013438 <RCCEx_GetSPDIFRXCLKFreq+0x1c4>)
3401340e:	60fb      	str	r3, [r7, #12]
      break;
34013410:	e008      	b.n	34013424 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    default:
      /* Unexpected case */
      break;
34013412:	bf00      	nop
34013414:	e006      	b.n	34013424 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
34013416:	bf00      	nop
34013418:	e004      	b.n	34013424 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3401341a:	bf00      	nop
3401341c:	e002      	b.n	34013424 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3401341e:	bf00      	nop
34013420:	e000      	b.n	34013424 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
34013422:	bf00      	nop
  }

  return spdifrx_frequency;
34013424:	68fb      	ldr	r3, [r7, #12]
}
34013426:	4618      	mov	r0, r3
34013428:	3710      	adds	r7, #16
3401342a:	46bd      	mov	sp, r7
3401342c:	bd80      	pop	{r7, pc}
3401342e:	bf00      	nop
34013430:	03d09000 	.word	0x03d09000
34013434:	003d0900 	.word	0x003d0900
34013438:	00bb8000 	.word	0x00bb8000

3401343c <RCCEx_GetSPICLKFreq>:
  *         @arg @ref RCCEx_SPI6_Clock_Source
  * @retval SPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPICLKFreq(uint32_t SPIxSource)
{
3401343c:	b580      	push	{r7, lr}
3401343e:	b084      	sub	sp, #16
34013440:	af00      	add	r7, sp, #0
34013442:	6078      	str	r0, [r7, #4]
  uint32_t spi_frequency = RCC_PERIPH_FREQUENCY_NO;
34013444:	2300      	movs	r3, #0
34013446:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPIClockSource(SPIxSource))
34013448:	6878      	ldr	r0, [r7, #4]
3401344a:	f7f5 fc01 	bl	34008c50 <LL_RCC_GetSPIClockSource>
3401344e:	4603      	mov	r3, r0
34013450:	4aa7      	ldr	r2, [pc, #668]	@ (340136f0 <RCCEx_GetSPICLKFreq+0x2b4>)
34013452:	4293      	cmp	r3, r2
34013454:	f000 829e 	beq.w	34013994 <RCCEx_GetSPICLKFreq+0x558>
34013458:	4aa5      	ldr	r2, [pc, #660]	@ (340136f0 <RCCEx_GetSPICLKFreq+0x2b4>)
3401345a:	4293      	cmp	r3, r2
3401345c:	f200 82a5 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013460:	4aa4      	ldr	r2, [pc, #656]	@ (340136f4 <RCCEx_GetSPICLKFreq+0x2b8>)
34013462:	4293      	cmp	r3, r2
34013464:	f000 8299 	beq.w	3401399a <RCCEx_GetSPICLKFreq+0x55e>
34013468:	4aa2      	ldr	r2, [pc, #648]	@ (340136f4 <RCCEx_GetSPICLKFreq+0x2b8>)
3401346a:	4293      	cmp	r3, r2
3401346c:	f200 829d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013470:	4aa1      	ldr	r2, [pc, #644]	@ (340136f8 <RCCEx_GetSPICLKFreq+0x2bc>)
34013472:	4293      	cmp	r3, r2
34013474:	f000 8291 	beq.w	3401399a <RCCEx_GetSPICLKFreq+0x55e>
34013478:	4a9f      	ldr	r2, [pc, #636]	@ (340136f8 <RCCEx_GetSPICLKFreq+0x2bc>)
3401347a:	4293      	cmp	r3, r2
3401347c:	f200 8295 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013480:	4a9e      	ldr	r2, [pc, #632]	@ (340136fc <RCCEx_GetSPICLKFreq+0x2c0>)
34013482:	4293      	cmp	r3, r2
34013484:	f000 8286 	beq.w	34013994 <RCCEx_GetSPICLKFreq+0x558>
34013488:	4a9c      	ldr	r2, [pc, #624]	@ (340136fc <RCCEx_GetSPICLKFreq+0x2c0>)
3401348a:	4293      	cmp	r3, r2
3401348c:	f200 828d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013490:	4a9b      	ldr	r2, [pc, #620]	@ (34013700 <RCCEx_GetSPICLKFreq+0x2c4>)
34013492:	4293      	cmp	r3, r2
34013494:	f000 827e 	beq.w	34013994 <RCCEx_GetSPICLKFreq+0x558>
34013498:	4a99      	ldr	r2, [pc, #612]	@ (34013700 <RCCEx_GetSPICLKFreq+0x2c4>)
3401349a:	4293      	cmp	r3, r2
3401349c:	f200 8285 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340134a0:	4a98      	ldr	r2, [pc, #608]	@ (34013704 <RCCEx_GetSPICLKFreq+0x2c8>)
340134a2:	4293      	cmp	r3, r2
340134a4:	f000 8276 	beq.w	34013994 <RCCEx_GetSPICLKFreq+0x558>
340134a8:	4a96      	ldr	r2, [pc, #600]	@ (34013704 <RCCEx_GetSPICLKFreq+0x2c8>)
340134aa:	4293      	cmp	r3, r2
340134ac:	f200 827d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340134b0:	4a95      	ldr	r2, [pc, #596]	@ (34013708 <RCCEx_GetSPICLKFreq+0x2cc>)
340134b2:	4293      	cmp	r3, r2
340134b4:	f000 8258 	beq.w	34013968 <RCCEx_GetSPICLKFreq+0x52c>
340134b8:	4a93      	ldr	r2, [pc, #588]	@ (34013708 <RCCEx_GetSPICLKFreq+0x2cc>)
340134ba:	4293      	cmp	r3, r2
340134bc:	f200 8275 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340134c0:	4a92      	ldr	r2, [pc, #584]	@ (3401370c <RCCEx_GetSPICLKFreq+0x2d0>)
340134c2:	4293      	cmp	r3, r2
340134c4:	f000 8250 	beq.w	34013968 <RCCEx_GetSPICLKFreq+0x52c>
340134c8:	4a90      	ldr	r2, [pc, #576]	@ (3401370c <RCCEx_GetSPICLKFreq+0x2d0>)
340134ca:	4293      	cmp	r3, r2
340134cc:	f200 826d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340134d0:	4a8f      	ldr	r2, [pc, #572]	@ (34013710 <RCCEx_GetSPICLKFreq+0x2d4>)
340134d2:	4293      	cmp	r3, r2
340134d4:	f000 8248 	beq.w	34013968 <RCCEx_GetSPICLKFreq+0x52c>
340134d8:	4a8d      	ldr	r2, [pc, #564]	@ (34013710 <RCCEx_GetSPICLKFreq+0x2d4>)
340134da:	4293      	cmp	r3, r2
340134dc:	f200 8265 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340134e0:	4a8c      	ldr	r2, [pc, #560]	@ (34013714 <RCCEx_GetSPICLKFreq+0x2d8>)
340134e2:	4293      	cmp	r3, r2
340134e4:	f000 8240 	beq.w	34013968 <RCCEx_GetSPICLKFreq+0x52c>
340134e8:	4a8a      	ldr	r2, [pc, #552]	@ (34013714 <RCCEx_GetSPICLKFreq+0x2d8>)
340134ea:	4293      	cmp	r3, r2
340134ec:	f200 825d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340134f0:	4a89      	ldr	r2, [pc, #548]	@ (34013718 <RCCEx_GetSPICLKFreq+0x2dc>)
340134f2:	4293      	cmp	r3, r2
340134f4:	f000 8238 	beq.w	34013968 <RCCEx_GetSPICLKFreq+0x52c>
340134f8:	4a87      	ldr	r2, [pc, #540]	@ (34013718 <RCCEx_GetSPICLKFreq+0x2dc>)
340134fa:	4293      	cmp	r3, r2
340134fc:	f200 8255 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013500:	4a86      	ldr	r2, [pc, #536]	@ (3401371c <RCCEx_GetSPICLKFreq+0x2e0>)
34013502:	4293      	cmp	r3, r2
34013504:	f000 8230 	beq.w	34013968 <RCCEx_GetSPICLKFreq+0x52c>
34013508:	4a84      	ldr	r2, [pc, #528]	@ (3401371c <RCCEx_GetSPICLKFreq+0x2e0>)
3401350a:	4293      	cmp	r3, r2
3401350c:	f200 824d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013510:	4a83      	ldr	r2, [pc, #524]	@ (34013720 <RCCEx_GetSPICLKFreq+0x2e4>)
34013512:	4293      	cmp	r3, r2
34013514:	f000 8236 	beq.w	34013984 <RCCEx_GetSPICLKFreq+0x548>
34013518:	4a81      	ldr	r2, [pc, #516]	@ (34013720 <RCCEx_GetSPICLKFreq+0x2e4>)
3401351a:	4293      	cmp	r3, r2
3401351c:	f200 8245 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013520:	4a80      	ldr	r2, [pc, #512]	@ (34013724 <RCCEx_GetSPICLKFreq+0x2e8>)
34013522:	4293      	cmp	r3, r2
34013524:	f000 822e 	beq.w	34013984 <RCCEx_GetSPICLKFreq+0x548>
34013528:	4a7e      	ldr	r2, [pc, #504]	@ (34013724 <RCCEx_GetSPICLKFreq+0x2e8>)
3401352a:	4293      	cmp	r3, r2
3401352c:	f200 823d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013530:	4a7d      	ldr	r2, [pc, #500]	@ (34013728 <RCCEx_GetSPICLKFreq+0x2ec>)
34013532:	4293      	cmp	r3, r2
34013534:	f000 8226 	beq.w	34013984 <RCCEx_GetSPICLKFreq+0x548>
34013538:	4a7b      	ldr	r2, [pc, #492]	@ (34013728 <RCCEx_GetSPICLKFreq+0x2ec>)
3401353a:	4293      	cmp	r3, r2
3401353c:	f200 8235 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013540:	4a7a      	ldr	r2, [pc, #488]	@ (3401372c <RCCEx_GetSPICLKFreq+0x2f0>)
34013542:	4293      	cmp	r3, r2
34013544:	f000 821e 	beq.w	34013984 <RCCEx_GetSPICLKFreq+0x548>
34013548:	4a78      	ldr	r2, [pc, #480]	@ (3401372c <RCCEx_GetSPICLKFreq+0x2f0>)
3401354a:	4293      	cmp	r3, r2
3401354c:	f200 822d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013550:	4a77      	ldr	r2, [pc, #476]	@ (34013730 <RCCEx_GetSPICLKFreq+0x2f4>)
34013552:	4293      	cmp	r3, r2
34013554:	f000 8216 	beq.w	34013984 <RCCEx_GetSPICLKFreq+0x548>
34013558:	4a75      	ldr	r2, [pc, #468]	@ (34013730 <RCCEx_GetSPICLKFreq+0x2f4>)
3401355a:	4293      	cmp	r3, r2
3401355c:	f200 8225 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013560:	4a74      	ldr	r2, [pc, #464]	@ (34013734 <RCCEx_GetSPICLKFreq+0x2f8>)
34013562:	4293      	cmp	r3, r2
34013564:	f000 820e 	beq.w	34013984 <RCCEx_GetSPICLKFreq+0x548>
34013568:	4a72      	ldr	r2, [pc, #456]	@ (34013734 <RCCEx_GetSPICLKFreq+0x2f8>)
3401356a:	4293      	cmp	r3, r2
3401356c:	f200 821d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013570:	4a71      	ldr	r2, [pc, #452]	@ (34013738 <RCCEx_GetSPICLKFreq+0x2fc>)
34013572:	4293      	cmp	r3, r2
34013574:	f000 8171 	beq.w	3401385a <RCCEx_GetSPICLKFreq+0x41e>
34013578:	4a6f      	ldr	r2, [pc, #444]	@ (34013738 <RCCEx_GetSPICLKFreq+0x2fc>)
3401357a:	4293      	cmp	r3, r2
3401357c:	f200 8215 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013580:	4a6e      	ldr	r2, [pc, #440]	@ (3401373c <RCCEx_GetSPICLKFreq+0x300>)
34013582:	4293      	cmp	r3, r2
34013584:	f000 81ad 	beq.w	340138e2 <RCCEx_GetSPICLKFreq+0x4a6>
34013588:	4a6c      	ldr	r2, [pc, #432]	@ (3401373c <RCCEx_GetSPICLKFreq+0x300>)
3401358a:	4293      	cmp	r3, r2
3401358c:	f200 820d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013590:	4a6b      	ldr	r2, [pc, #428]	@ (34013740 <RCCEx_GetSPICLKFreq+0x304>)
34013592:	4293      	cmp	r3, r2
34013594:	f000 81a5 	beq.w	340138e2 <RCCEx_GetSPICLKFreq+0x4a6>
34013598:	4a69      	ldr	r2, [pc, #420]	@ (34013740 <RCCEx_GetSPICLKFreq+0x304>)
3401359a:	4293      	cmp	r3, r2
3401359c:	f200 8205 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340135a0:	4a68      	ldr	r2, [pc, #416]	@ (34013744 <RCCEx_GetSPICLKFreq+0x308>)
340135a2:	4293      	cmp	r3, r2
340135a4:	f000 8159 	beq.w	3401385a <RCCEx_GetSPICLKFreq+0x41e>
340135a8:	4a66      	ldr	r2, [pc, #408]	@ (34013744 <RCCEx_GetSPICLKFreq+0x308>)
340135aa:	4293      	cmp	r3, r2
340135ac:	f200 81fd 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340135b0:	4a65      	ldr	r2, [pc, #404]	@ (34013748 <RCCEx_GetSPICLKFreq+0x30c>)
340135b2:	4293      	cmp	r3, r2
340135b4:	f000 8151 	beq.w	3401385a <RCCEx_GetSPICLKFreq+0x41e>
340135b8:	4a63      	ldr	r2, [pc, #396]	@ (34013748 <RCCEx_GetSPICLKFreq+0x30c>)
340135ba:	4293      	cmp	r3, r2
340135bc:	f200 81f5 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340135c0:	4a62      	ldr	r2, [pc, #392]	@ (3401374c <RCCEx_GetSPICLKFreq+0x310>)
340135c2:	4293      	cmp	r3, r2
340135c4:	f000 8149 	beq.w	3401385a <RCCEx_GetSPICLKFreq+0x41e>
340135c8:	4a60      	ldr	r2, [pc, #384]	@ (3401374c <RCCEx_GetSPICLKFreq+0x310>)
340135ca:	4293      	cmp	r3, r2
340135cc:	f200 81ed 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340135d0:	4a5f      	ldr	r2, [pc, #380]	@ (34013750 <RCCEx_GetSPICLKFreq+0x314>)
340135d2:	4293      	cmp	r3, r2
340135d4:	f000 80fd 	beq.w	340137d2 <RCCEx_GetSPICLKFreq+0x396>
340135d8:	4a5d      	ldr	r2, [pc, #372]	@ (34013750 <RCCEx_GetSPICLKFreq+0x314>)
340135da:	4293      	cmp	r3, r2
340135dc:	f200 81e5 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340135e0:	4a5c      	ldr	r2, [pc, #368]	@ (34013754 <RCCEx_GetSPICLKFreq+0x318>)
340135e2:	4293      	cmp	r3, r2
340135e4:	f000 8139 	beq.w	3401385a <RCCEx_GetSPICLKFreq+0x41e>
340135e8:	4a5a      	ldr	r2, [pc, #360]	@ (34013754 <RCCEx_GetSPICLKFreq+0x318>)
340135ea:	4293      	cmp	r3, r2
340135ec:	f200 81dd 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340135f0:	4a59      	ldr	r2, [pc, #356]	@ (34013758 <RCCEx_GetSPICLKFreq+0x31c>)
340135f2:	4293      	cmp	r3, r2
340135f4:	f000 8131 	beq.w	3401385a <RCCEx_GetSPICLKFreq+0x41e>
340135f8:	4a57      	ldr	r2, [pc, #348]	@ (34013758 <RCCEx_GetSPICLKFreq+0x31c>)
340135fa:	4293      	cmp	r3, r2
340135fc:	f200 81d5 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013600:	4a56      	ldr	r2, [pc, #344]	@ (3401375c <RCCEx_GetSPICLKFreq+0x320>)
34013602:	4293      	cmp	r3, r2
34013604:	f000 80e5 	beq.w	340137d2 <RCCEx_GetSPICLKFreq+0x396>
34013608:	4a54      	ldr	r2, [pc, #336]	@ (3401375c <RCCEx_GetSPICLKFreq+0x320>)
3401360a:	4293      	cmp	r3, r2
3401360c:	f200 81cd 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013610:	4a53      	ldr	r2, [pc, #332]	@ (34013760 <RCCEx_GetSPICLKFreq+0x324>)
34013612:	4293      	cmp	r3, r2
34013614:	f000 80dd 	beq.w	340137d2 <RCCEx_GetSPICLKFreq+0x396>
34013618:	4a51      	ldr	r2, [pc, #324]	@ (34013760 <RCCEx_GetSPICLKFreq+0x324>)
3401361a:	4293      	cmp	r3, r2
3401361c:	f200 81c5 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013620:	4a50      	ldr	r2, [pc, #320]	@ (34013764 <RCCEx_GetSPICLKFreq+0x328>)
34013622:	4293      	cmp	r3, r2
34013624:	f000 80d5 	beq.w	340137d2 <RCCEx_GetSPICLKFreq+0x396>
34013628:	4a4e      	ldr	r2, [pc, #312]	@ (34013764 <RCCEx_GetSPICLKFreq+0x328>)
3401362a:	4293      	cmp	r3, r2
3401362c:	f200 81bd 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013630:	4a4d      	ldr	r2, [pc, #308]	@ (34013768 <RCCEx_GetSPICLKFreq+0x32c>)
34013632:	4293      	cmp	r3, r2
34013634:	f000 80c8 	beq.w	340137c8 <RCCEx_GetSPICLKFreq+0x38c>
34013638:	4a4b      	ldr	r2, [pc, #300]	@ (34013768 <RCCEx_GetSPICLKFreq+0x32c>)
3401363a:	4293      	cmp	r3, r2
3401363c:	f200 81b5 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013640:	4a4a      	ldr	r2, [pc, #296]	@ (3401376c <RCCEx_GetSPICLKFreq+0x330>)
34013642:	4293      	cmp	r3, r2
34013644:	f000 80c0 	beq.w	340137c8 <RCCEx_GetSPICLKFreq+0x38c>
34013648:	4a48      	ldr	r2, [pc, #288]	@ (3401376c <RCCEx_GetSPICLKFreq+0x330>)
3401364a:	4293      	cmp	r3, r2
3401364c:	f200 81ad 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013650:	4a47      	ldr	r2, [pc, #284]	@ (34013770 <RCCEx_GetSPICLKFreq+0x334>)
34013652:	4293      	cmp	r3, r2
34013654:	f000 80b8 	beq.w	340137c8 <RCCEx_GetSPICLKFreq+0x38c>
34013658:	4a45      	ldr	r2, [pc, #276]	@ (34013770 <RCCEx_GetSPICLKFreq+0x334>)
3401365a:	4293      	cmp	r3, r2
3401365c:	f200 81a5 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013660:	4a44      	ldr	r2, [pc, #272]	@ (34013774 <RCCEx_GetSPICLKFreq+0x338>)
34013662:	4293      	cmp	r3, r2
34013664:	f000 80b0 	beq.w	340137c8 <RCCEx_GetSPICLKFreq+0x38c>
34013668:	4a42      	ldr	r2, [pc, #264]	@ (34013774 <RCCEx_GetSPICLKFreq+0x338>)
3401366a:	4293      	cmp	r3, r2
3401366c:	f200 819d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013670:	4a41      	ldr	r2, [pc, #260]	@ (34013778 <RCCEx_GetSPICLKFreq+0x33c>)
34013672:	4293      	cmp	r3, r2
34013674:	f000 80a8 	beq.w	340137c8 <RCCEx_GetSPICLKFreq+0x38c>
34013678:	4a3f      	ldr	r2, [pc, #252]	@ (34013778 <RCCEx_GetSPICLKFreq+0x33c>)
3401367a:	4293      	cmp	r3, r2
3401367c:	f200 8195 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013680:	4a3e      	ldr	r2, [pc, #248]	@ (3401377c <RCCEx_GetSPICLKFreq+0x340>)
34013682:	4293      	cmp	r3, r2
34013684:	f000 80a0 	beq.w	340137c8 <RCCEx_GetSPICLKFreq+0x38c>
34013688:	4a3c      	ldr	r2, [pc, #240]	@ (3401377c <RCCEx_GetSPICLKFreq+0x340>)
3401368a:	4293      	cmp	r3, r2
3401368c:	f200 818d 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
34013690:	4a3b      	ldr	r2, [pc, #236]	@ (34013780 <RCCEx_GetSPICLKFreq+0x344>)
34013692:	4293      	cmp	r3, r2
34013694:	f000 808c 	beq.w	340137b0 <RCCEx_GetSPICLKFreq+0x374>
34013698:	4a39      	ldr	r2, [pc, #228]	@ (34013780 <RCCEx_GetSPICLKFreq+0x344>)
3401369a:	4293      	cmp	r3, r2
3401369c:	f200 8185 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340136a0:	4a38      	ldr	r2, [pc, #224]	@ (34013784 <RCCEx_GetSPICLKFreq+0x348>)
340136a2:	4293      	cmp	r3, r2
340136a4:	d078      	beq.n	34013798 <RCCEx_GetSPICLKFreq+0x35c>
340136a6:	4a37      	ldr	r2, [pc, #220]	@ (34013784 <RCCEx_GetSPICLKFreq+0x348>)
340136a8:	4293      	cmp	r3, r2
340136aa:	f200 817e 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340136ae:	4a36      	ldr	r2, [pc, #216]	@ (34013788 <RCCEx_GetSPICLKFreq+0x34c>)
340136b0:	4293      	cmp	r3, r2
340136b2:	d071      	beq.n	34013798 <RCCEx_GetSPICLKFreq+0x35c>
340136b4:	4a34      	ldr	r2, [pc, #208]	@ (34013788 <RCCEx_GetSPICLKFreq+0x34c>)
340136b6:	4293      	cmp	r3, r2
340136b8:	f200 8177 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340136bc:	4a33      	ldr	r2, [pc, #204]	@ (3401378c <RCCEx_GetSPICLKFreq+0x350>)
340136be:	4293      	cmp	r3, r2
340136c0:	d00a      	beq.n	340136d8 <RCCEx_GetSPICLKFreq+0x29c>
340136c2:	4a32      	ldr	r2, [pc, #200]	@ (3401378c <RCCEx_GetSPICLKFreq+0x350>)
340136c4:	4293      	cmp	r3, r2
340136c6:	f200 8170 	bhi.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
340136ca:	4a31      	ldr	r2, [pc, #196]	@ (34013790 <RCCEx_GetSPICLKFreq+0x354>)
340136cc:	4293      	cmp	r3, r2
340136ce:	d063      	beq.n	34013798 <RCCEx_GetSPICLKFreq+0x35c>
340136d0:	4a30      	ldr	r2, [pc, #192]	@ (34013794 <RCCEx_GetSPICLKFreq+0x358>)
340136d2:	4293      	cmp	r3, r2
340136d4:	f040 8169 	bne.w	340139aa <RCCEx_GetSPICLKFreq+0x56e>
  {
    case LL_RCC_SPI2_CLKSOURCE_PCLK1:
    case LL_RCC_SPI3_CLKSOURCE_PCLK1:
      spi_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
340136d8:	f7f4 fae0 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
340136dc:	4603      	mov	r3, r0
340136de:	4618      	mov	r0, r3
340136e0:	f7fd fbd4 	bl	34010e8c <RCCEx_GetHCLKFreq>
340136e4:	4603      	mov	r3, r0
340136e6:	4618      	mov	r0, r3
340136e8:	f7fd fbe1 	bl	34010eae <RCCEx_GetPCLK1Freq>
340136ec:	60f8      	str	r0, [r7, #12]
      break;
340136ee:	e169      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>
340136f0:	07061820 	.word	0x07061820
340136f4:	07061420 	.word	0x07061420
340136f8:	07061020 	.word	0x07061020
340136fc:	07060c20 	.word	0x07060c20
34013700:	07060820 	.word	0x07060820
34013704:	07060420 	.word	0x07060420
34013708:	07051820 	.word	0x07051820
3401370c:	07051420 	.word	0x07051420
34013710:	07051020 	.word	0x07051020
34013714:	07050c20 	.word	0x07050c20
34013718:	07050820 	.word	0x07050820
3401371c:	07050420 	.word	0x07050420
34013720:	07041820 	.word	0x07041820
34013724:	07041420 	.word	0x07041420
34013728:	07041020 	.word	0x07041020
3401372c:	07040c20 	.word	0x07040c20
34013730:	07040820 	.word	0x07040820
34013734:	07040420 	.word	0x07040420
34013738:	07031820 	.word	0x07031820
3401373c:	07031420 	.word	0x07031420
34013740:	07031020 	.word	0x07031020
34013744:	07030c20 	.word	0x07030c20
34013748:	07030820 	.word	0x07030820
3401374c:	07030420 	.word	0x07030420
34013750:	07021820 	.word	0x07021820
34013754:	07021420 	.word	0x07021420
34013758:	07021020 	.word	0x07021020
3401375c:	07020c20 	.word	0x07020c20
34013760:	07020820 	.word	0x07020820
34013764:	07020420 	.word	0x07020420
34013768:	07011820 	.word	0x07011820
3401376c:	07011420 	.word	0x07011420
34013770:	07011020 	.word	0x07011020
34013774:	07010c20 	.word	0x07010c20
34013778:	07010820 	.word	0x07010820
3401377c:	07010420 	.word	0x07010420
34013780:	07001820 	.word	0x07001820
34013784:	07001420 	.word	0x07001420
34013788:	07001020 	.word	0x07001020
3401378c:	07000c20 	.word	0x07000c20
34013790:	07000420 	.word	0x07000420
34013794:	07000820 	.word	0x07000820

    case LL_RCC_SPI1_CLKSOURCE_PCLK2:
    case LL_RCC_SPI4_CLKSOURCE_PCLK2:
    case LL_RCC_SPI5_CLKSOURCE_PCLK2:
      spi_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34013798:	f7f4 fa80 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
3401379c:	4603      	mov	r3, r0
3401379e:	4618      	mov	r0, r3
340137a0:	f7fd fb74 	bl	34010e8c <RCCEx_GetHCLKFreq>
340137a4:	4603      	mov	r3, r0
340137a6:	4618      	mov	r0, r3
340137a8:	f7fd fb91 	bl	34010ece <RCCEx_GetPCLK2Freq>
340137ac:	60f8      	str	r0, [r7, #12]
      break;
340137ae:	e109      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI6_CLKSOURCE_PCLK4:
      spi_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
340137b0:	f7f4 fa74 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
340137b4:	4603      	mov	r3, r0
340137b6:	4618      	mov	r0, r3
340137b8:	f7fd fb68 	bl	34010e8c <RCCEx_GetHCLKFreq>
340137bc:	4603      	mov	r3, r0
340137be:	4618      	mov	r0, r3
340137c0:	f7fd fb96 	bl	34010ef0 <RCCEx_GetPCLK4Freq>
340137c4:	60f8      	str	r0, [r7, #12]
      break;
340137c6:	e0fd      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>
    case LL_RCC_SPI2_CLKSOURCE_CLKP:
    case LL_RCC_SPI3_CLKSOURCE_CLKP:
    case LL_RCC_SPI4_CLKSOURCE_CLKP:
    case LL_RCC_SPI5_CLKSOURCE_CLKP:
    case LL_RCC_SPI6_CLKSOURCE_CLKP:
      spi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340137c8:	2007      	movs	r0, #7
340137ca:	f7fd fe4b 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
340137ce:	60f8      	str	r0, [r7, #12]
      break;
340137d0:	e0f8      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI1_CLKSOURCE_IC8:
    case LL_RCC_SPI2_CLKSOURCE_IC8:
    case LL_RCC_SPI3_CLKSOURCE_IC8:
    case LL_RCC_SPI6_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
340137d2:	f7f5 fe45 	bl	34009460 <LL_RCC_IC8_IsEnabled>
340137d6:	4603      	mov	r3, r0
340137d8:	2b00      	cmp	r3, #0
340137da:	f000 80e8 	beq.w	340139ae <RCCEx_GetSPICLKFreq+0x572>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
340137de:	f7f5 fe61 	bl	340094a4 <LL_RCC_IC8_GetDivider>
340137e2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
340137e4:	f7f5 fe50 	bl	34009488 <LL_RCC_IC8_GetSource>
340137e8:	4603      	mov	r3, r0
340137ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340137ee:	d029      	beq.n	34013844 <RCCEx_GetSPICLKFreq+0x408>
340137f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340137f4:	d82f      	bhi.n	34013856 <RCCEx_GetSPICLKFreq+0x41a>
340137f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340137fa:	d01a      	beq.n	34013832 <RCCEx_GetSPICLKFreq+0x3f6>
340137fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013800:	d829      	bhi.n	34013856 <RCCEx_GetSPICLKFreq+0x41a>
34013802:	2b00      	cmp	r3, #0
34013804:	d003      	beq.n	3401380e <RCCEx_GetSPICLKFreq+0x3d2>
34013806:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401380a:	d009      	beq.n	34013820 <RCCEx_GetSPICLKFreq+0x3e4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3401380c:	e023      	b.n	34013856 <RCCEx_GetSPICLKFreq+0x41a>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401380e:	f7fd fa25 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34013812:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013814:	68fa      	ldr	r2, [r7, #12]
34013816:	68bb      	ldr	r3, [r7, #8]
34013818:	fbb2 f3f3 	udiv	r3, r2, r3
3401381c:	60fb      	str	r3, [r7, #12]
            break;
3401381e:	e01b      	b.n	34013858 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013820:	f7fd fa62 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34013824:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013826:	68fa      	ldr	r2, [r7, #12]
34013828:	68bb      	ldr	r3, [r7, #8]
3401382a:	fbb2 f3f3 	udiv	r3, r2, r3
3401382e:	60fb      	str	r3, [r7, #12]
            break;
34013830:	e012      	b.n	34013858 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013832:	f7fd fa9f 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34013836:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013838:	68fa      	ldr	r2, [r7, #12]
3401383a:	68bb      	ldr	r3, [r7, #8]
3401383c:	fbb2 f3f3 	udiv	r3, r2, r3
34013840:	60fb      	str	r3, [r7, #12]
            break;
34013842:	e009      	b.n	34013858 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013844:	f7fd fadc 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34013848:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3401384a:	68fa      	ldr	r2, [r7, #12]
3401384c:	68bb      	ldr	r3, [r7, #8]
3401384e:	fbb2 f3f3 	udiv	r3, r2, r3
34013852:	60fb      	str	r3, [r7, #12]
            break;
34013854:	e000      	b.n	34013858 <RCCEx_GetSPICLKFreq+0x41c>
            break;
34013856:	bf00      	nop
        }
      }
      break;
34013858:	e0a9      	b.n	340139ae <RCCEx_GetSPICLKFreq+0x572>
    case LL_RCC_SPI2_CLKSOURCE_IC9:
    case LL_RCC_SPI3_CLKSOURCE_IC9:
    case LL_RCC_SPI4_CLKSOURCE_IC9:
    case LL_RCC_SPI5_CLKSOURCE_IC9:
    case LL_RCC_SPI6_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3401385a:	f7f5 fe41 	bl	340094e0 <LL_RCC_IC9_IsEnabled>
3401385e:	4603      	mov	r3, r0
34013860:	2b00      	cmp	r3, #0
34013862:	f000 80a6 	beq.w	340139b2 <RCCEx_GetSPICLKFreq+0x576>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
34013866:	f7f5 fe5d 	bl	34009524 <LL_RCC_IC9_GetDivider>
3401386a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3401386c:	f7f5 fe4c 	bl	34009508 <LL_RCC_IC9_GetSource>
34013870:	4603      	mov	r3, r0
34013872:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013876:	d029      	beq.n	340138cc <RCCEx_GetSPICLKFreq+0x490>
34013878:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401387c:	d82f      	bhi.n	340138de <RCCEx_GetSPICLKFreq+0x4a2>
3401387e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013882:	d01a      	beq.n	340138ba <RCCEx_GetSPICLKFreq+0x47e>
34013884:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013888:	d829      	bhi.n	340138de <RCCEx_GetSPICLKFreq+0x4a2>
3401388a:	2b00      	cmp	r3, #0
3401388c:	d003      	beq.n	34013896 <RCCEx_GetSPICLKFreq+0x45a>
3401388e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013892:	d009      	beq.n	340138a8 <RCCEx_GetSPICLKFreq+0x46c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34013894:	e023      	b.n	340138de <RCCEx_GetSPICLKFreq+0x4a2>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013896:	f7fd f9e1 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
3401389a:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3401389c:	68fa      	ldr	r2, [r7, #12]
3401389e:	68bb      	ldr	r3, [r7, #8]
340138a0:	fbb2 f3f3 	udiv	r3, r2, r3
340138a4:	60fb      	str	r3, [r7, #12]
            break;
340138a6:	e01b      	b.n	340138e0 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340138a8:	f7fd fa1e 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340138ac:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
340138ae:	68fa      	ldr	r2, [r7, #12]
340138b0:	68bb      	ldr	r3, [r7, #8]
340138b2:	fbb2 f3f3 	udiv	r3, r2, r3
340138b6:	60fb      	str	r3, [r7, #12]
            break;
340138b8:	e012      	b.n	340138e0 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340138ba:	f7fd fa5b 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
340138be:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
340138c0:	68fa      	ldr	r2, [r7, #12]
340138c2:	68bb      	ldr	r3, [r7, #8]
340138c4:	fbb2 f3f3 	udiv	r3, r2, r3
340138c8:	60fb      	str	r3, [r7, #12]
            break;
340138ca:	e009      	b.n	340138e0 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340138cc:	f7fd fa98 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
340138d0:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
340138d2:	68fa      	ldr	r2, [r7, #12]
340138d4:	68bb      	ldr	r3, [r7, #8]
340138d6:	fbb2 f3f3 	udiv	r3, r2, r3
340138da:	60fb      	str	r3, [r7, #12]
            break;
340138dc:	e000      	b.n	340138e0 <RCCEx_GetSPICLKFreq+0x4a4>
            break;
340138de:	bf00      	nop
        }
      }
      break;
340138e0:	e067      	b.n	340139b2 <RCCEx_GetSPICLKFreq+0x576>

    case LL_RCC_SPI4_CLKSOURCE_IC14:
    case LL_RCC_SPI5_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
340138e2:	f7f5 fefd 	bl	340096e0 <LL_RCC_IC14_IsEnabled>
340138e6:	4603      	mov	r3, r0
340138e8:	2b00      	cmp	r3, #0
340138ea:	d064      	beq.n	340139b6 <RCCEx_GetSPICLKFreq+0x57a>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
340138ec:	f7f5 ff1a 	bl	34009724 <LL_RCC_IC14_GetDivider>
340138f0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
340138f2:	f7f5 ff09 	bl	34009708 <LL_RCC_IC14_GetSource>
340138f6:	4603      	mov	r3, r0
340138f8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340138fc:	d029      	beq.n	34013952 <RCCEx_GetSPICLKFreq+0x516>
340138fe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013902:	d82f      	bhi.n	34013964 <RCCEx_GetSPICLKFreq+0x528>
34013904:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013908:	d01a      	beq.n	34013940 <RCCEx_GetSPICLKFreq+0x504>
3401390a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401390e:	d829      	bhi.n	34013964 <RCCEx_GetSPICLKFreq+0x528>
34013910:	2b00      	cmp	r3, #0
34013912:	d003      	beq.n	3401391c <RCCEx_GetSPICLKFreq+0x4e0>
34013914:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013918:	d009      	beq.n	3401392e <RCCEx_GetSPICLKFreq+0x4f2>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3401391a:	e023      	b.n	34013964 <RCCEx_GetSPICLKFreq+0x528>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401391c:	f7fd f99e 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34013920:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013922:	68fa      	ldr	r2, [r7, #12]
34013924:	68bb      	ldr	r3, [r7, #8]
34013926:	fbb2 f3f3 	udiv	r3, r2, r3
3401392a:	60fb      	str	r3, [r7, #12]
            break;
3401392c:	e01b      	b.n	34013966 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401392e:	f7fd f9db 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34013932:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013934:	68fa      	ldr	r2, [r7, #12]
34013936:	68bb      	ldr	r3, [r7, #8]
34013938:	fbb2 f3f3 	udiv	r3, r2, r3
3401393c:	60fb      	str	r3, [r7, #12]
            break;
3401393e:	e012      	b.n	34013966 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013940:	f7fd fa18 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34013944:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013946:	68fa      	ldr	r2, [r7, #12]
34013948:	68bb      	ldr	r3, [r7, #8]
3401394a:	fbb2 f3f3 	udiv	r3, r2, r3
3401394e:	60fb      	str	r3, [r7, #12]
            break;
34013950:	e009      	b.n	34013966 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013952:	f7fd fa55 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34013956:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
34013958:	68fa      	ldr	r2, [r7, #12]
3401395a:	68bb      	ldr	r3, [r7, #8]
3401395c:	fbb2 f3f3 	udiv	r3, r2, r3
34013960:	60fb      	str	r3, [r7, #12]
            break;
34013962:	e000      	b.n	34013966 <RCCEx_GetSPICLKFreq+0x52a>
            break;
34013964:	bf00      	nop
        }
      }
      break;
34013966:	e026      	b.n	340139b6 <RCCEx_GetSPICLKFreq+0x57a>
    case LL_RCC_SPI2_CLKSOURCE_HSI:
    case LL_RCC_SPI3_CLKSOURCE_HSI:
    case LL_RCC_SPI4_CLKSOURCE_HSI:
    case LL_RCC_SPI5_CLKSOURCE_HSI:
    case LL_RCC_SPI6_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34013968:	f7f4 fd96 	bl	34008498 <LL_RCC_HSI_IsReady>
3401396c:	4603      	mov	r3, r0
3401396e:	2b00      	cmp	r3, #0
34013970:	d023      	beq.n	340139ba <RCCEx_GetSPICLKFreq+0x57e>
      {
        spi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34013972:	f7f4 fda3 	bl	340084bc <LL_RCC_HSI_GetDivider>
34013976:	4603      	mov	r3, r0
34013978:	09db      	lsrs	r3, r3, #7
3401397a:	4a15      	ldr	r2, [pc, #84]	@ (340139d0 <RCCEx_GetSPICLKFreq+0x594>)
3401397c:	fa22 f303 	lsr.w	r3, r2, r3
34013980:	60fb      	str	r3, [r7, #12]
      }
      break;
34013982:	e01a      	b.n	340139ba <RCCEx_GetSPICLKFreq+0x57e>
    case LL_RCC_SPI2_CLKSOURCE_MSI:
    case LL_RCC_SPI3_CLKSOURCE_MSI:
    case LL_RCC_SPI4_CLKSOURCE_MSI:
    case LL_RCC_SPI5_CLKSOURCE_MSI:
    case LL_RCC_SPI6_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34013984:	f7f4 fda8 	bl	340084d8 <LL_RCC_MSI_IsReady>
34013988:	4603      	mov	r3, r0
3401398a:	2b00      	cmp	r3, #0
3401398c:	d017      	beq.n	340139be <RCCEx_GetSPICLKFreq+0x582>
      {
        spi_frequency = MSI_VALUE;
3401398e:	4b11      	ldr	r3, [pc, #68]	@ (340139d4 <RCCEx_GetSPICLKFreq+0x598>)
34013990:	60fb      	str	r3, [r7, #12]
      }
      break;
34013992:	e014      	b.n	340139be <RCCEx_GetSPICLKFreq+0x582>

    case LL_RCC_SPI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI2_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI3_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI6_CLKSOURCE_I2S_CKIN:
      spi_frequency = EXTERNAL_CLOCK_VALUE;
34013994:	4b10      	ldr	r3, [pc, #64]	@ (340139d8 <RCCEx_GetSPICLKFreq+0x59c>)
34013996:	60fb      	str	r3, [r7, #12]
      break;
34013998:	e014      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI4_CLKSOURCE_HSE:
    case LL_RCC_SPI5_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
3401399a:	f7f4 fd6b 	bl	34008474 <LL_RCC_HSE_IsReady>
3401399e:	4603      	mov	r3, r0
340139a0:	2b00      	cmp	r3, #0
340139a2:	d00e      	beq.n	340139c2 <RCCEx_GetSPICLKFreq+0x586>
      {
        spi_frequency = HSE_VALUE;
340139a4:	4b0d      	ldr	r3, [pc, #52]	@ (340139dc <RCCEx_GetSPICLKFreq+0x5a0>)
340139a6:	60fb      	str	r3, [r7, #12]
      }
      break;
340139a8:	e00b      	b.n	340139c2 <RCCEx_GetSPICLKFreq+0x586>

    default:
      /* Unexpected case */
      break;
340139aa:	bf00      	nop
340139ac:	e00a      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>
      break;
340139ae:	bf00      	nop
340139b0:	e008      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>
      break;
340139b2:	bf00      	nop
340139b4:	e006      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>
      break;
340139b6:	bf00      	nop
340139b8:	e004      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>
      break;
340139ba:	bf00      	nop
340139bc:	e002      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>
      break;
340139be:	bf00      	nop
340139c0:	e000      	b.n	340139c4 <RCCEx_GetSPICLKFreq+0x588>
      break;
340139c2:	bf00      	nop
  }

  return spi_frequency;
340139c4:	68fb      	ldr	r3, [r7, #12]
}
340139c6:	4618      	mov	r0, r3
340139c8:	3710      	adds	r7, #16
340139ca:	46bd      	mov	sp, r7
340139cc:	bd80      	pop	{r7, pc}
340139ce:	bf00      	nop
340139d0:	03d09000 	.word	0x03d09000
340139d4:	003d0900 	.word	0x003d0900
340139d8:	00bb8000 	.word	0x00bb8000
340139dc:	02dc6c00 	.word	0x02dc6c00

340139e0 <RCCEx_GetUARTCLKFreq>:
  *         @arg @ref RCCEx_UART9_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUARTCLKFreq(uint32_t UARTxSource)
{
340139e0:	b580      	push	{r7, lr}
340139e2:	b084      	sub	sp, #16
340139e4:	af00      	add	r7, sp, #0
340139e6:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = RCC_PERIPH_FREQUENCY_NO;
340139e8:	2300      	movs	r3, #0
340139ea:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUARTClockSource(UARTxSource))
340139ec:	6878      	ldr	r0, [r7, #4]
340139ee:	f7f5 f947 	bl	34008c80 <LL_RCC_GetUARTClockSource>
340139f2:	4603      	mov	r3, r0
340139f4:	4aa2      	ldr	r2, [pc, #648]	@ (34013c80 <RCCEx_GetUARTCLKFreq+0x2a0>)
340139f6:	4293      	cmp	r3, r2
340139f8:	f000 81e8 	beq.w	34013dcc <RCCEx_GetUARTCLKFreq+0x3ec>
340139fc:	4aa0      	ldr	r2, [pc, #640]	@ (34013c80 <RCCEx_GetUARTCLKFreq+0x2a0>)
340139fe:	4293      	cmp	r3, r2
34013a00:	f200 8203 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013a04:	4a9f      	ldr	r2, [pc, #636]	@ (34013c84 <RCCEx_GetUARTCLKFreq+0x2a4>)
34013a06:	4293      	cmp	r3, r2
34013a08:	f000 81e0 	beq.w	34013dcc <RCCEx_GetUARTCLKFreq+0x3ec>
34013a0c:	4a9d      	ldr	r2, [pc, #628]	@ (34013c84 <RCCEx_GetUARTCLKFreq+0x2a4>)
34013a0e:	4293      	cmp	r3, r2
34013a10:	f200 81fb 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013a14:	4a9c      	ldr	r2, [pc, #624]	@ (34013c88 <RCCEx_GetUARTCLKFreq+0x2a8>)
34013a16:	4293      	cmp	r3, r2
34013a18:	f000 81d8 	beq.w	34013dcc <RCCEx_GetUARTCLKFreq+0x3ec>
34013a1c:	4a9a      	ldr	r2, [pc, #616]	@ (34013c88 <RCCEx_GetUARTCLKFreq+0x2a8>)
34013a1e:	4293      	cmp	r3, r2
34013a20:	f200 81f3 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013a24:	4a99      	ldr	r2, [pc, #612]	@ (34013c8c <RCCEx_GetUARTCLKFreq+0x2ac>)
34013a26:	4293      	cmp	r3, r2
34013a28:	f000 81d0 	beq.w	34013dcc <RCCEx_GetUARTCLKFreq+0x3ec>
34013a2c:	4a97      	ldr	r2, [pc, #604]	@ (34013c8c <RCCEx_GetUARTCLKFreq+0x2ac>)
34013a2e:	4293      	cmp	r3, r2
34013a30:	f200 81eb 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013a34:	4a96      	ldr	r2, [pc, #600]	@ (34013c90 <RCCEx_GetUARTCLKFreq+0x2b0>)
34013a36:	4293      	cmp	r3, r2
34013a38:	f000 81c8 	beq.w	34013dcc <RCCEx_GetUARTCLKFreq+0x3ec>
34013a3c:	4a94      	ldr	r2, [pc, #592]	@ (34013c90 <RCCEx_GetUARTCLKFreq+0x2b0>)
34013a3e:	4293      	cmp	r3, r2
34013a40:	f200 81e3 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013a44:	4a93      	ldr	r2, [pc, #588]	@ (34013c94 <RCCEx_GetUARTCLKFreq+0x2b4>)
34013a46:	4293      	cmp	r3, r2
34013a48:	f000 81ce 	beq.w	34013de8 <RCCEx_GetUARTCLKFreq+0x408>
34013a4c:	4a91      	ldr	r2, [pc, #580]	@ (34013c94 <RCCEx_GetUARTCLKFreq+0x2b4>)
34013a4e:	4293      	cmp	r3, r2
34013a50:	f200 81db 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013a54:	4a90      	ldr	r2, [pc, #576]	@ (34013c98 <RCCEx_GetUARTCLKFreq+0x2b8>)
34013a56:	4293      	cmp	r3, r2
34013a58:	f000 81c6 	beq.w	34013de8 <RCCEx_GetUARTCLKFreq+0x408>
34013a5c:	4a8e      	ldr	r2, [pc, #568]	@ (34013c98 <RCCEx_GetUARTCLKFreq+0x2b8>)
34013a5e:	4293      	cmp	r3, r2
34013a60:	f200 81d3 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013a64:	4a8d      	ldr	r2, [pc, #564]	@ (34013c9c <RCCEx_GetUARTCLKFreq+0x2bc>)
34013a66:	4293      	cmp	r3, r2
34013a68:	f000 81be 	beq.w	34013de8 <RCCEx_GetUARTCLKFreq+0x408>
34013a6c:	4a8b      	ldr	r2, [pc, #556]	@ (34013c9c <RCCEx_GetUARTCLKFreq+0x2bc>)
34013a6e:	4293      	cmp	r3, r2
34013a70:	f200 81cb 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013a74:	4a8a      	ldr	r2, [pc, #552]	@ (34013ca0 <RCCEx_GetUARTCLKFreq+0x2c0>)
34013a76:	4293      	cmp	r3, r2
34013a78:	f000 81b6 	beq.w	34013de8 <RCCEx_GetUARTCLKFreq+0x408>
34013a7c:	4a88      	ldr	r2, [pc, #544]	@ (34013ca0 <RCCEx_GetUARTCLKFreq+0x2c0>)
34013a7e:	4293      	cmp	r3, r2
34013a80:	f200 81c3 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013a84:	4a87      	ldr	r2, [pc, #540]	@ (34013ca4 <RCCEx_GetUARTCLKFreq+0x2c4>)
34013a86:	4293      	cmp	r3, r2
34013a88:	f000 81ae 	beq.w	34013de8 <RCCEx_GetUARTCLKFreq+0x408>
34013a8c:	4a85      	ldr	r2, [pc, #532]	@ (34013ca4 <RCCEx_GetUARTCLKFreq+0x2c4>)
34013a8e:	4293      	cmp	r3, r2
34013a90:	f200 81bb 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013a94:	4a84      	ldr	r2, [pc, #528]	@ (34013ca8 <RCCEx_GetUARTCLKFreq+0x2c8>)
34013a96:	4293      	cmp	r3, r2
34013a98:	f000 81ae 	beq.w	34013df8 <RCCEx_GetUARTCLKFreq+0x418>
34013a9c:	4a82      	ldr	r2, [pc, #520]	@ (34013ca8 <RCCEx_GetUARTCLKFreq+0x2c8>)
34013a9e:	4293      	cmp	r3, r2
34013aa0:	f200 81b3 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013aa4:	4a81      	ldr	r2, [pc, #516]	@ (34013cac <RCCEx_GetUARTCLKFreq+0x2cc>)
34013aa6:	4293      	cmp	r3, r2
34013aa8:	f000 81a6 	beq.w	34013df8 <RCCEx_GetUARTCLKFreq+0x418>
34013aac:	4a7f      	ldr	r2, [pc, #508]	@ (34013cac <RCCEx_GetUARTCLKFreq+0x2cc>)
34013aae:	4293      	cmp	r3, r2
34013ab0:	f200 81ab 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013ab4:	4a7e      	ldr	r2, [pc, #504]	@ (34013cb0 <RCCEx_GetUARTCLKFreq+0x2d0>)
34013ab6:	4293      	cmp	r3, r2
34013ab8:	f000 819e 	beq.w	34013df8 <RCCEx_GetUARTCLKFreq+0x418>
34013abc:	4a7c      	ldr	r2, [pc, #496]	@ (34013cb0 <RCCEx_GetUARTCLKFreq+0x2d0>)
34013abe:	4293      	cmp	r3, r2
34013ac0:	f200 81a3 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013ac4:	4a7b      	ldr	r2, [pc, #492]	@ (34013cb4 <RCCEx_GetUARTCLKFreq+0x2d4>)
34013ac6:	4293      	cmp	r3, r2
34013ac8:	f000 8196 	beq.w	34013df8 <RCCEx_GetUARTCLKFreq+0x418>
34013acc:	4a79      	ldr	r2, [pc, #484]	@ (34013cb4 <RCCEx_GetUARTCLKFreq+0x2d4>)
34013ace:	4293      	cmp	r3, r2
34013ad0:	f200 819b 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013ad4:	4a78      	ldr	r2, [pc, #480]	@ (34013cb8 <RCCEx_GetUARTCLKFreq+0x2d8>)
34013ad6:	4293      	cmp	r3, r2
34013ad8:	f000 818e 	beq.w	34013df8 <RCCEx_GetUARTCLKFreq+0x418>
34013adc:	4a76      	ldr	r2, [pc, #472]	@ (34013cb8 <RCCEx_GetUARTCLKFreq+0x2d8>)
34013ade:	4293      	cmp	r3, r2
34013ae0:	f200 8193 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013ae4:	4a75      	ldr	r2, [pc, #468]	@ (34013cbc <RCCEx_GetUARTCLKFreq+0x2dc>)
34013ae6:	4293      	cmp	r3, r2
34013ae8:	f000 812d 	beq.w	34013d46 <RCCEx_GetUARTCLKFreq+0x366>
34013aec:	4a73      	ldr	r2, [pc, #460]	@ (34013cbc <RCCEx_GetUARTCLKFreq+0x2dc>)
34013aee:	4293      	cmp	r3, r2
34013af0:	f200 818b 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013af4:	4a72      	ldr	r2, [pc, #456]	@ (34013cc0 <RCCEx_GetUARTCLKFreq+0x2e0>)
34013af6:	4293      	cmp	r3, r2
34013af8:	f000 8125 	beq.w	34013d46 <RCCEx_GetUARTCLKFreq+0x366>
34013afc:	4a70      	ldr	r2, [pc, #448]	@ (34013cc0 <RCCEx_GetUARTCLKFreq+0x2e0>)
34013afe:	4293      	cmp	r3, r2
34013b00:	f200 8183 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b04:	4a6f      	ldr	r2, [pc, #444]	@ (34013cc4 <RCCEx_GetUARTCLKFreq+0x2e4>)
34013b06:	4293      	cmp	r3, r2
34013b08:	f000 811d 	beq.w	34013d46 <RCCEx_GetUARTCLKFreq+0x366>
34013b0c:	4a6d      	ldr	r2, [pc, #436]	@ (34013cc4 <RCCEx_GetUARTCLKFreq+0x2e4>)
34013b0e:	4293      	cmp	r3, r2
34013b10:	f200 817b 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b14:	4a6c      	ldr	r2, [pc, #432]	@ (34013cc8 <RCCEx_GetUARTCLKFreq+0x2e8>)
34013b16:	4293      	cmp	r3, r2
34013b18:	f000 8115 	beq.w	34013d46 <RCCEx_GetUARTCLKFreq+0x366>
34013b1c:	4a6a      	ldr	r2, [pc, #424]	@ (34013cc8 <RCCEx_GetUARTCLKFreq+0x2e8>)
34013b1e:	4293      	cmp	r3, r2
34013b20:	f200 8173 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b24:	4a69      	ldr	r2, [pc, #420]	@ (34013ccc <RCCEx_GetUARTCLKFreq+0x2ec>)
34013b26:	4293      	cmp	r3, r2
34013b28:	f000 810d 	beq.w	34013d46 <RCCEx_GetUARTCLKFreq+0x366>
34013b2c:	4a67      	ldr	r2, [pc, #412]	@ (34013ccc <RCCEx_GetUARTCLKFreq+0x2ec>)
34013b2e:	4293      	cmp	r3, r2
34013b30:	f200 816b 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b34:	4a66      	ldr	r2, [pc, #408]	@ (34013cd0 <RCCEx_GetUARTCLKFreq+0x2f0>)
34013b36:	4293      	cmp	r3, r2
34013b38:	d07b      	beq.n	34013c32 <RCCEx_GetUARTCLKFreq+0x252>
34013b3a:	4a65      	ldr	r2, [pc, #404]	@ (34013cd0 <RCCEx_GetUARTCLKFreq+0x2f0>)
34013b3c:	4293      	cmp	r3, r2
34013b3e:	f200 8164 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b42:	4a64      	ldr	r2, [pc, #400]	@ (34013cd4 <RCCEx_GetUARTCLKFreq+0x2f4>)
34013b44:	4293      	cmp	r3, r2
34013b46:	d074      	beq.n	34013c32 <RCCEx_GetUARTCLKFreq+0x252>
34013b48:	4a62      	ldr	r2, [pc, #392]	@ (34013cd4 <RCCEx_GetUARTCLKFreq+0x2f4>)
34013b4a:	4293      	cmp	r3, r2
34013b4c:	f200 815d 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b50:	4a61      	ldr	r2, [pc, #388]	@ (34013cd8 <RCCEx_GetUARTCLKFreq+0x2f8>)
34013b52:	4293      	cmp	r3, r2
34013b54:	d06d      	beq.n	34013c32 <RCCEx_GetUARTCLKFreq+0x252>
34013b56:	4a60      	ldr	r2, [pc, #384]	@ (34013cd8 <RCCEx_GetUARTCLKFreq+0x2f8>)
34013b58:	4293      	cmp	r3, r2
34013b5a:	f200 8156 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b5e:	4a5f      	ldr	r2, [pc, #380]	@ (34013cdc <RCCEx_GetUARTCLKFreq+0x2fc>)
34013b60:	4293      	cmp	r3, r2
34013b62:	d066      	beq.n	34013c32 <RCCEx_GetUARTCLKFreq+0x252>
34013b64:	4a5d      	ldr	r2, [pc, #372]	@ (34013cdc <RCCEx_GetUARTCLKFreq+0x2fc>)
34013b66:	4293      	cmp	r3, r2
34013b68:	f200 814f 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b6c:	4a5c      	ldr	r2, [pc, #368]	@ (34013ce0 <RCCEx_GetUARTCLKFreq+0x300>)
34013b6e:	4293      	cmp	r3, r2
34013b70:	d05f      	beq.n	34013c32 <RCCEx_GetUARTCLKFreq+0x252>
34013b72:	4a5b      	ldr	r2, [pc, #364]	@ (34013ce0 <RCCEx_GetUARTCLKFreq+0x300>)
34013b74:	4293      	cmp	r3, r2
34013b76:	f200 8148 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b7a:	4a5a      	ldr	r2, [pc, #360]	@ (34013ce4 <RCCEx_GetUARTCLKFreq+0x304>)
34013b7c:	4293      	cmp	r3, r2
34013b7e:	d053      	beq.n	34013c28 <RCCEx_GetUARTCLKFreq+0x248>
34013b80:	4a58      	ldr	r2, [pc, #352]	@ (34013ce4 <RCCEx_GetUARTCLKFreq+0x304>)
34013b82:	4293      	cmp	r3, r2
34013b84:	f200 8141 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b88:	4a57      	ldr	r2, [pc, #348]	@ (34013ce8 <RCCEx_GetUARTCLKFreq+0x308>)
34013b8a:	4293      	cmp	r3, r2
34013b8c:	d04c      	beq.n	34013c28 <RCCEx_GetUARTCLKFreq+0x248>
34013b8e:	4a56      	ldr	r2, [pc, #344]	@ (34013ce8 <RCCEx_GetUARTCLKFreq+0x308>)
34013b90:	4293      	cmp	r3, r2
34013b92:	f200 813a 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013b96:	4a55      	ldr	r2, [pc, #340]	@ (34013cec <RCCEx_GetUARTCLKFreq+0x30c>)
34013b98:	4293      	cmp	r3, r2
34013b9a:	d045      	beq.n	34013c28 <RCCEx_GetUARTCLKFreq+0x248>
34013b9c:	4a53      	ldr	r2, [pc, #332]	@ (34013cec <RCCEx_GetUARTCLKFreq+0x30c>)
34013b9e:	4293      	cmp	r3, r2
34013ba0:	f200 8133 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013ba4:	4a52      	ldr	r2, [pc, #328]	@ (34013cf0 <RCCEx_GetUARTCLKFreq+0x310>)
34013ba6:	4293      	cmp	r3, r2
34013ba8:	d03e      	beq.n	34013c28 <RCCEx_GetUARTCLKFreq+0x248>
34013baa:	4a51      	ldr	r2, [pc, #324]	@ (34013cf0 <RCCEx_GetUARTCLKFreq+0x310>)
34013bac:	4293      	cmp	r3, r2
34013bae:	f200 812c 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013bb2:	4a50      	ldr	r2, [pc, #320]	@ (34013cf4 <RCCEx_GetUARTCLKFreq+0x314>)
34013bb4:	4293      	cmp	r3, r2
34013bb6:	d037      	beq.n	34013c28 <RCCEx_GetUARTCLKFreq+0x248>
34013bb8:	4a4e      	ldr	r2, [pc, #312]	@ (34013cf4 <RCCEx_GetUARTCLKFreq+0x314>)
34013bba:	4293      	cmp	r3, r2
34013bbc:	f200 8125 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013bc0:	4a4d      	ldr	r2, [pc, #308]	@ (34013cf8 <RCCEx_GetUARTCLKFreq+0x318>)
34013bc2:	4293      	cmp	r3, r2
34013bc4:	d018      	beq.n	34013bf8 <RCCEx_GetUARTCLKFreq+0x218>
34013bc6:	4a4c      	ldr	r2, [pc, #304]	@ (34013cf8 <RCCEx_GetUARTCLKFreq+0x318>)
34013bc8:	4293      	cmp	r3, r2
34013bca:	f200 811e 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013bce:	4a4b      	ldr	r2, [pc, #300]	@ (34013cfc <RCCEx_GetUARTCLKFreq+0x31c>)
34013bd0:	4293      	cmp	r3, r2
34013bd2:	d011      	beq.n	34013bf8 <RCCEx_GetUARTCLKFreq+0x218>
34013bd4:	4a49      	ldr	r2, [pc, #292]	@ (34013cfc <RCCEx_GetUARTCLKFreq+0x31c>)
34013bd6:	4293      	cmp	r3, r2
34013bd8:	f200 8117 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013bdc:	4a48      	ldr	r2, [pc, #288]	@ (34013d00 <RCCEx_GetUARTCLKFreq+0x320>)
34013bde:	4293      	cmp	r3, r2
34013be0:	d00a      	beq.n	34013bf8 <RCCEx_GetUARTCLKFreq+0x218>
34013be2:	4a47      	ldr	r2, [pc, #284]	@ (34013d00 <RCCEx_GetUARTCLKFreq+0x320>)
34013be4:	4293      	cmp	r3, r2
34013be6:	f200 8110 	bhi.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
34013bea:	4a46      	ldr	r2, [pc, #280]	@ (34013d04 <RCCEx_GetUARTCLKFreq+0x324>)
34013bec:	4293      	cmp	r3, r2
34013bee:	d00f      	beq.n	34013c10 <RCCEx_GetUARTCLKFreq+0x230>
34013bf0:	4a45      	ldr	r2, [pc, #276]	@ (34013d08 <RCCEx_GetUARTCLKFreq+0x328>)
34013bf2:	4293      	cmp	r3, r2
34013bf4:	f040 8109 	bne.w	34013e0a <RCCEx_GetUARTCLKFreq+0x42a>
  {
    case LL_RCC_UART4_CLKSOURCE_PCLK1:
    case LL_RCC_UART5_CLKSOURCE_PCLK1:
    case LL_RCC_UART7_CLKSOURCE_PCLK1:
    case LL_RCC_UART8_CLKSOURCE_PCLK1:
      uart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34013bf8:	f7f4 f850 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34013bfc:	4603      	mov	r3, r0
34013bfe:	4618      	mov	r0, r3
34013c00:	f7fd f944 	bl	34010e8c <RCCEx_GetHCLKFreq>
34013c04:	4603      	mov	r3, r0
34013c06:	4618      	mov	r0, r3
34013c08:	f7fd f951 	bl	34010eae <RCCEx_GetPCLK1Freq>
34013c0c:	60f8      	str	r0, [r7, #12]
      break;
34013c0e:	e107      	b.n	34013e20 <RCCEx_GetUARTCLKFreq+0x440>

    case LL_RCC_UART9_CLKSOURCE_PCLK2:
      uart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34013c10:	f7f4 f844 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34013c14:	4603      	mov	r3, r0
34013c16:	4618      	mov	r0, r3
34013c18:	f7fd f938 	bl	34010e8c <RCCEx_GetHCLKFreq>
34013c1c:	4603      	mov	r3, r0
34013c1e:	4618      	mov	r0, r3
34013c20:	f7fd f955 	bl	34010ece <RCCEx_GetPCLK2Freq>
34013c24:	60f8      	str	r0, [r7, #12]
      break;
34013c26:	e0fb      	b.n	34013e20 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_CLKP:
    case LL_RCC_UART5_CLKSOURCE_CLKP:
    case LL_RCC_UART7_CLKSOURCE_CLKP:
    case LL_RCC_UART8_CLKSOURCE_CLKP:
    case LL_RCC_UART9_CLKSOURCE_CLKP:
      uart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34013c28:	2007      	movs	r0, #7
34013c2a:	f7fd fc1b 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
34013c2e:	60f8      	str	r0, [r7, #12]
      break;
34013c30:	e0f6      	b.n	34013e20 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_IC9:
    case LL_RCC_UART5_CLKSOURCE_IC9:
    case LL_RCC_UART7_CLKSOURCE_IC9:
    case LL_RCC_UART8_CLKSOURCE_IC9:
    case LL_RCC_UART9_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
34013c32:	f7f5 fc55 	bl	340094e0 <LL_RCC_IC9_IsEnabled>
34013c36:	4603      	mov	r3, r0
34013c38:	2b00      	cmp	r3, #0
34013c3a:	f000 80e8 	beq.w	34013e0e <RCCEx_GetUARTCLKFreq+0x42e>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
34013c3e:	f7f5 fc71 	bl	34009524 <LL_RCC_IC9_GetDivider>
34013c42:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
34013c44:	f7f5 fc60 	bl	34009508 <LL_RCC_IC9_GetSource>
34013c48:	4603      	mov	r3, r0
34013c4a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013c4e:	d06f      	beq.n	34013d30 <RCCEx_GetUARTCLKFreq+0x350>
34013c50:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013c54:	d875      	bhi.n	34013d42 <RCCEx_GetUARTCLKFreq+0x362>
34013c56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013c5a:	d060      	beq.n	34013d1e <RCCEx_GetUARTCLKFreq+0x33e>
34013c5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013c60:	d86f      	bhi.n	34013d42 <RCCEx_GetUARTCLKFreq+0x362>
34013c62:	2b00      	cmp	r3, #0
34013c64:	d003      	beq.n	34013c6e <RCCEx_GetUARTCLKFreq+0x28e>
34013c66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013c6a:	d04f      	beq.n	34013d0c <RCCEx_GetUARTCLKFreq+0x32c>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34013c6c:	e069      	b.n	34013d42 <RCCEx_GetUARTCLKFreq+0x362>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013c6e:	f7fc fff5 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34013c72:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013c74:	68fa      	ldr	r2, [r7, #12]
34013c76:	68bb      	ldr	r3, [r7, #8]
34013c78:	fbb2 f3f3 	udiv	r3, r2, r3
34013c7c:	60fb      	str	r3, [r7, #12]
            break;
34013c7e:	e061      	b.n	34013d44 <RCCEx_GetUARTCLKFreq+0x364>
34013c80:	07061c30 	.word	0x07061c30
34013c84:	07061830 	.word	0x07061830
34013c88:	07061030 	.word	0x07061030
34013c8c:	07060c30 	.word	0x07060c30
34013c90:	07060034 	.word	0x07060034
34013c94:	07051c30 	.word	0x07051c30
34013c98:	07051830 	.word	0x07051830
34013c9c:	07051030 	.word	0x07051030
34013ca0:	07050c30 	.word	0x07050c30
34013ca4:	07050034 	.word	0x07050034
34013ca8:	07041c30 	.word	0x07041c30
34013cac:	07041830 	.word	0x07041830
34013cb0:	07041030 	.word	0x07041030
34013cb4:	07040c30 	.word	0x07040c30
34013cb8:	07040034 	.word	0x07040034
34013cbc:	07031c30 	.word	0x07031c30
34013cc0:	07031830 	.word	0x07031830
34013cc4:	07031030 	.word	0x07031030
34013cc8:	07030c30 	.word	0x07030c30
34013ccc:	07030034 	.word	0x07030034
34013cd0:	07021c30 	.word	0x07021c30
34013cd4:	07021830 	.word	0x07021830
34013cd8:	07021030 	.word	0x07021030
34013cdc:	07020c30 	.word	0x07020c30
34013ce0:	07020034 	.word	0x07020034
34013ce4:	07011c30 	.word	0x07011c30
34013ce8:	07011830 	.word	0x07011830
34013cec:	07011030 	.word	0x07011030
34013cf0:	07010c30 	.word	0x07010c30
34013cf4:	07010034 	.word	0x07010034
34013cf8:	07001c30 	.word	0x07001c30
34013cfc:	07001830 	.word	0x07001830
34013d00:	07001030 	.word	0x07001030
34013d04:	07000034 	.word	0x07000034
34013d08:	07000c30 	.word	0x07000c30
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013d0c:	f7fc ffec 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34013d10:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013d12:	68fa      	ldr	r2, [r7, #12]
34013d14:	68bb      	ldr	r3, [r7, #8]
34013d16:	fbb2 f3f3 	udiv	r3, r2, r3
34013d1a:	60fb      	str	r3, [r7, #12]
            break;
34013d1c:	e012      	b.n	34013d44 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013d1e:	f7fd f829 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34013d22:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013d24:	68fa      	ldr	r2, [r7, #12]
34013d26:	68bb      	ldr	r3, [r7, #8]
34013d28:	fbb2 f3f3 	udiv	r3, r2, r3
34013d2c:	60fb      	str	r3, [r7, #12]
            break;
34013d2e:	e009      	b.n	34013d44 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013d30:	f7fd f866 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34013d34:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013d36:	68fa      	ldr	r2, [r7, #12]
34013d38:	68bb      	ldr	r3, [r7, #8]
34013d3a:	fbb2 f3f3 	udiv	r3, r2, r3
34013d3e:	60fb      	str	r3, [r7, #12]
            break;
34013d40:	e000      	b.n	34013d44 <RCCEx_GetUARTCLKFreq+0x364>
            break;
34013d42:	bf00      	nop
        }
      }
      break;
34013d44:	e063      	b.n	34013e0e <RCCEx_GetUARTCLKFreq+0x42e>
    case LL_RCC_UART4_CLKSOURCE_IC14:
    case LL_RCC_UART5_CLKSOURCE_IC14:
    case LL_RCC_UART7_CLKSOURCE_IC14:
    case LL_RCC_UART8_CLKSOURCE_IC14:
    case LL_RCC_UART9_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
34013d46:	f7f5 fccb 	bl	340096e0 <LL_RCC_IC14_IsEnabled>
34013d4a:	4603      	mov	r3, r0
34013d4c:	2b00      	cmp	r3, #0
34013d4e:	d060      	beq.n	34013e12 <RCCEx_GetUARTCLKFreq+0x432>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
34013d50:	f7f5 fce8 	bl	34009724 <LL_RCC_IC14_GetDivider>
34013d54:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
34013d56:	f7f5 fcd7 	bl	34009708 <LL_RCC_IC14_GetSource>
34013d5a:	4603      	mov	r3, r0
34013d5c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013d60:	d029      	beq.n	34013db6 <RCCEx_GetUARTCLKFreq+0x3d6>
34013d62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34013d66:	d82f      	bhi.n	34013dc8 <RCCEx_GetUARTCLKFreq+0x3e8>
34013d68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013d6c:	d01a      	beq.n	34013da4 <RCCEx_GetUARTCLKFreq+0x3c4>
34013d6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34013d72:	d829      	bhi.n	34013dc8 <RCCEx_GetUARTCLKFreq+0x3e8>
34013d74:	2b00      	cmp	r3, #0
34013d76:	d003      	beq.n	34013d80 <RCCEx_GetUARTCLKFreq+0x3a0>
34013d78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34013d7c:	d009      	beq.n	34013d92 <RCCEx_GetUARTCLKFreq+0x3b2>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34013d7e:	e023      	b.n	34013dc8 <RCCEx_GetUARTCLKFreq+0x3e8>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34013d80:	f7fc ff6c 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34013d84:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013d86:	68fa      	ldr	r2, [r7, #12]
34013d88:	68bb      	ldr	r3, [r7, #8]
34013d8a:	fbb2 f3f3 	udiv	r3, r2, r3
34013d8e:	60fb      	str	r3, [r7, #12]
            break;
34013d90:	e01b      	b.n	34013dca <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34013d92:	f7fc ffa9 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34013d96:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013d98:	68fa      	ldr	r2, [r7, #12]
34013d9a:	68bb      	ldr	r3, [r7, #8]
34013d9c:	fbb2 f3f3 	udiv	r3, r2, r3
34013da0:	60fb      	str	r3, [r7, #12]
            break;
34013da2:	e012      	b.n	34013dca <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34013da4:	f7fc ffe6 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34013da8:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013daa:	68fa      	ldr	r2, [r7, #12]
34013dac:	68bb      	ldr	r3, [r7, #8]
34013dae:	fbb2 f3f3 	udiv	r3, r2, r3
34013db2:	60fb      	str	r3, [r7, #12]
            break;
34013db4:	e009      	b.n	34013dca <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34013db6:	f7fd f823 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34013dba:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
34013dbc:	68fa      	ldr	r2, [r7, #12]
34013dbe:	68bb      	ldr	r3, [r7, #8]
34013dc0:	fbb2 f3f3 	udiv	r3, r2, r3
34013dc4:	60fb      	str	r3, [r7, #12]
            break;
34013dc6:	e000      	b.n	34013dca <RCCEx_GetUARTCLKFreq+0x3ea>
            break;
34013dc8:	bf00      	nop
        }
      }
      break;
34013dca:	e022      	b.n	34013e12 <RCCEx_GetUARTCLKFreq+0x432>
    case LL_RCC_UART4_CLKSOURCE_HSI:
    case LL_RCC_UART5_CLKSOURCE_HSI:
    case LL_RCC_UART7_CLKSOURCE_HSI:
    case LL_RCC_UART8_CLKSOURCE_HSI:
    case LL_RCC_UART9_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34013dcc:	f7f4 fb64 	bl	34008498 <LL_RCC_HSI_IsReady>
34013dd0:	4603      	mov	r3, r0
34013dd2:	2b00      	cmp	r3, #0
34013dd4:	d01f      	beq.n	34013e16 <RCCEx_GetUARTCLKFreq+0x436>
      {
        uart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34013dd6:	f7f4 fb71 	bl	340084bc <LL_RCC_HSI_GetDivider>
34013dda:	4603      	mov	r3, r0
34013ddc:	09db      	lsrs	r3, r3, #7
34013dde:	4a13      	ldr	r2, [pc, #76]	@ (34013e2c <RCCEx_GetUARTCLKFreq+0x44c>)
34013de0:	fa22 f303 	lsr.w	r3, r2, r3
34013de4:	60fb      	str	r3, [r7, #12]
      }
      break;
34013de6:	e016      	b.n	34013e16 <RCCEx_GetUARTCLKFreq+0x436>
    case LL_RCC_UART4_CLKSOURCE_MSI:
    case LL_RCC_UART5_CLKSOURCE_MSI:
    case LL_RCC_UART7_CLKSOURCE_MSI:
    case LL_RCC_UART8_CLKSOURCE_MSI:
    case LL_RCC_UART9_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34013de8:	f7f4 fb76 	bl	340084d8 <LL_RCC_MSI_IsReady>
34013dec:	4603      	mov	r3, r0
34013dee:	2b00      	cmp	r3, #0
34013df0:	d013      	beq.n	34013e1a <RCCEx_GetUARTCLKFreq+0x43a>
      {
        uart_frequency = MSI_VALUE;
34013df2:	4b0f      	ldr	r3, [pc, #60]	@ (34013e30 <RCCEx_GetUARTCLKFreq+0x450>)
34013df4:	60fb      	str	r3, [r7, #12]
      }
      break;
34013df6:	e010      	b.n	34013e1a <RCCEx_GetUARTCLKFreq+0x43a>
    case LL_RCC_UART4_CLKSOURCE_LSE:
    case LL_RCC_UART5_CLKSOURCE_LSE:
    case LL_RCC_UART7_CLKSOURCE_LSE:
    case LL_RCC_UART8_CLKSOURCE_LSE:
    case LL_RCC_UART9_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
34013df8:	f7f4 fb8e 	bl	34008518 <LL_RCC_LSE_IsReady>
34013dfc:	4603      	mov	r3, r0
34013dfe:	2b00      	cmp	r3, #0
34013e00:	d00d      	beq.n	34013e1e <RCCEx_GetUARTCLKFreq+0x43e>
      {
        uart_frequency = LSE_VALUE;
34013e02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34013e06:	60fb      	str	r3, [r7, #12]
      }
      break;
34013e08:	e009      	b.n	34013e1e <RCCEx_GetUARTCLKFreq+0x43e>

    default:
      /* Unexpected case */
      break;
34013e0a:	bf00      	nop
34013e0c:	e008      	b.n	34013e20 <RCCEx_GetUARTCLKFreq+0x440>
      break;
34013e0e:	bf00      	nop
34013e10:	e006      	b.n	34013e20 <RCCEx_GetUARTCLKFreq+0x440>
      break;
34013e12:	bf00      	nop
34013e14:	e004      	b.n	34013e20 <RCCEx_GetUARTCLKFreq+0x440>
      break;
34013e16:	bf00      	nop
34013e18:	e002      	b.n	34013e20 <RCCEx_GetUARTCLKFreq+0x440>
      break;
34013e1a:	bf00      	nop
34013e1c:	e000      	b.n	34013e20 <RCCEx_GetUARTCLKFreq+0x440>
      break;
34013e1e:	bf00      	nop
  }

  return uart_frequency;
34013e20:	68fb      	ldr	r3, [r7, #12]
}
34013e22:	4618      	mov	r0, r3
34013e24:	3710      	adds	r7, #16
34013e26:	46bd      	mov	sp, r7
34013e28:	bd80      	pop	{r7, pc}
34013e2a:	bf00      	nop
34013e2c:	03d09000 	.word	0x03d09000
34013e30:	003d0900 	.word	0x003d0900

34013e34 <RCCEx_GetUSARTCLKFreq>:
  *         @arg @ref RCCEx_USART10_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUSARTCLKFreq(uint32_t USARTxSource)
{
34013e34:	b580      	push	{r7, lr}
34013e36:	b084      	sub	sp, #16
34013e38:	af00      	add	r7, sp, #0
34013e3a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = RCC_PERIPH_FREQUENCY_NO;
34013e3c:	2300      	movs	r3, #0
34013e3e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
34013e40:	6878      	ldr	r0, [r7, #4]
34013e42:	f7f4 ff11 	bl	34008c68 <LL_RCC_GetUSARTClockSource>
34013e46:	4603      	mov	r3, r0
34013e48:	4aa2      	ldr	r2, [pc, #648]	@ (340140d4 <RCCEx_GetUSARTCLKFreq+0x2a0>)
34013e4a:	4293      	cmp	r3, r2
34013e4c:	f000 81e8 	beq.w	34014220 <RCCEx_GetUSARTCLKFreq+0x3ec>
34013e50:	4aa0      	ldr	r2, [pc, #640]	@ (340140d4 <RCCEx_GetUSARTCLKFreq+0x2a0>)
34013e52:	4293      	cmp	r3, r2
34013e54:	f200 8203 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013e58:	4a9f      	ldr	r2, [pc, #636]	@ (340140d8 <RCCEx_GetUSARTCLKFreq+0x2a4>)
34013e5a:	4293      	cmp	r3, r2
34013e5c:	f000 81e0 	beq.w	34014220 <RCCEx_GetUSARTCLKFreq+0x3ec>
34013e60:	4a9d      	ldr	r2, [pc, #628]	@ (340140d8 <RCCEx_GetUSARTCLKFreq+0x2a4>)
34013e62:	4293      	cmp	r3, r2
34013e64:	f200 81fb 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013e68:	4a9c      	ldr	r2, [pc, #624]	@ (340140dc <RCCEx_GetUSARTCLKFreq+0x2a8>)
34013e6a:	4293      	cmp	r3, r2
34013e6c:	f000 81d8 	beq.w	34014220 <RCCEx_GetUSARTCLKFreq+0x3ec>
34013e70:	4a9a      	ldr	r2, [pc, #616]	@ (340140dc <RCCEx_GetUSARTCLKFreq+0x2a8>)
34013e72:	4293      	cmp	r3, r2
34013e74:	f200 81f3 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013e78:	4a99      	ldr	r2, [pc, #612]	@ (340140e0 <RCCEx_GetUSARTCLKFreq+0x2ac>)
34013e7a:	4293      	cmp	r3, r2
34013e7c:	f000 81d0 	beq.w	34014220 <RCCEx_GetUSARTCLKFreq+0x3ec>
34013e80:	4a97      	ldr	r2, [pc, #604]	@ (340140e0 <RCCEx_GetUSARTCLKFreq+0x2ac>)
34013e82:	4293      	cmp	r3, r2
34013e84:	f200 81eb 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013e88:	4a96      	ldr	r2, [pc, #600]	@ (340140e4 <RCCEx_GetUSARTCLKFreq+0x2b0>)
34013e8a:	4293      	cmp	r3, r2
34013e8c:	f000 81c8 	beq.w	34014220 <RCCEx_GetUSARTCLKFreq+0x3ec>
34013e90:	4a94      	ldr	r2, [pc, #592]	@ (340140e4 <RCCEx_GetUSARTCLKFreq+0x2b0>)
34013e92:	4293      	cmp	r3, r2
34013e94:	f200 81e3 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013e98:	4a93      	ldr	r2, [pc, #588]	@ (340140e8 <RCCEx_GetUSARTCLKFreq+0x2b4>)
34013e9a:	4293      	cmp	r3, r2
34013e9c:	f000 81ce 	beq.w	3401423c <RCCEx_GetUSARTCLKFreq+0x408>
34013ea0:	4a91      	ldr	r2, [pc, #580]	@ (340140e8 <RCCEx_GetUSARTCLKFreq+0x2b4>)
34013ea2:	4293      	cmp	r3, r2
34013ea4:	f200 81db 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013ea8:	4a90      	ldr	r2, [pc, #576]	@ (340140ec <RCCEx_GetUSARTCLKFreq+0x2b8>)
34013eaa:	4293      	cmp	r3, r2
34013eac:	f000 81c6 	beq.w	3401423c <RCCEx_GetUSARTCLKFreq+0x408>
34013eb0:	4a8e      	ldr	r2, [pc, #568]	@ (340140ec <RCCEx_GetUSARTCLKFreq+0x2b8>)
34013eb2:	4293      	cmp	r3, r2
34013eb4:	f200 81d3 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013eb8:	4a8d      	ldr	r2, [pc, #564]	@ (340140f0 <RCCEx_GetUSARTCLKFreq+0x2bc>)
34013eba:	4293      	cmp	r3, r2
34013ebc:	f000 81be 	beq.w	3401423c <RCCEx_GetUSARTCLKFreq+0x408>
34013ec0:	4a8b      	ldr	r2, [pc, #556]	@ (340140f0 <RCCEx_GetUSARTCLKFreq+0x2bc>)
34013ec2:	4293      	cmp	r3, r2
34013ec4:	f200 81cb 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013ec8:	4a8a      	ldr	r2, [pc, #552]	@ (340140f4 <RCCEx_GetUSARTCLKFreq+0x2c0>)
34013eca:	4293      	cmp	r3, r2
34013ecc:	f000 81b6 	beq.w	3401423c <RCCEx_GetUSARTCLKFreq+0x408>
34013ed0:	4a88      	ldr	r2, [pc, #544]	@ (340140f4 <RCCEx_GetUSARTCLKFreq+0x2c0>)
34013ed2:	4293      	cmp	r3, r2
34013ed4:	f200 81c3 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013ed8:	4a87      	ldr	r2, [pc, #540]	@ (340140f8 <RCCEx_GetUSARTCLKFreq+0x2c4>)
34013eda:	4293      	cmp	r3, r2
34013edc:	f000 81ae 	beq.w	3401423c <RCCEx_GetUSARTCLKFreq+0x408>
34013ee0:	4a85      	ldr	r2, [pc, #532]	@ (340140f8 <RCCEx_GetUSARTCLKFreq+0x2c4>)
34013ee2:	4293      	cmp	r3, r2
34013ee4:	f200 81bb 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013ee8:	4a84      	ldr	r2, [pc, #528]	@ (340140fc <RCCEx_GetUSARTCLKFreq+0x2c8>)
34013eea:	4293      	cmp	r3, r2
34013eec:	f000 81ae 	beq.w	3401424c <RCCEx_GetUSARTCLKFreq+0x418>
34013ef0:	4a82      	ldr	r2, [pc, #520]	@ (340140fc <RCCEx_GetUSARTCLKFreq+0x2c8>)
34013ef2:	4293      	cmp	r3, r2
34013ef4:	f200 81b3 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013ef8:	4a81      	ldr	r2, [pc, #516]	@ (34014100 <RCCEx_GetUSARTCLKFreq+0x2cc>)
34013efa:	4293      	cmp	r3, r2
34013efc:	f000 81a6 	beq.w	3401424c <RCCEx_GetUSARTCLKFreq+0x418>
34013f00:	4a7f      	ldr	r2, [pc, #508]	@ (34014100 <RCCEx_GetUSARTCLKFreq+0x2cc>)
34013f02:	4293      	cmp	r3, r2
34013f04:	f200 81ab 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013f08:	4a7e      	ldr	r2, [pc, #504]	@ (34014104 <RCCEx_GetUSARTCLKFreq+0x2d0>)
34013f0a:	4293      	cmp	r3, r2
34013f0c:	f000 819e 	beq.w	3401424c <RCCEx_GetUSARTCLKFreq+0x418>
34013f10:	4a7c      	ldr	r2, [pc, #496]	@ (34014104 <RCCEx_GetUSARTCLKFreq+0x2d0>)
34013f12:	4293      	cmp	r3, r2
34013f14:	f200 81a3 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013f18:	4a7b      	ldr	r2, [pc, #492]	@ (34014108 <RCCEx_GetUSARTCLKFreq+0x2d4>)
34013f1a:	4293      	cmp	r3, r2
34013f1c:	f000 8196 	beq.w	3401424c <RCCEx_GetUSARTCLKFreq+0x418>
34013f20:	4a79      	ldr	r2, [pc, #484]	@ (34014108 <RCCEx_GetUSARTCLKFreq+0x2d4>)
34013f22:	4293      	cmp	r3, r2
34013f24:	f200 819b 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013f28:	4a78      	ldr	r2, [pc, #480]	@ (3401410c <RCCEx_GetUSARTCLKFreq+0x2d8>)
34013f2a:	4293      	cmp	r3, r2
34013f2c:	f000 818e 	beq.w	3401424c <RCCEx_GetUSARTCLKFreq+0x418>
34013f30:	4a76      	ldr	r2, [pc, #472]	@ (3401410c <RCCEx_GetUSARTCLKFreq+0x2d8>)
34013f32:	4293      	cmp	r3, r2
34013f34:	f200 8193 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013f38:	4a75      	ldr	r2, [pc, #468]	@ (34014110 <RCCEx_GetUSARTCLKFreq+0x2dc>)
34013f3a:	4293      	cmp	r3, r2
34013f3c:	f000 812d 	beq.w	3401419a <RCCEx_GetUSARTCLKFreq+0x366>
34013f40:	4a73      	ldr	r2, [pc, #460]	@ (34014110 <RCCEx_GetUSARTCLKFreq+0x2dc>)
34013f42:	4293      	cmp	r3, r2
34013f44:	f200 818b 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013f48:	4a72      	ldr	r2, [pc, #456]	@ (34014114 <RCCEx_GetUSARTCLKFreq+0x2e0>)
34013f4a:	4293      	cmp	r3, r2
34013f4c:	f000 8125 	beq.w	3401419a <RCCEx_GetUSARTCLKFreq+0x366>
34013f50:	4a70      	ldr	r2, [pc, #448]	@ (34014114 <RCCEx_GetUSARTCLKFreq+0x2e0>)
34013f52:	4293      	cmp	r3, r2
34013f54:	f200 8183 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013f58:	4a6f      	ldr	r2, [pc, #444]	@ (34014118 <RCCEx_GetUSARTCLKFreq+0x2e4>)
34013f5a:	4293      	cmp	r3, r2
34013f5c:	f000 811d 	beq.w	3401419a <RCCEx_GetUSARTCLKFreq+0x366>
34013f60:	4a6d      	ldr	r2, [pc, #436]	@ (34014118 <RCCEx_GetUSARTCLKFreq+0x2e4>)
34013f62:	4293      	cmp	r3, r2
34013f64:	f200 817b 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013f68:	4a6c      	ldr	r2, [pc, #432]	@ (3401411c <RCCEx_GetUSARTCLKFreq+0x2e8>)
34013f6a:	4293      	cmp	r3, r2
34013f6c:	f000 8115 	beq.w	3401419a <RCCEx_GetUSARTCLKFreq+0x366>
34013f70:	4a6a      	ldr	r2, [pc, #424]	@ (3401411c <RCCEx_GetUSARTCLKFreq+0x2e8>)
34013f72:	4293      	cmp	r3, r2
34013f74:	f200 8173 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013f78:	4a69      	ldr	r2, [pc, #420]	@ (34014120 <RCCEx_GetUSARTCLKFreq+0x2ec>)
34013f7a:	4293      	cmp	r3, r2
34013f7c:	f000 810d 	beq.w	3401419a <RCCEx_GetUSARTCLKFreq+0x366>
34013f80:	4a67      	ldr	r2, [pc, #412]	@ (34014120 <RCCEx_GetUSARTCLKFreq+0x2ec>)
34013f82:	4293      	cmp	r3, r2
34013f84:	f200 816b 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013f88:	4a66      	ldr	r2, [pc, #408]	@ (34014124 <RCCEx_GetUSARTCLKFreq+0x2f0>)
34013f8a:	4293      	cmp	r3, r2
34013f8c:	d07b      	beq.n	34014086 <RCCEx_GetUSARTCLKFreq+0x252>
34013f8e:	4a65      	ldr	r2, [pc, #404]	@ (34014124 <RCCEx_GetUSARTCLKFreq+0x2f0>)
34013f90:	4293      	cmp	r3, r2
34013f92:	f200 8164 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013f96:	4a64      	ldr	r2, [pc, #400]	@ (34014128 <RCCEx_GetUSARTCLKFreq+0x2f4>)
34013f98:	4293      	cmp	r3, r2
34013f9a:	d074      	beq.n	34014086 <RCCEx_GetUSARTCLKFreq+0x252>
34013f9c:	4a62      	ldr	r2, [pc, #392]	@ (34014128 <RCCEx_GetUSARTCLKFreq+0x2f4>)
34013f9e:	4293      	cmp	r3, r2
34013fa0:	f200 815d 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013fa4:	4a61      	ldr	r2, [pc, #388]	@ (3401412c <RCCEx_GetUSARTCLKFreq+0x2f8>)
34013fa6:	4293      	cmp	r3, r2
34013fa8:	d06d      	beq.n	34014086 <RCCEx_GetUSARTCLKFreq+0x252>
34013faa:	4a60      	ldr	r2, [pc, #384]	@ (3401412c <RCCEx_GetUSARTCLKFreq+0x2f8>)
34013fac:	4293      	cmp	r3, r2
34013fae:	f200 8156 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013fb2:	4a5f      	ldr	r2, [pc, #380]	@ (34014130 <RCCEx_GetUSARTCLKFreq+0x2fc>)
34013fb4:	4293      	cmp	r3, r2
34013fb6:	d066      	beq.n	34014086 <RCCEx_GetUSARTCLKFreq+0x252>
34013fb8:	4a5d      	ldr	r2, [pc, #372]	@ (34014130 <RCCEx_GetUSARTCLKFreq+0x2fc>)
34013fba:	4293      	cmp	r3, r2
34013fbc:	f200 814f 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013fc0:	4a5c      	ldr	r2, [pc, #368]	@ (34014134 <RCCEx_GetUSARTCLKFreq+0x300>)
34013fc2:	4293      	cmp	r3, r2
34013fc4:	d05f      	beq.n	34014086 <RCCEx_GetUSARTCLKFreq+0x252>
34013fc6:	4a5b      	ldr	r2, [pc, #364]	@ (34014134 <RCCEx_GetUSARTCLKFreq+0x300>)
34013fc8:	4293      	cmp	r3, r2
34013fca:	f200 8148 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013fce:	4a5a      	ldr	r2, [pc, #360]	@ (34014138 <RCCEx_GetUSARTCLKFreq+0x304>)
34013fd0:	4293      	cmp	r3, r2
34013fd2:	d053      	beq.n	3401407c <RCCEx_GetUSARTCLKFreq+0x248>
34013fd4:	4a58      	ldr	r2, [pc, #352]	@ (34014138 <RCCEx_GetUSARTCLKFreq+0x304>)
34013fd6:	4293      	cmp	r3, r2
34013fd8:	f200 8141 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013fdc:	4a57      	ldr	r2, [pc, #348]	@ (3401413c <RCCEx_GetUSARTCLKFreq+0x308>)
34013fde:	4293      	cmp	r3, r2
34013fe0:	d04c      	beq.n	3401407c <RCCEx_GetUSARTCLKFreq+0x248>
34013fe2:	4a56      	ldr	r2, [pc, #344]	@ (3401413c <RCCEx_GetUSARTCLKFreq+0x308>)
34013fe4:	4293      	cmp	r3, r2
34013fe6:	f200 813a 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013fea:	4a55      	ldr	r2, [pc, #340]	@ (34014140 <RCCEx_GetUSARTCLKFreq+0x30c>)
34013fec:	4293      	cmp	r3, r2
34013fee:	d045      	beq.n	3401407c <RCCEx_GetUSARTCLKFreq+0x248>
34013ff0:	4a53      	ldr	r2, [pc, #332]	@ (34014140 <RCCEx_GetUSARTCLKFreq+0x30c>)
34013ff2:	4293      	cmp	r3, r2
34013ff4:	f200 8133 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34013ff8:	4a52      	ldr	r2, [pc, #328]	@ (34014144 <RCCEx_GetUSARTCLKFreq+0x310>)
34013ffa:	4293      	cmp	r3, r2
34013ffc:	d03e      	beq.n	3401407c <RCCEx_GetUSARTCLKFreq+0x248>
34013ffe:	4a51      	ldr	r2, [pc, #324]	@ (34014144 <RCCEx_GetUSARTCLKFreq+0x310>)
34014000:	4293      	cmp	r3, r2
34014002:	f200 812c 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34014006:	4a50      	ldr	r2, [pc, #320]	@ (34014148 <RCCEx_GetUSARTCLKFreq+0x314>)
34014008:	4293      	cmp	r3, r2
3401400a:	d037      	beq.n	3401407c <RCCEx_GetUSARTCLKFreq+0x248>
3401400c:	4a4e      	ldr	r2, [pc, #312]	@ (34014148 <RCCEx_GetUSARTCLKFreq+0x314>)
3401400e:	4293      	cmp	r3, r2
34014010:	f200 8125 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34014014:	4a4d      	ldr	r2, [pc, #308]	@ (3401414c <RCCEx_GetUSARTCLKFreq+0x318>)
34014016:	4293      	cmp	r3, r2
34014018:	d018      	beq.n	3401404c <RCCEx_GetUSARTCLKFreq+0x218>
3401401a:	4a4c      	ldr	r2, [pc, #304]	@ (3401414c <RCCEx_GetUSARTCLKFreq+0x318>)
3401401c:	4293      	cmp	r3, r2
3401401e:	f200 811e 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34014022:	4a4b      	ldr	r2, [pc, #300]	@ (34014150 <RCCEx_GetUSARTCLKFreq+0x31c>)
34014024:	4293      	cmp	r3, r2
34014026:	d01d      	beq.n	34014064 <RCCEx_GetUSARTCLKFreq+0x230>
34014028:	4a49      	ldr	r2, [pc, #292]	@ (34014150 <RCCEx_GetUSARTCLKFreq+0x31c>)
3401402a:	4293      	cmp	r3, r2
3401402c:	f200 8117 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
34014030:	4a48      	ldr	r2, [pc, #288]	@ (34014154 <RCCEx_GetUSARTCLKFreq+0x320>)
34014032:	4293      	cmp	r3, r2
34014034:	d00a      	beq.n	3401404c <RCCEx_GetUSARTCLKFreq+0x218>
34014036:	4a47      	ldr	r2, [pc, #284]	@ (34014154 <RCCEx_GetUSARTCLKFreq+0x320>)
34014038:	4293      	cmp	r3, r2
3401403a:	f200 8110 	bhi.w	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
3401403e:	4a46      	ldr	r2, [pc, #280]	@ (34014158 <RCCEx_GetUSARTCLKFreq+0x324>)
34014040:	4293      	cmp	r3, r2
34014042:	d003      	beq.n	3401404c <RCCEx_GetUSARTCLKFreq+0x218>
34014044:	4a45      	ldr	r2, [pc, #276]	@ (3401415c <RCCEx_GetUSARTCLKFreq+0x328>)
34014046:	4293      	cmp	r3, r2
34014048:	d00c      	beq.n	34014064 <RCCEx_GetUSARTCLKFreq+0x230>
      }
      break;

    default:
      /* Unexpected case */
      break;
3401404a:	e108      	b.n	3401425e <RCCEx_GetUSARTCLKFreq+0x42a>
      usart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3401404c:	f7f3 fe26 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34014050:	4603      	mov	r3, r0
34014052:	4618      	mov	r0, r3
34014054:	f7fc ff1a 	bl	34010e8c <RCCEx_GetHCLKFreq>
34014058:	4603      	mov	r3, r0
3401405a:	4618      	mov	r0, r3
3401405c:	f7fc ff37 	bl	34010ece <RCCEx_GetPCLK2Freq>
34014060:	60f8      	str	r0, [r7, #12]
      break;
34014062:	e107      	b.n	34014274 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34014064:	f7f3 fe1a 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
34014068:	4603      	mov	r3, r0
3401406a:	4618      	mov	r0, r3
3401406c:	f7fc ff0e 	bl	34010e8c <RCCEx_GetHCLKFreq>
34014070:	4603      	mov	r3, r0
34014072:	4618      	mov	r0, r3
34014074:	f7fc ff1b 	bl	34010eae <RCCEx_GetPCLK1Freq>
34014078:	60f8      	str	r0, [r7, #12]
      break;
3401407a:	e0fb      	b.n	34014274 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3401407c:	2007      	movs	r0, #7
3401407e:	f7fd f9f1 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
34014082:	60f8      	str	r0, [r7, #12]
      break;
34014084:	e0f6      	b.n	34014274 <RCCEx_GetUSARTCLKFreq+0x440>
      if (LL_RCC_IC9_IsEnabled() != 0U)
34014086:	f7f5 fa2b 	bl	340094e0 <LL_RCC_IC9_IsEnabled>
3401408a:	4603      	mov	r3, r0
3401408c:	2b00      	cmp	r3, #0
3401408e:	f000 80e8 	beq.w	34014262 <RCCEx_GetUSARTCLKFreq+0x42e>
        ic_divider = LL_RCC_IC9_GetDivider();
34014092:	f7f5 fa47 	bl	34009524 <LL_RCC_IC9_GetDivider>
34014096:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
34014098:	f7f5 fa36 	bl	34009508 <LL_RCC_IC9_GetSource>
3401409c:	4603      	mov	r3, r0
3401409e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340140a2:	d06f      	beq.n	34014184 <RCCEx_GetUSARTCLKFreq+0x350>
340140a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340140a8:	d875      	bhi.n	34014196 <RCCEx_GetUSARTCLKFreq+0x362>
340140aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340140ae:	d060      	beq.n	34014172 <RCCEx_GetUSARTCLKFreq+0x33e>
340140b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340140b4:	d86f      	bhi.n	34014196 <RCCEx_GetUSARTCLKFreq+0x362>
340140b6:	2b00      	cmp	r3, #0
340140b8:	d003      	beq.n	340140c2 <RCCEx_GetUSARTCLKFreq+0x28e>
340140ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340140be:	d04f      	beq.n	34014160 <RCCEx_GetUSARTCLKFreq+0x32c>
            break;
340140c0:	e069      	b.n	34014196 <RCCEx_GetUSARTCLKFreq+0x362>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340140c2:	f7fc fdcb 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340140c6:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
340140c8:	68fa      	ldr	r2, [r7, #12]
340140ca:	68bb      	ldr	r3, [r7, #8]
340140cc:	fbb2 f3f3 	udiv	r3, r2, r3
340140d0:	60fb      	str	r3, [r7, #12]
            break;
340140d2:	e061      	b.n	34014198 <RCCEx_GetUSARTCLKFreq+0x364>
340140d4:	07061430 	.word	0x07061430
340140d8:	07060830 	.word	0x07060830
340140dc:	07060434 	.word	0x07060434
340140e0:	07060430 	.word	0x07060430
340140e4:	07060030 	.word	0x07060030
340140e8:	07051430 	.word	0x07051430
340140ec:	07050830 	.word	0x07050830
340140f0:	07050434 	.word	0x07050434
340140f4:	07050430 	.word	0x07050430
340140f8:	07050030 	.word	0x07050030
340140fc:	07041430 	.word	0x07041430
34014100:	07040830 	.word	0x07040830
34014104:	07040434 	.word	0x07040434
34014108:	07040430 	.word	0x07040430
3401410c:	07040030 	.word	0x07040030
34014110:	07031430 	.word	0x07031430
34014114:	07030830 	.word	0x07030830
34014118:	07030434 	.word	0x07030434
3401411c:	07030430 	.word	0x07030430
34014120:	07030030 	.word	0x07030030
34014124:	07021430 	.word	0x07021430
34014128:	07020830 	.word	0x07020830
3401412c:	07020434 	.word	0x07020434
34014130:	07020430 	.word	0x07020430
34014134:	07020030 	.word	0x07020030
34014138:	07011430 	.word	0x07011430
3401413c:	07010830 	.word	0x07010830
34014140:	07010434 	.word	0x07010434
34014144:	07010430 	.word	0x07010430
34014148:	07010030 	.word	0x07010030
3401414c:	07001430 	.word	0x07001430
34014150:	07000830 	.word	0x07000830
34014154:	07000434 	.word	0x07000434
34014158:	07000030 	.word	0x07000030
3401415c:	07000430 	.word	0x07000430
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34014160:	f7fc fdc2 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
34014164:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
34014166:	68fa      	ldr	r2, [r7, #12]
34014168:	68bb      	ldr	r3, [r7, #8]
3401416a:	fbb2 f3f3 	udiv	r3, r2, r3
3401416e:	60fb      	str	r3, [r7, #12]
            break;
34014170:	e012      	b.n	34014198 <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34014172:	f7fc fdff 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34014176:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
34014178:	68fa      	ldr	r2, [r7, #12]
3401417a:	68bb      	ldr	r3, [r7, #8]
3401417c:	fbb2 f3f3 	udiv	r3, r2, r3
34014180:	60fb      	str	r3, [r7, #12]
            break;
34014182:	e009      	b.n	34014198 <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34014184:	f7fc fe3c 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
34014188:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3401418a:	68fa      	ldr	r2, [r7, #12]
3401418c:	68bb      	ldr	r3, [r7, #8]
3401418e:	fbb2 f3f3 	udiv	r3, r2, r3
34014192:	60fb      	str	r3, [r7, #12]
            break;
34014194:	e000      	b.n	34014198 <RCCEx_GetUSARTCLKFreq+0x364>
            break;
34014196:	bf00      	nop
      break;
34014198:	e063      	b.n	34014262 <RCCEx_GetUSARTCLKFreq+0x42e>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3401419a:	f7f5 faa1 	bl	340096e0 <LL_RCC_IC14_IsEnabled>
3401419e:	4603      	mov	r3, r0
340141a0:	2b00      	cmp	r3, #0
340141a2:	d060      	beq.n	34014266 <RCCEx_GetUSARTCLKFreq+0x432>
        ic_divider = LL_RCC_IC14_GetDivider();
340141a4:	f7f5 fabe 	bl	34009724 <LL_RCC_IC14_GetDivider>
340141a8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
340141aa:	f7f5 faad 	bl	34009708 <LL_RCC_IC14_GetSource>
340141ae:	4603      	mov	r3, r0
340141b0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340141b4:	d029      	beq.n	3401420a <RCCEx_GetUSARTCLKFreq+0x3d6>
340141b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340141ba:	d82f      	bhi.n	3401421c <RCCEx_GetUSARTCLKFreq+0x3e8>
340141bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340141c0:	d01a      	beq.n	340141f8 <RCCEx_GetUSARTCLKFreq+0x3c4>
340141c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340141c6:	d829      	bhi.n	3401421c <RCCEx_GetUSARTCLKFreq+0x3e8>
340141c8:	2b00      	cmp	r3, #0
340141ca:	d003      	beq.n	340141d4 <RCCEx_GetUSARTCLKFreq+0x3a0>
340141cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
340141d0:	d009      	beq.n	340141e6 <RCCEx_GetUSARTCLKFreq+0x3b2>
            break;
340141d2:	e023      	b.n	3401421c <RCCEx_GetUSARTCLKFreq+0x3e8>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340141d4:	f7fc fd42 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340141d8:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
340141da:	68fa      	ldr	r2, [r7, #12]
340141dc:	68bb      	ldr	r3, [r7, #8]
340141de:	fbb2 f3f3 	udiv	r3, r2, r3
340141e2:	60fb      	str	r3, [r7, #12]
            break;
340141e4:	e01b      	b.n	3401421e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340141e6:	f7fc fd7f 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340141ea:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
340141ec:	68fa      	ldr	r2, [r7, #12]
340141ee:	68bb      	ldr	r3, [r7, #8]
340141f0:	fbb2 f3f3 	udiv	r3, r2, r3
340141f4:	60fb      	str	r3, [r7, #12]
            break;
340141f6:	e012      	b.n	3401421e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340141f8:	f7fc fdbc 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
340141fc:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
340141fe:	68fa      	ldr	r2, [r7, #12]
34014200:	68bb      	ldr	r3, [r7, #8]
34014202:	fbb2 f3f3 	udiv	r3, r2, r3
34014206:	60fb      	str	r3, [r7, #12]
            break;
34014208:	e009      	b.n	3401421e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401420a:	f7fc fdf9 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
3401420e:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
34014210:	68fa      	ldr	r2, [r7, #12]
34014212:	68bb      	ldr	r3, [r7, #8]
34014214:	fbb2 f3f3 	udiv	r3, r2, r3
34014218:	60fb      	str	r3, [r7, #12]
            break;
3401421a:	e000      	b.n	3401421e <RCCEx_GetUSARTCLKFreq+0x3ea>
            break;
3401421c:	bf00      	nop
      break;
3401421e:	e022      	b.n	34014266 <RCCEx_GetUSARTCLKFreq+0x432>
      if (LL_RCC_HSI_IsReady() != 0U)
34014220:	f7f4 f93a 	bl	34008498 <LL_RCC_HSI_IsReady>
34014224:	4603      	mov	r3, r0
34014226:	2b00      	cmp	r3, #0
34014228:	d01f      	beq.n	3401426a <RCCEx_GetUSARTCLKFreq+0x436>
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3401422a:	f7f4 f947 	bl	340084bc <LL_RCC_HSI_GetDivider>
3401422e:	4603      	mov	r3, r0
34014230:	09db      	lsrs	r3, r3, #7
34014232:	4a13      	ldr	r2, [pc, #76]	@ (34014280 <RCCEx_GetUSARTCLKFreq+0x44c>)
34014234:	fa22 f303 	lsr.w	r3, r2, r3
34014238:	60fb      	str	r3, [r7, #12]
      break;
3401423a:	e016      	b.n	3401426a <RCCEx_GetUSARTCLKFreq+0x436>
      if (LL_RCC_MSI_IsReady() != 0U)
3401423c:	f7f4 f94c 	bl	340084d8 <LL_RCC_MSI_IsReady>
34014240:	4603      	mov	r3, r0
34014242:	2b00      	cmp	r3, #0
34014244:	d013      	beq.n	3401426e <RCCEx_GetUSARTCLKFreq+0x43a>
        usart_frequency = MSI_VALUE;
34014246:	4b0f      	ldr	r3, [pc, #60]	@ (34014284 <RCCEx_GetUSARTCLKFreq+0x450>)
34014248:	60fb      	str	r3, [r7, #12]
      break;
3401424a:	e010      	b.n	3401426e <RCCEx_GetUSARTCLKFreq+0x43a>
      if (LL_RCC_LSE_IsReady() != 0U)
3401424c:	f7f4 f964 	bl	34008518 <LL_RCC_LSE_IsReady>
34014250:	4603      	mov	r3, r0
34014252:	2b00      	cmp	r3, #0
34014254:	d00d      	beq.n	34014272 <RCCEx_GetUSARTCLKFreq+0x43e>
        usart_frequency = LSE_VALUE;
34014256:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3401425a:	60fb      	str	r3, [r7, #12]
      break;
3401425c:	e009      	b.n	34014272 <RCCEx_GetUSARTCLKFreq+0x43e>
      break;
3401425e:	bf00      	nop
34014260:	e008      	b.n	34014274 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
34014262:	bf00      	nop
34014264:	e006      	b.n	34014274 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
34014266:	bf00      	nop
34014268:	e004      	b.n	34014274 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3401426a:	bf00      	nop
3401426c:	e002      	b.n	34014274 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3401426e:	bf00      	nop
34014270:	e000      	b.n	34014274 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
34014272:	bf00      	nop
  }

  return usart_frequency;
34014274:	68fb      	ldr	r3, [r7, #12]
}
34014276:	4618      	mov	r0, r3
34014278:	3710      	adds	r7, #16
3401427a:	46bd      	mov	sp, r7
3401427c:	bd80      	pop	{r7, pc}
3401427e:	bf00      	nop
34014280:	03d09000 	.word	0x03d09000
34014284:	003d0900 	.word	0x003d0900

34014288 <RCCEx_GetOTGPHYCLKFreq>:
  *         @arg @ref RCCEx_USB_OTGHS2_Clock_Source
  * @retval OTGPHY clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCLKFreq(uint32_t OTGPHYxSource)
{
34014288:	b580      	push	{r7, lr}
3401428a:	b084      	sub	sp, #16
3401428c:	af00      	add	r7, sp, #0
3401428e:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
34014290:	2300      	movs	r3, #0
34014292:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxSource))
34014294:	6878      	ldr	r0, [r7, #4]
34014296:	f7f4 fcff 	bl	34008c98 <LL_RCC_GetUSBClockSource>
3401429a:	4603      	mov	r3, r0
3401429c:	4a4b      	ldr	r2, [pc, #300]	@ (340143cc <RCCEx_GetOTGPHYCLKFreq+0x144>)
3401429e:	4293      	cmp	r3, r2
340142a0:	d035      	beq.n	3401430e <RCCEx_GetOTGPHYCLKFreq+0x86>
340142a2:	4a4a      	ldr	r2, [pc, #296]	@ (340143cc <RCCEx_GetOTGPHYCLKFreq+0x144>)
340142a4:	4293      	cmp	r3, r2
340142a6:	f200 8085 	bhi.w	340143b4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
340142aa:	4a49      	ldr	r2, [pc, #292]	@ (340143d0 <RCCEx_GetOTGPHYCLKFreq+0x148>)
340142ac:	4293      	cmp	r3, r2
340142ae:	d02e      	beq.n	3401430e <RCCEx_GetOTGPHYCLKFreq+0x86>
340142b0:	4a47      	ldr	r2, [pc, #284]	@ (340143d0 <RCCEx_GetOTGPHYCLKFreq+0x148>)
340142b2:	4293      	cmp	r3, r2
340142b4:	d87e      	bhi.n	340143b4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
340142b6:	4a47      	ldr	r2, [pc, #284]	@ (340143d4 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
340142b8:	4293      	cmp	r3, r2
340142ba:	d038      	beq.n	3401432e <RCCEx_GetOTGPHYCLKFreq+0xa6>
340142bc:	4a45      	ldr	r2, [pc, #276]	@ (340143d4 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
340142be:	4293      	cmp	r3, r2
340142c0:	d878      	bhi.n	340143b4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
340142c2:	4a45      	ldr	r2, [pc, #276]	@ (340143d8 <RCCEx_GetOTGPHYCLKFreq+0x150>)
340142c4:	4293      	cmp	r3, r2
340142c6:	d032      	beq.n	3401432e <RCCEx_GetOTGPHYCLKFreq+0xa6>
340142c8:	4a43      	ldr	r2, [pc, #268]	@ (340143d8 <RCCEx_GetOTGPHYCLKFreq+0x150>)
340142ca:	4293      	cmp	r3, r2
340142cc:	d872      	bhi.n	340143b4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
340142ce:	4a43      	ldr	r2, [pc, #268]	@ (340143dc <RCCEx_GetOTGPHYCLKFreq+0x154>)
340142d0:	4293      	cmp	r3, r2
340142d2:	d00f      	beq.n	340142f4 <RCCEx_GetOTGPHYCLKFreq+0x6c>
340142d4:	4a41      	ldr	r2, [pc, #260]	@ (340143dc <RCCEx_GetOTGPHYCLKFreq+0x154>)
340142d6:	4293      	cmp	r3, r2
340142d8:	d86c      	bhi.n	340143b4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
340142da:	4a41      	ldr	r2, [pc, #260]	@ (340143e0 <RCCEx_GetOTGPHYCLKFreq+0x158>)
340142dc:	4293      	cmp	r3, r2
340142de:	d009      	beq.n	340142f4 <RCCEx_GetOTGPHYCLKFreq+0x6c>
340142e0:	4a3f      	ldr	r2, [pc, #252]	@ (340143e0 <RCCEx_GetOTGPHYCLKFreq+0x158>)
340142e2:	4293      	cmp	r3, r2
340142e4:	d866      	bhi.n	340143b4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
340142e6:	4a3f      	ldr	r2, [pc, #252]	@ (340143e4 <RCCEx_GetOTGPHYCLKFreq+0x15c>)
340142e8:	4293      	cmp	r3, r2
340142ea:	d008      	beq.n	340142fe <RCCEx_GetOTGPHYCLKFreq+0x76>
340142ec:	4a3e      	ldr	r2, [pc, #248]	@ (340143e8 <RCCEx_GetOTGPHYCLKFreq+0x160>)
340142ee:	4293      	cmp	r3, r2
340142f0:	d005      	beq.n	340142fe <RCCEx_GetOTGPHYCLKFreq+0x76>
      }
      break;

    default:
      /* Unexpected case */
      break;
340142f2:	e05f      	b.n	340143b4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
      usb_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340142f4:	2007      	movs	r0, #7
340142f6:	f7fd f8b5 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
340142fa:	60f8      	str	r0, [r7, #12]
      break;
340142fc:	e061      	b.n	340143c2 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      if (LL_RCC_HSE_IsReady() != 0U)
340142fe:	f7f4 f8b9 	bl	34008474 <LL_RCC_HSE_IsReady>
34014302:	4603      	mov	r3, r0
34014304:	2b00      	cmp	r3, #0
34014306:	d057      	beq.n	340143b8 <RCCEx_GetOTGPHYCLKFreq+0x130>
        usb_frequency = HSE_VALUE / 2U;
34014308:	4b38      	ldr	r3, [pc, #224]	@ (340143ec <RCCEx_GetOTGPHYCLKFreq+0x164>)
3401430a:	60fb      	str	r3, [r7, #12]
      break;
3401430c:	e054      	b.n	340143b8 <RCCEx_GetOTGPHYCLKFreq+0x130>
      if (LL_RCC_HSE_IsReady() != 0U)
3401430e:	f7f4 f8b1 	bl	34008474 <LL_RCC_HSE_IsReady>
34014312:	4603      	mov	r3, r0
34014314:	2b00      	cmp	r3, #0
34014316:	d051      	beq.n	340143bc <RCCEx_GetOTGPHYCLKFreq+0x134>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
34014318:	f7f4 f89a 	bl	34008450 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3401431c:	4603      	mov	r3, r0
3401431e:	2b00      	cmp	r3, #0
34014320:	d102      	bne.n	34014328 <RCCEx_GetOTGPHYCLKFreq+0xa0>
          usb_frequency = HSE_VALUE;
34014322:	4b33      	ldr	r3, [pc, #204]	@ (340143f0 <RCCEx_GetOTGPHYCLKFreq+0x168>)
34014324:	60fb      	str	r3, [r7, #12]
      break;
34014326:	e049      	b.n	340143bc <RCCEx_GetOTGPHYCLKFreq+0x134>
          usb_frequency = HSE_VALUE / 2U;
34014328:	4b30      	ldr	r3, [pc, #192]	@ (340143ec <RCCEx_GetOTGPHYCLKFreq+0x164>)
3401432a:	60fb      	str	r3, [r7, #12]
      break;
3401432c:	e046      	b.n	340143bc <RCCEx_GetOTGPHYCLKFreq+0x134>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3401432e:	f7f5 fa17 	bl	34009760 <LL_RCC_IC15_IsEnabled>
34014332:	4603      	mov	r3, r0
34014334:	2b00      	cmp	r3, #0
34014336:	d043      	beq.n	340143c0 <RCCEx_GetOTGPHYCLKFreq+0x138>
        uint32_t ic_divider = LL_RCC_IC15_GetDivider();
34014338:	f7f5 fa34 	bl	340097a4 <LL_RCC_IC15_GetDivider>
3401433c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3401433e:	f7f5 fa23 	bl	34009788 <LL_RCC_IC15_GetSource>
34014342:	4603      	mov	r3, r0
34014344:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014348:	d029      	beq.n	3401439e <RCCEx_GetOTGPHYCLKFreq+0x116>
3401434a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401434e:	d82f      	bhi.n	340143b0 <RCCEx_GetOTGPHYCLKFreq+0x128>
34014350:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014354:	d01a      	beq.n	3401438c <RCCEx_GetOTGPHYCLKFreq+0x104>
34014356:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401435a:	d829      	bhi.n	340143b0 <RCCEx_GetOTGPHYCLKFreq+0x128>
3401435c:	2b00      	cmp	r3, #0
3401435e:	d003      	beq.n	34014368 <RCCEx_GetOTGPHYCLKFreq+0xe0>
34014360:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34014364:	d009      	beq.n	3401437a <RCCEx_GetOTGPHYCLKFreq+0xf2>
            break;
34014366:	e023      	b.n	340143b0 <RCCEx_GetOTGPHYCLKFreq+0x128>
            usb_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34014368:	f7fc fc78 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
3401436c:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3401436e:	68fa      	ldr	r2, [r7, #12]
34014370:	68bb      	ldr	r3, [r7, #8]
34014372:	fbb2 f3f3 	udiv	r3, r2, r3
34014376:	60fb      	str	r3, [r7, #12]
            break;
34014378:	e01b      	b.n	340143b2 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3401437a:	f7fc fcb5 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
3401437e:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
34014380:	68fa      	ldr	r2, [r7, #12]
34014382:	68bb      	ldr	r3, [r7, #8]
34014384:	fbb2 f3f3 	udiv	r3, r2, r3
34014388:	60fb      	str	r3, [r7, #12]
            break;
3401438a:	e012      	b.n	340143b2 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3401438c:	f7fc fcf2 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
34014390:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
34014392:	68fa      	ldr	r2, [r7, #12]
34014394:	68bb      	ldr	r3, [r7, #8]
34014396:	fbb2 f3f3 	udiv	r3, r2, r3
3401439a:	60fb      	str	r3, [r7, #12]
            break;
3401439c:	e009      	b.n	340143b2 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401439e:	f7fc fd2f 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
340143a2:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
340143a4:	68fa      	ldr	r2, [r7, #12]
340143a6:	68bb      	ldr	r3, [r7, #8]
340143a8:	fbb2 f3f3 	udiv	r3, r2, r3
340143ac:	60fb      	str	r3, [r7, #12]
            break;
340143ae:	e000      	b.n	340143b2 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            break;
340143b0:	bf00      	nop
      break;
340143b2:	e005      	b.n	340143c0 <RCCEx_GetOTGPHYCLKFreq+0x138>
      break;
340143b4:	bf00      	nop
340143b6:	e004      	b.n	340143c2 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
340143b8:	bf00      	nop
340143ba:	e002      	b.n	340143c2 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
340143bc:	bf00      	nop
340143be:	e000      	b.n	340143c2 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
340143c0:	bf00      	nop
  }

  return usb_frequency;
340143c2:	68fb      	ldr	r3, [r7, #12]
}
340143c4:	4618      	mov	r0, r3
340143c6:	3710      	adds	r7, #16
340143c8:	46bd      	mov	sp, r7
340143ca:	bd80      	pop	{r7, pc}
340143cc:	03031414 	.word	0x03031414
340143d0:	03030c14 	.word	0x03030c14
340143d4:	03021414 	.word	0x03021414
340143d8:	03020c14 	.word	0x03020c14
340143dc:	03011414 	.word	0x03011414
340143e0:	03010c14 	.word	0x03010c14
340143e4:	03000c14 	.word	0x03000c14
340143e8:	03001414 	.word	0x03001414
340143ec:	016e3600 	.word	0x016e3600
340143f0:	02dc6c00 	.word	0x02dc6c00

340143f4 <RCCEx_GetOTGPHYCKREFCLKFreq>:
  *         @arg @ref RCCEx_USBPHY2_Clock_Source
  * @retval OTGPHYCKREF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCKREFCLKFreq(uint32_t OTGPHYxCKREFSource)
{
340143f4:	b580      	push	{r7, lr}
340143f6:	b084      	sub	sp, #16
340143f8:	af00      	add	r7, sp, #0
340143fa:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
340143fc:	2300      	movs	r3, #0
340143fe:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxCKREFSource))
34014400:	6878      	ldr	r0, [r7, #4]
34014402:	f7f4 fc49 	bl	34008c98 <LL_RCC_GetUSBClockSource>
34014406:	4603      	mov	r3, r0
34014408:	4a1a      	ldr	r2, [pc, #104]	@ (34014474 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3401440a:	4293      	cmp	r3, r2
3401440c:	d00f      	beq.n	3401442e <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3401440e:	4a19      	ldr	r2, [pc, #100]	@ (34014474 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
34014410:	4293      	cmp	r3, r2
34014412:	d826      	bhi.n	34014462 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
34014414:	4a18      	ldr	r2, [pc, #96]	@ (34014478 <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
34014416:	4293      	cmp	r3, r2
34014418:	d009      	beq.n	3401442e <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3401441a:	4a17      	ldr	r2, [pc, #92]	@ (34014478 <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3401441c:	4293      	cmp	r3, r2
3401441e:	d820      	bhi.n	34014462 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
34014420:	4a16      	ldr	r2, [pc, #88]	@ (3401447c <RCCEx_GetOTGPHYCKREFCLKFreq+0x88>)
34014422:	4293      	cmp	r3, r2
34014424:	d013      	beq.n	3401444e <RCCEx_GetOTGPHYCKREFCLKFreq+0x5a>
34014426:	4a16      	ldr	r2, [pc, #88]	@ (34014480 <RCCEx_GetOTGPHYCKREFCLKFreq+0x8c>)
34014428:	4293      	cmp	r3, r2
3401442a:	d015      	beq.n	34014458 <RCCEx_GetOTGPHYCKREFCLKFreq+0x64>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
      break;

    default:
      /* Unexpected case */
      break;
3401442c:	e019      	b.n	34014462 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
      if (LL_RCC_HSE_IsReady() != 0U)
3401442e:	f7f4 f821 	bl	34008474 <LL_RCC_HSE_IsReady>
34014432:	4603      	mov	r3, r0
34014434:	2b00      	cmp	r3, #0
34014436:	d016      	beq.n	34014466 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
34014438:	f7f4 f80a 	bl	34008450 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3401443c:	4603      	mov	r3, r0
3401443e:	2b00      	cmp	r3, #0
34014440:	d102      	bne.n	34014448 <RCCEx_GetOTGPHYCKREFCLKFreq+0x54>
          usb_frequency = HSE_VALUE;
34014442:	4b10      	ldr	r3, [pc, #64]	@ (34014484 <RCCEx_GetOTGPHYCKREFCLKFreq+0x90>)
34014444:	60fb      	str	r3, [r7, #12]
      break;
34014446:	e00e      	b.n	34014466 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
          usb_frequency = HSE_VALUE / 2U;
34014448:	4b0f      	ldr	r3, [pc, #60]	@ (34014488 <RCCEx_GetOTGPHYCKREFCLKFreq+0x94>)
3401444a:	60fb      	str	r3, [r7, #12]
      break;
3401444c:	e00b      	b.n	34014466 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
3401444e:	480f      	ldr	r0, [pc, #60]	@ (3401448c <RCCEx_GetOTGPHYCKREFCLKFreq+0x98>)
34014450:	f7ff ff1a 	bl	34014288 <RCCEx_GetOTGPHYCLKFreq>
34014454:	60f8      	str	r0, [r7, #12]
      break;
34014456:	e007      	b.n	34014468 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
34014458:	480d      	ldr	r0, [pc, #52]	@ (34014490 <RCCEx_GetOTGPHYCKREFCLKFreq+0x9c>)
3401445a:	f7ff ff15 	bl	34014288 <RCCEx_GetOTGPHYCLKFreq>
3401445e:	60f8      	str	r0, [r7, #12]
      break;
34014460:	e002      	b.n	34014468 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
34014462:	bf00      	nop
34014464:	e000      	b.n	34014468 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
34014466:	bf00      	nop
  }

  return usb_frequency;
34014468:	68fb      	ldr	r3, [r7, #12]
}
3401446a:	4618      	mov	r0, r3
3401446c:	3710      	adds	r7, #16
3401446e:	46bd      	mov	sp, r7
34014470:	bd80      	pop	{r7, pc}
34014472:	bf00      	nop
34014474:	01011814 	.word	0x01011814
34014478:	01011014 	.word	0x01011014
3401447c:	01001014 	.word	0x01001014
34014480:	01001814 	.word	0x01001814
34014484:	02dc6c00 	.word	0x02dc6c00
34014488:	016e3600 	.word	0x016e3600
3401448c:	03000c14 	.word	0x03000c14
34014490:	03001414 	.word	0x03001414

34014494 <RCCEx_GetXSPICLKFreq>:
  * @retval XSPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */

static uint32_t RCCEx_GetXSPICLKFreq(uint32_t XSPIxSource)
{
34014494:	b580      	push	{r7, lr}
34014496:	b084      	sub	sp, #16
34014498:	af00      	add	r7, sp, #0
3401449a:	6078      	str	r0, [r7, #4]
  uint32_t xspi_frequency = RCC_PERIPH_FREQUENCY_NO;
3401449c:	2300      	movs	r3, #0
3401449e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
340144a0:	6878      	ldr	r0, [r7, #4]
340144a2:	f7f4 fc05 	bl	34008cb0 <LL_RCC_GetXSPIClockSource>
340144a6:	4603      	mov	r3, r0
340144a8:	4a76      	ldr	r2, [pc, #472]	@ (34014684 <RCCEx_GetXSPICLKFreq+0x1f0>)
340144aa:	4293      	cmp	r3, r2
340144ac:	f000 809d 	beq.w	340145ea <RCCEx_GetXSPICLKFreq+0x156>
340144b0:	4a74      	ldr	r2, [pc, #464]	@ (34014684 <RCCEx_GetXSPICLKFreq+0x1f0>)
340144b2:	4293      	cmp	r3, r2
340144b4:	f200 80dc 	bhi.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
340144b8:	4a73      	ldr	r2, [pc, #460]	@ (34014688 <RCCEx_GetXSPICLKFreq+0x1f4>)
340144ba:	4293      	cmp	r3, r2
340144bc:	f000 8095 	beq.w	340145ea <RCCEx_GetXSPICLKFreq+0x156>
340144c0:	4a71      	ldr	r2, [pc, #452]	@ (34014688 <RCCEx_GetXSPICLKFreq+0x1f4>)
340144c2:	4293      	cmp	r3, r2
340144c4:	f200 80d4 	bhi.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
340144c8:	4a70      	ldr	r2, [pc, #448]	@ (3401468c <RCCEx_GetXSPICLKFreq+0x1f8>)
340144ca:	4293      	cmp	r3, r2
340144cc:	f000 808d 	beq.w	340145ea <RCCEx_GetXSPICLKFreq+0x156>
340144d0:	4a6e      	ldr	r2, [pc, #440]	@ (3401468c <RCCEx_GetXSPICLKFreq+0x1f8>)
340144d2:	4293      	cmp	r3, r2
340144d4:	f200 80cc 	bhi.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
340144d8:	4a6d      	ldr	r2, [pc, #436]	@ (34014690 <RCCEx_GetXSPICLKFreq+0x1fc>)
340144da:	4293      	cmp	r3, r2
340144dc:	d041      	beq.n	34014562 <RCCEx_GetXSPICLKFreq+0xce>
340144de:	4a6c      	ldr	r2, [pc, #432]	@ (34014690 <RCCEx_GetXSPICLKFreq+0x1fc>)
340144e0:	4293      	cmp	r3, r2
340144e2:	f200 80c5 	bhi.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
340144e6:	4a6b      	ldr	r2, [pc, #428]	@ (34014694 <RCCEx_GetXSPICLKFreq+0x200>)
340144e8:	4293      	cmp	r3, r2
340144ea:	d03a      	beq.n	34014562 <RCCEx_GetXSPICLKFreq+0xce>
340144ec:	4a69      	ldr	r2, [pc, #420]	@ (34014694 <RCCEx_GetXSPICLKFreq+0x200>)
340144ee:	4293      	cmp	r3, r2
340144f0:	f200 80be 	bhi.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
340144f4:	4a68      	ldr	r2, [pc, #416]	@ (34014698 <RCCEx_GetXSPICLKFreq+0x204>)
340144f6:	4293      	cmp	r3, r2
340144f8:	d033      	beq.n	34014562 <RCCEx_GetXSPICLKFreq+0xce>
340144fa:	4a67      	ldr	r2, [pc, #412]	@ (34014698 <RCCEx_GetXSPICLKFreq+0x204>)
340144fc:	4293      	cmp	r3, r2
340144fe:	f200 80b7 	bhi.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
34014502:	4a66      	ldr	r2, [pc, #408]	@ (3401469c <RCCEx_GetXSPICLKFreq+0x208>)
34014504:	4293      	cmp	r3, r2
34014506:	d027      	beq.n	34014558 <RCCEx_GetXSPICLKFreq+0xc4>
34014508:	4a64      	ldr	r2, [pc, #400]	@ (3401469c <RCCEx_GetXSPICLKFreq+0x208>)
3401450a:	4293      	cmp	r3, r2
3401450c:	f200 80b0 	bhi.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
34014510:	4a63      	ldr	r2, [pc, #396]	@ (340146a0 <RCCEx_GetXSPICLKFreq+0x20c>)
34014512:	4293      	cmp	r3, r2
34014514:	d020      	beq.n	34014558 <RCCEx_GetXSPICLKFreq+0xc4>
34014516:	4a62      	ldr	r2, [pc, #392]	@ (340146a0 <RCCEx_GetXSPICLKFreq+0x20c>)
34014518:	4293      	cmp	r3, r2
3401451a:	f200 80a9 	bhi.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
3401451e:	4a61      	ldr	r2, [pc, #388]	@ (340146a4 <RCCEx_GetXSPICLKFreq+0x210>)
34014520:	4293      	cmp	r3, r2
34014522:	d019      	beq.n	34014558 <RCCEx_GetXSPICLKFreq+0xc4>
34014524:	4a5f      	ldr	r2, [pc, #380]	@ (340146a4 <RCCEx_GetXSPICLKFreq+0x210>)
34014526:	4293      	cmp	r3, r2
34014528:	f200 80a2 	bhi.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
3401452c:	4a5e      	ldr	r2, [pc, #376]	@ (340146a8 <RCCEx_GetXSPICLKFreq+0x214>)
3401452e:	4293      	cmp	r3, r2
34014530:	d00a      	beq.n	34014548 <RCCEx_GetXSPICLKFreq+0xb4>
34014532:	4a5d      	ldr	r2, [pc, #372]	@ (340146a8 <RCCEx_GetXSPICLKFreq+0x214>)
34014534:	4293      	cmp	r3, r2
34014536:	f200 809b 	bhi.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
3401453a:	4a5c      	ldr	r2, [pc, #368]	@ (340146ac <RCCEx_GetXSPICLKFreq+0x218>)
3401453c:	4293      	cmp	r3, r2
3401453e:	d003      	beq.n	34014548 <RCCEx_GetXSPICLKFreq+0xb4>
34014540:	4a5b      	ldr	r2, [pc, #364]	@ (340146b0 <RCCEx_GetXSPICLKFreq+0x21c>)
34014542:	4293      	cmp	r3, r2
34014544:	f040 8094 	bne.w	34014670 <RCCEx_GetXSPICLKFreq+0x1dc>
  {
    case LL_RCC_XSPI1_CLKSOURCE_HCLK:
    case LL_RCC_XSPI2_CLKSOURCE_HCLK:
    case LL_RCC_XSPI3_CLKSOURCE_HCLK:
      xspi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34014548:	f7f3 fba8 	bl	34007c9c <HAL_RCC_GetSysClockFreq>
3401454c:	4603      	mov	r3, r0
3401454e:	4618      	mov	r0, r3
34014550:	f7fc fc9c 	bl	34010e8c <RCCEx_GetHCLKFreq>
34014554:	60f8      	str	r0, [r7, #12]
      break;
34014556:	e090      	b.n	3401467a <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_CLKP:
    case LL_RCC_XSPI2_CLKSOURCE_CLKP:
    case LL_RCC_XSPI3_CLKSOURCE_CLKP:
      xspi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34014558:	2007      	movs	r0, #7
3401455a:	f7fc ff83 	bl	34011464 <RCCEx_GetCLKPCLKFreq>
3401455e:	60f8      	str	r0, [r7, #12]
      break;
34014560:	e08b      	b.n	3401467a <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_IC3:
    case LL_RCC_XSPI2_CLKSOURCE_IC3:
    case LL_RCC_XSPI3_CLKSOURCE_IC3:
      if (LL_RCC_IC3_IsEnabled() != 0U)
34014562:	f7f4 fe7d 	bl	34009260 <LL_RCC_IC3_IsEnabled>
34014566:	4603      	mov	r3, r0
34014568:	2b00      	cmp	r3, #0
3401456a:	f000 8083 	beq.w	34014674 <RCCEx_GetXSPICLKFreq+0x1e0>
      {
        ic_divider = LL_RCC_IC3_GetDivider();
3401456e:	f7f4 fe99 	bl	340092a4 <LL_RCC_IC3_GetDivider>
34014572:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
34014574:	f7f4 fe88 	bl	34009288 <LL_RCC_IC3_GetSource>
34014578:	4603      	mov	r3, r0
3401457a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401457e:	d029      	beq.n	340145d4 <RCCEx_GetXSPICLKFreq+0x140>
34014580:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014584:	d82f      	bhi.n	340145e6 <RCCEx_GetXSPICLKFreq+0x152>
34014586:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3401458a:	d01a      	beq.n	340145c2 <RCCEx_GetXSPICLKFreq+0x12e>
3401458c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014590:	d829      	bhi.n	340145e6 <RCCEx_GetXSPICLKFreq+0x152>
34014592:	2b00      	cmp	r3, #0
34014594:	d003      	beq.n	3401459e <RCCEx_GetXSPICLKFreq+0x10a>
34014596:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401459a:	d009      	beq.n	340145b0 <RCCEx_GetXSPICLKFreq+0x11c>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3401459c:	e023      	b.n	340145e6 <RCCEx_GetXSPICLKFreq+0x152>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3401459e:	f7fc fb5d 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
340145a2:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
340145a4:	68fa      	ldr	r2, [r7, #12]
340145a6:	68bb      	ldr	r3, [r7, #8]
340145a8:	fbb2 f3f3 	udiv	r3, r2, r3
340145ac:	60fb      	str	r3, [r7, #12]
            break;
340145ae:	e01b      	b.n	340145e8 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340145b0:	f7fc fb9a 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
340145b4:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
340145b6:	68fa      	ldr	r2, [r7, #12]
340145b8:	68bb      	ldr	r3, [r7, #8]
340145ba:	fbb2 f3f3 	udiv	r3, r2, r3
340145be:	60fb      	str	r3, [r7, #12]
            break;
340145c0:	e012      	b.n	340145e8 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340145c2:	f7fc fbd7 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
340145c6:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
340145c8:	68fa      	ldr	r2, [r7, #12]
340145ca:	68bb      	ldr	r3, [r7, #8]
340145cc:	fbb2 f3f3 	udiv	r3, r2, r3
340145d0:	60fb      	str	r3, [r7, #12]
            break;
340145d2:	e009      	b.n	340145e8 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340145d4:	f7fc fc14 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
340145d8:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
340145da:	68fa      	ldr	r2, [r7, #12]
340145dc:	68bb      	ldr	r3, [r7, #8]
340145de:	fbb2 f3f3 	udiv	r3, r2, r3
340145e2:	60fb      	str	r3, [r7, #12]
            break;
340145e4:	e000      	b.n	340145e8 <RCCEx_GetXSPICLKFreq+0x154>
            break;
340145e6:	bf00      	nop
        }
      }
      break;
340145e8:	e044      	b.n	34014674 <RCCEx_GetXSPICLKFreq+0x1e0>

    case LL_RCC_XSPI1_CLKSOURCE_IC4:
    case LL_RCC_XSPI2_CLKSOURCE_IC4:
    case LL_RCC_XSPI3_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
340145ea:	f7f4 fe79 	bl	340092e0 <LL_RCC_IC4_IsEnabled>
340145ee:	4603      	mov	r3, r0
340145f0:	2b00      	cmp	r3, #0
340145f2:	d041      	beq.n	34014678 <RCCEx_GetXSPICLKFreq+0x1e4>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
340145f4:	f7f4 fe96 	bl	34009324 <LL_RCC_IC4_GetDivider>
340145f8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
340145fa:	f7f4 fe85 	bl	34009308 <LL_RCC_IC4_GetSource>
340145fe:	4603      	mov	r3, r0
34014600:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014604:	d029      	beq.n	3401465a <RCCEx_GetXSPICLKFreq+0x1c6>
34014606:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3401460a:	d82f      	bhi.n	3401466c <RCCEx_GetXSPICLKFreq+0x1d8>
3401460c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014610:	d01a      	beq.n	34014648 <RCCEx_GetXSPICLKFreq+0x1b4>
34014612:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014616:	d829      	bhi.n	3401466c <RCCEx_GetXSPICLKFreq+0x1d8>
34014618:	2b00      	cmp	r3, #0
3401461a:	d003      	beq.n	34014624 <RCCEx_GetXSPICLKFreq+0x190>
3401461c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34014620:	d009      	beq.n	34014636 <RCCEx_GetXSPICLKFreq+0x1a2>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34014622:	e023      	b.n	3401466c <RCCEx_GetXSPICLKFreq+0x1d8>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34014624:	f7fc fb1a 	bl	34010c5c <HAL_RCCEx_GetPLL1CLKFreq>
34014628:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3401462a:	68fa      	ldr	r2, [r7, #12]
3401462c:	68bb      	ldr	r3, [r7, #8]
3401462e:	fbb2 f3f3 	udiv	r3, r2, r3
34014632:	60fb      	str	r3, [r7, #12]
            break;
34014634:	e01b      	b.n	3401466e <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34014636:	f7fc fb57 	bl	34010ce8 <HAL_RCCEx_GetPLL2CLKFreq>
3401463a:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3401463c:	68fa      	ldr	r2, [r7, #12]
3401463e:	68bb      	ldr	r3, [r7, #8]
34014640:	fbb2 f3f3 	udiv	r3, r2, r3
34014644:	60fb      	str	r3, [r7, #12]
            break;
34014646:	e012      	b.n	3401466e <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34014648:	f7fc fb94 	bl	34010d74 <HAL_RCCEx_GetPLL3CLKFreq>
3401464c:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3401464e:	68fa      	ldr	r2, [r7, #12]
34014650:	68bb      	ldr	r3, [r7, #8]
34014652:	fbb2 f3f3 	udiv	r3, r2, r3
34014656:	60fb      	str	r3, [r7, #12]
            break;
34014658:	e009      	b.n	3401466e <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3401465a:	f7fc fbd1 	bl	34010e00 <HAL_RCCEx_GetPLL4CLKFreq>
3401465e:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
34014660:	68fa      	ldr	r2, [r7, #12]
34014662:	68bb      	ldr	r3, [r7, #8]
34014664:	fbb2 f3f3 	udiv	r3, r2, r3
34014668:	60fb      	str	r3, [r7, #12]
            break;
3401466a:	e000      	b.n	3401466e <RCCEx_GetXSPICLKFreq+0x1da>
            break;
3401466c:	bf00      	nop
        }
      }
      break;
3401466e:	e003      	b.n	34014678 <RCCEx_GetXSPICLKFreq+0x1e4>

    default:
      /* Nothing to do */
      break;
34014670:	bf00      	nop
34014672:	e002      	b.n	3401467a <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
34014674:	bf00      	nop
34014676:	e000      	b.n	3401467a <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
34014678:	bf00      	nop
  }

  return xspi_frequency;
3401467a:	68fb      	ldr	r3, [r7, #12]
}
3401467c:	4618      	mov	r0, r3
3401467e:	3710      	adds	r7, #16
34014680:	46bd      	mov	sp, r7
34014682:	bd80      	pop	{r7, pc}
34014684:	03030814 	.word	0x03030814
34014688:	03030414 	.word	0x03030414
3401468c:	03030014 	.word	0x03030014
34014690:	03020814 	.word	0x03020814
34014694:	03020414 	.word	0x03020414
34014698:	03020014 	.word	0x03020014
3401469c:	03010814 	.word	0x03010814
340146a0:	03010414 	.word	0x03010414
340146a4:	03010014 	.word	0x03010014
340146a8:	03000814 	.word	0x03000814
340146ac:	03000014 	.word	0x03000014
340146b0:	03000414 	.word	0x03000414

340146b4 <HAL_RIF_RIMC_ConfigMasterAttributes>:
  *         This parameter can be one of @ref RIF_MASTER_INDEX
  * @param  pConfig Pointer on Master Isolation configuration structure
  * @retval None
  */
void HAL_RIF_RIMC_ConfigMasterAttributes(uint32_t MasterId, const RIMC_MasterConfig_t *pConfig)
{
340146b4:	b580      	push	{r7, lr}
340146b6:	b088      	sub	sp, #32
340146b8:	af00      	add	r7, sp, #0
340146ba:	6078      	str	r0, [r7, #4]
340146bc:	6039      	str	r1, [r7, #0]
  uint32_t master_cid;
  uint32_t rimc_attr_val;

  /* Check the parameter */
  assert_param(pConfig != (void *)NULL);
340146be:	683b      	ldr	r3, [r7, #0]
340146c0:	2b00      	cmp	r3, #0
340146c2:	d104      	bne.n	340146ce <HAL_RIF_RIMC_ConfigMasterAttributes+0x1a>
340146c4:	f240 1111 	movw	r1, #273	@ 0x111
340146c8:	484d      	ldr	r0, [pc, #308]	@ (34014800 <HAL_RIF_RIMC_ConfigMasterAttributes+0x14c>)
340146ca:	f7ed fb35 	bl	34001d38 <assert_failed>
  assert_param(IS_RIF_MASTER_INDEX(MasterId));
340146ce:	687b      	ldr	r3, [r7, #4]
340146d0:	2b00      	cmp	r3, #0
340146d2:	d028      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340146d4:	687b      	ldr	r3, [r7, #4]
340146d6:	2b01      	cmp	r3, #1
340146d8:	d025      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340146da:	687b      	ldr	r3, [r7, #4]
340146dc:	2b02      	cmp	r3, #2
340146de:	d022      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340146e0:	687b      	ldr	r3, [r7, #4]
340146e2:	2b03      	cmp	r3, #3
340146e4:	d01f      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340146e6:	687b      	ldr	r3, [r7, #4]
340146e8:	2b04      	cmp	r3, #4
340146ea:	d01c      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340146ec:	687b      	ldr	r3, [r7, #4]
340146ee:	2b05      	cmp	r3, #5
340146f0:	d019      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340146f2:	687b      	ldr	r3, [r7, #4]
340146f4:	2b06      	cmp	r3, #6
340146f6:	d016      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340146f8:	687b      	ldr	r3, [r7, #4]
340146fa:	2b07      	cmp	r3, #7
340146fc:	d013      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
340146fe:	687b      	ldr	r3, [r7, #4]
34014700:	2b08      	cmp	r3, #8
34014702:	d010      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
34014704:	687b      	ldr	r3, [r7, #4]
34014706:	2b09      	cmp	r3, #9
34014708:	d00d      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
3401470a:	687b      	ldr	r3, [r7, #4]
3401470c:	2b0a      	cmp	r3, #10
3401470e:	d00a      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
34014710:	687b      	ldr	r3, [r7, #4]
34014712:	2b0b      	cmp	r3, #11
34014714:	d007      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
34014716:	687b      	ldr	r3, [r7, #4]
34014718:	2b0c      	cmp	r3, #12
3401471a:	d004      	beq.n	34014726 <HAL_RIF_RIMC_ConfigMasterAttributes+0x72>
3401471c:	f44f 7189 	mov.w	r1, #274	@ 0x112
34014720:	4837      	ldr	r0, [pc, #220]	@ (34014800 <HAL_RIF_RIMC_ConfigMasterAttributes+0x14c>)
34014722:	f7ed fb09 	bl	34001d38 <assert_failed>
  assert_param(IS_RIF_SINGLE_CID(pConfig->MasterCID));
34014726:	683b      	ldr	r3, [r7, #0]
34014728:	681b      	ldr	r3, [r3, #0]
3401472a:	2b01      	cmp	r3, #1
3401472c:	d020      	beq.n	34014770 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
3401472e:	683b      	ldr	r3, [r7, #0]
34014730:	681b      	ldr	r3, [r3, #0]
34014732:	2b02      	cmp	r3, #2
34014734:	d01c      	beq.n	34014770 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
34014736:	683b      	ldr	r3, [r7, #0]
34014738:	681b      	ldr	r3, [r3, #0]
3401473a:	2b04      	cmp	r3, #4
3401473c:	d018      	beq.n	34014770 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
3401473e:	683b      	ldr	r3, [r7, #0]
34014740:	681b      	ldr	r3, [r3, #0]
34014742:	2b08      	cmp	r3, #8
34014744:	d014      	beq.n	34014770 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
34014746:	683b      	ldr	r3, [r7, #0]
34014748:	681b      	ldr	r3, [r3, #0]
3401474a:	2b10      	cmp	r3, #16
3401474c:	d010      	beq.n	34014770 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
3401474e:	683b      	ldr	r3, [r7, #0]
34014750:	681b      	ldr	r3, [r3, #0]
34014752:	2b20      	cmp	r3, #32
34014754:	d00c      	beq.n	34014770 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
34014756:	683b      	ldr	r3, [r7, #0]
34014758:	681b      	ldr	r3, [r3, #0]
3401475a:	2b40      	cmp	r3, #64	@ 0x40
3401475c:	d008      	beq.n	34014770 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
3401475e:	683b      	ldr	r3, [r7, #0]
34014760:	681b      	ldr	r3, [r3, #0]
34014762:	2b80      	cmp	r3, #128	@ 0x80
34014764:	d004      	beq.n	34014770 <HAL_RIF_RIMC_ConfigMasterAttributes+0xbc>
34014766:	f240 1113 	movw	r1, #275	@ 0x113
3401476a:	4825      	ldr	r0, [pc, #148]	@ (34014800 <HAL_RIF_RIMC_ConfigMasterAttributes+0x14c>)
3401476c:	f7ed fae4 	bl	34001d38 <assert_failed>
  assert_param(IS_RIF_MASTER_CID(pConfig->MasterCID));
34014770:	683b      	ldr	r3, [r7, #0]
34014772:	681b      	ldr	r3, [r3, #0]
34014774:	2b80      	cmp	r3, #128	@ 0x80
34014776:	d003      	beq.n	34014780 <HAL_RIF_RIMC_ConfigMasterAttributes+0xcc>
34014778:	683b      	ldr	r3, [r7, #0]
3401477a:	681b      	ldr	r3, [r3, #0]
3401477c:	2bff      	cmp	r3, #255	@ 0xff
3401477e:	d904      	bls.n	3401478a <HAL_RIF_RIMC_ConfigMasterAttributes+0xd6>
34014780:	f44f 718a 	mov.w	r1, #276	@ 0x114
34014784:	481e      	ldr	r0, [pc, #120]	@ (34014800 <HAL_RIF_RIMC_ConfigMasterAttributes+0x14c>)
34014786:	f7ed fad7 	bl	34001d38 <assert_failed>
  assert_param(IS_RIF_SEC_PRIV_ATTRIBUTE(pConfig->SecPriv));
3401478a:	683b      	ldr	r3, [r7, #0]
3401478c:	685b      	ldr	r3, [r3, #4]
3401478e:	2b03      	cmp	r3, #3
34014790:	d904      	bls.n	3401479c <HAL_RIF_RIMC_ConfigMasterAttributes+0xe8>
34014792:	f240 1115 	movw	r1, #277	@ 0x115
34014796:	481a      	ldr	r0, [pc, #104]	@ (34014800 <HAL_RIF_RIMC_ConfigMasterAttributes+0x14c>)
34014798:	f7ed face 	bl	34001d38 <assert_failed>

  master_cid = POSITION_VAL(pConfig->MasterCID);
3401479c:	683b      	ldr	r3, [r7, #0]
3401479e:	681b      	ldr	r3, [r3, #0]
340147a0:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
340147a2:	693b      	ldr	r3, [r7, #16]
340147a4:	fa93 f3a3 	rbit	r3, r3
340147a8:	60fb      	str	r3, [r7, #12]
  return result;
340147aa:	68fb      	ldr	r3, [r7, #12]
340147ac:	617b      	str	r3, [r7, #20]
  if (value == 0U)
340147ae:	697b      	ldr	r3, [r7, #20]
340147b0:	2b00      	cmp	r3, #0
340147b2:	d101      	bne.n	340147b8 <HAL_RIF_RIMC_ConfigMasterAttributes+0x104>
    return 32U;
340147b4:	2320      	movs	r3, #32
340147b6:	e003      	b.n	340147c0 <HAL_RIF_RIMC_ConfigMasterAttributes+0x10c>
  return __builtin_clz(value);
340147b8:	697b      	ldr	r3, [r7, #20]
340147ba:	fab3 f383 	clz	r3, r3
340147be:	b2db      	uxtb	r3, r3
340147c0:	61fb      	str	r3, [r7, #28]
  rimc_attr_val = RIFSC->RIMC_ATTRx[MasterId];
340147c2:	4a10      	ldr	r2, [pc, #64]	@ (34014804 <HAL_RIF_RIMC_ConfigMasterAttributes+0x150>)
340147c4:	687b      	ldr	r3, [r7, #4]
340147c6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
340147ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
340147ce:	61bb      	str	r3, [r7, #24]
  rimc_attr_val &= (~(RIFSC_RIMC_ATTRx_MCID | RIFSC_RIMC_ATTRx_MPRIV | RIFSC_RIMC_ATTRx_MSEC));
340147d0:	69bb      	ldr	r3, [r7, #24]
340147d2:	f423 735c 	bic.w	r3, r3, #880	@ 0x370
340147d6:	61bb      	str	r3, [r7, #24]
  rimc_attr_val |= ((master_cid << RIFSC_RIMC_ATTRx_MCID_Pos) | (pConfig->SecPriv << RIFSC_RIMC_ATTRx_MSEC_Pos));
340147d8:	69fb      	ldr	r3, [r7, #28]
340147da:	011a      	lsls	r2, r3, #4
340147dc:	683b      	ldr	r3, [r7, #0]
340147de:	685b      	ldr	r3, [r3, #4]
340147e0:	021b      	lsls	r3, r3, #8
340147e2:	4313      	orrs	r3, r2
340147e4:	69ba      	ldr	r2, [r7, #24]
340147e6:	4313      	orrs	r3, r2
340147e8:	61bb      	str	r3, [r7, #24]
  RIFSC->RIMC_ATTRx[MasterId] = rimc_attr_val;
340147ea:	4906      	ldr	r1, [pc, #24]	@ (34014804 <HAL_RIF_RIMC_ConfigMasterAttributes+0x150>)
340147ec:	687b      	ldr	r3, [r7, #4]
340147ee:	f503 7341 	add.w	r3, r3, #772	@ 0x304
340147f2:	69ba      	ldr	r2, [r7, #24]
340147f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
340147f8:	bf00      	nop
340147fa:	3720      	adds	r7, #32
340147fc:	46bd      	mov	sp, r7
340147fe:	bd80      	pop	{r7, pc}
34014800:	3401ea1c 	.word	0x3401ea1c
34014804:	54024000 	.word	0x54024000

34014808 <HAL_RIF_RISC_SetSlaveSecureAttributes>:
  * @param  SecPriv specifies the security and privilege attributes of the peripheral.
  *         This parameter can be one or a combination of @ref RIF_SEC_PRIV
  * @retval None
  */
void HAL_RIF_RISC_SetSlaveSecureAttributes(uint32_t PeriphId, uint32_t SecPriv)
{
34014808:	b580      	push	{r7, lr}
3401480a:	b084      	sub	sp, #16
3401480c:	af00      	add	r7, sp, #0
3401480e:	6078      	str	r0, [r7, #4]
34014810:	6039      	str	r1, [r7, #0]
  __IO uint32_t sec_reg_val;

  assert_param(IS_RIF_RISC_PERIPH_INDEX(PeriphId) || IS_RIF_RCC_PERIPH_INDEX(PeriphId));
34014812:	687b      	ldr	r3, [r7, #4]
34014814:	2b00      	cmp	r3, #0
34014816:	f000 82c6 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401481a:	687b      	ldr	r3, [r7, #4]
3401481c:	2b01      	cmp	r3, #1
3401481e:	f000 82c2 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014822:	687b      	ldr	r3, [r7, #4]
34014824:	2b02      	cmp	r3, #2
34014826:	f000 82be 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401482a:	687b      	ldr	r3, [r7, #4]
3401482c:	2b03      	cmp	r3, #3
3401482e:	f000 82ba 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014832:	687b      	ldr	r3, [r7, #4]
34014834:	2b04      	cmp	r3, #4
34014836:	f000 82b6 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401483a:	687b      	ldr	r3, [r7, #4]
3401483c:	2b05      	cmp	r3, #5
3401483e:	f000 82b2 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014842:	687b      	ldr	r3, [r7, #4]
34014844:	2b06      	cmp	r3, #6
34014846:	f000 82ae 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401484a:	687b      	ldr	r3, [r7, #4]
3401484c:	2b08      	cmp	r3, #8
3401484e:	f000 82aa 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014852:	687b      	ldr	r3, [r7, #4]
34014854:	2b09      	cmp	r3, #9
34014856:	f000 82a6 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401485a:	687b      	ldr	r3, [r7, #4]
3401485c:	2b0a      	cmp	r3, #10
3401485e:	f000 82a2 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014862:	687b      	ldr	r3, [r7, #4]
34014864:	2b0b      	cmp	r3, #11
34014866:	f000 829e 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401486a:	687b      	ldr	r3, [r7, #4]
3401486c:	2b0c      	cmp	r3, #12
3401486e:	f000 829a 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014872:	687b      	ldr	r3, [r7, #4]
34014874:	2b0d      	cmp	r3, #13
34014876:	f000 8296 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401487a:	687b      	ldr	r3, [r7, #4]
3401487c:	2b0e      	cmp	r3, #14
3401487e:	f000 8292 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014882:	687b      	ldr	r3, [r7, #4]
34014884:	2b0f      	cmp	r3, #15
34014886:	f000 828e 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401488a:	687b      	ldr	r3, [r7, #4]
3401488c:	2b10      	cmp	r3, #16
3401488e:	f000 828a 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014892:	687b      	ldr	r3, [r7, #4]
34014894:	2b11      	cmp	r3, #17
34014896:	f000 8286 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401489a:	687b      	ldr	r3, [r7, #4]
3401489c:	2b12      	cmp	r3, #18
3401489e:	f000 8282 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148a2:	687b      	ldr	r3, [r7, #4]
340148a4:	2b13      	cmp	r3, #19
340148a6:	f000 827e 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148aa:	687b      	ldr	r3, [r7, #4]
340148ac:	2b14      	cmp	r3, #20
340148ae:	f000 827a 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148b2:	687b      	ldr	r3, [r7, #4]
340148b4:	2b15      	cmp	r3, #21
340148b6:	f000 8276 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148ba:	687b      	ldr	r3, [r7, #4]
340148bc:	2b16      	cmp	r3, #22
340148be:	f000 8272 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148c2:	687b      	ldr	r3, [r7, #4]
340148c4:	2b17      	cmp	r3, #23
340148c6:	f000 826e 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148ca:	687b      	ldr	r3, [r7, #4]
340148cc:	2b18      	cmp	r3, #24
340148ce:	f000 826a 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148d2:	687b      	ldr	r3, [r7, #4]
340148d4:	2b19      	cmp	r3, #25
340148d6:	f000 8266 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148da:	687b      	ldr	r3, [r7, #4]
340148dc:	2b1a      	cmp	r3, #26
340148de:	f000 8262 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148e2:	687b      	ldr	r3, [r7, #4]
340148e4:	2b1b      	cmp	r3, #27
340148e6:	f000 825e 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148ea:	687b      	ldr	r3, [r7, #4]
340148ec:	2b1c      	cmp	r3, #28
340148ee:	f000 825a 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148f2:	687b      	ldr	r3, [r7, #4]
340148f4:	2b1d      	cmp	r3, #29
340148f6:	f000 8256 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340148fa:	687b      	ldr	r3, [r7, #4]
340148fc:	2b1e      	cmp	r3, #30
340148fe:	f000 8252 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014902:	687b      	ldr	r3, [r7, #4]
34014904:	2b1f      	cmp	r3, #31
34014906:	f000 824e 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401490a:	687b      	ldr	r3, [r7, #4]
3401490c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34014910:	f000 8249 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014914:	687b      	ldr	r3, [r7, #4]
34014916:	4aa0      	ldr	r2, [pc, #640]	@ (34014b98 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x390>)
34014918:	4293      	cmp	r3, r2
3401491a:	f000 8244 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401491e:	687b      	ldr	r3, [r7, #4]
34014920:	4a9e      	ldr	r2, [pc, #632]	@ (34014b9c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x394>)
34014922:	4293      	cmp	r3, r2
34014924:	f000 823f 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014928:	687b      	ldr	r3, [r7, #4]
3401492a:	4a9d      	ldr	r2, [pc, #628]	@ (34014ba0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x398>)
3401492c:	4293      	cmp	r3, r2
3401492e:	f000 823a 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014932:	687b      	ldr	r3, [r7, #4]
34014934:	4a9b      	ldr	r2, [pc, #620]	@ (34014ba4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x39c>)
34014936:	4293      	cmp	r3, r2
34014938:	f000 8235 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401493c:	687b      	ldr	r3, [r7, #4]
3401493e:	4a9a      	ldr	r2, [pc, #616]	@ (34014ba8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3a0>)
34014940:	4293      	cmp	r3, r2
34014942:	f000 8230 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014946:	687b      	ldr	r3, [r7, #4]
34014948:	4a98      	ldr	r2, [pc, #608]	@ (34014bac <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3a4>)
3401494a:	4293      	cmp	r3, r2
3401494c:	f000 822b 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014950:	687b      	ldr	r3, [r7, #4]
34014952:	4a97      	ldr	r2, [pc, #604]	@ (34014bb0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3a8>)
34014954:	4293      	cmp	r3, r2
34014956:	f000 8226 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401495a:	687b      	ldr	r3, [r7, #4]
3401495c:	4a95      	ldr	r2, [pc, #596]	@ (34014bb4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3ac>)
3401495e:	4293      	cmp	r3, r2
34014960:	f000 8221 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014964:	687b      	ldr	r3, [r7, #4]
34014966:	4a94      	ldr	r2, [pc, #592]	@ (34014bb8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3b0>)
34014968:	4293      	cmp	r3, r2
3401496a:	f000 821c 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401496e:	687b      	ldr	r3, [r7, #4]
34014970:	4a92      	ldr	r2, [pc, #584]	@ (34014bbc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3b4>)
34014972:	4293      	cmp	r3, r2
34014974:	f000 8217 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014978:	687b      	ldr	r3, [r7, #4]
3401497a:	4a91      	ldr	r2, [pc, #580]	@ (34014bc0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3b8>)
3401497c:	4293      	cmp	r3, r2
3401497e:	f000 8212 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014982:	687b      	ldr	r3, [r7, #4]
34014984:	4a8f      	ldr	r2, [pc, #572]	@ (34014bc4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3bc>)
34014986:	4293      	cmp	r3, r2
34014988:	f000 820d 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
3401498c:	687b      	ldr	r3, [r7, #4]
3401498e:	4a8e      	ldr	r2, [pc, #568]	@ (34014bc8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3c0>)
34014990:	4293      	cmp	r3, r2
34014992:	f000 8208 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014996:	687b      	ldr	r3, [r7, #4]
34014998:	4a8c      	ldr	r2, [pc, #560]	@ (34014bcc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3c4>)
3401499a:	4293      	cmp	r3, r2
3401499c:	f000 8203 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340149a0:	687b      	ldr	r3, [r7, #4]
340149a2:	4a8b      	ldr	r2, [pc, #556]	@ (34014bd0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3c8>)
340149a4:	4293      	cmp	r3, r2
340149a6:	f000 81fe 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340149aa:	687b      	ldr	r3, [r7, #4]
340149ac:	4a89      	ldr	r2, [pc, #548]	@ (34014bd4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3cc>)
340149ae:	4293      	cmp	r3, r2
340149b0:	f000 81f9 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340149b4:	687b      	ldr	r3, [r7, #4]
340149b6:	4a88      	ldr	r2, [pc, #544]	@ (34014bd8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3d0>)
340149b8:	4293      	cmp	r3, r2
340149ba:	f000 81f4 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340149be:	687b      	ldr	r3, [r7, #4]
340149c0:	4a86      	ldr	r2, [pc, #536]	@ (34014bdc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3d4>)
340149c2:	4293      	cmp	r3, r2
340149c4:	f000 81ef 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340149c8:	687b      	ldr	r3, [r7, #4]
340149ca:	4a85      	ldr	r2, [pc, #532]	@ (34014be0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3d8>)
340149cc:	4293      	cmp	r3, r2
340149ce:	f000 81ea 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340149d2:	687b      	ldr	r3, [r7, #4]
340149d4:	4a83      	ldr	r2, [pc, #524]	@ (34014be4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3dc>)
340149d6:	4293      	cmp	r3, r2
340149d8:	f000 81e5 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340149dc:	687b      	ldr	r3, [r7, #4]
340149de:	4a82      	ldr	r2, [pc, #520]	@ (34014be8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3e0>)
340149e0:	4293      	cmp	r3, r2
340149e2:	f000 81e0 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340149e6:	687b      	ldr	r3, [r7, #4]
340149e8:	4a80      	ldr	r2, [pc, #512]	@ (34014bec <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3e4>)
340149ea:	4293      	cmp	r3, r2
340149ec:	f000 81db 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340149f0:	687b      	ldr	r3, [r7, #4]
340149f2:	4a7f      	ldr	r2, [pc, #508]	@ (34014bf0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3e8>)
340149f4:	4293      	cmp	r3, r2
340149f6:	f000 81d6 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
340149fa:	687b      	ldr	r3, [r7, #4]
340149fc:	4a7d      	ldr	r2, [pc, #500]	@ (34014bf4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3ec>)
340149fe:	4293      	cmp	r3, r2
34014a00:	f000 81d1 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a04:	687b      	ldr	r3, [r7, #4]
34014a06:	4a7c      	ldr	r2, [pc, #496]	@ (34014bf8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3f0>)
34014a08:	4293      	cmp	r3, r2
34014a0a:	f000 81cc 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a0e:	687b      	ldr	r3, [r7, #4]
34014a10:	4a7a      	ldr	r2, [pc, #488]	@ (34014bfc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3f4>)
34014a12:	4293      	cmp	r3, r2
34014a14:	f000 81c7 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a18:	687b      	ldr	r3, [r7, #4]
34014a1a:	4a79      	ldr	r2, [pc, #484]	@ (34014c00 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3f8>)
34014a1c:	4293      	cmp	r3, r2
34014a1e:	f000 81c2 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a22:	687b      	ldr	r3, [r7, #4]
34014a24:	4a77      	ldr	r2, [pc, #476]	@ (34014c04 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3fc>)
34014a26:	4293      	cmp	r3, r2
34014a28:	f000 81bd 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a2c:	687b      	ldr	r3, [r7, #4]
34014a2e:	4a76      	ldr	r2, [pc, #472]	@ (34014c08 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x400>)
34014a30:	4293      	cmp	r3, r2
34014a32:	f000 81b8 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a36:	687b      	ldr	r3, [r7, #4]
34014a38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34014a3c:	f000 81b3 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a40:	687b      	ldr	r3, [r7, #4]
34014a42:	4a72      	ldr	r2, [pc, #456]	@ (34014c0c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x404>)
34014a44:	4293      	cmp	r3, r2
34014a46:	f000 81ae 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a4a:	687b      	ldr	r3, [r7, #4]
34014a4c:	4a70      	ldr	r2, [pc, #448]	@ (34014c10 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x408>)
34014a4e:	4293      	cmp	r3, r2
34014a50:	f000 81a9 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a54:	687b      	ldr	r3, [r7, #4]
34014a56:	4a6f      	ldr	r2, [pc, #444]	@ (34014c14 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x40c>)
34014a58:	4293      	cmp	r3, r2
34014a5a:	f000 81a4 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a5e:	687b      	ldr	r3, [r7, #4]
34014a60:	4a6d      	ldr	r2, [pc, #436]	@ (34014c18 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x410>)
34014a62:	4293      	cmp	r3, r2
34014a64:	f000 819f 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a68:	687b      	ldr	r3, [r7, #4]
34014a6a:	4a6c      	ldr	r2, [pc, #432]	@ (34014c1c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x414>)
34014a6c:	4293      	cmp	r3, r2
34014a6e:	f000 819a 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a72:	687b      	ldr	r3, [r7, #4]
34014a74:	4a6a      	ldr	r2, [pc, #424]	@ (34014c20 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x418>)
34014a76:	4293      	cmp	r3, r2
34014a78:	f000 8195 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a7c:	687b      	ldr	r3, [r7, #4]
34014a7e:	4a69      	ldr	r2, [pc, #420]	@ (34014c24 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x41c>)
34014a80:	4293      	cmp	r3, r2
34014a82:	f000 8190 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a86:	687b      	ldr	r3, [r7, #4]
34014a88:	4a67      	ldr	r2, [pc, #412]	@ (34014c28 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x420>)
34014a8a:	4293      	cmp	r3, r2
34014a8c:	f000 818b 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a90:	687b      	ldr	r3, [r7, #4]
34014a92:	4a66      	ldr	r2, [pc, #408]	@ (34014c2c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x424>)
34014a94:	4293      	cmp	r3, r2
34014a96:	f000 8186 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014a9a:	687b      	ldr	r3, [r7, #4]
34014a9c:	4a64      	ldr	r2, [pc, #400]	@ (34014c30 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x428>)
34014a9e:	4293      	cmp	r3, r2
34014aa0:	f000 8181 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014aa4:	687b      	ldr	r3, [r7, #4]
34014aa6:	4a63      	ldr	r2, [pc, #396]	@ (34014c34 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x42c>)
34014aa8:	4293      	cmp	r3, r2
34014aaa:	f000 817c 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014aae:	687b      	ldr	r3, [r7, #4]
34014ab0:	4a61      	ldr	r2, [pc, #388]	@ (34014c38 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x430>)
34014ab2:	4293      	cmp	r3, r2
34014ab4:	f000 8177 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ab8:	687b      	ldr	r3, [r7, #4]
34014aba:	4a60      	ldr	r2, [pc, #384]	@ (34014c3c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x434>)
34014abc:	4293      	cmp	r3, r2
34014abe:	f000 8172 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ac2:	687b      	ldr	r3, [r7, #4]
34014ac4:	4a5e      	ldr	r2, [pc, #376]	@ (34014c40 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x438>)
34014ac6:	4293      	cmp	r3, r2
34014ac8:	f000 816d 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014acc:	687b      	ldr	r3, [r7, #4]
34014ace:	4a5d      	ldr	r2, [pc, #372]	@ (34014c44 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x43c>)
34014ad0:	4293      	cmp	r3, r2
34014ad2:	f000 8168 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ad6:	687b      	ldr	r3, [r7, #4]
34014ad8:	4a5b      	ldr	r2, [pc, #364]	@ (34014c48 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x440>)
34014ada:	4293      	cmp	r3, r2
34014adc:	f000 8163 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ae0:	687b      	ldr	r3, [r7, #4]
34014ae2:	4a5a      	ldr	r2, [pc, #360]	@ (34014c4c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x444>)
34014ae4:	4293      	cmp	r3, r2
34014ae6:	f000 815e 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014aea:	687b      	ldr	r3, [r7, #4]
34014aec:	4a58      	ldr	r2, [pc, #352]	@ (34014c50 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x448>)
34014aee:	4293      	cmp	r3, r2
34014af0:	f000 8159 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014af4:	687b      	ldr	r3, [r7, #4]
34014af6:	4a57      	ldr	r2, [pc, #348]	@ (34014c54 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x44c>)
34014af8:	4293      	cmp	r3, r2
34014afa:	f000 8154 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014afe:	687b      	ldr	r3, [r7, #4]
34014b00:	4a55      	ldr	r2, [pc, #340]	@ (34014c58 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x450>)
34014b02:	4293      	cmp	r3, r2
34014b04:	f000 814f 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b08:	687b      	ldr	r3, [r7, #4]
34014b0a:	4a54      	ldr	r2, [pc, #336]	@ (34014c5c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x454>)
34014b0c:	4293      	cmp	r3, r2
34014b0e:	f000 814a 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b12:	687b      	ldr	r3, [r7, #4]
34014b14:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34014b18:	f000 8145 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b1c:	687b      	ldr	r3, [r7, #4]
34014b1e:	4a50      	ldr	r2, [pc, #320]	@ (34014c60 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x458>)
34014b20:	4293      	cmp	r3, r2
34014b22:	f000 8140 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b26:	687b      	ldr	r3, [r7, #4]
34014b28:	4a4e      	ldr	r2, [pc, #312]	@ (34014c64 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x45c>)
34014b2a:	4293      	cmp	r3, r2
34014b2c:	f000 813b 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b30:	687b      	ldr	r3, [r7, #4]
34014b32:	4a4d      	ldr	r2, [pc, #308]	@ (34014c68 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x460>)
34014b34:	4293      	cmp	r3, r2
34014b36:	f000 8136 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b3a:	687b      	ldr	r3, [r7, #4]
34014b3c:	4a4b      	ldr	r2, [pc, #300]	@ (34014c6c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x464>)
34014b3e:	4293      	cmp	r3, r2
34014b40:	f000 8131 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b44:	687b      	ldr	r3, [r7, #4]
34014b46:	4a4a      	ldr	r2, [pc, #296]	@ (34014c70 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x468>)
34014b48:	4293      	cmp	r3, r2
34014b4a:	f000 812c 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b4e:	687b      	ldr	r3, [r7, #4]
34014b50:	4a48      	ldr	r2, [pc, #288]	@ (34014c74 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x46c>)
34014b52:	4293      	cmp	r3, r2
34014b54:	f000 8127 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b58:	687b      	ldr	r3, [r7, #4]
34014b5a:	4a47      	ldr	r2, [pc, #284]	@ (34014c78 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x470>)
34014b5c:	4293      	cmp	r3, r2
34014b5e:	f000 8122 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b62:	687b      	ldr	r3, [r7, #4]
34014b64:	4a45      	ldr	r2, [pc, #276]	@ (34014c7c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x474>)
34014b66:	4293      	cmp	r3, r2
34014b68:	f000 811d 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b6c:	687b      	ldr	r3, [r7, #4]
34014b6e:	4a44      	ldr	r2, [pc, #272]	@ (34014c80 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x478>)
34014b70:	4293      	cmp	r3, r2
34014b72:	f000 8118 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b76:	687b      	ldr	r3, [r7, #4]
34014b78:	4a42      	ldr	r2, [pc, #264]	@ (34014c84 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x47c>)
34014b7a:	4293      	cmp	r3, r2
34014b7c:	f000 8113 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b80:	687b      	ldr	r3, [r7, #4]
34014b82:	4a41      	ldr	r2, [pc, #260]	@ (34014c88 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x480>)
34014b84:	4293      	cmp	r3, r2
34014b86:	f000 810e 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b8a:	687b      	ldr	r3, [r7, #4]
34014b8c:	4a3f      	ldr	r2, [pc, #252]	@ (34014c8c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x484>)
34014b8e:	4293      	cmp	r3, r2
34014b90:	f000 8109 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014b94:	e07c      	b.n	34014c90 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x488>
34014b96:	bf00      	nop
34014b98:	10000001 	.word	0x10000001
34014b9c:	10000002 	.word	0x10000002
34014ba0:	10000003 	.word	0x10000003
34014ba4:	10000004 	.word	0x10000004
34014ba8:	10000005 	.word	0x10000005
34014bac:	10000006 	.word	0x10000006
34014bb0:	10000007 	.word	0x10000007
34014bb4:	10000008 	.word	0x10000008
34014bb8:	10000009 	.word	0x10000009
34014bbc:	1000000a 	.word	0x1000000a
34014bc0:	1000000b 	.word	0x1000000b
34014bc4:	1000000c 	.word	0x1000000c
34014bc8:	1000000d 	.word	0x1000000d
34014bcc:	1000000e 	.word	0x1000000e
34014bd0:	1000000f 	.word	0x1000000f
34014bd4:	10000010 	.word	0x10000010
34014bd8:	10000011 	.word	0x10000011
34014bdc:	10000012 	.word	0x10000012
34014be0:	10000013 	.word	0x10000013
34014be4:	10000014 	.word	0x10000014
34014be8:	10000015 	.word	0x10000015
34014bec:	10000016 	.word	0x10000016
34014bf0:	10000017 	.word	0x10000017
34014bf4:	10000018 	.word	0x10000018
34014bf8:	10000019 	.word	0x10000019
34014bfc:	1000001a 	.word	0x1000001a
34014c00:	1000001c 	.word	0x1000001c
34014c04:	1000001d 	.word	0x1000001d
34014c08:	1000001e 	.word	0x1000001e
34014c0c:	20000001 	.word	0x20000001
34014c10:	20000003 	.word	0x20000003
34014c14:	20000004 	.word	0x20000004
34014c18:	20000005 	.word	0x20000005
34014c1c:	2000000c 	.word	0x2000000c
34014c20:	2000000d 	.word	0x2000000d
34014c24:	2000000e 	.word	0x2000000e
34014c28:	2000000f 	.word	0x2000000f
34014c2c:	20000010 	.word	0x20000010
34014c30:	20000011 	.word	0x20000011
34014c34:	20000012 	.word	0x20000012
34014c38:	20000013 	.word	0x20000013
34014c3c:	20000014 	.word	0x20000014
34014c40:	20000016 	.word	0x20000016
34014c44:	20000017 	.word	0x20000017
34014c48:	20000018 	.word	0x20000018
34014c4c:	20000019 	.word	0x20000019
34014c50:	2000001a 	.word	0x2000001a
34014c54:	2000001c 	.word	0x2000001c
34014c58:	2000001d 	.word	0x2000001d
34014c5c:	2000001e 	.word	0x2000001e
34014c60:	30000001 	.word	0x30000001
34014c64:	30000002 	.word	0x30000002
34014c68:	30000003 	.word	0x30000003
34014c6c:	30000004 	.word	0x30000004
34014c70:	30000005 	.word	0x30000005
34014c74:	30000006 	.word	0x30000006
34014c78:	30000007 	.word	0x30000007
34014c7c:	30000008 	.word	0x30000008
34014c80:	3000000a 	.word	0x3000000a
34014c84:	40000002 	.word	0x40000002
34014c88:	40000003 	.word	0x40000003
34014c8c:	40000005 	.word	0x40000005
34014c90:	687b      	ldr	r3, [r7, #4]
34014c92:	4a6d      	ldr	r2, [pc, #436]	@ (34014e48 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x640>)
34014c94:	4293      	cmp	r3, r2
34014c96:	f000 8086 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014c9a:	687b      	ldr	r3, [r7, #4]
34014c9c:	4a6b      	ldr	r2, [pc, #428]	@ (34014e4c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x644>)
34014c9e:	4293      	cmp	r3, r2
34014ca0:	f000 8081 	beq.w	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ca4:	687b      	ldr	r3, [r7, #4]
34014ca6:	4a6a      	ldr	r2, [pc, #424]	@ (34014e50 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x648>)
34014ca8:	4293      	cmp	r3, r2
34014caa:	d07c      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cac:	687b      	ldr	r3, [r7, #4]
34014cae:	4a69      	ldr	r2, [pc, #420]	@ (34014e54 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x64c>)
34014cb0:	4293      	cmp	r3, r2
34014cb2:	d078      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cb4:	687b      	ldr	r3, [r7, #4]
34014cb6:	4a68      	ldr	r2, [pc, #416]	@ (34014e58 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x650>)
34014cb8:	4293      	cmp	r3, r2
34014cba:	d074      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cbc:	687b      	ldr	r3, [r7, #4]
34014cbe:	4a67      	ldr	r2, [pc, #412]	@ (34014e5c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x654>)
34014cc0:	4293      	cmp	r3, r2
34014cc2:	d070      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cc4:	687b      	ldr	r3, [r7, #4]
34014cc6:	4a66      	ldr	r2, [pc, #408]	@ (34014e60 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x658>)
34014cc8:	4293      	cmp	r3, r2
34014cca:	d06c      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ccc:	687b      	ldr	r3, [r7, #4]
34014cce:	4a65      	ldr	r2, [pc, #404]	@ (34014e64 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x65c>)
34014cd0:	4293      	cmp	r3, r2
34014cd2:	d068      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cd4:	687b      	ldr	r3, [r7, #4]
34014cd6:	4a64      	ldr	r2, [pc, #400]	@ (34014e68 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x660>)
34014cd8:	4293      	cmp	r3, r2
34014cda:	d064      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cdc:	687b      	ldr	r3, [r7, #4]
34014cde:	4a63      	ldr	r2, [pc, #396]	@ (34014e6c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x664>)
34014ce0:	4293      	cmp	r3, r2
34014ce2:	d060      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014ce4:	687b      	ldr	r3, [r7, #4]
34014ce6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
34014cea:	d05c      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cec:	687b      	ldr	r3, [r7, #4]
34014cee:	4a60      	ldr	r2, [pc, #384]	@ (34014e70 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x668>)
34014cf0:	4293      	cmp	r3, r2
34014cf2:	d058      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cf4:	687b      	ldr	r3, [r7, #4]
34014cf6:	4a5f      	ldr	r2, [pc, #380]	@ (34014e74 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x66c>)
34014cf8:	4293      	cmp	r3, r2
34014cfa:	d054      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014cfc:	687b      	ldr	r3, [r7, #4]
34014cfe:	4a5e      	ldr	r2, [pc, #376]	@ (34014e78 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x670>)
34014d00:	4293      	cmp	r3, r2
34014d02:	d050      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d04:	687b      	ldr	r3, [r7, #4]
34014d06:	4a5d      	ldr	r2, [pc, #372]	@ (34014e7c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x674>)
34014d08:	4293      	cmp	r3, r2
34014d0a:	d04c      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d0c:	687b      	ldr	r3, [r7, #4]
34014d0e:	4a5c      	ldr	r2, [pc, #368]	@ (34014e80 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x678>)
34014d10:	4293      	cmp	r3, r2
34014d12:	d048      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d14:	687b      	ldr	r3, [r7, #4]
34014d16:	4a5b      	ldr	r2, [pc, #364]	@ (34014e84 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x67c>)
34014d18:	4293      	cmp	r3, r2
34014d1a:	d044      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d1c:	687b      	ldr	r3, [r7, #4]
34014d1e:	4a5a      	ldr	r2, [pc, #360]	@ (34014e88 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x680>)
34014d20:	4293      	cmp	r3, r2
34014d22:	d040      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d24:	687b      	ldr	r3, [r7, #4]
34014d26:	4a59      	ldr	r2, [pc, #356]	@ (34014e8c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x684>)
34014d28:	4293      	cmp	r3, r2
34014d2a:	d03c      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d2c:	687b      	ldr	r3, [r7, #4]
34014d2e:	4a58      	ldr	r2, [pc, #352]	@ (34014e90 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x688>)
34014d30:	4293      	cmp	r3, r2
34014d32:	d038      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d34:	687b      	ldr	r3, [r7, #4]
34014d36:	4a57      	ldr	r2, [pc, #348]	@ (34014e94 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x68c>)
34014d38:	4293      	cmp	r3, r2
34014d3a:	d034      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d3c:	687b      	ldr	r3, [r7, #4]
34014d3e:	4a56      	ldr	r2, [pc, #344]	@ (34014e98 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x690>)
34014d40:	4293      	cmp	r3, r2
34014d42:	d030      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d44:	687b      	ldr	r3, [r7, #4]
34014d46:	4a55      	ldr	r2, [pc, #340]	@ (34014e9c <HAL_RIF_RISC_SetSlaveSecureAttributes+0x694>)
34014d48:	4293      	cmp	r3, r2
34014d4a:	d02c      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d4c:	687b      	ldr	r3, [r7, #4]
34014d4e:	4a54      	ldr	r2, [pc, #336]	@ (34014ea0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x698>)
34014d50:	4293      	cmp	r3, r2
34014d52:	d028      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d54:	687b      	ldr	r3, [r7, #4]
34014d56:	4a53      	ldr	r2, [pc, #332]	@ (34014ea4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x69c>)
34014d58:	4293      	cmp	r3, r2
34014d5a:	d024      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d5c:	687b      	ldr	r3, [r7, #4]
34014d5e:	4a52      	ldr	r2, [pc, #328]	@ (34014ea8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6a0>)
34014d60:	4293      	cmp	r3, r2
34014d62:	d020      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d64:	687b      	ldr	r3, [r7, #4]
34014d66:	4a51      	ldr	r2, [pc, #324]	@ (34014eac <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6a4>)
34014d68:	4293      	cmp	r3, r2
34014d6a:	d01c      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d6c:	687b      	ldr	r3, [r7, #4]
34014d6e:	4a50      	ldr	r2, [pc, #320]	@ (34014eb0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6a8>)
34014d70:	4293      	cmp	r3, r2
34014d72:	d018      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d74:	687b      	ldr	r3, [r7, #4]
34014d76:	4a4f      	ldr	r2, [pc, #316]	@ (34014eb4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6ac>)
34014d78:	4293      	cmp	r3, r2
34014d7a:	d014      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d7c:	687b      	ldr	r3, [r7, #4]
34014d7e:	4a4e      	ldr	r2, [pc, #312]	@ (34014eb8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6b0>)
34014d80:	4293      	cmp	r3, r2
34014d82:	d010      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d84:	687b      	ldr	r3, [r7, #4]
34014d86:	4a4d      	ldr	r2, [pc, #308]	@ (34014ebc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6b4>)
34014d88:	4293      	cmp	r3, r2
34014d8a:	d00c      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d8c:	687b      	ldr	r3, [r7, #4]
34014d8e:	4a4c      	ldr	r2, [pc, #304]	@ (34014ec0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6b8>)
34014d90:	4293      	cmp	r3, r2
34014d92:	d008      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d94:	687b      	ldr	r3, [r7, #4]
34014d96:	4a4b      	ldr	r2, [pc, #300]	@ (34014ec4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6bc>)
34014d98:	4293      	cmp	r3, r2
34014d9a:	d004      	beq.n	34014da6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x59e>
34014d9c:	f240 1173 	movw	r1, #371	@ 0x173
34014da0:	4849      	ldr	r0, [pc, #292]	@ (34014ec8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c0>)
34014da2:	f7ec ffc9 	bl	34001d38 <assert_failed>
  assert_param(IS_RIF_SEC_PRIV_ATTRIBUTE(SecPriv));
34014da6:	683b      	ldr	r3, [r7, #0]
34014da8:	2b03      	cmp	r3, #3
34014daa:	d904      	bls.n	34014db6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x5ae>
34014dac:	f44f 71ba 	mov.w	r1, #372	@ 0x174
34014db0:	4845      	ldr	r0, [pc, #276]	@ (34014ec8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c0>)
34014db2:	f7ec ffc1 	bl	34001d38 <assert_failed>

  sec_reg_val = RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
34014db6:	4a45      	ldr	r2, [pc, #276]	@ (34014ecc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c4>)
34014db8:	687b      	ldr	r3, [r7, #4]
34014dba:	0f1b      	lsrs	r3, r3, #28
34014dbc:	3304      	adds	r3, #4
34014dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34014dc2:	60fb      	str	r3, [r7, #12]
  sec_reg_val &= (~(1U << (PeriphId & RIF_PERIPH_BIT_POSITION)));
34014dc4:	687b      	ldr	r3, [r7, #4]
34014dc6:	f003 031f 	and.w	r3, r3, #31
34014dca:	2201      	movs	r2, #1
34014dcc:	fa02 f303 	lsl.w	r3, r2, r3
34014dd0:	43da      	mvns	r2, r3
34014dd2:	68fb      	ldr	r3, [r7, #12]
34014dd4:	4013      	ands	r3, r2
34014dd6:	60fb      	str	r3, [r7, #12]
  sec_reg_val |= ((SecPriv & RIF_ATTRIBUTE_SEC) << (PeriphId & RIF_PERIPH_BIT_POSITION));
34014dd8:	683b      	ldr	r3, [r7, #0]
34014dda:	f003 0201 	and.w	r2, r3, #1
34014dde:	687b      	ldr	r3, [r7, #4]
34014de0:	f003 031f 	and.w	r3, r3, #31
34014de4:	409a      	lsls	r2, r3
34014de6:	68fb      	ldr	r3, [r7, #12]
34014de8:	4313      	orrs	r3, r2
34014dea:	60fb      	str	r3, [r7, #12]
  RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT] = sec_reg_val;
34014dec:	4937      	ldr	r1, [pc, #220]	@ (34014ecc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c4>)
34014dee:	687b      	ldr	r3, [r7, #4]
34014df0:	0f1b      	lsrs	r3, r3, #28
34014df2:	68fa      	ldr	r2, [r7, #12]
34014df4:	3304      	adds	r3, #4
34014df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  sec_reg_val = RIFSC->RISC_PRIVCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
34014dfa:	4a34      	ldr	r2, [pc, #208]	@ (34014ecc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c4>)
34014dfc:	687b      	ldr	r3, [r7, #4]
34014dfe:	0f1b      	lsrs	r3, r3, #28
34014e00:	330c      	adds	r3, #12
34014e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34014e06:	60fb      	str	r3, [r7, #12]
  sec_reg_val &= (~(1U << (PeriphId & RIF_PERIPH_BIT_POSITION)));
34014e08:	687b      	ldr	r3, [r7, #4]
34014e0a:	f003 031f 	and.w	r3, r3, #31
34014e0e:	2201      	movs	r2, #1
34014e10:	fa02 f303 	lsl.w	r3, r2, r3
34014e14:	43da      	mvns	r2, r3
34014e16:	68fb      	ldr	r3, [r7, #12]
34014e18:	4013      	ands	r3, r2
34014e1a:	60fb      	str	r3, [r7, #12]
  sec_reg_val |= (((SecPriv & RIF_ATTRIBUTE_PRIV) >> 1U) << (PeriphId & RIF_PERIPH_BIT_POSITION));
34014e1c:	683b      	ldr	r3, [r7, #0]
34014e1e:	085b      	lsrs	r3, r3, #1
34014e20:	f003 0201 	and.w	r2, r3, #1
34014e24:	687b      	ldr	r3, [r7, #4]
34014e26:	f003 031f 	and.w	r3, r3, #31
34014e2a:	409a      	lsls	r2, r3
34014e2c:	68fb      	ldr	r3, [r7, #12]
34014e2e:	4313      	orrs	r3, r2
34014e30:	60fb      	str	r3, [r7, #12]
  RIFSC->RISC_PRIVCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT] = sec_reg_val;
34014e32:	4926      	ldr	r1, [pc, #152]	@ (34014ecc <HAL_RIF_RISC_SetSlaveSecureAttributes+0x6c4>)
34014e34:	687b      	ldr	r3, [r7, #4]
34014e36:	0f1b      	lsrs	r3, r3, #28
34014e38:	68fa      	ldr	r2, [r7, #12]
34014e3a:	330c      	adds	r3, #12
34014e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
34014e40:	bf00      	nop
34014e42:	3710      	adds	r7, #16
34014e44:	46bd      	mov	sp, r7
34014e46:	bd80      	pop	{r7, pc}
34014e48:	4000000c 	.word	0x4000000c
34014e4c:	4000000d 	.word	0x4000000d
34014e50:	40000011 	.word	0x40000011
34014e54:	40000012 	.word	0x40000012
34014e58:	40000013 	.word	0x40000013
34014e5c:	40000019 	.word	0x40000019
34014e60:	4000001b 	.word	0x4000001b
34014e64:	4000001c 	.word	0x4000001c
34014e68:	4000001d 	.word	0x4000001d
34014e6c:	4000001f 	.word	0x4000001f
34014e70:	50000001 	.word	0x50000001
34014e74:	50000002 	.word	0x50000002
34014e78:	50000003 	.word	0x50000003
34014e7c:	50000004 	.word	0x50000004
34014e80:	50000005 	.word	0x50000005
34014e84:	50000006 	.word	0x50000006
34014e88:	50000008 	.word	0x50000008
34014e8c:	50000009 	.word	0x50000009
34014e90:	5000000a 	.word	0x5000000a
34014e94:	5000000b 	.word	0x5000000b
34014e98:	5000000d 	.word	0x5000000d
34014e9c:	5000000e 	.word	0x5000000e
34014ea0:	5000000f 	.word	0x5000000f
34014ea4:	50000011 	.word	0x50000011
34014ea8:	50000012 	.word	0x50000012
34014eac:	50000013 	.word	0x50000013
34014eb0:	50000014 	.word	0x50000014
34014eb4:	50000016 	.word	0x50000016
34014eb8:	50000017 	.word	0x50000017
34014ebc:	50000018 	.word	0x50000018
34014ec0:	5000001b 	.word	0x5000001b
34014ec4:	5000001e 	.word	0x5000001e
34014ec8:	3401ea1c 	.word	0x3401ea1c
34014ecc:	54024000 	.word	0x54024000

34014ed0 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
34014ed0:	b580      	push	{r7, lr}
34014ed2:	b086      	sub	sp, #24
34014ed4:	af00      	add	r7, sp, #0
34014ed6:	60f8      	str	r0, [r7, #12]
34014ed8:	60b9      	str	r1, [r7, #8]
34014eda:	4613      	mov	r3, r2
34014edc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));
34014ede:	68fb      	ldr	r3, [r7, #12]
34014ee0:	689b      	ldr	r3, [r3, #8]
34014ee2:	2b00      	cmp	r3, #0
34014ee4:	d00e      	beq.n	34014f04 <HAL_SPI_Transmit_DMA+0x34>
34014ee6:	68fb      	ldr	r3, [r7, #12]
34014ee8:	689b      	ldr	r3, [r3, #8]
34014eea:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
34014eee:	d009      	beq.n	34014f04 <HAL_SPI_Transmit_DMA+0x34>
34014ef0:	68fb      	ldr	r3, [r7, #12]
34014ef2:	689b      	ldr	r3, [r3, #8]
34014ef4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34014ef8:	d004      	beq.n	34014f04 <HAL_SPI_Transmit_DMA+0x34>
34014efa:	f240 71a5 	movw	r1, #1957	@ 0x7a5
34014efe:	4882      	ldr	r0, [pc, #520]	@ (34015108 <HAL_SPI_Transmit_DMA+0x238>)
34014f00:	f7ec ff1a 	bl	34001d38 <assert_failed>

  if (hspi->State != HAL_SPI_STATE_READY)
34014f04:	68fb      	ldr	r3, [r7, #12]
34014f06:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
34014f0a:	b2db      	uxtb	r3, r3
34014f0c:	2b01      	cmp	r3, #1
34014f0e:	d001      	beq.n	34014f14 <HAL_SPI_Transmit_DMA+0x44>
  {
    return HAL_BUSY;
34014f10:	2302      	movs	r3, #2
34014f12:	e1b7      	b.n	34015284 <HAL_SPI_Transmit_DMA+0x3b4>
  }

  if ((pData == NULL) || (Size == 0UL))
34014f14:	68bb      	ldr	r3, [r7, #8]
34014f16:	2b00      	cmp	r3, #0
34014f18:	d002      	beq.n	34014f20 <HAL_SPI_Transmit_DMA+0x50>
34014f1a:	88fb      	ldrh	r3, [r7, #6]
34014f1c:	2b00      	cmp	r3, #0
34014f1e:	d101      	bne.n	34014f24 <HAL_SPI_Transmit_DMA+0x54>
  {
    return HAL_ERROR;
34014f20:	2301      	movs	r3, #1
34014f22:	e1af      	b.n	34015284 <HAL_SPI_Transmit_DMA+0x3b4>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
34014f24:	68fb      	ldr	r3, [r7, #12]
34014f26:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
34014f2a:	2b01      	cmp	r3, #1
34014f2c:	d101      	bne.n	34014f32 <HAL_SPI_Transmit_DMA+0x62>
34014f2e:	2302      	movs	r3, #2
34014f30:	e1a8      	b.n	34015284 <HAL_SPI_Transmit_DMA+0x3b4>
34014f32:	68fb      	ldr	r3, [r7, #12]
34014f34:	2201      	movs	r2, #1
34014f36:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
34014f3a:	68fb      	ldr	r3, [r7, #12]
34014f3c:	2203      	movs	r2, #3
34014f3e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
34014f42:	68fb      	ldr	r3, [r7, #12]
34014f44:	2200      	movs	r2, #0
34014f46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
34014f4a:	68fb      	ldr	r3, [r7, #12]
34014f4c:	68ba      	ldr	r2, [r7, #8]
34014f4e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
34014f50:	68fb      	ldr	r3, [r7, #12]
34014f52:	88fa      	ldrh	r2, [r7, #6]
34014f54:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
34014f58:	68fb      	ldr	r3, [r7, #12]
34014f5a:	88fa      	ldrh	r2, [r7, #6]
34014f5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
34014f60:	68fb      	ldr	r3, [r7, #12]
34014f62:	2200      	movs	r2, #0
34014f64:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->TxISR       = NULL;
34014f66:	68fb      	ldr	r3, [r7, #12]
34014f68:	2200      	movs	r2, #0
34014f6a:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
34014f6c:	68fb      	ldr	r3, [r7, #12]
34014f6e:	2200      	movs	r2, #0
34014f70:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->RxXferSize  = (uint16_t)0UL;
34014f72:	68fb      	ldr	r3, [r7, #12]
34014f74:	2200      	movs	r2, #0
34014f76:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t)0UL;
34014f7a:	68fb      	ldr	r3, [r7, #12]
34014f7c:	2200      	movs	r2, #0
34014f7e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
34014f82:	68fb      	ldr	r3, [r7, #12]
34014f84:	689b      	ldr	r3, [r3, #8]
34014f86:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
34014f8a:	d108      	bne.n	34014f9e <HAL_SPI_Transmit_DMA+0xce>
  {
    SPI_1LINE_TX(hspi);
34014f8c:	68fb      	ldr	r3, [r7, #12]
34014f8e:	681b      	ldr	r3, [r3, #0]
34014f90:	681a      	ldr	r2, [r3, #0]
34014f92:	68fb      	ldr	r3, [r7, #12]
34014f94:	681b      	ldr	r3, [r3, #0]
34014f96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
34014f9a:	601a      	str	r2, [r3, #0]
34014f9c:	e009      	b.n	34014fb2 <HAL_SPI_Transmit_DMA+0xe2>
  }
  else
  {
    SPI_2LINES_TX(hspi);
34014f9e:	68fb      	ldr	r3, [r7, #12]
34014fa0:	681b      	ldr	r3, [r3, #0]
34014fa2:	68db      	ldr	r3, [r3, #12]
34014fa4:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
34014fa8:	68fb      	ldr	r3, [r7, #12]
34014faa:	681b      	ldr	r3, [r3, #0]
34014fac:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
34014fb0:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.SrcDataWidth !=  DMA_SRC_DATAWIDTH_WORD) && \
34014fb2:	68fb      	ldr	r3, [r7, #12]
34014fb4:	68db      	ldr	r3, [r3, #12]
34014fb6:	2b0f      	cmp	r3, #15
34014fb8:	d92d      	bls.n	34015016 <HAL_SPI_Transmit_DMA+0x146>
34014fba:	68fb      	ldr	r3, [r7, #12]
34014fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34014fc0:	699b      	ldr	r3, [r3, #24]
34014fc2:	2b02      	cmp	r3, #2
34014fc4:	d027      	beq.n	34015016 <HAL_SPI_Transmit_DMA+0x146>
       (IS_SPI_FULL_INSTANCE(hspi->Instance))) || \
34014fc6:	68fb      	ldr	r3, [r7, #12]
34014fc8:	681b      	ldr	r3, [r3, #0]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.SrcDataWidth !=  DMA_SRC_DATAWIDTH_WORD) && \
34014fca:	4a50      	ldr	r2, [pc, #320]	@ (3401510c <HAL_SPI_Transmit_DMA+0x23c>)
34014fcc:	4293      	cmp	r3, r2
34014fce:	d02c      	beq.n	3401502a <HAL_SPI_Transmit_DMA+0x15a>
       (IS_SPI_FULL_INSTANCE(hspi->Instance))) || \
34014fd0:	68fb      	ldr	r3, [r7, #12]
34014fd2:	681b      	ldr	r3, [r3, #0]
34014fd4:	4a4e      	ldr	r2, [pc, #312]	@ (34015110 <HAL_SPI_Transmit_DMA+0x240>)
34014fd6:	4293      	cmp	r3, r2
34014fd8:	d027      	beq.n	3401502a <HAL_SPI_Transmit_DMA+0x15a>
34014fda:	68fb      	ldr	r3, [r7, #12]
34014fdc:	681b      	ldr	r3, [r3, #0]
34014fde:	4a4d      	ldr	r2, [pc, #308]	@ (34015114 <HAL_SPI_Transmit_DMA+0x244>)
34014fe0:	4293      	cmp	r3, r2
34014fe2:	d022      	beq.n	3401502a <HAL_SPI_Transmit_DMA+0x15a>
34014fe4:	68fb      	ldr	r3, [r7, #12]
34014fe6:	681b      	ldr	r3, [r3, #0]
34014fe8:	4a4b      	ldr	r2, [pc, #300]	@ (34015118 <HAL_SPI_Transmit_DMA+0x248>)
34014fea:	4293      	cmp	r3, r2
34014fec:	d01d      	beq.n	3401502a <HAL_SPI_Transmit_DMA+0x15a>
34014fee:	68fb      	ldr	r3, [r7, #12]
34014ff0:	681b      	ldr	r3, [r3, #0]
34014ff2:	4a4a      	ldr	r2, [pc, #296]	@ (3401511c <HAL_SPI_Transmit_DMA+0x24c>)
34014ff4:	4293      	cmp	r3, r2
34014ff6:	d018      	beq.n	3401502a <HAL_SPI_Transmit_DMA+0x15a>
34014ff8:	68fb      	ldr	r3, [r7, #12]
34014ffa:	681b      	ldr	r3, [r3, #0]
34014ffc:	4a48      	ldr	r2, [pc, #288]	@ (34015120 <HAL_SPI_Transmit_DMA+0x250>)
34014ffe:	4293      	cmp	r3, r2
34015000:	d013      	beq.n	3401502a <HAL_SPI_Transmit_DMA+0x15a>
34015002:	68fb      	ldr	r3, [r7, #12]
34015004:	681b      	ldr	r3, [r3, #0]
34015006:	4a47      	ldr	r2, [pc, #284]	@ (34015124 <HAL_SPI_Transmit_DMA+0x254>)
34015008:	4293      	cmp	r3, r2
3401500a:	d00e      	beq.n	3401502a <HAL_SPI_Transmit_DMA+0x15a>
3401500c:	68fb      	ldr	r3, [r7, #12]
3401500e:	681b      	ldr	r3, [r3, #0]
34015010:	4a45      	ldr	r2, [pc, #276]	@ (34015128 <HAL_SPI_Transmit_DMA+0x258>)
34015012:	4293      	cmp	r3, r2
34015014:	d009      	beq.n	3401502a <HAL_SPI_Transmit_DMA+0x15a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT)  && (hspi->hdmatx->Init.SrcDataWidth ==  DMA_SRC_DATAWIDTH_BYTE)))
34015016:	68fb      	ldr	r3, [r7, #12]
34015018:	68db      	ldr	r3, [r3, #12]
       (IS_SPI_FULL_INSTANCE(hspi->Instance))) || \
3401501a:	2b07      	cmp	r3, #7
3401501c:	d90b      	bls.n	34015036 <HAL_SPI_Transmit_DMA+0x166>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT)  && (hspi->hdmatx->Init.SrcDataWidth ==  DMA_SRC_DATAWIDTH_BYTE)))
3401501e:	68fb      	ldr	r3, [r7, #12]
34015020:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015024:	699b      	ldr	r3, [r3, #24]
34015026:	2b00      	cmp	r3, #0
34015028:	d105      	bne.n	34015036 <HAL_SPI_Transmit_DMA+0x166>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
3401502a:	68fb      	ldr	r3, [r7, #12]
3401502c:	2200      	movs	r2, #0
3401502e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
34015032:	2301      	movs	r3, #1
34015034:	e126      	b.n	34015284 <HAL_SPI_Transmit_DMA+0x3b4>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
34015036:	68fb      	ldr	r3, [r7, #12]
34015038:	68db      	ldr	r3, [r3, #12]
3401503a:	2b07      	cmp	r3, #7
3401503c:	d820      	bhi.n	34015080 <HAL_SPI_Transmit_DMA+0x1b0>
  {
    if (hspi->hdmatx->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
3401503e:	68fb      	ldr	r3, [r7, #12]
34015040:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015044:	699b      	ldr	r3, [r3, #24]
34015046:	2b01      	cmp	r3, #1
34015048:	d109      	bne.n	3401505e <HAL_SPI_Transmit_DMA+0x18e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
3401504a:	68fb      	ldr	r3, [r7, #12]
3401504c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
34015050:	b29b      	uxth	r3, r3
34015052:	3301      	adds	r3, #1
34015054:	105b      	asrs	r3, r3, #1
34015056:	b29a      	uxth	r2, r3
34015058:	68fb      	ldr	r3, [r7, #12]
3401505a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    }
    if (hspi->hdmatx->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
3401505e:	68fb      	ldr	r3, [r7, #12]
34015060:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015064:	699b      	ldr	r3, [r3, #24]
34015066:	2b02      	cmp	r3, #2
34015068:	d11e      	bne.n	340150a8 <HAL_SPI_Transmit_DMA+0x1d8>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
3401506a:	68fb      	ldr	r3, [r7, #12]
3401506c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
34015070:	b29b      	uxth	r3, r3
34015072:	3303      	adds	r3, #3
34015074:	109b      	asrs	r3, r3, #2
34015076:	b29a      	uxth	r2, r3
34015078:	68fb      	ldr	r3, [r7, #12]
3401507a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
3401507e:	e013      	b.n	340150a8 <HAL_SPI_Transmit_DMA+0x1d8>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
34015080:	68fb      	ldr	r3, [r7, #12]
34015082:	68db      	ldr	r3, [r3, #12]
34015084:	2b0f      	cmp	r3, #15
34015086:	d80f      	bhi.n	340150a8 <HAL_SPI_Transmit_DMA+0x1d8>
  {
    if (hspi->hdmatx->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
34015088:	68fb      	ldr	r3, [r7, #12]
3401508a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3401508e:	699b      	ldr	r3, [r3, #24]
34015090:	2b02      	cmp	r3, #2
34015092:	d109      	bne.n	340150a8 <HAL_SPI_Transmit_DMA+0x1d8>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
34015094:	68fb      	ldr	r3, [r7, #12]
34015096:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
3401509a:	b29b      	uxth	r3, r3
3401509c:	3301      	adds	r3, #1
3401509e:	105b      	asrs	r3, r3, #1
340150a0:	b29a      	uxth	r2, r3
340150a2:	68fb      	ldr	r3, [r7, #12]
340150a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
340150a8:	68fb      	ldr	r3, [r7, #12]
340150aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340150ae:	4a1f      	ldr	r2, [pc, #124]	@ (3401512c <HAL_SPI_Transmit_DMA+0x25c>)
340150b0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
340150b2:	68fb      	ldr	r3, [r7, #12]
340150b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340150b8:	4a1d      	ldr	r2, [pc, #116]	@ (34015130 <HAL_SPI_Transmit_DMA+0x260>)
340150ba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
340150bc:	68fb      	ldr	r3, [r7, #12]
340150be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340150c2:	4a1c      	ldr	r2, [pc, #112]	@ (34015134 <HAL_SPI_Transmit_DMA+0x264>)
340150c4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
340150c6:	68fb      	ldr	r3, [r7, #12]
340150c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340150cc:	2200      	movs	r2, #0
340150ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
340150d0:	68fb      	ldr	r3, [r7, #12]
340150d2:	681b      	ldr	r3, [r3, #0]
340150d4:	689a      	ldr	r2, [r3, #8]
340150d6:	68fb      	ldr	r3, [r7, #12]
340150d8:	681b      	ldr	r3, [r3, #0]
340150da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
340150de:	609a      	str	r2, [r3, #8]

  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
340150e0:	68fb      	ldr	r3, [r7, #12]
340150e2:	68db      	ldr	r3, [r3, #12]
340150e4:	2b07      	cmp	r3, #7
340150e6:	d804      	bhi.n	340150f2 <HAL_SPI_Transmit_DMA+0x222>
  {
    hspi->TxXferCount = Size;
340150e8:	68fb      	ldr	r3, [r7, #12]
340150ea:	88fa      	ldrh	r2, [r7, #6]
340150ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
340150f0:	e028      	b.n	34015144 <HAL_SPI_Transmit_DMA+0x274>
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
340150f2:	68fb      	ldr	r3, [r7, #12]
340150f4:	68db      	ldr	r3, [r3, #12]
340150f6:	2b0f      	cmp	r3, #15
340150f8:	d81e      	bhi.n	34015138 <HAL_SPI_Transmit_DMA+0x268>
  {
    hspi->TxXferCount = Size * 2U;
340150fa:	88fb      	ldrh	r3, [r7, #6]
340150fc:	005b      	lsls	r3, r3, #1
340150fe:	b29a      	uxth	r2, r3
34015100:	68fb      	ldr	r3, [r7, #12]
34015102:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
34015106:	e01d      	b.n	34015144 <HAL_SPI_Transmit_DMA+0x274>
34015108:	3401eac4 	.word	0x3401eac4
3401510c:	52003000 	.word	0x52003000
34015110:	42003000 	.word	0x42003000
34015114:	50003800 	.word	0x50003800
34015118:	40003800 	.word	0x40003800
3401511c:	50003c00 	.word	0x50003c00
34015120:	40003c00 	.word	0x40003c00
34015124:	56001400 	.word	0x56001400
34015128:	46001400 	.word	0x46001400
3401512c:	340156cb 	.word	0x340156cb
34015130:	34015685 	.word	0x34015685
34015134:	340156e7 	.word	0x340156e7
  }
  else
  {
    hspi->TxXferCount = Size * 4U;
34015138:	88fb      	ldrh	r3, [r7, #6]
3401513a:	009b      	lsls	r3, r3, #2
3401513c:	b29a      	uxth	r2, r3
3401513e:	68fb      	ldr	r3, [r7, #12]
34015140:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }

  /* Enable the Tx DMA Stream/Channel */
  if ((hspi->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
34015144:	68fb      	ldr	r3, [r7, #12]
34015146:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3401514a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3401514c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34015150:	2b00      	cmp	r3, #0
34015152:	d02d      	beq.n	340151b0 <HAL_SPI_Transmit_DMA+0x2e0>
  {
    if (hspi->hdmatx->LinkedListQueue != NULL)
34015154:	68fb      	ldr	r3, [r7, #12]
34015156:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3401515a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3401515c:	2b00      	cmp	r3, #0
3401515e:	d024      	beq.n	340151aa <HAL_SPI_Transmit_DMA+0x2da>
    {
      /* Set DMA data size */
      hspi->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hspi->TxXferCount;
34015160:	68fb      	ldr	r3, [r7, #12]
34015162:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
34015166:	b29a      	uxth	r2, r3
34015168:	68fb      	ldr	r3, [r7, #12]
3401516a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3401516e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34015170:	681b      	ldr	r3, [r3, #0]
34015172:	609a      	str	r2, [r3, #8]

      /* Set DMA source address */
      hspi->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)hspi->pTxBuffPtr;
34015174:	68fb      	ldr	r3, [r7, #12]
34015176:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
34015178:	68fb      	ldr	r3, [r7, #12]
3401517a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3401517e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34015180:	681b      	ldr	r3, [r3, #0]
34015182:	60da      	str	r2, [r3, #12]

      /* Set DMA destination address */
      hspi->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)&hspi->Instance->TXDR;
34015184:	68fb      	ldr	r3, [r7, #12]
34015186:	681b      	ldr	r3, [r3, #0]
34015188:	f103 0220 	add.w	r2, r3, #32
3401518c:	68fb      	ldr	r3, [r7, #12]
3401518e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015192:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34015194:	681b      	ldr	r3, [r3, #0]
34015196:	611a      	str	r2, [r3, #16]

      status = HAL_DMAEx_List_Start_IT(hspi->hdmatx);
34015198:	68fb      	ldr	r3, [r7, #12]
3401519a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3401519e:	4618      	mov	r0, r3
340151a0:	f7f0 fbb3 	bl	3400590a <HAL_DMAEx_List_Start_IT>
340151a4:	4603      	mov	r3, r0
340151a6:	75fb      	strb	r3, [r7, #23]
340151a8:	e014      	b.n	340151d4 <HAL_SPI_Transmit_DMA+0x304>
    }
    else
    {
      status = HAL_ERROR;
340151aa:	2301      	movs	r3, #1
340151ac:	75fb      	strb	r3, [r7, #23]
340151ae:	e011      	b.n	340151d4 <HAL_SPI_Transmit_DMA+0x304>
    }
  }
  else
  {
    status = HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
340151b0:	68fb      	ldr	r3, [r7, #12]
340151b2:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
340151b6:	68fb      	ldr	r3, [r7, #12]
340151b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
340151ba:	4619      	mov	r1, r3
340151bc:	68fb      	ldr	r3, [r7, #12]
340151be:	681b      	ldr	r3, [r3, #0]
340151c0:	3320      	adds	r3, #32
340151c2:	461a      	mov	r2, r3
                              hspi->TxXferCount);
340151c4:	68fb      	ldr	r3, [r7, #12]
340151c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
340151ca:	b29b      	uxth	r3, r3
    status = HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
340151cc:	f7f0 f85c 	bl	34005288 <HAL_DMA_Start_IT>
340151d0:	4603      	mov	r3, r0
340151d2:	75fb      	strb	r3, [r7, #23]
  }

  /* Check status */
  if (status != HAL_OK)
340151d4:	7dfb      	ldrb	r3, [r7, #23]
340151d6:	2b00      	cmp	r3, #0
340151d8:	d011      	beq.n	340151fe <HAL_SPI_Transmit_DMA+0x32e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
340151da:	68fb      	ldr	r3, [r7, #12]
340151dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
340151e0:	f043 0210 	orr.w	r2, r3, #16
340151e4:	68fb      	ldr	r3, [r7, #12]
340151e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->State = HAL_SPI_STATE_READY;
340151ea:	68fb      	ldr	r3, [r7, #12]
340151ec:	2201      	movs	r2, #1
340151ee:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
340151f2:	68fb      	ldr	r3, [r7, #12]
340151f4:	2200      	movs	r2, #0
340151f6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_ERROR;
340151fa:	2301      	movs	r3, #1
340151fc:	e042      	b.n	34015284 <HAL_SPI_Transmit_DMA+0x3b4>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Mode == DMA_LINKEDLIST_CIRCULAR)
340151fe:	68fb      	ldr	r3, [r7, #12]
34015200:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34015204:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
34015206:	2b81      	cmp	r3, #129	@ 0x81
34015208:	d108      	bne.n	3401521c <HAL_SPI_Transmit_DMA+0x34c>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
3401520a:	68fb      	ldr	r3, [r7, #12]
3401520c:	681b      	ldr	r3, [r3, #0]
3401520e:	685b      	ldr	r3, [r3, #4]
34015210:	68fa      	ldr	r2, [r7, #12]
34015212:	6812      	ldr	r2, [r2, #0]
34015214:	0c1b      	lsrs	r3, r3, #16
34015216:	041b      	lsls	r3, r3, #16
34015218:	6053      	str	r3, [r2, #4]
3401521a:	e009      	b.n	34015230 <HAL_SPI_Transmit_DMA+0x360>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
3401521c:	68fb      	ldr	r3, [r7, #12]
3401521e:	681b      	ldr	r3, [r3, #0]
34015220:	685b      	ldr	r3, [r3, #4]
34015222:	0c1b      	lsrs	r3, r3, #16
34015224:	041b      	lsls	r3, r3, #16
34015226:	88f9      	ldrh	r1, [r7, #6]
34015228:	68fa      	ldr	r2, [r7, #12]
3401522a:	6812      	ldr	r2, [r2, #0]
3401522c:	430b      	orrs	r3, r1
3401522e:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
34015230:	68fb      	ldr	r3, [r7, #12]
34015232:	681b      	ldr	r3, [r3, #0]
34015234:	689a      	ldr	r2, [r3, #8]
34015236:	68fb      	ldr	r3, [r7, #12]
34015238:	681b      	ldr	r3, [r3, #0]
3401523a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
3401523e:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
34015240:	68fb      	ldr	r3, [r7, #12]
34015242:	681b      	ldr	r3, [r3, #0]
34015244:	691a      	ldr	r2, [r3, #16]
34015246:	68fb      	ldr	r3, [r7, #12]
34015248:	681b      	ldr	r3, [r3, #0]
3401524a:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
3401524e:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
34015250:	68fb      	ldr	r3, [r7, #12]
34015252:	681b      	ldr	r3, [r3, #0]
34015254:	681a      	ldr	r2, [r3, #0]
34015256:	68fb      	ldr	r3, [r7, #12]
34015258:	681b      	ldr	r3, [r3, #0]
3401525a:	f042 0201 	orr.w	r2, r2, #1
3401525e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
34015260:	68fb      	ldr	r3, [r7, #12]
34015262:	685b      	ldr	r3, [r3, #4]
34015264:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
34015268:	d107      	bne.n	3401527a <HAL_SPI_Transmit_DMA+0x3aa>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
3401526a:	68fb      	ldr	r3, [r7, #12]
3401526c:	681b      	ldr	r3, [r3, #0]
3401526e:	681a      	ldr	r2, [r3, #0]
34015270:	68fb      	ldr	r3, [r7, #12]
34015272:	681b      	ldr	r3, [r3, #0]
34015274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
34015278:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
3401527a:	68fb      	ldr	r3, [r7, #12]
3401527c:	2200      	movs	r2, #0
3401527e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
34015282:	2300      	movs	r3, #0
}
34015284:	4618      	mov	r0, r3
34015286:	3718      	adds	r7, #24
34015288:	46bd      	mov	sp, r7
3401528a:	bd80      	pop	{r7, pc}

3401528c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
3401528c:	b580      	push	{r7, lr}
3401528e:	b08a      	sub	sp, #40	@ 0x28
34015290:	af00      	add	r7, sp, #0
34015292:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
34015294:	687b      	ldr	r3, [r7, #4]
34015296:	681b      	ldr	r3, [r3, #0]
34015298:	691b      	ldr	r3, [r3, #16]
3401529a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
3401529c:	687b      	ldr	r3, [r7, #4]
3401529e:	681b      	ldr	r3, [r3, #0]
340152a0:	695b      	ldr	r3, [r3, #20]
340152a2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
340152a4:	6a3a      	ldr	r2, [r7, #32]
340152a6:	69fb      	ldr	r3, [r7, #28]
340152a8:	4013      	ands	r3, r2
340152aa:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
340152ac:	687b      	ldr	r3, [r7, #4]
340152ae:	681b      	ldr	r3, [r3, #0]
340152b0:	689b      	ldr	r3, [r3, #8]
340152b2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
340152b4:	2300      	movs	r3, #0
340152b6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
340152b8:	687b      	ldr	r3, [r7, #4]
340152ba:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
340152be:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
340152c0:	687b      	ldr	r3, [r7, #4]
340152c2:	681b      	ldr	r3, [r3, #0]
340152c4:	3330      	adds	r3, #48	@ 0x30
340152c6:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
340152c8:	69fb      	ldr	r3, [r7, #28]
340152ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
340152ce:	2b00      	cmp	r3, #0
340152d0:	d010      	beq.n	340152f4 <HAL_SPI_IRQHandler+0x68>
340152d2:	6a3b      	ldr	r3, [r7, #32]
340152d4:	f003 0308 	and.w	r3, r3, #8
340152d8:	2b00      	cmp	r3, #0
340152da:	d00b      	beq.n	340152f4 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
340152dc:	687b      	ldr	r3, [r7, #4]
340152de:	681b      	ldr	r3, [r3, #0]
340152e0:	699a      	ldr	r2, [r3, #24]
340152e2:	687b      	ldr	r3, [r7, #4]
340152e4:	681b      	ldr	r3, [r3, #0]
340152e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
340152ea:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
340152ec:	6878      	ldr	r0, [r7, #4]
340152ee:	f000 f9bf 	bl	34015670 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
340152f2:	e19a      	b.n	3401562a <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
340152f4:	69bb      	ldr	r3, [r7, #24]
340152f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
340152fa:	2b00      	cmp	r3, #0
340152fc:	d113      	bne.n	34015326 <HAL_SPI_IRQHandler+0x9a>
340152fe:	69bb      	ldr	r3, [r7, #24]
34015300:	f003 0320 	and.w	r3, r3, #32
34015304:	2b00      	cmp	r3, #0
34015306:	d10e      	bne.n	34015326 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
34015308:	69bb      	ldr	r3, [r7, #24]
3401530a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
3401530e:	2b00      	cmp	r3, #0
34015310:	d009      	beq.n	34015326 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
34015312:	687b      	ldr	r3, [r7, #4]
34015314:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34015316:	6878      	ldr	r0, [r7, #4]
34015318:	4798      	blx	r3
    hspi->RxISR(hspi);
3401531a:	687b      	ldr	r3, [r7, #4]
3401531c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3401531e:	6878      	ldr	r0, [r7, #4]
34015320:	4798      	blx	r3
    handled = 1UL;
34015322:	2301      	movs	r3, #1
34015324:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
34015326:	69bb      	ldr	r3, [r7, #24]
34015328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3401532c:	2b00      	cmp	r3, #0
3401532e:	d10f      	bne.n	34015350 <HAL_SPI_IRQHandler+0xc4>
34015330:	69bb      	ldr	r3, [r7, #24]
34015332:	f003 0301 	and.w	r3, r3, #1
34015336:	2b00      	cmp	r3, #0
34015338:	d00a      	beq.n	34015350 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
3401533a:	69bb      	ldr	r3, [r7, #24]
3401533c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
34015340:	2b00      	cmp	r3, #0
34015342:	d105      	bne.n	34015350 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
34015344:	687b      	ldr	r3, [r7, #4]
34015346:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
34015348:	6878      	ldr	r0, [r7, #4]
3401534a:	4798      	blx	r3
    handled = 1UL;
3401534c:	2301      	movs	r3, #1
3401534e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
34015350:	69bb      	ldr	r3, [r7, #24]
34015352:	f003 0320 	and.w	r3, r3, #32
34015356:	2b00      	cmp	r3, #0
34015358:	d10f      	bne.n	3401537a <HAL_SPI_IRQHandler+0xee>
3401535a:	69bb      	ldr	r3, [r7, #24]
3401535c:	f003 0302 	and.w	r3, r3, #2
34015360:	2b00      	cmp	r3, #0
34015362:	d00a      	beq.n	3401537a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
34015364:	69bb      	ldr	r3, [r7, #24]
34015366:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
3401536a:	2b00      	cmp	r3, #0
3401536c:	d105      	bne.n	3401537a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
3401536e:	687b      	ldr	r3, [r7, #4]
34015370:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34015372:	6878      	ldr	r0, [r7, #4]
34015374:	4798      	blx	r3
    handled = 1UL;
34015376:	2301      	movs	r3, #1
34015378:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
3401537a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401537c:	2b00      	cmp	r3, #0
3401537e:	f040 814f 	bne.w	34015620 <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
34015382:	69bb      	ldr	r3, [r7, #24]
34015384:	f003 0308 	and.w	r3, r3, #8
34015388:	2b00      	cmp	r3, #0
3401538a:	f000 808b 	beq.w	340154a4 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
3401538e:	687b      	ldr	r3, [r7, #4]
34015390:	681b      	ldr	r3, [r3, #0]
34015392:	699a      	ldr	r2, [r3, #24]
34015394:	687b      	ldr	r3, [r7, #4]
34015396:	681b      	ldr	r3, [r3, #0]
34015398:	f042 0208 	orr.w	r2, r2, #8
3401539c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
3401539e:	687b      	ldr	r3, [r7, #4]
340153a0:	681b      	ldr	r3, [r3, #0]
340153a2:	699a      	ldr	r2, [r3, #24]
340153a4:	687b      	ldr	r3, [r7, #4]
340153a6:	681b      	ldr	r3, [r3, #0]
340153a8:	f042 0210 	orr.w	r2, r2, #16
340153ac:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
340153ae:	687b      	ldr	r3, [r7, #4]
340153b0:	681b      	ldr	r3, [r3, #0]
340153b2:	699a      	ldr	r2, [r3, #24]
340153b4:	687b      	ldr	r3, [r7, #4]
340153b6:	681b      	ldr	r3, [r3, #0]
340153b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
340153bc:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
340153be:	687b      	ldr	r3, [r7, #4]
340153c0:	681b      	ldr	r3, [r3, #0]
340153c2:	691a      	ldr	r2, [r3, #16]
340153c4:	687b      	ldr	r3, [r7, #4]
340153c6:	681b      	ldr	r3, [r3, #0]
340153c8:	f022 0208 	bic.w	r2, r2, #8
340153cc:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
340153ce:	687b      	ldr	r3, [r7, #4]
340153d0:	681b      	ldr	r3, [r3, #0]
340153d2:	689b      	ldr	r3, [r3, #8]
340153d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
340153d8:	2b00      	cmp	r3, #0
340153da:	d13d      	bne.n	34015458 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
340153dc:	e036      	b.n	3401544c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
340153de:	687b      	ldr	r3, [r7, #4]
340153e0:	68db      	ldr	r3, [r3, #12]
340153e2:	2b0f      	cmp	r3, #15
340153e4:	d90b      	bls.n	340153fe <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
340153e6:	687b      	ldr	r3, [r7, #4]
340153e8:	681a      	ldr	r2, [r3, #0]
340153ea:	687b      	ldr	r3, [r7, #4]
340153ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
340153ee:	6b12      	ldr	r2, [r2, #48]	@ 0x30
340153f0:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
340153f2:	687b      	ldr	r3, [r7, #4]
340153f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
340153f6:	1d1a      	adds	r2, r3, #4
340153f8:	687b      	ldr	r3, [r7, #4]
340153fa:	66da      	str	r2, [r3, #108]	@ 0x6c
340153fc:	e01d      	b.n	3401543a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
340153fe:	687b      	ldr	r3, [r7, #4]
34015400:	68db      	ldr	r3, [r3, #12]
34015402:	2b07      	cmp	r3, #7
34015404:	d90b      	bls.n	3401541e <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
34015406:	687b      	ldr	r3, [r7, #4]
34015408:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3401540a:	68fa      	ldr	r2, [r7, #12]
3401540c:	8812      	ldrh	r2, [r2, #0]
3401540e:	b292      	uxth	r2, r2
34015410:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
34015412:	687b      	ldr	r3, [r7, #4]
34015414:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
34015416:	1c9a      	adds	r2, r3, #2
34015418:	687b      	ldr	r3, [r7, #4]
3401541a:	66da      	str	r2, [r3, #108]	@ 0x6c
3401541c:	e00d      	b.n	3401543a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
3401541e:	687b      	ldr	r3, [r7, #4]
34015420:	681b      	ldr	r3, [r3, #0]
34015422:	f103 0230 	add.w	r2, r3, #48	@ 0x30
34015426:	687b      	ldr	r3, [r7, #4]
34015428:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3401542a:	7812      	ldrb	r2, [r2, #0]
3401542c:	b2d2      	uxtb	r2, r2
3401542e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
34015430:	687b      	ldr	r3, [r7, #4]
34015432:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
34015434:	1c5a      	adds	r2, r3, #1
34015436:	687b      	ldr	r3, [r7, #4]
34015438:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
3401543a:	687b      	ldr	r3, [r7, #4]
3401543c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
34015440:	b29b      	uxth	r3, r3
34015442:	3b01      	subs	r3, #1
34015444:	b29a      	uxth	r2, r3
34015446:	687b      	ldr	r3, [r7, #4]
34015448:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
3401544c:	687b      	ldr	r3, [r7, #4]
3401544e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
34015452:	b29b      	uxth	r3, r3
34015454:	2b00      	cmp	r3, #0
34015456:	d1c2      	bne.n	340153de <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
34015458:	6878      	ldr	r0, [r7, #4]
3401545a:	f000 f981 	bl	34015760 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
3401545e:	687b      	ldr	r3, [r7, #4]
34015460:	2201      	movs	r2, #1
34015462:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
34015466:	687b      	ldr	r3, [r7, #4]
34015468:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3401546c:	2b00      	cmp	r3, #0
3401546e:	d003      	beq.n	34015478 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
34015470:	6878      	ldr	r0, [r7, #4]
34015472:	f002 fcdd 	bl	34017e30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
34015476:	e0d8      	b.n	3401562a <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
34015478:	7cfb      	ldrb	r3, [r7, #19]
3401547a:	2b05      	cmp	r3, #5
3401547c:	d103      	bne.n	34015486 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
3401547e:	6878      	ldr	r0, [r7, #4]
34015480:	f000 f8e2 	bl	34015648 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
34015484:	e0ce      	b.n	34015624 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
34015486:	7cfb      	ldrb	r3, [r7, #19]
34015488:	2b04      	cmp	r3, #4
3401548a:	d103      	bne.n	34015494 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
3401548c:	6878      	ldr	r0, [r7, #4]
3401548e:	f000 f8d1 	bl	34015634 <HAL_SPI_RxCpltCallback>
    return;
34015492:	e0c7      	b.n	34015624 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
34015494:	7cfb      	ldrb	r3, [r7, #19]
34015496:	2b03      	cmp	r3, #3
34015498:	f040 80c4 	bne.w	34015624 <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
3401549c:	6878      	ldr	r0, [r7, #4]
3401549e:	f002 fcab 	bl	34017df8 <HAL_SPI_TxCpltCallback>
    return;
340154a2:	e0bf      	b.n	34015624 <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
340154a4:	69bb      	ldr	r3, [r7, #24]
340154a6:	f403 7358 	and.w	r3, r3, #864	@ 0x360
340154aa:	2b00      	cmp	r3, #0
340154ac:	f000 80bd 	beq.w	3401562a <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
340154b0:	69bb      	ldr	r3, [r7, #24]
340154b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
340154b6:	2b00      	cmp	r3, #0
340154b8:	d00f      	beq.n	340154da <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
340154ba:	687b      	ldr	r3, [r7, #4]
340154bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
340154c0:	f043 0204 	orr.w	r2, r3, #4
340154c4:	687b      	ldr	r3, [r7, #4]
340154c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
340154ca:	687b      	ldr	r3, [r7, #4]
340154cc:	681b      	ldr	r3, [r3, #0]
340154ce:	699a      	ldr	r2, [r3, #24]
340154d0:	687b      	ldr	r3, [r7, #4]
340154d2:	681b      	ldr	r3, [r3, #0]
340154d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
340154d8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
340154da:	69bb      	ldr	r3, [r7, #24]
340154dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
340154e0:	2b00      	cmp	r3, #0
340154e2:	d00f      	beq.n	34015504 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
340154e4:	687b      	ldr	r3, [r7, #4]
340154e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
340154ea:	f043 0201 	orr.w	r2, r3, #1
340154ee:	687b      	ldr	r3, [r7, #4]
340154f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
340154f4:	687b      	ldr	r3, [r7, #4]
340154f6:	681b      	ldr	r3, [r3, #0]
340154f8:	699a      	ldr	r2, [r3, #24]
340154fa:	687b      	ldr	r3, [r7, #4]
340154fc:	681b      	ldr	r3, [r3, #0]
340154fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
34015502:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
34015504:	69bb      	ldr	r3, [r7, #24]
34015506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3401550a:	2b00      	cmp	r3, #0
3401550c:	d00f      	beq.n	3401552e <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
3401550e:	687b      	ldr	r3, [r7, #4]
34015510:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015514:	f043 0208 	orr.w	r2, r3, #8
34015518:	687b      	ldr	r3, [r7, #4]
3401551a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
3401551e:	687b      	ldr	r3, [r7, #4]
34015520:	681b      	ldr	r3, [r3, #0]
34015522:	699a      	ldr	r2, [r3, #24]
34015524:	687b      	ldr	r3, [r7, #4]
34015526:	681b      	ldr	r3, [r3, #0]
34015528:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
3401552c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
3401552e:	69bb      	ldr	r3, [r7, #24]
34015530:	f003 0320 	and.w	r3, r3, #32
34015534:	2b00      	cmp	r3, #0
34015536:	d00f      	beq.n	34015558 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
34015538:	687b      	ldr	r3, [r7, #4]
3401553a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3401553e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
34015542:	687b      	ldr	r3, [r7, #4]
34015544:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
34015548:	687b      	ldr	r3, [r7, #4]
3401554a:	681b      	ldr	r3, [r3, #0]
3401554c:	699a      	ldr	r2, [r3, #24]
3401554e:	687b      	ldr	r3, [r7, #4]
34015550:	681b      	ldr	r3, [r3, #0]
34015552:	f042 0220 	orr.w	r2, r2, #32
34015556:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
34015558:	687b      	ldr	r3, [r7, #4]
3401555a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3401555e:	2b00      	cmp	r3, #0
34015560:	d062      	beq.n	34015628 <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
34015562:	687b      	ldr	r3, [r7, #4]
34015564:	681b      	ldr	r3, [r3, #0]
34015566:	681a      	ldr	r2, [r3, #0]
34015568:	687b      	ldr	r3, [r7, #4]
3401556a:	681b      	ldr	r3, [r3, #0]
3401556c:	f022 0201 	bic.w	r2, r2, #1
34015570:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
34015572:	687b      	ldr	r3, [r7, #4]
34015574:	681b      	ldr	r3, [r3, #0]
34015576:	691b      	ldr	r3, [r3, #16]
34015578:	687a      	ldr	r2, [r7, #4]
3401557a:	6812      	ldr	r2, [r2, #0]
3401557c:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
34015580:	f023 0303 	bic.w	r3, r3, #3
34015584:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
34015586:	697b      	ldr	r3, [r7, #20]
34015588:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
3401558c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
34015590:	d13e      	bne.n	34015610 <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
34015592:	687b      	ldr	r3, [r7, #4]
34015594:	681b      	ldr	r3, [r3, #0]
34015596:	689a      	ldr	r2, [r3, #8]
34015598:	687b      	ldr	r3, [r7, #4]
3401559a:	681b      	ldr	r3, [r3, #0]
3401559c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
340155a0:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
340155a2:	687b      	ldr	r3, [r7, #4]
340155a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
340155a8:	2b00      	cmp	r3, #0
340155aa:	d015      	beq.n	340155d8 <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
340155ac:	687b      	ldr	r3, [r7, #4]
340155ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
340155b2:	4a1f      	ldr	r2, [pc, #124]	@ (34015630 <HAL_SPI_IRQHandler+0x3a4>)
340155b4:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
340155b6:	687b      	ldr	r3, [r7, #4]
340155b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
340155bc:	4618      	mov	r0, r3
340155be:	f7ef fed1 	bl	34005364 <HAL_DMA_Abort_IT>
340155c2:	4603      	mov	r3, r0
340155c4:	2b00      	cmp	r3, #0
340155c6:	d007      	beq.n	340155d8 <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
340155c8:	687b      	ldr	r3, [r7, #4]
340155ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
340155ce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
340155d2:	687b      	ldr	r3, [r7, #4]
340155d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
340155d8:	687b      	ldr	r3, [r7, #4]
340155da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340155de:	2b00      	cmp	r3, #0
340155e0:	d022      	beq.n	34015628 <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
340155e2:	687b      	ldr	r3, [r7, #4]
340155e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340155e8:	4a11      	ldr	r2, [pc, #68]	@ (34015630 <HAL_SPI_IRQHandler+0x3a4>)
340155ea:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
340155ec:	687b      	ldr	r3, [r7, #4]
340155ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340155f2:	4618      	mov	r0, r3
340155f4:	f7ef feb6 	bl	34005364 <HAL_DMA_Abort_IT>
340155f8:	4603      	mov	r3, r0
340155fa:	2b00      	cmp	r3, #0
340155fc:	d014      	beq.n	34015628 <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
340155fe:	687b      	ldr	r3, [r7, #4]
34015600:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015604:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
34015608:	687b      	ldr	r3, [r7, #4]
3401560a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
3401560e:	e00b      	b.n	34015628 <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
34015610:	687b      	ldr	r3, [r7, #4]
34015612:	2201      	movs	r2, #1
34015614:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
34015618:	6878      	ldr	r0, [r7, #4]
3401561a:	f002 fc09 	bl	34017e30 <HAL_SPI_ErrorCallback>
    return;
3401561e:	e003      	b.n	34015628 <HAL_SPI_IRQHandler+0x39c>
    return;
34015620:	bf00      	nop
34015622:	e002      	b.n	3401562a <HAL_SPI_IRQHandler+0x39e>
    return;
34015624:	bf00      	nop
34015626:	e000      	b.n	3401562a <HAL_SPI_IRQHandler+0x39e>
    return;
34015628:	bf00      	nop
  }
}
3401562a:	3728      	adds	r7, #40	@ 0x28
3401562c:	46bd      	mov	sp, r7
3401562e:	bd80      	pop	{r7, pc}
34015630:	3401572d 	.word	0x3401572d

34015634 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
34015634:	b480      	push	{r7}
34015636:	b083      	sub	sp, #12
34015638:	af00      	add	r7, sp, #0
3401563a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
3401563c:	bf00      	nop
3401563e:	370c      	adds	r7, #12
34015640:	46bd      	mov	sp, r7
34015642:	f85d 7b04 	ldr.w	r7, [sp], #4
34015646:	4770      	bx	lr

34015648 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
34015648:	b480      	push	{r7}
3401564a:	b083      	sub	sp, #12
3401564c:	af00      	add	r7, sp, #0
3401564e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
34015650:	bf00      	nop
34015652:	370c      	adds	r7, #12
34015654:	46bd      	mov	sp, r7
34015656:	f85d 7b04 	ldr.w	r7, [sp], #4
3401565a:	4770      	bx	lr

3401565c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
3401565c:	b480      	push	{r7}
3401565e:	b083      	sub	sp, #12
34015660:	af00      	add	r7, sp, #0
34015662:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
34015664:	bf00      	nop
34015666:	370c      	adds	r7, #12
34015668:	46bd      	mov	sp, r7
3401566a:	f85d 7b04 	ldr.w	r7, [sp], #4
3401566e:	4770      	bx	lr

34015670 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
34015670:	b480      	push	{r7}
34015672:	b083      	sub	sp, #12
34015674:	af00      	add	r7, sp, #0
34015676:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
34015678:	bf00      	nop
3401567a:	370c      	adds	r7, #12
3401567c:	46bd      	mov	sp, r7
3401567e:	f85d 7b04 	ldr.w	r7, [sp], #4
34015682:	4770      	bx	lr

34015684 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
34015684:	b580      	push	{r7, lr}
34015686:	b084      	sub	sp, #16
34015688:	af00      	add	r7, sp, #0
3401568a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
3401568c:	687b      	ldr	r3, [r7, #4]
3401568e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
34015690:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
34015692:	68fb      	ldr	r3, [r7, #12]
34015694:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
34015698:	b2db      	uxtb	r3, r3
3401569a:	2b07      	cmp	r3, #7
3401569c:	d011      	beq.n	340156c2 <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Mode == DMA_LINKEDLIST_CIRCULAR)
3401569e:	68fb      	ldr	r3, [r7, #12]
340156a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340156a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
340156a6:	2b81      	cmp	r3, #129	@ 0x81
340156a8:	d103      	bne.n	340156b2 <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
340156aa:	68f8      	ldr	r0, [r7, #12]
340156ac:	f002 fba4 	bl	34017df8 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
340156b0:	e007      	b.n	340156c2 <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
340156b2:	68fb      	ldr	r3, [r7, #12]
340156b4:	681b      	ldr	r3, [r3, #0]
340156b6:	691a      	ldr	r2, [r3, #16]
340156b8:	68fb      	ldr	r3, [r7, #12]
340156ba:	681b      	ldr	r3, [r3, #0]
340156bc:	f042 0208 	orr.w	r2, r2, #8
340156c0:	611a      	str	r2, [r3, #16]
}
340156c2:	bf00      	nop
340156c4:	3710      	adds	r7, #16
340156c6:	46bd      	mov	sp, r7
340156c8:	bd80      	pop	{r7, pc}

340156ca <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
340156ca:	b580      	push	{r7, lr}
340156cc:	b084      	sub	sp, #16
340156ce:	af00      	add	r7, sp, #0
340156d0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
340156d2:	687b      	ldr	r3, [r7, #4]
340156d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
340156d6:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
340156d8:	68f8      	ldr	r0, [r7, #12]
340156da:	f7ff ffbf 	bl	3401565c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
340156de:	bf00      	nop
340156e0:	3710      	adds	r7, #16
340156e2:	46bd      	mov	sp, r7
340156e4:	bd80      	pop	{r7, pc}

340156e6 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
340156e6:	b580      	push	{r7, lr}
340156e8:	b084      	sub	sp, #16
340156ea:	af00      	add	r7, sp, #0
340156ec:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
340156ee:	687b      	ldr	r3, [r7, #4]
340156f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
340156f2:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_NONE)
340156f4:	6878      	ldr	r0, [r7, #4]
340156f6:	f7ef ffc7 	bl	34005688 <HAL_DMA_GetError>
340156fa:	4603      	mov	r3, r0
340156fc:	2b00      	cmp	r3, #0
340156fe:	d011      	beq.n	34015724 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
34015700:	68f8      	ldr	r0, [r7, #12]
34015702:	f000 f82d 	bl	34015760 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
34015706:	68fb      	ldr	r3, [r7, #12]
34015708:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3401570c:	f043 0210 	orr.w	r2, r3, #16
34015710:	68fb      	ldr	r3, [r7, #12]
34015712:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->State = HAL_SPI_STATE_READY;
34015716:	68fb      	ldr	r3, [r7, #12]
34015718:	2201      	movs	r2, #1
3401571a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
3401571e:	68f8      	ldr	r0, [r7, #12]
34015720:	f002 fb86 	bl	34017e30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
34015724:	bf00      	nop
34015726:	3710      	adds	r7, #16
34015728:	46bd      	mov	sp, r7
3401572a:	bd80      	pop	{r7, pc}

3401572c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
3401572c:	b580      	push	{r7, lr}
3401572e:	b084      	sub	sp, #16
34015730:	af00      	add	r7, sp, #0
34015732:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
34015734:	687b      	ldr	r3, [r7, #4]
34015736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
34015738:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
3401573a:	68fb      	ldr	r3, [r7, #12]
3401573c:	2200      	movs	r2, #0
3401573e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
34015742:	68fb      	ldr	r3, [r7, #12]
34015744:	2200      	movs	r2, #0
34015746:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
3401574a:	68fb      	ldr	r3, [r7, #12]
3401574c:	2201      	movs	r2, #1
3401574e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
34015752:	68f8      	ldr	r0, [r7, #12]
34015754:	f002 fb6c 	bl	34017e30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
34015758:	bf00      	nop
3401575a:	3710      	adds	r7, #16
3401575c:	46bd      	mov	sp, r7
3401575e:	bd80      	pop	{r7, pc}

34015760 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
34015760:	b480      	push	{r7}
34015762:	b085      	sub	sp, #20
34015764:	af00      	add	r7, sp, #0
34015766:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
34015768:	687b      	ldr	r3, [r7, #4]
3401576a:	681b      	ldr	r3, [r3, #0]
3401576c:	695b      	ldr	r3, [r3, #20]
3401576e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
34015770:	687b      	ldr	r3, [r7, #4]
34015772:	681b      	ldr	r3, [r3, #0]
34015774:	699a      	ldr	r2, [r3, #24]
34015776:	687b      	ldr	r3, [r7, #4]
34015778:	681b      	ldr	r3, [r3, #0]
3401577a:	f042 0208 	orr.w	r2, r2, #8
3401577e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
34015780:	687b      	ldr	r3, [r7, #4]
34015782:	681b      	ldr	r3, [r3, #0]
34015784:	699a      	ldr	r2, [r3, #24]
34015786:	687b      	ldr	r3, [r7, #4]
34015788:	681b      	ldr	r3, [r3, #0]
3401578a:	f042 0210 	orr.w	r2, r2, #16
3401578e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
34015790:	687b      	ldr	r3, [r7, #4]
34015792:	681b      	ldr	r3, [r3, #0]
34015794:	681a      	ldr	r2, [r3, #0]
34015796:	687b      	ldr	r3, [r7, #4]
34015798:	681b      	ldr	r3, [r3, #0]
3401579a:	f022 0201 	bic.w	r2, r2, #1
3401579e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
340157a0:	687b      	ldr	r3, [r7, #4]
340157a2:	681b      	ldr	r3, [r3, #0]
340157a4:	691b      	ldr	r3, [r3, #16]
340157a6:	687a      	ldr	r2, [r7, #4]
340157a8:	6812      	ldr	r2, [r2, #0]
340157aa:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
340157ae:	f023 0303 	bic.w	r3, r3, #3
340157b2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
340157b4:	687b      	ldr	r3, [r7, #4]
340157b6:	681b      	ldr	r3, [r3, #0]
340157b8:	689a      	ldr	r2, [r3, #8]
340157ba:	687b      	ldr	r3, [r7, #4]
340157bc:	681b      	ldr	r3, [r3, #0]
340157be:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
340157c2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
340157c4:	687b      	ldr	r3, [r7, #4]
340157c6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
340157ca:	b2db      	uxtb	r3, r3
340157cc:	2b04      	cmp	r3, #4
340157ce:	d014      	beq.n	340157fa <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
340157d0:	68fb      	ldr	r3, [r7, #12]
340157d2:	f003 0320 	and.w	r3, r3, #32
340157d6:	2b00      	cmp	r3, #0
340157d8:	d00f      	beq.n	340157fa <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
340157da:	687b      	ldr	r3, [r7, #4]
340157dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
340157e0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
340157e4:	687b      	ldr	r3, [r7, #4]
340157e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
340157ea:	687b      	ldr	r3, [r7, #4]
340157ec:	681b      	ldr	r3, [r3, #0]
340157ee:	699a      	ldr	r2, [r3, #24]
340157f0:	687b      	ldr	r3, [r7, #4]
340157f2:	681b      	ldr	r3, [r3, #0]
340157f4:	f042 0220 	orr.w	r2, r2, #32
340157f8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
340157fa:	687b      	ldr	r3, [r7, #4]
340157fc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
34015800:	b2db      	uxtb	r3, r3
34015802:	2b03      	cmp	r3, #3
34015804:	d02e      	beq.n	34015864 <SPI_CloseTransfer+0x104>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
34015806:	68fb      	ldr	r3, [r7, #12]
34015808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3401580c:	2b00      	cmp	r3, #0
3401580e:	d00f      	beq.n	34015830 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
34015810:	687b      	ldr	r3, [r7, #4]
34015812:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015816:	f043 0204 	orr.w	r2, r3, #4
3401581a:	687b      	ldr	r3, [r7, #4]
3401581c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
34015820:	687b      	ldr	r3, [r7, #4]
34015822:	681b      	ldr	r3, [r3, #0]
34015824:	699a      	ldr	r2, [r3, #24]
34015826:	687b      	ldr	r3, [r7, #4]
34015828:	681b      	ldr	r3, [r3, #0]
3401582a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
3401582e:	619a      	str	r2, [r3, #24]
    }

#if (USE_SPI_CRC != 0UL)
    /* Check if CRC error occurred */
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
34015830:	687b      	ldr	r3, [r7, #4]
34015832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34015834:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
34015838:	d114      	bne.n	34015864 <SPI_CloseTransfer+0x104>
    {
      if ((itflag & SPI_FLAG_CRCERR) != 0UL)
3401583a:	68fb      	ldr	r3, [r7, #12]
3401583c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34015840:	2b00      	cmp	r3, #0
34015842:	d00f      	beq.n	34015864 <SPI_CloseTransfer+0x104>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
34015844:	687b      	ldr	r3, [r7, #4]
34015846:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3401584a:	f043 0202 	orr.w	r2, r3, #2
3401584e:	687b      	ldr	r3, [r7, #4]
34015850:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
34015854:	687b      	ldr	r3, [r7, #4]
34015856:	681b      	ldr	r3, [r3, #0]
34015858:	699a      	ldr	r2, [r3, #24]
3401585a:	687b      	ldr	r3, [r7, #4]
3401585c:	681b      	ldr	r3, [r3, #0]
3401585e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
34015862:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
34015864:	68fb      	ldr	r3, [r7, #12]
34015866:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3401586a:	2b00      	cmp	r3, #0
3401586c:	d00f      	beq.n	3401588e <SPI_CloseTransfer+0x12e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
3401586e:	687b      	ldr	r3, [r7, #4]
34015870:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34015874:	f043 0201 	orr.w	r2, r3, #1
34015878:	687b      	ldr	r3, [r7, #4]
3401587a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
3401587e:	687b      	ldr	r3, [r7, #4]
34015880:	681b      	ldr	r3, [r3, #0]
34015882:	699a      	ldr	r2, [r3, #24]
34015884:	687b      	ldr	r3, [r7, #4]
34015886:	681b      	ldr	r3, [r3, #0]
34015888:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
3401588c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
3401588e:	68fb      	ldr	r3, [r7, #12]
34015890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34015894:	2b00      	cmp	r3, #0
34015896:	d00f      	beq.n	340158b8 <SPI_CloseTransfer+0x158>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
34015898:	687b      	ldr	r3, [r7, #4]
3401589a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3401589e:	f043 0208 	orr.w	r2, r3, #8
340158a2:	687b      	ldr	r3, [r7, #4]
340158a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
340158a8:	687b      	ldr	r3, [r7, #4]
340158aa:	681b      	ldr	r3, [r3, #0]
340158ac:	699a      	ldr	r2, [r3, #24]
340158ae:	687b      	ldr	r3, [r7, #4]
340158b0:	681b      	ldr	r3, [r3, #0]
340158b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
340158b6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
340158b8:	687b      	ldr	r3, [r7, #4]
340158ba:	2200      	movs	r2, #0
340158bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
340158c0:	687b      	ldr	r3, [r7, #4]
340158c2:	2200      	movs	r2, #0
340158c4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
340158c8:	bf00      	nop
340158ca:	3714      	adds	r7, #20
340158cc:	46bd      	mov	sp, r7
340158ce:	f85d 7b04 	ldr.w	r7, [sp], #4
340158d2:	4770      	bx	lr

340158d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
340158d4:	b580      	push	{r7, lr}
340158d6:	b082      	sub	sp, #8
340158d8:	af00      	add	r7, sp, #0
340158da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
340158dc:	687b      	ldr	r3, [r7, #4]
340158de:	2b00      	cmp	r3, #0
340158e0:	d101      	bne.n	340158e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
340158e2:	2301      	movs	r3, #1
340158e4:	e16e      	b.n	34015bc4 <HAL_UART_Init+0x2f0>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
340158e6:	687b      	ldr	r3, [r7, #4]
340158e8:	699b      	ldr	r3, [r3, #24]
340158ea:	2b00      	cmp	r3, #0
340158ec:	f000 8088 	beq.w	34015a00 <HAL_UART_Init+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
340158f0:	687b      	ldr	r3, [r7, #4]
340158f2:	681b      	ldr	r3, [r3, #0]
340158f4:	4a8f      	ldr	r2, [pc, #572]	@ (34015b34 <HAL_UART_Init+0x260>)
340158f6:	4293      	cmp	r3, r2
340158f8:	f000 80f5 	beq.w	34015ae6 <HAL_UART_Init+0x212>
340158fc:	687b      	ldr	r3, [r7, #4]
340158fe:	681b      	ldr	r3, [r3, #0]
34015900:	4a8d      	ldr	r2, [pc, #564]	@ (34015b38 <HAL_UART_Init+0x264>)
34015902:	4293      	cmp	r3, r2
34015904:	f000 80ef 	beq.w	34015ae6 <HAL_UART_Init+0x212>
34015908:	687b      	ldr	r3, [r7, #4]
3401590a:	681b      	ldr	r3, [r3, #0]
3401590c:	4a8b      	ldr	r2, [pc, #556]	@ (34015b3c <HAL_UART_Init+0x268>)
3401590e:	4293      	cmp	r3, r2
34015910:	f000 80e9 	beq.w	34015ae6 <HAL_UART_Init+0x212>
34015914:	687b      	ldr	r3, [r7, #4]
34015916:	681b      	ldr	r3, [r3, #0]
34015918:	4a89      	ldr	r2, [pc, #548]	@ (34015b40 <HAL_UART_Init+0x26c>)
3401591a:	4293      	cmp	r3, r2
3401591c:	f000 80e3 	beq.w	34015ae6 <HAL_UART_Init+0x212>
34015920:	687b      	ldr	r3, [r7, #4]
34015922:	681b      	ldr	r3, [r3, #0]
34015924:	4a87      	ldr	r2, [pc, #540]	@ (34015b44 <HAL_UART_Init+0x270>)
34015926:	4293      	cmp	r3, r2
34015928:	f000 80dd 	beq.w	34015ae6 <HAL_UART_Init+0x212>
3401592c:	687b      	ldr	r3, [r7, #4]
3401592e:	681b      	ldr	r3, [r3, #0]
34015930:	4a85      	ldr	r2, [pc, #532]	@ (34015b48 <HAL_UART_Init+0x274>)
34015932:	4293      	cmp	r3, r2
34015934:	f000 80d7 	beq.w	34015ae6 <HAL_UART_Init+0x212>
34015938:	687b      	ldr	r3, [r7, #4]
3401593a:	681b      	ldr	r3, [r3, #0]
3401593c:	4a83      	ldr	r2, [pc, #524]	@ (34015b4c <HAL_UART_Init+0x278>)
3401593e:	4293      	cmp	r3, r2
34015940:	f000 80d1 	beq.w	34015ae6 <HAL_UART_Init+0x212>
34015944:	687b      	ldr	r3, [r7, #4]
34015946:	681b      	ldr	r3, [r3, #0]
34015948:	4a81      	ldr	r2, [pc, #516]	@ (34015b50 <HAL_UART_Init+0x27c>)
3401594a:	4293      	cmp	r3, r2
3401594c:	f000 80cb 	beq.w	34015ae6 <HAL_UART_Init+0x212>
34015950:	687b      	ldr	r3, [r7, #4]
34015952:	681b      	ldr	r3, [r3, #0]
34015954:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
34015958:	f000 80c5 	beq.w	34015ae6 <HAL_UART_Init+0x212>
3401595c:	687b      	ldr	r3, [r7, #4]
3401595e:	681b      	ldr	r3, [r3, #0]
34015960:	4a7c      	ldr	r2, [pc, #496]	@ (34015b54 <HAL_UART_Init+0x280>)
34015962:	4293      	cmp	r3, r2
34015964:	f000 80bf 	beq.w	34015ae6 <HAL_UART_Init+0x212>
34015968:	687b      	ldr	r3, [r7, #4]
3401596a:	681b      	ldr	r3, [r3, #0]
3401596c:	4a7a      	ldr	r2, [pc, #488]	@ (34015b58 <HAL_UART_Init+0x284>)
3401596e:	4293      	cmp	r3, r2
34015970:	f000 80b9 	beq.w	34015ae6 <HAL_UART_Init+0x212>
34015974:	687b      	ldr	r3, [r7, #4]
34015976:	681b      	ldr	r3, [r3, #0]
34015978:	4a78      	ldr	r2, [pc, #480]	@ (34015b5c <HAL_UART_Init+0x288>)
3401597a:	4293      	cmp	r3, r2
3401597c:	f000 80b3 	beq.w	34015ae6 <HAL_UART_Init+0x212>
34015980:	687b      	ldr	r3, [r7, #4]
34015982:	681b      	ldr	r3, [r3, #0]
34015984:	4a76      	ldr	r2, [pc, #472]	@ (34015b60 <HAL_UART_Init+0x28c>)
34015986:	4293      	cmp	r3, r2
34015988:	f000 80ad 	beq.w	34015ae6 <HAL_UART_Init+0x212>
3401598c:	687b      	ldr	r3, [r7, #4]
3401598e:	681b      	ldr	r3, [r3, #0]
34015990:	4a74      	ldr	r2, [pc, #464]	@ (34015b64 <HAL_UART_Init+0x290>)
34015992:	4293      	cmp	r3, r2
34015994:	f000 80a7 	beq.w	34015ae6 <HAL_UART_Init+0x212>
34015998:	687b      	ldr	r3, [r7, #4]
3401599a:	681b      	ldr	r3, [r3, #0]
3401599c:	4a72      	ldr	r2, [pc, #456]	@ (34015b68 <HAL_UART_Init+0x294>)
3401599e:	4293      	cmp	r3, r2
340159a0:	f000 80a1 	beq.w	34015ae6 <HAL_UART_Init+0x212>
340159a4:	687b      	ldr	r3, [r7, #4]
340159a6:	681b      	ldr	r3, [r3, #0]
340159a8:	4a70      	ldr	r2, [pc, #448]	@ (34015b6c <HAL_UART_Init+0x298>)
340159aa:	4293      	cmp	r3, r2
340159ac:	f000 809b 	beq.w	34015ae6 <HAL_UART_Init+0x212>
340159b0:	687b      	ldr	r3, [r7, #4]
340159b2:	681b      	ldr	r3, [r3, #0]
340159b4:	4a6e      	ldr	r2, [pc, #440]	@ (34015b70 <HAL_UART_Init+0x29c>)
340159b6:	4293      	cmp	r3, r2
340159b8:	f000 8095 	beq.w	34015ae6 <HAL_UART_Init+0x212>
340159bc:	687b      	ldr	r3, [r7, #4]
340159be:	681b      	ldr	r3, [r3, #0]
340159c0:	4a6c      	ldr	r2, [pc, #432]	@ (34015b74 <HAL_UART_Init+0x2a0>)
340159c2:	4293      	cmp	r3, r2
340159c4:	f000 808f 	beq.w	34015ae6 <HAL_UART_Init+0x212>
340159c8:	687b      	ldr	r3, [r7, #4]
340159ca:	681b      	ldr	r3, [r3, #0]
340159cc:	4a6a      	ldr	r2, [pc, #424]	@ (34015b78 <HAL_UART_Init+0x2a4>)
340159ce:	4293      	cmp	r3, r2
340159d0:	f000 8089 	beq.w	34015ae6 <HAL_UART_Init+0x212>
340159d4:	687b      	ldr	r3, [r7, #4]
340159d6:	681b      	ldr	r3, [r3, #0]
340159d8:	4a68      	ldr	r2, [pc, #416]	@ (34015b7c <HAL_UART_Init+0x2a8>)
340159da:	4293      	cmp	r3, r2
340159dc:	f000 8083 	beq.w	34015ae6 <HAL_UART_Init+0x212>
340159e0:	687b      	ldr	r3, [r7, #4]
340159e2:	681b      	ldr	r3, [r3, #0]
340159e4:	4a66      	ldr	r2, [pc, #408]	@ (34015b80 <HAL_UART_Init+0x2ac>)
340159e6:	4293      	cmp	r3, r2
340159e8:	d07d      	beq.n	34015ae6 <HAL_UART_Init+0x212>
340159ea:	687b      	ldr	r3, [r7, #4]
340159ec:	681b      	ldr	r3, [r3, #0]
340159ee:	4a65      	ldr	r2, [pc, #404]	@ (34015b84 <HAL_UART_Init+0x2b0>)
340159f0:	4293      	cmp	r3, r2
340159f2:	d078      	beq.n	34015ae6 <HAL_UART_Init+0x212>
340159f4:	f240 113f 	movw	r1, #319	@ 0x13f
340159f8:	4863      	ldr	r0, [pc, #396]	@ (34015b88 <HAL_UART_Init+0x2b4>)
340159fa:	f7ec f99d 	bl	34001d38 <assert_failed>
340159fe:	e072      	b.n	34015ae6 <HAL_UART_Init+0x212>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
34015a00:	687b      	ldr	r3, [r7, #4]
34015a02:	681b      	ldr	r3, [r3, #0]
34015a04:	4a4b      	ldr	r2, [pc, #300]	@ (34015b34 <HAL_UART_Init+0x260>)
34015a06:	4293      	cmp	r3, r2
34015a08:	d06d      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a0a:	687b      	ldr	r3, [r7, #4]
34015a0c:	681b      	ldr	r3, [r3, #0]
34015a0e:	4a4a      	ldr	r2, [pc, #296]	@ (34015b38 <HAL_UART_Init+0x264>)
34015a10:	4293      	cmp	r3, r2
34015a12:	d068      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a14:	687b      	ldr	r3, [r7, #4]
34015a16:	681b      	ldr	r3, [r3, #0]
34015a18:	4a48      	ldr	r2, [pc, #288]	@ (34015b3c <HAL_UART_Init+0x268>)
34015a1a:	4293      	cmp	r3, r2
34015a1c:	d063      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a1e:	687b      	ldr	r3, [r7, #4]
34015a20:	681b      	ldr	r3, [r3, #0]
34015a22:	4a47      	ldr	r2, [pc, #284]	@ (34015b40 <HAL_UART_Init+0x26c>)
34015a24:	4293      	cmp	r3, r2
34015a26:	d05e      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a28:	687b      	ldr	r3, [r7, #4]
34015a2a:	681b      	ldr	r3, [r3, #0]
34015a2c:	4a45      	ldr	r2, [pc, #276]	@ (34015b44 <HAL_UART_Init+0x270>)
34015a2e:	4293      	cmp	r3, r2
34015a30:	d059      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a32:	687b      	ldr	r3, [r7, #4]
34015a34:	681b      	ldr	r3, [r3, #0]
34015a36:	4a44      	ldr	r2, [pc, #272]	@ (34015b48 <HAL_UART_Init+0x274>)
34015a38:	4293      	cmp	r3, r2
34015a3a:	d054      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a3c:	687b      	ldr	r3, [r7, #4]
34015a3e:	681b      	ldr	r3, [r3, #0]
34015a40:	4a42      	ldr	r2, [pc, #264]	@ (34015b4c <HAL_UART_Init+0x278>)
34015a42:	4293      	cmp	r3, r2
34015a44:	d04f      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a46:	687b      	ldr	r3, [r7, #4]
34015a48:	681b      	ldr	r3, [r3, #0]
34015a4a:	4a41      	ldr	r2, [pc, #260]	@ (34015b50 <HAL_UART_Init+0x27c>)
34015a4c:	4293      	cmp	r3, r2
34015a4e:	d04a      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a50:	687b      	ldr	r3, [r7, #4]
34015a52:	681b      	ldr	r3, [r3, #0]
34015a54:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
34015a58:	d045      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a5a:	687b      	ldr	r3, [r7, #4]
34015a5c:	681b      	ldr	r3, [r3, #0]
34015a5e:	4a3d      	ldr	r2, [pc, #244]	@ (34015b54 <HAL_UART_Init+0x280>)
34015a60:	4293      	cmp	r3, r2
34015a62:	d040      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a64:	687b      	ldr	r3, [r7, #4]
34015a66:	681b      	ldr	r3, [r3, #0]
34015a68:	4a3b      	ldr	r2, [pc, #236]	@ (34015b58 <HAL_UART_Init+0x284>)
34015a6a:	4293      	cmp	r3, r2
34015a6c:	d03b      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a6e:	687b      	ldr	r3, [r7, #4]
34015a70:	681b      	ldr	r3, [r3, #0]
34015a72:	4a3a      	ldr	r2, [pc, #232]	@ (34015b5c <HAL_UART_Init+0x288>)
34015a74:	4293      	cmp	r3, r2
34015a76:	d036      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a78:	687b      	ldr	r3, [r7, #4]
34015a7a:	681b      	ldr	r3, [r3, #0]
34015a7c:	4a38      	ldr	r2, [pc, #224]	@ (34015b60 <HAL_UART_Init+0x28c>)
34015a7e:	4293      	cmp	r3, r2
34015a80:	d031      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a82:	687b      	ldr	r3, [r7, #4]
34015a84:	681b      	ldr	r3, [r3, #0]
34015a86:	4a37      	ldr	r2, [pc, #220]	@ (34015b64 <HAL_UART_Init+0x290>)
34015a88:	4293      	cmp	r3, r2
34015a8a:	d02c      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a8c:	687b      	ldr	r3, [r7, #4]
34015a8e:	681b      	ldr	r3, [r3, #0]
34015a90:	4a35      	ldr	r2, [pc, #212]	@ (34015b68 <HAL_UART_Init+0x294>)
34015a92:	4293      	cmp	r3, r2
34015a94:	d027      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015a96:	687b      	ldr	r3, [r7, #4]
34015a98:	681b      	ldr	r3, [r3, #0]
34015a9a:	4a34      	ldr	r2, [pc, #208]	@ (34015b6c <HAL_UART_Init+0x298>)
34015a9c:	4293      	cmp	r3, r2
34015a9e:	d022      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015aa0:	687b      	ldr	r3, [r7, #4]
34015aa2:	681b      	ldr	r3, [r3, #0]
34015aa4:	4a32      	ldr	r2, [pc, #200]	@ (34015b70 <HAL_UART_Init+0x29c>)
34015aa6:	4293      	cmp	r3, r2
34015aa8:	d01d      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015aaa:	687b      	ldr	r3, [r7, #4]
34015aac:	681b      	ldr	r3, [r3, #0]
34015aae:	4a31      	ldr	r2, [pc, #196]	@ (34015b74 <HAL_UART_Init+0x2a0>)
34015ab0:	4293      	cmp	r3, r2
34015ab2:	d018      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015ab4:	687b      	ldr	r3, [r7, #4]
34015ab6:	681b      	ldr	r3, [r3, #0]
34015ab8:	4a2f      	ldr	r2, [pc, #188]	@ (34015b78 <HAL_UART_Init+0x2a4>)
34015aba:	4293      	cmp	r3, r2
34015abc:	d013      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015abe:	687b      	ldr	r3, [r7, #4]
34015ac0:	681b      	ldr	r3, [r3, #0]
34015ac2:	4a2e      	ldr	r2, [pc, #184]	@ (34015b7c <HAL_UART_Init+0x2a8>)
34015ac4:	4293      	cmp	r3, r2
34015ac6:	d00e      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015ac8:	687b      	ldr	r3, [r7, #4]
34015aca:	681b      	ldr	r3, [r3, #0]
34015acc:	4a2c      	ldr	r2, [pc, #176]	@ (34015b80 <HAL_UART_Init+0x2ac>)
34015ace:	4293      	cmp	r3, r2
34015ad0:	d009      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015ad2:	687b      	ldr	r3, [r7, #4]
34015ad4:	681b      	ldr	r3, [r3, #0]
34015ad6:	4a2b      	ldr	r2, [pc, #172]	@ (34015b84 <HAL_UART_Init+0x2b0>)
34015ad8:	4293      	cmp	r3, r2
34015ada:	d004      	beq.n	34015ae6 <HAL_UART_Init+0x212>
34015adc:	f44f 71a2 	mov.w	r1, #324	@ 0x144
34015ae0:	4829      	ldr	r0, [pc, #164]	@ (34015b88 <HAL_UART_Init+0x2b4>)
34015ae2:	f7ec f929 	bl	34001d38 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
34015ae6:	687b      	ldr	r3, [r7, #4]
34015ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34015aec:	2b00      	cmp	r3, #0
34015aee:	d106      	bne.n	34015afe <HAL_UART_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
34015af0:	687b      	ldr	r3, [r7, #4]
34015af2:	2200      	movs	r2, #0
34015af4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
34015af8:	6878      	ldr	r0, [r7, #4]
34015afa:	f000 f867 	bl	34015bcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
34015afe:	687b      	ldr	r3, [r7, #4]
34015b00:	2224      	movs	r2, #36	@ 0x24
34015b02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
34015b06:	687b      	ldr	r3, [r7, #4]
34015b08:	681b      	ldr	r3, [r3, #0]
34015b0a:	681a      	ldr	r2, [r3, #0]
34015b0c:	687b      	ldr	r3, [r7, #4]
34015b0e:	681b      	ldr	r3, [r3, #0]
34015b10:	f022 0201 	bic.w	r2, r2, #1
34015b14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
34015b16:	687b      	ldr	r3, [r7, #4]
34015b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34015b1a:	2b00      	cmp	r3, #0
34015b1c:	d002      	beq.n	34015b24 <HAL_UART_Init+0x250>
  {
    UART_AdvFeatureConfig(huart);
34015b1e:	6878      	ldr	r0, [r7, #4]
34015b20:	f000 fbb8 	bl	34016294 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
34015b24:	6878      	ldr	r0, [r7, #4]
34015b26:	f000 f8e9 	bl	34015cfc <UART_SetConfig>
34015b2a:	4603      	mov	r3, r0
34015b2c:	2b01      	cmp	r3, #1
34015b2e:	d12d      	bne.n	34015b8c <HAL_UART_Init+0x2b8>
  {
    return HAL_ERROR;
34015b30:	2301      	movs	r3, #1
34015b32:	e047      	b.n	34015bc4 <HAL_UART_Init+0x2f0>
34015b34:	52001000 	.word	0x52001000
34015b38:	42001000 	.word	0x42001000
34015b3c:	50004400 	.word	0x50004400
34015b40:	40004400 	.word	0x40004400
34015b44:	50004800 	.word	0x50004800
34015b48:	40004800 	.word	0x40004800
34015b4c:	50004c00 	.word	0x50004c00
34015b50:	40004c00 	.word	0x40004c00
34015b54:	40005000 	.word	0x40005000
34015b58:	52001400 	.word	0x52001400
34015b5c:	42001400 	.word	0x42001400
34015b60:	50007800 	.word	0x50007800
34015b64:	40007800 	.word	0x40007800
34015b68:	50007c00 	.word	0x50007c00
34015b6c:	40007c00 	.word	0x40007c00
34015b70:	52001800 	.word	0x52001800
34015b74:	42001800 	.word	0x42001800
34015b78:	52001c00 	.word	0x52001c00
34015b7c:	42001c00 	.word	0x42001c00
34015b80:	56000c00 	.word	0x56000c00
34015b84:	46000c00 	.word	0x46000c00
34015b88:	3401eb6c 	.word	0x3401eb6c
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
34015b8c:	687b      	ldr	r3, [r7, #4]
34015b8e:	681b      	ldr	r3, [r3, #0]
34015b90:	685a      	ldr	r2, [r3, #4]
34015b92:	687b      	ldr	r3, [r7, #4]
34015b94:	681b      	ldr	r3, [r3, #0]
34015b96:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
34015b9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
34015b9c:	687b      	ldr	r3, [r7, #4]
34015b9e:	681b      	ldr	r3, [r3, #0]
34015ba0:	689a      	ldr	r2, [r3, #8]
34015ba2:	687b      	ldr	r3, [r7, #4]
34015ba4:	681b      	ldr	r3, [r3, #0]
34015ba6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
34015baa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
34015bac:	687b      	ldr	r3, [r7, #4]
34015bae:	681b      	ldr	r3, [r3, #0]
34015bb0:	681a      	ldr	r2, [r3, #0]
34015bb2:	687b      	ldr	r3, [r7, #4]
34015bb4:	681b      	ldr	r3, [r3, #0]
34015bb6:	f042 0201 	orr.w	r2, r2, #1
34015bba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
34015bbc:	6878      	ldr	r0, [r7, #4]
34015bbe:	f000 fd33 	bl	34016628 <UART_CheckIdleState>
34015bc2:	4603      	mov	r3, r0
}
34015bc4:	4618      	mov	r0, r3
34015bc6:	3708      	adds	r7, #8
34015bc8:	46bd      	mov	sp, r7
34015bca:	bd80      	pop	{r7, pc}

34015bcc <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
34015bcc:	b480      	push	{r7}
34015bce:	b083      	sub	sp, #12
34015bd0:	af00      	add	r7, sp, #0
34015bd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
34015bd4:	bf00      	nop
34015bd6:	370c      	adds	r7, #12
34015bd8:	46bd      	mov	sp, r7
34015bda:	f85d 7b04 	ldr.w	r7, [sp], #4
34015bde:	4770      	bx	lr

34015be0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
34015be0:	b580      	push	{r7, lr}
34015be2:	b08a      	sub	sp, #40	@ 0x28
34015be4:	af02      	add	r7, sp, #8
34015be6:	60f8      	str	r0, [r7, #12]
34015be8:	60b9      	str	r1, [r7, #8]
34015bea:	603b      	str	r3, [r7, #0]
34015bec:	4613      	mov	r3, r2
34015bee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
34015bf0:	68fb      	ldr	r3, [r7, #12]
34015bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34015bf6:	2b20      	cmp	r3, #32
34015bf8:	d17b      	bne.n	34015cf2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
34015bfa:	68bb      	ldr	r3, [r7, #8]
34015bfc:	2b00      	cmp	r3, #0
34015bfe:	d002      	beq.n	34015c06 <HAL_UART_Transmit+0x26>
34015c00:	88fb      	ldrh	r3, [r7, #6]
34015c02:	2b00      	cmp	r3, #0
34015c04:	d101      	bne.n	34015c0a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
34015c06:	2301      	movs	r3, #1
34015c08:	e074      	b.n	34015cf4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
34015c0a:	68fb      	ldr	r3, [r7, #12]
34015c0c:	2200      	movs	r2, #0
34015c0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
34015c12:	68fb      	ldr	r3, [r7, #12]
34015c14:	2221      	movs	r2, #33	@ 0x21
34015c16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
34015c1a:	f7ee f8af 	bl	34003d7c <HAL_GetTick>
34015c1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
34015c20:	68fb      	ldr	r3, [r7, #12]
34015c22:	88fa      	ldrh	r2, [r7, #6]
34015c24:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
34015c28:	68fb      	ldr	r3, [r7, #12]
34015c2a:	88fa      	ldrh	r2, [r7, #6]
34015c2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
34015c30:	68fb      	ldr	r3, [r7, #12]
34015c32:	689b      	ldr	r3, [r3, #8]
34015c34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34015c38:	d108      	bne.n	34015c4c <HAL_UART_Transmit+0x6c>
34015c3a:	68fb      	ldr	r3, [r7, #12]
34015c3c:	691b      	ldr	r3, [r3, #16]
34015c3e:	2b00      	cmp	r3, #0
34015c40:	d104      	bne.n	34015c4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
34015c42:	2300      	movs	r3, #0
34015c44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
34015c46:	68bb      	ldr	r3, [r7, #8]
34015c48:	61bb      	str	r3, [r7, #24]
34015c4a:	e003      	b.n	34015c54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
34015c4c:	68bb      	ldr	r3, [r7, #8]
34015c4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
34015c50:	2300      	movs	r3, #0
34015c52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
34015c54:	e030      	b.n	34015cb8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
34015c56:	683b      	ldr	r3, [r7, #0]
34015c58:	9300      	str	r3, [sp, #0]
34015c5a:	697b      	ldr	r3, [r7, #20]
34015c5c:	2200      	movs	r2, #0
34015c5e:	2180      	movs	r1, #128	@ 0x80
34015c60:	68f8      	ldr	r0, [r7, #12]
34015c62:	f000 fd8b 	bl	3401677c <UART_WaitOnFlagUntilTimeout>
34015c66:	4603      	mov	r3, r0
34015c68:	2b00      	cmp	r3, #0
34015c6a:	d005      	beq.n	34015c78 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
34015c6c:	68fb      	ldr	r3, [r7, #12]
34015c6e:	2220      	movs	r2, #32
34015c70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
34015c74:	2303      	movs	r3, #3
34015c76:	e03d      	b.n	34015cf4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
34015c78:	69fb      	ldr	r3, [r7, #28]
34015c7a:	2b00      	cmp	r3, #0
34015c7c:	d10b      	bne.n	34015c96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
34015c7e:	69bb      	ldr	r3, [r7, #24]
34015c80:	881b      	ldrh	r3, [r3, #0]
34015c82:	461a      	mov	r2, r3
34015c84:	68fb      	ldr	r3, [r7, #12]
34015c86:	681b      	ldr	r3, [r3, #0]
34015c88:	f3c2 0208 	ubfx	r2, r2, #0, #9
34015c8c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
34015c8e:	69bb      	ldr	r3, [r7, #24]
34015c90:	3302      	adds	r3, #2
34015c92:	61bb      	str	r3, [r7, #24]
34015c94:	e007      	b.n	34015ca6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
34015c96:	69fb      	ldr	r3, [r7, #28]
34015c98:	781a      	ldrb	r2, [r3, #0]
34015c9a:	68fb      	ldr	r3, [r7, #12]
34015c9c:	681b      	ldr	r3, [r3, #0]
34015c9e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
34015ca0:	69fb      	ldr	r3, [r7, #28]
34015ca2:	3301      	adds	r3, #1
34015ca4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
34015ca6:	68fb      	ldr	r3, [r7, #12]
34015ca8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
34015cac:	b29b      	uxth	r3, r3
34015cae:	3b01      	subs	r3, #1
34015cb0:	b29a      	uxth	r2, r3
34015cb2:	68fb      	ldr	r3, [r7, #12]
34015cb4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
34015cb8:	68fb      	ldr	r3, [r7, #12]
34015cba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
34015cbe:	b29b      	uxth	r3, r3
34015cc0:	2b00      	cmp	r3, #0
34015cc2:	d1c8      	bne.n	34015c56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
34015cc4:	683b      	ldr	r3, [r7, #0]
34015cc6:	9300      	str	r3, [sp, #0]
34015cc8:	697b      	ldr	r3, [r7, #20]
34015cca:	2200      	movs	r2, #0
34015ccc:	2140      	movs	r1, #64	@ 0x40
34015cce:	68f8      	ldr	r0, [r7, #12]
34015cd0:	f000 fd54 	bl	3401677c <UART_WaitOnFlagUntilTimeout>
34015cd4:	4603      	mov	r3, r0
34015cd6:	2b00      	cmp	r3, #0
34015cd8:	d005      	beq.n	34015ce6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
34015cda:	68fb      	ldr	r3, [r7, #12]
34015cdc:	2220      	movs	r2, #32
34015cde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
34015ce2:	2303      	movs	r3, #3
34015ce4:	e006      	b.n	34015cf4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
34015ce6:	68fb      	ldr	r3, [r7, #12]
34015ce8:	2220      	movs	r2, #32
34015cea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
34015cee:	2300      	movs	r3, #0
34015cf0:	e000      	b.n	34015cf4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
34015cf2:	2302      	movs	r3, #2
  }
}
34015cf4:	4618      	mov	r0, r3
34015cf6:	3720      	adds	r7, #32
34015cf8:	46bd      	mov	sp, r7
34015cfa:	bd80      	pop	{r7, pc}

34015cfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
34015cfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
34015d00:	b090      	sub	sp, #64	@ 0x40
34015d02:	af00      	add	r7, sp, #0
34015d04:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint64_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
34015d06:	2300      	movs	r3, #0
34015d08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t lpuart_ker_ck_pres;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
34015d0c:	697b      	ldr	r3, [r7, #20]
34015d0e:	685b      	ldr	r3, [r3, #4]
34015d10:	4a19      	ldr	r2, [pc, #100]	@ (34015d78 <UART_SetConfig+0x7c>)
34015d12:	4293      	cmp	r3, r2
34015d14:	d904      	bls.n	34015d20 <UART_SetConfig+0x24>
34015d16:	f640 414f 	movw	r1, #3151	@ 0xc4f
34015d1a:	4818      	ldr	r0, [pc, #96]	@ (34015d7c <UART_SetConfig+0x80>)
34015d1c:	f7ec f80c 	bl	34001d38 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
34015d20:	697b      	ldr	r3, [r7, #20]
34015d22:	689b      	ldr	r3, [r3, #8]
34015d24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34015d28:	d00d      	beq.n	34015d46 <UART_SetConfig+0x4a>
34015d2a:	697b      	ldr	r3, [r7, #20]
34015d2c:	689b      	ldr	r3, [r3, #8]
34015d2e:	2b00      	cmp	r3, #0
34015d30:	d009      	beq.n	34015d46 <UART_SetConfig+0x4a>
34015d32:	697b      	ldr	r3, [r7, #20]
34015d34:	689b      	ldr	r3, [r3, #8]
34015d36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34015d3a:	d004      	beq.n	34015d46 <UART_SetConfig+0x4a>
34015d3c:	f44f 6145 	mov.w	r1, #3152	@ 0xc50
34015d40:	480e      	ldr	r0, [pc, #56]	@ (34015d7c <UART_SetConfig+0x80>)
34015d42:	f7eb fff9 	bl	34001d38 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
34015d46:	697b      	ldr	r3, [r7, #20]
34015d48:	681b      	ldr	r3, [r3, #0]
34015d4a:	4a0d      	ldr	r2, [pc, #52]	@ (34015d80 <UART_SetConfig+0x84>)
34015d4c:	4293      	cmp	r3, r2
34015d4e:	d004      	beq.n	34015d5a <UART_SetConfig+0x5e>
34015d50:	697b      	ldr	r3, [r7, #20]
34015d52:	681b      	ldr	r3, [r3, #0]
34015d54:	4a0b      	ldr	r2, [pc, #44]	@ (34015d84 <UART_SetConfig+0x88>)
34015d56:	4293      	cmp	r3, r2
34015d58:	d116      	bne.n	34015d88 <UART_SetConfig+0x8c>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
34015d5a:	697b      	ldr	r3, [r7, #20]
34015d5c:	68db      	ldr	r3, [r3, #12]
34015d5e:	2b00      	cmp	r3, #0
34015d60:	d038      	beq.n	34015dd4 <UART_SetConfig+0xd8>
34015d62:	697b      	ldr	r3, [r7, #20]
34015d64:	68db      	ldr	r3, [r3, #12]
34015d66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34015d6a:	d033      	beq.n	34015dd4 <UART_SetConfig+0xd8>
34015d6c:	f640 4153 	movw	r1, #3155	@ 0xc53
34015d70:	4802      	ldr	r0, [pc, #8]	@ (34015d7c <UART_SetConfig+0x80>)
34015d72:	f7eb ffe1 	bl	34001d38 <assert_failed>
34015d76:	e02d      	b.n	34015dd4 <UART_SetConfig+0xd8>
34015d78:	00bebc1f 	.word	0x00bebc1f
34015d7c:	3401eb6c 	.word	0x3401eb6c
34015d80:	56000c00 	.word	0x56000c00
34015d84:	46000c00 	.word	0x46000c00
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
34015d88:	697b      	ldr	r3, [r7, #20]
34015d8a:	68db      	ldr	r3, [r3, #12]
34015d8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34015d90:	d012      	beq.n	34015db8 <UART_SetConfig+0xbc>
34015d92:	697b      	ldr	r3, [r7, #20]
34015d94:	68db      	ldr	r3, [r3, #12]
34015d96:	2b00      	cmp	r3, #0
34015d98:	d00e      	beq.n	34015db8 <UART_SetConfig+0xbc>
34015d9a:	697b      	ldr	r3, [r7, #20]
34015d9c:	68db      	ldr	r3, [r3, #12]
34015d9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34015da2:	d009      	beq.n	34015db8 <UART_SetConfig+0xbc>
34015da4:	697b      	ldr	r3, [r7, #20]
34015da6:	68db      	ldr	r3, [r3, #12]
34015da8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34015dac:	d004      	beq.n	34015db8 <UART_SetConfig+0xbc>
34015dae:	f640 4157 	movw	r1, #3159	@ 0xc57
34015db2:	4896      	ldr	r0, [pc, #600]	@ (3401600c <UART_SetConfig+0x310>)
34015db4:	f7eb ffc0 	bl	34001d38 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
34015db8:	697b      	ldr	r3, [r7, #20]
34015dba:	6a1b      	ldr	r3, [r3, #32]
34015dbc:	2b00      	cmp	r3, #0
34015dbe:	d009      	beq.n	34015dd4 <UART_SetConfig+0xd8>
34015dc0:	697b      	ldr	r3, [r7, #20]
34015dc2:	6a1b      	ldr	r3, [r3, #32]
34015dc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34015dc8:	d004      	beq.n	34015dd4 <UART_SetConfig+0xd8>
34015dca:	f640 4158 	movw	r1, #3160	@ 0xc58
34015dce:	488f      	ldr	r0, [pc, #572]	@ (3401600c <UART_SetConfig+0x310>)
34015dd0:	f7eb ffb2 	bl	34001d38 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
34015dd4:	697b      	ldr	r3, [r7, #20]
34015dd6:	691b      	ldr	r3, [r3, #16]
34015dd8:	2b00      	cmp	r3, #0
34015dda:	d00e      	beq.n	34015dfa <UART_SetConfig+0xfe>
34015ddc:	697b      	ldr	r3, [r7, #20]
34015dde:	691b      	ldr	r3, [r3, #16]
34015de0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34015de4:	d009      	beq.n	34015dfa <UART_SetConfig+0xfe>
34015de6:	697b      	ldr	r3, [r7, #20]
34015de8:	691b      	ldr	r3, [r3, #16]
34015dea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
34015dee:	d004      	beq.n	34015dfa <UART_SetConfig+0xfe>
34015df0:	f640 415b 	movw	r1, #3163	@ 0xc5b
34015df4:	4885      	ldr	r0, [pc, #532]	@ (3401600c <UART_SetConfig+0x310>)
34015df6:	f7eb ff9f 	bl	34001d38 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
34015dfa:	697b      	ldr	r3, [r7, #20]
34015dfc:	695b      	ldr	r3, [r3, #20]
34015dfe:	f023 030c 	bic.w	r3, r3, #12
34015e02:	2b00      	cmp	r3, #0
34015e04:	d103      	bne.n	34015e0e <UART_SetConfig+0x112>
34015e06:	697b      	ldr	r3, [r7, #20]
34015e08:	695b      	ldr	r3, [r3, #20]
34015e0a:	2b00      	cmp	r3, #0
34015e0c:	d104      	bne.n	34015e18 <UART_SetConfig+0x11c>
34015e0e:	f640 415c 	movw	r1, #3164	@ 0xc5c
34015e12:	487e      	ldr	r0, [pc, #504]	@ (3401600c <UART_SetConfig+0x310>)
34015e14:	f7eb ff90 	bl	34001d38 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
34015e18:	697b      	ldr	r3, [r7, #20]
34015e1a:	699b      	ldr	r3, [r3, #24]
34015e1c:	2b00      	cmp	r3, #0
34015e1e:	d013      	beq.n	34015e48 <UART_SetConfig+0x14c>
34015e20:	697b      	ldr	r3, [r7, #20]
34015e22:	699b      	ldr	r3, [r3, #24]
34015e24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34015e28:	d00e      	beq.n	34015e48 <UART_SetConfig+0x14c>
34015e2a:	697b      	ldr	r3, [r7, #20]
34015e2c:	699b      	ldr	r3, [r3, #24]
34015e2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34015e32:	d009      	beq.n	34015e48 <UART_SetConfig+0x14c>
34015e34:	697b      	ldr	r3, [r7, #20]
34015e36:	699b      	ldr	r3, [r3, #24]
34015e38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34015e3c:	d004      	beq.n	34015e48 <UART_SetConfig+0x14c>
34015e3e:	f640 415d 	movw	r1, #3165	@ 0xc5d
34015e42:	4872      	ldr	r0, [pc, #456]	@ (3401600c <UART_SetConfig+0x310>)
34015e44:	f7eb ff78 	bl	34001d38 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
34015e48:	697b      	ldr	r3, [r7, #20]
34015e4a:	69db      	ldr	r3, [r3, #28]
34015e4c:	2b00      	cmp	r3, #0
34015e4e:	d009      	beq.n	34015e64 <UART_SetConfig+0x168>
34015e50:	697b      	ldr	r3, [r7, #20]
34015e52:	69db      	ldr	r3, [r3, #28]
34015e54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
34015e58:	d004      	beq.n	34015e64 <UART_SetConfig+0x168>
34015e5a:	f640 415e 	movw	r1, #3166	@ 0xc5e
34015e5e:	486b      	ldr	r0, [pc, #428]	@ (3401600c <UART_SetConfig+0x310>)
34015e60:	f7eb ff6a 	bl	34001d38 <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
34015e64:	697b      	ldr	r3, [r7, #20]
34015e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015e68:	2b00      	cmp	r3, #0
34015e6a:	d030      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015e6c:	697b      	ldr	r3, [r7, #20]
34015e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015e70:	2b01      	cmp	r3, #1
34015e72:	d02c      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015e74:	697b      	ldr	r3, [r7, #20]
34015e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015e78:	2b02      	cmp	r3, #2
34015e7a:	d028      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015e7c:	697b      	ldr	r3, [r7, #20]
34015e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015e80:	2b03      	cmp	r3, #3
34015e82:	d024      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015e84:	697b      	ldr	r3, [r7, #20]
34015e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015e88:	2b04      	cmp	r3, #4
34015e8a:	d020      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015e8c:	697b      	ldr	r3, [r7, #20]
34015e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015e90:	2b05      	cmp	r3, #5
34015e92:	d01c      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015e94:	697b      	ldr	r3, [r7, #20]
34015e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015e98:	2b06      	cmp	r3, #6
34015e9a:	d018      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015e9c:	697b      	ldr	r3, [r7, #20]
34015e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015ea0:	2b07      	cmp	r3, #7
34015ea2:	d014      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015ea4:	697b      	ldr	r3, [r7, #20]
34015ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015ea8:	2b08      	cmp	r3, #8
34015eaa:	d010      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015eac:	697b      	ldr	r3, [r7, #20]
34015eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015eb0:	2b09      	cmp	r3, #9
34015eb2:	d00c      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015eb4:	697b      	ldr	r3, [r7, #20]
34015eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015eb8:	2b0a      	cmp	r3, #10
34015eba:	d008      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015ebc:	697b      	ldr	r3, [r7, #20]
34015ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34015ec0:	2b0b      	cmp	r3, #11
34015ec2:	d004      	beq.n	34015ece <UART_SetConfig+0x1d2>
34015ec4:	f640 415f 	movw	r1, #3167	@ 0xc5f
34015ec8:	4850      	ldr	r0, [pc, #320]	@ (3401600c <UART_SetConfig+0x310>)
34015eca:	f7eb ff35 	bl	34001d38 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
34015ece:	697b      	ldr	r3, [r7, #20]
34015ed0:	689a      	ldr	r2, [r3, #8]
34015ed2:	697b      	ldr	r3, [r7, #20]
34015ed4:	691b      	ldr	r3, [r3, #16]
34015ed6:	431a      	orrs	r2, r3
34015ed8:	697b      	ldr	r3, [r7, #20]
34015eda:	695b      	ldr	r3, [r3, #20]
34015edc:	431a      	orrs	r2, r3
34015ede:	697b      	ldr	r3, [r7, #20]
34015ee0:	69db      	ldr	r3, [r3, #28]
34015ee2:	4313      	orrs	r3, r2
34015ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
34015ee6:	697b      	ldr	r3, [r7, #20]
34015ee8:	681b      	ldr	r3, [r3, #0]
34015eea:	681a      	ldr	r2, [r3, #0]
34015eec:	4b48      	ldr	r3, [pc, #288]	@ (34016010 <UART_SetConfig+0x314>)
34015eee:	4013      	ands	r3, r2
34015ef0:	697a      	ldr	r2, [r7, #20]
34015ef2:	6812      	ldr	r2, [r2, #0]
34015ef4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
34015ef6:	430b      	orrs	r3, r1
34015ef8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
34015efa:	697b      	ldr	r3, [r7, #20]
34015efc:	681b      	ldr	r3, [r3, #0]
34015efe:	685b      	ldr	r3, [r3, #4]
34015f00:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
34015f04:	697b      	ldr	r3, [r7, #20]
34015f06:	68da      	ldr	r2, [r3, #12]
34015f08:	697b      	ldr	r3, [r7, #20]
34015f0a:	681b      	ldr	r3, [r3, #0]
34015f0c:	430a      	orrs	r2, r1
34015f0e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
34015f10:	697b      	ldr	r3, [r7, #20]
34015f12:	699b      	ldr	r3, [r3, #24]
34015f14:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
34015f16:	697b      	ldr	r3, [r7, #20]
34015f18:	681b      	ldr	r3, [r3, #0]
34015f1a:	4a3e      	ldr	r2, [pc, #248]	@ (34016014 <UART_SetConfig+0x318>)
34015f1c:	4293      	cmp	r3, r2
34015f1e:	d009      	beq.n	34015f34 <UART_SetConfig+0x238>
34015f20:	697b      	ldr	r3, [r7, #20]
34015f22:	681b      	ldr	r3, [r3, #0]
34015f24:	4a3c      	ldr	r2, [pc, #240]	@ (34016018 <UART_SetConfig+0x31c>)
34015f26:	4293      	cmp	r3, r2
34015f28:	d004      	beq.n	34015f34 <UART_SetConfig+0x238>
  {
    tmpreg |= huart->Init.OneBitSampling;
34015f2a:	697b      	ldr	r3, [r7, #20]
34015f2c:	6a1b      	ldr	r3, [r3, #32]
34015f2e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
34015f30:	4313      	orrs	r3, r2
34015f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
34015f34:	697b      	ldr	r3, [r7, #20]
34015f36:	681b      	ldr	r3, [r3, #0]
34015f38:	689b      	ldr	r3, [r3, #8]
34015f3a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
34015f3e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
34015f42:	697a      	ldr	r2, [r7, #20]
34015f44:	6812      	ldr	r2, [r2, #0]
34015f46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
34015f48:	430b      	orrs	r3, r1
34015f4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
34015f4c:	697b      	ldr	r3, [r7, #20]
34015f4e:	681b      	ldr	r3, [r3, #0]
34015f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34015f52:	f023 010f 	bic.w	r1, r3, #15
34015f56:	697b      	ldr	r3, [r7, #20]
34015f58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
34015f5a:	697b      	ldr	r3, [r7, #20]
34015f5c:	681b      	ldr	r3, [r3, #0]
34015f5e:	430a      	orrs	r2, r1
34015f60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
34015f62:	697b      	ldr	r3, [r7, #20]
34015f64:	681b      	ldr	r3, [r3, #0]
34015f66:	4a2d      	ldr	r2, [pc, #180]	@ (3401601c <UART_SetConfig+0x320>)
34015f68:	4293      	cmp	r3, r2
34015f6a:	d106      	bne.n	34015f7a <UART_SetConfig+0x27e>
34015f6c:	f04f 0200 	mov.w	r2, #0
34015f70:	f44f 7380 	mov.w	r3, #256	@ 0x100
34015f74:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34015f78:	e092      	b.n	340160a0 <UART_SetConfig+0x3a4>
34015f7a:	697b      	ldr	r3, [r7, #20]
34015f7c:	681b      	ldr	r3, [r3, #0]
34015f7e:	4a28      	ldr	r2, [pc, #160]	@ (34016020 <UART_SetConfig+0x324>)
34015f80:	4293      	cmp	r3, r2
34015f82:	d106      	bne.n	34015f92 <UART_SetConfig+0x296>
34015f84:	f04f 0200 	mov.w	r2, #0
34015f88:	f44f 7300 	mov.w	r3, #512	@ 0x200
34015f8c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34015f90:	e086      	b.n	340160a0 <UART_SetConfig+0x3a4>
34015f92:	697b      	ldr	r3, [r7, #20]
34015f94:	681b      	ldr	r3, [r3, #0]
34015f96:	4a23      	ldr	r2, [pc, #140]	@ (34016024 <UART_SetConfig+0x328>)
34015f98:	4293      	cmp	r3, r2
34015f9a:	d106      	bne.n	34015faa <UART_SetConfig+0x2ae>
34015f9c:	f04f 0200 	mov.w	r2, #0
34015fa0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34015fa4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34015fa8:	e07a      	b.n	340160a0 <UART_SetConfig+0x3a4>
34015faa:	697b      	ldr	r3, [r7, #20]
34015fac:	681b      	ldr	r3, [r3, #0]
34015fae:	4a1e      	ldr	r2, [pc, #120]	@ (34016028 <UART_SetConfig+0x32c>)
34015fb0:	4293      	cmp	r3, r2
34015fb2:	d106      	bne.n	34015fc2 <UART_SetConfig+0x2c6>
34015fb4:	f04f 0200 	mov.w	r2, #0
34015fb8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
34015fbc:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34015fc0:	e06e      	b.n	340160a0 <UART_SetConfig+0x3a4>
34015fc2:	697b      	ldr	r3, [r7, #20]
34015fc4:	681b      	ldr	r3, [r3, #0]
34015fc6:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
34015fca:	d106      	bne.n	34015fda <UART_SetConfig+0x2de>
34015fcc:	f04f 0200 	mov.w	r2, #0
34015fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34015fd4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34015fd8:	e062      	b.n	340160a0 <UART_SetConfig+0x3a4>
34015fda:	697b      	ldr	r3, [r7, #20]
34015fdc:	681b      	ldr	r3, [r3, #0]
34015fde:	4a13      	ldr	r2, [pc, #76]	@ (3401602c <UART_SetConfig+0x330>)
34015fe0:	4293      	cmp	r3, r2
34015fe2:	d106      	bne.n	34015ff2 <UART_SetConfig+0x2f6>
34015fe4:	f04f 0200 	mov.w	r2, #0
34015fe8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
34015fec:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34015ff0:	e056      	b.n	340160a0 <UART_SetConfig+0x3a4>
34015ff2:	697b      	ldr	r3, [r7, #20]
34015ff4:	681b      	ldr	r3, [r3, #0]
34015ff6:	4a0e      	ldr	r2, [pc, #56]	@ (34016030 <UART_SetConfig+0x334>)
34015ff8:	4293      	cmp	r3, r2
34015ffa:	d11b      	bne.n	34016034 <UART_SetConfig+0x338>
34015ffc:	f04f 0200 	mov.w	r2, #0
34016000:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34016004:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34016008:	e04a      	b.n	340160a0 <UART_SetConfig+0x3a4>
3401600a:	bf00      	nop
3401600c:	3401eb6c 	.word	0x3401eb6c
34016010:	cfff69f3 	.word	0xcfff69f3
34016014:	56000c00 	.word	0x56000c00
34016018:	46000c00 	.word	0x46000c00
3401601c:	52001000 	.word	0x52001000
34016020:	50004400 	.word	0x50004400
34016024:	50004800 	.word	0x50004800
34016028:	50004c00 	.word	0x50004c00
3401602c:	52001400 	.word	0x52001400
34016030:	50007800 	.word	0x50007800
34016034:	697b      	ldr	r3, [r7, #20]
34016036:	681b      	ldr	r3, [r3, #0]
34016038:	4a90      	ldr	r2, [pc, #576]	@ (3401627c <UART_SetConfig+0x580>)
3401603a:	4293      	cmp	r3, r2
3401603c:	d106      	bne.n	3401604c <UART_SetConfig+0x350>
3401603e:	f04f 0200 	mov.w	r2, #0
34016042:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34016046:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3401604a:	e029      	b.n	340160a0 <UART_SetConfig+0x3a4>
3401604c:	697b      	ldr	r3, [r7, #20]
3401604e:	681b      	ldr	r3, [r3, #0]
34016050:	4a8b      	ldr	r2, [pc, #556]	@ (34016280 <UART_SetConfig+0x584>)
34016052:	4293      	cmp	r3, r2
34016054:	d106      	bne.n	34016064 <UART_SetConfig+0x368>
34016056:	f04f 0200 	mov.w	r2, #0
3401605a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
3401605e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34016062:	e01d      	b.n	340160a0 <UART_SetConfig+0x3a4>
34016064:	697b      	ldr	r3, [r7, #20]
34016066:	681b      	ldr	r3, [r3, #0]
34016068:	4a86      	ldr	r2, [pc, #536]	@ (34016284 <UART_SetConfig+0x588>)
3401606a:	4293      	cmp	r3, r2
3401606c:	d106      	bne.n	3401607c <UART_SetConfig+0x380>
3401606e:	f04f 0200 	mov.w	r2, #0
34016072:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
34016076:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3401607a:	e011      	b.n	340160a0 <UART_SetConfig+0x3a4>
3401607c:	697b      	ldr	r3, [r7, #20]
3401607e:	681b      	ldr	r3, [r3, #0]
34016080:	4a81      	ldr	r2, [pc, #516]	@ (34016288 <UART_SetConfig+0x58c>)
34016082:	4293      	cmp	r3, r2
34016084:	d106      	bne.n	34016094 <UART_SetConfig+0x398>
34016086:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
3401608a:	f04f 0300 	mov.w	r3, #0
3401608e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
34016092:	e005      	b.n	340160a0 <UART_SetConfig+0x3a4>
34016094:	f04f 0200 	mov.w	r2, #0
34016098:	f04f 0300 	mov.w	r3, #0
3401609c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
340160a0:	697b      	ldr	r3, [r7, #20]
340160a2:	681b      	ldr	r3, [r3, #0]
340160a4:	4a78      	ldr	r2, [pc, #480]	@ (34016288 <UART_SetConfig+0x58c>)
340160a6:	4293      	cmp	r3, r2
340160a8:	d004      	beq.n	340160b4 <UART_SetConfig+0x3b8>
340160aa:	697b      	ldr	r3, [r7, #20]
340160ac:	681b      	ldr	r3, [r3, #0]
340160ae:	4a77      	ldr	r2, [pc, #476]	@ (3401628c <UART_SetConfig+0x590>)
340160b0:	4293      	cmp	r3, r2
340160b2:	d166      	bne.n	34016182 <UART_SetConfig+0x486>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
340160b4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
340160b8:	f7fa f934 	bl	34010324 <HAL_RCCEx_GetPeriphCLKFreq>
340160bc:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* If proper clock source reported */
    if (pclk != 0U)
340160be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340160c0:	2b00      	cmp	r3, #0
340160c2:	f000 80c6 	beq.w	34016252 <UART_SetConfig+0x556>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
340160c6:	697b      	ldr	r3, [r7, #20]
340160c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340160ca:	4a71      	ldr	r2, [pc, #452]	@ (34016290 <UART_SetConfig+0x594>)
340160cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
340160d0:	461a      	mov	r2, r3
340160d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340160d4:	fbb3 f3f2 	udiv	r3, r3, r2
340160d8:	61fb      	str	r3, [r7, #28]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
340160da:	697b      	ldr	r3, [r7, #20]
340160dc:	685a      	ldr	r2, [r3, #4]
340160de:	4613      	mov	r3, r2
340160e0:	005b      	lsls	r3, r3, #1
340160e2:	4413      	add	r3, r2
340160e4:	69fa      	ldr	r2, [r7, #28]
340160e6:	429a      	cmp	r2, r3
340160e8:	d305      	bcc.n	340160f6 <UART_SetConfig+0x3fa>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
340160ea:	697b      	ldr	r3, [r7, #20]
340160ec:	685b      	ldr	r3, [r3, #4]
340160ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
340160f0:	69fa      	ldr	r2, [r7, #28]
340160f2:	429a      	cmp	r2, r3
340160f4:	d903      	bls.n	340160fe <UART_SetConfig+0x402>
      {
        ret = HAL_ERROR;
340160f6:	2301      	movs	r3, #1
340160f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
340160fc:	e040      	b.n	34016180 <UART_SetConfig+0x484>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
340160fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34016100:	2200      	movs	r2, #0
34016102:	60bb      	str	r3, [r7, #8]
34016104:	60fa      	str	r2, [r7, #12]
34016106:	697b      	ldr	r3, [r7, #20]
34016108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401610a:	4a61      	ldr	r2, [pc, #388]	@ (34016290 <UART_SetConfig+0x594>)
3401610c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
34016110:	b29b      	uxth	r3, r3
34016112:	2200      	movs	r2, #0
34016114:	603b      	str	r3, [r7, #0]
34016116:	607a      	str	r2, [r7, #4]
34016118:	e9d7 2300 	ldrd	r2, r3, [r7]
3401611c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
34016120:	f7ea fb3e 	bl	340007a0 <__aeabi_uldivmod>
34016124:	4602      	mov	r2, r0
34016126:	460b      	mov	r3, r1
34016128:	ea52 230f 	orrs.w	r3, r2, pc, lsl #8
3401612c:	6979      	ldr	r1, [r7, #20]
3401612e:	6849      	ldr	r1, [r1, #4]
34016130:	0849      	lsrs	r1, r1, #1
34016132:	2000      	movs	r0, #0
34016134:	460c      	mov	r4, r1
34016136:	4605      	mov	r5, r0
34016138:	eb12 0804 	adds.w	r8, r2, r4
3401613c:	eb43 0905 	adc.w	r9, r3, r5
34016140:	697b      	ldr	r3, [r7, #20]
34016142:	685b      	ldr	r3, [r3, #4]
34016144:	2200      	movs	r2, #0
34016146:	469a      	mov	sl, r3
34016148:	4693      	mov	fp, r2
3401614a:	4652      	mov	r2, sl
3401614c:	465b      	mov	r3, fp
3401614e:	4640      	mov	r0, r8
34016150:	4649      	mov	r1, r9
34016152:	f7ea fb25 	bl	340007a0 <__aeabi_uldivmod>
34016156:	4602      	mov	r2, r0
34016158:	460b      	mov	r3, r1
3401615a:	4613      	mov	r3, r2
3401615c:	627b      	str	r3, [r7, #36]	@ 0x24
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
3401615e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34016160:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34016164:	d308      	bcc.n	34016178 <UART_SetConfig+0x47c>
34016166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34016168:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3401616c:	d204      	bcs.n	34016178 <UART_SetConfig+0x47c>
        {
          huart->Instance->BRR = usartdiv;
3401616e:	697b      	ldr	r3, [r7, #20]
34016170:	681b      	ldr	r3, [r3, #0]
34016172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
34016174:	60da      	str	r2, [r3, #12]
34016176:	e003      	b.n	34016180 <UART_SetConfig+0x484>
        }
        else
        {
          ret = HAL_ERROR;
34016178:	2301      	movs	r3, #1
3401617a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (pclk != 0U)
3401617e:	e068      	b.n	34016252 <UART_SetConfig+0x556>
34016180:	e067      	b.n	34016252 <UART_SetConfig+0x556>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
34016182:	697b      	ldr	r3, [r7, #20]
34016184:	69db      	ldr	r3, [r3, #28]
34016186:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
3401618a:	d138      	bne.n	340161fe <UART_SetConfig+0x502>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
3401618c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
34016190:	f7fa f8c8 	bl	34010324 <HAL_RCCEx_GetPeriphCLKFreq>
34016194:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
34016196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34016198:	2b00      	cmp	r3, #0
3401619a:	d05a      	beq.n	34016252 <UART_SetConfig+0x556>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
3401619c:	697b      	ldr	r3, [r7, #20]
3401619e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340161a0:	4a3b      	ldr	r2, [pc, #236]	@ (34016290 <UART_SetConfig+0x594>)
340161a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
340161a6:	461a      	mov	r2, r3
340161a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340161aa:	fbb3 f3f2 	udiv	r3, r3, r2
340161ae:	005a      	lsls	r2, r3, #1
340161b0:	697b      	ldr	r3, [r7, #20]
340161b2:	685b      	ldr	r3, [r3, #4]
340161b4:	085b      	lsrs	r3, r3, #1
340161b6:	441a      	add	r2, r3
340161b8:	697b      	ldr	r3, [r7, #20]
340161ba:	685b      	ldr	r3, [r3, #4]
340161bc:	fbb2 f3f3 	udiv	r3, r2, r3
340161c0:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
340161c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340161c4:	2b0f      	cmp	r3, #15
340161c6:	d916      	bls.n	340161f6 <UART_SetConfig+0x4fa>
340161c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340161ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
340161ce:	d212      	bcs.n	340161f6 <UART_SetConfig+0x4fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
340161d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340161d2:	b29b      	uxth	r3, r3
340161d4:	f023 030f 	bic.w	r3, r3, #15
340161d8:	847b      	strh	r3, [r7, #34]	@ 0x22
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
340161da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340161dc:	085b      	lsrs	r3, r3, #1
340161de:	b29b      	uxth	r3, r3
340161e0:	f003 0307 	and.w	r3, r3, #7
340161e4:	b29a      	uxth	r2, r3
340161e6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
340161e8:	4313      	orrs	r3, r2
340161ea:	847b      	strh	r3, [r7, #34]	@ 0x22
        huart->Instance->BRR = brrtemp;
340161ec:	697b      	ldr	r3, [r7, #20]
340161ee:	681b      	ldr	r3, [r3, #0]
340161f0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
340161f2:	60da      	str	r2, [r3, #12]
340161f4:	e02d      	b.n	34016252 <UART_SetConfig+0x556>
      }
      else
      {
        ret = HAL_ERROR;
340161f6:	2301      	movs	r3, #1
340161f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
340161fc:	e029      	b.n	34016252 <UART_SetConfig+0x556>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
340161fe:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
34016202:	f7fa f88f 	bl	34010324 <HAL_RCCEx_GetPeriphCLKFreq>
34016206:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (pclk != 0U)
34016208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3401620a:	2b00      	cmp	r3, #0
3401620c:	d021      	beq.n	34016252 <UART_SetConfig+0x556>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
3401620e:	697b      	ldr	r3, [r7, #20]
34016210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34016212:	4a1f      	ldr	r2, [pc, #124]	@ (34016290 <UART_SetConfig+0x594>)
34016214:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
34016218:	461a      	mov	r2, r3
3401621a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3401621c:	fbb3 f2f2 	udiv	r2, r3, r2
34016220:	697b      	ldr	r3, [r7, #20]
34016222:	685b      	ldr	r3, [r3, #4]
34016224:	085b      	lsrs	r3, r3, #1
34016226:	441a      	add	r2, r3
34016228:	697b      	ldr	r3, [r7, #20]
3401622a:	685b      	ldr	r3, [r3, #4]
3401622c:	fbb2 f3f3 	udiv	r3, r2, r3
34016230:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
34016232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34016234:	2b0f      	cmp	r3, #15
34016236:	d909      	bls.n	3401624c <UART_SetConfig+0x550>
34016238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401623a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3401623e:	d205      	bcs.n	3401624c <UART_SetConfig+0x550>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
34016240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34016242:	b29a      	uxth	r2, r3
34016244:	697b      	ldr	r3, [r7, #20]
34016246:	681b      	ldr	r3, [r3, #0]
34016248:	60da      	str	r2, [r3, #12]
3401624a:	e002      	b.n	34016252 <UART_SetConfig+0x556>
      }
      else
      {
        ret = HAL_ERROR;
3401624c:	2301      	movs	r3, #1
3401624e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
34016252:	697b      	ldr	r3, [r7, #20]
34016254:	2201      	movs	r2, #1
34016256:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
3401625a:	697b      	ldr	r3, [r7, #20]
3401625c:	2201      	movs	r2, #1
3401625e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
34016262:	697b      	ldr	r3, [r7, #20]
34016264:	2200      	movs	r2, #0
34016266:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
34016268:	697b      	ldr	r3, [r7, #20]
3401626a:	2200      	movs	r2, #0
3401626c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
3401626e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
34016272:	4618      	mov	r0, r3
34016274:	3740      	adds	r7, #64	@ 0x40
34016276:	46bd      	mov	sp, r7
34016278:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
3401627c:	50007c00 	.word	0x50007c00
34016280:	52001800 	.word	0x52001800
34016284:	52001c00 	.word	0x52001c00
34016288:	56000c00 	.word	0x56000c00
3401628c:	46000c00 	.word	0x46000c00
34016290:	3401faac 	.word	0x3401faac

34016294 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
34016294:	b580      	push	{r7, lr}
34016296:	b082      	sub	sp, #8
34016298:	af00      	add	r7, sp, #0
3401629a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
3401629c:	687b      	ldr	r3, [r7, #4]
3401629e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340162a0:	2bff      	cmp	r3, #255	@ 0xff
340162a2:	d904      	bls.n	340162ae <UART_AdvFeatureConfig+0x1a>
340162a4:	f640 41e4 	movw	r1, #3300	@ 0xce4
340162a8:	4890      	ldr	r0, [pc, #576]	@ (340164ec <UART_AdvFeatureConfig+0x258>)
340162aa:	f7eb fd45 	bl	34001d38 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
340162ae:	687b      	ldr	r3, [r7, #4]
340162b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340162b2:	f003 0308 	and.w	r3, r3, #8
340162b6:	2b00      	cmp	r3, #0
340162b8:	d018      	beq.n	340162ec <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
340162ba:	687b      	ldr	r3, [r7, #4]
340162bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
340162be:	2b00      	cmp	r3, #0
340162c0:	d009      	beq.n	340162d6 <UART_AdvFeatureConfig+0x42>
340162c2:	687b      	ldr	r3, [r7, #4]
340162c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
340162c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
340162ca:	d004      	beq.n	340162d6 <UART_AdvFeatureConfig+0x42>
340162cc:	f640 41e9 	movw	r1, #3305	@ 0xce9
340162d0:	4886      	ldr	r0, [pc, #536]	@ (340164ec <UART_AdvFeatureConfig+0x258>)
340162d2:	f7eb fd31 	bl	34001d38 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
340162d6:	687b      	ldr	r3, [r7, #4]
340162d8:	681b      	ldr	r3, [r3, #0]
340162da:	685b      	ldr	r3, [r3, #4]
340162dc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
340162e0:	687b      	ldr	r3, [r7, #4]
340162e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
340162e4:	687b      	ldr	r3, [r7, #4]
340162e6:	681b      	ldr	r3, [r3, #0]
340162e8:	430a      	orrs	r2, r1
340162ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
340162ec:	687b      	ldr	r3, [r7, #4]
340162ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340162f0:	f003 0301 	and.w	r3, r3, #1
340162f4:	2b00      	cmp	r3, #0
340162f6:	d018      	beq.n	3401632a <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
340162f8:	687b      	ldr	r3, [r7, #4]
340162fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340162fc:	2b00      	cmp	r3, #0
340162fe:	d009      	beq.n	34016314 <UART_AdvFeatureConfig+0x80>
34016300:	687b      	ldr	r3, [r7, #4]
34016302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34016304:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34016308:	d004      	beq.n	34016314 <UART_AdvFeatureConfig+0x80>
3401630a:	f44f 614f 	mov.w	r1, #3312	@ 0xcf0
3401630e:	4877      	ldr	r0, [pc, #476]	@ (340164ec <UART_AdvFeatureConfig+0x258>)
34016310:	f7eb fd12 	bl	34001d38 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
34016314:	687b      	ldr	r3, [r7, #4]
34016316:	681b      	ldr	r3, [r3, #0]
34016318:	685b      	ldr	r3, [r3, #4]
3401631a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
3401631e:	687b      	ldr	r3, [r7, #4]
34016320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
34016322:	687b      	ldr	r3, [r7, #4]
34016324:	681b      	ldr	r3, [r3, #0]
34016326:	430a      	orrs	r2, r1
34016328:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
3401632a:	687b      	ldr	r3, [r7, #4]
3401632c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3401632e:	f003 0302 	and.w	r3, r3, #2
34016332:	2b00      	cmp	r3, #0
34016334:	d018      	beq.n	34016368 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
34016336:	687b      	ldr	r3, [r7, #4]
34016338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3401633a:	2b00      	cmp	r3, #0
3401633c:	d009      	beq.n	34016352 <UART_AdvFeatureConfig+0xbe>
3401633e:	687b      	ldr	r3, [r7, #4]
34016340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016342:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34016346:	d004      	beq.n	34016352 <UART_AdvFeatureConfig+0xbe>
34016348:	f640 41f7 	movw	r1, #3319	@ 0xcf7
3401634c:	4867      	ldr	r0, [pc, #412]	@ (340164ec <UART_AdvFeatureConfig+0x258>)
3401634e:	f7eb fcf3 	bl	34001d38 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
34016352:	687b      	ldr	r3, [r7, #4]
34016354:	681b      	ldr	r3, [r3, #0]
34016356:	685b      	ldr	r3, [r3, #4]
34016358:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
3401635c:	687b      	ldr	r3, [r7, #4]
3401635e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
34016360:	687b      	ldr	r3, [r7, #4]
34016362:	681b      	ldr	r3, [r3, #0]
34016364:	430a      	orrs	r2, r1
34016366:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
34016368:	687b      	ldr	r3, [r7, #4]
3401636a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3401636c:	f003 0304 	and.w	r3, r3, #4
34016370:	2b00      	cmp	r3, #0
34016372:	d018      	beq.n	340163a6 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
34016374:	687b      	ldr	r3, [r7, #4]
34016376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34016378:	2b00      	cmp	r3, #0
3401637a:	d009      	beq.n	34016390 <UART_AdvFeatureConfig+0xfc>
3401637c:	687b      	ldr	r3, [r7, #4]
3401637e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34016380:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34016384:	d004      	beq.n	34016390 <UART_AdvFeatureConfig+0xfc>
34016386:	f640 41fe 	movw	r1, #3326	@ 0xcfe
3401638a:	4858      	ldr	r0, [pc, #352]	@ (340164ec <UART_AdvFeatureConfig+0x258>)
3401638c:	f7eb fcd4 	bl	34001d38 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
34016390:	687b      	ldr	r3, [r7, #4]
34016392:	681b      	ldr	r3, [r3, #0]
34016394:	685b      	ldr	r3, [r3, #4]
34016396:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
3401639a:	687b      	ldr	r3, [r7, #4]
3401639c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3401639e:	687b      	ldr	r3, [r7, #4]
340163a0:	681b      	ldr	r3, [r3, #0]
340163a2:	430a      	orrs	r2, r1
340163a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
340163a6:	687b      	ldr	r3, [r7, #4]
340163a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340163aa:	f003 0310 	and.w	r3, r3, #16
340163ae:	2b00      	cmp	r3, #0
340163b0:	d018      	beq.n	340163e4 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
340163b2:	687b      	ldr	r3, [r7, #4]
340163b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
340163b6:	2b00      	cmp	r3, #0
340163b8:	d009      	beq.n	340163ce <UART_AdvFeatureConfig+0x13a>
340163ba:	687b      	ldr	r3, [r7, #4]
340163bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
340163be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
340163c2:	d004      	beq.n	340163ce <UART_AdvFeatureConfig+0x13a>
340163c4:	f640 5105 	movw	r1, #3333	@ 0xd05
340163c8:	4848      	ldr	r0, [pc, #288]	@ (340164ec <UART_AdvFeatureConfig+0x258>)
340163ca:	f7eb fcb5 	bl	34001d38 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
340163ce:	687b      	ldr	r3, [r7, #4]
340163d0:	681b      	ldr	r3, [r3, #0]
340163d2:	689b      	ldr	r3, [r3, #8]
340163d4:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
340163d8:	687b      	ldr	r3, [r7, #4]
340163da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
340163dc:	687b      	ldr	r3, [r7, #4]
340163de:	681b      	ldr	r3, [r3, #0]
340163e0:	430a      	orrs	r2, r1
340163e2:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
340163e4:	687b      	ldr	r3, [r7, #4]
340163e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340163e8:	f003 0320 	and.w	r3, r3, #32
340163ec:	2b00      	cmp	r3, #0
340163ee:	d018      	beq.n	34016422 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
340163f0:	687b      	ldr	r3, [r7, #4]
340163f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
340163f4:	2b00      	cmp	r3, #0
340163f6:	d009      	beq.n	3401640c <UART_AdvFeatureConfig+0x178>
340163f8:	687b      	ldr	r3, [r7, #4]
340163fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
340163fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34016400:	d004      	beq.n	3401640c <UART_AdvFeatureConfig+0x178>
34016402:	f640 510d 	movw	r1, #3341	@ 0xd0d
34016406:	4839      	ldr	r0, [pc, #228]	@ (340164ec <UART_AdvFeatureConfig+0x258>)
34016408:	f7eb fc96 	bl	34001d38 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
3401640c:	687b      	ldr	r3, [r7, #4]
3401640e:	681b      	ldr	r3, [r3, #0]
34016410:	689b      	ldr	r3, [r3, #8]
34016412:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
34016416:	687b      	ldr	r3, [r7, #4]
34016418:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3401641a:	687b      	ldr	r3, [r7, #4]
3401641c:	681b      	ldr	r3, [r3, #0]
3401641e:	430a      	orrs	r2, r1
34016420:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
34016422:	687b      	ldr	r3, [r7, #4]
34016424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34016426:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3401642a:	2b00      	cmp	r3, #0
3401642c:	f000 80d2 	beq.w	340165d4 <UART_AdvFeatureConfig+0x340>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
34016430:	687b      	ldr	r3, [r7, #4]
34016432:	681b      	ldr	r3, [r3, #0]
34016434:	4a2e      	ldr	r2, [pc, #184]	@ (340164f0 <UART_AdvFeatureConfig+0x25c>)
34016436:	4293      	cmp	r3, r2
34016438:	f000 808b 	beq.w	34016552 <UART_AdvFeatureConfig+0x2be>
3401643c:	687b      	ldr	r3, [r7, #4]
3401643e:	681b      	ldr	r3, [r3, #0]
34016440:	4a2c      	ldr	r2, [pc, #176]	@ (340164f4 <UART_AdvFeatureConfig+0x260>)
34016442:	4293      	cmp	r3, r2
34016444:	f000 8085 	beq.w	34016552 <UART_AdvFeatureConfig+0x2be>
34016448:	687b      	ldr	r3, [r7, #4]
3401644a:	681b      	ldr	r3, [r3, #0]
3401644c:	4a2a      	ldr	r2, [pc, #168]	@ (340164f8 <UART_AdvFeatureConfig+0x264>)
3401644e:	4293      	cmp	r3, r2
34016450:	d07f      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
34016452:	687b      	ldr	r3, [r7, #4]
34016454:	681b      	ldr	r3, [r3, #0]
34016456:	4a29      	ldr	r2, [pc, #164]	@ (340164fc <UART_AdvFeatureConfig+0x268>)
34016458:	4293      	cmp	r3, r2
3401645a:	d07a      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
3401645c:	687b      	ldr	r3, [r7, #4]
3401645e:	681b      	ldr	r3, [r3, #0]
34016460:	4a27      	ldr	r2, [pc, #156]	@ (34016500 <UART_AdvFeatureConfig+0x26c>)
34016462:	4293      	cmp	r3, r2
34016464:	d075      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
34016466:	687b      	ldr	r3, [r7, #4]
34016468:	681b      	ldr	r3, [r3, #0]
3401646a:	4a26      	ldr	r2, [pc, #152]	@ (34016504 <UART_AdvFeatureConfig+0x270>)
3401646c:	4293      	cmp	r3, r2
3401646e:	d070      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
34016470:	687b      	ldr	r3, [r7, #4]
34016472:	681b      	ldr	r3, [r3, #0]
34016474:	4a24      	ldr	r2, [pc, #144]	@ (34016508 <UART_AdvFeatureConfig+0x274>)
34016476:	4293      	cmp	r3, r2
34016478:	d06b      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
3401647a:	687b      	ldr	r3, [r7, #4]
3401647c:	681b      	ldr	r3, [r3, #0]
3401647e:	4a23      	ldr	r2, [pc, #140]	@ (3401650c <UART_AdvFeatureConfig+0x278>)
34016480:	4293      	cmp	r3, r2
34016482:	d066      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
34016484:	687b      	ldr	r3, [r7, #4]
34016486:	681b      	ldr	r3, [r3, #0]
34016488:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
3401648c:	d061      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
3401648e:	687b      	ldr	r3, [r7, #4]
34016490:	681b      	ldr	r3, [r3, #0]
34016492:	4a1f      	ldr	r2, [pc, #124]	@ (34016510 <UART_AdvFeatureConfig+0x27c>)
34016494:	4293      	cmp	r3, r2
34016496:	d05c      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
34016498:	687b      	ldr	r3, [r7, #4]
3401649a:	681b      	ldr	r3, [r3, #0]
3401649c:	4a1d      	ldr	r2, [pc, #116]	@ (34016514 <UART_AdvFeatureConfig+0x280>)
3401649e:	4293      	cmp	r3, r2
340164a0:	d057      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
340164a2:	687b      	ldr	r3, [r7, #4]
340164a4:	681b      	ldr	r3, [r3, #0]
340164a6:	4a1c      	ldr	r2, [pc, #112]	@ (34016518 <UART_AdvFeatureConfig+0x284>)
340164a8:	4293      	cmp	r3, r2
340164aa:	d052      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
340164ac:	687b      	ldr	r3, [r7, #4]
340164ae:	681b      	ldr	r3, [r3, #0]
340164b0:	4a1a      	ldr	r2, [pc, #104]	@ (3401651c <UART_AdvFeatureConfig+0x288>)
340164b2:	4293      	cmp	r3, r2
340164b4:	d04d      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
340164b6:	687b      	ldr	r3, [r7, #4]
340164b8:	681b      	ldr	r3, [r3, #0]
340164ba:	4a19      	ldr	r2, [pc, #100]	@ (34016520 <UART_AdvFeatureConfig+0x28c>)
340164bc:	4293      	cmp	r3, r2
340164be:	d048      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
340164c0:	687b      	ldr	r3, [r7, #4]
340164c2:	681b      	ldr	r3, [r3, #0]
340164c4:	4a17      	ldr	r2, [pc, #92]	@ (34016524 <UART_AdvFeatureConfig+0x290>)
340164c6:	4293      	cmp	r3, r2
340164c8:	d043      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
340164ca:	687b      	ldr	r3, [r7, #4]
340164cc:	681b      	ldr	r3, [r3, #0]
340164ce:	4a16      	ldr	r2, [pc, #88]	@ (34016528 <UART_AdvFeatureConfig+0x294>)
340164d0:	4293      	cmp	r3, r2
340164d2:	d03e      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
340164d4:	687b      	ldr	r3, [r7, #4]
340164d6:	681b      	ldr	r3, [r3, #0]
340164d8:	4a14      	ldr	r2, [pc, #80]	@ (3401652c <UART_AdvFeatureConfig+0x298>)
340164da:	4293      	cmp	r3, r2
340164dc:	d039      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
340164de:	687b      	ldr	r3, [r7, #4]
340164e0:	681b      	ldr	r3, [r3, #0]
340164e2:	4a13      	ldr	r2, [pc, #76]	@ (34016530 <UART_AdvFeatureConfig+0x29c>)
340164e4:	4293      	cmp	r3, r2
340164e6:	d034      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
340164e8:	e024      	b.n	34016534 <UART_AdvFeatureConfig+0x2a0>
340164ea:	bf00      	nop
340164ec:	3401eb6c 	.word	0x3401eb6c
340164f0:	52001000 	.word	0x52001000
340164f4:	42001000 	.word	0x42001000
340164f8:	50004400 	.word	0x50004400
340164fc:	40004400 	.word	0x40004400
34016500:	50004800 	.word	0x50004800
34016504:	40004800 	.word	0x40004800
34016508:	50004c00 	.word	0x50004c00
3401650c:	40004c00 	.word	0x40004c00
34016510:	40005000 	.word	0x40005000
34016514:	52001400 	.word	0x52001400
34016518:	42001400 	.word	0x42001400
3401651c:	50007800 	.word	0x50007800
34016520:	40007800 	.word	0x40007800
34016524:	50007c00 	.word	0x50007c00
34016528:	40007c00 	.word	0x40007c00
3401652c:	52001800 	.word	0x52001800
34016530:	42001800 	.word	0x42001800
34016534:	687b      	ldr	r3, [r7, #4]
34016536:	681b      	ldr	r3, [r3, #0]
34016538:	4a38      	ldr	r2, [pc, #224]	@ (3401661c <UART_AdvFeatureConfig+0x388>)
3401653a:	4293      	cmp	r3, r2
3401653c:	d009      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
3401653e:	687b      	ldr	r3, [r7, #4]
34016540:	681b      	ldr	r3, [r3, #0]
34016542:	4a37      	ldr	r2, [pc, #220]	@ (34016620 <UART_AdvFeatureConfig+0x38c>)
34016544:	4293      	cmp	r3, r2
34016546:	d004      	beq.n	34016552 <UART_AdvFeatureConfig+0x2be>
34016548:	f640 5115 	movw	r1, #3349	@ 0xd15
3401654c:	4835      	ldr	r0, [pc, #212]	@ (34016624 <UART_AdvFeatureConfig+0x390>)
3401654e:	f7eb fbf3 	bl	34001d38 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
34016552:	687b      	ldr	r3, [r7, #4]
34016554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34016556:	2b00      	cmp	r3, #0
34016558:	d009      	beq.n	3401656e <UART_AdvFeatureConfig+0x2da>
3401655a:	687b      	ldr	r3, [r7, #4]
3401655c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3401655e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34016562:	d004      	beq.n	3401656e <UART_AdvFeatureConfig+0x2da>
34016564:	f640 5116 	movw	r1, #3350	@ 0xd16
34016568:	482e      	ldr	r0, [pc, #184]	@ (34016624 <UART_AdvFeatureConfig+0x390>)
3401656a:	f7eb fbe5 	bl	34001d38 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
3401656e:	687b      	ldr	r3, [r7, #4]
34016570:	681b      	ldr	r3, [r3, #0]
34016572:	685b      	ldr	r3, [r3, #4]
34016574:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
34016578:	687b      	ldr	r3, [r7, #4]
3401657a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
3401657c:	687b      	ldr	r3, [r7, #4]
3401657e:	681b      	ldr	r3, [r3, #0]
34016580:	430a      	orrs	r2, r1
34016582:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
34016584:	687b      	ldr	r3, [r7, #4]
34016586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34016588:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3401658c:	d122      	bne.n	340165d4 <UART_AdvFeatureConfig+0x340>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
3401658e:	687b      	ldr	r3, [r7, #4]
34016590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34016592:	2b00      	cmp	r3, #0
34016594:	d013      	beq.n	340165be <UART_AdvFeatureConfig+0x32a>
34016596:	687b      	ldr	r3, [r7, #4]
34016598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3401659a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3401659e:	d00e      	beq.n	340165be <UART_AdvFeatureConfig+0x32a>
340165a0:	687b      	ldr	r3, [r7, #4]
340165a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340165a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
340165a8:	d009      	beq.n	340165be <UART_AdvFeatureConfig+0x32a>
340165aa:	687b      	ldr	r3, [r7, #4]
340165ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340165ae:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
340165b2:	d004      	beq.n	340165be <UART_AdvFeatureConfig+0x32a>
340165b4:	f640 511b 	movw	r1, #3355	@ 0xd1b
340165b8:	481a      	ldr	r0, [pc, #104]	@ (34016624 <UART_AdvFeatureConfig+0x390>)
340165ba:	f7eb fbbd 	bl	34001d38 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
340165be:	687b      	ldr	r3, [r7, #4]
340165c0:	681b      	ldr	r3, [r3, #0]
340165c2:	685b      	ldr	r3, [r3, #4]
340165c4:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
340165c8:	687b      	ldr	r3, [r7, #4]
340165ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
340165cc:	687b      	ldr	r3, [r7, #4]
340165ce:	681b      	ldr	r3, [r3, #0]
340165d0:	430a      	orrs	r2, r1
340165d2:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
340165d4:	687b      	ldr	r3, [r7, #4]
340165d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
340165d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
340165dc:	2b00      	cmp	r3, #0
340165de:	d018      	beq.n	34016612 <UART_AdvFeatureConfig+0x37e>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
340165e0:	687b      	ldr	r3, [r7, #4]
340165e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
340165e4:	2b00      	cmp	r3, #0
340165e6:	d009      	beq.n	340165fc <UART_AdvFeatureConfig+0x368>
340165e8:	687b      	ldr	r3, [r7, #4]
340165ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
340165ec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
340165f0:	d004      	beq.n	340165fc <UART_AdvFeatureConfig+0x368>
340165f2:	f640 5123 	movw	r1, #3363	@ 0xd23
340165f6:	480b      	ldr	r0, [pc, #44]	@ (34016624 <UART_AdvFeatureConfig+0x390>)
340165f8:	f7eb fb9e 	bl	34001d38 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
340165fc:	687b      	ldr	r3, [r7, #4]
340165fe:	681b      	ldr	r3, [r3, #0]
34016600:	685b      	ldr	r3, [r3, #4]
34016602:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
34016606:	687b      	ldr	r3, [r7, #4]
34016608:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3401660a:	687b      	ldr	r3, [r7, #4]
3401660c:	681b      	ldr	r3, [r3, #0]
3401660e:	430a      	orrs	r2, r1
34016610:	605a      	str	r2, [r3, #4]
  }
}
34016612:	bf00      	nop
34016614:	3708      	adds	r7, #8
34016616:	46bd      	mov	sp, r7
34016618:	bd80      	pop	{r7, pc}
3401661a:	bf00      	nop
3401661c:	52001c00 	.word	0x52001c00
34016620:	42001c00 	.word	0x42001c00
34016624:	3401eb6c 	.word	0x3401eb6c

34016628 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
34016628:	b580      	push	{r7, lr}
3401662a:	b098      	sub	sp, #96	@ 0x60
3401662c:	af02      	add	r7, sp, #8
3401662e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
34016630:	687b      	ldr	r3, [r7, #4]
34016632:	2200      	movs	r2, #0
34016634:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
34016638:	f7ed fba0 	bl	34003d7c <HAL_GetTick>
3401663c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
3401663e:	687b      	ldr	r3, [r7, #4]
34016640:	681b      	ldr	r3, [r3, #0]
34016642:	681b      	ldr	r3, [r3, #0]
34016644:	f003 0308 	and.w	r3, r3, #8
34016648:	2b08      	cmp	r3, #8
3401664a:	d12f      	bne.n	340166ac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
3401664c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
34016650:	9300      	str	r3, [sp, #0]
34016652:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34016654:	2200      	movs	r2, #0
34016656:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
3401665a:	6878      	ldr	r0, [r7, #4]
3401665c:	f000 f88e 	bl	3401677c <UART_WaitOnFlagUntilTimeout>
34016660:	4603      	mov	r3, r0
34016662:	2b00      	cmp	r3, #0
34016664:	d022      	beq.n	340166ac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
34016666:	687b      	ldr	r3, [r7, #4]
34016668:	681b      	ldr	r3, [r3, #0]
3401666a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3401666c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3401666e:	e853 3f00 	ldrex	r3, [r3]
34016672:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
34016674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34016676:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
3401667a:	653b      	str	r3, [r7, #80]	@ 0x50
3401667c:	687b      	ldr	r3, [r7, #4]
3401667e:	681b      	ldr	r3, [r3, #0]
34016680:	461a      	mov	r2, r3
34016682:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
34016684:	647b      	str	r3, [r7, #68]	@ 0x44
34016686:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
34016688:	6c39      	ldr	r1, [r7, #64]	@ 0x40
3401668a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
3401668c:	e841 2300 	strex	r3, r2, [r1]
34016690:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
34016692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34016694:	2b00      	cmp	r3, #0
34016696:	d1e6      	bne.n	34016666 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
34016698:	687b      	ldr	r3, [r7, #4]
3401669a:	2220      	movs	r2, #32
3401669c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
340166a0:	687b      	ldr	r3, [r7, #4]
340166a2:	2200      	movs	r2, #0
340166a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
340166a8:	2303      	movs	r3, #3
340166aa:	e063      	b.n	34016774 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
340166ac:	687b      	ldr	r3, [r7, #4]
340166ae:	681b      	ldr	r3, [r3, #0]
340166b0:	681b      	ldr	r3, [r3, #0]
340166b2:	f003 0304 	and.w	r3, r3, #4
340166b6:	2b04      	cmp	r3, #4
340166b8:	d149      	bne.n	3401674e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
340166ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
340166be:	9300      	str	r3, [sp, #0]
340166c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340166c2:	2200      	movs	r2, #0
340166c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
340166c8:	6878      	ldr	r0, [r7, #4]
340166ca:	f000 f857 	bl	3401677c <UART_WaitOnFlagUntilTimeout>
340166ce:	4603      	mov	r3, r0
340166d0:	2b00      	cmp	r3, #0
340166d2:	d03c      	beq.n	3401674e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
340166d4:	687b      	ldr	r3, [r7, #4]
340166d6:	681b      	ldr	r3, [r3, #0]
340166d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
340166da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340166dc:	e853 3f00 	ldrex	r3, [r3]
340166e0:	623b      	str	r3, [r7, #32]
   return(result);
340166e2:	6a3b      	ldr	r3, [r7, #32]
340166e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
340166e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
340166ea:	687b      	ldr	r3, [r7, #4]
340166ec:	681b      	ldr	r3, [r3, #0]
340166ee:	461a      	mov	r2, r3
340166f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
340166f2:	633b      	str	r3, [r7, #48]	@ 0x30
340166f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
340166f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
340166f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
340166fa:	e841 2300 	strex	r3, r2, [r1]
340166fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
34016700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34016702:	2b00      	cmp	r3, #0
34016704:	d1e6      	bne.n	340166d4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
34016706:	687b      	ldr	r3, [r7, #4]
34016708:	681b      	ldr	r3, [r3, #0]
3401670a:	3308      	adds	r3, #8
3401670c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3401670e:	693b      	ldr	r3, [r7, #16]
34016710:	e853 3f00 	ldrex	r3, [r3]
34016714:	60fb      	str	r3, [r7, #12]
   return(result);
34016716:	68fb      	ldr	r3, [r7, #12]
34016718:	f023 0301 	bic.w	r3, r3, #1
3401671c:	64bb      	str	r3, [r7, #72]	@ 0x48
3401671e:	687b      	ldr	r3, [r7, #4]
34016720:	681b      	ldr	r3, [r3, #0]
34016722:	3308      	adds	r3, #8
34016724:	6cba      	ldr	r2, [r7, #72]	@ 0x48
34016726:	61fa      	str	r2, [r7, #28]
34016728:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3401672a:	69b9      	ldr	r1, [r7, #24]
3401672c:	69fa      	ldr	r2, [r7, #28]
3401672e:	e841 2300 	strex	r3, r2, [r1]
34016732:	617b      	str	r3, [r7, #20]
   return(result);
34016734:	697b      	ldr	r3, [r7, #20]
34016736:	2b00      	cmp	r3, #0
34016738:	d1e5      	bne.n	34016706 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
3401673a:	687b      	ldr	r3, [r7, #4]
3401673c:	2220      	movs	r2, #32
3401673e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
34016742:	687b      	ldr	r3, [r7, #4]
34016744:	2200      	movs	r2, #0
34016746:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
3401674a:	2303      	movs	r3, #3
3401674c:	e012      	b.n	34016774 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
3401674e:	687b      	ldr	r3, [r7, #4]
34016750:	2220      	movs	r2, #32
34016752:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
34016756:	687b      	ldr	r3, [r7, #4]
34016758:	2220      	movs	r2, #32
3401675a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
3401675e:	687b      	ldr	r3, [r7, #4]
34016760:	2200      	movs	r2, #0
34016762:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
34016764:	687b      	ldr	r3, [r7, #4]
34016766:	2200      	movs	r2, #0
34016768:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
3401676a:	687b      	ldr	r3, [r7, #4]
3401676c:	2200      	movs	r2, #0
3401676e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
34016772:	2300      	movs	r3, #0
}
34016774:	4618      	mov	r0, r3
34016776:	3758      	adds	r7, #88	@ 0x58
34016778:	46bd      	mov	sp, r7
3401677a:	bd80      	pop	{r7, pc}

3401677c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
3401677c:	b580      	push	{r7, lr}
3401677e:	b084      	sub	sp, #16
34016780:	af00      	add	r7, sp, #0
34016782:	60f8      	str	r0, [r7, #12]
34016784:	60b9      	str	r1, [r7, #8]
34016786:	603b      	str	r3, [r7, #0]
34016788:	4613      	mov	r3, r2
3401678a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
3401678c:	e04f      	b.n	3401682e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
3401678e:	69bb      	ldr	r3, [r7, #24]
34016790:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
34016794:	d04b      	beq.n	3401682e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
34016796:	f7ed faf1 	bl	34003d7c <HAL_GetTick>
3401679a:	4602      	mov	r2, r0
3401679c:	683b      	ldr	r3, [r7, #0]
3401679e:	1ad3      	subs	r3, r2, r3
340167a0:	69ba      	ldr	r2, [r7, #24]
340167a2:	429a      	cmp	r2, r3
340167a4:	d302      	bcc.n	340167ac <UART_WaitOnFlagUntilTimeout+0x30>
340167a6:	69bb      	ldr	r3, [r7, #24]
340167a8:	2b00      	cmp	r3, #0
340167aa:	d101      	bne.n	340167b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
340167ac:	2303      	movs	r3, #3
340167ae:	e04e      	b.n	3401684e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
340167b0:	68fb      	ldr	r3, [r7, #12]
340167b2:	681b      	ldr	r3, [r3, #0]
340167b4:	681b      	ldr	r3, [r3, #0]
340167b6:	f003 0304 	and.w	r3, r3, #4
340167ba:	2b00      	cmp	r3, #0
340167bc:	d037      	beq.n	3401682e <UART_WaitOnFlagUntilTimeout+0xb2>
340167be:	68bb      	ldr	r3, [r7, #8]
340167c0:	2b80      	cmp	r3, #128	@ 0x80
340167c2:	d034      	beq.n	3401682e <UART_WaitOnFlagUntilTimeout+0xb2>
340167c4:	68bb      	ldr	r3, [r7, #8]
340167c6:	2b40      	cmp	r3, #64	@ 0x40
340167c8:	d031      	beq.n	3401682e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
340167ca:	68fb      	ldr	r3, [r7, #12]
340167cc:	681b      	ldr	r3, [r3, #0]
340167ce:	69db      	ldr	r3, [r3, #28]
340167d0:	f003 0308 	and.w	r3, r3, #8
340167d4:	2b08      	cmp	r3, #8
340167d6:	d110      	bne.n	340167fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
340167d8:	68fb      	ldr	r3, [r7, #12]
340167da:	681b      	ldr	r3, [r3, #0]
340167dc:	2208      	movs	r2, #8
340167de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
340167e0:	68f8      	ldr	r0, [r7, #12]
340167e2:	f000 f838 	bl	34016856 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
340167e6:	68fb      	ldr	r3, [r7, #12]
340167e8:	2208      	movs	r2, #8
340167ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
340167ee:	68fb      	ldr	r3, [r7, #12]
340167f0:	2200      	movs	r2, #0
340167f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
340167f6:	2301      	movs	r3, #1
340167f8:	e029      	b.n	3401684e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
340167fa:	68fb      	ldr	r3, [r7, #12]
340167fc:	681b      	ldr	r3, [r3, #0]
340167fe:	69db      	ldr	r3, [r3, #28]
34016800:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34016804:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34016808:	d111      	bne.n	3401682e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
3401680a:	68fb      	ldr	r3, [r7, #12]
3401680c:	681b      	ldr	r3, [r3, #0]
3401680e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34016812:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
34016814:	68f8      	ldr	r0, [r7, #12]
34016816:	f000 f81e 	bl	34016856 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
3401681a:	68fb      	ldr	r3, [r7, #12]
3401681c:	2220      	movs	r2, #32
3401681e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
34016822:	68fb      	ldr	r3, [r7, #12]
34016824:	2200      	movs	r2, #0
34016826:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
3401682a:	2303      	movs	r3, #3
3401682c:	e00f      	b.n	3401684e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
3401682e:	68fb      	ldr	r3, [r7, #12]
34016830:	681b      	ldr	r3, [r3, #0]
34016832:	69da      	ldr	r2, [r3, #28]
34016834:	68bb      	ldr	r3, [r7, #8]
34016836:	4013      	ands	r3, r2
34016838:	68ba      	ldr	r2, [r7, #8]
3401683a:	429a      	cmp	r2, r3
3401683c:	bf0c      	ite	eq
3401683e:	2301      	moveq	r3, #1
34016840:	2300      	movne	r3, #0
34016842:	b2db      	uxtb	r3, r3
34016844:	461a      	mov	r2, r3
34016846:	79fb      	ldrb	r3, [r7, #7]
34016848:	429a      	cmp	r2, r3
3401684a:	d0a0      	beq.n	3401678e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
3401684c:	2300      	movs	r3, #0
}
3401684e:	4618      	mov	r0, r3
34016850:	3710      	adds	r7, #16
34016852:	46bd      	mov	sp, r7
34016854:	bd80      	pop	{r7, pc}

34016856 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
34016856:	b480      	push	{r7}
34016858:	b095      	sub	sp, #84	@ 0x54
3401685a:	af00      	add	r7, sp, #0
3401685c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
3401685e:	687b      	ldr	r3, [r7, #4]
34016860:	681b      	ldr	r3, [r3, #0]
34016862:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
34016864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34016866:	e853 3f00 	ldrex	r3, [r3]
3401686a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
3401686c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
3401686e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
34016872:	64fb      	str	r3, [r7, #76]	@ 0x4c
34016874:	687b      	ldr	r3, [r7, #4]
34016876:	681b      	ldr	r3, [r3, #0]
34016878:	461a      	mov	r2, r3
3401687a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
3401687c:	643b      	str	r3, [r7, #64]	@ 0x40
3401687e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
34016880:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
34016882:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
34016884:	e841 2300 	strex	r3, r2, [r1]
34016888:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
3401688a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3401688c:	2b00      	cmp	r3, #0
3401688e:	d1e6      	bne.n	3401685e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
34016890:	687b      	ldr	r3, [r7, #4]
34016892:	681b      	ldr	r3, [r3, #0]
34016894:	3308      	adds	r3, #8
34016896:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
34016898:	6a3b      	ldr	r3, [r7, #32]
3401689a:	e853 3f00 	ldrex	r3, [r3]
3401689e:	61fb      	str	r3, [r7, #28]
   return(result);
340168a0:	69fb      	ldr	r3, [r7, #28]
340168a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
340168a6:	f023 0301 	bic.w	r3, r3, #1
340168aa:	64bb      	str	r3, [r7, #72]	@ 0x48
340168ac:	687b      	ldr	r3, [r7, #4]
340168ae:	681b      	ldr	r3, [r3, #0]
340168b0:	3308      	adds	r3, #8
340168b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
340168b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
340168b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
340168b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
340168ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
340168bc:	e841 2300 	strex	r3, r2, [r1]
340168c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
340168c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340168c4:	2b00      	cmp	r3, #0
340168c6:	d1e3      	bne.n	34016890 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
340168c8:	687b      	ldr	r3, [r7, #4]
340168ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
340168cc:	2b01      	cmp	r3, #1
340168ce:	d118      	bne.n	34016902 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
340168d0:	687b      	ldr	r3, [r7, #4]
340168d2:	681b      	ldr	r3, [r3, #0]
340168d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
340168d6:	68fb      	ldr	r3, [r7, #12]
340168d8:	e853 3f00 	ldrex	r3, [r3]
340168dc:	60bb      	str	r3, [r7, #8]
   return(result);
340168de:	68bb      	ldr	r3, [r7, #8]
340168e0:	f023 0310 	bic.w	r3, r3, #16
340168e4:	647b      	str	r3, [r7, #68]	@ 0x44
340168e6:	687b      	ldr	r3, [r7, #4]
340168e8:	681b      	ldr	r3, [r3, #0]
340168ea:	461a      	mov	r2, r3
340168ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
340168ee:	61bb      	str	r3, [r7, #24]
340168f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
340168f2:	6979      	ldr	r1, [r7, #20]
340168f4:	69ba      	ldr	r2, [r7, #24]
340168f6:	e841 2300 	strex	r3, r2, [r1]
340168fa:	613b      	str	r3, [r7, #16]
   return(result);
340168fc:	693b      	ldr	r3, [r7, #16]
340168fe:	2b00      	cmp	r3, #0
34016900:	d1e6      	bne.n	340168d0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
34016902:	687b      	ldr	r3, [r7, #4]
34016904:	2220      	movs	r2, #32
34016906:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
3401690a:	687b      	ldr	r3, [r7, #4]
3401690c:	2200      	movs	r2, #0
3401690e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
34016910:	687b      	ldr	r3, [r7, #4]
34016912:	2200      	movs	r2, #0
34016914:	675a      	str	r2, [r3, #116]	@ 0x74
}
34016916:	bf00      	nop
34016918:	3754      	adds	r7, #84	@ 0x54
3401691a:	46bd      	mov	sp, r7
3401691c:	f85d 7b04 	ldr.w	r7, [sp], #4
34016920:	4770      	bx	lr
	...

34016924 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
34016924:	b580      	push	{r7, lr}
34016926:	b086      	sub	sp, #24
34016928:	af02      	add	r7, sp, #8
3401692a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3401692c:	2300      	movs	r3, #0
3401692e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
34016930:	f7ed fa24 	bl	34003d7c <HAL_GetTick>
34016934:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
34016936:	687b      	ldr	r3, [r7, #4]
34016938:	2b00      	cmp	r3, #0
3401693a:	d102      	bne.n	34016942 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
3401693c:	2301      	movs	r3, #1
3401693e:	73fb      	strb	r3, [r7, #15]
34016940:	e2c8      	b.n	34016ed4 <HAL_XSPI_Init+0x5b0>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Check the parameters of the initialization structure */
    assert_param(IS_XSPI_MEMORY_MODE(hxspi->Init.MemoryMode));
34016942:	687b      	ldr	r3, [r7, #4]
34016944:	689b      	ldr	r3, [r3, #8]
34016946:	2b00      	cmp	r3, #0
34016948:	d008      	beq.n	3401695c <HAL_XSPI_Init+0x38>
3401694a:	687b      	ldr	r3, [r7, #4]
3401694c:	689b      	ldr	r3, [r3, #8]
3401694e:	2b40      	cmp	r3, #64	@ 0x40
34016950:	d004      	beq.n	3401695c <HAL_XSPI_Init+0x38>
34016952:	f240 1161 	movw	r1, #353	@ 0x161
34016956:	488a      	ldr	r0, [pc, #552]	@ (34016b80 <HAL_XSPI_Init+0x25c>)
34016958:	f7eb f9ee 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_MEMORY_TYPE(hxspi->Init.MemoryType));
3401695c:	687b      	ldr	r3, [r7, #4]
3401695e:	68db      	ldr	r3, [r3, #12]
34016960:	2b00      	cmp	r3, #0
34016962:	d01d      	beq.n	340169a0 <HAL_XSPI_Init+0x7c>
34016964:	687b      	ldr	r3, [r7, #4]
34016966:	68db      	ldr	r3, [r3, #12]
34016968:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3401696c:	d018      	beq.n	340169a0 <HAL_XSPI_Init+0x7c>
3401696e:	687b      	ldr	r3, [r7, #4]
34016970:	68db      	ldr	r3, [r3, #12]
34016972:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34016976:	d013      	beq.n	340169a0 <HAL_XSPI_Init+0x7c>
34016978:	687b      	ldr	r3, [r7, #4]
3401697a:	68db      	ldr	r3, [r3, #12]
3401697c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34016980:	d00e      	beq.n	340169a0 <HAL_XSPI_Init+0x7c>
34016982:	687b      	ldr	r3, [r7, #4]
34016984:	68db      	ldr	r3, [r3, #12]
34016986:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3401698a:	d009      	beq.n	340169a0 <HAL_XSPI_Init+0x7c>
3401698c:	687b      	ldr	r3, [r7, #4]
3401698e:	68db      	ldr	r3, [r3, #12]
34016990:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
34016994:	d004      	beq.n	340169a0 <HAL_XSPI_Init+0x7c>
34016996:	f44f 71b1 	mov.w	r1, #354	@ 0x162
3401699a:	4879      	ldr	r0, [pc, #484]	@ (34016b80 <HAL_XSPI_Init+0x25c>)
3401699c:	f7eb f9cc 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_MEMORY_SIZE(hxspi->Init.MemorySize));
340169a0:	687b      	ldr	r3, [r7, #4]
340169a2:	691b      	ldr	r3, [r3, #16]
340169a4:	2b00      	cmp	r3, #0
340169a6:	f000 8081 	beq.w	34016aac <HAL_XSPI_Init+0x188>
340169aa:	687b      	ldr	r3, [r7, #4]
340169ac:	691b      	ldr	r3, [r3, #16]
340169ae:	2b01      	cmp	r3, #1
340169b0:	d07c      	beq.n	34016aac <HAL_XSPI_Init+0x188>
340169b2:	687b      	ldr	r3, [r7, #4]
340169b4:	691b      	ldr	r3, [r3, #16]
340169b6:	2b02      	cmp	r3, #2
340169b8:	d078      	beq.n	34016aac <HAL_XSPI_Init+0x188>
340169ba:	687b      	ldr	r3, [r7, #4]
340169bc:	691b      	ldr	r3, [r3, #16]
340169be:	2b03      	cmp	r3, #3
340169c0:	d074      	beq.n	34016aac <HAL_XSPI_Init+0x188>
340169c2:	687b      	ldr	r3, [r7, #4]
340169c4:	691b      	ldr	r3, [r3, #16]
340169c6:	2b04      	cmp	r3, #4
340169c8:	d070      	beq.n	34016aac <HAL_XSPI_Init+0x188>
340169ca:	687b      	ldr	r3, [r7, #4]
340169cc:	691b      	ldr	r3, [r3, #16]
340169ce:	2b05      	cmp	r3, #5
340169d0:	d06c      	beq.n	34016aac <HAL_XSPI_Init+0x188>
340169d2:	687b      	ldr	r3, [r7, #4]
340169d4:	691b      	ldr	r3, [r3, #16]
340169d6:	2b06      	cmp	r3, #6
340169d8:	d068      	beq.n	34016aac <HAL_XSPI_Init+0x188>
340169da:	687b      	ldr	r3, [r7, #4]
340169dc:	691b      	ldr	r3, [r3, #16]
340169de:	2b07      	cmp	r3, #7
340169e0:	d064      	beq.n	34016aac <HAL_XSPI_Init+0x188>
340169e2:	687b      	ldr	r3, [r7, #4]
340169e4:	691b      	ldr	r3, [r3, #16]
340169e6:	2b08      	cmp	r3, #8
340169e8:	d060      	beq.n	34016aac <HAL_XSPI_Init+0x188>
340169ea:	687b      	ldr	r3, [r7, #4]
340169ec:	691b      	ldr	r3, [r3, #16]
340169ee:	2b09      	cmp	r3, #9
340169f0:	d05c      	beq.n	34016aac <HAL_XSPI_Init+0x188>
340169f2:	687b      	ldr	r3, [r7, #4]
340169f4:	691b      	ldr	r3, [r3, #16]
340169f6:	2b0a      	cmp	r3, #10
340169f8:	d058      	beq.n	34016aac <HAL_XSPI_Init+0x188>
340169fa:	687b      	ldr	r3, [r7, #4]
340169fc:	691b      	ldr	r3, [r3, #16]
340169fe:	2b0b      	cmp	r3, #11
34016a00:	d054      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a02:	687b      	ldr	r3, [r7, #4]
34016a04:	691b      	ldr	r3, [r3, #16]
34016a06:	2b0c      	cmp	r3, #12
34016a08:	d050      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a0a:	687b      	ldr	r3, [r7, #4]
34016a0c:	691b      	ldr	r3, [r3, #16]
34016a0e:	2b0d      	cmp	r3, #13
34016a10:	d04c      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a12:	687b      	ldr	r3, [r7, #4]
34016a14:	691b      	ldr	r3, [r3, #16]
34016a16:	2b0e      	cmp	r3, #14
34016a18:	d048      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a1a:	687b      	ldr	r3, [r7, #4]
34016a1c:	691b      	ldr	r3, [r3, #16]
34016a1e:	2b0f      	cmp	r3, #15
34016a20:	d044      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a22:	687b      	ldr	r3, [r7, #4]
34016a24:	691b      	ldr	r3, [r3, #16]
34016a26:	2b10      	cmp	r3, #16
34016a28:	d040      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a2a:	687b      	ldr	r3, [r7, #4]
34016a2c:	691b      	ldr	r3, [r3, #16]
34016a2e:	2b11      	cmp	r3, #17
34016a30:	d03c      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a32:	687b      	ldr	r3, [r7, #4]
34016a34:	691b      	ldr	r3, [r3, #16]
34016a36:	2b12      	cmp	r3, #18
34016a38:	d038      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a3a:	687b      	ldr	r3, [r7, #4]
34016a3c:	691b      	ldr	r3, [r3, #16]
34016a3e:	2b13      	cmp	r3, #19
34016a40:	d034      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a42:	687b      	ldr	r3, [r7, #4]
34016a44:	691b      	ldr	r3, [r3, #16]
34016a46:	2b14      	cmp	r3, #20
34016a48:	d030      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a4a:	687b      	ldr	r3, [r7, #4]
34016a4c:	691b      	ldr	r3, [r3, #16]
34016a4e:	2b15      	cmp	r3, #21
34016a50:	d02c      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a52:	687b      	ldr	r3, [r7, #4]
34016a54:	691b      	ldr	r3, [r3, #16]
34016a56:	2b16      	cmp	r3, #22
34016a58:	d028      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a5a:	687b      	ldr	r3, [r7, #4]
34016a5c:	691b      	ldr	r3, [r3, #16]
34016a5e:	2b17      	cmp	r3, #23
34016a60:	d024      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a62:	687b      	ldr	r3, [r7, #4]
34016a64:	691b      	ldr	r3, [r3, #16]
34016a66:	2b18      	cmp	r3, #24
34016a68:	d020      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a6a:	687b      	ldr	r3, [r7, #4]
34016a6c:	691b      	ldr	r3, [r3, #16]
34016a6e:	2b19      	cmp	r3, #25
34016a70:	d01c      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a72:	687b      	ldr	r3, [r7, #4]
34016a74:	691b      	ldr	r3, [r3, #16]
34016a76:	2b1a      	cmp	r3, #26
34016a78:	d018      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a7a:	687b      	ldr	r3, [r7, #4]
34016a7c:	691b      	ldr	r3, [r3, #16]
34016a7e:	2b1b      	cmp	r3, #27
34016a80:	d014      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a82:	687b      	ldr	r3, [r7, #4]
34016a84:	691b      	ldr	r3, [r3, #16]
34016a86:	2b1c      	cmp	r3, #28
34016a88:	d010      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a8a:	687b      	ldr	r3, [r7, #4]
34016a8c:	691b      	ldr	r3, [r3, #16]
34016a8e:	2b1d      	cmp	r3, #29
34016a90:	d00c      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a92:	687b      	ldr	r3, [r7, #4]
34016a94:	691b      	ldr	r3, [r3, #16]
34016a96:	2b1e      	cmp	r3, #30
34016a98:	d008      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016a9a:	687b      	ldr	r3, [r7, #4]
34016a9c:	691b      	ldr	r3, [r3, #16]
34016a9e:	2b1f      	cmp	r3, #31
34016aa0:	d004      	beq.n	34016aac <HAL_XSPI_Init+0x188>
34016aa2:	f240 1163 	movw	r1, #355	@ 0x163
34016aa6:	4836      	ldr	r0, [pc, #216]	@ (34016b80 <HAL_XSPI_Init+0x25c>)
34016aa8:	f7eb f946 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_CS_HIGH_TIME_CYCLE(hxspi->Init.ChipSelectHighTimeCycle));
34016aac:	687b      	ldr	r3, [r7, #4]
34016aae:	695b      	ldr	r3, [r3, #20]
34016ab0:	2b00      	cmp	r3, #0
34016ab2:	d003      	beq.n	34016abc <HAL_XSPI_Init+0x198>
34016ab4:	687b      	ldr	r3, [r7, #4]
34016ab6:	695b      	ldr	r3, [r3, #20]
34016ab8:	2b40      	cmp	r3, #64	@ 0x40
34016aba:	d904      	bls.n	34016ac6 <HAL_XSPI_Init+0x1a2>
34016abc:	f44f 71b2 	mov.w	r1, #356	@ 0x164
34016ac0:	482f      	ldr	r0, [pc, #188]	@ (34016b80 <HAL_XSPI_Init+0x25c>)
34016ac2:	f7eb f939 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_FREE_RUN_CLK(hxspi->Init.FreeRunningClock));
34016ac6:	687b      	ldr	r3, [r7, #4]
34016ac8:	699b      	ldr	r3, [r3, #24]
34016aca:	2b00      	cmp	r3, #0
34016acc:	d008      	beq.n	34016ae0 <HAL_XSPI_Init+0x1bc>
34016ace:	687b      	ldr	r3, [r7, #4]
34016ad0:	699b      	ldr	r3, [r3, #24]
34016ad2:	2b02      	cmp	r3, #2
34016ad4:	d004      	beq.n	34016ae0 <HAL_XSPI_Init+0x1bc>
34016ad6:	f240 1165 	movw	r1, #357	@ 0x165
34016ada:	4829      	ldr	r0, [pc, #164]	@ (34016b80 <HAL_XSPI_Init+0x25c>)
34016adc:	f7eb f92c 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_CLOCK_MODE(hxspi->Init.ClockMode));
34016ae0:	687b      	ldr	r3, [r7, #4]
34016ae2:	69db      	ldr	r3, [r3, #28]
34016ae4:	2b00      	cmp	r3, #0
34016ae6:	d008      	beq.n	34016afa <HAL_XSPI_Init+0x1d6>
34016ae8:	687b      	ldr	r3, [r7, #4]
34016aea:	69db      	ldr	r3, [r3, #28]
34016aec:	2b01      	cmp	r3, #1
34016aee:	d004      	beq.n	34016afa <HAL_XSPI_Init+0x1d6>
34016af0:	f44f 71b3 	mov.w	r1, #358	@ 0x166
34016af4:	4822      	ldr	r0, [pc, #136]	@ (34016b80 <HAL_XSPI_Init+0x25c>)
34016af6:	f7eb f91f 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_WRAP_SIZE(hxspi->Init.WrapSize));
34016afa:	687b      	ldr	r3, [r7, #4]
34016afc:	6a1b      	ldr	r3, [r3, #32]
34016afe:	2b00      	cmp	r3, #0
34016b00:	d018      	beq.n	34016b34 <HAL_XSPI_Init+0x210>
34016b02:	687b      	ldr	r3, [r7, #4]
34016b04:	6a1b      	ldr	r3, [r3, #32]
34016b06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34016b0a:	d013      	beq.n	34016b34 <HAL_XSPI_Init+0x210>
34016b0c:	687b      	ldr	r3, [r7, #4]
34016b0e:	6a1b      	ldr	r3, [r3, #32]
34016b10:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34016b14:	d00e      	beq.n	34016b34 <HAL_XSPI_Init+0x210>
34016b16:	687b      	ldr	r3, [r7, #4]
34016b18:	6a1b      	ldr	r3, [r3, #32]
34016b1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34016b1e:	d009      	beq.n	34016b34 <HAL_XSPI_Init+0x210>
34016b20:	687b      	ldr	r3, [r7, #4]
34016b22:	6a1b      	ldr	r3, [r3, #32]
34016b24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
34016b28:	d004      	beq.n	34016b34 <HAL_XSPI_Init+0x210>
34016b2a:	f240 1167 	movw	r1, #359	@ 0x167
34016b2e:	4814      	ldr	r0, [pc, #80]	@ (34016b80 <HAL_XSPI_Init+0x25c>)
34016b30:	f7eb f902 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_CLK_PRESCALER(hxspi->Init.ClockPrescaler));
34016b34:	687b      	ldr	r3, [r7, #4]
34016b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34016b38:	2bff      	cmp	r3, #255	@ 0xff
34016b3a:	d904      	bls.n	34016b46 <HAL_XSPI_Init+0x222>
34016b3c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
34016b40:	480f      	ldr	r0, [pc, #60]	@ (34016b80 <HAL_XSPI_Init+0x25c>)
34016b42:	f7eb f8f9 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_SAMPLE_SHIFTING(hxspi->Init.SampleShifting));
34016b46:	687b      	ldr	r3, [r7, #4]
34016b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34016b4a:	2b00      	cmp	r3, #0
34016b4c:	d009      	beq.n	34016b62 <HAL_XSPI_Init+0x23e>
34016b4e:	687b      	ldr	r3, [r7, #4]
34016b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34016b52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34016b56:	d004      	beq.n	34016b62 <HAL_XSPI_Init+0x23e>
34016b58:	f240 1169 	movw	r1, #361	@ 0x169
34016b5c:	4808      	ldr	r0, [pc, #32]	@ (34016b80 <HAL_XSPI_Init+0x25c>)
34016b5e:	f7eb f8eb 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_DHQC(hxspi->Init.DelayHoldQuarterCycle));
34016b62:	687b      	ldr	r3, [r7, #4]
34016b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34016b66:	2b00      	cmp	r3, #0
34016b68:	d00c      	beq.n	34016b84 <HAL_XSPI_Init+0x260>
34016b6a:	687b      	ldr	r3, [r7, #4]
34016b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34016b6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34016b72:	d007      	beq.n	34016b84 <HAL_XSPI_Init+0x260>
34016b74:	f44f 71b5 	mov.w	r1, #362	@ 0x16a
34016b78:	4801      	ldr	r0, [pc, #4]	@ (34016b80 <HAL_XSPI_Init+0x25c>)
34016b7a:	f7eb f8dd 	bl	34001d38 <assert_failed>
34016b7e:	e001      	b.n	34016b84 <HAL_XSPI_Init+0x260>
34016b80:	3401eba4 	.word	0x3401eba4
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
34016b84:	687b      	ldr	r3, [r7, #4]
34016b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016b88:	2b00      	cmp	r3, #0
34016b8a:	f000 8081 	beq.w	34016c90 <HAL_XSPI_Init+0x36c>
34016b8e:	687b      	ldr	r3, [r7, #4]
34016b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016b92:	2b01      	cmp	r3, #1
34016b94:	d07c      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016b96:	687b      	ldr	r3, [r7, #4]
34016b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016b9a:	2b02      	cmp	r3, #2
34016b9c:	d078      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016b9e:	687b      	ldr	r3, [r7, #4]
34016ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016ba2:	2b03      	cmp	r3, #3
34016ba4:	d074      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016ba6:	687b      	ldr	r3, [r7, #4]
34016ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016baa:	2b04      	cmp	r3, #4
34016bac:	d070      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016bae:	687b      	ldr	r3, [r7, #4]
34016bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016bb2:	2b05      	cmp	r3, #5
34016bb4:	d06c      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016bb6:	687b      	ldr	r3, [r7, #4]
34016bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016bba:	2b06      	cmp	r3, #6
34016bbc:	d068      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016bbe:	687b      	ldr	r3, [r7, #4]
34016bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016bc2:	2b07      	cmp	r3, #7
34016bc4:	d064      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016bc6:	687b      	ldr	r3, [r7, #4]
34016bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016bca:	2b08      	cmp	r3, #8
34016bcc:	d060      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016bce:	687b      	ldr	r3, [r7, #4]
34016bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016bd2:	2b09      	cmp	r3, #9
34016bd4:	d05c      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016bd6:	687b      	ldr	r3, [r7, #4]
34016bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016bda:	2b0a      	cmp	r3, #10
34016bdc:	d058      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016bde:	687b      	ldr	r3, [r7, #4]
34016be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016be2:	2b0b      	cmp	r3, #11
34016be4:	d054      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016be6:	687b      	ldr	r3, [r7, #4]
34016be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016bea:	2b0c      	cmp	r3, #12
34016bec:	d050      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016bee:	687b      	ldr	r3, [r7, #4]
34016bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016bf2:	2b0d      	cmp	r3, #13
34016bf4:	d04c      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016bf6:	687b      	ldr	r3, [r7, #4]
34016bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016bfa:	2b0e      	cmp	r3, #14
34016bfc:	d048      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016bfe:	687b      	ldr	r3, [r7, #4]
34016c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c02:	2b0f      	cmp	r3, #15
34016c04:	d044      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c06:	687b      	ldr	r3, [r7, #4]
34016c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c0a:	2b10      	cmp	r3, #16
34016c0c:	d040      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c0e:	687b      	ldr	r3, [r7, #4]
34016c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c12:	2b11      	cmp	r3, #17
34016c14:	d03c      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c16:	687b      	ldr	r3, [r7, #4]
34016c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c1a:	2b12      	cmp	r3, #18
34016c1c:	d038      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c1e:	687b      	ldr	r3, [r7, #4]
34016c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c22:	2b13      	cmp	r3, #19
34016c24:	d034      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c26:	687b      	ldr	r3, [r7, #4]
34016c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c2a:	2b14      	cmp	r3, #20
34016c2c:	d030      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c2e:	687b      	ldr	r3, [r7, #4]
34016c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c32:	2b15      	cmp	r3, #21
34016c34:	d02c      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c36:	687b      	ldr	r3, [r7, #4]
34016c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c3a:	2b16      	cmp	r3, #22
34016c3c:	d028      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c3e:	687b      	ldr	r3, [r7, #4]
34016c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c42:	2b17      	cmp	r3, #23
34016c44:	d024      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c46:	687b      	ldr	r3, [r7, #4]
34016c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c4a:	2b18      	cmp	r3, #24
34016c4c:	d020      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c4e:	687b      	ldr	r3, [r7, #4]
34016c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c52:	2b19      	cmp	r3, #25
34016c54:	d01c      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c56:	687b      	ldr	r3, [r7, #4]
34016c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c5a:	2b1a      	cmp	r3, #26
34016c5c:	d018      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c5e:	687b      	ldr	r3, [r7, #4]
34016c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c62:	2b1b      	cmp	r3, #27
34016c64:	d014      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c66:	687b      	ldr	r3, [r7, #4]
34016c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c6a:	2b1c      	cmp	r3, #28
34016c6c:	d010      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c6e:	687b      	ldr	r3, [r7, #4]
34016c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c72:	2b1d      	cmp	r3, #29
34016c74:	d00c      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c76:	687b      	ldr	r3, [r7, #4]
34016c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c7a:	2b1e      	cmp	r3, #30
34016c7c:	d008      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c7e:	687b      	ldr	r3, [r7, #4]
34016c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016c82:	2b1f      	cmp	r3, #31
34016c84:	d004      	beq.n	34016c90 <HAL_XSPI_Init+0x36c>
34016c86:	f240 116b 	movw	r1, #363	@ 0x16b
34016c8a:	4895      	ldr	r0, [pc, #596]	@ (34016ee0 <HAL_XSPI_Init+0x5bc>)
34016c8c:	f7eb f854 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
34016c90:	687b      	ldr	r3, [r7, #4]
34016c92:	685b      	ldr	r3, [r3, #4]
34016c94:	2b00      	cmp	r3, #0
34016c96:	d003      	beq.n	34016ca0 <HAL_XSPI_Init+0x37c>
34016c98:	687b      	ldr	r3, [r7, #4]
34016c9a:	685b      	ldr	r3, [r3, #4]
34016c9c:	2b40      	cmp	r3, #64	@ 0x40
34016c9e:	d904      	bls.n	34016caa <HAL_XSPI_Init+0x386>
34016ca0:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
34016ca4:	488e      	ldr	r0, [pc, #568]	@ (34016ee0 <HAL_XSPI_Init+0x5bc>)
34016ca6:	f7eb f847 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
34016caa:	687b      	ldr	r3, [r7, #4]
34016cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34016cae:	2bff      	cmp	r3, #255	@ 0xff
34016cb0:	d904      	bls.n	34016cbc <HAL_XSPI_Init+0x398>
34016cb2:	f240 116d 	movw	r1, #365	@ 0x16d
34016cb6:	488a      	ldr	r0, [pc, #552]	@ (34016ee0 <HAL_XSPI_Init+0x5bc>)
34016cb8:	f7eb f83e 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
34016cbc:	687b      	ldr	r3, [r7, #4]
34016cbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34016cc0:	2b00      	cmp	r3, #0
34016cc2:	d009      	beq.n	34016cd8 <HAL_XSPI_Init+0x3b4>
34016cc4:	687b      	ldr	r3, [r7, #4]
34016cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34016cc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34016ccc:	d004      	beq.n	34016cd8 <HAL_XSPI_Init+0x3b4>
34016cce:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
34016cd2:	4883      	ldr	r0, [pc, #524]	@ (34016ee0 <HAL_XSPI_Init+0x5bc>)
34016cd4:	f7eb f830 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_EXTENDMEM(hxspi->Init.MemoryExtended));
34016cd8:	687b      	ldr	r3, [r7, #4]
34016cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34016cdc:	2b00      	cmp	r3, #0
34016cde:	d009      	beq.n	34016cf4 <HAL_XSPI_Init+0x3d0>
34016ce0:	687b      	ldr	r3, [r7, #4]
34016ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34016ce4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34016ce8:	d004      	beq.n	34016cf4 <HAL_XSPI_Init+0x3d0>
34016cea:	f240 116f 	movw	r1, #367	@ 0x16f
34016cee:	487c      	ldr	r0, [pc, #496]	@ (34016ee0 <HAL_XSPI_Init+0x5bc>)
34016cf0:	f7eb f822 	bl	34001d38 <assert_failed>
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
34016cf4:	687b      	ldr	r3, [r7, #4]
34016cf6:	2200      	movs	r2, #0
34016cf8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
34016cfa:	687b      	ldr	r3, [r7, #4]
34016cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34016cfe:	2b00      	cmp	r3, #0
34016d00:	f040 80e8 	bne.w	34016ed4 <HAL_XSPI_Init+0x5b0>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
34016d04:	6878      	ldr	r0, [r7, #4]
34016d06:	f000 f8fb 	bl	34016f00 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
34016d0a:	f241 3188 	movw	r1, #5000	@ 0x1388
34016d0e:	6878      	ldr	r0, [r7, #4]
34016d10:	f000 fdc4 	bl	3401789c <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
34016d14:	687b      	ldr	r3, [r7, #4]
34016d16:	681b      	ldr	r3, [r3, #0]
34016d18:	689a      	ldr	r2, [r3, #8]
34016d1a:	4b72      	ldr	r3, [pc, #456]	@ (34016ee4 <HAL_XSPI_Init+0x5c0>)
34016d1c:	4013      	ands	r3, r2
34016d1e:	687a      	ldr	r2, [r7, #4]
34016d20:	68d1      	ldr	r1, [r2, #12]
34016d22:	687a      	ldr	r2, [r7, #4]
34016d24:	6912      	ldr	r2, [r2, #16]
34016d26:	0412      	lsls	r2, r2, #16
34016d28:	4311      	orrs	r1, r2
34016d2a:	687a      	ldr	r2, [r7, #4]
34016d2c:	6952      	ldr	r2, [r2, #20]
34016d2e:	3a01      	subs	r2, #1
34016d30:	0212      	lsls	r2, r2, #8
34016d32:	4311      	orrs	r1, r2
34016d34:	687a      	ldr	r2, [r7, #4]
34016d36:	69d2      	ldr	r2, [r2, #28]
34016d38:	4311      	orrs	r1, r2
34016d3a:	687a      	ldr	r2, [r7, #4]
34016d3c:	6812      	ldr	r2, [r2, #0]
34016d3e:	430b      	orrs	r3, r1
34016d40:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
34016d42:	687b      	ldr	r3, [r7, #4]
34016d44:	681b      	ldr	r3, [r3, #0]
34016d46:	68db      	ldr	r3, [r3, #12]
34016d48:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
34016d4c:	687b      	ldr	r3, [r7, #4]
34016d4e:	6a1a      	ldr	r2, [r3, #32]
34016d50:	687b      	ldr	r3, [r7, #4]
34016d52:	681b      	ldr	r3, [r3, #0]
34016d54:	430a      	orrs	r2, r1
34016d56:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
34016d58:	687b      	ldr	r3, [r7, #4]
34016d5a:	681b      	ldr	r3, [r3, #0]
34016d5c:	691b      	ldr	r3, [r3, #16]
34016d5e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
34016d62:	687b      	ldr	r3, [r7, #4]
34016d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34016d66:	041a      	lsls	r2, r3, #16
34016d68:	687b      	ldr	r3, [r7, #4]
34016d6a:	681b      	ldr	r3, [r3, #0]
34016d6c:	430a      	orrs	r2, r1
34016d6e:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
34016d70:	687b      	ldr	r3, [r7, #4]
34016d72:	681b      	ldr	r3, [r3, #0]
34016d74:	691b      	ldr	r3, [r3, #16]
34016d76:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
34016d7a:	687b      	ldr	r3, [r7, #4]
34016d7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
34016d7e:	687b      	ldr	r3, [r7, #4]
34016d80:	681b      	ldr	r3, [r3, #0]
34016d82:	430a      	orrs	r2, r1
34016d84:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
34016d86:	687b      	ldr	r3, [r7, #4]
34016d88:	681b      	ldr	r3, [r3, #0]
34016d8a:	687a      	ldr	r2, [r7, #4]
34016d8c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
34016d8e:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
34016d90:	687b      	ldr	r3, [r7, #4]
34016d92:	681b      	ldr	r3, [r3, #0]
34016d94:	681b      	ldr	r3, [r3, #0]
34016d96:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
34016d9a:	687b      	ldr	r3, [r7, #4]
34016d9c:	685b      	ldr	r3, [r3, #4]
34016d9e:	3b01      	subs	r3, #1
34016da0:	021a      	lsls	r2, r3, #8
34016da2:	687b      	ldr	r3, [r7, #4]
34016da4:	681b      	ldr	r3, [r3, #0]
34016da6:	430a      	orrs	r2, r1
34016da8:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
34016daa:	687b      	ldr	r3, [r7, #4]
34016dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34016dae:	9300      	str	r3, [sp, #0]
34016db0:	68bb      	ldr	r3, [r7, #8]
34016db2:	2200      	movs	r2, #0
34016db4:	2120      	movs	r1, #32
34016db6:	6878      	ldr	r0, [r7, #4]
34016db8:	f000 fd7f 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
34016dbc:	4603      	mov	r3, r0
34016dbe:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
34016dc0:	7bfb      	ldrb	r3, [r7, #15]
34016dc2:	2b00      	cmp	r3, #0
34016dc4:	f040 8086 	bne.w	34016ed4 <HAL_XSPI_Init+0x5b0>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
34016dc8:	687b      	ldr	r3, [r7, #4]
34016dca:	681b      	ldr	r3, [r3, #0]
34016dcc:	68db      	ldr	r3, [r3, #12]
34016dce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
34016dd2:	687b      	ldr	r3, [r7, #4]
34016dd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
34016dd6:	687b      	ldr	r3, [r7, #4]
34016dd8:	681b      	ldr	r3, [r3, #0]
34016dda:	430a      	orrs	r2, r1
34016ddc:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
34016dde:	687b      	ldr	r3, [r7, #4]
34016de0:	681b      	ldr	r3, [r3, #0]
34016de2:	4a41      	ldr	r2, [pc, #260]	@ (34016ee8 <HAL_XSPI_Init+0x5c4>)
34016de4:	4293      	cmp	r3, r2
34016de6:	d018      	beq.n	34016e1a <HAL_XSPI_Init+0x4f6>
34016de8:	687b      	ldr	r3, [r7, #4]
34016dea:	681b      	ldr	r3, [r3, #0]
34016dec:	4a3f      	ldr	r2, [pc, #252]	@ (34016eec <HAL_XSPI_Init+0x5c8>)
34016dee:	4293      	cmp	r3, r2
34016df0:	d013      	beq.n	34016e1a <HAL_XSPI_Init+0x4f6>
34016df2:	687b      	ldr	r3, [r7, #4]
34016df4:	681b      	ldr	r3, [r3, #0]
34016df6:	4a3e      	ldr	r2, [pc, #248]	@ (34016ef0 <HAL_XSPI_Init+0x5cc>)
34016df8:	4293      	cmp	r3, r2
34016dfa:	d00e      	beq.n	34016e1a <HAL_XSPI_Init+0x4f6>
34016dfc:	687b      	ldr	r3, [r7, #4]
34016dfe:	681b      	ldr	r3, [r3, #0]
34016e00:	4a3c      	ldr	r2, [pc, #240]	@ (34016ef4 <HAL_XSPI_Init+0x5d0>)
34016e02:	4293      	cmp	r3, r2
34016e04:	d009      	beq.n	34016e1a <HAL_XSPI_Init+0x4f6>
34016e06:	687b      	ldr	r3, [r7, #4]
34016e08:	681b      	ldr	r3, [r3, #0]
34016e0a:	4a3b      	ldr	r2, [pc, #236]	@ (34016ef8 <HAL_XSPI_Init+0x5d4>)
34016e0c:	4293      	cmp	r3, r2
34016e0e:	d004      	beq.n	34016e1a <HAL_XSPI_Init+0x4f6>
34016e10:	687b      	ldr	r3, [r7, #4]
34016e12:	681b      	ldr	r3, [r3, #0]
34016e14:	4a39      	ldr	r2, [pc, #228]	@ (34016efc <HAL_XSPI_Init+0x5d8>)
34016e16:	4293      	cmp	r3, r2
34016e18:	d10f      	bne.n	34016e3a <HAL_XSPI_Init+0x516>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
34016e1a:	687b      	ldr	r3, [r7, #4]
34016e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34016e1e:	9300      	str	r3, [sp, #0]
34016e20:	68bb      	ldr	r3, [r7, #8]
34016e22:	2200      	movs	r2, #0
34016e24:	2120      	movs	r1, #32
34016e26:	6878      	ldr	r0, [r7, #4]
34016e28:	f000 fd47 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
34016e2c:	4603      	mov	r3, r0
34016e2e:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
34016e30:	7bfb      	ldrb	r3, [r7, #15]
34016e32:	2b00      	cmp	r3, #0
34016e34:	d001      	beq.n	34016e3a <HAL_XSPI_Init+0x516>
          {
            return status;
34016e36:	7bfb      	ldrb	r3, [r7, #15]
34016e38:	e04d      	b.n	34016ed6 <HAL_XSPI_Init+0x5b2>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
34016e3a:	687b      	ldr	r3, [r7, #4]
34016e3c:	681b      	ldr	r3, [r3, #0]
34016e3e:	681b      	ldr	r3, [r3, #0]
34016e40:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
34016e44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
34016e48:	687a      	ldr	r2, [r7, #4]
34016e4a:	6891      	ldr	r1, [r2, #8]
34016e4c:	687a      	ldr	r2, [r7, #4]
34016e4e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
34016e50:	4311      	orrs	r1, r2
34016e52:	687a      	ldr	r2, [r7, #4]
34016e54:	6812      	ldr	r2, [r2, #0]
34016e56:	430b      	orrs	r3, r1
34016e58:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
34016e5a:	687b      	ldr	r3, [r7, #4]
34016e5c:	681b      	ldr	r3, [r3, #0]
34016e5e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34016e62:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
34016e66:	687b      	ldr	r3, [r7, #4]
34016e68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34016e6a:	687b      	ldr	r3, [r7, #4]
34016e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34016e6e:	431a      	orrs	r2, r3
34016e70:	687b      	ldr	r3, [r7, #4]
34016e72:	681b      	ldr	r3, [r3, #0]
34016e74:	430a      	orrs	r2, r1
34016e76:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
34016e7a:	687b      	ldr	r3, [r7, #4]
34016e7c:	681b      	ldr	r3, [r3, #0]
34016e7e:	681a      	ldr	r2, [r3, #0]
34016e80:	687b      	ldr	r3, [r7, #4]
34016e82:	681b      	ldr	r3, [r3, #0]
34016e84:	f042 0201 	orr.w	r2, r2, #1
34016e88:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
34016e8a:	687b      	ldr	r3, [r7, #4]
34016e8c:	699b      	ldr	r3, [r3, #24]
34016e8e:	2b02      	cmp	r3, #2
34016e90:	d107      	bne.n	34016ea2 <HAL_XSPI_Init+0x57e>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
34016e92:	687b      	ldr	r3, [r7, #4]
34016e94:	681b      	ldr	r3, [r3, #0]
34016e96:	689a      	ldr	r2, [r3, #8]
34016e98:	687b      	ldr	r3, [r7, #4]
34016e9a:	681b      	ldr	r3, [r3, #0]
34016e9c:	f042 0202 	orr.w	r2, r2, #2
34016ea0:	609a      	str	r2, [r3, #8]
        }

        if (hxspi->Init.MemoryExtended == HAL_XSPI_CSSEL_HW)
34016ea2:	687b      	ldr	r3, [r7, #4]
34016ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34016ea6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34016eaa:	d107      	bne.n	34016ebc <HAL_XSPI_Init+0x598>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_EXTENDMEM);
34016eac:	687b      	ldr	r3, [r7, #4]
34016eae:	681b      	ldr	r3, [r3, #0]
34016eb0:	689a      	ldr	r2, [r3, #8]
34016eb2:	687b      	ldr	r3, [r7, #4]
34016eb4:	681b      	ldr	r3, [r3, #0]
34016eb6:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
34016eba:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
34016ebc:	687b      	ldr	r3, [r7, #4]
34016ebe:	68db      	ldr	r3, [r3, #12]
34016ec0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34016ec4:	d103      	bne.n	34016ece <HAL_XSPI_Init+0x5aa>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
34016ec6:	687b      	ldr	r3, [r7, #4]
34016ec8:	2201      	movs	r2, #1
34016eca:	659a      	str	r2, [r3, #88]	@ 0x58
34016ecc:	e002      	b.n	34016ed4 <HAL_XSPI_Init+0x5b0>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
34016ece:	687b      	ldr	r3, [r7, #4]
34016ed0:	2202      	movs	r2, #2
34016ed2:	659a      	str	r2, [r3, #88]	@ 0x58
        }
      }
    }
  }
  return status;
34016ed4:	7bfb      	ldrb	r3, [r7, #15]
}
34016ed6:	4618      	mov	r0, r3
34016ed8:	3710      	adds	r7, #16
34016eda:	46bd      	mov	sp, r7
34016edc:	bd80      	pop	{r7, pc}
34016ede:	bf00      	nop
34016ee0:	3401eba4 	.word	0x3401eba4
34016ee4:	f8e0c0fc 	.word	0xf8e0c0fc
34016ee8:	58025000 	.word	0x58025000
34016eec:	48025000 	.word	0x48025000
34016ef0:	5802a000 	.word	0x5802a000
34016ef4:	4802a000 	.word	0x4802a000
34016ef8:	5802d000 	.word	0x5802d000
34016efc:	4802d000 	.word	0x4802d000

34016f00 <HAL_XSPI_MspInit>:
  * @brief  Initialize the XSPI MSP.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_MspInit(XSPI_HandleTypeDef *hxspi)
{
34016f00:	b480      	push	{r7}
34016f02:	b083      	sub	sp, #12
34016f04:	af00      	add	r7, sp, #0
34016f06:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_MspInit can be implemented in the user file
   */
}
34016f08:	bf00      	nop
34016f0a:	370c      	adds	r7, #12
34016f0c:	46bd      	mov	sp, r7
34016f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
34016f12:	4770      	bx	lr

34016f14 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd, uint32_t Timeout)
{
34016f14:	b580      	push	{r7, lr}
34016f16:	b08a      	sub	sp, #40	@ 0x28
34016f18:	af02      	add	r7, sp, #8
34016f1a:	60f8      	str	r0, [r7, #12]
34016f1c:	60b9      	str	r1, [r7, #8]
34016f1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
34016f20:	f7ec ff2c 	bl	34003d7c <HAL_GetTick>
34016f24:	61b8      	str	r0, [r7, #24]

  /* Check the parameters of the command structure */
  assert_param(IS_XSPI_OPERATION_TYPE(pCmd->OperationType));
34016f26:	68bb      	ldr	r3, [r7, #8]
34016f28:	681b      	ldr	r3, [r3, #0]
34016f2a:	2b00      	cmp	r3, #0
34016f2c:	d010      	beq.n	34016f50 <HAL_XSPI_Command+0x3c>
34016f2e:	68bb      	ldr	r3, [r7, #8]
34016f30:	681b      	ldr	r3, [r3, #0]
34016f32:	2b01      	cmp	r3, #1
34016f34:	d00c      	beq.n	34016f50 <HAL_XSPI_Command+0x3c>
34016f36:	68bb      	ldr	r3, [r7, #8]
34016f38:	681b      	ldr	r3, [r3, #0]
34016f3a:	2b02      	cmp	r3, #2
34016f3c:	d008      	beq.n	34016f50 <HAL_XSPI_Command+0x3c>
34016f3e:	68bb      	ldr	r3, [r7, #8]
34016f40:	681b      	ldr	r3, [r3, #0]
34016f42:	2b03      	cmp	r3, #3
34016f44:	d004      	beq.n	34016f50 <HAL_XSPI_Command+0x3c>
34016f46:	f240 313e 	movw	r1, #830	@ 0x33e
34016f4a:	4887      	ldr	r0, [pc, #540]	@ (34017168 <HAL_XSPI_Command+0x254>)
34016f4c:	f7ea fef4 	bl	34001d38 <assert_failed>
  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
34016f50:	68fb      	ldr	r3, [r7, #12]
34016f52:	689b      	ldr	r3, [r3, #8]
34016f54:	2b00      	cmp	r3, #0
34016f56:	d120      	bne.n	34016f9a <HAL_XSPI_Command+0x86>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
34016f58:	68bb      	ldr	r3, [r7, #8]
34016f5a:	685b      	ldr	r3, [r3, #4]
34016f5c:	2b00      	cmp	r3, #0
34016f5e:	d01c      	beq.n	34016f9a <HAL_XSPI_Command+0x86>
34016f60:	68bb      	ldr	r3, [r7, #8]
34016f62:	685b      	ldr	r3, [r3, #4]
34016f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34016f68:	d017      	beq.n	34016f9a <HAL_XSPI_Command+0x86>
34016f6a:	68bb      	ldr	r3, [r7, #8]
34016f6c:	685b      	ldr	r3, [r3, #4]
34016f6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
34016f72:	d012      	beq.n	34016f9a <HAL_XSPI_Command+0x86>
34016f74:	68bb      	ldr	r3, [r7, #8]
34016f76:	685b      	ldr	r3, [r3, #4]
34016f78:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
34016f7c:	d00d      	beq.n	34016f9a <HAL_XSPI_Command+0x86>
34016f7e:	68bb      	ldr	r3, [r7, #8]
34016f80:	685b      	ldr	r3, [r3, #4]
34016f82:	2b00      	cmp	r3, #0
34016f84:	d009      	beq.n	34016f9a <HAL_XSPI_Command+0x86>
34016f86:	68bb      	ldr	r3, [r7, #8]
34016f88:	685b      	ldr	r3, [r3, #4]
34016f8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
34016f8e:	d004      	beq.n	34016f9a <HAL_XSPI_Command+0x86>
34016f90:	f240 3141 	movw	r1, #833	@ 0x341
34016f94:	4874      	ldr	r0, [pc, #464]	@ (34017168 <HAL_XSPI_Command+0x254>)
34016f96:	f7ea fecf 	bl	34001d38 <assert_failed>
  }

  assert_param(IS_XSPI_INSTRUCTION_MODE(pCmd->InstructionMode));
34016f9a:	68bb      	ldr	r3, [r7, #8]
34016f9c:	68db      	ldr	r3, [r3, #12]
34016f9e:	2b00      	cmp	r3, #0
34016fa0:	d014      	beq.n	34016fcc <HAL_XSPI_Command+0xb8>
34016fa2:	68bb      	ldr	r3, [r7, #8]
34016fa4:	68db      	ldr	r3, [r3, #12]
34016fa6:	2b01      	cmp	r3, #1
34016fa8:	d010      	beq.n	34016fcc <HAL_XSPI_Command+0xb8>
34016faa:	68bb      	ldr	r3, [r7, #8]
34016fac:	68db      	ldr	r3, [r3, #12]
34016fae:	2b02      	cmp	r3, #2
34016fb0:	d00c      	beq.n	34016fcc <HAL_XSPI_Command+0xb8>
34016fb2:	68bb      	ldr	r3, [r7, #8]
34016fb4:	68db      	ldr	r3, [r3, #12]
34016fb6:	2b03      	cmp	r3, #3
34016fb8:	d008      	beq.n	34016fcc <HAL_XSPI_Command+0xb8>
34016fba:	68bb      	ldr	r3, [r7, #8]
34016fbc:	68db      	ldr	r3, [r3, #12]
34016fbe:	2b04      	cmp	r3, #4
34016fc0:	d004      	beq.n	34016fcc <HAL_XSPI_Command+0xb8>
34016fc2:	f44f 7151 	mov.w	r1, #836	@ 0x344
34016fc6:	4868      	ldr	r0, [pc, #416]	@ (34017168 <HAL_XSPI_Command+0x254>)
34016fc8:	f7ea feb6 	bl	34001d38 <assert_failed>
  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
34016fcc:	68bb      	ldr	r3, [r7, #8]
34016fce:	68db      	ldr	r3, [r3, #12]
34016fd0:	2b00      	cmp	r3, #0
34016fd2:	d021      	beq.n	34017018 <HAL_XSPI_Command+0x104>
  {
    assert_param(IS_XSPI_INSTRUCTION_WIDTH(pCmd->InstructionWidth));
34016fd4:	68bb      	ldr	r3, [r7, #8]
34016fd6:	691b      	ldr	r3, [r3, #16]
34016fd8:	2b00      	cmp	r3, #0
34016fda:	d010      	beq.n	34016ffe <HAL_XSPI_Command+0xea>
34016fdc:	68bb      	ldr	r3, [r7, #8]
34016fde:	691b      	ldr	r3, [r3, #16]
34016fe0:	2b10      	cmp	r3, #16
34016fe2:	d00c      	beq.n	34016ffe <HAL_XSPI_Command+0xea>
34016fe4:	68bb      	ldr	r3, [r7, #8]
34016fe6:	691b      	ldr	r3, [r3, #16]
34016fe8:	2b20      	cmp	r3, #32
34016fea:	d008      	beq.n	34016ffe <HAL_XSPI_Command+0xea>
34016fec:	68bb      	ldr	r3, [r7, #8]
34016fee:	691b      	ldr	r3, [r3, #16]
34016ff0:	2b30      	cmp	r3, #48	@ 0x30
34016ff2:	d004      	beq.n	34016ffe <HAL_XSPI_Command+0xea>
34016ff4:	f240 3147 	movw	r1, #839	@ 0x347
34016ff8:	485b      	ldr	r0, [pc, #364]	@ (34017168 <HAL_XSPI_Command+0x254>)
34016ffa:	f7ea fe9d 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_INSTRUCTION_DTR_MODE(pCmd->InstructionDTRMode));
34016ffe:	68bb      	ldr	r3, [r7, #8]
34017000:	695b      	ldr	r3, [r3, #20]
34017002:	2b00      	cmp	r3, #0
34017004:	d008      	beq.n	34017018 <HAL_XSPI_Command+0x104>
34017006:	68bb      	ldr	r3, [r7, #8]
34017008:	695b      	ldr	r3, [r3, #20]
3401700a:	2b08      	cmp	r3, #8
3401700c:	d004      	beq.n	34017018 <HAL_XSPI_Command+0x104>
3401700e:	f44f 7152 	mov.w	r1, #840	@ 0x348
34017012:	4855      	ldr	r0, [pc, #340]	@ (34017168 <HAL_XSPI_Command+0x254>)
34017014:	f7ea fe90 	bl	34001d38 <assert_failed>
  }

  assert_param(IS_XSPI_ADDRESS_MODE(pCmd->AddressMode));
34017018:	68bb      	ldr	r3, [r7, #8]
3401701a:	69db      	ldr	r3, [r3, #28]
3401701c:	2b00      	cmp	r3, #0
3401701e:	d018      	beq.n	34017052 <HAL_XSPI_Command+0x13e>
34017020:	68bb      	ldr	r3, [r7, #8]
34017022:	69db      	ldr	r3, [r3, #28]
34017024:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34017028:	d013      	beq.n	34017052 <HAL_XSPI_Command+0x13e>
3401702a:	68bb      	ldr	r3, [r7, #8]
3401702c:	69db      	ldr	r3, [r3, #28]
3401702e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34017032:	d00e      	beq.n	34017052 <HAL_XSPI_Command+0x13e>
34017034:	68bb      	ldr	r3, [r7, #8]
34017036:	69db      	ldr	r3, [r3, #28]
34017038:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3401703c:	d009      	beq.n	34017052 <HAL_XSPI_Command+0x13e>
3401703e:	68bb      	ldr	r3, [r7, #8]
34017040:	69db      	ldr	r3, [r3, #28]
34017042:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34017046:	d004      	beq.n	34017052 <HAL_XSPI_Command+0x13e>
34017048:	f240 314b 	movw	r1, #843	@ 0x34b
3401704c:	4846      	ldr	r0, [pc, #280]	@ (34017168 <HAL_XSPI_Command+0x254>)
3401704e:	f7ea fe73 	bl	34001d38 <assert_failed>
  if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
34017052:	68bb      	ldr	r3, [r7, #8]
34017054:	69db      	ldr	r3, [r3, #28]
34017056:	2b00      	cmp	r3, #0
34017058:	d025      	beq.n	340170a6 <HAL_XSPI_Command+0x192>
  {
    assert_param(IS_XSPI_ADDRESS_WIDTH(pCmd->AddressWidth));
3401705a:	68bb      	ldr	r3, [r7, #8]
3401705c:	6a1b      	ldr	r3, [r3, #32]
3401705e:	2b00      	cmp	r3, #0
34017060:	d013      	beq.n	3401708a <HAL_XSPI_Command+0x176>
34017062:	68bb      	ldr	r3, [r7, #8]
34017064:	6a1b      	ldr	r3, [r3, #32]
34017066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3401706a:	d00e      	beq.n	3401708a <HAL_XSPI_Command+0x176>
3401706c:	68bb      	ldr	r3, [r7, #8]
3401706e:	6a1b      	ldr	r3, [r3, #32]
34017070:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34017074:	d009      	beq.n	3401708a <HAL_XSPI_Command+0x176>
34017076:	68bb      	ldr	r3, [r7, #8]
34017078:	6a1b      	ldr	r3, [r3, #32]
3401707a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
3401707e:	d004      	beq.n	3401708a <HAL_XSPI_Command+0x176>
34017080:	f240 314e 	movw	r1, #846	@ 0x34e
34017084:	4838      	ldr	r0, [pc, #224]	@ (34017168 <HAL_XSPI_Command+0x254>)
34017086:	f7ea fe57 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_ADDRESS_DTR_MODE(pCmd->AddressDTRMode));
3401708a:	68bb      	ldr	r3, [r7, #8]
3401708c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401708e:	2b00      	cmp	r3, #0
34017090:	d009      	beq.n	340170a6 <HAL_XSPI_Command+0x192>
34017092:	68bb      	ldr	r3, [r7, #8]
34017094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34017096:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
3401709a:	d004      	beq.n	340170a6 <HAL_XSPI_Command+0x192>
3401709c:	f240 314f 	movw	r1, #847	@ 0x34f
340170a0:	4831      	ldr	r0, [pc, #196]	@ (34017168 <HAL_XSPI_Command+0x254>)
340170a2:	f7ea fe49 	bl	34001d38 <assert_failed>
  }

  assert_param(IS_XSPI_ALT_BYTES_MODE(pCmd->AlternateBytesMode));
340170a6:	68bb      	ldr	r3, [r7, #8]
340170a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340170aa:	2b00      	cmp	r3, #0
340170ac:	d018      	beq.n	340170e0 <HAL_XSPI_Command+0x1cc>
340170ae:	68bb      	ldr	r3, [r7, #8]
340170b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340170b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
340170b6:	d013      	beq.n	340170e0 <HAL_XSPI_Command+0x1cc>
340170b8:	68bb      	ldr	r3, [r7, #8]
340170ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340170bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
340170c0:	d00e      	beq.n	340170e0 <HAL_XSPI_Command+0x1cc>
340170c2:	68bb      	ldr	r3, [r7, #8]
340170c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340170c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
340170ca:	d009      	beq.n	340170e0 <HAL_XSPI_Command+0x1cc>
340170cc:	68bb      	ldr	r3, [r7, #8]
340170ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340170d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
340170d4:	d004      	beq.n	340170e0 <HAL_XSPI_Command+0x1cc>
340170d6:	f240 3152 	movw	r1, #850	@ 0x352
340170da:	4823      	ldr	r0, [pc, #140]	@ (34017168 <HAL_XSPI_Command+0x254>)
340170dc:	f7ea fe2c 	bl	34001d38 <assert_failed>
  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
340170e0:	68bb      	ldr	r3, [r7, #8]
340170e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340170e4:	2b00      	cmp	r3, #0
340170e6:	d025      	beq.n	34017134 <HAL_XSPI_Command+0x220>
  {
    assert_param(IS_XSPI_ALT_BYTES_WIDTH(pCmd->AlternateBytesWidth));
340170e8:	68bb      	ldr	r3, [r7, #8]
340170ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
340170ec:	2b00      	cmp	r3, #0
340170ee:	d013      	beq.n	34017118 <HAL_XSPI_Command+0x204>
340170f0:	68bb      	ldr	r3, [r7, #8]
340170f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
340170f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
340170f8:	d00e      	beq.n	34017118 <HAL_XSPI_Command+0x204>
340170fa:	68bb      	ldr	r3, [r7, #8]
340170fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
340170fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34017102:	d009      	beq.n	34017118 <HAL_XSPI_Command+0x204>
34017104:	68bb      	ldr	r3, [r7, #8]
34017106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34017108:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3401710c:	d004      	beq.n	34017118 <HAL_XSPI_Command+0x204>
3401710e:	f240 3155 	movw	r1, #853	@ 0x355
34017112:	4815      	ldr	r0, [pc, #84]	@ (34017168 <HAL_XSPI_Command+0x254>)
34017114:	f7ea fe10 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
34017118:	68bb      	ldr	r3, [r7, #8]
3401711a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3401711c:	2b00      	cmp	r3, #0
3401711e:	d009      	beq.n	34017134 <HAL_XSPI_Command+0x220>
34017120:	68bb      	ldr	r3, [r7, #8]
34017122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34017124:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
34017128:	d004      	beq.n	34017134 <HAL_XSPI_Command+0x220>
3401712a:	f240 3156 	movw	r1, #854	@ 0x356
3401712e:	480e      	ldr	r0, [pc, #56]	@ (34017168 <HAL_XSPI_Command+0x254>)
34017130:	f7ea fe02 	bl	34001d38 <assert_failed>
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));
34017134:	68fb      	ldr	r3, [r7, #12]
34017136:	68db      	ldr	r3, [r3, #12]
34017138:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3401713c:	d116      	bne.n	3401716c <HAL_XSPI_Command+0x258>
3401713e:	68bb      	ldr	r3, [r7, #8]
34017140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017142:	2b00      	cmp	r3, #0
34017144:	d009      	beq.n	3401715a <HAL_XSPI_Command+0x246>
34017146:	68bb      	ldr	r3, [r7, #8]
34017148:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3401714a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3401714e:	d004      	beq.n	3401715a <HAL_XSPI_Command+0x246>
34017150:	68bb      	ldr	r3, [r7, #8]
34017152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017154:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
34017158:	d101      	bne.n	3401715e <HAL_XSPI_Command+0x24a>
3401715a:	2301      	movs	r3, #1
3401715c:	e000      	b.n	34017160 <HAL_XSPI_Command+0x24c>
3401715e:	2300      	movs	r3, #0
34017160:	f003 0301 	and.w	r3, r3, #1
34017164:	b2db      	uxtb	r3, r3
34017166:	e024      	b.n	340171b2 <HAL_XSPI_Command+0x29e>
34017168:	3401eba4 	.word	0x3401eba4
3401716c:	68bb      	ldr	r3, [r7, #8]
3401716e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017170:	2b00      	cmp	r3, #0
34017172:	d018      	beq.n	340171a6 <HAL_XSPI_Command+0x292>
34017174:	68bb      	ldr	r3, [r7, #8]
34017176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017178:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3401717c:	d013      	beq.n	340171a6 <HAL_XSPI_Command+0x292>
3401717e:	68bb      	ldr	r3, [r7, #8]
34017180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017182:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34017186:	d00e      	beq.n	340171a6 <HAL_XSPI_Command+0x292>
34017188:	68bb      	ldr	r3, [r7, #8]
3401718a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3401718c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34017190:	d009      	beq.n	340171a6 <HAL_XSPI_Command+0x292>
34017192:	68bb      	ldr	r3, [r7, #8]
34017194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017196:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3401719a:	d004      	beq.n	340171a6 <HAL_XSPI_Command+0x292>
3401719c:	68bb      	ldr	r3, [r7, #8]
3401719e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
340171a0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
340171a4:	d101      	bne.n	340171aa <HAL_XSPI_Command+0x296>
340171a6:	2301      	movs	r3, #1
340171a8:	e000      	b.n	340171ac <HAL_XSPI_Command+0x298>
340171aa:	2300      	movs	r3, #0
340171ac:	f003 0301 	and.w	r3, r3, #1
340171b0:	b2db      	uxtb	r3, r3
340171b2:	2b00      	cmp	r3, #0
340171b4:	d104      	bne.n	340171c0 <HAL_XSPI_Command+0x2ac>
340171b6:	f240 3159 	movw	r1, #857	@ 0x359
340171ba:	485e      	ldr	r0, [pc, #376]	@ (34017334 <HAL_XSPI_Command+0x420>)
340171bc:	f7ea fdbc 	bl	34001d38 <assert_failed>

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
340171c0:	68bb      	ldr	r3, [r7, #8]
340171c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
340171c4:	2b00      	cmp	r3, #0
340171c6:	d023      	beq.n	34017210 <HAL_XSPI_Command+0x2fc>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
340171c8:	68bb      	ldr	r3, [r7, #8]
340171ca:	681b      	ldr	r3, [r3, #0]
340171cc:	2b00      	cmp	r3, #0
340171ce:	d108      	bne.n	340171e2 <HAL_XSPI_Command+0x2ce>
    {
      assert_param(IS_XSPI_DATA_LENGTH(pCmd->DataLength));
340171d0:	68bb      	ldr	r3, [r7, #8]
340171d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
340171d4:	2b00      	cmp	r3, #0
340171d6:	d104      	bne.n	340171e2 <HAL_XSPI_Command+0x2ce>
340171d8:	f240 315f 	movw	r1, #863	@ 0x35f
340171dc:	4855      	ldr	r0, [pc, #340]	@ (34017334 <HAL_XSPI_Command+0x420>)
340171de:	f7ea fdab 	bl	34001d38 <assert_failed>
    }
    assert_param(IS_XSPI_DATA_DTR_MODE(pCmd->DataDTRMode));
340171e2:	68bb      	ldr	r3, [r7, #8]
340171e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
340171e6:	2b00      	cmp	r3, #0
340171e8:	d009      	beq.n	340171fe <HAL_XSPI_Command+0x2ea>
340171ea:	68bb      	ldr	r3, [r7, #8]
340171ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
340171ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
340171f2:	d004      	beq.n	340171fe <HAL_XSPI_Command+0x2ea>
340171f4:	f240 3161 	movw	r1, #865	@ 0x361
340171f8:	484e      	ldr	r0, [pc, #312]	@ (34017334 <HAL_XSPI_Command+0x420>)
340171fa:	f7ea fd9d 	bl	34001d38 <assert_failed>
    assert_param(IS_XSPI_DUMMY_CYCLES(pCmd->DummyCycles));
340171fe:	68bb      	ldr	r3, [r7, #8]
34017200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34017202:	2b1f      	cmp	r3, #31
34017204:	d904      	bls.n	34017210 <HAL_XSPI_Command+0x2fc>
34017206:	f240 3162 	movw	r1, #866	@ 0x362
3401720a:	484a      	ldr	r0, [pc, #296]	@ (34017334 <HAL_XSPI_Command+0x420>)
3401720c:	f7ea fd94 	bl	34001d38 <assert_failed>
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));
34017210:	68bb      	ldr	r3, [r7, #8]
34017212:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34017214:	2b00      	cmp	r3, #0
34017216:	d009      	beq.n	3401722c <HAL_XSPI_Command+0x318>
34017218:	68bb      	ldr	r3, [r7, #8]
3401721a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3401721c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34017220:	d004      	beq.n	3401722c <HAL_XSPI_Command+0x318>
34017222:	f240 3165 	movw	r1, #869	@ 0x365
34017226:	4843      	ldr	r0, [pc, #268]	@ (34017334 <HAL_XSPI_Command+0x420>)
34017228:	f7ea fd86 	bl	34001d38 <assert_failed>

  /* Check the state of the driver */
  state = hxspi->State;
3401722c:	68fb      	ldr	r3, [r7, #12]
3401722e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34017230:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
34017232:	697b      	ldr	r3, [r7, #20]
34017234:	2b02      	cmp	r3, #2
34017236:	d104      	bne.n	34017242 <HAL_XSPI_Command+0x32e>
34017238:	68fb      	ldr	r3, [r7, #12]
3401723a:	68db      	ldr	r3, [r3, #12]
3401723c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34017240:	d115      	bne.n	3401726e <HAL_XSPI_Command+0x35a>
34017242:	697b      	ldr	r3, [r7, #20]
34017244:	2b14      	cmp	r3, #20
34017246:	d107      	bne.n	34017258 <HAL_XSPI_Command+0x344>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
34017248:	68bb      	ldr	r3, [r7, #8]
3401724a:	681b      	ldr	r3, [r3, #0]
3401724c:	2b02      	cmp	r3, #2
3401724e:	d00e      	beq.n	3401726e <HAL_XSPI_Command+0x35a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
34017250:	68bb      	ldr	r3, [r7, #8]
34017252:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
34017254:	2b03      	cmp	r3, #3
34017256:	d00a      	beq.n	3401726e <HAL_XSPI_Command+0x35a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
34017258:	697b      	ldr	r3, [r7, #20]
3401725a:	2b24      	cmp	r3, #36	@ 0x24
3401725c:	d15e      	bne.n	3401731c <HAL_XSPI_Command+0x408>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
3401725e:	68bb      	ldr	r3, [r7, #8]
34017260:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
34017262:	2b01      	cmp	r3, #1
34017264:	d003      	beq.n	3401726e <HAL_XSPI_Command+0x35a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
34017266:	68bb      	ldr	r3, [r7, #8]
34017268:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
3401726a:	2b03      	cmp	r3, #3
3401726c:	d156      	bne.n	3401731c <HAL_XSPI_Command+0x408>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3401726e:	687b      	ldr	r3, [r7, #4]
34017270:	9300      	str	r3, [sp, #0]
34017272:	69bb      	ldr	r3, [r7, #24]
34017274:	2200      	movs	r2, #0
34017276:	2120      	movs	r1, #32
34017278:	68f8      	ldr	r0, [r7, #12]
3401727a:	f000 fb1e 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
3401727e:	4603      	mov	r3, r0
34017280:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
34017282:	7ffb      	ldrb	r3, [r7, #31]
34017284:	2b00      	cmp	r3, #0
34017286:	d146      	bne.n	34017316 <HAL_XSPI_Command+0x402>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
34017288:	68fb      	ldr	r3, [r7, #12]
3401728a:	2200      	movs	r2, #0
3401728c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
3401728e:	68b9      	ldr	r1, [r7, #8]
34017290:	68f8      	ldr	r0, [r7, #12]
34017292:	f000 fb49 	bl	34017928 <XSPI_ConfigCmd>
34017296:	4603      	mov	r3, r0
34017298:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
3401729a:	7ffb      	ldrb	r3, [r7, #31]
3401729c:	2b00      	cmp	r3, #0
3401729e:	d143      	bne.n	34017328 <HAL_XSPI_Command+0x414>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
340172a0:	68bb      	ldr	r3, [r7, #8]
340172a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
340172a4:	2b00      	cmp	r3, #0
340172a6:	d10e      	bne.n	340172c6 <HAL_XSPI_Command+0x3b2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
340172a8:	687b      	ldr	r3, [r7, #4]
340172aa:	9300      	str	r3, [sp, #0]
340172ac:	69bb      	ldr	r3, [r7, #24]
340172ae:	2200      	movs	r2, #0
340172b0:	2120      	movs	r1, #32
340172b2:	68f8      	ldr	r0, [r7, #12]
340172b4:	f000 fb01 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
340172b8:	4603      	mov	r3, r0
340172ba:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
340172bc:	68fb      	ldr	r3, [r7, #12]
340172be:	681b      	ldr	r3, [r3, #0]
340172c0:	2202      	movs	r2, #2
340172c2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
340172c4:	e030      	b.n	34017328 <HAL_XSPI_Command+0x414>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
340172c6:	68bb      	ldr	r3, [r7, #8]
340172c8:	681b      	ldr	r3, [r3, #0]
340172ca:	2b00      	cmp	r3, #0
340172cc:	d103      	bne.n	340172d6 <HAL_XSPI_Command+0x3c2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
340172ce:	68fb      	ldr	r3, [r7, #12]
340172d0:	2204      	movs	r2, #4
340172d2:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
340172d4:	e028      	b.n	34017328 <HAL_XSPI_Command+0x414>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
340172d6:	68bb      	ldr	r3, [r7, #8]
340172d8:	681b      	ldr	r3, [r3, #0]
340172da:	2b01      	cmp	r3, #1
340172dc:	d10b      	bne.n	340172f6 <HAL_XSPI_Command+0x3e2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
340172de:	68fb      	ldr	r3, [r7, #12]
340172e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
340172e2:	2b24      	cmp	r3, #36	@ 0x24
340172e4:	d103      	bne.n	340172ee <HAL_XSPI_Command+0x3da>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
340172e6:	68fb      	ldr	r3, [r7, #12]
340172e8:	2204      	movs	r2, #4
340172ea:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
340172ec:	e01c      	b.n	34017328 <HAL_XSPI_Command+0x414>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
340172ee:	68fb      	ldr	r3, [r7, #12]
340172f0:	2214      	movs	r2, #20
340172f2:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
340172f4:	e018      	b.n	34017328 <HAL_XSPI_Command+0x414>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
340172f6:	68bb      	ldr	r3, [r7, #8]
340172f8:	681b      	ldr	r3, [r3, #0]
340172fa:	2b02      	cmp	r3, #2
340172fc:	d114      	bne.n	34017328 <HAL_XSPI_Command+0x414>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
340172fe:	68fb      	ldr	r3, [r7, #12]
34017300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34017302:	2b14      	cmp	r3, #20
34017304:	d103      	bne.n	3401730e <HAL_XSPI_Command+0x3fa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
34017306:	68fb      	ldr	r3, [r7, #12]
34017308:	2204      	movs	r2, #4
3401730a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3401730c:	e00c      	b.n	34017328 <HAL_XSPI_Command+0x414>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
3401730e:	68fb      	ldr	r3, [r7, #12]
34017310:	2224      	movs	r2, #36	@ 0x24
34017312:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
34017314:	e008      	b.n	34017328 <HAL_XSPI_Command+0x414>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
34017316:	2302      	movs	r3, #2
34017318:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
3401731a:	e005      	b.n	34017328 <HAL_XSPI_Command+0x414>
    }
  }
  else
  {
    status = HAL_ERROR;
3401731c:	2301      	movs	r3, #1
3401731e:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
34017320:	68fb      	ldr	r3, [r7, #12]
34017322:	2210      	movs	r2, #16
34017324:	65da      	str	r2, [r3, #92]	@ 0x5c
34017326:	e000      	b.n	3401732a <HAL_XSPI_Command+0x416>
    if (status == HAL_OK)
34017328:	bf00      	nop
  }

  return status;
3401732a:	7ffb      	ldrb	r3, [r7, #31]
}
3401732c:	4618      	mov	r0, r3
3401732e:	3720      	adds	r7, #32
34017330:	46bd      	mov	sp, r7
34017332:	bd80      	pop	{r7, pc}
34017334:	3401eba4 	.word	0x3401eba4

34017338 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
34017338:	b580      	push	{r7, lr}
3401733a:	b08a      	sub	sp, #40	@ 0x28
3401733c:	af02      	add	r7, sp, #8
3401733e:	60f8      	str	r0, [r7, #12]
34017340:	60b9      	str	r1, [r7, #8]
34017342:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
34017344:	f7ec fd1a 	bl	34003d7c <HAL_GetTick>
34017348:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3401734a:	68fb      	ldr	r3, [r7, #12]
3401734c:	681b      	ldr	r3, [r3, #0]
3401734e:	3350      	adds	r3, #80	@ 0x50
34017350:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
34017352:	68bb      	ldr	r3, [r7, #8]
34017354:	2b00      	cmp	r3, #0
34017356:	d105      	bne.n	34017364 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
34017358:	2301      	movs	r3, #1
3401735a:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3401735c:	68fb      	ldr	r3, [r7, #12]
3401735e:	2208      	movs	r2, #8
34017360:	65da      	str	r2, [r3, #92]	@ 0x5c
34017362:	e057      	b.n	34017414 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
34017364:	68fb      	ldr	r3, [r7, #12]
34017366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34017368:	2b04      	cmp	r3, #4
3401736a:	d14e      	bne.n	3401740a <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3401736c:	68fb      	ldr	r3, [r7, #12]
3401736e:	681b      	ldr	r3, [r3, #0]
34017370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34017372:	1c5a      	adds	r2, r3, #1
34017374:	68fb      	ldr	r3, [r7, #12]
34017376:	64da      	str	r2, [r3, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
34017378:	68fb      	ldr	r3, [r7, #12]
3401737a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3401737c:	68fb      	ldr	r3, [r7, #12]
3401737e:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->pBuffPtr  = (uint8_t *)pData;
34017380:	68fb      	ldr	r3, [r7, #12]
34017382:	68ba      	ldr	r2, [r7, #8]
34017384:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
34017386:	68fb      	ldr	r3, [r7, #12]
34017388:	681b      	ldr	r3, [r3, #0]
3401738a:	681a      	ldr	r2, [r3, #0]
3401738c:	68fb      	ldr	r3, [r7, #12]
3401738e:	681b      	ldr	r3, [r3, #0]
34017390:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
34017394:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
34017396:	687b      	ldr	r3, [r7, #4]
34017398:	9300      	str	r3, [sp, #0]
3401739a:	69bb      	ldr	r3, [r7, #24]
3401739c:	2201      	movs	r2, #1
3401739e:	2104      	movs	r1, #4
340173a0:	68f8      	ldr	r0, [r7, #12]
340173a2:	f000 fa8a 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
340173a6:	4603      	mov	r3, r0
340173a8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
340173aa:	7ffb      	ldrb	r3, [r7, #31]
340173ac:	2b00      	cmp	r3, #0
340173ae:	d113      	bne.n	340173d8 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
340173b0:	68fb      	ldr	r3, [r7, #12]
340173b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340173b4:	781a      	ldrb	r2, [r3, #0]
340173b6:	697b      	ldr	r3, [r7, #20]
340173b8:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
340173ba:	68fb      	ldr	r3, [r7, #12]
340173bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340173be:	1c5a      	adds	r2, r3, #1
340173c0:	68fb      	ldr	r3, [r7, #12]
340173c2:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
340173c4:	68fb      	ldr	r3, [r7, #12]
340173c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
340173c8:	1e5a      	subs	r2, r3, #1
340173ca:	68fb      	ldr	r3, [r7, #12]
340173cc:	64da      	str	r2, [r3, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
340173ce:	68fb      	ldr	r3, [r7, #12]
340173d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
340173d2:	2b00      	cmp	r3, #0
340173d4:	d1df      	bne.n	34017396 <HAL_XSPI_Transmit+0x5e>
340173d6:	e000      	b.n	340173da <HAL_XSPI_Transmit+0xa2>
          break;
340173d8:	bf00      	nop

      if (status == HAL_OK)
340173da:	7ffb      	ldrb	r3, [r7, #31]
340173dc:	2b00      	cmp	r3, #0
340173de:	d119      	bne.n	34017414 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
340173e0:	687b      	ldr	r3, [r7, #4]
340173e2:	9300      	str	r3, [sp, #0]
340173e4:	69bb      	ldr	r3, [r7, #24]
340173e6:	2201      	movs	r2, #1
340173e8:	2102      	movs	r1, #2
340173ea:	68f8      	ldr	r0, [r7, #12]
340173ec:	f000 fa65 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
340173f0:	4603      	mov	r3, r0
340173f2:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
340173f4:	7ffb      	ldrb	r3, [r7, #31]
340173f6:	2b00      	cmp	r3, #0
340173f8:	d10c      	bne.n	34017414 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
340173fa:	68fb      	ldr	r3, [r7, #12]
340173fc:	681b      	ldr	r3, [r3, #0]
340173fe:	2202      	movs	r2, #2
34017400:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
34017402:	68fb      	ldr	r3, [r7, #12]
34017404:	2202      	movs	r2, #2
34017406:	659a      	str	r2, [r3, #88]	@ 0x58
34017408:	e004      	b.n	34017414 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
3401740a:	2301      	movs	r3, #1
3401740c:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3401740e:	68fb      	ldr	r3, [r7, #12]
34017410:	2210      	movs	r2, #16
34017412:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
34017414:	7ffb      	ldrb	r3, [r7, #31]
}
34017416:	4618      	mov	r0, r3
34017418:	3720      	adds	r7, #32
3401741a:	46bd      	mov	sp, r7
3401741c:	bd80      	pop	{r7, pc}

3401741e <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *pData, uint32_t Timeout)
{
3401741e:	b580      	push	{r7, lr}
34017420:	b08c      	sub	sp, #48	@ 0x30
34017422:	af02      	add	r7, sp, #8
34017424:	60f8      	str	r0, [r7, #12]
34017426:	60b9      	str	r1, [r7, #8]
34017428:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3401742a:	f7ec fca7 	bl	34003d7c <HAL_GetTick>
3401742e:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
34017430:	68fb      	ldr	r3, [r7, #12]
34017432:	681b      	ldr	r3, [r3, #0]
34017434:	3350      	adds	r3, #80	@ 0x50
34017436:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
34017438:	68fb      	ldr	r3, [r7, #12]
3401743a:	681b      	ldr	r3, [r3, #0]
3401743c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3401743e:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
34017440:	68fb      	ldr	r3, [r7, #12]
34017442:	681b      	ldr	r3, [r3, #0]
34017444:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34017448:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
3401744a:	68bb      	ldr	r3, [r7, #8]
3401744c:	2b00      	cmp	r3, #0
3401744e:	d106      	bne.n	3401745e <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
34017450:	2301      	movs	r3, #1
34017452:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
34017456:	68fb      	ldr	r3, [r7, #12]
34017458:	2208      	movs	r2, #8
3401745a:	65da      	str	r2, [r3, #92]	@ 0x5c
3401745c:	e07c      	b.n	34017558 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3401745e:	68fb      	ldr	r3, [r7, #12]
34017460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34017462:	2b04      	cmp	r3, #4
34017464:	d172      	bne.n	3401754c <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
34017466:	68fb      	ldr	r3, [r7, #12]
34017468:	681b      	ldr	r3, [r3, #0]
3401746a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3401746c:	1c5a      	adds	r2, r3, #1
3401746e:	68fb      	ldr	r3, [r7, #12]
34017470:	64da      	str	r2, [r3, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
34017472:	68fb      	ldr	r3, [r7, #12]
34017474:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
34017476:	68fb      	ldr	r3, [r7, #12]
34017478:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->pBuffPtr  = pData;
3401747a:	68fb      	ldr	r3, [r7, #12]
3401747c:	68ba      	ldr	r2, [r7, #8]
3401747e:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
34017480:	68fb      	ldr	r3, [r7, #12]
34017482:	681b      	ldr	r3, [r3, #0]
34017484:	681b      	ldr	r3, [r3, #0]
34017486:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
3401748a:	68fb      	ldr	r3, [r7, #12]
3401748c:	681b      	ldr	r3, [r3, #0]
3401748e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
34017492:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
34017494:	68fb      	ldr	r3, [r7, #12]
34017496:	68db      	ldr	r3, [r3, #12]
34017498:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3401749c:	d104      	bne.n	340174a8 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
3401749e:	68fb      	ldr	r3, [r7, #12]
340174a0:	681b      	ldr	r3, [r3, #0]
340174a2:	69ba      	ldr	r2, [r7, #24]
340174a4:	649a      	str	r2, [r3, #72]	@ 0x48
340174a6:	e011      	b.n	340174cc <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
340174a8:	68fb      	ldr	r3, [r7, #12]
340174aa:	681b      	ldr	r3, [r3, #0]
340174ac:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
340174b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
340174b4:	2b00      	cmp	r3, #0
340174b6:	d004      	beq.n	340174c2 <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
340174b8:	68fb      	ldr	r3, [r7, #12]
340174ba:	681b      	ldr	r3, [r3, #0]
340174bc:	69ba      	ldr	r2, [r7, #24]
340174be:	649a      	str	r2, [r3, #72]	@ 0x48
340174c0:	e004      	b.n	340174cc <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
340174c2:	68fb      	ldr	r3, [r7, #12]
340174c4:	681b      	ldr	r3, [r3, #0]
340174c6:	697a      	ldr	r2, [r7, #20]
340174c8:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
340174cc:	687b      	ldr	r3, [r7, #4]
340174ce:	9300      	str	r3, [sp, #0]
340174d0:	6a3b      	ldr	r3, [r7, #32]
340174d2:	2201      	movs	r2, #1
340174d4:	2106      	movs	r1, #6
340174d6:	68f8      	ldr	r0, [r7, #12]
340174d8:	f000 f9ef 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
340174dc:	4603      	mov	r3, r0
340174de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
340174e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
340174e6:	2b00      	cmp	r3, #0
340174e8:	d114      	bne.n	34017514 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
340174ea:	68fb      	ldr	r3, [r7, #12]
340174ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340174ee:	69fa      	ldr	r2, [r7, #28]
340174f0:	7812      	ldrb	r2, [r2, #0]
340174f2:	b2d2      	uxtb	r2, r2
340174f4:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
340174f6:	68fb      	ldr	r3, [r7, #12]
340174f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340174fa:	1c5a      	adds	r2, r3, #1
340174fc:	68fb      	ldr	r3, [r7, #12]
340174fe:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
34017500:	68fb      	ldr	r3, [r7, #12]
34017502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34017504:	1e5a      	subs	r2, r3, #1
34017506:	68fb      	ldr	r3, [r7, #12]
34017508:	64da      	str	r2, [r3, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
3401750a:	68fb      	ldr	r3, [r7, #12]
3401750c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3401750e:	2b00      	cmp	r3, #0
34017510:	d1dc      	bne.n	340174cc <HAL_XSPI_Receive+0xae>
34017512:	e000      	b.n	34017516 <HAL_XSPI_Receive+0xf8>
          break;
34017514:	bf00      	nop

      if (status == HAL_OK)
34017516:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3401751a:	2b00      	cmp	r3, #0
3401751c:	d11c      	bne.n	34017558 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
3401751e:	687b      	ldr	r3, [r7, #4]
34017520:	9300      	str	r3, [sp, #0]
34017522:	6a3b      	ldr	r3, [r7, #32]
34017524:	2201      	movs	r2, #1
34017526:	2102      	movs	r1, #2
34017528:	68f8      	ldr	r0, [r7, #12]
3401752a:	f000 f9c6 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
3401752e:	4603      	mov	r3, r0
34017530:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
34017534:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
34017538:	2b00      	cmp	r3, #0
3401753a:	d10d      	bne.n	34017558 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3401753c:	68fb      	ldr	r3, [r7, #12]
3401753e:	681b      	ldr	r3, [r3, #0]
34017540:	2202      	movs	r2, #2
34017542:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
34017544:	68fb      	ldr	r3, [r7, #12]
34017546:	2202      	movs	r2, #2
34017548:	659a      	str	r2, [r3, #88]	@ 0x58
3401754a:	e005      	b.n	34017558 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
3401754c:	2301      	movs	r3, #1
3401754e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
34017552:	68fb      	ldr	r3, [r7, #12]
34017554:	2210      	movs	r2, #16
34017556:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
34017558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
3401755c:	4618      	mov	r0, r3
3401755e:	3728      	adds	r7, #40	@ 0x28
34017560:	46bd      	mov	sp, r7
34017562:	bd80      	pop	{r7, pc}

34017564 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, const XSPI_AutoPollingTypeDef *pCfg,
                                       uint32_t Timeout)
{
34017564:	b580      	push	{r7, lr}
34017566:	b08c      	sub	sp, #48	@ 0x30
34017568:	af02      	add	r7, sp, #8
3401756a:	60f8      	str	r0, [r7, #12]
3401756c:	60b9      	str	r1, [r7, #8]
3401756e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
34017570:	f7ec fc04 	bl	34003d7c <HAL_GetTick>
34017574:	6238      	str	r0, [r7, #32]
  uint32_t addr_reg = hxspi->Instance->AR;
34017576:	68fb      	ldr	r3, [r7, #12]
34017578:	681b      	ldr	r3, [r3, #0]
3401757a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3401757c:	61fb      	str	r3, [r7, #28]
  uint32_t ir_reg = hxspi->Instance->IR;
3401757e:	68fb      	ldr	r3, [r7, #12]
34017580:	681b      	ldr	r3, [r3, #0]
34017582:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34017586:	61bb      	str	r3, [r7, #24]
#ifdef USE_FULL_ASSERT
  uint32_t dlr_reg = hxspi->Instance->DLR;
34017588:	68fb      	ldr	r3, [r7, #12]
3401758a:	681b      	ldr	r3, [r3, #0]
3401758c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3401758e:	617b      	str	r3, [r7, #20]
#endif /* USE_FULL_ASSERT */

  /* Check the parameters of the autopolling configuration structure */
  assert_param(IS_XSPI_MATCH_MODE(pCfg->MatchMode));
34017590:	68bb      	ldr	r3, [r7, #8]
34017592:	689b      	ldr	r3, [r3, #8]
34017594:	2b00      	cmp	r3, #0
34017596:	d009      	beq.n	340175ac <HAL_XSPI_AutoPolling+0x48>
34017598:	68bb      	ldr	r3, [r7, #8]
3401759a:	689b      	ldr	r3, [r3, #8]
3401759c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
340175a0:	d004      	beq.n	340175ac <HAL_XSPI_AutoPolling+0x48>
340175a2:	f240 7134 	movw	r1, #1844	@ 0x734
340175a6:	4853      	ldr	r0, [pc, #332]	@ (340176f4 <HAL_XSPI_AutoPolling+0x190>)
340175a8:	f7ea fbc6 	bl	34001d38 <assert_failed>
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
340175ac:	68bb      	ldr	r3, [r7, #8]
340175ae:	68db      	ldr	r3, [r3, #12]
340175b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
340175b4:	d008      	beq.n	340175c8 <HAL_XSPI_AutoPolling+0x64>
340175b6:	68bb      	ldr	r3, [r7, #8]
340175b8:	68db      	ldr	r3, [r3, #12]
340175ba:	2b00      	cmp	r3, #0
340175bc:	d004      	beq.n	340175c8 <HAL_XSPI_AutoPolling+0x64>
340175be:	f240 7135 	movw	r1, #1845	@ 0x735
340175c2:	484c      	ldr	r0, [pc, #304]	@ (340176f4 <HAL_XSPI_AutoPolling+0x190>)
340175c4:	f7ea fbb8 	bl	34001d38 <assert_failed>
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
340175c8:	68bb      	ldr	r3, [r7, #8]
340175ca:	691b      	ldr	r3, [r3, #16]
340175cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
340175d0:	d304      	bcc.n	340175dc <HAL_XSPI_AutoPolling+0x78>
340175d2:	f240 7136 	movw	r1, #1846	@ 0x736
340175d6:	4847      	ldr	r0, [pc, #284]	@ (340176f4 <HAL_XSPI_AutoPolling+0x190>)
340175d8:	f7ea fbae 	bl	34001d38 <assert_failed>
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));
340175dc:	697b      	ldr	r3, [r7, #20]
340175de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
340175e2:	d003      	beq.n	340175ec <HAL_XSPI_AutoPolling+0x88>
340175e4:	697b      	ldr	r3, [r7, #20]
340175e6:	3301      	adds	r3, #1
340175e8:	2b04      	cmp	r3, #4
340175ea:	d904      	bls.n	340175f6 <HAL_XSPI_AutoPolling+0x92>
340175ec:	f240 7137 	movw	r1, #1847	@ 0x737
340175f0:	4840      	ldr	r0, [pc, #256]	@ (340176f4 <HAL_XSPI_AutoPolling+0x190>)
340175f2:	f7ea fba1 	bl	34001d38 <assert_failed>

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
340175f6:	68fb      	ldr	r3, [r7, #12]
340175f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
340175fa:	2b04      	cmp	r3, #4
340175fc:	d16c      	bne.n	340176d8 <HAL_XSPI_AutoPolling+0x174>
340175fe:	68bb      	ldr	r3, [r7, #8]
34017600:	68db      	ldr	r3, [r3, #12]
34017602:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
34017606:	d167      	bne.n	340176d8 <HAL_XSPI_AutoPolling+0x174>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
34017608:	687b      	ldr	r3, [r7, #4]
3401760a:	9300      	str	r3, [sp, #0]
3401760c:	6a3b      	ldr	r3, [r7, #32]
3401760e:	2200      	movs	r2, #0
34017610:	2120      	movs	r1, #32
34017612:	68f8      	ldr	r0, [r7, #12]
34017614:	f000 f951 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
34017618:	4603      	mov	r3, r0
3401761a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (status == HAL_OK)
3401761e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
34017622:	2b00      	cmp	r3, #0
34017624:	d154      	bne.n	340176d0 <HAL_XSPI_AutoPolling+0x16c>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
34017626:	68fb      	ldr	r3, [r7, #12]
34017628:	681b      	ldr	r3, [r3, #0]
3401762a:	68ba      	ldr	r2, [r7, #8]
3401762c:	6812      	ldr	r2, [r2, #0]
3401762e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
34017632:	68fb      	ldr	r3, [r7, #12]
34017634:	681b      	ldr	r3, [r3, #0]
34017636:	68ba      	ldr	r2, [r7, #8]
34017638:	6852      	ldr	r2, [r2, #4]
3401763a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
3401763e:	68fb      	ldr	r3, [r7, #12]
34017640:	681b      	ldr	r3, [r3, #0]
34017642:	68ba      	ldr	r2, [r7, #8]
34017644:	6912      	ldr	r2, [r2, #16]
34017646:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
3401764a:	68fb      	ldr	r3, [r7, #12]
3401764c:	681b      	ldr	r3, [r3, #0]
3401764e:	681b      	ldr	r3, [r3, #0]
34017650:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
34017654:	68bb      	ldr	r3, [r7, #8]
34017656:	6899      	ldr	r1, [r3, #8]
34017658:	68bb      	ldr	r3, [r7, #8]
3401765a:	68db      	ldr	r3, [r3, #12]
3401765c:	430b      	orrs	r3, r1
3401765e:	431a      	orrs	r2, r3
34017660:	68fb      	ldr	r3, [r7, #12]
34017662:	681b      	ldr	r3, [r3, #0]
34017664:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
34017668:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3401766a:	68fb      	ldr	r3, [r7, #12]
3401766c:	68db      	ldr	r3, [r3, #12]
3401766e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
34017672:	d104      	bne.n	3401767e <HAL_XSPI_AutoPolling+0x11a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
34017674:	68fb      	ldr	r3, [r7, #12]
34017676:	681b      	ldr	r3, [r3, #0]
34017678:	69fa      	ldr	r2, [r7, #28]
3401767a:	649a      	str	r2, [r3, #72]	@ 0x48
3401767c:	e011      	b.n	340176a2 <HAL_XSPI_AutoPolling+0x13e>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
3401767e:	68fb      	ldr	r3, [r7, #12]
34017680:	681b      	ldr	r3, [r3, #0]
34017682:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34017686:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
3401768a:	2b00      	cmp	r3, #0
3401768c:	d004      	beq.n	34017698 <HAL_XSPI_AutoPolling+0x134>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
3401768e:	68fb      	ldr	r3, [r7, #12]
34017690:	681b      	ldr	r3, [r3, #0]
34017692:	69fa      	ldr	r2, [r7, #28]
34017694:	649a      	str	r2, [r3, #72]	@ 0x48
34017696:	e004      	b.n	340176a2 <HAL_XSPI_AutoPolling+0x13e>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
34017698:	68fb      	ldr	r3, [r7, #12]
3401769a:	681b      	ldr	r3, [r3, #0]
3401769c:	69ba      	ldr	r2, [r7, #24]
3401769e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
340176a2:	687b      	ldr	r3, [r7, #4]
340176a4:	9300      	str	r3, [sp, #0]
340176a6:	6a3b      	ldr	r3, [r7, #32]
340176a8:	2201      	movs	r2, #1
340176aa:	2108      	movs	r1, #8
340176ac:	68f8      	ldr	r0, [r7, #12]
340176ae:	f000 f904 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
340176b2:	4603      	mov	r3, r0
340176b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      if (status == HAL_OK)
340176b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
340176bc:	2b00      	cmp	r3, #0
340176be:	d112      	bne.n	340176e6 <HAL_XSPI_AutoPolling+0x182>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
340176c0:	68fb      	ldr	r3, [r7, #12]
340176c2:	681b      	ldr	r3, [r3, #0]
340176c4:	2208      	movs	r2, #8
340176c6:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
340176c8:	68fb      	ldr	r3, [r7, #12]
340176ca:	2202      	movs	r2, #2
340176cc:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
340176ce:	e00a      	b.n	340176e6 <HAL_XSPI_AutoPolling+0x182>
      }
    }
    else
    {
      status = HAL_BUSY;
340176d0:	2302      	movs	r3, #2
340176d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status == HAL_OK)
340176d6:	e006      	b.n	340176e6 <HAL_XSPI_AutoPolling+0x182>
    }
  }
  else
  {
    status = HAL_ERROR;
340176d8:	2301      	movs	r3, #1
340176da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
340176de:	68fb      	ldr	r3, [r7, #12]
340176e0:	2210      	movs	r2, #16
340176e2:	65da      	str	r2, [r3, #92]	@ 0x5c
340176e4:	e000      	b.n	340176e8 <HAL_XSPI_AutoPolling+0x184>
    if (status == HAL_OK)
340176e6:	bf00      	nop
  }

  return status;
340176e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
340176ec:	4618      	mov	r0, r3
340176ee:	3728      	adds	r7, #40	@ 0x28
340176f0:	46bd      	mov	sp, r7
340176f2:	bd80      	pop	{r7, pc}
340176f4:	3401eba4 	.word	0x3401eba4

340176f8 <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, const XSPI_MemoryMappedTypeDef *pCfg)
{
340176f8:	b580      	push	{r7, lr}
340176fa:	b086      	sub	sp, #24
340176fc:	af02      	add	r7, sp, #8
340176fe:	6078      	str	r0, [r7, #4]
34017700:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
34017702:	f7ec fb3b 	bl	34003d7c <HAL_GetTick>
34017706:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));
34017708:	683b      	ldr	r3, [r7, #0]
3401770a:	681b      	ldr	r3, [r3, #0]
3401770c:	2b00      	cmp	r3, #0
3401770e:	d008      	beq.n	34017722 <HAL_XSPI_MemoryMapped+0x2a>
34017710:	683b      	ldr	r3, [r7, #0]
34017712:	681b      	ldr	r3, [r3, #0]
34017714:	2b08      	cmp	r3, #8
34017716:	d004      	beq.n	34017722 <HAL_XSPI_MemoryMapped+0x2a>
34017718:	f44f 61f9 	mov.w	r1, #1992	@ 0x7c8
3401771c:	4846      	ldr	r0, [pc, #280]	@ (34017838 <HAL_XSPI_MemoryMapped+0x140>)
3401771e:	f7ea fb0b 	bl	34001d38 <assert_failed>
  assert_param(IS_XSPI_NO_PREFETCH_DATA(pCfg->NoPrefetchData));
34017722:	683b      	ldr	r3, [r7, #0]
34017724:	689b      	ldr	r3, [r3, #8]
34017726:	2b00      	cmp	r3, #0
34017728:	d009      	beq.n	3401773e <HAL_XSPI_MemoryMapped+0x46>
3401772a:	683b      	ldr	r3, [r7, #0]
3401772c:	689b      	ldr	r3, [r3, #8]
3401772e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34017732:	d004      	beq.n	3401773e <HAL_XSPI_MemoryMapped+0x46>
34017734:	f240 71c9 	movw	r1, #1993	@ 0x7c9
34017738:	483f      	ldr	r0, [pc, #252]	@ (34017838 <HAL_XSPI_MemoryMapped+0x140>)
3401773a:	f7ea fafd 	bl	34001d38 <assert_failed>

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3401773e:	687b      	ldr	r3, [r7, #4]
34017740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34017742:	2b04      	cmp	r3, #4
34017744:	d16d      	bne.n	34017822 <HAL_XSPI_MemoryMapped+0x12a>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
34017746:	687b      	ldr	r3, [r7, #4]
34017748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3401774a:	9300      	str	r3, [sp, #0]
3401774c:	68bb      	ldr	r3, [r7, #8]
3401774e:	2200      	movs	r2, #0
34017750:	2120      	movs	r1, #32
34017752:	6878      	ldr	r0, [r7, #4]
34017754:	f000 f8b1 	bl	340178ba <XSPI_WaitFlagStateUntilTimeout>
34017758:	4603      	mov	r3, r0
3401775a:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
3401775c:	7bfb      	ldrb	r3, [r7, #15]
3401775e:	2b00      	cmp	r3, #0
34017760:	d164      	bne.n	3401782c <HAL_XSPI_MemoryMapped+0x134>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
34017762:	687b      	ldr	r3, [r7, #4]
34017764:	2288      	movs	r2, #136	@ 0x88
34017766:	659a      	str	r2, [r3, #88]	@ 0x58

      if (pCfg->NoPrefetchData == HAL_XSPI_AUTOMATIC_PREFETCH_DISABLE)
34017768:	683b      	ldr	r3, [r7, #0]
3401776a:	689b      	ldr	r3, [r3, #8]
3401776c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34017770:	d10b      	bne.n	3401778a <HAL_XSPI_MemoryMapped+0x92>
      {
        /* Configure register */
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_NOPREF, pCfg->NoPrefetchData);
34017772:	687b      	ldr	r3, [r7, #4]
34017774:	681b      	ldr	r3, [r3, #0]
34017776:	681b      	ldr	r3, [r3, #0]
34017778:	f023 7100 	bic.w	r1, r3, #33554432	@ 0x2000000
3401777c:	683b      	ldr	r3, [r7, #0]
3401777e:	689a      	ldr	r2, [r3, #8]
34017780:	687b      	ldr	r3, [r7, #4]
34017782:	681b      	ldr	r3, [r3, #0]
34017784:	430a      	orrs	r2, r1
34017786:	601a      	str	r2, [r3, #0]
34017788:	e01b      	b.n	340177c2 <HAL_XSPI_MemoryMapped+0xca>
      }

      else
      {
        assert_param(IS_XSPI_NO_PREFETCH_AXI(pCfg->NoPrefetchAXI));
3401778a:	683b      	ldr	r3, [r7, #0]
3401778c:	68db      	ldr	r3, [r3, #12]
3401778e:	2b00      	cmp	r3, #0
34017790:	d009      	beq.n	340177a6 <HAL_XSPI_MemoryMapped+0xae>
34017792:	683b      	ldr	r3, [r7, #0]
34017794:	68db      	ldr	r3, [r3, #12]
34017796:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3401779a:	d004      	beq.n	340177a6 <HAL_XSPI_MemoryMapped+0xae>
3401779c:	f240 71dd 	movw	r1, #2013	@ 0x7dd
340177a0:	4825      	ldr	r0, [pc, #148]	@ (34017838 <HAL_XSPI_MemoryMapped+0x140>)
340177a2:	f7ea fac9 	bl	34001d38 <assert_failed>

        /* Configure register */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_NOPREF | XSPI_CR_NOPREF_AXI),
340177a6:	687b      	ldr	r3, [r7, #4]
340177a8:	681b      	ldr	r3, [r3, #0]
340177aa:	681b      	ldr	r3, [r3, #0]
340177ac:	f023 61c0 	bic.w	r1, r3, #100663296	@ 0x6000000
340177b0:	683b      	ldr	r3, [r7, #0]
340177b2:	689a      	ldr	r2, [r3, #8]
340177b4:	683b      	ldr	r3, [r7, #0]
340177b6:	68db      	ldr	r3, [r3, #12]
340177b8:	431a      	orrs	r2, r3
340177ba:	687b      	ldr	r3, [r7, #4]
340177bc:	681b      	ldr	r3, [r3, #0]
340177be:	430a      	orrs	r2, r1
340177c0:	601a      	str	r2, [r3, #0]
                   (pCfg->NoPrefetchData | pCfg->NoPrefetchAXI));
      }
      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
340177c2:	683b      	ldr	r3, [r7, #0]
340177c4:	681b      	ldr	r3, [r3, #0]
340177c6:	2b08      	cmp	r3, #8
340177c8:	d11b      	bne.n	34017802 <HAL_XSPI_MemoryMapped+0x10a>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));
340177ca:	683b      	ldr	r3, [r7, #0]
340177cc:	685b      	ldr	r3, [r3, #4]
340177ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
340177d2:	d304      	bcc.n	340177de <HAL_XSPI_MemoryMapped+0xe6>
340177d4:	f240 71e5 	movw	r1, #2021	@ 0x7e5
340177d8:	4817      	ldr	r0, [pc, #92]	@ (34017838 <HAL_XSPI_MemoryMapped+0x140>)
340177da:	f7ea faad 	bl	34001d38 <assert_failed>

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
340177de:	687b      	ldr	r3, [r7, #4]
340177e0:	681b      	ldr	r3, [r3, #0]
340177e2:	683a      	ldr	r2, [r7, #0]
340177e4:	6852      	ldr	r2, [r2, #4]
340177e6:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
340177ea:	687b      	ldr	r3, [r7, #4]
340177ec:	681b      	ldr	r3, [r3, #0]
340177ee:	2210      	movs	r2, #16
340177f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
340177f2:	687b      	ldr	r3, [r7, #4]
340177f4:	681b      	ldr	r3, [r3, #0]
340177f6:	681a      	ldr	r2, [r3, #0]
340177f8:	687b      	ldr	r3, [r7, #4]
340177fa:	681b      	ldr	r3, [r3, #0]
340177fc:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
34017800:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
34017802:	687b      	ldr	r3, [r7, #4]
34017804:	681b      	ldr	r3, [r3, #0]
34017806:	681b      	ldr	r3, [r3, #0]
34017808:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
3401780c:	f023 0308 	bic.w	r3, r3, #8
34017810:	683a      	ldr	r2, [r7, #0]
34017812:	6812      	ldr	r2, [r2, #0]
34017814:	431a      	orrs	r2, r3
34017816:	687b      	ldr	r3, [r7, #4]
34017818:	681b      	ldr	r3, [r3, #0]
3401781a:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
3401781e:	601a      	str	r2, [r3, #0]
34017820:	e004      	b.n	3401782c <HAL_XSPI_MemoryMapped+0x134>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
34017822:	2301      	movs	r3, #1
34017824:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
34017826:	687b      	ldr	r3, [r7, #4]
34017828:	2210      	movs	r2, #16
3401782a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3401782c:	7bfb      	ldrb	r3, [r7, #15]
}
3401782e:	4618      	mov	r0, r3
34017830:	3710      	adds	r7, #16
34017832:	46bd      	mov	sp, r7
34017834:	bd80      	pop	{r7, pc}
34017836:	bf00      	nop
34017838:	3401eba4 	.word	0x3401eba4

3401783c <HAL_XSPI_SetClockPrescaler>:
  * @param  hxspi     : XSPI handle.
  * @param  Prescaler : Clock prescaler.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_SetClockPrescaler(XSPI_HandleTypeDef *hxspi, uint32_t Prescaler)
{
3401783c:	b580      	push	{r7, lr}
3401783e:	b084      	sub	sp, #16
34017840:	af00      	add	r7, sp, #0
34017842:	6078      	str	r0, [r7, #4]
34017844:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
34017846:	2300      	movs	r3, #0
34017848:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_XSPI_CLK_PRESCALER(Prescaler));
3401784a:	683b      	ldr	r3, [r7, #0]
3401784c:	2bff      	cmp	r3, #255	@ 0xff
3401784e:	d904      	bls.n	3401785a <HAL_XSPI_SetClockPrescaler+0x1e>
34017850:	f640 2193 	movw	r1, #2707	@ 0xa93
34017854:	4810      	ldr	r0, [pc, #64]	@ (34017898 <HAL_XSPI_SetClockPrescaler+0x5c>)
34017856:	f7ea fa6f 	bl	34001d38 <assert_failed>

  /* Check the state */
  if ((hxspi->State & XSPI_BUSY_STATE_MASK) == 0U)
3401785a:	687b      	ldr	r3, [r7, #4]
3401785c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3401785e:	f003 0308 	and.w	r3, r3, #8
34017862:	2b00      	cmp	r3, #0
34017864:	d10e      	bne.n	34017884 <HAL_XSPI_SetClockPrescaler+0x48>
  {
    /* Synchronize initialization structure with the new clock prescaler value */
    hxspi->Init.ClockPrescaler = Prescaler;
34017866:	687b      	ldr	r3, [r7, #4]
34017868:	683a      	ldr	r2, [r7, #0]
3401786a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Configure clock prescaler */
    MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
3401786c:	687b      	ldr	r3, [r7, #4]
3401786e:	681b      	ldr	r3, [r3, #0]
34017870:	68db      	ldr	r3, [r3, #12]
34017872:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
34017876:	687b      	ldr	r3, [r7, #4]
34017878:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3401787a:	687b      	ldr	r3, [r7, #4]
3401787c:	681b      	ldr	r3, [r3, #0]
3401787e:	430a      	orrs	r2, r1
34017880:	60da      	str	r2, [r3, #12]
34017882:	e004      	b.n	3401788e <HAL_XSPI_SetClockPrescaler+0x52>
               ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));
  }
  else
  {
    status = HAL_ERROR;
34017884:	2301      	movs	r3, #1
34017886:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
34017888:	687b      	ldr	r3, [r7, #4]
3401788a:	2210      	movs	r2, #16
3401788c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3401788e:	7bfb      	ldrb	r3, [r7, #15]
}
34017890:	4618      	mov	r0, r3
34017892:	3710      	adds	r7, #16
34017894:	46bd      	mov	sp, r7
34017896:	bd80      	pop	{r7, pc}
34017898:	3401eba4 	.word	0x3401eba4

3401789c <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
3401789c:	b480      	push	{r7}
3401789e:	b083      	sub	sp, #12
340178a0:	af00      	add	r7, sp, #0
340178a2:	6078      	str	r0, [r7, #4]
340178a4:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
340178a6:	687b      	ldr	r3, [r7, #4]
340178a8:	683a      	ldr	r2, [r7, #0]
340178aa:	661a      	str	r2, [r3, #96]	@ 0x60
  return HAL_OK;
340178ac:	2300      	movs	r3, #0
}
340178ae:	4618      	mov	r0, r3
340178b0:	370c      	adds	r7, #12
340178b2:	46bd      	mov	sp, r7
340178b4:	f85d 7b04 	ldr.w	r7, [sp], #4
340178b8:	4770      	bx	lr

340178ba <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
340178ba:	b580      	push	{r7, lr}
340178bc:	b084      	sub	sp, #16
340178be:	af00      	add	r7, sp, #0
340178c0:	60f8      	str	r0, [r7, #12]
340178c2:	60b9      	str	r1, [r7, #8]
340178c4:	603b      	str	r3, [r7, #0]
340178c6:	4613      	mov	r3, r2
340178c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
340178ca:	e019      	b.n	34017900 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
340178cc:	69bb      	ldr	r3, [r7, #24]
340178ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
340178d2:	d015      	beq.n	34017900 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
340178d4:	f7ec fa52 	bl	34003d7c <HAL_GetTick>
340178d8:	4602      	mov	r2, r0
340178da:	683b      	ldr	r3, [r7, #0]
340178dc:	1ad3      	subs	r3, r2, r3
340178de:	69ba      	ldr	r2, [r7, #24]
340178e0:	429a      	cmp	r2, r3
340178e2:	d302      	bcc.n	340178ea <XSPI_WaitFlagStateUntilTimeout+0x30>
340178e4:	69bb      	ldr	r3, [r7, #24]
340178e6:	2b00      	cmp	r3, #0
340178e8:	d10a      	bne.n	34017900 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
340178ea:	68fb      	ldr	r3, [r7, #12]
340178ec:	2202      	movs	r2, #2
340178ee:	659a      	str	r2, [r3, #88]	@ 0x58
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
340178f0:	68fb      	ldr	r3, [r7, #12]
340178f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
340178f4:	f043 0201 	orr.w	r2, r3, #1
340178f8:	68fb      	ldr	r3, [r7, #12]
340178fa:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
340178fc:	2303      	movs	r3, #3
340178fe:	e00e      	b.n	3401791e <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
34017900:	68fb      	ldr	r3, [r7, #12]
34017902:	681b      	ldr	r3, [r3, #0]
34017904:	6a1a      	ldr	r2, [r3, #32]
34017906:	68bb      	ldr	r3, [r7, #8]
34017908:	4013      	ands	r3, r2
3401790a:	2b00      	cmp	r3, #0
3401790c:	bf14      	ite	ne
3401790e:	2301      	movne	r3, #1
34017910:	2300      	moveq	r3, #0
34017912:	b2db      	uxtb	r3, r3
34017914:	461a      	mov	r2, r3
34017916:	79fb      	ldrb	r3, [r7, #7]
34017918:	429a      	cmp	r2, r3
3401791a:	d1d7      	bne.n	340178cc <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
3401791c:	2300      	movs	r3, #0
}
3401791e:	4618      	mov	r0, r3
34017920:	3710      	adds	r7, #16
34017922:	46bd      	mov	sp, r7
34017924:	bd80      	pop	{r7, pc}
	...

34017928 <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd)
{
34017928:	b580      	push	{r7, lr}
3401792a:	b088      	sub	sp, #32
3401792c:	af00      	add	r7, sp, #0
3401792e:	6078      	str	r0, [r7, #4]
34017930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
34017932:	2300      	movs	r3, #0
34017934:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
34017936:	687b      	ldr	r3, [r7, #4]
34017938:	681b      	ldr	r3, [r3, #0]
3401793a:	681a      	ldr	r2, [r3, #0]
3401793c:	687b      	ldr	r3, [r7, #4]
3401793e:	681b      	ldr	r3, [r3, #0]
34017940:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
34017944:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
34017946:	687b      	ldr	r3, [r7, #4]
34017948:	689b      	ldr	r3, [r3, #8]
3401794a:	2b00      	cmp	r3, #0
3401794c:	d12b      	bne.n	340179a6 <XSPI_ConfigCmd+0x7e>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
3401794e:	683b      	ldr	r3, [r7, #0]
34017950:	685b      	ldr	r3, [r3, #4]
34017952:	2b00      	cmp	r3, #0
34017954:	d01c      	beq.n	34017990 <XSPI_ConfigCmd+0x68>
34017956:	683b      	ldr	r3, [r7, #0]
34017958:	685b      	ldr	r3, [r3, #4]
3401795a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
3401795e:	d017      	beq.n	34017990 <XSPI_ConfigCmd+0x68>
34017960:	683b      	ldr	r3, [r7, #0]
34017962:	685b      	ldr	r3, [r3, #4]
34017964:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
34017968:	d012      	beq.n	34017990 <XSPI_ConfigCmd+0x68>
3401796a:	683b      	ldr	r3, [r7, #0]
3401796c:	685b      	ldr	r3, [r3, #4]
3401796e:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
34017972:	d00d      	beq.n	34017990 <XSPI_ConfigCmd+0x68>
34017974:	683b      	ldr	r3, [r7, #0]
34017976:	685b      	ldr	r3, [r3, #4]
34017978:	2b00      	cmp	r3, #0
3401797a:	d009      	beq.n	34017990 <XSPI_ConfigCmd+0x68>
3401797c:	683b      	ldr	r3, [r7, #0]
3401797e:	685b      	ldr	r3, [r3, #4]
34017980:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
34017984:	d004      	beq.n	34017990 <XSPI_ConfigCmd+0x68>
34017986:	f640 41a4 	movw	r1, #3236	@ 0xca4
3401798a:	4892      	ldr	r0, [pc, #584]	@ (34017bd4 <XSPI_ConfigCmd+0x2ac>)
3401798c:	f7ea f9d4 	bl	34001d38 <assert_failed>
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
34017990:	687b      	ldr	r3, [r7, #4]
34017992:	681b      	ldr	r3, [r3, #0]
34017994:	681b      	ldr	r3, [r3, #0]
34017996:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
3401799a:	683b      	ldr	r3, [r7, #0]
3401799c:	685a      	ldr	r2, [r3, #4]
3401799e:	687b      	ldr	r3, [r7, #4]
340179a0:	681b      	ldr	r3, [r3, #0]
340179a2:	430a      	orrs	r2, r1
340179a4:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
340179a6:	683b      	ldr	r3, [r7, #0]
340179a8:	681b      	ldr	r3, [r3, #0]
340179aa:	2b02      	cmp	r3, #2
340179ac:	d114      	bne.n	340179d8 <XSPI_ConfigCmd+0xb0>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
340179ae:	687b      	ldr	r3, [r7, #4]
340179b0:	681b      	ldr	r3, [r3, #0]
340179b2:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
340179b6:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
340179b8:	687b      	ldr	r3, [r7, #4]
340179ba:	681b      	ldr	r3, [r3, #0]
340179bc:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
340179c0:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
340179c2:	687b      	ldr	r3, [r7, #4]
340179c4:	681b      	ldr	r3, [r3, #0]
340179c6:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
340179ca:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
340179cc:	687b      	ldr	r3, [r7, #4]
340179ce:	681b      	ldr	r3, [r3, #0]
340179d0:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
340179d4:	60fb      	str	r3, [r7, #12]
340179d6:	e02c      	b.n	34017a32 <XSPI_ConfigCmd+0x10a>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
340179d8:	683b      	ldr	r3, [r7, #0]
340179da:	681b      	ldr	r3, [r3, #0]
340179dc:	2b03      	cmp	r3, #3
340179de:	d114      	bne.n	34017a0a <XSPI_ConfigCmd+0xe2>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
340179e0:	687b      	ldr	r3, [r7, #4]
340179e2:	681b      	ldr	r3, [r3, #0]
340179e4:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
340179e8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
340179ea:	687b      	ldr	r3, [r7, #4]
340179ec:	681b      	ldr	r3, [r3, #0]
340179ee:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
340179f2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
340179f4:	687b      	ldr	r3, [r7, #4]
340179f6:	681b      	ldr	r3, [r3, #0]
340179f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
340179fc:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
340179fe:	687b      	ldr	r3, [r7, #4]
34017a00:	681b      	ldr	r3, [r3, #0]
34017a02:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
34017a06:	60fb      	str	r3, [r7, #12]
34017a08:	e013      	b.n	34017a32 <XSPI_ConfigCmd+0x10a>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
34017a0a:	687b      	ldr	r3, [r7, #4]
34017a0c:	681b      	ldr	r3, [r3, #0]
34017a0e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
34017a12:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
34017a14:	687b      	ldr	r3, [r7, #4]
34017a16:	681b      	ldr	r3, [r3, #0]
34017a18:	f503 7384 	add.w	r3, r3, #264	@ 0x108
34017a1c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
34017a1e:	687b      	ldr	r3, [r7, #4]
34017a20:	681b      	ldr	r3, [r3, #0]
34017a22:	f503 7388 	add.w	r3, r3, #272	@ 0x110
34017a26:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
34017a28:	687b      	ldr	r3, [r7, #4]
34017a2a:	681b      	ldr	r3, [r3, #0]
34017a2c:	f503 7390 	add.w	r3, r3, #288	@ 0x120
34017a30:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = pCmd->DQSMode;
34017a32:	683b      	ldr	r3, [r7, #0]
34017a34:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34017a36:	69bb      	ldr	r3, [r7, #24]
34017a38:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
34017a3a:	683b      	ldr	r3, [r7, #0]
34017a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34017a3e:	2b00      	cmp	r3, #0
34017a40:	d012      	beq.n	34017a68 <XSPI_ConfigCmd+0x140>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
34017a42:	683b      	ldr	r3, [r7, #0]
34017a44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34017a46:	68fb      	ldr	r3, [r7, #12]
34017a48:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
34017a4a:	69bb      	ldr	r3, [r7, #24]
34017a4c:	681b      	ldr	r3, [r3, #0]
34017a4e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
34017a52:	683b      	ldr	r3, [r7, #0]
34017a54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
34017a56:	683b      	ldr	r3, [r7, #0]
34017a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34017a5a:	4319      	orrs	r1, r3
34017a5c:	683b      	ldr	r3, [r7, #0]
34017a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34017a60:	430b      	orrs	r3, r1
34017a62:	431a      	orrs	r2, r3
34017a64:	69bb      	ldr	r3, [r7, #24]
34017a66:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
34017a68:	697b      	ldr	r3, [r7, #20]
34017a6a:	681b      	ldr	r3, [r3, #0]
34017a6c:	f023 021f 	bic.w	r2, r3, #31
34017a70:	683b      	ldr	r3, [r7, #0]
34017a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34017a74:	431a      	orrs	r2, r3
34017a76:	697b      	ldr	r3, [r7, #20]
34017a78:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017a7a:	683b      	ldr	r3, [r7, #0]
34017a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017a7e:	2b00      	cmp	r3, #0
34017a80:	d009      	beq.n	34017a96 <XSPI_ConfigCmd+0x16e>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
34017a82:	683b      	ldr	r3, [r7, #0]
34017a84:	681b      	ldr	r3, [r3, #0]
34017a86:	2b00      	cmp	r3, #0
34017a88:	d105      	bne.n	34017a96 <XSPI_ConfigCmd+0x16e>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
34017a8a:	683b      	ldr	r3, [r7, #0]
34017a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
34017a8e:	687b      	ldr	r3, [r7, #4]
34017a90:	681b      	ldr	r3, [r3, #0]
34017a92:	3a01      	subs	r2, #1
34017a94:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017a96:	683b      	ldr	r3, [r7, #0]
34017a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017a9a:	2b00      	cmp	r3, #0
34017a9c:	d01e      	beq.n	34017adc <XSPI_ConfigCmd+0x1b4>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
34017a9e:	683b      	ldr	r3, [r7, #0]
34017aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34017aa2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34017aa6:	d10a      	bne.n	34017abe <XSPI_ConfigCmd+0x196>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
34017aa8:	687b      	ldr	r3, [r7, #4]
34017aaa:	681b      	ldr	r3, [r3, #0]
34017aac:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34017ab0:	687b      	ldr	r3, [r7, #4]
34017ab2:	681b      	ldr	r3, [r3, #0]
34017ab4:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
34017ab8:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
34017abc:	e00e      	b.n	34017adc <XSPI_ConfigCmd+0x1b4>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
34017abe:	687b      	ldr	r3, [r7, #4]
34017ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34017ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34017ac6:	d109      	bne.n	34017adc <XSPI_ConfigCmd+0x1b4>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
34017ac8:	687b      	ldr	r3, [r7, #4]
34017aca:	681b      	ldr	r3, [r3, #0]
34017acc:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34017ad0:	687b      	ldr	r3, [r7, #4]
34017ad2:	681b      	ldr	r3, [r3, #0]
34017ad4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
34017ad8:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
34017adc:	683b      	ldr	r3, [r7, #0]
34017ade:	68db      	ldr	r3, [r3, #12]
34017ae0:	2b00      	cmp	r3, #0
34017ae2:	f000 809e 	beq.w	34017c22 <XSPI_ConfigCmd+0x2fa>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
34017ae6:	683b      	ldr	r3, [r7, #0]
34017ae8:	69db      	ldr	r3, [r3, #28]
34017aea:	2b00      	cmp	r3, #0
34017aec:	d055      	beq.n	34017b9a <XSPI_ConfigCmd+0x272>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017aee:	683b      	ldr	r3, [r7, #0]
34017af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017af2:	2b00      	cmp	r3, #0
34017af4:	d01e      	beq.n	34017b34 <XSPI_ConfigCmd+0x20c>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
34017af6:	69bb      	ldr	r3, [r7, #24]
34017af8:	681a      	ldr	r2, [r3, #0]
34017afa:	4b37      	ldr	r3, [pc, #220]	@ (34017bd8 <XSPI_ConfigCmd+0x2b0>)
34017afc:	4013      	ands	r3, r2
34017afe:	683a      	ldr	r2, [r7, #0]
34017b00:	68d1      	ldr	r1, [r2, #12]
34017b02:	683a      	ldr	r2, [r7, #0]
34017b04:	6952      	ldr	r2, [r2, #20]
34017b06:	4311      	orrs	r1, r2
34017b08:	683a      	ldr	r2, [r7, #0]
34017b0a:	6912      	ldr	r2, [r2, #16]
34017b0c:	4311      	orrs	r1, r2
34017b0e:	683a      	ldr	r2, [r7, #0]
34017b10:	69d2      	ldr	r2, [r2, #28]
34017b12:	4311      	orrs	r1, r2
34017b14:	683a      	ldr	r2, [r7, #0]
34017b16:	6a52      	ldr	r2, [r2, #36]	@ 0x24
34017b18:	4311      	orrs	r1, r2
34017b1a:	683a      	ldr	r2, [r7, #0]
34017b1c:	6a12      	ldr	r2, [r2, #32]
34017b1e:	4311      	orrs	r1, r2
34017b20:	683a      	ldr	r2, [r7, #0]
34017b22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
34017b24:	4311      	orrs	r1, r2
34017b26:	683a      	ldr	r2, [r7, #0]
34017b28:	6c12      	ldr	r2, [r2, #64]	@ 0x40
34017b2a:	430a      	orrs	r2, r1
34017b2c:	431a      	orrs	r2, r3
34017b2e:	69bb      	ldr	r3, [r7, #24]
34017b30:	601a      	str	r2, [r3, #0]
34017b32:	e028      	b.n	34017b86 <XSPI_ConfigCmd+0x25e>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
34017b34:	69bb      	ldr	r3, [r7, #24]
34017b36:	681b      	ldr	r3, [r3, #0]
34017b38:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
34017b3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
34017b40:	683a      	ldr	r2, [r7, #0]
34017b42:	68d1      	ldr	r1, [r2, #12]
34017b44:	683a      	ldr	r2, [r7, #0]
34017b46:	6952      	ldr	r2, [r2, #20]
34017b48:	4311      	orrs	r1, r2
34017b4a:	683a      	ldr	r2, [r7, #0]
34017b4c:	6912      	ldr	r2, [r2, #16]
34017b4e:	4311      	orrs	r1, r2
34017b50:	683a      	ldr	r2, [r7, #0]
34017b52:	69d2      	ldr	r2, [r2, #28]
34017b54:	4311      	orrs	r1, r2
34017b56:	683a      	ldr	r2, [r7, #0]
34017b58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
34017b5a:	4311      	orrs	r1, r2
34017b5c:	683a      	ldr	r2, [r7, #0]
34017b5e:	6a12      	ldr	r2, [r2, #32]
34017b60:	430a      	orrs	r2, r1
34017b62:	431a      	orrs	r2, r3
34017b64:	69bb      	ldr	r3, [r7, #24]
34017b66:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
34017b68:	687b      	ldr	r3, [r7, #4]
34017b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34017b6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34017b70:	d109      	bne.n	34017b86 <XSPI_ConfigCmd+0x25e>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
34017b72:	683b      	ldr	r3, [r7, #0]
34017b74:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
34017b76:	2b08      	cmp	r3, #8
34017b78:	d105      	bne.n	34017b86 <XSPI_ConfigCmd+0x25e>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
34017b7a:	69bb      	ldr	r3, [r7, #24]
34017b7c:	681b      	ldr	r3, [r3, #0]
34017b7e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
34017b82:	69bb      	ldr	r3, [r7, #24]
34017b84:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
34017b86:	683b      	ldr	r3, [r7, #0]
34017b88:	689a      	ldr	r2, [r3, #8]
34017b8a:	693b      	ldr	r3, [r7, #16]
34017b8c:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
34017b8e:	687b      	ldr	r3, [r7, #4]
34017b90:	681b      	ldr	r3, [r3, #0]
34017b92:	683a      	ldr	r2, [r7, #0]
34017b94:	6992      	ldr	r2, [r2, #24]
34017b96:	649a      	str	r2, [r3, #72]	@ 0x48
34017b98:	e07d      	b.n	34017c96 <XSPI_ConfigCmd+0x36e>
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017b9a:	683b      	ldr	r3, [r7, #0]
34017b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017b9e:	2b00      	cmp	r3, #0
34017ba0:	d01c      	beq.n	34017bdc <XSPI_ConfigCmd+0x2b4>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
34017ba2:	69bb      	ldr	r3, [r7, #24]
34017ba4:	681b      	ldr	r3, [r3, #0]
34017ba6:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
34017baa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
34017bae:	683a      	ldr	r2, [r7, #0]
34017bb0:	68d1      	ldr	r1, [r2, #12]
34017bb2:	683a      	ldr	r2, [r7, #0]
34017bb4:	6952      	ldr	r2, [r2, #20]
34017bb6:	4311      	orrs	r1, r2
34017bb8:	683a      	ldr	r2, [r7, #0]
34017bba:	6912      	ldr	r2, [r2, #16]
34017bbc:	4311      	orrs	r1, r2
34017bbe:	683a      	ldr	r2, [r7, #0]
34017bc0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
34017bc2:	4311      	orrs	r1, r2
34017bc4:	683a      	ldr	r2, [r7, #0]
34017bc6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
34017bc8:	430a      	orrs	r2, r1
34017bca:	431a      	orrs	r2, r3
34017bcc:	69bb      	ldr	r3, [r7, #24]
34017bce:	601a      	str	r2, [r3, #0]
34017bd0:	e022      	b.n	34017c18 <XSPI_ConfigCmd+0x2f0>
34017bd2:	bf00      	nop
34017bd4:	3401eba4 	.word	0x3401eba4
34017bd8:	f0ffc0c0 	.word	0xf0ffc0c0
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
34017bdc:	69bb      	ldr	r3, [r7, #24]
34017bde:	681b      	ldr	r3, [r3, #0]
34017be0:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
34017be4:	683b      	ldr	r3, [r7, #0]
34017be6:	68d9      	ldr	r1, [r3, #12]
34017be8:	683b      	ldr	r3, [r7, #0]
34017bea:	695b      	ldr	r3, [r3, #20]
34017bec:	4319      	orrs	r1, r3
34017bee:	683b      	ldr	r3, [r7, #0]
34017bf0:	691b      	ldr	r3, [r3, #16]
34017bf2:	430b      	orrs	r3, r1
34017bf4:	431a      	orrs	r2, r3
34017bf6:	69bb      	ldr	r3, [r7, #24]
34017bf8:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
34017bfa:	687b      	ldr	r3, [r7, #4]
34017bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34017bfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34017c02:	d109      	bne.n	34017c18 <XSPI_ConfigCmd+0x2f0>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
34017c04:	683b      	ldr	r3, [r7, #0]
34017c06:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
34017c08:	2b08      	cmp	r3, #8
34017c0a:	d105      	bne.n	34017c18 <XSPI_ConfigCmd+0x2f0>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
34017c0c:	69bb      	ldr	r3, [r7, #24]
34017c0e:	681b      	ldr	r3, [r3, #0]
34017c10:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
34017c14:	69bb      	ldr	r3, [r7, #24]
34017c16:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
34017c18:	683b      	ldr	r3, [r7, #0]
34017c1a:	689a      	ldr	r2, [r3, #8]
34017c1c:	693b      	ldr	r3, [r7, #16]
34017c1e:	601a      	str	r2, [r3, #0]
34017c20:	e039      	b.n	34017c96 <XSPI_ConfigCmd+0x36e>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
34017c22:	683b      	ldr	r3, [r7, #0]
34017c24:	69db      	ldr	r3, [r3, #28]
34017c26:	2b00      	cmp	r3, #0
34017c28:	d030      	beq.n	34017c8c <XSPI_ConfigCmd+0x364>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
34017c2a:	683b      	ldr	r3, [r7, #0]
34017c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34017c2e:	2b00      	cmp	r3, #0
34017c30:	d017      	beq.n	34017c62 <XSPI_ConfigCmd+0x33a>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
34017c32:	69bb      	ldr	r3, [r7, #24]
34017c34:	681b      	ldr	r3, [r3, #0]
34017c36:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
34017c3a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
34017c3e:	683a      	ldr	r2, [r7, #0]
34017c40:	69d1      	ldr	r1, [r2, #28]
34017c42:	683a      	ldr	r2, [r7, #0]
34017c44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
34017c46:	4311      	orrs	r1, r2
34017c48:	683a      	ldr	r2, [r7, #0]
34017c4a:	6a12      	ldr	r2, [r2, #32]
34017c4c:	4311      	orrs	r1, r2
34017c4e:	683a      	ldr	r2, [r7, #0]
34017c50:	6b92      	ldr	r2, [r2, #56]	@ 0x38
34017c52:	4311      	orrs	r1, r2
34017c54:	683a      	ldr	r2, [r7, #0]
34017c56:	6c12      	ldr	r2, [r2, #64]	@ 0x40
34017c58:	430a      	orrs	r2, r1
34017c5a:	431a      	orrs	r2, r3
34017c5c:	69bb      	ldr	r3, [r7, #24]
34017c5e:	601a      	str	r2, [r3, #0]
34017c60:	e00e      	b.n	34017c80 <XSPI_ConfigCmd+0x358>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
34017c62:	69bb      	ldr	r3, [r7, #24]
34017c64:	681b      	ldr	r3, [r3, #0]
34017c66:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
34017c6a:	683b      	ldr	r3, [r7, #0]
34017c6c:	69d9      	ldr	r1, [r3, #28]
34017c6e:	683b      	ldr	r3, [r7, #0]
34017c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34017c72:	4319      	orrs	r1, r3
34017c74:	683b      	ldr	r3, [r7, #0]
34017c76:	6a1b      	ldr	r3, [r3, #32]
34017c78:	430b      	orrs	r3, r1
34017c7a:	431a      	orrs	r2, r3
34017c7c:	69bb      	ldr	r3, [r7, #24]
34017c7e:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
34017c80:	687b      	ldr	r3, [r7, #4]
34017c82:	681b      	ldr	r3, [r3, #0]
34017c84:	683a      	ldr	r2, [r7, #0]
34017c86:	6992      	ldr	r2, [r2, #24]
34017c88:	649a      	str	r2, [r3, #72]	@ 0x48
34017c8a:	e004      	b.n	34017c96 <XSPI_ConfigCmd+0x36e>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
34017c8c:	2301      	movs	r3, #1
34017c8e:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
34017c90:	687b      	ldr	r3, [r7, #4]
34017c92:	2208      	movs	r2, #8
34017c94:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
34017c96:	7ffb      	ldrb	r3, [r7, #31]
}
34017c98:	4618      	mov	r0, r3
34017c9a:	3720      	adds	r7, #32
34017c9c:	46bd      	mov	sp, r7
34017c9e:	bd80      	pop	{r7, pc}

34017ca0 <CMW_CAMERA_GetDCMIPPHandle>:
static void CMW_CAMERA_PwrDown(void);
static int32_t CMW_CAMERA_SetPipe(DCMIPP_HandleTypeDef *hdcmipp, uint32_t pipe, CMW_DCMIPP_Conf_t *p_conf, uint32_t *pitch);
static int CMW_CAMERA_Probe_Sensor(CMW_Sensor_Init_t *initValues, CMW_Sensor_Name_t *sensorName);

DCMIPP_HandleTypeDef* CMW_CAMERA_GetDCMIPPHandle(void)
{
34017ca0:	b480      	push	{r7}
34017ca2:	af00      	add	r7, sp, #0
    return &hcamera_dcmipp;
34017ca4:	4b02      	ldr	r3, [pc, #8]	@ (34017cb0 <CMW_CAMERA_GetDCMIPPHandle+0x10>)
}
34017ca6:	4618      	mov	r0, r3
34017ca8:	46bd      	mov	sp, r7
34017caa:	f85d 7b04 	ldr.w	r7, [sp], #4
34017cae:	4770      	bx	lr
34017cb0:	34020b24 	.word	0x34020b24

34017cb4 <CMW_CAMERA_PIPE_VsyncEventCallback>:
 * @brief  Vsync Event callback on pipe
 * @param  Pipe  Pipe receiving the callback
 * @retval None
 */
__weak int CMW_CAMERA_PIPE_VsyncEventCallback(uint32_t pipe)
{
34017cb4:	b480      	push	{r7}
34017cb6:	b083      	sub	sp, #12
34017cb8:	af00      	add	r7, sp, #0
34017cba:	6078      	str	r0, [r7, #4]
  UNUSED(pipe);

  return HAL_OK;
34017cbc:	2300      	movs	r3, #0
}
34017cbe:	4618      	mov	r0, r3
34017cc0:	370c      	adds	r7, #12
34017cc2:	46bd      	mov	sp, r7
34017cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
34017cc8:	4770      	bx	lr

34017cca <CMW_CAMERA_PIPE_FrameEventCallback>:
 * @brief  Frame Event callback on pipe
 * @param  Pipe  Pipe receiving the callback
 * @retval None
 */
__weak int CMW_CAMERA_PIPE_FrameEventCallback(uint32_t pipe)
{
34017cca:	b480      	push	{r7}
34017ccc:	b083      	sub	sp, #12
34017cce:	af00      	add	r7, sp, #0
34017cd0:	6078      	str	r0, [r7, #4]
  UNUSED(pipe);

  return HAL_OK;
34017cd2:	2300      	movs	r3, #0
}
34017cd4:	4618      	mov	r0, r3
34017cd6:	370c      	adds	r7, #12
34017cd8:	46bd      	mov	sp, r7
34017cda:	f85d 7b04 	ldr.w	r7, [sp], #4
34017cde:	4770      	bx	lr

34017ce0 <HAL_DCMIPP_PIPE_VsyncEventCallback>:
 * @param  hdcmipp DCMIPP device handle
 *         Pipe    Pipe receiving the callback
 * @retval None
 */
void HAL_DCMIPP_PIPE_VsyncEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
34017ce0:	b580      	push	{r7, lr}
34017ce2:	b082      	sub	sp, #8
34017ce4:	af00      	add	r7, sp, #0
34017ce6:	6078      	str	r0, [r7, #4]
34017ce8:	6039      	str	r1, [r7, #0]
  UNUSED(hdcmipp);
  if(Camera_Drv.VsyncEventCallback != NULL)
34017cea:	4b08      	ldr	r3, [pc, #32]	@ (34017d0c <HAL_DCMIPP_PIPE_VsyncEventCallback+0x2c>)
34017cec:	691b      	ldr	r3, [r3, #16]
34017cee:	2b00      	cmp	r3, #0
34017cf0:	d004      	beq.n	34017cfc <HAL_DCMIPP_PIPE_VsyncEventCallback+0x1c>
  {
      Camera_Drv.VsyncEventCallback(&camera_bsp, Pipe);
34017cf2:	4b06      	ldr	r3, [pc, #24]	@ (34017d0c <HAL_DCMIPP_PIPE_VsyncEventCallback+0x2c>)
34017cf4:	691b      	ldr	r3, [r3, #16]
34017cf6:	6839      	ldr	r1, [r7, #0]
34017cf8:	4805      	ldr	r0, [pc, #20]	@ (34017d10 <HAL_DCMIPP_PIPE_VsyncEventCallback+0x30>)
34017cfa:	4798      	blx	r3
  }
  CMW_CAMERA_PIPE_VsyncEventCallback(Pipe);
34017cfc:	6838      	ldr	r0, [r7, #0]
34017cfe:	f7ff ffd9 	bl	34017cb4 <CMW_CAMERA_PIPE_VsyncEventCallback>
}
34017d02:	bf00      	nop
34017d04:	3708      	adds	r7, #8
34017d06:	46bd      	mov	sp, r7
34017d08:	bd80      	pop	{r7, pc}
34017d0a:	bf00      	nop
34017d0c:	34020b30 	.word	0x34020b30
34017d10:	34020b98 	.word	0x34020b98

34017d14 <HAL_DCMIPP_PIPE_FrameEventCallback>:
 * @param  hdcmipp DCMIPP device handle
 *         Pipe    Pipe receiving the callback
 * @retval None
 */
void HAL_DCMIPP_PIPE_FrameEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
34017d14:	b580      	push	{r7, lr}
34017d16:	b082      	sub	sp, #8
34017d18:	af00      	add	r7, sp, #0
34017d1a:	6078      	str	r0, [r7, #4]
34017d1c:	6039      	str	r1, [r7, #0]
  UNUSED(hdcmipp);
  if(Camera_Drv.FrameEventCallback != NULL)
34017d1e:	4b08      	ldr	r3, [pc, #32]	@ (34017d40 <HAL_DCMIPP_PIPE_FrameEventCallback+0x2c>)
34017d20:	695b      	ldr	r3, [r3, #20]
34017d22:	2b00      	cmp	r3, #0
34017d24:	d004      	beq.n	34017d30 <HAL_DCMIPP_PIPE_FrameEventCallback+0x1c>
  {
      Camera_Drv.FrameEventCallback(&camera_bsp, Pipe);
34017d26:	4b06      	ldr	r3, [pc, #24]	@ (34017d40 <HAL_DCMIPP_PIPE_FrameEventCallback+0x2c>)
34017d28:	695b      	ldr	r3, [r3, #20]
34017d2a:	6839      	ldr	r1, [r7, #0]
34017d2c:	4805      	ldr	r0, [pc, #20]	@ (34017d44 <HAL_DCMIPP_PIPE_FrameEventCallback+0x30>)
34017d2e:	4798      	blx	r3
  }
  CMW_CAMERA_PIPE_FrameEventCallback(Pipe);
34017d30:	6838      	ldr	r0, [r7, #0]
34017d32:	f7ff ffca 	bl	34017cca <CMW_CAMERA_PIPE_FrameEventCallback>
}
34017d36:	bf00      	nop
34017d38:	3708      	adds	r7, #8
34017d3a:	46bd      	mov	sp, r7
34017d3c:	bd80      	pop	{r7, pc}
34017d3e:	bf00      	nop
34017d40:	34020b30 	.word	0x34020b30
34017d44:	34020b98 	.word	0x34020b98

34017d48 <DMA2D_IRQHandler>:
                                   ctx->layers[0].size.height);
  assert(ret == HAL_OK);
}

void DMA2D_IRQHandler(void)
{
34017d48:	b580      	push	{r7, lr}
34017d4a:	af00      	add	r7, sp, #0
  HAL_DMA2D_IRQHandler(dma2d_current);
34017d4c:	4b03      	ldr	r3, [pc, #12]	@ (34017d5c <DMA2D_IRQHandler+0x14>)
34017d4e:	681b      	ldr	r3, [r3, #0]
34017d50:	4618      	mov	r0, r3
34017d52:	f7ed fcca 	bl	340056ea <HAL_DMA2D_IRQHandler>
}
34017d56:	bf00      	nop
34017d58:	bd80      	pop	{r7, pc}
34017d5a:	bf00      	nop
34017d5c:	34020cdc 	.word	0x34020cdc

34017d60 <spi_transfert_data_deinit>:
  ctx->len = w * h * 2;
  LCD_CS_LOW();
}

static void spi_transfert_data_deinit(struct scrl_spi_ctx *ctx)
{
34017d60:	b480      	push	{r7}
34017d62:	b083      	sub	sp, #12
34017d64:	af00      	add	r7, sp, #0
34017d66:	6078      	str	r0, [r7, #4]
  LCD_CS_HIGH();
34017d68:	4b04      	ldr	r3, [pc, #16]	@ (34017d7c <spi_transfert_data_deinit+0x1c>)
34017d6a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34017d6e:	619a      	str	r2, [r3, #24]
}
34017d70:	bf00      	nop
34017d72:	370c      	adds	r7, #12
34017d74:	46bd      	mov	sp, r7
34017d76:	f85d 7b04 	ldr.w	r7, [sp], #4
34017d7a:	4770      	bx	lr
34017d7c:	56020c00 	.word	0x56020c00

34017d80 <spi_transfert_data_chunck_start>:

static void spi_transfert_data_chunck_start(struct scrl_spi_ctx *ctx)
{
34017d80:	b580      	push	{r7, lr}
34017d82:	b084      	sub	sp, #16
34017d84:	af00      	add	r7, sp, #0
34017d86:	6078      	str	r0, [r7, #4]
  uint16_t size = MIN(ctx->len, 63 * 1024);
34017d88:	687b      	ldr	r3, [r7, #4]
34017d8a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34017d8e:	f5b3 4f7c 	cmp.w	r3, #64512	@ 0xfc00
34017d92:	bfa8      	it	ge
34017d94:	f44f 437c 	movge.w	r3, #64512	@ 0xfc00
34017d98:	81fb      	strh	r3, [r7, #14]
  int ret;

  ret = HAL_SPI_Transmit_DMA(&hspi, ctx->data, size);
34017d9a:	687b      	ldr	r3, [r7, #4]
34017d9c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34017da0:	89fa      	ldrh	r2, [r7, #14]
34017da2:	4619      	mov	r1, r3
34017da4:	4810      	ldr	r0, [pc, #64]	@ (34017de8 <spi_transfert_data_chunck_start+0x68>)
34017da6:	f7fd f893 	bl	34014ed0 <HAL_SPI_Transmit_DMA>
34017daa:	4603      	mov	r3, r0
34017dac:	60bb      	str	r3, [r7, #8]
  assert(ret == HAL_OK);
34017dae:	68bb      	ldr	r3, [r7, #8]
34017db0:	2b00      	cmp	r3, #0
34017db2:	d005      	beq.n	34017dc0 <spi_transfert_data_chunck_start+0x40>
34017db4:	4b0d      	ldr	r3, [pc, #52]	@ (34017dec <spi_transfert_data_chunck_start+0x6c>)
34017db6:	4a0e      	ldr	r2, [pc, #56]	@ (34017df0 <spi_transfert_data_chunck_start+0x70>)
34017db8:	219e      	movs	r1, #158	@ 0x9e
34017dba:	480e      	ldr	r0, [pc, #56]	@ (34017df4 <spi_transfert_data_chunck_start+0x74>)
34017dbc:	f003 faba 	bl	3401b334 <__assert_func>

  ctx->len -= size;
34017dc0:	687b      	ldr	r3, [r7, #4]
34017dc2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
34017dc6:	89fb      	ldrh	r3, [r7, #14]
34017dc8:	1ad2      	subs	r2, r2, r3
34017dca:	687b      	ldr	r3, [r7, #4]
34017dcc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  ctx->data += size;
34017dd0:	687b      	ldr	r3, [r7, #4]
34017dd2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34017dd6:	89fb      	ldrh	r3, [r7, #14]
34017dd8:	441a      	add	r2, r3
34017dda:	687b      	ldr	r3, [r7, #4]
34017ddc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
34017de0:	bf00      	nop
34017de2:	3710      	adds	r7, #16
34017de4:	46bd      	mov	sp, r7
34017de6:	bd80      	pop	{r7, pc}
34017de8:	34020d98 	.word	0x34020d98
34017dec:	3401ec50 	.word	0x3401ec50
34017df0:	3401fac4 	.word	0x3401fac4
34017df4:	3401ec60 	.word	0x3401ec60

34017df8 <HAL_SPI_TxCpltCallback>:
  ret = xSemaphoreGive(ctx->dma_sem);
  assert(ret == pdTRUE);
}
#else
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
34017df8:	b580      	push	{r7, lr}
34017dfa:	b084      	sub	sp, #16
34017dfc:	af00      	add	r7, sp, #0
34017dfe:	6078      	str	r0, [r7, #4]
  struct scrl_spi_ctx *ctx = &scrl_ctx;
34017e00:	4b0a      	ldr	r3, [pc, #40]	@ (34017e2c <HAL_SPI_TxCpltCallback+0x34>)
34017e02:	60fb      	str	r3, [r7, #12]

  if (ctx->len) {
34017e04:	68fb      	ldr	r3, [r7, #12]
34017e06:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34017e0a:	2b00      	cmp	r3, #0
34017e0c:	d003      	beq.n	34017e16 <HAL_SPI_TxCpltCallback+0x1e>
    spi_transfert_data_chunck_start(ctx);
34017e0e:	68f8      	ldr	r0, [r7, #12]
34017e10:	f7ff ffb6 	bl	34017d80 <spi_transfert_data_chunck_start>
  } else {
    spi_transfert_data_deinit(ctx);
    ctx->is_screen_ready_to_update = 1;
  }
}
34017e14:	e006      	b.n	34017e24 <HAL_SPI_TxCpltCallback+0x2c>
    spi_transfert_data_deinit(ctx);
34017e16:	68f8      	ldr	r0, [r7, #12]
34017e18:	f7ff ffa2 	bl	34017d60 <spi_transfert_data_deinit>
    ctx->is_screen_ready_to_update = 1;
34017e1c:	68fb      	ldr	r3, [r7, #12]
34017e1e:	2201      	movs	r2, #1
34017e20:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
}
34017e24:	bf00      	nop
34017e26:	3710      	adds	r7, #16
34017e28:	46bd      	mov	sp, r7
34017e2a:	bd80      	pop	{r7, pc}
34017e2c:	34020ce0 	.word	0x34020ce0

34017e30 <HAL_SPI_ErrorCallback>:
#endif

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
34017e30:	b580      	push	{r7, lr}
34017e32:	b082      	sub	sp, #8
34017e34:	af00      	add	r7, sp, #0
34017e36:	6078      	str	r0, [r7, #4]
  assert(0);
34017e38:	4b03      	ldr	r3, [pc, #12]	@ (34017e48 <HAL_SPI_ErrorCallback+0x18>)
34017e3a:	4a04      	ldr	r2, [pc, #16]	@ (34017e4c <HAL_SPI_ErrorCallback+0x1c>)
34017e3c:	f44f 7123 	mov.w	r1, #652	@ 0x28c
34017e40:	4803      	ldr	r0, [pc, #12]	@ (34017e50 <HAL_SPI_ErrorCallback+0x20>)
34017e42:	f003 fa77 	bl	3401b334 <__assert_func>
34017e46:	bf00      	nop
34017e48:	3401ece8 	.word	0x3401ece8
34017e4c:	3401fae4 	.word	0x3401fae4
34017e50:	3401ec60 	.word	0x3401ec60

34017e54 <SPI5_IRQHandler>:
}

void SPI5_IRQHandler(void)
{
34017e54:	b580      	push	{r7, lr}
34017e56:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
34017e58:	4802      	ldr	r0, [pc, #8]	@ (34017e64 <SPI5_IRQHandler+0x10>)
34017e5a:	f7fd fa17 	bl	3401528c <HAL_SPI_IRQHandler>
}
34017e5e:	bf00      	nop
34017e60:	bd80      	pop	{r7, pc}
34017e62:	bf00      	nop
34017e64:	34020d98 	.word	0x34020d98

34017e68 <HPDMA1_Channel12_IRQHandler>:

void HPDMA1_Channel12_IRQHandler(void)
{
34017e68:	b580      	push	{r7, lr}
34017e6a:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma);
34017e6c:	4802      	ldr	r0, [pc, #8]	@ (34017e78 <HPDMA1_Channel12_IRQHandler+0x10>)
34017e6e:	f7ed faa2 	bl	340053b6 <HAL_DMA_IRQHandler>
}
34017e72:	bf00      	nop
34017e74:	bd80      	pop	{r7, pc}
34017e76:	bf00      	nop
34017e78:	34020e28 	.word	0x34020e28

34017e7c <LL_Streng_len>:
  {
    return conf->addr_base.p + conf->offset_limit;
  }

  static inline uint32_t LL_Streng_len(const LL_Streng_TensorInitTypeDef *conf)
  {
34017e7c:	b480      	push	{r7}
34017e7e:	b083      	sub	sp, #12
34017e80:	af00      	add	r7, sp, #0
34017e82:	6078      	str	r0, [r7, #4]
    return conf->offset_end - conf->offset_start;
34017e84:	687b      	ldr	r3, [r7, #4]
34017e86:	68da      	ldr	r2, [r3, #12]
34017e88:	687b      	ldr	r3, [r7, #4]
34017e8a:	689b      	ldr	r3, [r3, #8]
34017e8c:	1ad3      	subs	r3, r2, r3
  }
34017e8e:	4618      	mov	r0, r3
34017e90:	370c      	adds	r7, #12
34017e92:	46bd      	mov	sp, r7
34017e94:	f85d 7b04 	ldr.w	r7, [sp], #4
34017e98:	4770      	bx	lr
	...

34017e9c <ll_aton_static_checks>:
 *  Used to exit from LL_Streng_Wait() in case epoch locks
 * @{
 */

static inline void ll_aton_static_checks(void)
{
34017e9c:	b580      	push	{r7, lr}
34017e9e:	b082      	sub	sp, #8
34017ea0:	af02      	add	r7, sp, #8
  static char done = 0;

  if (done != 0)
34017ea2:	4b27      	ldr	r3, [pc, #156]	@ (34017f40 <ll_aton_static_checks+0xa4>)
34017ea4:	781b      	ldrb	r3, [r3, #0]
34017ea6:	2b00      	cmp	r3, #0
34017ea8:	d146      	bne.n	34017f38 <ll_aton_static_checks+0x9c>
    return;
  done = 1;
34017eaa:	4b25      	ldr	r3, [pc, #148]	@ (34017f40 <ll_aton_static_checks+0xa4>)
34017eac:	2201      	movs	r2, #1
34017eae:	701a      	strb	r2, [r3, #0]
  LL_ATON_ASSERT(ATONN_CONST_SRCPORT(S, J, U, I, P) == __atonn_getSrcPortID(S, J, U, I, P))
#define ASSERT_ATONN_DSTPORT(S, J, U, I, P)                                                                            \
  LL_ATON_ASSERT(ATONN_CONST_DSTPORT(S, J, U, I, P) == __atonn_getDstPortID(S, J, U, I, P))

#if ATON_STRENG_NUM > 1
  ASSERT_ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0);
34017eb0:	2300      	movs	r3, #0
34017eb2:	9300      	str	r3, [sp, #0]
34017eb4:	2301      	movs	r3, #1
34017eb6:	2200      	movs	r2, #0
34017eb8:	2100      	movs	r1, #0
34017eba:	2000      	movs	r0, #0
34017ebc:	f001 fa56 	bl	3401936c <__atonn_getSrcPortID>
34017ec0:	4603      	mov	r3, r0
34017ec2:	2b01      	cmp	r3, #1
34017ec4:	d005      	beq.n	34017ed2 <ll_aton_static_checks+0x36>
34017ec6:	4b1f      	ldr	r3, [pc, #124]	@ (34017f44 <ll_aton_static_checks+0xa8>)
34017ec8:	4a1f      	ldr	r2, [pc, #124]	@ (34017f48 <ll_aton_static_checks+0xac>)
34017eca:	214c      	movs	r1, #76	@ 0x4c
34017ecc:	481f      	ldr	r0, [pc, #124]	@ (34017f4c <ll_aton_static_checks+0xb0>)
34017ece:	f003 fa31 	bl	3401b334 <__assert_func>
  ASSERT_ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0);
34017ed2:	2300      	movs	r3, #0
34017ed4:	9300      	str	r3, [sp, #0]
34017ed6:	2301      	movs	r3, #1
34017ed8:	2200      	movs	r2, #0
34017eda:	2100      	movs	r1, #0
34017edc:	2000      	movs	r0, #0
34017ede:	f001 fb35 	bl	3401954c <__atonn_getDstPortID>
34017ee2:	4603      	mov	r3, r0
34017ee4:	2b0c      	cmp	r3, #12
34017ee6:	d005      	beq.n	34017ef4 <ll_aton_static_checks+0x58>
34017ee8:	4b19      	ldr	r3, [pc, #100]	@ (34017f50 <ll_aton_static_checks+0xb4>)
34017eea:	4a17      	ldr	r2, [pc, #92]	@ (34017f48 <ll_aton_static_checks+0xac>)
34017eec:	214d      	movs	r1, #77	@ 0x4d
34017eee:	4817      	ldr	r0, [pc, #92]	@ (34017f4c <ll_aton_static_checks+0xb0>)
34017ef0:	f003 fa20 	bl	3401b334 <__assert_func>
#endif
#if ATON_STRENG_NUM > 2
  ASSERT_ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0);
34017ef4:	2300      	movs	r3, #0
34017ef6:	9300      	str	r3, [sp, #0]
34017ef8:	2302      	movs	r3, #2
34017efa:	2200      	movs	r2, #0
34017efc:	2100      	movs	r1, #0
34017efe:	2000      	movs	r0, #0
34017f00:	f001 fa34 	bl	3401936c <__atonn_getSrcPortID>
34017f04:	4603      	mov	r3, r0
34017f06:	2b02      	cmp	r3, #2
34017f08:	d005      	beq.n	34017f16 <ll_aton_static_checks+0x7a>
34017f0a:	4b12      	ldr	r3, [pc, #72]	@ (34017f54 <ll_aton_static_checks+0xb8>)
34017f0c:	4a0e      	ldr	r2, [pc, #56]	@ (34017f48 <ll_aton_static_checks+0xac>)
34017f0e:	2150      	movs	r1, #80	@ 0x50
34017f10:	480e      	ldr	r0, [pc, #56]	@ (34017f4c <ll_aton_static_checks+0xb0>)
34017f12:	f003 fa0f 	bl	3401b334 <__assert_func>
  ASSERT_ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0);
34017f16:	2300      	movs	r3, #0
34017f18:	9300      	str	r3, [sp, #0]
34017f1a:	2302      	movs	r3, #2
34017f1c:	2200      	movs	r2, #0
34017f1e:	2100      	movs	r1, #0
34017f20:	2000      	movs	r0, #0
34017f22:	f001 fb13 	bl	3401954c <__atonn_getDstPortID>
34017f26:	4603      	mov	r3, r0
34017f28:	2b10      	cmp	r3, #16
34017f2a:	d006      	beq.n	34017f3a <ll_aton_static_checks+0x9e>
34017f2c:	4b0a      	ldr	r3, [pc, #40]	@ (34017f58 <ll_aton_static_checks+0xbc>)
34017f2e:	4a06      	ldr	r2, [pc, #24]	@ (34017f48 <ll_aton_static_checks+0xac>)
34017f30:	2151      	movs	r1, #81	@ 0x51
34017f32:	4806      	ldr	r0, [pc, #24]	@ (34017f4c <ll_aton_static_checks+0xb0>)
34017f34:	f003 f9fe 	bl	3401b334 <__assert_func>
    return;
34017f38:	bf00      	nop

#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_EC_TRACE)

#undef ASSERT_ATONN_SRCPORT
#undef ASSERT_ATONN_DSTPORT
}
34017f3a:	46bd      	mov	sp, r7
34017f3c:	bd80      	pop	{r7, pc}
34017f3e:	bf00      	nop
34017f40:	34020eb0 	.word	0x34020eb0
34017f44:	3401ecf8 	.word	0x3401ecf8
34017f48:	3401fb0c 	.word	0x3401fb0c
34017f4c:	3401ed34 	.word	0x3401ed34
34017f50:	3401edc4 	.word	0x3401edc4
34017f54:	3401ee10 	.word	0x3401ee10
34017f58:	3401ee4c 	.word	0x3401ee4c

34017f5c <LL_ATON_Init>:
/**
 * @brief  ATON global initialization. Initializes clocks and bus interfaces. Must be called before anything else
 * @retval Always zero
 */
int LL_ATON_Init(void)
{
34017f5c:	b590      	push	{r4, r7, lr}
34017f5e:	b08b      	sub	sp, #44	@ 0x2c
34017f60:	af08      	add	r7, sp, #32
  uint32_t t;
  int i;

  ll_aton_static_checks();
34017f62:	f7ff ff9b 	bl	34017e9c <ll_aton_static_checks>

  /* Clear pipeline */
  t = ATON_CLKCTRL_CTRL_GET(0);
34017f66:	4b97      	ldr	r3, [pc, #604]	@ (340181c4 <LL_ATON_Init+0x268>)
34017f68:	681b      	ldr	r3, [r3, #0]
34017f6a:	607b      	str	r3, [r7, #4]
  t = ATON_CLKCTRL_CTRL_SET_CLR(t, 1);
34017f6c:	687b      	ldr	r3, [r7, #4]
34017f6e:	f043 0302 	orr.w	r3, r3, #2
34017f72:	607b      	str	r3, [r7, #4]
  ATON_CLKCTRL_CTRL_SET(0, t);
34017f74:	4a93      	ldr	r2, [pc, #588]	@ (340181c4 <LL_ATON_Init+0x268>)
34017f76:	687b      	ldr	r3, [r7, #4]
34017f78:	6013      	str	r3, [r2, #0]

  /* Enable all ATON clocks */
  ATON_CLKCTRL_CTRL_SET(0, 1);
34017f7a:	4b92      	ldr	r3, [pc, #584]	@ (340181c4 <LL_ATON_Init+0x268>)
34017f7c:	2201      	movs	r2, #1
34017f7e:	601a      	str	r2, [r3, #0]
  ATON_CLKCTRL_AGATES0_SET(0, 0xffffffff);
34017f80:	4b91      	ldr	r3, [pc, #580]	@ (340181c8 <LL_ATON_Init+0x26c>)
34017f82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
34017f86:	601a      	str	r2, [r3, #0]
  ATON_CLKCTRL_AGATES1_SET(0, 0xffffffff);
34017f88:	4b90      	ldr	r3, [pc, #576]	@ (340181cc <LL_ATON_Init+0x270>)
34017f8a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
34017f8e:	601a      	str	r2, [r3, #0]

#if (LL_ATON_ENABLE_CLOCK_GATING == 1)
#if (LL_ATON_PLATFORM == LL_ATON_PLAT_EC_TRACE)
  ATON_CLKCTRL_BGATES_SET(0, (1 << ATON_EPOCHCTRL_CLKB_CLK(0)));
#else
  ATON_CLKCTRL_BGATES_SET(0, 0x0);
34017f90:	4b8f      	ldr	r3, [pc, #572]	@ (340181d0 <LL_ATON_Init+0x274>)
34017f92:	2200      	movs	r2, #0
34017f94:	601a      	str	r2, [r3, #0]
#ifdef ATON_CLKCTRL_BGATES1_OFFSET
  ATON_CLKCTRL_BGATES1_SET(0, 0xffffffff);
#endif

  /* Check that RTL and ATON.h match. Only check first unit */
  ASSERT_UNITS_VERS_W_MSG(STRENG, t);
34017f96:	4b8f      	ldr	r3, [pc, #572]	@ (340181d4 <LL_ATON_Init+0x278>)
34017f98:	681b      	ldr	r3, [r3, #0]
34017f9a:	607b      	str	r3, [r7, #4]
34017f9c:	687b      	ldr	r3, [r7, #4]
34017f9e:	2b00      	cmp	r3, #0
34017fa0:	d0f9      	beq.n	34017f96 <LL_ATON_Init+0x3a>
34017fa2:	687b      	ldr	r3, [r7, #4]
34017fa4:	b2db      	uxtb	r3, r3
34017fa6:	2b01      	cmp	r3, #1
34017fa8:	d10a      	bne.n	34017fc0 <LL_ATON_Init+0x64>
34017faa:	687b      	ldr	r3, [r7, #4]
34017fac:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34017fb0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
34017fb4:	d104      	bne.n	34017fc0 <LL_ATON_Init+0x64>
34017fb6:	687b      	ldr	r3, [r7, #4]
34017fb8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34017fbc:	2b00      	cmp	r3, #0
34017fbe:	d02f      	beq.n	34018020 <LL_ATON_Init+0xc4>
34017fc0:	f004 fbf4 	bl	3401c7ac <__errno>
34017fc4:	4603      	mov	r3, r0
34017fc6:	681b      	ldr	r3, [r3, #0]
34017fc8:	2b00      	cmp	r3, #0
34017fca:	d008      	beq.n	34017fde <LL_ATON_Init+0x82>
34017fcc:	f004 fbee 	bl	3401c7ac <__errno>
34017fd0:	4603      	mov	r3, r0
34017fd2:	681b      	ldr	r3, [r3, #0]
34017fd4:	4618      	mov	r0, r3
34017fd6:	f004 fb83 	bl	3401c6e0 <strerror>
34017fda:	4603      	mov	r3, r0
34017fdc:	e000      	b.n	34017fe0 <LL_ATON_Init+0x84>
34017fde:	4b7e      	ldr	r3, [pc, #504]	@ (340181d8 <LL_ATON_Init+0x27c>)
34017fe0:	687a      	ldr	r2, [r7, #4]
34017fe2:	b2d2      	uxtb	r2, r2
34017fe4:	6879      	ldr	r1, [r7, #4]
34017fe6:	0b09      	lsrs	r1, r1, #12
34017fe8:	f001 010f 	and.w	r1, r1, #15
34017fec:	6878      	ldr	r0, [r7, #4]
34017fee:	0a00      	lsrs	r0, r0, #8
34017ff0:	f000 000f 	and.w	r0, r0, #15
34017ff4:	2400      	movs	r4, #0
34017ff6:	9406      	str	r4, [sp, #24]
34017ff8:	2405      	movs	r4, #5
34017ffa:	9405      	str	r4, [sp, #20]
34017ffc:	2401      	movs	r4, #1
34017ffe:	9404      	str	r4, [sp, #16]
34018000:	9003      	str	r0, [sp, #12]
34018002:	9102      	str	r1, [sp, #8]
34018004:	9201      	str	r2, [sp, #4]
34018006:	4a75      	ldr	r2, [pc, #468]	@ (340181dc <LL_ATON_Init+0x280>)
34018008:	9200      	str	r2, [sp, #0]
3401800a:	22c7      	movs	r2, #199	@ 0xc7
3401800c:	4974      	ldr	r1, [pc, #464]	@ (340181e0 <LL_ATON_Init+0x284>)
3401800e:	4875      	ldr	r0, [pc, #468]	@ (340181e4 <LL_ATON_Init+0x288>)
34018010:	f004 f830 	bl	3401c074 <iprintf>
34018014:	4b74      	ldr	r3, [pc, #464]	@ (340181e8 <LL_ATON_Init+0x28c>)
34018016:	4a75      	ldr	r2, [pc, #468]	@ (340181ec <LL_ATON_Init+0x290>)
34018018:	21c7      	movs	r1, #199	@ 0xc7
3401801a:	4871      	ldr	r0, [pc, #452]	@ (340181e0 <LL_ATON_Init+0x284>)
3401801c:	f003 f98a 	bl	3401b334 <__assert_func>

#ifdef ATON_CONVACC_NUM
  ASSERT_UNITS_VERS_W_MSG(CONVACC, t);
34018020:	4b73      	ldr	r3, [pc, #460]	@ (340181f0 <LL_ATON_Init+0x294>)
34018022:	681b      	ldr	r3, [r3, #0]
34018024:	607b      	str	r3, [r7, #4]
34018026:	687b      	ldr	r3, [r7, #4]
34018028:	2b00      	cmp	r3, #0
3401802a:	d0f9      	beq.n	34018020 <LL_ATON_Init+0xc4>
3401802c:	687b      	ldr	r3, [r7, #4]
3401802e:	b2db      	uxtb	r3, r3
34018030:	2b17      	cmp	r3, #23
34018032:	d10b      	bne.n	3401804c <LL_ATON_Init+0xf0>
34018034:	687b      	ldr	r3, [r7, #4]
34018036:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
3401803a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
3401803e:	d105      	bne.n	3401804c <LL_ATON_Init+0xf0>
34018040:	687b      	ldr	r3, [r7, #4]
34018042:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34018046:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3401804a:	d02f      	beq.n	340180ac <LL_ATON_Init+0x150>
3401804c:	f004 fbae 	bl	3401c7ac <__errno>
34018050:	4603      	mov	r3, r0
34018052:	681b      	ldr	r3, [r3, #0]
34018054:	2b00      	cmp	r3, #0
34018056:	d008      	beq.n	3401806a <LL_ATON_Init+0x10e>
34018058:	f004 fba8 	bl	3401c7ac <__errno>
3401805c:	4603      	mov	r3, r0
3401805e:	681b      	ldr	r3, [r3, #0]
34018060:	4618      	mov	r0, r3
34018062:	f004 fb3d 	bl	3401c6e0 <strerror>
34018066:	4603      	mov	r3, r0
34018068:	e000      	b.n	3401806c <LL_ATON_Init+0x110>
3401806a:	4b5b      	ldr	r3, [pc, #364]	@ (340181d8 <LL_ATON_Init+0x27c>)
3401806c:	687a      	ldr	r2, [r7, #4]
3401806e:	b2d2      	uxtb	r2, r2
34018070:	6879      	ldr	r1, [r7, #4]
34018072:	0b09      	lsrs	r1, r1, #12
34018074:	f001 010f 	and.w	r1, r1, #15
34018078:	6878      	ldr	r0, [r7, #4]
3401807a:	0a00      	lsrs	r0, r0, #8
3401807c:	f000 000f 	and.w	r0, r0, #15
34018080:	2401      	movs	r4, #1
34018082:	9406      	str	r4, [sp, #24]
34018084:	2405      	movs	r4, #5
34018086:	9405      	str	r4, [sp, #20]
34018088:	2417      	movs	r4, #23
3401808a:	9404      	str	r4, [sp, #16]
3401808c:	9003      	str	r0, [sp, #12]
3401808e:	9102      	str	r1, [sp, #8]
34018090:	9201      	str	r2, [sp, #4]
34018092:	4a58      	ldr	r2, [pc, #352]	@ (340181f4 <LL_ATON_Init+0x298>)
34018094:	9200      	str	r2, [sp, #0]
34018096:	22ca      	movs	r2, #202	@ 0xca
34018098:	4951      	ldr	r1, [pc, #324]	@ (340181e0 <LL_ATON_Init+0x284>)
3401809a:	4852      	ldr	r0, [pc, #328]	@ (340181e4 <LL_ATON_Init+0x288>)
3401809c:	f003 ffea 	bl	3401c074 <iprintf>
340180a0:	4b51      	ldr	r3, [pc, #324]	@ (340181e8 <LL_ATON_Init+0x28c>)
340180a2:	4a52      	ldr	r2, [pc, #328]	@ (340181ec <LL_ATON_Init+0x290>)
340180a4:	21ca      	movs	r1, #202	@ 0xca
340180a6:	484e      	ldr	r0, [pc, #312]	@ (340181e0 <LL_ATON_Init+0x284>)
340180a8:	f003 f944 	bl	3401b334 <__assert_func>
#endif

#ifdef ATON_POOL_NUM
  ASSERT_UNITS_VERS_W_MSG(POOL, t);
340180ac:	4b52      	ldr	r3, [pc, #328]	@ (340181f8 <LL_ATON_Init+0x29c>)
340180ae:	681b      	ldr	r3, [r3, #0]
340180b0:	607b      	str	r3, [r7, #4]
340180b2:	687b      	ldr	r3, [r7, #4]
340180b4:	2b00      	cmp	r3, #0
340180b6:	d0f9      	beq.n	340180ac <LL_ATON_Init+0x150>
340180b8:	687b      	ldr	r3, [r7, #4]
340180ba:	b2db      	uxtb	r3, r3
340180bc:	2b1c      	cmp	r3, #28
340180be:	d10b      	bne.n	340180d8 <LL_ATON_Init+0x17c>
340180c0:	687b      	ldr	r3, [r7, #4]
340180c2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
340180c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
340180ca:	d105      	bne.n	340180d8 <LL_ATON_Init+0x17c>
340180cc:	687b      	ldr	r3, [r7, #4]
340180ce:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
340180d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
340180d6:	d02f      	beq.n	34018138 <LL_ATON_Init+0x1dc>
340180d8:	f004 fb68 	bl	3401c7ac <__errno>
340180dc:	4603      	mov	r3, r0
340180de:	681b      	ldr	r3, [r3, #0]
340180e0:	2b00      	cmp	r3, #0
340180e2:	d008      	beq.n	340180f6 <LL_ATON_Init+0x19a>
340180e4:	f004 fb62 	bl	3401c7ac <__errno>
340180e8:	4603      	mov	r3, r0
340180ea:	681b      	ldr	r3, [r3, #0]
340180ec:	4618      	mov	r0, r3
340180ee:	f004 faf7 	bl	3401c6e0 <strerror>
340180f2:	4603      	mov	r3, r0
340180f4:	e000      	b.n	340180f8 <LL_ATON_Init+0x19c>
340180f6:	4b38      	ldr	r3, [pc, #224]	@ (340181d8 <LL_ATON_Init+0x27c>)
340180f8:	687a      	ldr	r2, [r7, #4]
340180fa:	b2d2      	uxtb	r2, r2
340180fc:	6879      	ldr	r1, [r7, #4]
340180fe:	0b09      	lsrs	r1, r1, #12
34018100:	f001 010f 	and.w	r1, r1, #15
34018104:	6878      	ldr	r0, [r7, #4]
34018106:	0a00      	lsrs	r0, r0, #8
34018108:	f000 000f 	and.w	r0, r0, #15
3401810c:	2401      	movs	r4, #1
3401810e:	9406      	str	r4, [sp, #24]
34018110:	2401      	movs	r4, #1
34018112:	9405      	str	r4, [sp, #20]
34018114:	241c      	movs	r4, #28
34018116:	9404      	str	r4, [sp, #16]
34018118:	9003      	str	r0, [sp, #12]
3401811a:	9102      	str	r1, [sp, #8]
3401811c:	9201      	str	r2, [sp, #4]
3401811e:	4a37      	ldr	r2, [pc, #220]	@ (340181fc <LL_ATON_Init+0x2a0>)
34018120:	9200      	str	r2, [sp, #0]
34018122:	22ce      	movs	r2, #206	@ 0xce
34018124:	492e      	ldr	r1, [pc, #184]	@ (340181e0 <LL_ATON_Init+0x284>)
34018126:	482f      	ldr	r0, [pc, #188]	@ (340181e4 <LL_ATON_Init+0x288>)
34018128:	f003 ffa4 	bl	3401c074 <iprintf>
3401812c:	4b2e      	ldr	r3, [pc, #184]	@ (340181e8 <LL_ATON_Init+0x28c>)
3401812e:	4a2f      	ldr	r2, [pc, #188]	@ (340181ec <LL_ATON_Init+0x290>)
34018130:	21ce      	movs	r1, #206	@ 0xce
34018132:	482b      	ldr	r0, [pc, #172]	@ (340181e0 <LL_ATON_Init+0x284>)
34018134:	f003 f8fe 	bl	3401b334 <__assert_func>
#endif

#ifdef ATON_ARITH_NUM
  ASSERT_UNITS_VERS_W_MSG(ARITH, t);
34018138:	4b31      	ldr	r3, [pc, #196]	@ (34018200 <LL_ATON_Init+0x2a4>)
3401813a:	681b      	ldr	r3, [r3, #0]
3401813c:	607b      	str	r3, [r7, #4]
3401813e:	687b      	ldr	r3, [r7, #4]
34018140:	2b00      	cmp	r3, #0
34018142:	d0f9      	beq.n	34018138 <LL_ATON_Init+0x1dc>
34018144:	687b      	ldr	r3, [r7, #4]
34018146:	b2db      	uxtb	r3, r3
34018148:	2b1a      	cmp	r3, #26
3401814a:	d10a      	bne.n	34018162 <LL_ATON_Init+0x206>
3401814c:	687b      	ldr	r3, [r7, #4]
3401814e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34018152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34018156:	d104      	bne.n	34018162 <LL_ATON_Init+0x206>
34018158:	687b      	ldr	r3, [r7, #4]
3401815a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
3401815e:	2b00      	cmp	r3, #0
34018160:	d052      	beq.n	34018208 <LL_ATON_Init+0x2ac>
34018162:	f004 fb23 	bl	3401c7ac <__errno>
34018166:	4603      	mov	r3, r0
34018168:	681b      	ldr	r3, [r3, #0]
3401816a:	2b00      	cmp	r3, #0
3401816c:	d008      	beq.n	34018180 <LL_ATON_Init+0x224>
3401816e:	f004 fb1d 	bl	3401c7ac <__errno>
34018172:	4603      	mov	r3, r0
34018174:	681b      	ldr	r3, [r3, #0]
34018176:	4618      	mov	r0, r3
34018178:	f004 fab2 	bl	3401c6e0 <strerror>
3401817c:	4603      	mov	r3, r0
3401817e:	e000      	b.n	34018182 <LL_ATON_Init+0x226>
34018180:	4b15      	ldr	r3, [pc, #84]	@ (340181d8 <LL_ATON_Init+0x27c>)
34018182:	687a      	ldr	r2, [r7, #4]
34018184:	b2d2      	uxtb	r2, r2
34018186:	6879      	ldr	r1, [r7, #4]
34018188:	0b09      	lsrs	r1, r1, #12
3401818a:	f001 010f 	and.w	r1, r1, #15
3401818e:	6878      	ldr	r0, [r7, #4]
34018190:	0a00      	lsrs	r0, r0, #8
34018192:	f000 000f 	and.w	r0, r0, #15
34018196:	2400      	movs	r4, #0
34018198:	9406      	str	r4, [sp, #24]
3401819a:	2401      	movs	r4, #1
3401819c:	9405      	str	r4, [sp, #20]
3401819e:	241a      	movs	r4, #26
340181a0:	9404      	str	r4, [sp, #16]
340181a2:	9003      	str	r0, [sp, #12]
340181a4:	9102      	str	r1, [sp, #8]
340181a6:	9201      	str	r2, [sp, #4]
340181a8:	4a16      	ldr	r2, [pc, #88]	@ (34018204 <LL_ATON_Init+0x2a8>)
340181aa:	9200      	str	r2, [sp, #0]
340181ac:	22d2      	movs	r2, #210	@ 0xd2
340181ae:	490c      	ldr	r1, [pc, #48]	@ (340181e0 <LL_ATON_Init+0x284>)
340181b0:	480c      	ldr	r0, [pc, #48]	@ (340181e4 <LL_ATON_Init+0x288>)
340181b2:	f003 ff5f 	bl	3401c074 <iprintf>
340181b6:	4b0c      	ldr	r3, [pc, #48]	@ (340181e8 <LL_ATON_Init+0x28c>)
340181b8:	4a0c      	ldr	r2, [pc, #48]	@ (340181ec <LL_ATON_Init+0x290>)
340181ba:	21d2      	movs	r1, #210	@ 0xd2
340181bc:	4808      	ldr	r0, [pc, #32]	@ (340181e0 <LL_ATON_Init+0x284>)
340181be:	f003 f8b9 	bl	3401b334 <__assert_func>
340181c2:	bf00      	nop
340181c4:	580e0000 	.word	0x580e0000
340181c8:	580e0008 	.word	0x580e0008
340181cc:	580e000c 	.word	0x580e000c
340181d0:	580e0010 	.word	0x580e0010
340181d4:	580e5004 	.word	0x580e5004
340181d8:	3401ee98 	.word	0x3401ee98
340181dc:	3401ef04 	.word	0x3401ef04
340181e0:	3401ed34 	.word	0x3401ed34
340181e4:	3401eea0 	.word	0x3401eea0
340181e8:	3401ef0c 	.word	0x3401ef0c
340181ec:	3401fafc 	.word	0x3401fafc
340181f0:	580ef004 	.word	0x580ef004
340181f4:	3401ef10 	.word	0x3401ef10
340181f8:	580fb004 	.word	0x580fb004
340181fc:	3401ef18 	.word	0x3401ef18
34018200:	580f7004 	.word	0x580f7004
34018204:	3401ef20 	.word	0x3401ef20
#endif

#ifdef ATON_ACTIV_NUM
  ASSERT_UNITS_VERS_W_MSG(ACTIV, t);
34018208:	4b9e      	ldr	r3, [pc, #632]	@ (34018484 <LL_ATON_Init+0x528>)
3401820a:	681b      	ldr	r3, [r3, #0]
3401820c:	607b      	str	r3, [r7, #4]
3401820e:	687b      	ldr	r3, [r7, #4]
34018210:	2b00      	cmp	r3, #0
34018212:	d0f9      	beq.n	34018208 <LL_ATON_Init+0x2ac>
34018214:	687b      	ldr	r3, [r7, #4]
34018216:	b2db      	uxtb	r3, r3
34018218:	2b1b      	cmp	r3, #27
3401821a:	d10b      	bne.n	34018234 <LL_ATON_Init+0x2d8>
3401821c:	687b      	ldr	r3, [r7, #4]
3401821e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34018222:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34018226:	d105      	bne.n	34018234 <LL_ATON_Init+0x2d8>
34018228:	687b      	ldr	r3, [r7, #4]
3401822a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
3401822e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34018232:	d02f      	beq.n	34018294 <LL_ATON_Init+0x338>
34018234:	f004 faba 	bl	3401c7ac <__errno>
34018238:	4603      	mov	r3, r0
3401823a:	681b      	ldr	r3, [r3, #0]
3401823c:	2b00      	cmp	r3, #0
3401823e:	d008      	beq.n	34018252 <LL_ATON_Init+0x2f6>
34018240:	f004 fab4 	bl	3401c7ac <__errno>
34018244:	4603      	mov	r3, r0
34018246:	681b      	ldr	r3, [r3, #0]
34018248:	4618      	mov	r0, r3
3401824a:	f004 fa49 	bl	3401c6e0 <strerror>
3401824e:	4603      	mov	r3, r0
34018250:	e000      	b.n	34018254 <LL_ATON_Init+0x2f8>
34018252:	4b8d      	ldr	r3, [pc, #564]	@ (34018488 <LL_ATON_Init+0x52c>)
34018254:	687a      	ldr	r2, [r7, #4]
34018256:	b2d2      	uxtb	r2, r2
34018258:	6879      	ldr	r1, [r7, #4]
3401825a:	0b09      	lsrs	r1, r1, #12
3401825c:	f001 010f 	and.w	r1, r1, #15
34018260:	6878      	ldr	r0, [r7, #4]
34018262:	0a00      	lsrs	r0, r0, #8
34018264:	f000 000f 	and.w	r0, r0, #15
34018268:	2401      	movs	r4, #1
3401826a:	9406      	str	r4, [sp, #24]
3401826c:	2401      	movs	r4, #1
3401826e:	9405      	str	r4, [sp, #20]
34018270:	241b      	movs	r4, #27
34018272:	9404      	str	r4, [sp, #16]
34018274:	9003      	str	r0, [sp, #12]
34018276:	9102      	str	r1, [sp, #8]
34018278:	9201      	str	r2, [sp, #4]
3401827a:	4a84      	ldr	r2, [pc, #528]	@ (3401848c <LL_ATON_Init+0x530>)
3401827c:	9200      	str	r2, [sp, #0]
3401827e:	22d6      	movs	r2, #214	@ 0xd6
34018280:	4983      	ldr	r1, [pc, #524]	@ (34018490 <LL_ATON_Init+0x534>)
34018282:	4884      	ldr	r0, [pc, #528]	@ (34018494 <LL_ATON_Init+0x538>)
34018284:	f003 fef6 	bl	3401c074 <iprintf>
34018288:	4b83      	ldr	r3, [pc, #524]	@ (34018498 <LL_ATON_Init+0x53c>)
3401828a:	4a84      	ldr	r2, [pc, #528]	@ (3401849c <LL_ATON_Init+0x540>)
3401828c:	21d6      	movs	r1, #214	@ 0xd6
3401828e:	4880      	ldr	r0, [pc, #512]	@ (34018490 <LL_ATON_Init+0x534>)
34018290:	f003 f850 	bl	3401b334 <__assert_func>
#endif

#ifdef ATON_DECUN_NUM
  ASSERT_UNITS_VERS_W_MSG(DECUN, t);
34018294:	4b82      	ldr	r3, [pc, #520]	@ (340184a0 <LL_ATON_Init+0x544>)
34018296:	681b      	ldr	r3, [r3, #0]
34018298:	607b      	str	r3, [r7, #4]
3401829a:	687b      	ldr	r3, [r7, #4]
3401829c:	2b00      	cmp	r3, #0
3401829e:	d0f9      	beq.n	34018294 <LL_ATON_Init+0x338>
340182a0:	687b      	ldr	r3, [r7, #4]
340182a2:	b2db      	uxtb	r3, r3
340182a4:	2b19      	cmp	r3, #25
340182a6:	d10b      	bne.n	340182c0 <LL_ATON_Init+0x364>
340182a8:	687b      	ldr	r3, [r7, #4]
340182aa:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
340182ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
340182b2:	d105      	bne.n	340182c0 <LL_ATON_Init+0x364>
340182b4:	687b      	ldr	r3, [r7, #4]
340182b6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
340182ba:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
340182be:	d02f      	beq.n	34018320 <LL_ATON_Init+0x3c4>
340182c0:	f004 fa74 	bl	3401c7ac <__errno>
340182c4:	4603      	mov	r3, r0
340182c6:	681b      	ldr	r3, [r3, #0]
340182c8:	2b00      	cmp	r3, #0
340182ca:	d008      	beq.n	340182de <LL_ATON_Init+0x382>
340182cc:	f004 fa6e 	bl	3401c7ac <__errno>
340182d0:	4603      	mov	r3, r0
340182d2:	681b      	ldr	r3, [r3, #0]
340182d4:	4618      	mov	r0, r3
340182d6:	f004 fa03 	bl	3401c6e0 <strerror>
340182da:	4603      	mov	r3, r0
340182dc:	e000      	b.n	340182e0 <LL_ATON_Init+0x384>
340182de:	4b6a      	ldr	r3, [pc, #424]	@ (34018488 <LL_ATON_Init+0x52c>)
340182e0:	687a      	ldr	r2, [r7, #4]
340182e2:	b2d2      	uxtb	r2, r2
340182e4:	6879      	ldr	r1, [r7, #4]
340182e6:	0b09      	lsrs	r1, r1, #12
340182e8:	f001 010f 	and.w	r1, r1, #15
340182ec:	6878      	ldr	r0, [r7, #4]
340182ee:	0a00      	lsrs	r0, r0, #8
340182f0:	f000 000f 	and.w	r0, r0, #15
340182f4:	240a      	movs	r4, #10
340182f6:	9406      	str	r4, [sp, #24]
340182f8:	2401      	movs	r4, #1
340182fa:	9405      	str	r4, [sp, #20]
340182fc:	2419      	movs	r4, #25
340182fe:	9404      	str	r4, [sp, #16]
34018300:	9003      	str	r0, [sp, #12]
34018302:	9102      	str	r1, [sp, #8]
34018304:	9201      	str	r2, [sp, #4]
34018306:	4a67      	ldr	r2, [pc, #412]	@ (340184a4 <LL_ATON_Init+0x548>)
34018308:	9200      	str	r2, [sp, #0]
3401830a:	22da      	movs	r2, #218	@ 0xda
3401830c:	4960      	ldr	r1, [pc, #384]	@ (34018490 <LL_ATON_Init+0x534>)
3401830e:	4861      	ldr	r0, [pc, #388]	@ (34018494 <LL_ATON_Init+0x538>)
34018310:	f003 feb0 	bl	3401c074 <iprintf>
34018314:	4b60      	ldr	r3, [pc, #384]	@ (34018498 <LL_ATON_Init+0x53c>)
34018316:	4a61      	ldr	r2, [pc, #388]	@ (3401849c <LL_ATON_Init+0x540>)
34018318:	21da      	movs	r1, #218	@ 0xda
3401831a:	485d      	ldr	r0, [pc, #372]	@ (34018490 <LL_ATON_Init+0x534>)
3401831c:	f003 f80a 	bl	3401b334 <__assert_func>
#endif

#ifdef ATON_EPOCHCTRL_VERSION_TYPE_DT
  ASSERT_UNITS_VERS_W_MSG(EPOCHCTRL, t);
34018320:	4b61      	ldr	r3, [pc, #388]	@ (340184a8 <LL_ATON_Init+0x54c>)
34018322:	681b      	ldr	r3, [r3, #0]
34018324:	607b      	str	r3, [r7, #4]
34018326:	687b      	ldr	r3, [r7, #4]
34018328:	2b00      	cmp	r3, #0
3401832a:	d0f9      	beq.n	34018320 <LL_ATON_Init+0x3c4>
3401832c:	687b      	ldr	r3, [r7, #4]
3401832e:	b2db      	uxtb	r3, r3
34018330:	2b21      	cmp	r3, #33	@ 0x21
34018332:	d10b      	bne.n	3401834c <LL_ATON_Init+0x3f0>
34018334:	687b      	ldr	r3, [r7, #4]
34018336:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
3401833a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3401833e:	d105      	bne.n	3401834c <LL_ATON_Init+0x3f0>
34018340:	687b      	ldr	r3, [r7, #4]
34018342:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34018346:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3401834a:	d02f      	beq.n	340183ac <LL_ATON_Init+0x450>
3401834c:	f004 fa2e 	bl	3401c7ac <__errno>
34018350:	4603      	mov	r3, r0
34018352:	681b      	ldr	r3, [r3, #0]
34018354:	2b00      	cmp	r3, #0
34018356:	d008      	beq.n	3401836a <LL_ATON_Init+0x40e>
34018358:	f004 fa28 	bl	3401c7ac <__errno>
3401835c:	4603      	mov	r3, r0
3401835e:	681b      	ldr	r3, [r3, #0]
34018360:	4618      	mov	r0, r3
34018362:	f004 f9bd 	bl	3401c6e0 <strerror>
34018366:	4603      	mov	r3, r0
34018368:	e000      	b.n	3401836c <LL_ATON_Init+0x410>
3401836a:	4b47      	ldr	r3, [pc, #284]	@ (34018488 <LL_ATON_Init+0x52c>)
3401836c:	687a      	ldr	r2, [r7, #4]
3401836e:	b2d2      	uxtb	r2, r2
34018370:	6879      	ldr	r1, [r7, #4]
34018372:	0b09      	lsrs	r1, r1, #12
34018374:	f001 010f 	and.w	r1, r1, #15
34018378:	6878      	ldr	r0, [r7, #4]
3401837a:	0a00      	lsrs	r0, r0, #8
3401837c:	f000 000f 	and.w	r0, r0, #15
34018380:	2401      	movs	r4, #1
34018382:	9406      	str	r4, [sp, #24]
34018384:	2401      	movs	r4, #1
34018386:	9405      	str	r4, [sp, #20]
34018388:	2421      	movs	r4, #33	@ 0x21
3401838a:	9404      	str	r4, [sp, #16]
3401838c:	9003      	str	r0, [sp, #12]
3401838e:	9102      	str	r1, [sp, #8]
34018390:	9201      	str	r2, [sp, #4]
34018392:	4a46      	ldr	r2, [pc, #280]	@ (340184ac <LL_ATON_Init+0x550>)
34018394:	9200      	str	r2, [sp, #0]
34018396:	22de      	movs	r2, #222	@ 0xde
34018398:	493d      	ldr	r1, [pc, #244]	@ (34018490 <LL_ATON_Init+0x534>)
3401839a:	483e      	ldr	r0, [pc, #248]	@ (34018494 <LL_ATON_Init+0x538>)
3401839c:	f003 fe6a 	bl	3401c074 <iprintf>
340183a0:	4b3d      	ldr	r3, [pc, #244]	@ (34018498 <LL_ATON_Init+0x53c>)
340183a2:	4a3e      	ldr	r2, [pc, #248]	@ (3401849c <LL_ATON_Init+0x540>)
340183a4:	21de      	movs	r1, #222	@ 0xde
340183a6:	483a      	ldr	r0, [pc, #232]	@ (34018490 <LL_ATON_Init+0x534>)
340183a8:	f002 ffc4 	bl	3401b334 <__assert_func>
#endif

#ifdef ATON_RECBUF_VERSION_TYPE_DT
  ASSERT_UNITS_VERS_W_MSG(RECBUF, t);
340183ac:	4b40      	ldr	r3, [pc, #256]	@ (340184b0 <LL_ATON_Init+0x554>)
340183ae:	681b      	ldr	r3, [r3, #0]
340183b0:	607b      	str	r3, [r7, #4]
340183b2:	687b      	ldr	r3, [r7, #4]
340183b4:	2b00      	cmp	r3, #0
340183b6:	d0f9      	beq.n	340183ac <LL_ATON_Init+0x450>
340183b8:	687b      	ldr	r3, [r7, #4]
340183ba:	b2db      	uxtb	r3, r3
340183bc:	2b20      	cmp	r3, #32
340183be:	d10b      	bne.n	340183d8 <LL_ATON_Init+0x47c>
340183c0:	687b      	ldr	r3, [r7, #4]
340183c2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
340183c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
340183ca:	d105      	bne.n	340183d8 <LL_ATON_Init+0x47c>
340183cc:	687b      	ldr	r3, [r7, #4]
340183ce:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
340183d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
340183d6:	d02f      	beq.n	34018438 <LL_ATON_Init+0x4dc>
340183d8:	f004 f9e8 	bl	3401c7ac <__errno>
340183dc:	4603      	mov	r3, r0
340183de:	681b      	ldr	r3, [r3, #0]
340183e0:	2b00      	cmp	r3, #0
340183e2:	d008      	beq.n	340183f6 <LL_ATON_Init+0x49a>
340183e4:	f004 f9e2 	bl	3401c7ac <__errno>
340183e8:	4603      	mov	r3, r0
340183ea:	681b      	ldr	r3, [r3, #0]
340183ec:	4618      	mov	r0, r3
340183ee:	f004 f977 	bl	3401c6e0 <strerror>
340183f2:	4603      	mov	r3, r0
340183f4:	e000      	b.n	340183f8 <LL_ATON_Init+0x49c>
340183f6:	4b24      	ldr	r3, [pc, #144]	@ (34018488 <LL_ATON_Init+0x52c>)
340183f8:	687a      	ldr	r2, [r7, #4]
340183fa:	b2d2      	uxtb	r2, r2
340183fc:	6879      	ldr	r1, [r7, #4]
340183fe:	0b09      	lsrs	r1, r1, #12
34018400:	f001 010f 	and.w	r1, r1, #15
34018404:	6878      	ldr	r0, [r7, #4]
34018406:	0a00      	lsrs	r0, r0, #8
34018408:	f000 000f 	and.w	r0, r0, #15
3401840c:	2402      	movs	r4, #2
3401840e:	9406      	str	r4, [sp, #24]
34018410:	2403      	movs	r4, #3
34018412:	9405      	str	r4, [sp, #20]
34018414:	2420      	movs	r4, #32
34018416:	9404      	str	r4, [sp, #16]
34018418:	9003      	str	r0, [sp, #12]
3401841a:	9102      	str	r1, [sp, #8]
3401841c:	9201      	str	r2, [sp, #4]
3401841e:	4a25      	ldr	r2, [pc, #148]	@ (340184b4 <LL_ATON_Init+0x558>)
34018420:	9200      	str	r2, [sp, #0]
34018422:	22e2      	movs	r2, #226	@ 0xe2
34018424:	491a      	ldr	r1, [pc, #104]	@ (34018490 <LL_ATON_Init+0x534>)
34018426:	481b      	ldr	r0, [pc, #108]	@ (34018494 <LL_ATON_Init+0x538>)
34018428:	f003 fe24 	bl	3401c074 <iprintf>
3401842c:	4b1a      	ldr	r3, [pc, #104]	@ (34018498 <LL_ATON_Init+0x53c>)
3401842e:	4a1b      	ldr	r2, [pc, #108]	@ (3401849c <LL_ATON_Init+0x540>)
34018430:	21e2      	movs	r1, #226	@ 0xe2
34018432:	4817      	ldr	r0, [pc, #92]	@ (34018490 <LL_ATON_Init+0x534>)
34018434:	f002 ff7e 	bl	3401b334 <__assert_func>

#ifdef ATON_IMC_NUM
  ASSERT_UNITS_VERS_W_MSG(IMC, t);
#endif

  ASSERT_UNITS_VERS_W_MSG(CLKCTRL, t);
34018438:	4b1f      	ldr	r3, [pc, #124]	@ (340184b8 <LL_ATON_Init+0x55c>)
3401843a:	681b      	ldr	r3, [r3, #0]
3401843c:	607b      	str	r3, [r7, #4]
3401843e:	687b      	ldr	r3, [r7, #4]
34018440:	2b00      	cmp	r3, #0
34018442:	d0f9      	beq.n	34018438 <LL_ATON_Init+0x4dc>
34018444:	687b      	ldr	r3, [r7, #4]
34018446:	b2db      	uxtb	r3, r3
34018448:	2b1f      	cmp	r3, #31
3401844a:	d10b      	bne.n	34018464 <LL_ATON_Init+0x508>
3401844c:	687b      	ldr	r3, [r7, #4]
3401844e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34018452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34018456:	d105      	bne.n	34018464 <LL_ATON_Init+0x508>
34018458:	687b      	ldr	r3, [r7, #4]
3401845a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
3401845e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34018462:	d04c      	beq.n	340184fe <LL_ATON_Init+0x5a2>
34018464:	f004 f9a2 	bl	3401c7ac <__errno>
34018468:	4603      	mov	r3, r0
3401846a:	681b      	ldr	r3, [r3, #0]
3401846c:	2b00      	cmp	r3, #0
3401846e:	d025      	beq.n	340184bc <LL_ATON_Init+0x560>
34018470:	f004 f99c 	bl	3401c7ac <__errno>
34018474:	4603      	mov	r3, r0
34018476:	681b      	ldr	r3, [r3, #0]
34018478:	4618      	mov	r0, r3
3401847a:	f004 f931 	bl	3401c6e0 <strerror>
3401847e:	4603      	mov	r3, r0
34018480:	e01d      	b.n	340184be <LL_ATON_Init+0x562>
34018482:	bf00      	nop
34018484:	580f5004 	.word	0x580f5004
34018488:	3401ee98 	.word	0x3401ee98
3401848c:	3401ef28 	.word	0x3401ef28
34018490:	3401ed34 	.word	0x3401ed34
34018494:	3401eea0 	.word	0x3401eea0
34018498:	3401ef0c 	.word	0x3401ef0c
3401849c:	3401fafc 	.word	0x3401fafc
340184a0:	580f3004 	.word	0x580f3004
340184a4:	3401ef30 	.word	0x3401ef30
340184a8:	580fe004 	.word	0x580fe004
340184ac:	3401ef38 	.word	0x3401ef38
340184b0:	580fd004 	.word	0x580fd004
340184b4:	3401ef44 	.word	0x3401ef44
340184b8:	580e0004 	.word	0x580e0004
340184bc:	4b85      	ldr	r3, [pc, #532]	@ (340186d4 <LL_ATON_Init+0x778>)
340184be:	687a      	ldr	r2, [r7, #4]
340184c0:	b2d2      	uxtb	r2, r2
340184c2:	6879      	ldr	r1, [r7, #4]
340184c4:	0b09      	lsrs	r1, r1, #12
340184c6:	f001 010f 	and.w	r1, r1, #15
340184ca:	6878      	ldr	r0, [r7, #4]
340184cc:	0a00      	lsrs	r0, r0, #8
340184ce:	f000 000f 	and.w	r0, r0, #15
340184d2:	2402      	movs	r4, #2
340184d4:	9406      	str	r4, [sp, #24]
340184d6:	2401      	movs	r4, #1
340184d8:	9405      	str	r4, [sp, #20]
340184da:	241f      	movs	r4, #31
340184dc:	9404      	str	r4, [sp, #16]
340184de:	9003      	str	r0, [sp, #12]
340184e0:	9102      	str	r1, [sp, #8]
340184e2:	9201      	str	r2, [sp, #4]
340184e4:	4a7c      	ldr	r2, [pc, #496]	@ (340186d8 <LL_ATON_Init+0x77c>)
340184e6:	9200      	str	r2, [sp, #0]
340184e8:	22f5      	movs	r2, #245	@ 0xf5
340184ea:	497c      	ldr	r1, [pc, #496]	@ (340186dc <LL_ATON_Init+0x780>)
340184ec:	487c      	ldr	r0, [pc, #496]	@ (340186e0 <LL_ATON_Init+0x784>)
340184ee:	f003 fdc1 	bl	3401c074 <iprintf>
340184f2:	4b7c      	ldr	r3, [pc, #496]	@ (340186e4 <LL_ATON_Init+0x788>)
340184f4:	4a7c      	ldr	r2, [pc, #496]	@ (340186e8 <LL_ATON_Init+0x78c>)
340184f6:	21f5      	movs	r1, #245	@ 0xf5
340184f8:	4878      	ldr	r0, [pc, #480]	@ (340186dc <LL_ATON_Init+0x780>)
340184fa:	f002 ff1b 	bl	3401b334 <__assert_func>

  ASSERT_UNITS_VERS_W_MSG(INTCTRL, t);
340184fe:	4b7b      	ldr	r3, [pc, #492]	@ (340186ec <LL_ATON_Init+0x790>)
34018500:	681b      	ldr	r3, [r3, #0]
34018502:	607b      	str	r3, [r7, #4]
34018504:	687b      	ldr	r3, [r7, #4]
34018506:	2b00      	cmp	r3, #0
34018508:	d0f9      	beq.n	340184fe <LL_ATON_Init+0x5a2>
3401850a:	687b      	ldr	r3, [r7, #4]
3401850c:	b2db      	uxtb	r3, r3
3401850e:	2b1e      	cmp	r3, #30
34018510:	d10b      	bne.n	3401852a <LL_ATON_Init+0x5ce>
34018512:	687b      	ldr	r3, [r7, #4]
34018514:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34018518:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3401851c:	d105      	bne.n	3401852a <LL_ATON_Init+0x5ce>
3401851e:	687b      	ldr	r3, [r7, #4]
34018520:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
34018524:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34018528:	d02f      	beq.n	3401858a <LL_ATON_Init+0x62e>
3401852a:	f004 f93f 	bl	3401c7ac <__errno>
3401852e:	4603      	mov	r3, r0
34018530:	681b      	ldr	r3, [r3, #0]
34018532:	2b00      	cmp	r3, #0
34018534:	d008      	beq.n	34018548 <LL_ATON_Init+0x5ec>
34018536:	f004 f939 	bl	3401c7ac <__errno>
3401853a:	4603      	mov	r3, r0
3401853c:	681b      	ldr	r3, [r3, #0]
3401853e:	4618      	mov	r0, r3
34018540:	f004 f8ce 	bl	3401c6e0 <strerror>
34018544:	4603      	mov	r3, r0
34018546:	e000      	b.n	3401854a <LL_ATON_Init+0x5ee>
34018548:	4b62      	ldr	r3, [pc, #392]	@ (340186d4 <LL_ATON_Init+0x778>)
3401854a:	687a      	ldr	r2, [r7, #4]
3401854c:	b2d2      	uxtb	r2, r2
3401854e:	6879      	ldr	r1, [r7, #4]
34018550:	0b09      	lsrs	r1, r1, #12
34018552:	f001 010f 	and.w	r1, r1, #15
34018556:	6878      	ldr	r0, [r7, #4]
34018558:	0a00      	lsrs	r0, r0, #8
3401855a:	f000 000f 	and.w	r0, r0, #15
3401855e:	2401      	movs	r4, #1
34018560:	9406      	str	r4, [sp, #24]
34018562:	2401      	movs	r4, #1
34018564:	9405      	str	r4, [sp, #20]
34018566:	241e      	movs	r4, #30
34018568:	9404      	str	r4, [sp, #16]
3401856a:	9003      	str	r0, [sp, #12]
3401856c:	9102      	str	r1, [sp, #8]
3401856e:	9201      	str	r2, [sp, #4]
34018570:	4a5f      	ldr	r2, [pc, #380]	@ (340186f0 <LL_ATON_Init+0x794>)
34018572:	9200      	str	r2, [sp, #0]
34018574:	22f7      	movs	r2, #247	@ 0xf7
34018576:	4959      	ldr	r1, [pc, #356]	@ (340186dc <LL_ATON_Init+0x780>)
34018578:	4859      	ldr	r0, [pc, #356]	@ (340186e0 <LL_ATON_Init+0x784>)
3401857a:	f003 fd7b 	bl	3401c074 <iprintf>
3401857e:	4b59      	ldr	r3, [pc, #356]	@ (340186e4 <LL_ATON_Init+0x788>)
34018580:	4a59      	ldr	r2, [pc, #356]	@ (340186e8 <LL_ATON_Init+0x78c>)
34018582:	21f7      	movs	r1, #247	@ 0xf7
34018584:	4855      	ldr	r0, [pc, #340]	@ (340186dc <LL_ATON_Init+0x780>)
34018586:	f002 fed5 	bl	3401b334 <__assert_func>

  ASSERT_UNITS_VERS_W_MSG(STRSWITCH, t);
3401858a:	4b5a      	ldr	r3, [pc, #360]	@ (340186f4 <LL_ATON_Init+0x798>)
3401858c:	681b      	ldr	r3, [r3, #0]
3401858e:	607b      	str	r3, [r7, #4]
34018590:	687b      	ldr	r3, [r7, #4]
34018592:	2b00      	cmp	r3, #0
34018594:	d0f9      	beq.n	3401858a <LL_ATON_Init+0x62e>
34018596:	687b      	ldr	r3, [r7, #4]
34018598:	b2db      	uxtb	r3, r3
3401859a:	2b00      	cmp	r3, #0
3401859c:	d10b      	bne.n	340185b6 <LL_ATON_Init+0x65a>
3401859e:	687b      	ldr	r3, [r7, #4]
340185a0:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
340185a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
340185a8:	d105      	bne.n	340185b6 <LL_ATON_Init+0x65a>
340185aa:	687b      	ldr	r3, [r7, #4]
340185ac:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
340185b0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
340185b4:	d02f      	beq.n	34018616 <LL_ATON_Init+0x6ba>
340185b6:	f004 f8f9 	bl	3401c7ac <__errno>
340185ba:	4603      	mov	r3, r0
340185bc:	681b      	ldr	r3, [r3, #0]
340185be:	2b00      	cmp	r3, #0
340185c0:	d008      	beq.n	340185d4 <LL_ATON_Init+0x678>
340185c2:	f004 f8f3 	bl	3401c7ac <__errno>
340185c6:	4603      	mov	r3, r0
340185c8:	681b      	ldr	r3, [r3, #0]
340185ca:	4618      	mov	r0, r3
340185cc:	f004 f888 	bl	3401c6e0 <strerror>
340185d0:	4603      	mov	r3, r0
340185d2:	e000      	b.n	340185d6 <LL_ATON_Init+0x67a>
340185d4:	4b3f      	ldr	r3, [pc, #252]	@ (340186d4 <LL_ATON_Init+0x778>)
340185d6:	687a      	ldr	r2, [r7, #4]
340185d8:	b2d2      	uxtb	r2, r2
340185da:	6879      	ldr	r1, [r7, #4]
340185dc:	0b09      	lsrs	r1, r1, #12
340185de:	f001 010f 	and.w	r1, r1, #15
340185e2:	6878      	ldr	r0, [r7, #4]
340185e4:	0a00      	lsrs	r0, r0, #8
340185e6:	f000 000f 	and.w	r0, r0, #15
340185ea:	2406      	movs	r4, #6
340185ec:	9406      	str	r4, [sp, #24]
340185ee:	2401      	movs	r4, #1
340185f0:	9405      	str	r4, [sp, #20]
340185f2:	2400      	movs	r4, #0
340185f4:	9404      	str	r4, [sp, #16]
340185f6:	9003      	str	r0, [sp, #12]
340185f8:	9102      	str	r1, [sp, #8]
340185fa:	9201      	str	r2, [sp, #4]
340185fc:	4a3e      	ldr	r2, [pc, #248]	@ (340186f8 <LL_ATON_Init+0x79c>)
340185fe:	9200      	str	r2, [sp, #0]
34018600:	22f9      	movs	r2, #249	@ 0xf9
34018602:	4936      	ldr	r1, [pc, #216]	@ (340186dc <LL_ATON_Init+0x780>)
34018604:	4836      	ldr	r0, [pc, #216]	@ (340186e0 <LL_ATON_Init+0x784>)
34018606:	f003 fd35 	bl	3401c074 <iprintf>
3401860a:	4b36      	ldr	r3, [pc, #216]	@ (340186e4 <LL_ATON_Init+0x788>)
3401860c:	4a36      	ldr	r2, [pc, #216]	@ (340186e8 <LL_ATON_Init+0x78c>)
3401860e:	21f9      	movs	r1, #249	@ 0xf9
34018610:	4832      	ldr	r0, [pc, #200]	@ (340186dc <LL_ATON_Init+0x780>)
34018612:	f002 fe8f 	bl	3401b334 <__assert_func>

  ASSERT_UNITS_VERS_W_MSG(BUSIF, t);
34018616:	4b39      	ldr	r3, [pc, #228]	@ (340186fc <LL_ATON_Init+0x7a0>)
34018618:	681b      	ldr	r3, [r3, #0]
3401861a:	607b      	str	r3, [r7, #4]
3401861c:	687b      	ldr	r3, [r7, #4]
3401861e:	2b00      	cmp	r3, #0
34018620:	d0f9      	beq.n	34018616 <LL_ATON_Init+0x6ba>
34018622:	687b      	ldr	r3, [r7, #4]
34018624:	b2db      	uxtb	r3, r3
34018626:	2b1d      	cmp	r3, #29
34018628:	d10a      	bne.n	34018640 <LL_ATON_Init+0x6e4>
3401862a:	687b      	ldr	r3, [r7, #4]
3401862c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
34018630:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
34018634:	d104      	bne.n	34018640 <LL_ATON_Init+0x6e4>
34018636:	687b      	ldr	r3, [r7, #4]
34018638:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
3401863c:	2b00      	cmp	r3, #0
3401863e:	d02f      	beq.n	340186a0 <LL_ATON_Init+0x744>
34018640:	f004 f8b4 	bl	3401c7ac <__errno>
34018644:	4603      	mov	r3, r0
34018646:	681b      	ldr	r3, [r3, #0]
34018648:	2b00      	cmp	r3, #0
3401864a:	d008      	beq.n	3401865e <LL_ATON_Init+0x702>
3401864c:	f004 f8ae 	bl	3401c7ac <__errno>
34018650:	4603      	mov	r3, r0
34018652:	681b      	ldr	r3, [r3, #0]
34018654:	4618      	mov	r0, r3
34018656:	f004 f843 	bl	3401c6e0 <strerror>
3401865a:	4603      	mov	r3, r0
3401865c:	e000      	b.n	34018660 <LL_ATON_Init+0x704>
3401865e:	4b1d      	ldr	r3, [pc, #116]	@ (340186d4 <LL_ATON_Init+0x778>)
34018660:	687a      	ldr	r2, [r7, #4]
34018662:	b2d2      	uxtb	r2, r2
34018664:	6879      	ldr	r1, [r7, #4]
34018666:	0b09      	lsrs	r1, r1, #12
34018668:	f001 010f 	and.w	r1, r1, #15
3401866c:	6878      	ldr	r0, [r7, #4]
3401866e:	0a00      	lsrs	r0, r0, #8
34018670:	f000 000f 	and.w	r0, r0, #15
34018674:	2400      	movs	r4, #0
34018676:	9406      	str	r4, [sp, #24]
34018678:	2405      	movs	r4, #5
3401867a:	9405      	str	r4, [sp, #20]
3401867c:	241d      	movs	r4, #29
3401867e:	9404      	str	r4, [sp, #16]
34018680:	9003      	str	r0, [sp, #12]
34018682:	9102      	str	r1, [sp, #8]
34018684:	9201      	str	r2, [sp, #4]
34018686:	4a1e      	ldr	r2, [pc, #120]	@ (34018700 <LL_ATON_Init+0x7a4>)
34018688:	9200      	str	r2, [sp, #0]
3401868a:	22fb      	movs	r2, #251	@ 0xfb
3401868c:	4913      	ldr	r1, [pc, #76]	@ (340186dc <LL_ATON_Init+0x780>)
3401868e:	4814      	ldr	r0, [pc, #80]	@ (340186e0 <LL_ATON_Init+0x784>)
34018690:	f003 fcf0 	bl	3401c074 <iprintf>
34018694:	4b13      	ldr	r3, [pc, #76]	@ (340186e4 <LL_ATON_Init+0x788>)
34018696:	4a14      	ldr	r2, [pc, #80]	@ (340186e8 <LL_ATON_Init+0x78c>)
34018698:	21fb      	movs	r1, #251	@ 0xfb
3401869a:	4810      	ldr	r0, [pc, #64]	@ (340186dc <LL_ATON_Init+0x780>)
3401869c:	f002 fe4a 	bl	3401b334 <__assert_func>

  /* Enable Bus Interfaces */
  for (i = 0; i < ATON_BUSIF_NUM; i++)
340186a0:	2300      	movs	r3, #0
340186a2:	603b      	str	r3, [r7, #0]
340186a4:	e00a      	b.n	340186bc <LL_ATON_Init+0x760>
  {
    ATON_BUSIF_CTRL_SET(i, 1);
340186a6:	683b      	ldr	r3, [r7, #0]
340186a8:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
340186ac:	33e2      	adds	r3, #226	@ 0xe2
340186ae:	031b      	lsls	r3, r3, #12
340186b0:	461a      	mov	r2, r3
340186b2:	2301      	movs	r3, #1
340186b4:	6013      	str	r3, [r2, #0]
  for (i = 0; i < ATON_BUSIF_NUM; i++)
340186b6:	683b      	ldr	r3, [r7, #0]
340186b8:	3301      	adds	r3, #1
340186ba:	603b      	str	r3, [r7, #0]
340186bc:	683b      	ldr	r3, [r7, #0]
340186be:	2b01      	cmp	r3, #1
340186c0:	ddf1      	ble.n	340186a6 <LL_ATON_Init+0x74a>
  }

  /* Enable Interrupt Controller */
  ATON_INTCTRL_CTRL_SET(0, 1);
340186c2:	4b10      	ldr	r3, [pc, #64]	@ (34018704 <LL_ATON_Init+0x7a8>)
340186c4:	2201      	movs	r2, #1
340186c6:	601a      	str	r2, [r3, #0]

  return 0;
340186c8:	2300      	movs	r3, #0
}
340186ca:	4618      	mov	r0, r3
340186cc:	370c      	adds	r7, #12
340186ce:	46bd      	mov	sp, r7
340186d0:	bd90      	pop	{r4, r7, pc}
340186d2:	bf00      	nop
340186d4:	3401ee98 	.word	0x3401ee98
340186d8:	3401ef4c 	.word	0x3401ef4c
340186dc:	3401ed34 	.word	0x3401ed34
340186e0:	3401eea0 	.word	0x3401eea0
340186e4:	3401ef0c 	.word	0x3401ef0c
340186e8:	3401fafc 	.word	0x3401fafc
340186ec:	580e1004 	.word	0x580e1004
340186f0:	3401ef54 	.word	0x3401ef54
340186f4:	580e4004 	.word	0x580e4004
340186f8:	3401ef5c 	.word	0x3401ef5c
340186fc:	580e2004 	.word	0x580e2004
34018700:	3401ef68 	.word	0x3401ef68
34018704:	580e1000 	.word	0x580e1000

34018708 <LL_ATON_DeInit>:
/**
 * @brief  ATON global de-initialization. Must be called at the very end
 * @retval Always zero
 */
int LL_ATON_DeInit(void)
{
34018708:	b480      	push	{r7}
3401870a:	b083      	sub	sp, #12
3401870c:	af00      	add	r7, sp, #0
  int i;

  /* Disable Interrupt Controller */
  ATON_INTCTRL_CTRL_SET(0, 0);
3401870e:	4b13      	ldr	r3, [pc, #76]	@ (3401875c <LL_ATON_DeInit+0x54>)
34018710:	2200      	movs	r2, #0
34018712:	601a      	str	r2, [r3, #0]

  /* Disable Bus Interfaces */
  for (i = 0; i < ATON_BUSIF_NUM; i++)
34018714:	2300      	movs	r3, #0
34018716:	607b      	str	r3, [r7, #4]
34018718:	e00a      	b.n	34018730 <LL_ATON_DeInit+0x28>
  {
    ATON_BUSIF_CTRL_SET(i, 0);
3401871a:	687b      	ldr	r3, [r7, #4]
3401871c:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018720:	33e2      	adds	r3, #226	@ 0xe2
34018722:	031b      	lsls	r3, r3, #12
34018724:	461a      	mov	r2, r3
34018726:	2300      	movs	r3, #0
34018728:	6013      	str	r3, [r2, #0]
  for (i = 0; i < ATON_BUSIF_NUM; i++)
3401872a:	687b      	ldr	r3, [r7, #4]
3401872c:	3301      	adds	r3, #1
3401872e:	607b      	str	r3, [r7, #4]
34018730:	687b      	ldr	r3, [r7, #4]
34018732:	2b01      	cmp	r3, #1
34018734:	ddf1      	ble.n	3401871a <LL_ATON_DeInit+0x12>
  }

  /* Disable all ATON clocks */
  ATON_CLKCTRL_AGATES0_SET(0, 0);
34018736:	4b0a      	ldr	r3, [pc, #40]	@ (34018760 <LL_ATON_DeInit+0x58>)
34018738:	2200      	movs	r2, #0
3401873a:	601a      	str	r2, [r3, #0]
  ATON_CLKCTRL_AGATES1_SET(0, 0);
3401873c:	4b09      	ldr	r3, [pc, #36]	@ (34018764 <LL_ATON_DeInit+0x5c>)
3401873e:	2200      	movs	r2, #0
34018740:	601a      	str	r2, [r3, #0]
  ATON_CLKCTRL_BGATES_SET(0, 0);
34018742:	4b09      	ldr	r3, [pc, #36]	@ (34018768 <LL_ATON_DeInit+0x60>)
34018744:	2200      	movs	r2, #0
34018746:	601a      	str	r2, [r3, #0]
#ifdef ATON_CLKCTRL_BGATES1_OFFSET
  ATON_CLKCTRL_BGATES1_SET(0, 0);
#endif
  ATON_CLKCTRL_CTRL_SET(0, 0);
34018748:	4b08      	ldr	r3, [pc, #32]	@ (3401876c <LL_ATON_DeInit+0x64>)
3401874a:	2200      	movs	r2, #0
3401874c:	601a      	str	r2, [r3, #0]

  return 0;
3401874e:	2300      	movs	r3, #0
}
34018750:	4618      	mov	r0, r3
34018752:	370c      	adds	r7, #12
34018754:	46bd      	mov	sp, r7
34018756:	f85d 7b04 	ldr.w	r7, [sp], #4
3401875a:	4770      	bx	lr
3401875c:	580e1000 	.word	0x580e1000
34018760:	580e0008 	.word	0x580e0008
34018764:	580e000c 	.word	0x580e000c
34018768:	580e0010 	.word	0x580e0010
3401876c:	580e0000 	.word	0x580e0000

34018770 <LL_ATON_EnableUnits_Init>:
 * @param  n Lenght of the initialization array
 * @retval Error code
 * @todo   Add boundary checks
 */
int LL_ATON_EnableUnits_Init(const LL_ATON_EnableUnits_InitTypeDef *LL_ATON_EnableUnits_InitStruct, int n)
{
34018770:	b480      	push	{r7}
34018772:	b08d      	sub	sp, #52	@ 0x34
34018774:	af00      	add	r7, sp, #0
34018776:	6078      	str	r0, [r7, #4]
34018778:	6039      	str	r1, [r7, #0]
  int i;
  enum AccelUnitsType unitType;
  uint32_t unitId;

  for (i = 0; i < n; i++)
3401877a:	2300      	movs	r3, #0
3401877c:	62fb      	str	r3, [r7, #44]	@ 0x2c
3401877e:	e0a8      	b.n	340188d2 <LL_ATON_EnableUnits_Init+0x162>
  {
    unitType = LL_ATON_EnableUnits_InitStruct[i].unit.unit_type;
34018780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34018782:	009b      	lsls	r3, r3, #2
34018784:	687a      	ldr	r2, [r7, #4]
34018786:	4413      	add	r3, r2
34018788:	781b      	ldrb	r3, [r3, #0]
3401878a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    unitId = LL_ATON_EnableUnits_InitStruct[i].unit.unit_num;
3401878e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34018790:	009b      	lsls	r3, r3, #2
34018792:	687a      	ldr	r2, [r7, #4]
34018794:	4413      	add	r3, r2
34018796:	885b      	ldrh	r3, [r3, #2]
34018798:	627b      	str	r3, [r7, #36]	@ 0x24

    switch (unitType)
3401879a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
3401879e:	2b08      	cmp	r3, #8
340187a0:	f200 8093 	bhi.w	340188ca <LL_ATON_EnableUnits_Init+0x15a>
340187a4:	a201      	add	r2, pc, #4	@ (adr r2, 340187ac <LL_ATON_EnableUnits_Init+0x3c>)
340187a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
340187aa:	bf00      	nop
340187ac:	340187d1 	.word	0x340187d1
340187b0:	340188cb 	.word	0x340188cb
340187b4:	340187f9 	.word	0x340187f9
340187b8:	34018815 	.word	0x34018815
340187bc:	3401883d 	.word	0x3401883d
340187c0:	34018865 	.word	0x34018865
340187c4:	3401888d 	.word	0x3401888d
340187c8:	340188cb 	.word	0x340188cb
340187cc:	340188b5 	.word	0x340188b5
    {
    case STRENG:
      ATON_ENABLE(STRENG, unitId);
340187d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340187d2:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
340187d6:	33e5      	adds	r3, #229	@ 0xe5
340187d8:	031b      	lsls	r3, r3, #12
340187da:	681b      	ldr	r3, [r3, #0]
340187dc:	60fb      	str	r3, [r7, #12]
340187de:	68fb      	ldr	r3, [r7, #12]
340187e0:	f043 0301 	orr.w	r3, r3, #1
340187e4:	60fb      	str	r3, [r7, #12]
340187e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340187e8:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
340187ec:	33e5      	adds	r3, #229	@ 0xe5
340187ee:	031b      	lsls	r3, r3, #12
340187f0:	461a      	mov	r2, r3
340187f2:	68fb      	ldr	r3, [r7, #12]
340187f4:	6013      	str	r3, [r2, #0]
      break;
340187f6:	e069      	b.n	340188cc <LL_ATON_EnableUnits_Init+0x15c>
#ifdef ATON_CONVACC_NUM
    case CONVACC:
#if 0
      ATON_ENABLE(CONVACC, unitId);
#else
      ATON_CONVACC_CTRL_SET(unitId, ATON_CONVACC_CTRL_SET_EN(Conv_ctrl_bits[unitId], 1));
340187f8:	4a3c      	ldr	r2, [pc, #240]	@ (340188ec <LL_ATON_EnableUnits_Init+0x17c>)
340187fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340187fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
34018800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018802:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018806:	33ef      	adds	r3, #239	@ 0xef
34018808:	031b      	lsls	r3, r3, #12
3401880a:	4619      	mov	r1, r3
3401880c:	f042 0301 	orr.w	r3, r2, #1
34018810:	600b      	str	r3, [r1, #0]
#endif
      break;
34018812:	e05b      	b.n	340188cc <LL_ATON_EnableUnits_Init+0x15c>
#endif

#ifdef ATON_DECUN_NUM
    case DECUN:
      ATON_ENABLE(DECUN, unitId);
34018814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018816:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
3401881a:	33f3      	adds	r3, #243	@ 0xf3
3401881c:	031b      	lsls	r3, r3, #12
3401881e:	681b      	ldr	r3, [r3, #0]
34018820:	613b      	str	r3, [r7, #16]
34018822:	693b      	ldr	r3, [r7, #16]
34018824:	f043 0301 	orr.w	r3, r3, #1
34018828:	613b      	str	r3, [r7, #16]
3401882a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401882c:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018830:	33f3      	adds	r3, #243	@ 0xf3
34018832:	031b      	lsls	r3, r3, #12
34018834:	461a      	mov	r2, r3
34018836:	693b      	ldr	r3, [r7, #16]
34018838:	6013      	str	r3, [r2, #0]
      break;
3401883a:	e047      	b.n	340188cc <LL_ATON_EnableUnits_Init+0x15c>
#endif

#ifdef ATON_ACTIV_NUM
    case ACTIV:
      ATON_ENABLE(ACTIV, unitId);
3401883c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401883e:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018842:	33f5      	adds	r3, #245	@ 0xf5
34018844:	031b      	lsls	r3, r3, #12
34018846:	681b      	ldr	r3, [r3, #0]
34018848:	617b      	str	r3, [r7, #20]
3401884a:	697b      	ldr	r3, [r7, #20]
3401884c:	f043 0301 	orr.w	r3, r3, #1
34018850:	617b      	str	r3, [r7, #20]
34018852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018854:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018858:	33f5      	adds	r3, #245	@ 0xf5
3401885a:	031b      	lsls	r3, r3, #12
3401885c:	461a      	mov	r2, r3
3401885e:	697b      	ldr	r3, [r7, #20]
34018860:	6013      	str	r3, [r2, #0]
      break;
34018862:	e033      	b.n	340188cc <LL_ATON_EnableUnits_Init+0x15c>
#endif

#ifdef ATON_ARITH_NUM
    case ARITH:
      ATON_ENABLE(ARITH, unitId);
34018864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018866:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
3401886a:	33f7      	adds	r3, #247	@ 0xf7
3401886c:	031b      	lsls	r3, r3, #12
3401886e:	681b      	ldr	r3, [r3, #0]
34018870:	61bb      	str	r3, [r7, #24]
34018872:	69bb      	ldr	r3, [r7, #24]
34018874:	f043 0301 	orr.w	r3, r3, #1
34018878:	61bb      	str	r3, [r7, #24]
3401887a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401887c:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018880:	33f7      	adds	r3, #247	@ 0xf7
34018882:	031b      	lsls	r3, r3, #12
34018884:	461a      	mov	r2, r3
34018886:	69bb      	ldr	r3, [r7, #24]
34018888:	6013      	str	r3, [r2, #0]
      break;
3401888a:	e01f      	b.n	340188cc <LL_ATON_EnableUnits_Init+0x15c>
#ifdef ATON_POOL_NUM
    case POOL:
#ifdef POOL_RC14
      ATON_POOL_CTRL_SET(unitId, ATON_POOL_CTRL_SET_EN(ATON_POOL_CTRL_GET(unitId), 1));
#else  // !POOL_RC14
      ATON_ENABLE(POOL, unitId);
3401888c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3401888e:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018892:	33fb      	adds	r3, #251	@ 0xfb
34018894:	031b      	lsls	r3, r3, #12
34018896:	681b      	ldr	r3, [r3, #0]
34018898:	61fb      	str	r3, [r7, #28]
3401889a:	69fb      	ldr	r3, [r7, #28]
3401889c:	f043 0301 	orr.w	r3, r3, #1
340188a0:	61fb      	str	r3, [r7, #28]
340188a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340188a4:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
340188a8:	33fb      	adds	r3, #251	@ 0xfb
340188aa:	031b      	lsls	r3, r3, #12
340188ac:	461a      	mov	r2, r3
340188ae:	69fb      	ldr	r3, [r7, #28]
340188b0:	6013      	str	r3, [r2, #0]
#endif // !POOL_RC14
      break;
340188b2:	e00b      	b.n	340188cc <LL_ATON_EnableUnits_Init+0x15c>
#endif
#ifdef ATON_RECBUF_NUM
    case RECBUF:
      ATON_ENABLE(RECBUF, unitId);
340188b4:	4b0e      	ldr	r3, [pc, #56]	@ (340188f0 <LL_ATON_EnableUnits_Init+0x180>)
340188b6:	681b      	ldr	r3, [r3, #0]
340188b8:	623b      	str	r3, [r7, #32]
340188ba:	6a3b      	ldr	r3, [r7, #32]
340188bc:	f043 0301 	orr.w	r3, r3, #1
340188c0:	623b      	str	r3, [r7, #32]
340188c2:	4a0b      	ldr	r2, [pc, #44]	@ (340188f0 <LL_ATON_EnableUnits_Init+0x180>)
340188c4:	6a3b      	ldr	r3, [r7, #32]
340188c6:	6013      	str	r3, [r2, #0]
      break;
340188c8:	e000      	b.n	340188cc <LL_ATON_EnableUnits_Init+0x15c>
#endif

    default:
      break;
340188ca:	bf00      	nop
  for (i = 0; i < n; i++)
340188cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
340188ce:	3301      	adds	r3, #1
340188d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
340188d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
340188d4:	683b      	ldr	r3, [r7, #0]
340188d6:	429a      	cmp	r2, r3
340188d8:	f6ff af52 	blt.w	34018780 <LL_ATON_EnableUnits_Init+0x10>
    }
  }

  return 0;
340188dc:	2300      	movs	r3, #0
}
340188de:	4618      	mov	r0, r3
340188e0:	3734      	adds	r7, #52	@ 0x34
340188e2:	46bd      	mov	sp, r7
340188e4:	f85d 7b04 	ldr.w	r7, [sp], #4
340188e8:	4770      	bx	lr
340188ea:	bf00      	nop
340188ec:	34020ea0 	.word	0x34020ea0
340188f0:	580fd000 	.word	0x580fd000

340188f4 <LL_ATON_DisableUnits_Init>:
 * @param  LL_ATON_DisableUnits_InitTypeDef Array of units to disable
 * @param  n Length of the initialization array
 * @retval Error code
 */
int LL_ATON_DisableUnits_Init(const LL_ATON_DisableUnits_InitTypeDef *LL_ATON_DisableUnits_InitStruct, int n)
{
340188f4:	b580      	push	{r7, lr}
340188f6:	b086      	sub	sp, #24
340188f8:	af00      	add	r7, sp, #0
340188fa:	6078      	str	r0, [r7, #4]
340188fc:	6039      	str	r1, [r7, #0]
  int i;
  enum AccelUnitsType unitType;
  uint32_t unitId;
  uint32_t t;

  for (i = 0; i < n; i++)
340188fe:	2300      	movs	r3, #0
34018900:	617b      	str	r3, [r7, #20]
34018902:	e1b1      	b.n	34018c68 <LL_ATON_DisableUnits_Init+0x374>
  {
    unitType = LL_ATON_DisableUnits_InitStruct[i].unit.unit_type;
34018904:	697b      	ldr	r3, [r7, #20]
34018906:	009b      	lsls	r3, r3, #2
34018908:	687a      	ldr	r2, [r7, #4]
3401890a:	4413      	add	r3, r2
3401890c:	781b      	ldrb	r3, [r3, #0]
3401890e:	74fb      	strb	r3, [r7, #19]
    unitId = LL_ATON_DisableUnits_InitStruct[i].unit.unit_num;
34018910:	697b      	ldr	r3, [r7, #20]
34018912:	009b      	lsls	r3, r3, #2
34018914:	687a      	ldr	r2, [r7, #4]
34018916:	4413      	add	r3, r2
34018918:	885b      	ldrh	r3, [r3, #2]
3401891a:	60fb      	str	r3, [r7, #12]

    switch (unitType)
3401891c:	7cfb      	ldrb	r3, [r7, #19]
3401891e:	2b08      	cmp	r3, #8
34018920:	f200 819c 	bhi.w	34018c5c <LL_ATON_DisableUnits_Init+0x368>
34018924:	a201      	add	r2, pc, #4	@ (adr r2, 3401892c <LL_ATON_DisableUnits_Init+0x38>)
34018926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3401892a:	bf00      	nop
3401892c:	34018951 	.word	0x34018951
34018930:	34018c5d 	.word	0x34018c5d
34018934:	340189c1 	.word	0x340189c1
34018938:	34018a35 	.word	0x34018a35
3401893c:	34018aa9 	.word	0x34018aa9
34018940:	34018b1d 	.word	0x34018b1d
34018944:	34018b95 	.word	0x34018b95
34018948:	34018c5d 	.word	0x34018c5d
3401894c:	34018c0d 	.word	0x34018c0d
    {
#ifdef ATON_STRENG_NUM
    case STRENG:
      ATON_DISABLE_CLR_CONFCLR(STRENG, unitId);
34018950:	2300      	movs	r3, #0
34018952:	60bb      	str	r3, [r7, #8]
34018954:	68bb      	ldr	r3, [r7, #8]
34018956:	f023 0301 	bic.w	r3, r3, #1
3401895a:	60bb      	str	r3, [r7, #8]
3401895c:	68bb      	ldr	r3, [r7, #8]
3401895e:	f043 0302 	orr.w	r3, r3, #2
34018962:	60bb      	str	r3, [r7, #8]
34018964:	68fb      	ldr	r3, [r7, #12]
34018966:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
3401896a:	33e5      	adds	r3, #229	@ 0xe5
3401896c:	031b      	lsls	r3, r3, #12
3401896e:	461a      	mov	r2, r3
34018970:	68bb      	ldr	r3, [r7, #8]
34018972:	6013      	str	r3, [r2, #0]
34018974:	68fb      	ldr	r3, [r7, #12]
34018976:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
3401897a:	33e5      	adds	r3, #229	@ 0xe5
3401897c:	031b      	lsls	r3, r3, #12
3401897e:	681b      	ldr	r3, [r3, #0]
34018980:	f003 0302 	and.w	r3, r3, #2
34018984:	2b00      	cmp	r3, #0
34018986:	d1f5      	bne.n	34018974 <LL_ATON_DisableUnits_Init+0x80>
34018988:	2300      	movs	r3, #0
3401898a:	60bb      	str	r3, [r7, #8]
3401898c:	68bb      	ldr	r3, [r7, #8]
3401898e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018992:	60bb      	str	r3, [r7, #8]
34018994:	68fb      	ldr	r3, [r7, #12]
34018996:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
3401899a:	33e5      	adds	r3, #229	@ 0xe5
3401899c:	031b      	lsls	r3, r3, #12
3401899e:	461a      	mov	r2, r3
340189a0:	68bb      	ldr	r3, [r7, #8]
340189a2:	6013      	str	r3, [r2, #0]
340189a4:	68fb      	ldr	r3, [r7, #12]
340189a6:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
340189aa:	33e5      	adds	r3, #229	@ 0xe5
340189ac:	031b      	lsls	r3, r3, #12
340189ae:	681b      	ldr	r3, [r3, #0]
340189b0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
340189b4:	2b00      	cmp	r3, #0
340189b6:	d1f5      	bne.n	340189a4 <LL_ATON_DisableUnits_Init+0xb0>
      LL_ATON_DisableClock(ATON_STRENG_CLKB_CLK(unitId));
340189b8:	68f8      	ldr	r0, [r7, #12]
340189ba:	f001 fbfd 	bl	3401a1b8 <LL_ATON_DisableClock>
      break;
340189be:	e150      	b.n	34018c62 <LL_ATON_DisableUnits_Init+0x36e>
#endif

#ifdef ATON_CONVACC_NUM
    case CONVACC:
      ATON_DISABLE_CLR_CONFCLR(CONVACC, unitId);
340189c0:	2300      	movs	r3, #0
340189c2:	60bb      	str	r3, [r7, #8]
340189c4:	68bb      	ldr	r3, [r7, #8]
340189c6:	f023 0301 	bic.w	r3, r3, #1
340189ca:	60bb      	str	r3, [r7, #8]
340189cc:	68bb      	ldr	r3, [r7, #8]
340189ce:	f043 0302 	orr.w	r3, r3, #2
340189d2:	60bb      	str	r3, [r7, #8]
340189d4:	68fb      	ldr	r3, [r7, #12]
340189d6:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
340189da:	33ef      	adds	r3, #239	@ 0xef
340189dc:	031b      	lsls	r3, r3, #12
340189de:	461a      	mov	r2, r3
340189e0:	68bb      	ldr	r3, [r7, #8]
340189e2:	6013      	str	r3, [r2, #0]
340189e4:	68fb      	ldr	r3, [r7, #12]
340189e6:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
340189ea:	33ef      	adds	r3, #239	@ 0xef
340189ec:	031b      	lsls	r3, r3, #12
340189ee:	681b      	ldr	r3, [r3, #0]
340189f0:	f003 0302 	and.w	r3, r3, #2
340189f4:	2b00      	cmp	r3, #0
340189f6:	d1f5      	bne.n	340189e4 <LL_ATON_DisableUnits_Init+0xf0>
340189f8:	2300      	movs	r3, #0
340189fa:	60bb      	str	r3, [r7, #8]
340189fc:	68bb      	ldr	r3, [r7, #8]
340189fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018a02:	60bb      	str	r3, [r7, #8]
34018a04:	68fb      	ldr	r3, [r7, #12]
34018a06:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018a0a:	33ef      	adds	r3, #239	@ 0xef
34018a0c:	031b      	lsls	r3, r3, #12
34018a0e:	461a      	mov	r2, r3
34018a10:	68bb      	ldr	r3, [r7, #8]
34018a12:	6013      	str	r3, [r2, #0]
34018a14:	68fb      	ldr	r3, [r7, #12]
34018a16:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018a1a:	33ef      	adds	r3, #239	@ 0xef
34018a1c:	031b      	lsls	r3, r3, #12
34018a1e:	681b      	ldr	r3, [r3, #0]
34018a20:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018a24:	2b00      	cmp	r3, #0
34018a26:	d1f5      	bne.n	34018a14 <LL_ATON_DisableUnits_Init+0x120>
      LL_ATON_DisableClock(ATON_CONVACC_CLKB_CLK(unitId));
34018a28:	68fb      	ldr	r3, [r7, #12]
34018a2a:	330a      	adds	r3, #10
34018a2c:	4618      	mov	r0, r3
34018a2e:	f001 fbc3 	bl	3401a1b8 <LL_ATON_DisableClock>
      break;
34018a32:	e116      	b.n	34018c62 <LL_ATON_DisableUnits_Init+0x36e>
#endif

#ifdef ATON_DECUN_NUM
    case DECUN:
      ATON_DISABLE_CLR_CONFCLR(DECUN, unitId);
34018a34:	2300      	movs	r3, #0
34018a36:	60bb      	str	r3, [r7, #8]
34018a38:	68bb      	ldr	r3, [r7, #8]
34018a3a:	f023 0301 	bic.w	r3, r3, #1
34018a3e:	60bb      	str	r3, [r7, #8]
34018a40:	68bb      	ldr	r3, [r7, #8]
34018a42:	f043 0302 	orr.w	r3, r3, #2
34018a46:	60bb      	str	r3, [r7, #8]
34018a48:	68fb      	ldr	r3, [r7, #12]
34018a4a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018a4e:	33f3      	adds	r3, #243	@ 0xf3
34018a50:	031b      	lsls	r3, r3, #12
34018a52:	461a      	mov	r2, r3
34018a54:	68bb      	ldr	r3, [r7, #8]
34018a56:	6013      	str	r3, [r2, #0]
34018a58:	68fb      	ldr	r3, [r7, #12]
34018a5a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018a5e:	33f3      	adds	r3, #243	@ 0xf3
34018a60:	031b      	lsls	r3, r3, #12
34018a62:	681b      	ldr	r3, [r3, #0]
34018a64:	f003 0302 	and.w	r3, r3, #2
34018a68:	2b00      	cmp	r3, #0
34018a6a:	d1f5      	bne.n	34018a58 <LL_ATON_DisableUnits_Init+0x164>
34018a6c:	2300      	movs	r3, #0
34018a6e:	60bb      	str	r3, [r7, #8]
34018a70:	68bb      	ldr	r3, [r7, #8]
34018a72:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018a76:	60bb      	str	r3, [r7, #8]
34018a78:	68fb      	ldr	r3, [r7, #12]
34018a7a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018a7e:	33f3      	adds	r3, #243	@ 0xf3
34018a80:	031b      	lsls	r3, r3, #12
34018a82:	461a      	mov	r2, r3
34018a84:	68bb      	ldr	r3, [r7, #8]
34018a86:	6013      	str	r3, [r2, #0]
34018a88:	68fb      	ldr	r3, [r7, #12]
34018a8a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018a8e:	33f3      	adds	r3, #243	@ 0xf3
34018a90:	031b      	lsls	r3, r3, #12
34018a92:	681b      	ldr	r3, [r3, #0]
34018a94:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018a98:	2b00      	cmp	r3, #0
34018a9a:	d1f5      	bne.n	34018a88 <LL_ATON_DisableUnits_Init+0x194>
      LL_ATON_DisableClock(ATON_DECUN_CLKB_CLK(unitId));
34018a9c:	68fb      	ldr	r3, [r7, #12]
34018a9e:	330e      	adds	r3, #14
34018aa0:	4618      	mov	r0, r3
34018aa2:	f001 fb89 	bl	3401a1b8 <LL_ATON_DisableClock>
      break;
34018aa6:	e0dc      	b.n	34018c62 <LL_ATON_DisableUnits_Init+0x36e>
#endif

#ifdef ATON_ACTIV_NUM
    case ACTIV:
      ATON_DISABLE_CLR_CONFCLR(ACTIV, unitId);
34018aa8:	4b74      	ldr	r3, [pc, #464]	@ (34018c7c <LL_ATON_DisableUnits_Init+0x388>)
34018aaa:	60bb      	str	r3, [r7, #8]
34018aac:	68bb      	ldr	r3, [r7, #8]
34018aae:	f023 0301 	bic.w	r3, r3, #1
34018ab2:	60bb      	str	r3, [r7, #8]
34018ab4:	68bb      	ldr	r3, [r7, #8]
34018ab6:	f043 0302 	orr.w	r3, r3, #2
34018aba:	60bb      	str	r3, [r7, #8]
34018abc:	68fb      	ldr	r3, [r7, #12]
34018abe:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018ac2:	33f5      	adds	r3, #245	@ 0xf5
34018ac4:	031b      	lsls	r3, r3, #12
34018ac6:	461a      	mov	r2, r3
34018ac8:	68bb      	ldr	r3, [r7, #8]
34018aca:	6013      	str	r3, [r2, #0]
34018acc:	68fb      	ldr	r3, [r7, #12]
34018ace:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018ad2:	33f5      	adds	r3, #245	@ 0xf5
34018ad4:	031b      	lsls	r3, r3, #12
34018ad6:	681b      	ldr	r3, [r3, #0]
34018ad8:	f003 0302 	and.w	r3, r3, #2
34018adc:	2b00      	cmp	r3, #0
34018ade:	d1f5      	bne.n	34018acc <LL_ATON_DisableUnits_Init+0x1d8>
34018ae0:	4b66      	ldr	r3, [pc, #408]	@ (34018c7c <LL_ATON_DisableUnits_Init+0x388>)
34018ae2:	60bb      	str	r3, [r7, #8]
34018ae4:	68bb      	ldr	r3, [r7, #8]
34018ae6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018aea:	60bb      	str	r3, [r7, #8]
34018aec:	68fb      	ldr	r3, [r7, #12]
34018aee:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018af2:	33f5      	adds	r3, #245	@ 0xf5
34018af4:	031b      	lsls	r3, r3, #12
34018af6:	461a      	mov	r2, r3
34018af8:	68bb      	ldr	r3, [r7, #8]
34018afa:	6013      	str	r3, [r2, #0]
34018afc:	68fb      	ldr	r3, [r7, #12]
34018afe:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b02:	33f5      	adds	r3, #245	@ 0xf5
34018b04:	031b      	lsls	r3, r3, #12
34018b06:	681b      	ldr	r3, [r3, #0]
34018b08:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018b0c:	2b00      	cmp	r3, #0
34018b0e:	d1f5      	bne.n	34018afc <LL_ATON_DisableUnits_Init+0x208>
      LL_ATON_DisableClock(ATON_ACTIV_CLKB_CLK(unitId));
34018b10:	68fb      	ldr	r3, [r7, #12]
34018b12:	3310      	adds	r3, #16
34018b14:	4618      	mov	r0, r3
34018b16:	f001 fb4f 	bl	3401a1b8 <LL_ATON_DisableClock>
      break;
34018b1a:	e0a2      	b.n	34018c62 <LL_ATON_DisableUnits_Init+0x36e>
#endif

#ifdef ATON_ARITH_NUM
    case ARITH:
      ATON_DISABLE_CLR_CONFCLR(ARITH, unitId);
34018b1c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
34018b20:	60bb      	str	r3, [r7, #8]
34018b22:	68bb      	ldr	r3, [r7, #8]
34018b24:	f023 0301 	bic.w	r3, r3, #1
34018b28:	60bb      	str	r3, [r7, #8]
34018b2a:	68bb      	ldr	r3, [r7, #8]
34018b2c:	f043 0302 	orr.w	r3, r3, #2
34018b30:	60bb      	str	r3, [r7, #8]
34018b32:	68fb      	ldr	r3, [r7, #12]
34018b34:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b38:	33f7      	adds	r3, #247	@ 0xf7
34018b3a:	031b      	lsls	r3, r3, #12
34018b3c:	461a      	mov	r2, r3
34018b3e:	68bb      	ldr	r3, [r7, #8]
34018b40:	6013      	str	r3, [r2, #0]
34018b42:	68fb      	ldr	r3, [r7, #12]
34018b44:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b48:	33f7      	adds	r3, #247	@ 0xf7
34018b4a:	031b      	lsls	r3, r3, #12
34018b4c:	681b      	ldr	r3, [r3, #0]
34018b4e:	f003 0302 	and.w	r3, r3, #2
34018b52:	2b00      	cmp	r3, #0
34018b54:	d1f5      	bne.n	34018b42 <LL_ATON_DisableUnits_Init+0x24e>
34018b56:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
34018b5a:	60bb      	str	r3, [r7, #8]
34018b5c:	68bb      	ldr	r3, [r7, #8]
34018b5e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018b62:	60bb      	str	r3, [r7, #8]
34018b64:	68fb      	ldr	r3, [r7, #12]
34018b66:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b6a:	33f7      	adds	r3, #247	@ 0xf7
34018b6c:	031b      	lsls	r3, r3, #12
34018b6e:	461a      	mov	r2, r3
34018b70:	68bb      	ldr	r3, [r7, #8]
34018b72:	6013      	str	r3, [r2, #0]
34018b74:	68fb      	ldr	r3, [r7, #12]
34018b76:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018b7a:	33f7      	adds	r3, #247	@ 0xf7
34018b7c:	031b      	lsls	r3, r3, #12
34018b7e:	681b      	ldr	r3, [r3, #0]
34018b80:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018b84:	2b00      	cmp	r3, #0
34018b86:	d1f5      	bne.n	34018b74 <LL_ATON_DisableUnits_Init+0x280>
      LL_ATON_DisableClock(ATON_ARITH_CLKB_CLK(unitId));
34018b88:	68fb      	ldr	r3, [r7, #12]
34018b8a:	3312      	adds	r3, #18
34018b8c:	4618      	mov	r0, r3
34018b8e:	f001 fb13 	bl	3401a1b8 <LL_ATON_DisableClock>
      break;
34018b92:	e066      	b.n	34018c62 <LL_ATON_DisableUnits_Init+0x36e>
#ifdef ATON_POOL_NUM
    case POOL:
#ifdef POOL_RC14
      ATON_POOL_CTRL_SET(unitId, ATON_POOL_CTRL_SET_EN(ATON_POOL_CTRL_GET(unitId), 0));
#else  // !POOL_RC14
      ATON_DISABLE_CLR_CONFCLR(POOL, unitId);
34018b94:	f44f 0384 	mov.w	r3, #4325376	@ 0x420000
34018b98:	60bb      	str	r3, [r7, #8]
34018b9a:	68bb      	ldr	r3, [r7, #8]
34018b9c:	f023 0301 	bic.w	r3, r3, #1
34018ba0:	60bb      	str	r3, [r7, #8]
34018ba2:	68bb      	ldr	r3, [r7, #8]
34018ba4:	f043 0302 	orr.w	r3, r3, #2
34018ba8:	60bb      	str	r3, [r7, #8]
34018baa:	68fb      	ldr	r3, [r7, #12]
34018bac:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018bb0:	33fb      	adds	r3, #251	@ 0xfb
34018bb2:	031b      	lsls	r3, r3, #12
34018bb4:	461a      	mov	r2, r3
34018bb6:	68bb      	ldr	r3, [r7, #8]
34018bb8:	6013      	str	r3, [r2, #0]
34018bba:	68fb      	ldr	r3, [r7, #12]
34018bbc:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018bc0:	33fb      	adds	r3, #251	@ 0xfb
34018bc2:	031b      	lsls	r3, r3, #12
34018bc4:	681b      	ldr	r3, [r3, #0]
34018bc6:	f003 0302 	and.w	r3, r3, #2
34018bca:	2b00      	cmp	r3, #0
34018bcc:	d1f5      	bne.n	34018bba <LL_ATON_DisableUnits_Init+0x2c6>
34018bce:	f44f 0384 	mov.w	r3, #4325376	@ 0x420000
34018bd2:	60bb      	str	r3, [r7, #8]
34018bd4:	68bb      	ldr	r3, [r7, #8]
34018bd6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018bda:	60bb      	str	r3, [r7, #8]
34018bdc:	68fb      	ldr	r3, [r7, #12]
34018bde:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018be2:	33fb      	adds	r3, #251	@ 0xfb
34018be4:	031b      	lsls	r3, r3, #12
34018be6:	461a      	mov	r2, r3
34018be8:	68bb      	ldr	r3, [r7, #8]
34018bea:	6013      	str	r3, [r2, #0]
34018bec:	68fb      	ldr	r3, [r7, #12]
34018bee:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018bf2:	33fb      	adds	r3, #251	@ 0xfb
34018bf4:	031b      	lsls	r3, r3, #12
34018bf6:	681b      	ldr	r3, [r3, #0]
34018bf8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018bfc:	2b00      	cmp	r3, #0
34018bfe:	d1f5      	bne.n	34018bec <LL_ATON_DisableUnits_Init+0x2f8>
#endif // !POOL_RC14

      LL_ATON_DisableClock(ATON_POOL_CLKB_CLK(unitId));
34018c00:	68fb      	ldr	r3, [r7, #12]
34018c02:	3316      	adds	r3, #22
34018c04:	4618      	mov	r0, r3
34018c06:	f001 fad7 	bl	3401a1b8 <LL_ATON_DisableClock>
      break;
34018c0a:	e02a      	b.n	34018c62 <LL_ATON_DisableUnits_Init+0x36e>
#endif

#ifdef ATON_RECBUF_NUM
    case RECBUF:
      ATON_DISABLE_CLR_CONFCLR(RECBUF, unitId);
34018c0c:	2300      	movs	r3, #0
34018c0e:	60bb      	str	r3, [r7, #8]
34018c10:	68bb      	ldr	r3, [r7, #8]
34018c12:	f023 0301 	bic.w	r3, r3, #1
34018c16:	60bb      	str	r3, [r7, #8]
34018c18:	68bb      	ldr	r3, [r7, #8]
34018c1a:	f043 0302 	orr.w	r3, r3, #2
34018c1e:	60bb      	str	r3, [r7, #8]
34018c20:	4a17      	ldr	r2, [pc, #92]	@ (34018c80 <LL_ATON_DisableUnits_Init+0x38c>)
34018c22:	68bb      	ldr	r3, [r7, #8]
34018c24:	6013      	str	r3, [r2, #0]
34018c26:	4b16      	ldr	r3, [pc, #88]	@ (34018c80 <LL_ATON_DisableUnits_Init+0x38c>)
34018c28:	681b      	ldr	r3, [r3, #0]
34018c2a:	f003 0302 	and.w	r3, r3, #2
34018c2e:	2b00      	cmp	r3, #0
34018c30:	d1f9      	bne.n	34018c26 <LL_ATON_DisableUnits_Init+0x332>
34018c32:	2300      	movs	r3, #0
34018c34:	60bb      	str	r3, [r7, #8]
34018c36:	68bb      	ldr	r3, [r7, #8]
34018c38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34018c3c:	60bb      	str	r3, [r7, #8]
34018c3e:	4a10      	ldr	r2, [pc, #64]	@ (34018c80 <LL_ATON_DisableUnits_Init+0x38c>)
34018c40:	68bb      	ldr	r3, [r7, #8]
34018c42:	6013      	str	r3, [r2, #0]
34018c44:	4b0e      	ldr	r3, [pc, #56]	@ (34018c80 <LL_ATON_DisableUnits_Init+0x38c>)
34018c46:	681b      	ldr	r3, [r3, #0]
34018c48:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34018c4c:	2b00      	cmp	r3, #0
34018c4e:	d1f9      	bne.n	34018c44 <LL_ATON_DisableUnits_Init+0x350>
      LL_ATON_DisableClock(ATON_RECBUF_CLKB_CLK(unitId));
34018c50:	68fb      	ldr	r3, [r7, #12]
34018c52:	3318      	adds	r3, #24
34018c54:	4618      	mov	r0, r3
34018c56:	f001 faaf 	bl	3401a1b8 <LL_ATON_DisableClock>
      break;
34018c5a:	e002      	b.n	34018c62 <LL_ATON_DisableUnits_Init+0x36e>
#endif

    default:
      return LL_ATON_INVALID_PARAM;
34018c5c:	f06f 0301 	mvn.w	r3, #1
34018c60:	e008      	b.n	34018c74 <LL_ATON_DisableUnits_Init+0x380>
  for (i = 0; i < n; i++)
34018c62:	697b      	ldr	r3, [r7, #20]
34018c64:	3301      	adds	r3, #1
34018c66:	617b      	str	r3, [r7, #20]
34018c68:	697a      	ldr	r2, [r7, #20]
34018c6a:	683b      	ldr	r3, [r7, #0]
34018c6c:	429a      	cmp	r2, r3
34018c6e:	f6ff ae49 	blt.w	34018904 <LL_ATON_DisableUnits_Init+0x10>
    }
  }

  return LL_ATON_OK;
34018c72:	2300      	movs	r3, #0
}
34018c74:	4618      	mov	r0, r3
34018c76:	3718      	adds	r7, #24
34018c78:	46bd      	mov	sp, r7
34018c7a:	bd80      	pop	{r7, pc}
34018c7c:	00881080 	.word	0x00881080
34018c80:	580fd000 	.word	0x580fd000

34018c84 <LL_Streng_TensorInit>:
 * @param  conf Pointer to structure(s) describing initialization parameters
 * @param  n Number of elements in initialization structure array
 * @retval error code. E.g.: Invalid ID, invalid parameters, not idle,..
 */
int LL_Streng_TensorInit(int id, const LL_Streng_TensorInitTypeDef *conf, int n)
{
34018c84:	b580      	push	{r7, lr}
34018c86:	b096      	sub	sp, #88	@ 0x58
34018c88:	af00      	add	r7, sp, #0
34018c8a:	60f8      	str	r0, [r7, #12]
34018c8c:	60b9      	str	r1, [r7, #8]
34018c8e:	607a      	str	r2, [r7, #4]
  uint32_t t;

  /* deferred register values */
  uint32_t t_streng_strd = ATON_STRENG_STRD_DT;
34018c90:	2300      	movs	r3, #0
34018c92:	653b      	str	r3, [r7, #80]	@ 0x50
  uint32_t t_streng_cid_cache = ATON_STRENG_CID_CACHE_DT;
34018c94:	2300      	movs	r3, #0
34018c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t t_streng_event = ATON_STRENG_EVENT_DT;
34018c98:	2300      	movs	r3, #0
34018c9a:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (id >= ATON_STRENG_NUM)
34018c9c:	68fb      	ldr	r3, [r7, #12]
34018c9e:	2b09      	cmp	r3, #9
34018ca0:	dd02      	ble.n	34018ca8 <LL_Streng_TensorInit+0x24>
    return LL_ATON_INVALID_ID;
34018ca2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34018ca6:	e342      	b.n	3401932e <LL_Streng_TensorInit+0x6aa>

  LL_ATON_EnableClock(ATON_STRENG_CLKB_CLK(id));
34018ca8:	68fb      	ldr	r3, [r7, #12]
34018caa:	4618      	mov	r0, r3
34018cac:	f001 fa56 	bl	3401a15c <LL_ATON_EnableClock>

#define _LL_min(x, y) ((x) > (y) ? (y) : (x))

  if (n != 1)
34018cb0:	687b      	ldr	r3, [r7, #4]
34018cb2:	2b01      	cmp	r3, #1
34018cb4:	d002      	beq.n	34018cbc <LL_Streng_TensorInit+0x38>
    return -1;
34018cb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34018cba:	e338      	b.n	3401932e <LL_Streng_TensorInit+0x6aa>
    // if (conf->dir == 0 && (conf->nbits_in > conf->nbits_out)) return -1;
#ifndef ATON_IMC_NUM
  if (conf->nbits_in > 24 || conf->nbits_out > 24)
34018cbc:	68bb      	ldr	r3, [r7, #8]
34018cbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
34018cc2:	2b18      	cmp	r3, #24
34018cc4:	d804      	bhi.n	34018cd0 <LL_Streng_TensorInit+0x4c>
34018cc6:	68bb      	ldr	r3, [r7, #8]
34018cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
34018ccc:	2b18      	cmp	r3, #24
34018cce:	d902      	bls.n	34018cd6 <LL_Streng_TensorInit+0x52>
    return -1;
34018cd0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34018cd4:	e32b      	b.n	3401932e <LL_Streng_TensorInit+0x6aa>
#endif

  t = ATON_STRENG_CTRL_DT;
34018cd6:	2300      	movs	r3, #0
34018cd8:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_DIR(t, (conf->dir != 0));
34018cda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018cdc:	f023 0208 	bic.w	r2, r3, #8
34018ce0:	68bb      	ldr	r3, [r7, #8]
34018ce2:	781b      	ldrb	r3, [r3, #0]
34018ce4:	00db      	lsls	r3, r3, #3
34018ce6:	f003 0308 	and.w	r3, r3, #8
34018cea:	4313      	orrs	r3, r2
34018cec:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_RAW(t, (conf->raw != 0));
34018cee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018cf0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
34018cf4:	68bb      	ldr	r3, [r7, #8]
34018cf6:	781b      	ldrb	r3, [r3, #0]
34018cf8:	01db      	lsls	r3, r3, #7
34018cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34018cfe:	4313      	orrs	r3, r2
34018d00:	657b      	str	r3, [r7, #84]	@ 0x54
#ifdef ATON_STRENG_CTRL_SET_RAW_OUT
  t = ATON_STRENG_CTRL_SET_RAW_OUT(t, conf->raw_out);
34018d02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018d04:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34018d08:	68bb      	ldr	r3, [r7, #8]
34018d0a:	781b      	ldrb	r3, [r3, #0]
34018d0c:	f3c3 0380 	ubfx	r3, r3, #2, #1
34018d10:	b2db      	uxtb	r3, r3
34018d12:	025b      	lsls	r3, r3, #9
34018d14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34018d18:	4313      	orrs	r3, r2
34018d1a:	657b      	str	r3, [r7, #84]	@ 0x54
#else
  /* Hardware feature not supported */
  LL_ATON_ASSERT(conf->raw_out == 0);
#endif
  t = ATON_STRENG_CTRL_SET_NOBLK(t, (conf->noblk != 0));
34018d1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018d1e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
34018d22:	68bb      	ldr	r3, [r7, #8]
34018d24:	781b      	ldrb	r3, [r3, #0]
34018d26:	01db      	lsls	r3, r3, #7
34018d28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34018d2c:	4313      	orrs	r3, r2
34018d2e:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_NOINC(t, (conf->noinc == 1));
34018d30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018d32:	f023 0210 	bic.w	r2, r3, #16
34018d36:	68bb      	ldr	r3, [r7, #8]
34018d38:	781b      	ldrb	r3, [r3, #0]
34018d3a:	085b      	lsrs	r3, r3, #1
34018d3c:	b2db      	uxtb	r3, r3
34018d3e:	f003 0310 	and.w	r3, r3, #16
34018d42:	4313      	orrs	r3, r2
34018d44:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_SINGLE(t, conf->frame_tot_cnt == 1);
34018d46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018d48:	f023 0304 	bic.w	r3, r3, #4
34018d4c:	68ba      	ldr	r2, [r7, #8]
34018d4e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
34018d50:	2a01      	cmp	r2, #1
34018d52:	d101      	bne.n	34018d58 <LL_Streng_TensorInit+0xd4>
34018d54:	2204      	movs	r2, #4
34018d56:	e000      	b.n	34018d5a <LL_Streng_TensorInit+0xd6>
34018d58:	2200      	movs	r2, #0
34018d5a:	4313      	orrs	r3, r2
34018d5c:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_CONT(t, conf->continuous == 1);
34018d5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018d60:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
34018d64:	68bb      	ldr	r3, [r7, #8]
34018d66:	781b      	ldrb	r3, [r3, #0]
34018d68:	011b      	lsls	r3, r3, #4
34018d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34018d6e:	4313      	orrs	r3, r2
34018d70:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_LSBMODE(t, conf->align_right == 1);
34018d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018d74:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
34018d78:	68bb      	ldr	r3, [r7, #8]
34018d7a:	781b      	ldrb	r3, [r3, #0]
34018d7c:	021b      	lsls	r3, r3, #8
34018d7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34018d82:	4313      	orrs	r3, r2
34018d84:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_SIGNEXT(t, conf->align_right == 1 && conf->nbits_unsigned == 0);
34018d86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018d88:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
34018d8c:	68bb      	ldr	r3, [r7, #8]
34018d8e:	781b      	ldrb	r3, [r3, #0]
34018d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34018d94:	b2db      	uxtb	r3, r3
34018d96:	2b00      	cmp	r3, #0
34018d98:	d008      	beq.n	34018dac <LL_Streng_TensorInit+0x128>
34018d9a:	68bb      	ldr	r3, [r7, #8]
34018d9c:	785b      	ldrb	r3, [r3, #1]
34018d9e:	f003 0302 	and.w	r3, r3, #2
34018da2:	b2db      	uxtb	r3, r3
34018da4:	2b00      	cmp	r3, #0
34018da6:	d101      	bne.n	34018dac <LL_Streng_TensorInit+0x128>
34018da8:	2301      	movs	r3, #1
34018daa:	e000      	b.n	34018dae <LL_Streng_TensorInit+0x12a>
34018dac:	2300      	movs	r3, #0
34018dae:	03db      	lsls	r3, r3, #15
34018db0:	b29b      	uxth	r3, r3
34018db2:	4313      	orrs	r3, r2
34018db4:	657b      	str	r3, [r7, #84]	@ 0x54

  int ch_bits[3] = {0, 0, 0};
34018db6:	2300      	movs	r3, #0
34018db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
34018dba:	2300      	movs	r3, #0
34018dbc:	633b      	str	r3, [r7, #48]	@ 0x30
34018dbe:	2300      	movs	r3, #0
34018dc0:	637b      	str	r3, [r7, #52]	@ 0x34
  int in_bits[3];
  int out_bits[3];
  int nbits_out = conf->nbits_out;
34018dc2:	68bb      	ldr	r3, [r7, #8]
34018dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
34018dc8:	647b      	str	r3, [r7, #68]	@ 0x44
  int nbits_in = conf->nbits_in;
34018dca:	68bb      	ldr	r3, [r7, #8]
34018dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
34018dd0:	643b      	str	r3, [r7, #64]	@ 0x40
  // case 2: stream->bus  --> in_bits >= out_bits -> use lanes but valid for in_bits=8,16,24 for other bit length out is
  // right shifted by (8,16,24) - out_bits
  //                      |
  // case 3:              --> in_bits < out_bits -> use FRONT_GAP

  int io_case = ((conf->dir != 0) << 1);
34018dd2:	68bb      	ldr	r3, [r7, #8]
34018dd4:	781b      	ldrb	r3, [r3, #0]
34018dd6:	005b      	lsls	r3, r3, #1
34018dd8:	f003 0302 	and.w	r3, r3, #2
34018ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_case += (conf->dir == 0 ? (conf->nbits_in <= conf->nbits_out) : (conf->nbits_in < conf->nbits_out));
34018dde:	68bb      	ldr	r3, [r7, #8]
34018de0:	781b      	ldrb	r3, [r3, #0]
34018de2:	f003 0301 	and.w	r3, r3, #1
34018de6:	b2db      	uxtb	r3, r3
34018de8:	2b00      	cmp	r3, #0
34018dea:	d10c      	bne.n	34018e06 <LL_Streng_TensorInit+0x182>
34018dec:	68bb      	ldr	r3, [r7, #8]
34018dee:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
34018df2:	68bb      	ldr	r3, [r7, #8]
34018df4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
34018df8:	429a      	cmp	r2, r3
34018dfa:	bf94      	ite	ls
34018dfc:	2301      	movls	r3, #1
34018dfe:	2300      	movhi	r3, #0
34018e00:	b2db      	uxtb	r3, r3
34018e02:	461a      	mov	r2, r3
34018e04:	e00b      	b.n	34018e1e <LL_Streng_TensorInit+0x19a>
34018e06:	68bb      	ldr	r3, [r7, #8]
34018e08:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
34018e0c:	68bb      	ldr	r3, [r7, #8]
34018e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
34018e12:	429a      	cmp	r2, r3
34018e14:	bf34      	ite	cc
34018e16:	2301      	movcc	r3, #1
34018e18:	2300      	movcs	r3, #0
34018e1a:	b2db      	uxtb	r3, r3
34018e1c:	461a      	mov	r2, r3
34018e1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34018e20:	4413      	add	r3, r2
34018e22:	63fb      	str	r3, [r7, #60]	@ 0x3c

  switch (io_case)
34018e24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34018e26:	2b03      	cmp	r3, #3
34018e28:	f200 80c8 	bhi.w	34018fbc <LL_Streng_TensorInit+0x338>
34018e2c:	a201      	add	r2, pc, #4	@ (adr r2, 34018e34 <LL_Streng_TensorInit+0x1b0>)
34018e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34018e32:	bf00      	nop
34018e34:	34018e45 	.word	0x34018e45
34018e38:	34018e85 	.word	0x34018e85
34018e3c:	34018f41 	.word	0x34018f41
34018e40:	34018f01 	.word	0x34018f01
  {
  case 0: // in_bits > out_bits && bus->stream
          // must use FRONT_GAP
  {
    if (conf->mem_lsb)
34018e44:	68bb      	ldr	r3, [r7, #8]
34018e46:	781b      	ldrb	r3, [r3, #0]
34018e48:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
34018e4c:	b2db      	uxtb	r3, r3
34018e4e:	2b00      	cmp	r3, #0
34018e50:	d00b      	beq.n	34018e6a <LL_Streng_TensorInit+0x1e6>
      t_streng_strd = ATON_STRENG_STRD_SET_FGAP(t_streng_strd, (nbits_in - nbits_out));
34018e52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
34018e54:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
34018e58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
34018e5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34018e5c:	1acb      	subs	r3, r1, r3
34018e5e:	041b      	lsls	r3, r3, #16
34018e60:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
34018e64:	4313      	orrs	r3, r2
34018e66:	653b      	str	r3, [r7, #80]	@ 0x50
34018e68:	e00a      	b.n	34018e80 <LL_Streng_TensorInit+0x1fc>
    else
      t_streng_strd = ATON_STRENG_STRD_SET_BGAP(t_streng_strd, (nbits_in - nbits_out));
34018e6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
34018e6c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34018e70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
34018e72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34018e74:	1acb      	subs	r3, r1, r3
34018e76:	061b      	lsls	r3, r3, #24
34018e78:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
34018e7c:	4313      	orrs	r3, r2
34018e7e:	653b      	str	r3, [r7, #80]	@ 0x50
    nbits_in = nbits_out;
34018e80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34018e82:	643b      	str	r3, [r7, #64]	@ 0x40
  }
  // intentional fall through
  case 1: // in_bits <= out_bits && bus->stream
    in_bits[0] = _LL_min(8, nbits_in);
34018e84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34018e86:	2b08      	cmp	r3, #8
34018e88:	bfa8      	it	ge
34018e8a:	2308      	movge	r3, #8
34018e8c:	623b      	str	r3, [r7, #32]
    in_bits[1] = nbits_in > 8 ? _LL_min(8, nbits_in - 8) : 0;
34018e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34018e90:	2b08      	cmp	r3, #8
34018e92:	dd05      	ble.n	34018ea0 <LL_Streng_TensorInit+0x21c>
34018e94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34018e96:	2b10      	cmp	r3, #16
34018e98:	bfa8      	it	ge
34018e9a:	2310      	movge	r3, #16
34018e9c:	3b08      	subs	r3, #8
34018e9e:	e000      	b.n	34018ea2 <LL_Streng_TensorInit+0x21e>
34018ea0:	2300      	movs	r3, #0
34018ea2:	627b      	str	r3, [r7, #36]	@ 0x24
    in_bits[2] = nbits_in > 16 ? _LL_min(8, nbits_in - 16) : 0;
34018ea4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34018ea6:	2b10      	cmp	r3, #16
34018ea8:	dd05      	ble.n	34018eb6 <LL_Streng_TensorInit+0x232>
34018eaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34018eac:	2b18      	cmp	r3, #24
34018eae:	bfa8      	it	ge
34018eb0:	2318      	movge	r3, #24
34018eb2:	3b10      	subs	r3, #16
34018eb4:	e000      	b.n	34018eb8 <LL_Streng_TensorInit+0x234>
34018eb6:	2300      	movs	r3, #0
34018eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (conf->align_right)
34018eba:	68bb      	ldr	r3, [r7, #8]
34018ebc:	781b      	ldrb	r3, [r3, #0]
34018ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34018ec2:	b2db      	uxtb	r3, r3
34018ec4:	2b00      	cmp	r3, #0
34018ec6:	d006      	beq.n	34018ed6 <LL_Streng_TensorInit+0x252>
    {
      ch_bits[0] = in_bits[0];
34018ec8:	6a3b      	ldr	r3, [r7, #32]
34018eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ch_bits[1] = in_bits[1];
34018ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018ece:	633b      	str	r3, [r7, #48]	@ 0x30
      ch_bits[2] = in_bits[2];
34018ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34018ed2:	637b      	str	r3, [r7, #52]	@ 0x34
        ch_bits[0] = in_bits[1];
      } // N.B. the DMA stuffs the bits to the left of the channel
      else
        ch_bits[0] = in_bits[0];
    }
    break;
34018ed4:	e072      	b.n	34018fbc <LL_Streng_TensorInit+0x338>
      if (nbits_out > 16)
34018ed6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34018ed8:	2b10      	cmp	r3, #16
34018eda:	dd06      	ble.n	34018eea <LL_Streng_TensorInit+0x266>
        ch_bits[2] = in_bits[0];
34018edc:	6a3b      	ldr	r3, [r7, #32]
34018ede:	637b      	str	r3, [r7, #52]	@ 0x34
        ch_bits[1] = in_bits[1];
34018ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018ee2:	633b      	str	r3, [r7, #48]	@ 0x30
        ch_bits[0] = in_bits[2];
34018ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34018ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34018ee8:	e068      	b.n	34018fbc <LL_Streng_TensorInit+0x338>
      else if (nbits_out > 8)
34018eea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34018eec:	2b08      	cmp	r3, #8
34018eee:	dd04      	ble.n	34018efa <LL_Streng_TensorInit+0x276>
        ch_bits[1] = in_bits[0];
34018ef0:	6a3b      	ldr	r3, [r7, #32]
34018ef2:	633b      	str	r3, [r7, #48]	@ 0x30
        ch_bits[0] = in_bits[1];
34018ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34018ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34018ef8:	e060      	b.n	34018fbc <LL_Streng_TensorInit+0x338>
        ch_bits[0] = in_bits[0];
34018efa:	6a3b      	ldr	r3, [r7, #32]
34018efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34018efe:	e05d      	b.n	34018fbc <LL_Streng_TensorInit+0x338>
  case 3: // in_bits < out_bits && stream->bus
  {
    if (conf->mem_lsb)
34018f00:	68bb      	ldr	r3, [r7, #8]
34018f02:	781b      	ldrb	r3, [r3, #0]
34018f04:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
34018f08:	b2db      	uxtb	r3, r3
34018f0a:	2b00      	cmp	r3, #0
34018f0c:	d00b      	beq.n	34018f26 <LL_Streng_TensorInit+0x2a2>
      t_streng_strd = ATON_STRENG_STRD_SET_FGAP(t_streng_strd, (nbits_out - nbits_in));
34018f0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
34018f10:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
34018f14:	6c79      	ldr	r1, [r7, #68]	@ 0x44
34018f16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34018f18:	1acb      	subs	r3, r1, r3
34018f1a:	041b      	lsls	r3, r3, #16
34018f1c:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
34018f20:	4313      	orrs	r3, r2
34018f22:	653b      	str	r3, [r7, #80]	@ 0x50
34018f24:	e00a      	b.n	34018f3c <LL_Streng_TensorInit+0x2b8>
    else
      t_streng_strd = ATON_STRENG_STRD_SET_BGAP(t_streng_strd, (nbits_out - nbits_in));
34018f26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
34018f28:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34018f2c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
34018f2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34018f30:	1acb      	subs	r3, r1, r3
34018f32:	061b      	lsls	r3, r3, #24
34018f34:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
34018f38:	4313      	orrs	r3, r2
34018f3a:	653b      	str	r3, [r7, #80]	@ 0x50
    nbits_out = nbits_in;
34018f3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34018f3e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  // intentional fall through
  case 2: // in_bits >= out_bits && stream->bus
    out_bits[0] = _LL_min(8, nbits_out);
34018f40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34018f42:	2b08      	cmp	r3, #8
34018f44:	bfa8      	it	ge
34018f46:	2308      	movge	r3, #8
34018f48:	617b      	str	r3, [r7, #20]
    out_bits[1] = nbits_out > 8 ? _LL_min(8, nbits_out - 8) : 0;
34018f4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34018f4c:	2b08      	cmp	r3, #8
34018f4e:	dd05      	ble.n	34018f5c <LL_Streng_TensorInit+0x2d8>
34018f50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34018f52:	2b10      	cmp	r3, #16
34018f54:	bfa8      	it	ge
34018f56:	2310      	movge	r3, #16
34018f58:	3b08      	subs	r3, #8
34018f5a:	e000      	b.n	34018f5e <LL_Streng_TensorInit+0x2da>
34018f5c:	2300      	movs	r3, #0
34018f5e:	61bb      	str	r3, [r7, #24]
    out_bits[2] = nbits_out > 16 ? _LL_min(8, nbits_out - 16) : 0;
34018f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34018f62:	2b10      	cmp	r3, #16
34018f64:	dd05      	ble.n	34018f72 <LL_Streng_TensorInit+0x2ee>
34018f66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34018f68:	2b18      	cmp	r3, #24
34018f6a:	bfa8      	it	ge
34018f6c:	2318      	movge	r3, #24
34018f6e:	3b10      	subs	r3, #16
34018f70:	e000      	b.n	34018f74 <LL_Streng_TensorInit+0x2f0>
34018f72:	2300      	movs	r3, #0
34018f74:	61fb      	str	r3, [r7, #28]
    if (conf->align_right)
34018f76:	68bb      	ldr	r3, [r7, #8]
34018f78:	781b      	ldrb	r3, [r3, #0]
34018f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34018f7e:	b2db      	uxtb	r3, r3
34018f80:	2b00      	cmp	r3, #0
34018f82:	d006      	beq.n	34018f92 <LL_Streng_TensorInit+0x30e>
    {
      ch_bits[0] = out_bits[0];
34018f84:	697b      	ldr	r3, [r7, #20]
34018f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ch_bits[1] = out_bits[1];
34018f88:	69bb      	ldr	r3, [r7, #24]
34018f8a:	633b      	str	r3, [r7, #48]	@ 0x30
      ch_bits[2] = out_bits[2];
34018f8c:	69fb      	ldr	r3, [r7, #28]
34018f8e:	637b      	str	r3, [r7, #52]	@ 0x34
        ch_bits[0] = out_bits[1];
      } // N.B. the DMA stuffs the bits to the left of the channel
      else
        ch_bits[0] = out_bits[0];
    }
    break;
34018f90:	e013      	b.n	34018fba <LL_Streng_TensorInit+0x336>
      if (nbits_in > 16)
34018f92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34018f94:	2b10      	cmp	r3, #16
34018f96:	dd06      	ble.n	34018fa6 <LL_Streng_TensorInit+0x322>
        ch_bits[2] = out_bits[0];
34018f98:	697b      	ldr	r3, [r7, #20]
34018f9a:	637b      	str	r3, [r7, #52]	@ 0x34
        ch_bits[1] = out_bits[1];
34018f9c:	69bb      	ldr	r3, [r7, #24]
34018f9e:	633b      	str	r3, [r7, #48]	@ 0x30
        ch_bits[0] = out_bits[2];
34018fa0:	69fb      	ldr	r3, [r7, #28]
34018fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34018fa4:	e009      	b.n	34018fba <LL_Streng_TensorInit+0x336>
      else if (nbits_in > 8)
34018fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34018fa8:	2b08      	cmp	r3, #8
34018faa:	dd04      	ble.n	34018fb6 <LL_Streng_TensorInit+0x332>
        ch_bits[1] = out_bits[0];
34018fac:	697b      	ldr	r3, [r7, #20]
34018fae:	633b      	str	r3, [r7, #48]	@ 0x30
        ch_bits[0] = out_bits[1];
34018fb0:	69bb      	ldr	r3, [r7, #24]
34018fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34018fb4:	e001      	b.n	34018fba <LL_Streng_TensorInit+0x336>
        ch_bits[0] = out_bits[0];
34018fb6:	697b      	ldr	r3, [r7, #20]
34018fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34018fba:	bf00      	nop
  }

/* Take care of N64 single size register. TODO: double check this  */
#ifdef ATON_STRENG_CTRL_SET_SIZE1
  t = ATON_STRENG_CTRL_SET_SIZE0(t, ch_bits[0]);
34018fbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018fbe:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
34018fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34018fc4:	041b      	lsls	r3, r3, #16
34018fc6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
34018fca:	4313      	orrs	r3, r2
34018fcc:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_SIZE1(t, ch_bits[1]);
34018fce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018fd0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
34018fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34018fd6:	051b      	lsls	r3, r3, #20
34018fd8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
34018fdc:	4313      	orrs	r3, r2
34018fde:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_CTRL_SET_SIZE2(t, ch_bits[2]);
34018fe0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34018fe2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
34018fe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34018fe8:	061b      	lsls	r3, r3, #24
34018fea:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
34018fee:	4313      	orrs	r3, r2
34018ff0:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_CTRL_SET_SIZE0(t, conf->nbits_out);
  else
    t = ATON_STRENG_CTRL_SET_SIZE0(t, conf->nbits_in);
#endif

  ATON_STRENG_CTRL_SET(id, t);
34018ff2:	68fb      	ldr	r3, [r7, #12]
34018ff4:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34018ff8:	33e5      	adds	r3, #229	@ 0xe5
34018ffa:	031b      	lsls	r3, r3, #12
34018ffc:	461a      	mov	r2, r3
34018ffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019000:	6013      	str	r3, [r2, #0]

  // ATON_STRENG_ADDR_SET(id, conf->addr_start.i);
  ATON_REG_WRITE_RELOC(((volatile uint32_t *)(uintptr_t)ATON_STRENG_ADDR_ADDR(id)), conf->addr_base.i,
34019002:	68bb      	ldr	r3, [r7, #8]
34019004:	6859      	ldr	r1, [r3, #4]
34019006:	68bb      	ldr	r3, [r7, #8]
34019008:	689a      	ldr	r2, [r3, #8]
3401900a:	68fb      	ldr	r3, [r7, #12]
3401900c:	0318      	lsls	r0, r3, #12
3401900e:	4b2a      	ldr	r3, [pc, #168]	@ (340190b8 <LL_Streng_TensorInit+0x434>)
34019010:	4403      	add	r3, r0
34019012:	4618      	mov	r0, r3
34019014:	188b      	adds	r3, r1, r2
34019016:	6003      	str	r3, [r0, #0]
                       conf->offset_start);

  if (conf->raw)
34019018:	68bb      	ldr	r3, [r7, #8]
3401901a:	781b      	ldrb	r3, [r3, #0]
3401901c:	f003 0302 	and.w	r3, r3, #2
34019020:	b2db      	uxtb	r3, r3
34019022:	2b00      	cmp	r3, #0
34019024:	d025      	beq.n	34019072 <LL_Streng_TensorInit+0x3ee>
  {
    if (conf->frame_count)
34019026:	68bb      	ldr	r3, [r7, #8]
34019028:	695b      	ldr	r3, [r3, #20]
3401902a:	2b00      	cmp	r3, #0
3401902c:	d003      	beq.n	34019036 <LL_Streng_TensorInit+0x3b2>
      t = conf->frame_count;
3401902e:	68bb      	ldr	r3, [r7, #8]
34019030:	695b      	ldr	r3, [r3, #20]
34019032:	657b      	str	r3, [r7, #84]	@ 0x54
34019034:	e015      	b.n	34019062 <LL_Streng_TensorInit+0x3de>
    else
    {
      // N.B. end - start must contain padding if nbits_in is not power of two
      t = (LL_Streng_len(conf) * 8) / (conf->dir == 0 ? conf->nbits_in : conf->nbits_out);
34019036:	68b8      	ldr	r0, [r7, #8]
34019038:	f7fe ff20 	bl	34017e7c <LL_Streng_len>
3401903c:	4603      	mov	r3, r0
3401903e:	00db      	lsls	r3, r3, #3
34019040:	68ba      	ldr	r2, [r7, #8]
34019042:	7812      	ldrb	r2, [r2, #0]
34019044:	f3c2 0200 	ubfx	r2, r2, #0, #1
34019048:	b2d2      	uxtb	r2, r2
3401904a:	2a00      	cmp	r2, #0
3401904c:	d003      	beq.n	34019056 <LL_Streng_TensorInit+0x3d2>
3401904e:	68ba      	ldr	r2, [r7, #8]
34019050:	f892 203d 	ldrb.w	r2, [r2, #61]	@ 0x3d
34019054:	e002      	b.n	3401905c <LL_Streng_TensorInit+0x3d8>
34019056:	68ba      	ldr	r2, [r7, #8]
34019058:	f892 203c 	ldrb.w	r2, [r2, #60]	@ 0x3c
3401905c:	fbb3 f3f2 	udiv	r3, r3, r2
34019060:	657b      	str	r3, [r7, #84]	@ 0x54
    }
    ATON_STRENG_FSIZE_SET(id, t);
34019062:	68fb      	ldr	r3, [r7, #12]
34019064:	031a      	lsls	r2, r3, #12
34019066:	4b15      	ldr	r3, [pc, #84]	@ (340190bc <LL_Streng_TensorInit+0x438>)
34019068:	4413      	add	r3, r2
3401906a:	461a      	mov	r2, r3
3401906c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401906e:	6013      	str	r3, [r2, #0]
34019070:	e053      	b.n	3401911a <LL_Streng_TensorInit+0x496>
  }
  else
  {
    t = ATON_STRENG_FSIZE_DT;
34019072:	2300      	movs	r3, #0
34019074:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_FSIZE_SET_WIDTH(t, conf->fwidth);
34019076:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019078:	0c1b      	lsrs	r3, r3, #16
3401907a:	041b      	lsls	r3, r3, #16
3401907c:	68ba      	ldr	r2, [r7, #8]
3401907e:	6992      	ldr	r2, [r2, #24]
34019080:	b292      	uxth	r2, r2
34019082:	4313      	orrs	r3, r2
34019084:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_FSIZE_SET_HEIGHT(t, conf->fheight);
34019086:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019088:	b29a      	uxth	r2, r3
3401908a:	68bb      	ldr	r3, [r7, #8]
3401908c:	69db      	ldr	r3, [r3, #28]
3401908e:	041b      	lsls	r3, r3, #16
34019090:	4313      	orrs	r3, r2
34019092:	657b      	str	r3, [r7, #84]	@ 0x54
    ATON_STRENG_FSIZE_SET(id, t);
34019094:	68fb      	ldr	r3, [r7, #12]
34019096:	031a      	lsls	r2, r3, #12
34019098:	4b08      	ldr	r3, [pc, #32]	@ (340190bc <LL_Streng_TensorInit+0x438>)
3401909a:	4413      	add	r3, r2
3401909c:	461a      	mov	r2, r3
3401909e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340190a0:	6013      	str	r3, [r2, #0]

    uint32_t line_offset = conf->line_offset == 0 ? conf->fwidth * conf->batch_offset : conf->line_offset;
340190a2:	68bb      	ldr	r3, [r7, #8]
340190a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340190a6:	2b00      	cmp	r3, #0
340190a8:	d10a      	bne.n	340190c0 <LL_Streng_TensorInit+0x43c>
340190aa:	68bb      	ldr	r3, [r7, #8]
340190ac:	699b      	ldr	r3, [r3, #24]
340190ae:	68ba      	ldr	r2, [r7, #8]
340190b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
340190b2:	fb02 f303 	mul.w	r3, r2, r3
340190b6:	e005      	b.n	340190c4 <LL_Streng_TensorInit+0x440>
340190b8:	580e5008 	.word	0x580e5008
340190bc:	580e500c 	.word	0x580e500c
340190c0:	68bb      	ldr	r3, [r7, #8]
340190c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340190c4:	63bb      	str	r3, [r7, #56]	@ 0x38
    // if line_offset is left=0 then it's computed from the standard geometry of lines and batch
    t_streng_strd = ATON_STRENG_STRD_SET_LOFF(t_streng_strd, line_offset);
340190c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
340190c8:	0c1b      	lsrs	r3, r3, #16
340190ca:	041b      	lsls	r3, r3, #16
340190cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
340190ce:	b292      	uxth	r2, r2
340190d0:	4313      	orrs	r3, r2
340190d2:	653b      	str	r3, [r7, #80]	@ 0x50

#if defined(ATON_STRENG_CID_CACHE_SET_LOFF_MSB)
    t = t_streng_cid_cache;
340190d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
340190d6:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_CID_CACHE_SET_LOFF_MSB(t, (line_offset >> ATON_STRENG_STRD_LOFF_W));
340190d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340190da:	b29a      	uxth	r2, r3
340190dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
340190de:	0c1b      	lsrs	r3, r3, #16
340190e0:	041b      	lsls	r3, r3, #16
340190e2:	4313      	orrs	r3, r2
340190e4:	657b      	str	r3, [r7, #84]	@ 0x54
    t_streng_cid_cache = t;
340190e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340190e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif

    t = ATON_STRENG_DEPTH_DT;
340190ea:	2300      	movs	r3, #0
340190ec:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_DEPTH_SET_SIZE(t, conf->batch_depth);
340190ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340190f0:	0c1b      	lsrs	r3, r3, #16
340190f2:	041b      	lsls	r3, r3, #16
340190f4:	68ba      	ldr	r2, [r7, #8]
340190f6:	6a12      	ldr	r2, [r2, #32]
340190f8:	b292      	uxth	r2, r2
340190fa:	4313      	orrs	r3, r2
340190fc:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_DEPTH_SET_OFFSET(t, conf->batch_offset);
340190fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019100:	b29a      	uxth	r2, r3
34019102:	68bb      	ldr	r3, [r7, #8]
34019104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34019106:	041b      	lsls	r3, r3, #16
34019108:	4313      	orrs	r3, r2
3401910a:	657b      	str	r3, [r7, #84]	@ 0x54
    ATON_STRENG_DEPTH_SET(id, t);
3401910c:	68fb      	ldr	r3, [r7, #12]
3401910e:	031a      	lsls	r2, r3, #12
34019110:	4b89      	ldr	r3, [pc, #548]	@ (34019338 <LL_Streng_TensorInit+0x6b4>)
34019112:	4413      	add	r3, r2
34019114:	461a      	mov	r2, r3
34019116:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019118:	6013      	str	r3, [r2, #0]
  }

  ATON_STRENG_FRPTOFF_SET(id, conf->loop_offset);
3401911a:	68fb      	ldr	r3, [r7, #12]
3401911c:	031a      	lsls	r2, r3, #12
3401911e:	4b87      	ldr	r3, [pc, #540]	@ (3401933c <LL_Streng_TensorInit+0x6b8>)
34019120:	4413      	add	r3, r2
34019122:	461a      	mov	r2, r3
34019124:	68bb      	ldr	r3, [r7, #8]
34019126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34019128:	6013      	str	r3, [r2, #0]
  ATON_STRENG_FRAME_RPT_SET(id, conf->frame_loop_cnt);
3401912a:	68fb      	ldr	r3, [r7, #12]
3401912c:	031a      	lsls	r2, r3, #12
3401912e:	4b84      	ldr	r3, [pc, #528]	@ (34019340 <LL_Streng_TensorInit+0x6bc>)
34019130:	4413      	add	r3, r2
34019132:	461a      	mov	r2, r3
34019134:	68bb      	ldr	r3, [r7, #8]
34019136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34019138:	6013      	str	r3, [r2, #0]
  ATON_STRENG_FOFFSET_SET(id, conf->frame_offset);
3401913a:	68fb      	ldr	r3, [r7, #12]
3401913c:	031a      	lsls	r2, r3, #12
3401913e:	4b81      	ldr	r3, [pc, #516]	@ (34019344 <LL_Streng_TensorInit+0x6c0>)
34019140:	4413      	add	r3, r2
34019142:	461a      	mov	r2, r3
34019144:	68bb      	ldr	r3, [r7, #8]
34019146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34019148:	6013      	str	r3, [r2, #0]

  t = ATON_STRENG_LIMITEN_DT; // all other fields set to zero
3401914a:	2302      	movs	r3, #2
3401914c:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_LIMITEN_SET_FRAMELIMIT(t, 1);
3401914e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019150:	f043 0304 	orr.w	r3, r3, #4
34019154:	657b      	str	r3, [r7, #84]	@ 0x54
#if defined(ATON_STRENG_LIMITEN_SET_DOFF_MSB)
  t = ATON_STRENG_LIMITEN_SET_DOFF_MSB(t, conf->batch_offset >> ATON_STRENG_DEPTH_OFFSET_W);
34019156:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019158:	b29a      	uxth	r2, r3
3401915a:	68bb      	ldr	r3, [r7, #8]
3401915c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3401915e:	0c1b      	lsrs	r3, r3, #16
34019160:	041b      	lsls	r3, r3, #16
34019162:	4313      	orrs	r3, r2
34019164:	657b      	str	r3, [r7, #84]	@ 0x54
#endif
  ATON_STRENG_LIMITEN_SET(id, t);
34019166:	68fb      	ldr	r3, [r7, #12]
34019168:	031a      	lsls	r2, r3, #12
3401916a:	4b77      	ldr	r3, [pc, #476]	@ (34019348 <LL_Streng_TensorInit+0x6c4>)
3401916c:	4413      	add	r3, r2
3401916e:	461a      	mov	r2, r3
34019170:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019172:	6013      	str	r3, [r2, #0]

  if (/*(conf->dir == 0) && */ (conf->offset_limit != 0x0))
34019174:	68bb      	ldr	r3, [r7, #8]
34019176:	691b      	ldr	r3, [r3, #16]
34019178:	2b00      	cmp	r3, #0
3401917a:	d01a      	beq.n	340191b2 <LL_Streng_TensorInit+0x52e>
  {
    t = ATON_STRENG_LIMITEN_SET_ADDRLIMIT(t, 1);
3401917c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401917e:	f043 0301 	orr.w	r3, r3, #1
34019182:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_LIMITEN_SET_STOPPREFTC(t, 1);
34019184:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019186:	f043 0302 	orr.w	r3, r3, #2
3401918a:	657b      	str	r3, [r7, #84]	@ 0x54
    ATON_STRENG_LIMITEN_SET(id, t);
3401918c:	68fb      	ldr	r3, [r7, #12]
3401918e:	031a      	lsls	r2, r3, #12
34019190:	4b6d      	ldr	r3, [pc, #436]	@ (34019348 <LL_Streng_TensorInit+0x6c4>)
34019192:	4413      	add	r3, r2
34019194:	461a      	mov	r2, r3
34019196:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019198:	6013      	str	r3, [r2, #0]
    // NOTE: limiter is to be set to last accessible byte address
    // ATON_STRENG_LIMITADDR_SET(id, (conf->addr_limit.i - 1));
    ATON_REG_WRITE_RELOC(((volatile uint32_t *)(uintptr_t)ATON_STRENG_LIMITADDR_ADDR(id)), conf->addr_base.i,
3401919a:	68bb      	ldr	r3, [r7, #8]
3401919c:	685a      	ldr	r2, [r3, #4]
3401919e:	68bb      	ldr	r3, [r7, #8]
340191a0:	691b      	ldr	r3, [r3, #16]
340191a2:	441a      	add	r2, r3
340191a4:	68fb      	ldr	r3, [r7, #12]
340191a6:	0319      	lsls	r1, r3, #12
340191a8:	4b68      	ldr	r3, [pc, #416]	@ (3401934c <LL_Streng_TensorInit+0x6c8>)
340191aa:	440b      	add	r3, r1
340191ac:	4619      	mov	r1, r3
340191ae:	1e53      	subs	r3, r2, #1
340191b0:	600b      	str	r3, [r1, #0]
                         conf->offset_limit - 1);
  }

  ATON_STRENG_LIMIT_SET(id, conf->frame_tot_cnt);
340191b2:	68fb      	ldr	r3, [r7, #12]
340191b4:	031a      	lsls	r2, r3, #12
340191b6:	4b66      	ldr	r3, [pc, #408]	@ (34019350 <LL_Streng_TensorInit+0x6cc>)
340191b8:	4413      	add	r3, r2
340191ba:	461a      	mov	r2, r3
340191bc:	68bb      	ldr	r3, [r7, #8]
340191be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
340191c0:	6013      	str	r3, [r2, #0]
  // LL_ATON_PRINTF("frame_tot_cnt=%d\n", conf->frame_tot_cnt);

#if defined(ATON_STRENG_CID_CACHE_SET_CID)
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_CID(t_streng_cid_cache, conf->bus_cid);
340191c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
340191c4:	f023 0307 	bic.w	r3, r3, #7
340191c8:	68ba      	ldr	r2, [r7, #8]
340191ca:	7852      	ldrb	r2, [r2, #1]
340191cc:	f3c2 0282 	ubfx	r2, r2, #2, #3
340191d0:	b2d2      	uxtb	r2, r2
340191d2:	4313      	orrs	r3, r2
340191d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_CACHEABLE(t_streng_cid_cache, conf->cacheable);
340191d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
340191d8:	f023 0208 	bic.w	r2, r3, #8
340191dc:	68bb      	ldr	r3, [r7, #8]
340191de:	785b      	ldrb	r3, [r3, #1]
340191e0:	f3c3 1340 	ubfx	r3, r3, #5, #1
340191e4:	b2db      	uxtb	r3, r3
340191e6:	00db      	lsls	r3, r3, #3
340191e8:	f003 0308 	and.w	r3, r3, #8
340191ec:	4313      	orrs	r3, r2
340191ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_ALLOC(t_streng_cid_cache, conf->cache_allocate);
340191f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
340191f2:	f023 0210 	bic.w	r2, r3, #16
340191f6:	68bb      	ldr	r3, [r7, #8]
340191f8:	785b      	ldrb	r3, [r3, #1]
340191fa:	f3c3 1380 	ubfx	r3, r3, #6, #1
340191fe:	b2db      	uxtb	r3, r3
34019200:	011b      	lsls	r3, r3, #4
34019202:	f003 0310 	and.w	r3, r3, #16
34019206:	4313      	orrs	r3, r2
34019208:	64fb      	str	r3, [r7, #76]	@ 0x4c
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_PFETCH(t_streng_cid_cache, conf->bus_pfetch);
3401920a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
3401920c:	f023 0220 	bic.w	r2, r3, #32
34019210:	68bb      	ldr	r3, [r7, #8]
34019212:	785b      	ldrb	r3, [r3, #1]
34019214:	f3c3 13c0 	ubfx	r3, r3, #7, #1
34019218:	b2db      	uxtb	r3, r3
3401921a:	015b      	lsls	r3, r3, #5
3401921c:	f003 0320 	and.w	r3, r3, #32
34019220:	4313      	orrs	r3, r2
34019222:	64fb      	str	r3, [r7, #76]	@ 0x4c
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_LINESIZE(t_streng_cid_cache, conf->cache_linesize);
34019224:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
34019226:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
3401922a:	68bb      	ldr	r3, [r7, #8]
3401922c:	789b      	ldrb	r3, [r3, #2]
3401922e:	f3c3 0301 	ubfx	r3, r3, #0, #2
34019232:	b2db      	uxtb	r3, r3
34019234:	019b      	lsls	r3, r3, #6
34019236:	b2db      	uxtb	r3, r3
34019238:	4313      	orrs	r3, r2
3401923a:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif

  /* Enable event interrupts */
  if (conf->dir == 1)
3401923c:	68bb      	ldr	r3, [r7, #8]
3401923e:	781b      	ldrb	r3, [r3, #0]
34019240:	f003 0301 	and.w	r3, r3, #1
34019244:	b2db      	uxtb	r3, r3
34019246:	2b00      	cmp	r3, #0
34019248:	d005      	beq.n	34019256 <LL_Streng_TensorInit+0x5d2>
  {
#if LL_ATON_EN_EVENT_IRQ
    t_streng_event = 0;
3401924a:	2300      	movs	r3, #0
3401924c:	64bb      	str	r3, [r7, #72]	@ 0x48
    t_streng_event = ATON_STRENG_EVENT_SET_EN_OFLOW_FRM(t_streng_event, 1); // enable frame overflow interrupt
3401924e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34019250:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
34019254:	64bb      	str	r3, [r7, #72]	@ 0x48
#endif // LL_ATON_EN_EVENT_IRQ
  }

  /* Enable illegal configuration interrupts */
#if LL_ATON_EN_ERROR_IRQ
  t = t_streng_event;
34019256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34019258:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_EVENT_SET_EN_ILLCFG(t, 1); // Enable Illegal Configuration interrupt
3401925a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401925c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
34019260:	657b      	str	r3, [r7, #84]	@ 0x54
  // t = ATON_STRENG_EVENT_SET_EN_FMTMM(t, 1); // Enable Format Mismatch interrupt (intentionally not enabled)
  t_streng_event = t;
34019262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019264:	64bb      	str	r3, [r7, #72]	@ 0x48
#endif // LL_ATON_EN_ERROR_IRQ

  if ((conf->dir == 0) && conf->sync_with_other)
34019266:	68bb      	ldr	r3, [r7, #8]
34019268:	781b      	ldrb	r3, [r3, #0]
3401926a:	f003 0301 	and.w	r3, r3, #1
3401926e:	b2db      	uxtb	r3, r3
34019270:	2b00      	cmp	r3, #0
34019272:	d118      	bne.n	340192a6 <LL_Streng_TensorInit+0x622>
34019274:	68bb      	ldr	r3, [r7, #8]
34019276:	785b      	ldrb	r3, [r3, #1]
34019278:	f003 0301 	and.w	r3, r3, #1
3401927c:	b2db      	uxtb	r3, r3
3401927e:	2b00      	cmp	r3, #0
34019280:	d011      	beq.n	340192a6 <LL_Streng_TensorInit+0x622>
  {
    t = t_streng_event;
34019282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34019284:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_EVENT_SET_FRMTRG_EN(t, 1);               // Enable synchronizations of frames with other dma
34019286:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019288:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
3401928c:	657b      	str	r3, [r7, #84]	@ 0x54
    t = ATON_STRENG_EVENT_SET_FRMTRG_SRC(t, conf->sync_dma); // Enable synchronizations of frames with other dma
3401928e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019290:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
34019294:	68bb      	ldr	r3, [r7, #8]
34019296:	78db      	ldrb	r3, [r3, #3]
34019298:	061b      	lsls	r3, r3, #24
3401929a:	f003 53f8 	and.w	r3, r3, #520093696	@ 0x1f000000
3401929e:	4313      	orrs	r3, r2
340192a0:	657b      	str	r3, [r7, #84]	@ 0x54
    t_streng_event = t;
340192a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340192a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

#if 1
  t = ATON_STRENG_POS_DT;
340192a6:	4b2b      	ldr	r3, [pc, #172]	@ (34019354 <LL_Streng_TensorInit+0x6d0>)
340192a8:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_POS_SET_GAPCYCLES(t, 0); // set interline gap cycle to 0, as it should be safe to do so
340192aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340192ac:	b29b      	uxth	r3, r3
340192ae:	657b      	str	r3, [r7, #84]	@ 0x54
  ATON_STRENG_POS_SET(id, t);
340192b0:	68fb      	ldr	r3, [r7, #12]
340192b2:	031a      	lsls	r2, r3, #12
340192b4:	4b28      	ldr	r3, [pc, #160]	@ (34019358 <LL_Streng_TensorInit+0x6d4>)
340192b6:	4413      	add	r3, r2
340192b8:	461a      	mov	r2, r3
340192ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340192bc:	6013      	str	r3, [r2, #0]
#endif

  /* deferred register setting */
  ATON_STRENG_STRD_SET(id, t_streng_strd);
340192be:	68fb      	ldr	r3, [r7, #12]
340192c0:	031a      	lsls	r2, r3, #12
340192c2:	4b26      	ldr	r3, [pc, #152]	@ (3401935c <LL_Streng_TensorInit+0x6d8>)
340192c4:	4413      	add	r3, r2
340192c6:	461a      	mov	r2, r3
340192c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
340192ca:	6013      	str	r3, [r2, #0]
  ATON_STRENG_CID_CACHE_SET(id, t_streng_cid_cache);
340192cc:	68fb      	ldr	r3, [r7, #12]
340192ce:	031a      	lsls	r2, r3, #12
340192d0:	4b23      	ldr	r3, [pc, #140]	@ (34019360 <LL_Streng_TensorInit+0x6dc>)
340192d2:	4413      	add	r3, r2
340192d4:	461a      	mov	r2, r3
340192d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
340192d8:	6013      	str	r3, [r2, #0]
  ATON_STRENG_EVENT_SET(id, t_streng_event);
340192da:	68fb      	ldr	r3, [r7, #12]
340192dc:	031a      	lsls	r2, r3, #12
340192de:	4b21      	ldr	r3, [pc, #132]	@ (34019364 <LL_Streng_TensorInit+0x6e0>)
340192e0:	4413      	add	r3, r2
340192e2:	461a      	mov	r2, r3
340192e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
340192e6:	6013      	str	r3, [r2, #0]

  /* Ciphering settings */
#if (ATON_STRENG_VERSION_ENCR_DT == 1)
  t = ATON_STRENG_ENCR_MSB_DT;
340192e8:	2300      	movs	r3, #0
340192ea:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_ENCR_MSB_SET_EN(t, conf->cipher_en);
340192ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
340192ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
340192f2:	68bb      	ldr	r3, [r7, #8]
340192f4:	789b      	ldrb	r3, [r3, #2]
340192f6:	f3c3 0380 	ubfx	r3, r3, #2, #1
340192fa:	b2db      	uxtb	r3, r3
340192fc:	031b      	lsls	r3, r3, #12
340192fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34019302:	4313      	orrs	r3, r2
34019304:	657b      	str	r3, [r7, #84]	@ 0x54
  t = ATON_STRENG_ENCR_MSB_SET_KEY_SEL(t, conf->key_sel);
34019306:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34019308:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
3401930c:	68bb      	ldr	r3, [r7, #8]
3401930e:	789b      	ldrb	r3, [r3, #2]
34019310:	f3c3 03c0 	ubfx	r3, r3, #3, #1
34019314:	b2db      	uxtb	r3, r3
34019316:	039b      	lsls	r3, r3, #14
34019318:	b29b      	uxth	r3, r3
3401931a:	4313      	orrs	r3, r2
3401931c:	657b      	str	r3, [r7, #84]	@ 0x54
  ATON_STRENG_ENCR_MSB_SET(id, t);
3401931e:	68fb      	ldr	r3, [r7, #12]
34019320:	031a      	lsls	r2, r3, #12
34019322:	4b11      	ldr	r3, [pc, #68]	@ (34019368 <LL_Streng_TensorInit+0x6e4>)
34019324:	4413      	add	r3, r2
34019326:	461a      	mov	r2, r3
34019328:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3401932a:	6013      	str	r3, [r2, #0]
#endif

  return 0;
3401932c:	2300      	movs	r3, #0
}
3401932e:	4618      	mov	r0, r3
34019330:	3758      	adds	r7, #88	@ 0x58
34019332:	46bd      	mov	sp, r7
34019334:	bd80      	pop	{r7, pc}
34019336:	bf00      	nop
34019338:	580e5010 	.word	0x580e5010
3401933c:	580e5020 	.word	0x580e5020
34019340:	580e501c 	.word	0x580e501c
34019344:	580e5018 	.word	0x580e5018
34019348:	580e5030 	.word	0x580e5030
3401934c:	580e5038 	.word	0x580e5038
34019350:	580e5034 	.word	0x580e5034
34019354:	00080024 	.word	0x00080024
34019358:	580e5024 	.word	0x580e5024
3401935c:	580e5014 	.word	0x580e5014
34019360:	580e5048 	.word	0x580e5048
34019364:	580e5028 	.word	0x580e5028
34019368:	580e5044 	.word	0x580e5044

3401936c <__atonn_getSrcPortID>:
}
#endif

unsigned __atonn_getSrcPortID(enum SwitchUnitsType sut, unsigned char su_num, enum AccelUnitsType aut,
                              unsigned char au_num, unsigned char port)
{
3401936c:	b590      	push	{r4, r7, lr}
3401936e:	b083      	sub	sp, #12
34019370:	af00      	add	r7, sp, #0
34019372:	4604      	mov	r4, r0
34019374:	4608      	mov	r0, r1
34019376:	4611      	mov	r1, r2
34019378:	461a      	mov	r2, r3
3401937a:	4623      	mov	r3, r4
3401937c:	71fb      	strb	r3, [r7, #7]
3401937e:	4603      	mov	r3, r0
34019380:	71bb      	strb	r3, [r7, #6]
34019382:	460b      	mov	r3, r1
34019384:	717b      	strb	r3, [r7, #5]
34019386:	4613      	mov	r3, r2
34019388:	713b      	strb	r3, [r7, #4]
  // FIXME
  LL_ATON_ASSERT(su_num == 0);
3401938a:	79bb      	ldrb	r3, [r7, #6]
3401938c:	2b00      	cmp	r3, #0
3401938e:	d006      	beq.n	3401939e <__atonn_getSrcPortID+0x32>
34019390:	4b66      	ldr	r3, [pc, #408]	@ (3401952c <__atonn_getSrcPortID+0x1c0>)
34019392:	4a67      	ldr	r2, [pc, #412]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
34019394:	f240 313e 	movw	r1, #830	@ 0x33e
34019398:	4866      	ldr	r0, [pc, #408]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
3401939a:	f001 ffcb 	bl	3401b334 <__assert_func>
  switch (sut)
3401939e:	79fb      	ldrb	r3, [r7, #7]
340193a0:	2b02      	cmp	r3, #2
340193a2:	f000 80b6 	beq.w	34019512 <__atonn_getSrcPortID+0x1a6>
340193a6:	2b02      	cmp	r3, #2
340193a8:	f300 80ba 	bgt.w	34019520 <__atonn_getSrcPortID+0x1b4>
340193ac:	2b00      	cmp	r3, #0
340193ae:	d003      	beq.n	340193b8 <__atonn_getSrcPortID+0x4c>
340193b0:	2b01      	cmp	r3, #1
340193b2:	f000 80a7 	beq.w	34019504 <__atonn_getSrcPortID+0x198>
340193b6:	e0b3      	b.n	34019520 <__atonn_getSrcPortID+0x1b4>
  {
  case STRSWITCH:
    switch (aut)
340193b8:	797b      	ldrb	r3, [r7, #5]
340193ba:	2b06      	cmp	r3, #6
340193bc:	f200 809b 	bhi.w	340194f6 <__atonn_getSrcPortID+0x18a>
340193c0:	a201      	add	r2, pc, #4	@ (adr r2, 340193c8 <__atonn_getSrcPortID+0x5c>)
340193c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
340193c6:	bf00      	nop
340193c8:	340193e5 	.word	0x340193e5
340193cc:	340194f7 	.word	0x340194f7
340193d0:	34019411 	.word	0x34019411
340193d4:	3401943f 	.word	0x3401943f
340193d8:	3401946d 	.word	0x3401946d
340193dc:	3401949b 	.word	0x3401949b
340193e0:	340194c9 	.word	0x340194c9
    {
#if defined(ATON_STRENG_NUM)
    case STRENG:
      LL_ATON_ASSERT(port == 0);
340193e4:	7e3b      	ldrb	r3, [r7, #24]
340193e6:	2b00      	cmp	r3, #0
340193e8:	d006      	beq.n	340193f8 <__atonn_getSrcPortID+0x8c>
340193ea:	4b53      	ldr	r3, [pc, #332]	@ (34019538 <__atonn_getSrcPortID+0x1cc>)
340193ec:	4a50      	ldr	r2, [pc, #320]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
340193ee:	f240 3146 	movw	r1, #838	@ 0x346
340193f2:	4850      	ldr	r0, [pc, #320]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
340193f4:	f001 ff9e 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_STRENG_NUM);
340193f8:	793b      	ldrb	r3, [r7, #4]
340193fa:	2b09      	cmp	r3, #9
340193fc:	d906      	bls.n	3401940c <__atonn_getSrcPortID+0xa0>
340193fe:	4b4f      	ldr	r3, [pc, #316]	@ (3401953c <__atonn_getSrcPortID+0x1d0>)
34019400:	4a4b      	ldr	r2, [pc, #300]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
34019402:	f240 3147 	movw	r1, #839	@ 0x347
34019406:	484b      	ldr	r0, [pc, #300]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
34019408:	f001 ff94 	bl	3401b334 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, STRENG, 0, 0) + au_num;
3401940c:	793b      	ldrb	r3, [r7, #4]
3401940e:	e088      	b.n	34019522 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
#if defined(ATON_CONVACC_NUM)
    case CONVACC:
      LL_ATON_ASSERT(port == 0);
34019410:	7e3b      	ldrb	r3, [r7, #24]
34019412:	2b00      	cmp	r3, #0
34019414:	d006      	beq.n	34019424 <__atonn_getSrcPortID+0xb8>
34019416:	4b48      	ldr	r3, [pc, #288]	@ (34019538 <__atonn_getSrcPortID+0x1cc>)
34019418:	4a45      	ldr	r2, [pc, #276]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
3401941a:	f240 314d 	movw	r1, #845	@ 0x34d
3401941e:	4845      	ldr	r0, [pc, #276]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
34019420:	f001 ff88 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_CONVACC_NUM);
34019424:	793b      	ldrb	r3, [r7, #4]
34019426:	2b03      	cmp	r3, #3
34019428:	d906      	bls.n	34019438 <__atonn_getSrcPortID+0xcc>
3401942a:	4b45      	ldr	r3, [pc, #276]	@ (34019540 <__atonn_getSrcPortID+0x1d4>)
3401942c:	4a40      	ldr	r2, [pc, #256]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
3401942e:	f240 314e 	movw	r1, #846	@ 0x34e
34019432:	4840      	ldr	r0, [pc, #256]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
34019434:	f001 ff7e 	bl	3401b334 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0) + au_num;
34019438:	793b      	ldrb	r3, [r7, #4]
3401943a:	330a      	adds	r3, #10
3401943c:	e071      	b.n	34019522 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
#if defined(ATON_DECUN_NUM)
    case DECUN:
      LL_ATON_ASSERT(port == 0);
3401943e:	7e3b      	ldrb	r3, [r7, #24]
34019440:	2b00      	cmp	r3, #0
34019442:	d006      	beq.n	34019452 <__atonn_getSrcPortID+0xe6>
34019444:	4b3c      	ldr	r3, [pc, #240]	@ (34019538 <__atonn_getSrcPortID+0x1cc>)
34019446:	4a3a      	ldr	r2, [pc, #232]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
34019448:	f44f 7155 	mov.w	r1, #852	@ 0x354
3401944c:	4839      	ldr	r0, [pc, #228]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
3401944e:	f001 ff71 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_DECUN_NUM);
34019452:	793b      	ldrb	r3, [r7, #4]
34019454:	2b01      	cmp	r3, #1
34019456:	d906      	bls.n	34019466 <__atonn_getSrcPortID+0xfa>
34019458:	4b3a      	ldr	r3, [pc, #232]	@ (34019544 <__atonn_getSrcPortID+0x1d8>)
3401945a:	4a35      	ldr	r2, [pc, #212]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
3401945c:	f240 3155 	movw	r1, #853	@ 0x355
34019460:	4834      	ldr	r0, [pc, #208]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
34019462:	f001 ff67 	bl	3401b334 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, DECUN, 0, 0) + au_num;
34019466:	793b      	ldrb	r3, [r7, #4]
34019468:	330e      	adds	r3, #14
3401946a:	e05a      	b.n	34019522 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
#if defined(ATON_ACTIV_NUM)
    case ACTIV:
      LL_ATON_ASSERT(port == 0);
3401946c:	7e3b      	ldrb	r3, [r7, #24]
3401946e:	2b00      	cmp	r3, #0
34019470:	d006      	beq.n	34019480 <__atonn_getSrcPortID+0x114>
34019472:	4b31      	ldr	r3, [pc, #196]	@ (34019538 <__atonn_getSrcPortID+0x1cc>)
34019474:	4a2e      	ldr	r2, [pc, #184]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
34019476:	f240 315b 	movw	r1, #859	@ 0x35b
3401947a:	482e      	ldr	r0, [pc, #184]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
3401947c:	f001 ff5a 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_ACTIV_NUM);
34019480:	793b      	ldrb	r3, [r7, #4]
34019482:	2b01      	cmp	r3, #1
34019484:	d906      	bls.n	34019494 <__atonn_getSrcPortID+0x128>
34019486:	4b2f      	ldr	r3, [pc, #188]	@ (34019544 <__atonn_getSrcPortID+0x1d8>)
34019488:	4a29      	ldr	r2, [pc, #164]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
3401948a:	f44f 7157 	mov.w	r1, #860	@ 0x35c
3401948e:	4829      	ldr	r0, [pc, #164]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
34019490:	f001 ff50 	bl	3401b334 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0) + au_num;
34019494:	793b      	ldrb	r3, [r7, #4]
34019496:	3310      	adds	r3, #16
34019498:	e043      	b.n	34019522 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
#if defined(ATON_ARITH_NUM)
    case ARITH:
      LL_ATON_ASSERT(port == 0);
3401949a:	7e3b      	ldrb	r3, [r7, #24]
3401949c:	2b00      	cmp	r3, #0
3401949e:	d006      	beq.n	340194ae <__atonn_getSrcPortID+0x142>
340194a0:	4b25      	ldr	r3, [pc, #148]	@ (34019538 <__atonn_getSrcPortID+0x1cc>)
340194a2:	4a23      	ldr	r2, [pc, #140]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
340194a4:	f240 3162 	movw	r1, #866	@ 0x362
340194a8:	4822      	ldr	r0, [pc, #136]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
340194aa:	f001 ff43 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_ARITH_NUM);
340194ae:	793b      	ldrb	r3, [r7, #4]
340194b0:	2b03      	cmp	r3, #3
340194b2:	d906      	bls.n	340194c2 <__atonn_getSrcPortID+0x156>
340194b4:	4b22      	ldr	r3, [pc, #136]	@ (34019540 <__atonn_getSrcPortID+0x1d4>)
340194b6:	4a1e      	ldr	r2, [pc, #120]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
340194b8:	f240 3163 	movw	r1, #867	@ 0x363
340194bc:	481d      	ldr	r0, [pc, #116]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
340194be:	f001 ff39 	bl	3401b334 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, ARITH, 0, 0) + au_num;
340194c2:	793b      	ldrb	r3, [r7, #4]
340194c4:	3312      	adds	r3, #18
340194c6:	e02c      	b.n	34019522 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
#if defined(ATON_POOL_NUM)
    case POOL:
      LL_ATON_ASSERT(port == 0);
340194c8:	7e3b      	ldrb	r3, [r7, #24]
340194ca:	2b00      	cmp	r3, #0
340194cc:	d006      	beq.n	340194dc <__atonn_getSrcPortID+0x170>
340194ce:	4b1a      	ldr	r3, [pc, #104]	@ (34019538 <__atonn_getSrcPortID+0x1cc>)
340194d0:	4a17      	ldr	r2, [pc, #92]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
340194d2:	f240 3169 	movw	r1, #873	@ 0x369
340194d6:	4817      	ldr	r0, [pc, #92]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
340194d8:	f001 ff2c 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_POOL_NUM);
340194dc:	793b      	ldrb	r3, [r7, #4]
340194de:	2b01      	cmp	r3, #1
340194e0:	d906      	bls.n	340194f0 <__atonn_getSrcPortID+0x184>
340194e2:	4b18      	ldr	r3, [pc, #96]	@ (34019544 <__atonn_getSrcPortID+0x1d8>)
340194e4:	4a12      	ldr	r2, [pc, #72]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
340194e6:	f240 316a 	movw	r1, #874	@ 0x36a
340194ea:	4812      	ldr	r0, [pc, #72]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
340194ec:	f001 ff22 	bl	3401b334 <__assert_func>
      return ATONN_CONST_SRCPORT(STRSWITCH, 0, POOL, 0, 0) + au_num;
340194f0:	793b      	ldrb	r3, [r7, #4]
340194f2:	3316      	adds	r3, #22
340194f4:	e015      	b.n	34019522 <__atonn_getSrcPortID+0x1b6>
      break;
#endif
    default:
      LL_ATON_ASSERT(0);
340194f6:	4b14      	ldr	r3, [pc, #80]	@ (34019548 <__atonn_getSrcPortID+0x1dc>)
340194f8:	4a0d      	ldr	r2, [pc, #52]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
340194fa:	f240 316f 	movw	r1, #879	@ 0x36f
340194fe:	480d      	ldr	r0, [pc, #52]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
34019500:	f001 ff18 	bl	3401b334 <__assert_func>
      break;
    }
    break;
  case STRSWITCH64:
    // TODO
    LL_ATON_ASSERT(0);
34019504:	4b10      	ldr	r3, [pc, #64]	@ (34019548 <__atonn_getSrcPortID+0x1dc>)
34019506:	4a0a      	ldr	r2, [pc, #40]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
34019508:	f240 3175 	movw	r1, #885	@ 0x375
3401950c:	4809      	ldr	r0, [pc, #36]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
3401950e:	f001 ff11 	bl	3401b334 <__assert_func>
    break;
  case STRSWITCH_VC:
    // TODO
    LL_ATON_ASSERT(0);
34019512:	4b0d      	ldr	r3, [pc, #52]	@ (34019548 <__atonn_getSrcPortID+0x1dc>)
34019514:	4a06      	ldr	r2, [pc, #24]	@ (34019530 <__atonn_getSrcPortID+0x1c4>)
34019516:	f240 3179 	movw	r1, #889	@ 0x379
3401951a:	4806      	ldr	r0, [pc, #24]	@ (34019534 <__atonn_getSrcPortID+0x1c8>)
3401951c:	f001 ff0a 	bl	3401b334 <__assert_func>
    break;
  }
  return 0;
34019520:	2300      	movs	r3, #0
}
34019522:	4618      	mov	r0, r3
34019524:	370c      	adds	r7, #12
34019526:	46bd      	mov	sp, r7
34019528:	bd90      	pop	{r4, r7, pc}
3401952a:	bf00      	nop
3401952c:	3401ef88 	.word	0x3401ef88
34019530:	3401fb24 	.word	0x3401fb24
34019534:	3401ed34 	.word	0x3401ed34
34019538:	3401ef94 	.word	0x3401ef94
3401953c:	3401efa0 	.word	0x3401efa0
34019540:	3401efac 	.word	0x3401efac
34019544:	3401efb8 	.word	0x3401efb8
34019548:	3401ef0c 	.word	0x3401ef0c

3401954c <__atonn_getDstPortID>:

unsigned __atonn_getDstPortID(enum SwitchUnitsType sut, unsigned char su_num, enum AccelUnitsType aut,
                              unsigned char au_num, unsigned char port)
{
3401954c:	b590      	push	{r4, r7, lr}
3401954e:	b083      	sub	sp, #12
34019550:	af00      	add	r7, sp, #0
34019552:	4604      	mov	r4, r0
34019554:	4608      	mov	r0, r1
34019556:	4611      	mov	r1, r2
34019558:	461a      	mov	r2, r3
3401955a:	4623      	mov	r3, r4
3401955c:	71fb      	strb	r3, [r7, #7]
3401955e:	4603      	mov	r3, r0
34019560:	71bb      	strb	r3, [r7, #6]
34019562:	460b      	mov	r3, r1
34019564:	717b      	strb	r3, [r7, #5]
34019566:	4613      	mov	r3, r2
34019568:	713b      	strb	r3, [r7, #4]
  // FIXME
  LL_ATON_ASSERT(su_num == 0);
3401956a:	79bb      	ldrb	r3, [r7, #6]
3401956c:	2b00      	cmp	r3, #0
3401956e:	d006      	beq.n	3401957e <__atonn_getDstPortID+0x32>
34019570:	4b6f      	ldr	r3, [pc, #444]	@ (34019730 <__atonn_getDstPortID+0x1e4>)
34019572:	4a70      	ldr	r2, [pc, #448]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
34019574:	f240 3183 	movw	r1, #899	@ 0x383
34019578:	486f      	ldr	r0, [pc, #444]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
3401957a:	f001 fedb 	bl	3401b334 <__assert_func>
  switch (sut)
3401957e:	79fb      	ldrb	r3, [r7, #7]
34019580:	2b02      	cmp	r3, #2
34019582:	f000 80c8 	beq.w	34019716 <__atonn_getDstPortID+0x1ca>
34019586:	2b02      	cmp	r3, #2
34019588:	f300 80cc 	bgt.w	34019724 <__atonn_getDstPortID+0x1d8>
3401958c:	2b00      	cmp	r3, #0
3401958e:	d003      	beq.n	34019598 <__atonn_getDstPortID+0x4c>
34019590:	2b01      	cmp	r3, #1
34019592:	f000 80b9 	beq.w	34019708 <__atonn_getDstPortID+0x1bc>
34019596:	e0c5      	b.n	34019724 <__atonn_getDstPortID+0x1d8>
  {
  case STRSWITCH:
    switch (aut)
34019598:	797b      	ldrb	r3, [r7, #5]
3401959a:	2b06      	cmp	r3, #6
3401959c:	f200 80ad 	bhi.w	340196fa <__atonn_getDstPortID+0x1ae>
340195a0:	a201      	add	r2, pc, #4	@ (adr r2, 340195a8 <__atonn_getDstPortID+0x5c>)
340195a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
340195a6:	bf00      	nop
340195a8:	340195c5 	.word	0x340195c5
340195ac:	340196fb 	.word	0x340196fb
340195b0:	340195f5 	.word	0x340195f5
340195b4:	3401962f 	.word	0x3401962f
340195b8:	34019665 	.word	0x34019665
340195bc:	34019695 	.word	0x34019695
340195c0:	340196cb 	.word	0x340196cb
    {
#if defined(ATON_STRENG_NUM)
    case STRENG:
      LL_ATON_ASSERT(port == 0);
340195c4:	7e3b      	ldrb	r3, [r7, #24]
340195c6:	2b00      	cmp	r3, #0
340195c8:	d006      	beq.n	340195d8 <__atonn_getDstPortID+0x8c>
340195ca:	4b5c      	ldr	r3, [pc, #368]	@ (3401973c <__atonn_getDstPortID+0x1f0>)
340195cc:	4a59      	ldr	r2, [pc, #356]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
340195ce:	f240 318b 	movw	r1, #907	@ 0x38b
340195d2:	4859      	ldr	r0, [pc, #356]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
340195d4:	f001 feae 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_STRENG_NUM);
340195d8:	793b      	ldrb	r3, [r7, #4]
340195da:	2b09      	cmp	r3, #9
340195dc:	d906      	bls.n	340195ec <__atonn_getDstPortID+0xa0>
340195de:	4b58      	ldr	r3, [pc, #352]	@ (34019740 <__atonn_getDstPortID+0x1f4>)
340195e0:	4a54      	ldr	r2, [pc, #336]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
340195e2:	f44f 7163 	mov.w	r1, #908	@ 0x38c
340195e6:	4854      	ldr	r0, [pc, #336]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
340195e8:	f001 fea4 	bl	3401b334 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, STRENG, 0, 0) + (0x4 * au_num);
340195ec:	793b      	ldrb	r3, [r7, #4]
340195ee:	009b      	lsls	r3, r3, #2
340195f0:	3308      	adds	r3, #8
340195f2:	e098      	b.n	34019726 <__atonn_getDstPortID+0x1da>
      break;
#endif
#if defined(ATON_CONVACC_NUM)
    case CONVACC:
      LL_ATON_ASSERT(port < 3);
340195f4:	7e3b      	ldrb	r3, [r7, #24]
340195f6:	2b02      	cmp	r3, #2
340195f8:	d906      	bls.n	34019608 <__atonn_getDstPortID+0xbc>
340195fa:	4b52      	ldr	r3, [pc, #328]	@ (34019744 <__atonn_getDstPortID+0x1f8>)
340195fc:	4a4d      	ldr	r2, [pc, #308]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
340195fe:	f240 3192 	movw	r1, #914	@ 0x392
34019602:	484d      	ldr	r0, [pc, #308]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
34019604:	f001 fe96 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_CONVACC_NUM);
34019608:	793b      	ldrb	r3, [r7, #4]
3401960a:	2b03      	cmp	r3, #3
3401960c:	d906      	bls.n	3401961c <__atonn_getDstPortID+0xd0>
3401960e:	4b4e      	ldr	r3, [pc, #312]	@ (34019748 <__atonn_getDstPortID+0x1fc>)
34019610:	4a48      	ldr	r2, [pc, #288]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
34019612:	f240 3193 	movw	r1, #915	@ 0x393
34019616:	4848      	ldr	r0, [pc, #288]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
34019618:	f001 fe8c 	bl	3401b334 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0) + (0x4 * (3 * au_num + port));
3401961c:	793a      	ldrb	r2, [r7, #4]
3401961e:	4613      	mov	r3, r2
34019620:	005b      	lsls	r3, r3, #1
34019622:	441a      	add	r2, r3
34019624:	7e3b      	ldrb	r3, [r7, #24]
34019626:	4413      	add	r3, r2
34019628:	009b      	lsls	r3, r3, #2
3401962a:	3330      	adds	r3, #48	@ 0x30
3401962c:	e07b      	b.n	34019726 <__atonn_getDstPortID+0x1da>
      break;
#endif
#if defined(ATON_DECUN_NUM)
    case DECUN:
      LL_ATON_ASSERT(port < 2);
3401962e:	7e3b      	ldrb	r3, [r7, #24]
34019630:	2b01      	cmp	r3, #1
34019632:	d906      	bls.n	34019642 <__atonn_getDstPortID+0xf6>
34019634:	4b45      	ldr	r3, [pc, #276]	@ (3401974c <__atonn_getDstPortID+0x200>)
34019636:	4a3f      	ldr	r2, [pc, #252]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
34019638:	f240 3199 	movw	r1, #921	@ 0x399
3401963c:	483e      	ldr	r0, [pc, #248]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
3401963e:	f001 fe79 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_DECUN_NUM);
34019642:	793b      	ldrb	r3, [r7, #4]
34019644:	2b01      	cmp	r3, #1
34019646:	d906      	bls.n	34019656 <__atonn_getDstPortID+0x10a>
34019648:	4b41      	ldr	r3, [pc, #260]	@ (34019750 <__atonn_getDstPortID+0x204>)
3401964a:	4a3a      	ldr	r2, [pc, #232]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
3401964c:	f240 319a 	movw	r1, #922	@ 0x39a
34019650:	4839      	ldr	r0, [pc, #228]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
34019652:	f001 fe6f 	bl	3401b334 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, DECUN, 0, 0) + (0x4 * (2 * au_num + port));
34019656:	793b      	ldrb	r3, [r7, #4]
34019658:	005a      	lsls	r2, r3, #1
3401965a:	7e3b      	ldrb	r3, [r7, #24]
3401965c:	4413      	add	r3, r2
3401965e:	009b      	lsls	r3, r3, #2
34019660:	3360      	adds	r3, #96	@ 0x60
34019662:	e060      	b.n	34019726 <__atonn_getDstPortID+0x1da>
      break;
#endif
#if defined(ATON_ACTIV_NUM)
    case ACTIV:
      LL_ATON_ASSERT(port == 0);
34019664:	7e3b      	ldrb	r3, [r7, #24]
34019666:	2b00      	cmp	r3, #0
34019668:	d006      	beq.n	34019678 <__atonn_getDstPortID+0x12c>
3401966a:	4b34      	ldr	r3, [pc, #208]	@ (3401973c <__atonn_getDstPortID+0x1f0>)
3401966c:	4a31      	ldr	r2, [pc, #196]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
3401966e:	f44f 7168 	mov.w	r1, #928	@ 0x3a0
34019672:	4831      	ldr	r0, [pc, #196]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
34019674:	f001 fe5e 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_ACTIV_NUM);
34019678:	793b      	ldrb	r3, [r7, #4]
3401967a:	2b01      	cmp	r3, #1
3401967c:	d906      	bls.n	3401968c <__atonn_getDstPortID+0x140>
3401967e:	4b34      	ldr	r3, [pc, #208]	@ (34019750 <__atonn_getDstPortID+0x204>)
34019680:	4a2c      	ldr	r2, [pc, #176]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
34019682:	f240 31a1 	movw	r1, #929	@ 0x3a1
34019686:	482c      	ldr	r0, [pc, #176]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
34019688:	f001 fe54 	bl	3401b334 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0) + (0x4 * au_num);
3401968c:	793b      	ldrb	r3, [r7, #4]
3401968e:	009b      	lsls	r3, r3, #2
34019690:	3370      	adds	r3, #112	@ 0x70
34019692:	e048      	b.n	34019726 <__atonn_getDstPortID+0x1da>
      break;
#endif
#if defined(ATON_ARITH_NUM)
    case ARITH:
      LL_ATON_ASSERT(port < 2);
34019694:	7e3b      	ldrb	r3, [r7, #24]
34019696:	2b01      	cmp	r3, #1
34019698:	d906      	bls.n	340196a8 <__atonn_getDstPortID+0x15c>
3401969a:	4b2c      	ldr	r3, [pc, #176]	@ (3401974c <__atonn_getDstPortID+0x200>)
3401969c:	4a25      	ldr	r2, [pc, #148]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
3401969e:	f240 31a7 	movw	r1, #935	@ 0x3a7
340196a2:	4825      	ldr	r0, [pc, #148]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
340196a4:	f001 fe46 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_ARITH_NUM);
340196a8:	793b      	ldrb	r3, [r7, #4]
340196aa:	2b03      	cmp	r3, #3
340196ac:	d906      	bls.n	340196bc <__atonn_getDstPortID+0x170>
340196ae:	4b26      	ldr	r3, [pc, #152]	@ (34019748 <__atonn_getDstPortID+0x1fc>)
340196b0:	4a20      	ldr	r2, [pc, #128]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
340196b2:	f44f 716a 	mov.w	r1, #936	@ 0x3a8
340196b6:	4820      	ldr	r0, [pc, #128]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
340196b8:	f001 fe3c 	bl	3401b334 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, ARITH, 0, 0) + (0x4 * (2 * au_num + port));
340196bc:	793b      	ldrb	r3, [r7, #4]
340196be:	005a      	lsls	r2, r3, #1
340196c0:	7e3b      	ldrb	r3, [r7, #24]
340196c2:	4413      	add	r3, r2
340196c4:	009b      	lsls	r3, r3, #2
340196c6:	3378      	adds	r3, #120	@ 0x78
340196c8:	e02d      	b.n	34019726 <__atonn_getDstPortID+0x1da>
      break;
#endif
#if defined(ATON_POOL_NUM)
    case POOL:
      LL_ATON_ASSERT(port == 0);
340196ca:	7e3b      	ldrb	r3, [r7, #24]
340196cc:	2b00      	cmp	r3, #0
340196ce:	d006      	beq.n	340196de <__atonn_getDstPortID+0x192>
340196d0:	4b1a      	ldr	r3, [pc, #104]	@ (3401973c <__atonn_getDstPortID+0x1f0>)
340196d2:	4a18      	ldr	r2, [pc, #96]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
340196d4:	f240 31ae 	movw	r1, #942	@ 0x3ae
340196d8:	4817      	ldr	r0, [pc, #92]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
340196da:	f001 fe2b 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(au_num < ATON_POOL_NUM);
340196de:	793b      	ldrb	r3, [r7, #4]
340196e0:	2b01      	cmp	r3, #1
340196e2:	d906      	bls.n	340196f2 <__atonn_getDstPortID+0x1a6>
340196e4:	4b1a      	ldr	r3, [pc, #104]	@ (34019750 <__atonn_getDstPortID+0x204>)
340196e6:	4a13      	ldr	r2, [pc, #76]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
340196e8:	f240 31af 	movw	r1, #943	@ 0x3af
340196ec:	4812      	ldr	r0, [pc, #72]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
340196ee:	f001 fe21 	bl	3401b334 <__assert_func>
      return ATONN_CONST_DSTPORT(STRSWITCH, 0, POOL, 0, 0) + (0x4 * au_num);
340196f2:	793b      	ldrb	r3, [r7, #4]
340196f4:	009b      	lsls	r3, r3, #2
340196f6:	3398      	adds	r3, #152	@ 0x98
340196f8:	e015      	b.n	34019726 <__atonn_getDstPortID+0x1da>
      break;
#endif
    default:
      LL_ATON_ASSERT(0);
340196fa:	4b16      	ldr	r3, [pc, #88]	@ (34019754 <__atonn_getDstPortID+0x208>)
340196fc:	4a0d      	ldr	r2, [pc, #52]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
340196fe:	f44f 716d 	mov.w	r1, #948	@ 0x3b4
34019702:	480d      	ldr	r0, [pc, #52]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
34019704:	f001 fe16 	bl	3401b334 <__assert_func>
      break;
    }
    break;
  case STRSWITCH64:
    // TODO
    LL_ATON_ASSERT(0);
34019708:	4b12      	ldr	r3, [pc, #72]	@ (34019754 <__atonn_getDstPortID+0x208>)
3401970a:	4a0a      	ldr	r2, [pc, #40]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
3401970c:	f240 31ba 	movw	r1, #954	@ 0x3ba
34019710:	4809      	ldr	r0, [pc, #36]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
34019712:	f001 fe0f 	bl	3401b334 <__assert_func>
    break;
  case STRSWITCH_VC:
    // TODO
    LL_ATON_ASSERT(0);
34019716:	4b0f      	ldr	r3, [pc, #60]	@ (34019754 <__atonn_getDstPortID+0x208>)
34019718:	4a06      	ldr	r2, [pc, #24]	@ (34019734 <__atonn_getDstPortID+0x1e8>)
3401971a:	f240 31be 	movw	r1, #958	@ 0x3be
3401971e:	4806      	ldr	r0, [pc, #24]	@ (34019738 <__atonn_getDstPortID+0x1ec>)
34019720:	f001 fe08 	bl	3401b334 <__assert_func>
    break;
  }
  return 0;
34019724:	2300      	movs	r3, #0
}
34019726:	4618      	mov	r0, r3
34019728:	370c      	adds	r7, #12
3401972a:	46bd      	mov	sp, r7
3401972c:	bd90      	pop	{r4, r7, pc}
3401972e:	bf00      	nop
34019730:	3401ef88 	.word	0x3401ef88
34019734:	3401fb3c 	.word	0x3401fb3c
34019738:	3401ed34 	.word	0x3401ed34
3401973c:	3401ef94 	.word	0x3401ef94
34019740:	3401efa0 	.word	0x3401efa0
34019744:	3401efc4 	.word	0x3401efc4
34019748:	3401efac 	.word	0x3401efac
3401974c:	3401efd0 	.word	0x3401efd0
34019750:	3401efb8 	.word	0x3401efb8
34019754:	3401ef0c 	.word	0x3401ef0c

34019758 <LL_Switch_Init_NoReset>:
 * @param  LL_Switch_InitStruct Pointer to structure(s) describing ports to be connected
 * @param  n Number of entries in configuration array
 * @retval Error code
 */
int LL_Switch_Init_NoReset(const LL_Switch_InitTypeDef *LL_Switch_InitStruct, int n)
{
34019758:	b480      	push	{r7}
3401975a:	b08f      	sub	sp, #60	@ 0x3c
3401975c:	af00      	add	r7, sp, #0
3401975e:	6078      	str	r0, [r7, #4]
34019760:	6039      	str	r1, [r7, #0]
  int i;
  volatile uint32_t *reg;
  uint32_t t;
  unsigned int en_shift[ATON_SWITCH_CONTEXT_NUM] = {ATON_STRSWITCH_DST_EN0_LSB, ATON_STRSWITCH_DST_EN1_LSB};
34019762:	2300      	movs	r3, #0
34019764:	627b      	str	r3, [r7, #36]	@ 0x24
34019766:	2310      	movs	r3, #16
34019768:	62bb      	str	r3, [r7, #40]	@ 0x28
  unsigned int link_shift[ATON_SWITCH_CONTEXT_NUM] = {ATON_STRSWITCH_DST_LINK0_LSB, ATON_STRSWITCH_DST_LINK1_LSB};
3401976a:	4a4e      	ldr	r2, [pc, #312]	@ (340198a4 <LL_Switch_Init_NoReset+0x14c>)
3401976c:	f107 031c 	add.w	r3, r7, #28
34019770:	e892 0003 	ldmia.w	r2, {r0, r1}
34019774:	e883 0003 	stmia.w	r3, {r0, r1}
  unsigned int fnr_shift[ATON_SWITCH_CONTEXT_NUM] = {ATON_STRSWITCH_DST_FNR0_LSB, ATON_STRSWITCH_DST_FNR1_LSB};
34019778:	4a4b      	ldr	r2, [pc, #300]	@ (340198a8 <LL_Switch_Init_NoReset+0x150>)
3401977a:	f107 0314 	add.w	r3, r7, #20
3401977e:	e892 0003 	ldmia.w	r2, {r0, r1}
34019782:	e883 0003 	stmia.w	r3, {r0, r1}
  unsigned int fnr_mask[ATON_SWITCH_CONTEXT_NUM] = {ATON_STRSWITCH_DST_FNR0_MASK, ATON_STRSWITCH_DST_FNR1_MASK};
34019786:	4a49      	ldr	r2, [pc, #292]	@ (340198ac <LL_Switch_Init_NoReset+0x154>)
34019788:	f107 030c 	add.w	r3, r7, #12
3401978c:	e892 0003 	ldmia.w	r2, {r0, r1}
34019790:	e883 0003 	stmia.w	r3, {r0, r1}

  /* Enable Switch */
  t = ATON_STRSWITCH_CTRL_DT;
34019794:	2300      	movs	r3, #0
34019796:	633b      	str	r3, [r7, #48]	@ 0x30
  t = ATON_STRSWITCH_CTRL_SET_EN(t, 1);
34019798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
3401979a:	f043 0301 	orr.w	r3, r3, #1
3401979e:	633b      	str	r3, [r7, #48]	@ 0x30
  ATON_STRSWITCH_CTRL_SET(0, t);
340197a0:	4a43      	ldr	r2, [pc, #268]	@ (340198b0 <LL_Switch_Init_NoReset+0x158>)
340197a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
340197a4:	6013      	str	r3, [r2, #0]

  for (i = 0; i < n; i++)
340197a6:	2300      	movs	r3, #0
340197a8:	637b      	str	r3, [r7, #52]	@ 0x34
340197aa:	e06f      	b.n	3401988c <LL_Switch_Init_NoReset+0x134>
  {
    /* Compute target destination configuration register */
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));
340197ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
340197ae:	011b      	lsls	r3, r3, #4
340197b0:	687a      	ldr	r2, [r7, #4]
340197b2:	4413      	add	r3, r2
340197b4:	689b      	ldr	r3, [r3, #8]
340197b6:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
340197ba:	f503 2364 	add.w	r3, r3, #933888	@ 0xe4000
340197be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = 0;
340197c0:	2300      	movs	r3, #0
340197c2:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Enable Context and create link */
#if ATON_SWITCH_CONTEXT_NUM == 2
    t |= ((LL_Switch_InitStruct[i].context0 != 0) << en_shift[0]);
340197c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
340197c6:	011b      	lsls	r3, r3, #4
340197c8:	687a      	ldr	r2, [r7, #4]
340197ca:	4413      	add	r3, r2
340197cc:	7b9b      	ldrb	r3, [r3, #14]
340197ce:	f003 0301 	and.w	r3, r3, #1
340197d2:	b2db      	uxtb	r3, r3
340197d4:	2b00      	cmp	r3, #0
340197d6:	bf14      	ite	ne
340197d8:	2301      	movne	r3, #1
340197da:	2300      	moveq	r3, #0
340197dc:	b2db      	uxtb	r3, r3
340197de:	461a      	mov	r2, r3
340197e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
340197e2:	fa02 f303 	lsl.w	r3, r2, r3
340197e6:	461a      	mov	r2, r3
340197e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
340197ea:	4313      	orrs	r3, r2
340197ec:	633b      	str	r3, [r7, #48]	@ 0x30
    t |= (ATONN_SRCPORT_ID(LL_Switch_InitStruct[i].source0) << link_shift[0]);
340197ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
340197f0:	011b      	lsls	r3, r3, #4
340197f2:	687a      	ldr	r2, [r7, #4]
340197f4:	4413      	add	r3, r2
340197f6:	681a      	ldr	r2, [r3, #0]
340197f8:	69fb      	ldr	r3, [r7, #28]
340197fa:	fa02 f303 	lsl.w	r3, r2, r3
340197fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34019800:	4313      	orrs	r3, r2
34019802:	633b      	str	r3, [r7, #48]	@ 0x30
    t |= ((LL_Switch_InitStruct[i].frames0 << fnr_shift[0]) & fnr_mask[0]);
34019804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019806:	011b      	lsls	r3, r3, #4
34019808:	687a      	ldr	r2, [r7, #4]
3401980a:	4413      	add	r3, r2
3401980c:	7b1b      	ldrb	r3, [r3, #12]
3401980e:	461a      	mov	r2, r3
34019810:	697b      	ldr	r3, [r7, #20]
34019812:	fa02 f303 	lsl.w	r3, r2, r3
34019816:	461a      	mov	r2, r3
34019818:	68fb      	ldr	r3, [r7, #12]
3401981a:	4013      	ands	r3, r2
3401981c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
3401981e:	4313      	orrs	r3, r2
34019820:	633b      	str	r3, [r7, #48]	@ 0x30
    t |= ((LL_Switch_InitStruct[i].context1 != 0) << en_shift[1]);
34019822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019824:	011b      	lsls	r3, r3, #4
34019826:	687a      	ldr	r2, [r7, #4]
34019828:	4413      	add	r3, r2
3401982a:	7b9b      	ldrb	r3, [r3, #14]
3401982c:	f003 0302 	and.w	r3, r3, #2
34019830:	b2db      	uxtb	r3, r3
34019832:	2b00      	cmp	r3, #0
34019834:	bf14      	ite	ne
34019836:	2301      	movne	r3, #1
34019838:	2300      	moveq	r3, #0
3401983a:	b2db      	uxtb	r3, r3
3401983c:	461a      	mov	r2, r3
3401983e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34019840:	fa02 f303 	lsl.w	r3, r2, r3
34019844:	461a      	mov	r2, r3
34019846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34019848:	4313      	orrs	r3, r2
3401984a:	633b      	str	r3, [r7, #48]	@ 0x30
    t |= (ATONN_SRCPORT_ID(LL_Switch_InitStruct[i].source1) << link_shift[1]);
3401984c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3401984e:	011b      	lsls	r3, r3, #4
34019850:	687a      	ldr	r2, [r7, #4]
34019852:	4413      	add	r3, r2
34019854:	685a      	ldr	r2, [r3, #4]
34019856:	6a3b      	ldr	r3, [r7, #32]
34019858:	fa02 f303 	lsl.w	r3, r2, r3
3401985c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
3401985e:	4313      	orrs	r3, r2
34019860:	633b      	str	r3, [r7, #48]	@ 0x30
    t |= ((LL_Switch_InitStruct[i].frames1 << fnr_shift[1]) & fnr_mask[1]);
34019862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019864:	011b      	lsls	r3, r3, #4
34019866:	687a      	ldr	r2, [r7, #4]
34019868:	4413      	add	r3, r2
3401986a:	7b5b      	ldrb	r3, [r3, #13]
3401986c:	461a      	mov	r2, r3
3401986e:	69bb      	ldr	r3, [r7, #24]
34019870:	fa02 f303 	lsl.w	r3, r2, r3
34019874:	461a      	mov	r2, r3
34019876:	693b      	ldr	r3, [r7, #16]
34019878:	4013      	ands	r3, r2
3401987a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
3401987c:	4313      	orrs	r3, r2
3401987e:	633b      	str	r3, [r7, #48]	@ 0x30
      t |= (ATONN_SRCPORT_ID(LL_Switch_InitStruct[i].source[c]) << link_shift[c]);
      t |= ((LL_Switch_InitStruct[i].frames[c] << fnr_shift[c]) & fnr_mask[c]);
    }
#endif

    ATON_REG_WRITE(reg, t);
34019880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019882:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
34019884:	601a      	str	r2, [r3, #0]
  for (i = 0; i < n; i++)
34019886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34019888:	3301      	adds	r3, #1
3401988a:	637b      	str	r3, [r7, #52]	@ 0x34
3401988c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
3401988e:	683b      	ldr	r3, [r7, #0]
34019890:	429a      	cmp	r2, r3
34019892:	db8b      	blt.n	340197ac <LL_Switch_Init_NoReset+0x54>
  }

  return 0;
34019894:	2300      	movs	r3, #0
}
34019896:	4618      	mov	r0, r3
34019898:	373c      	adds	r7, #60	@ 0x3c
3401989a:	46bd      	mov	sp, r7
3401989c:	f85d 7b04 	ldr.w	r7, [sp], #4
340198a0:	4770      	bx	lr
340198a2:	bf00      	nop
340198a4:	3401efdc 	.word	0x3401efdc
340198a8:	3401efe4 	.word	0x3401efe4
340198ac:	3401efec 	.word	0x3401efec
340198b0:	580e4000 	.word	0x580e4000

340198b4 <LL_Switch_Init>:
 * @param  LL_Switch_InitStruct Pointer to structure(s) describing ports to be connected
 * @param  n Number of entries in configuration array
 * @retval Error code
 */
int LL_Switch_Init(const LL_Switch_InitTypeDef *LL_Switch_InitStruct, int n)
{
340198b4:	b580      	push	{r7, lr}
340198b6:	b084      	sub	sp, #16
340198b8:	af00      	add	r7, sp, #0
340198ba:	6078      	str	r0, [r7, #4]
340198bc:	6039      	str	r1, [r7, #0]
#if (LL_ATON_PLATFORM == LL_ATON_PLAT_EC_TRACE)
  ll_aton_static_checks();
#endif

  /* Clear Configuration */
  ATON_DISABLE_CLR_CONFCLR(STRSWITCH, 0);
340198be:	2300      	movs	r3, #0
340198c0:	60fb      	str	r3, [r7, #12]
340198c2:	68fb      	ldr	r3, [r7, #12]
340198c4:	f023 0301 	bic.w	r3, r3, #1
340198c8:	60fb      	str	r3, [r7, #12]
340198ca:	68fb      	ldr	r3, [r7, #12]
340198cc:	f043 0302 	orr.w	r3, r3, #2
340198d0:	60fb      	str	r3, [r7, #12]
340198d2:	4a10      	ldr	r2, [pc, #64]	@ (34019914 <LL_Switch_Init+0x60>)
340198d4:	68fb      	ldr	r3, [r7, #12]
340198d6:	6013      	str	r3, [r2, #0]
340198d8:	4b0e      	ldr	r3, [pc, #56]	@ (34019914 <LL_Switch_Init+0x60>)
340198da:	681b      	ldr	r3, [r3, #0]
340198dc:	f003 0302 	and.w	r3, r3, #2
340198e0:	2b00      	cmp	r3, #0
340198e2:	d1f9      	bne.n	340198d8 <LL_Switch_Init+0x24>
340198e4:	2300      	movs	r3, #0
340198e6:	60fb      	str	r3, [r7, #12]
340198e8:	68fb      	ldr	r3, [r7, #12]
340198ea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
340198ee:	60fb      	str	r3, [r7, #12]
340198f0:	4a08      	ldr	r2, [pc, #32]	@ (34019914 <LL_Switch_Init+0x60>)
340198f2:	68fb      	ldr	r3, [r7, #12]
340198f4:	6013      	str	r3, [r2, #0]
340198f6:	4b07      	ldr	r3, [pc, #28]	@ (34019914 <LL_Switch_Init+0x60>)
340198f8:	681b      	ldr	r3, [r3, #0]
340198fa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
340198fe:	2b00      	cmp	r3, #0
34019900:	d1f9      	bne.n	340198f6 <LL_Switch_Init+0x42>

  return LL_Switch_Init_NoReset(LL_Switch_InitStruct, n);
34019902:	6839      	ldr	r1, [r7, #0]
34019904:	6878      	ldr	r0, [r7, #4]
34019906:	f7ff ff27 	bl	34019758 <LL_Switch_Init_NoReset>
3401990a:	4603      	mov	r3, r0
}
3401990c:	4618      	mov	r0, r3
3401990e:	3710      	adds	r7, #16
34019910:	46bd      	mov	sp, r7
34019912:	bd80      	pop	{r7, pc}
34019914:	580e4000 	.word	0x580e4000

34019918 <LL_Switch_Deinit>:
 * @param  LL_Switch_InitStruct Pointer to structure(s) describing ports to be disconnected
 * @param  n Number of entries in configuration array
 * @retval Error code
 */
int LL_Switch_Deinit(const LL_Switch_InitTypeDef *LL_Switch_InitStruct, int n)
{
34019918:	b480      	push	{r7}
3401991a:	b085      	sub	sp, #20
3401991c:	af00      	add	r7, sp, #0
3401991e:	6078      	str	r0, [r7, #4]
34019920:	6039      	str	r1, [r7, #0]
  int i;
  volatile uint32_t *reg;

  for (i = 0; i < n; i++)
34019922:	2300      	movs	r3, #0
34019924:	60fb      	str	r3, [r7, #12]
34019926:	e00f      	b.n	34019948 <LL_Switch_Deinit+0x30>
  {
    /* Compute target destination configuration register */
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));
34019928:	68fb      	ldr	r3, [r7, #12]
3401992a:	011b      	lsls	r3, r3, #4
3401992c:	687a      	ldr	r2, [r7, #4]
3401992e:	4413      	add	r3, r2
34019930:	689b      	ldr	r3, [r3, #8]
34019932:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
34019936:	f503 2364 	add.w	r3, r3, #933888	@ 0xe4000
3401993a:	60bb      	str	r3, [r7, #8]

    /* Disable contexts */
    ATON_REG_WRITE(reg, 0);
3401993c:	68bb      	ldr	r3, [r7, #8]
3401993e:	2200      	movs	r2, #0
34019940:	601a      	str	r2, [r3, #0]
  for (i = 0; i < n; i++)
34019942:	68fb      	ldr	r3, [r7, #12]
34019944:	3301      	adds	r3, #1
34019946:	60fb      	str	r3, [r7, #12]
34019948:	68fa      	ldr	r2, [r7, #12]
3401994a:	683b      	ldr	r3, [r7, #0]
3401994c:	429a      	cmp	r2, r3
3401994e:	dbeb      	blt.n	34019928 <LL_Switch_Deinit+0x10>
  }

  return 0;
34019950:	2300      	movs	r3, #0
}
34019952:	4618      	mov	r0, r3
34019954:	3714      	adds	r7, #20
34019956:	46bd      	mov	sp, r7
34019958:	f85d 7b04 	ldr.w	r7, [sp], #4
3401995c:	4770      	bx	lr
	...

34019960 <LL_Convacc_Init>:
 * @param  id Convolutional Accelerator identifier [0, ATON_CONVACC_NUM-1]
 * @param  Convacc_InitStruct Structure describing initialization parameters
 * @retval Error code E.g.: Invalid ID, invalid parameters, not idle,..
 */
int LL_Convacc_Init(int id, const LL_Convacc_InitTypeDef *conf)
{
34019960:	b580      	push	{r7, lr}
34019962:	b08c      	sub	sp, #48	@ 0x30
34019964:	af00      	add	r7, sp, #0
34019966:	6078      	str	r0, [r7, #4]
34019968:	6039      	str	r1, [r7, #0]
  uint32_t t;

  if (id >= ATON_CONVACC_NUM)
3401996a:	687b      	ldr	r3, [r7, #4]
3401996c:	2b03      	cmp	r3, #3
3401996e:	dd02      	ble.n	34019976 <LL_Convacc_Init+0x16>
    return LL_ATON_INVALID_ID;
34019970:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34019974:	e3a8      	b.n	3401a0c8 <LL_Convacc_Init+0x768>

  LL_ATON_EnableClock(ATON_CONVACC_CLKB_CLK(id));
34019976:	687b      	ldr	r3, [r7, #4]
34019978:	330a      	adds	r3, #10
3401997a:	4618      	mov	r0, r3
3401997c:	f000 fbee 	bl	3401a15c <LL_ATON_EnableClock>

  t = ATON_CONVACC_CTRL_DT;
34019980:	2300      	movs	r3, #0
34019982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_NOSUM(t, (conf->accumulate == 0));
34019984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019986:	f023 0304 	bic.w	r3, r3, #4
3401998a:	683a      	ldr	r2, [r7, #0]
3401998c:	7852      	ldrb	r2, [r2, #1]
3401998e:	f3c2 1280 	ubfx	r2, r2, #6, #1
34019992:	b2d2      	uxtb	r2, r2
34019994:	2a00      	cmp	r2, #0
34019996:	d001      	beq.n	3401999c <LL_Convacc_Init+0x3c>
34019998:	2200      	movs	r2, #0
3401999a:	e000      	b.n	3401999e <LL_Convacc_Init+0x3e>
3401999c:	2204      	movs	r2, #4
3401999e:	4313      	orrs	r3, r2
340199a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_NO1SUM(t, (conf->accumulate_first == 0));
340199a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
340199a4:	f023 0310 	bic.w	r3, r3, #16
340199a8:	683a      	ldr	r2, [r7, #0]
340199aa:	7852      	ldrb	r2, [r2, #1]
340199ac:	f3c2 12c0 	ubfx	r2, r2, #7, #1
340199b0:	b2d2      	uxtb	r2, r2
340199b2:	2a00      	cmp	r2, #0
340199b4:	d001      	beq.n	340199ba <LL_Convacc_Init+0x5a>
340199b6:	2200      	movs	r2, #0
340199b8:	e000      	b.n	340199bc <LL_Convacc_Init+0x5c>
340199ba:	2210      	movs	r2, #16
340199bc:	4313      	orrs	r3, r2
340199be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_GEN1SUM(t, (conf->accumulate_gen_first != 0));
340199c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
340199c2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
340199c6:	683b      	ldr	r3, [r7, #0]
340199c8:	789b      	ldrb	r3, [r3, #2]
340199ca:	029b      	lsls	r3, r3, #10
340199cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
340199d0:	4313      	orrs	r3, r2
340199d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_AFILTMODE(t, conf->afilt_mode);
340199d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
340199d6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
340199da:	683b      	ldr	r3, [r7, #0]
340199dc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
340199e0:	021b      	lsls	r3, r3, #8
340199e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
340199e6:	4313      	orrs	r3, r2
340199e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_SIMD(t, (conf->simd));
340199ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
340199ec:	f023 0260 	bic.w	r2, r3, #96	@ 0x60
340199f0:	683b      	ldr	r3, [r7, #0]
340199f2:	785b      	ldrb	r3, [r3, #1]
340199f4:	f3c3 1301 	ubfx	r3, r3, #4, #2
340199f8:	b2db      	uxtb	r3, r3
340199fa:	015b      	lsls	r3, r3, #5
340199fc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
34019a00:	4313      	orrs	r3, r2
34019a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_KT1(t, (conf->kt1_mode != 0));
34019a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019a06:	f023 0208 	bic.w	r2, r3, #8
34019a0a:	683b      	ldr	r3, [r7, #0]
34019a0c:	789b      	ldrb	r3, [r3, #2]
34019a0e:	f003 0308 	and.w	r3, r3, #8
34019a12:	4313      	orrs	r3, r2
34019a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_KSETEN(t, conf->kseten);
34019a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019a18:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
34019a1c:	683b      	ldr	r3, [r7, #0]
34019a1e:	78db      	ldrb	r3, [r3, #3]
34019a20:	f3c3 0301 	ubfx	r3, r3, #0, #2
34019a24:	b2db      	uxtb	r3, r3
34019a26:	059b      	lsls	r3, r3, #22
34019a28:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
34019a2c:	4313      	orrs	r3, r2
34019a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_FUNSIGNED(t, conf->f_unsigned);
34019a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019a32:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
34019a36:	683b      	ldr	r3, [r7, #0]
34019a38:	789b      	ldrb	r3, [r3, #2]
34019a3a:	f3c3 1380 	ubfx	r3, r3, #6, #1
34019a3e:	b2db      	uxtb	r3, r3
34019a40:	051b      	lsls	r3, r3, #20
34019a42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
34019a46:	4313      	orrs	r3, r2
34019a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_CTRL_SET_KUNSIGNED(t, conf->k_unsigned);
34019a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019a4c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
34019a50:	683b      	ldr	r3, [r7, #0]
34019a52:	789b      	ldrb	r3, [r3, #2]
34019a54:	f3c3 13c0 	ubfx	r3, r3, #7, #1
34019a58:	b2db      	uxtb	r3, r3
34019a5a:	055b      	lsls	r3, r3, #21
34019a5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34019a60:	4313      	orrs	r3, r2
34019a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if defined(ATON_CONVACC_CTRL_SET_FSTAT)
  t = ATON_CONVACC_CTRL_SET_FSTAT(t, (conf->fstat != 0));
34019a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019a66:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34019a6a:	683b      	ldr	r3, [r7, #0]
34019a6c:	789b      	ldrb	r3, [r3, #2]
34019a6e:	05db      	lsls	r3, r3, #23
34019a70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34019a74:	4313      	orrs	r3, r2
34019a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

#if defined(ATON_CONVACC_CTRL_GET_DEEPMODE)
  t = ATON_CONVACC_CTRL_SET_DEEPMODE(t, (conf->deepmode != 0));
34019a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019a7a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
34019a7e:	683b      	ldr	r3, [r7, #0]
34019a80:	789b      	ldrb	r3, [r3, #2]
34019a82:	061b      	lsls	r3, r3, #24
34019a84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
34019a88:	4313      	orrs	r3, r2
34019a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if defined(ATON_CONVACC_CTRL_SET_FSTAT)
  // deepmode and feature stats are incompatible
  if ((conf->fstat != 0) && (conf->deepmode != 0))
34019a8c:	683b      	ldr	r3, [r7, #0]
34019a8e:	789b      	ldrb	r3, [r3, #2]
34019a90:	f003 0302 	and.w	r3, r3, #2
34019a94:	b2db      	uxtb	r3, r3
34019a96:	2b00      	cmp	r3, #0
34019a98:	d009      	beq.n	34019aae <LL_Convacc_Init+0x14e>
34019a9a:	683b      	ldr	r3, [r7, #0]
34019a9c:	789b      	ldrb	r3, [r3, #2]
34019a9e:	f003 0310 	and.w	r3, r3, #16
34019aa2:	b2db      	uxtb	r3, r3
34019aa4:	2b00      	cmp	r3, #0
34019aa6:	d002      	beq.n	34019aae <LL_Convacc_Init+0x14e>
  {
    return LL_ATON_INVALID_PARAM;
34019aa8:	f06f 0301 	mvn.w	r3, #1
34019aac:	e30c      	b.n	3401a0c8 <LL_Convacc_Init+0x768>
  }
#endif
#endif

#if defined(ATON_CONVACC_CTRL_GET_DSS2MODE)
  t = ATON_CONVACC_CTRL_SET_DSS2MODE(t, (conf->dss2mode != 0));
34019aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019ab0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
34019ab4:	683b      	ldr	r3, [r7, #0]
34019ab6:	789b      	ldrb	r3, [r3, #2]
34019ab8:	061b      	lsls	r3, r3, #24
34019aba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
34019abe:	4313      	orrs	r3, r2
34019ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if defined(ATON_CONVACC_CTRL_SET_FSTAT)
  // deepmode and feature stats are incompatible
  if ((conf->fstat != 0) && (conf->dss2mode != 0))
34019ac2:	683b      	ldr	r3, [r7, #0]
34019ac4:	789b      	ldrb	r3, [r3, #2]
34019ac6:	f003 0302 	and.w	r3, r3, #2
34019aca:	b2db      	uxtb	r3, r3
34019acc:	2b00      	cmp	r3, #0
34019ace:	d009      	beq.n	34019ae4 <LL_Convacc_Init+0x184>
34019ad0:	683b      	ldr	r3, [r7, #0]
34019ad2:	789b      	ldrb	r3, [r3, #2]
34019ad4:	f003 0320 	and.w	r3, r3, #32
34019ad8:	b2db      	uxtb	r3, r3
34019ada:	2b00      	cmp	r3, #0
34019adc:	d002      	beq.n	34019ae4 <LL_Convacc_Init+0x184>
  {
    return LL_ATON_INVALID_PARAM;
34019ade:	f06f 0301 	mvn.w	r3, #1
34019ae2:	e2f1      	b.n	3401a0c8 <LL_Convacc_Init+0x768>
#endif
#endif

#if defined(ATON_CONVACC_CTRL_SET_DSS2MODE) && defined(ATON_CONVACC_CTRL_SET_DEEPMODE)
  // deepmode and dss2mode stats are incompatible
  if ((conf->dss2mode != 0) && (conf->deepmode != 0))
34019ae4:	683b      	ldr	r3, [r7, #0]
34019ae6:	789b      	ldrb	r3, [r3, #2]
34019ae8:	f003 0320 	and.w	r3, r3, #32
34019aec:	b2db      	uxtb	r3, r3
34019aee:	2b00      	cmp	r3, #0
34019af0:	d009      	beq.n	34019b06 <LL_Convacc_Init+0x1a6>
34019af2:	683b      	ldr	r3, [r7, #0]
34019af4:	789b      	ldrb	r3, [r3, #2]
34019af6:	f003 0310 	and.w	r3, r3, #16
34019afa:	b2db      	uxtb	r3, r3
34019afc:	2b00      	cmp	r3, #0
34019afe:	d002      	beq.n	34019b06 <LL_Convacc_Init+0x1a6>
  {
    return LL_ATON_INVALID_PARAM;
34019b00:	f06f 0301 	mvn.w	r3, #1
34019b04:	e2e0      	b.n	3401a0c8 <LL_Convacc_Init+0x768>
  }
#endif

  ATON_CONVACC_CTRL_SET(id, t);
34019b06:	687b      	ldr	r3, [r7, #4]
34019b08:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
34019b0c:	33ef      	adds	r3, #239	@ 0xef
34019b0e:	031b      	lsls	r3, r3, #12
34019b10:	461a      	mov	r2, r3
34019b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019b14:	6013      	str	r3, [r2, #0]
  Conv_ctrl_bits[id] = t;
34019b16:	49ac      	ldr	r1, [pc, #688]	@ (34019dc8 <LL_Convacc_Init+0x468>)
34019b18:	687b      	ldr	r3, [r7, #4]
34019b1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
34019b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  if (conf->afilt_mode != AFILT_MODE_NONE)
34019b20:	683b      	ldr	r3, [r7, #0]
34019b22:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
34019b26:	2b00      	cmp	r3, #0
34019b28:	d025      	beq.n	34019b76 <LL_Convacc_Init+0x216>
  {
    t = ATON_CONVACC_AFILT_DT;
34019b2a:	2301      	movs	r3, #1
34019b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_AFILT_SET_TOT(t, conf->afilt_tot);
34019b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019b30:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
34019b34:	683a      	ldr	r2, [r7, #0]
34019b36:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
34019b3a:	4313      	orrs	r3, r2
34019b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_AFILT_SET_FIRST(t, conf->afilt_first);
34019b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019b40:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
34019b44:	683b      	ldr	r3, [r7, #0]
34019b46:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
34019b4a:	021b      	lsls	r3, r3, #8
34019b4c:	b29b      	uxth	r3, r3
34019b4e:	4313      	orrs	r3, r2
34019b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_AFILT_SET_LAST(t, conf->afilt_last);
34019b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019b54:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
34019b58:	683b      	ldr	r3, [r7, #0]
34019b5a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
34019b5e:	041b      	lsls	r3, r3, #16
34019b60:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
34019b64:	4313      	orrs	r3, r2
34019b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ATON_CONVACC_AFILT_SET(id, t);
34019b68:	687b      	ldr	r3, [r7, #4]
34019b6a:	031a      	lsls	r2, r3, #12
34019b6c:	4b97      	ldr	r3, [pc, #604]	@ (34019dcc <LL_Convacc_Init+0x46c>)
34019b6e:	4413      	add	r3, r2
34019b70:	461a      	mov	r2, r3
34019b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019b74:	6013      	str	r3, [r2, #0]
  }

  if (conf->kfilt_tot > 0)
34019b76:	683b      	ldr	r3, [r7, #0]
34019b78:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
34019b7c:	2b00      	cmp	r3, #0
34019b7e:	d025      	beq.n	34019bcc <LL_Convacc_Init+0x26c>
  {
    t = ATON_CONVACC_KFILT_DT;
34019b80:	2301      	movs	r3, #1
34019b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_KFILT_SET_TOT(t, conf->kfilt_tot);
34019b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019b86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
34019b8a:	683a      	ldr	r2, [r7, #0]
34019b8c:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
34019b90:	4313      	orrs	r3, r2
34019b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_KFILT_SET_FIRST(t, conf->kfilt_first);
34019b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019b96:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
34019b9a:	683b      	ldr	r3, [r7, #0]
34019b9c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
34019ba0:	021b      	lsls	r3, r3, #8
34019ba2:	b29b      	uxth	r3, r3
34019ba4:	4313      	orrs	r3, r2
34019ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_KFILT_SET_LAST(t, conf->kfilt_last);
34019ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019baa:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
34019bae:	683b      	ldr	r3, [r7, #0]
34019bb0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
34019bb4:	041b      	lsls	r3, r3, #16
34019bb6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
34019bba:	4313      	orrs	r3, r2
34019bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ATON_CONVACC_KFILT_SET(id, t);
34019bbe:	687b      	ldr	r3, [r7, #4]
34019bc0:	031a      	lsls	r2, r3, #12
34019bc2:	4b83      	ldr	r3, [pc, #524]	@ (34019dd0 <LL_Convacc_Init+0x470>)
34019bc4:	4413      	add	r3, r2
34019bc6:	461a      	mov	r2, r3
34019bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019bca:	6013      	str	r3, [r2, #0]
  }

  t = ATON_CONVACC_DFORMAT_DT;
34019bcc:	4b81      	ldr	r3, [pc, #516]	@ (34019dd4 <LL_Convacc_Init+0x474>)
34019bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_FROUND(t, conf->rounding_f);
34019bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019bd2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
34019bd6:	683b      	ldr	r3, [r7, #0]
34019bd8:	781b      	ldrb	r3, [r3, #0]
34019bda:	f3c3 0300 	ubfx	r3, r3, #0, #1
34019bde:	b2db      	uxtb	r3, r3
34019be0:	079b      	lsls	r3, r3, #30
34019be2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34019be6:	4313      	orrs	r3, r2
34019be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_FSAT(t, conf->saturation_f);
34019bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019bec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
34019bf0:	683b      	ldr	r3, [r7, #0]
34019bf2:	781b      	ldrb	r3, [r3, #0]
34019bf4:	f3c3 0340 	ubfx	r3, r3, #1, #1
34019bf8:	b2db      	uxtb	r3, r3
34019bfa:	07db      	lsls	r3, r3, #31
34019bfc:	4313      	orrs	r3, r2
34019bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_FRNDMODE(t, conf->round_mode_f);
34019c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019c02:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
34019c06:	683b      	ldr	r3, [r7, #0]
34019c08:	781b      	ldrb	r3, [r3, #0]
34019c0a:	f3c3 0381 	ubfx	r3, r3, #2, #2
34019c0e:	b2db      	uxtb	r3, r3
34019c10:	019b      	lsls	r3, r3, #6
34019c12:	b2db      	uxtb	r3, r3
34019c14:	4313      	orrs	r3, r2
34019c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_FBYTES(t, conf->inbytes_f);
34019c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019c1a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
34019c1e:	683b      	ldr	r3, [r7, #0]
34019c20:	781b      	ldrb	r3, [r3, #0]
34019c22:	f3c3 1301 	ubfx	r3, r3, #4, #2
34019c26:	b2db      	uxtb	r3, r3
34019c28:	059b      	lsls	r3, r3, #22
34019c2a:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
34019c2e:	4313      	orrs	r3, r2
34019c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_FSHIFT(t, ATON_SHIFT(conf->shift_f));
34019c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019c34:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34019c38:	683b      	ldr	r3, [r7, #0]
34019c3a:	791b      	ldrb	r3, [r3, #4]
34019c3c:	3310      	adds	r3, #16
34019c3e:	061b      	lsls	r3, r3, #24
34019c40:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
34019c44:	4313      	orrs	r3, r2
34019c46:	62fb      	str	r3, [r7, #44]	@ 0x2c

  t = ATON_CONVACC_DFORMAT_SET_ROUND(t, conf->rounding_o);
34019c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019c4a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
34019c4e:	683b      	ldr	r3, [r7, #0]
34019c50:	781b      	ldrb	r3, [r3, #0]
34019c52:	f3c3 1380 	ubfx	r3, r3, #6, #1
34019c56:	b2db      	uxtb	r3, r3
34019c58:	041b      	lsls	r3, r3, #16
34019c5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34019c5e:	4313      	orrs	r3, r2
34019c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_SAT(t, conf->saturation_o);
34019c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019c64:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
34019c68:	683b      	ldr	r3, [r7, #0]
34019c6a:	781b      	ldrb	r3, [r3, #0]
34019c6c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
34019c70:	b2db      	uxtb	r3, r3
34019c72:	045b      	lsls	r3, r3, #17
34019c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34019c78:	4313      	orrs	r3, r2
34019c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_ORNDMODE(t, (conf->relu_mode_o << 1) | conf->round_mode_o);
34019c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019c7e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
34019c82:	683b      	ldr	r3, [r7, #0]
34019c84:	785b      	ldrb	r3, [r3, #1]
34019c86:	f3c3 0340 	ubfx	r3, r3, #1, #1
34019c8a:	b2db      	uxtb	r3, r3
34019c8c:	005b      	lsls	r3, r3, #1
34019c8e:	6839      	ldr	r1, [r7, #0]
34019c90:	7849      	ldrb	r1, [r1, #1]
34019c92:	f3c1 0100 	ubfx	r1, r1, #0, #1
34019c96:	b2c9      	uxtb	r1, r1
34019c98:	430b      	orrs	r3, r1
34019c9a:	039b      	lsls	r3, r3, #14
34019c9c:	b29b      	uxth	r3, r3
34019c9e:	4313      	orrs	r3, r2
34019ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_OBYTES(t, conf->outbytes_o);
34019ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019ca4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
34019ca8:	683b      	ldr	r3, [r7, #0]
34019caa:	785b      	ldrb	r3, [r3, #1]
34019cac:	f3c3 0381 	ubfx	r3, r3, #2, #2
34019cb0:	b2db      	uxtb	r3, r3
34019cb2:	051b      	lsls	r3, r3, #20
34019cb4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
34019cb8:	4313      	orrs	r3, r2
34019cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_OUTSHIFT(t, conf->shift_o); // shift right only
34019cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019cbe:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
34019cc2:	683b      	ldr	r3, [r7, #0]
34019cc4:	799b      	ldrb	r3, [r3, #6]
34019cc6:	021b      	lsls	r3, r3, #8
34019cc8:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
34019ccc:	4313      	orrs	r3, r2
34019cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_DFORMAT_SET_RAW(t, conf->raw_o);
34019cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019cd2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
34019cd6:	683b      	ldr	r3, [r7, #0]
34019cd8:	789b      	ldrb	r3, [r3, #2]
34019cda:	f3c3 0380 	ubfx	r3, r3, #2, #1
34019cde:	b2db      	uxtb	r3, r3
34019ce0:	049b      	lsls	r3, r3, #18
34019ce2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34019ce6:	4313      	orrs	r3, r2
34019ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  t = ATON_CONVACC_DFORMAT_SET_INSHIFT(t, conf->shift_a); // accumulator shift left really (macro name is misleading)
34019cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019cec:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
34019cf0:	683b      	ldr	r3, [r7, #0]
34019cf2:	795b      	ldrb	r3, [r3, #5]
34019cf4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34019cf8:	4313      	orrs	r3, r2
34019cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_DFORMAT_SET(id, t);
34019cfc:	687b      	ldr	r3, [r7, #4]
34019cfe:	031a      	lsls	r2, r3, #12
34019d00:	4b35      	ldr	r3, [pc, #212]	@ (34019dd8 <LL_Convacc_Init+0x478>)
34019d02:	4413      	add	r3, r2
34019d04:	461a      	mov	r2, r3
34019d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d08:	6013      	str	r3, [r2, #0]

  t = ATON_CONVACC_FFORMAT_DT;
34019d0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34019d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_FFORMAT_SET_WIDTH(t, conf->fWidth * conf->batchDepth);
34019d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d12:	0c1b      	lsrs	r3, r3, #16
34019d14:	041b      	lsls	r3, r3, #16
34019d16:	683a      	ldr	r2, [r7, #0]
34019d18:	6892      	ldr	r2, [r2, #8]
34019d1a:	6839      	ldr	r1, [r7, #0]
34019d1c:	8a89      	ldrh	r1, [r1, #20]
34019d1e:	fb01 f202 	mul.w	r2, r1, r2
34019d22:	b292      	uxth	r2, r2
34019d24:	4313      	orrs	r3, r2
34019d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_FFORMAT_SET_HEIGHT(t, conf->fHeight);
34019d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d2a:	b29a      	uxth	r2, r3
34019d2c:	683b      	ldr	r3, [r7, #0]
34019d2e:	68db      	ldr	r3, [r3, #12]
34019d30:	041b      	lsls	r3, r3, #16
34019d32:	4313      	orrs	r3, r2
34019d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_FFORMAT_SET(id, t);
34019d36:	687b      	ldr	r3, [r7, #4]
34019d38:	031a      	lsls	r2, r3, #12
34019d3a:	4b28      	ldr	r3, [pc, #160]	@ (34019ddc <LL_Convacc_Init+0x47c>)
34019d3c:	4413      	add	r3, r2
34019d3e:	461a      	mov	r2, r3
34019d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d42:	6013      	str	r3, [r2, #0]

  t = ATON_CONVACC_KFORMAT_DT;
34019d44:	4b26      	ldr	r3, [pc, #152]	@ (34019de0 <LL_Convacc_Init+0x480>)
34019d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_KFORMAT_SET_WIDTH(t, conf->kernelWidth);
34019d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d4a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
34019d4e:	683a      	ldr	r2, [r7, #0]
34019d50:	7c12      	ldrb	r2, [r2, #16]
34019d52:	4313      	orrs	r3, r2
34019d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_KFORMAT_SET_HEIGHT(t, conf->kernelHeight);
34019d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d58:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
34019d5c:	683b      	ldr	r3, [r7, #0]
34019d5e:	7c5b      	ldrb	r3, [r3, #17]
34019d60:	021b      	lsls	r3, r3, #8
34019d62:	b29b      	uxth	r3, r3
34019d64:	4313      	orrs	r3, r2
34019d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_KFORMAT_SET_BTCDEPTH(t, conf->batchDepth);
34019d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d6a:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
34019d6e:	683b      	ldr	r3, [r7, #0]
34019d70:	8a9b      	ldrh	r3, [r3, #20]
34019d72:	041b      	lsls	r3, r3, #16
34019d74:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
34019d78:	4313      	orrs	r3, r2
34019d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_KFORMAT_SET_NR(t, conf->nKernels);
34019d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d7e:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
34019d82:	683b      	ldr	r3, [r7, #0]
34019d84:	7c9b      	ldrb	r3, [r3, #18]
34019d86:	061b      	lsls	r3, r3, #24
34019d88:	4313      	orrs	r3, r2
34019d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_KFORMAT_SET(id, t);
34019d8c:	687b      	ldr	r3, [r7, #4]
34019d8e:	031a      	lsls	r2, r3, #12
34019d90:	4b14      	ldr	r3, [pc, #80]	@ (34019de4 <LL_Convacc_Init+0x484>)
34019d92:	4413      	add	r3, r2
34019d94:	461a      	mov	r2, r3
34019d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019d98:	6013      	str	r3, [r2, #0]

//   LL_ATON_PRINTF("depth=%d k_w=%d k_h=%d\n",conf->batchDepth,conf->kernelWidth,conf->kernelHeight);
//   LL_ATON_PRINTF("pad_t=%d pad_b=%d pad_l=%d pad_r=%d\n",conf->top_padding,conf->bot_padding,conf->left_padding,conf->right_padding);

  int p_top = (conf->top_padding < conf->kernelHeight ? conf->top_padding : conf->kernelHeight - 1);
34019d9a:	683b      	ldr	r3, [r7, #0]
34019d9c:	8b9b      	ldrh	r3, [r3, #28]
34019d9e:	683a      	ldr	r2, [r7, #0]
34019da0:	7c52      	ldrb	r2, [r2, #17]
34019da2:	4293      	cmp	r3, r2
34019da4:	d202      	bcs.n	34019dac <LL_Convacc_Init+0x44c>
34019da6:	683b      	ldr	r3, [r7, #0]
34019da8:	8b9b      	ldrh	r3, [r3, #28]
34019daa:	e002      	b.n	34019db2 <LL_Convacc_Init+0x452>
34019dac:	683b      	ldr	r3, [r7, #0]
34019dae:	7c5b      	ldrb	r3, [r3, #17]
34019db0:	3b01      	subs	r3, #1
34019db2:	62bb      	str	r3, [r7, #40]	@ 0x28
  int p_bot = (conf->bot_padding < conf->kernelHeight ? conf->bot_padding : conf->kernelHeight - 1);
34019db4:	683b      	ldr	r3, [r7, #0]
34019db6:	8bdb      	ldrh	r3, [r3, #30]
34019db8:	683a      	ldr	r2, [r7, #0]
34019dba:	7c52      	ldrb	r2, [r2, #17]
34019dbc:	4293      	cmp	r3, r2
34019dbe:	d213      	bcs.n	34019de8 <LL_Convacc_Init+0x488>
34019dc0:	683b      	ldr	r3, [r7, #0]
34019dc2:	8bdb      	ldrh	r3, [r3, #30]
34019dc4:	e013      	b.n	34019dee <LL_Convacc_Init+0x48e>
34019dc6:	bf00      	nop
34019dc8:	34020ea0 	.word	0x34020ea0
34019dcc:	580ef024 	.word	0x580ef024
34019dd0:	580ef020 	.word	0x580ef020
34019dd4:	10b00808 	.word	0x10b00808
34019dd8:	580ef010 	.word	0x580ef010
34019ddc:	580ef014 	.word	0x580ef014
34019de0:	01010303 	.word	0x01010303
34019de4:	580ef008 	.word	0x580ef008
34019de8:	683b      	ldr	r3, [r7, #0]
34019dea:	7c5b      	ldrb	r3, [r3, #17]
34019dec:	3b01      	subs	r3, #1
34019dee:	627b      	str	r3, [r7, #36]	@ 0x24
  int p_left = (conf->left_padding < conf->kernelWidth ? conf->left_padding : conf->kernelWidth - 1);
34019df0:	683b      	ldr	r3, [r7, #0]
34019df2:	8b1b      	ldrh	r3, [r3, #24]
34019df4:	683a      	ldr	r2, [r7, #0]
34019df6:	7c12      	ldrb	r2, [r2, #16]
34019df8:	4293      	cmp	r3, r2
34019dfa:	d202      	bcs.n	34019e02 <LL_Convacc_Init+0x4a2>
34019dfc:	683b      	ldr	r3, [r7, #0]
34019dfe:	8b1b      	ldrh	r3, [r3, #24]
34019e00:	e002      	b.n	34019e08 <LL_Convacc_Init+0x4a8>
34019e02:	683b      	ldr	r3, [r7, #0]
34019e04:	7c1b      	ldrb	r3, [r3, #16]
34019e06:	3b01      	subs	r3, #1
34019e08:	623b      	str	r3, [r7, #32]
  int p_right = (conf->right_padding < conf->kernelWidth ? conf->right_padding : conf->kernelWidth - 1);
34019e0a:	683b      	ldr	r3, [r7, #0]
34019e0c:	8b5b      	ldrh	r3, [r3, #26]
34019e0e:	683a      	ldr	r2, [r7, #0]
34019e10:	7c12      	ldrb	r2, [r2, #16]
34019e12:	4293      	cmp	r3, r2
34019e14:	d202      	bcs.n	34019e1c <LL_Convacc_Init+0x4bc>
34019e16:	683b      	ldr	r3, [r7, #0]
34019e18:	8b5b      	ldrh	r3, [r3, #26]
34019e1a:	e002      	b.n	34019e22 <LL_Convacc_Init+0x4c2>
34019e1c:	683b      	ldr	r3, [r7, #0]
34019e1e:	7c1b      	ldrb	r3, [r3, #16]
34019e20:	3b01      	subs	r3, #1
34019e22:	61fb      	str	r3, [r7, #28]

  p_top = (p_top <= 2 ? p_top : 2);
34019e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34019e26:	2b02      	cmp	r3, #2
34019e28:	bfa8      	it	ge
34019e2a:	2302      	movge	r3, #2
34019e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_bot = (p_bot <= 2 ? p_bot : 2);
34019e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34019e30:	2b02      	cmp	r3, #2
34019e32:	bfa8      	it	ge
34019e34:	2302      	movge	r3, #2
34019e36:	627b      	str	r3, [r7, #36]	@ 0x24
  p_left = (p_left <= 2 ? p_left : 2);
34019e38:	6a3b      	ldr	r3, [r7, #32]
34019e3a:	2b02      	cmp	r3, #2
34019e3c:	bfa8      	it	ge
34019e3e:	2302      	movge	r3, #2
34019e40:	623b      	str	r3, [r7, #32]
  p_right = (p_right <= 2 ? p_right : 2);
34019e42:	69fb      	ldr	r3, [r7, #28]
34019e44:	2b02      	cmp	r3, #2
34019e46:	bfa8      	it	ge
34019e48:	2302      	movge	r3, #2
34019e4a:	61fb      	str	r3, [r7, #28]
  // LL_ATON_PRINTF("p_t=%d p_b=%d p_l=%d p_r=%d\n",p_top,p_bot,p_left,p_right);

#if defined(ATON_CONVACC_CTRL_GET_DEEPMODE)
  // no pad mode available in 1x1 deepmode
  // will accomodate padding only with zframe below
  if (conf->deepmode != 0)
34019e4c:	683b      	ldr	r3, [r7, #0]
34019e4e:	789b      	ldrb	r3, [r3, #2]
34019e50:	f003 0310 	and.w	r3, r3, #16
34019e54:	b2db      	uxtb	r3, r3
34019e56:	2b00      	cmp	r3, #0
34019e58:	d007      	beq.n	34019e6a <LL_Convacc_Init+0x50a>
    p_top = p_bot = p_left = p_right = 0;
34019e5a:	2300      	movs	r3, #0
34019e5c:	61fb      	str	r3, [r7, #28]
34019e5e:	69fb      	ldr	r3, [r7, #28]
34019e60:	623b      	str	r3, [r7, #32]
34019e62:	6a3b      	ldr	r3, [r7, #32]
34019e64:	627b      	str	r3, [r7, #36]	@ 0x24
34019e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34019e68:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
#if defined(ATON_CONVACC_CTRL_GET_DSS2MODE)
  // no pad mode available in dss2mode
  // will accomodate padding only with zframe below
  if (conf->dss2mode != 0)
34019e6a:	683b      	ldr	r3, [r7, #0]
34019e6c:	789b      	ldrb	r3, [r3, #2]
34019e6e:	f003 0320 	and.w	r3, r3, #32
34019e72:	b2db      	uxtb	r3, r3
34019e74:	2b00      	cmp	r3, #0
34019e76:	d007      	beq.n	34019e88 <LL_Convacc_Init+0x528>
    p_top = p_bot = p_left = p_right = 0;
34019e78:	2300      	movs	r3, #0
34019e7a:	61fb      	str	r3, [r7, #28]
34019e7c:	69fb      	ldr	r3, [r7, #28]
34019e7e:	623b      	str	r3, [r7, #32]
34019e80:	6a3b      	ldr	r3, [r7, #32]
34019e82:	627b      	str	r3, [r7, #36]	@ 0x24
34019e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34019e86:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
#if defined(ATON_CONVACC_ZFBIAS_SET)
  // no pad mode available if zfbias is set
  // will accomodate padding only with zframe below
  if (conf->zfbias != 0)
34019e88:	683b      	ldr	r3, [r7, #0]
34019e8a:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
34019e8e:	2b00      	cmp	r3, #0
34019e90:	d007      	beq.n	34019ea2 <LL_Convacc_Init+0x542>
    p_top = p_bot = p_left = p_right = 0;
34019e92:	2300      	movs	r3, #0
34019e94:	61fb      	str	r3, [r7, #28]
34019e96:	69fb      	ldr	r3, [r7, #28]
34019e98:	623b      	str	r3, [r7, #32]
34019e9a:	6a3b      	ldr	r3, [r7, #32]
34019e9c:	627b      	str	r3, [r7, #36]	@ 0x24
34019e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34019ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif

  int z_top = (conf->top_padding - p_top);
34019ea2:	683b      	ldr	r3, [r7, #0]
34019ea4:	8b9b      	ldrh	r3, [r3, #28]
34019ea6:	461a      	mov	r2, r3
34019ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34019eaa:	1ad3      	subs	r3, r2, r3
34019eac:	61bb      	str	r3, [r7, #24]
  int z_bot = (conf->bot_padding - p_bot);
34019eae:	683b      	ldr	r3, [r7, #0]
34019eb0:	8bdb      	ldrh	r3, [r3, #30]
34019eb2:	461a      	mov	r2, r3
34019eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34019eb6:	1ad3      	subs	r3, r2, r3
34019eb8:	617b      	str	r3, [r7, #20]
  int z_left = (conf->left_padding - p_left);
34019eba:	683b      	ldr	r3, [r7, #0]
34019ebc:	8b1b      	ldrh	r3, [r3, #24]
34019ebe:	461a      	mov	r2, r3
34019ec0:	6a3b      	ldr	r3, [r7, #32]
34019ec2:	1ad3      	subs	r3, r2, r3
34019ec4:	613b      	str	r3, [r7, #16]
  int z_right = (conf->right_padding - p_right);
34019ec6:	683b      	ldr	r3, [r7, #0]
34019ec8:	8b5b      	ldrh	r3, [r3, #26]
34019eca:	461a      	mov	r2, r3
34019ecc:	69fb      	ldr	r3, [r7, #28]
34019ece:	1ad3      	subs	r3, r2, r3
34019ed0:	60fb      	str	r3, [r7, #12]
  // LL_ATON_PRINTF("z_t=%d z_b=%d z_l=%d z_r=%d\n",z_top,z_bot,z_left*conf->batchDepth,z_right*conf->batchDepth);

  t = ATON_CONVACC_ZFRAME_DT;
34019ed2:	2300      	movs	r3, #0
34019ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_ZFRAME_SET_TOP(t, z_top);
34019ed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019ed8:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
34019edc:	69bb      	ldr	r3, [r7, #24]
34019ede:	041b      	lsls	r3, r3, #16
34019ee0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
34019ee4:	4313      	orrs	r3, r2
34019ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_ZFRAME_SET_BOTTOM(t, z_bot);
34019ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019eea:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
34019eee:	697b      	ldr	r3, [r7, #20]
34019ef0:	061b      	lsls	r3, r3, #24
34019ef2:	4313      	orrs	r3, r2
34019ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_ZFRAME_SET_LEFT(t, z_left * conf->batchDepth);
34019ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019ef8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
34019efc:	683b      	ldr	r3, [r7, #0]
34019efe:	8a9b      	ldrh	r3, [r3, #20]
34019f00:	4619      	mov	r1, r3
34019f02:	693b      	ldr	r3, [r7, #16]
34019f04:	fb01 f303 	mul.w	r3, r1, r3
34019f08:	b2db      	uxtb	r3, r3
34019f0a:	4313      	orrs	r3, r2
34019f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_ZFRAME_SET_RIGHT(t, z_right * conf->batchDepth);
34019f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f10:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
34019f14:	683b      	ldr	r3, [r7, #0]
34019f16:	8a9b      	ldrh	r3, [r3, #20]
34019f18:	4619      	mov	r1, r3
34019f1a:	68fb      	ldr	r3, [r7, #12]
34019f1c:	fb01 f303 	mul.w	r3, r1, r3
34019f20:	021b      	lsls	r3, r3, #8
34019f22:	b29b      	uxth	r3, r3
34019f24:	4313      	orrs	r3, r2
34019f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_ZFRAME_SET(id, t);
34019f28:	687b      	ldr	r3, [r7, #4]
34019f2a:	031a      	lsls	r2, r3, #12
34019f2c:	4b68      	ldr	r3, [pc, #416]	@ (3401a0d0 <LL_Convacc_Init+0x770>)
34019f2e:	4413      	add	r3, r2
34019f30:	461a      	mov	r2, r3
34019f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f34:	6013      	str	r3, [r2, #0]

  t = ATON_CONVACC_SAMPLE_DT;
34019f36:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
34019f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_TPAD(t, p_top);
34019f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f3e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34019f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34019f44:	011b      	lsls	r3, r3, #4
34019f46:	f003 0330 	and.w	r3, r3, #48	@ 0x30
34019f4a:	4313      	orrs	r3, r2
34019f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_BPAD(t, p_bot);
34019f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f50:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
34019f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34019f56:	019b      	lsls	r3, r3, #6
34019f58:	b2db      	uxtb	r3, r3
34019f5a:	4313      	orrs	r3, r2
34019f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_LPAD(t, p_left);
34019f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f60:	f023 0203 	bic.w	r2, r3, #3
34019f64:	6a3b      	ldr	r3, [r7, #32]
34019f66:	f003 0303 	and.w	r3, r3, #3
34019f6a:	4313      	orrs	r3, r2
34019f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_RPAD(t, p_right);
34019f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f70:	f023 020c 	bic.w	r2, r3, #12
34019f74:	69fb      	ldr	r3, [r7, #28]
34019f76:	009b      	lsls	r3, r3, #2
34019f78:	f003 030c 	and.w	r3, r3, #12
34019f7c:	4313      	orrs	r3, r2
34019f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_HSTRD(t, conf->hstride);
34019f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f82:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
34019f86:	683b      	ldr	r3, [r7, #0]
34019f88:	7d9b      	ldrb	r3, [r3, #22]
34019f8a:	021b      	lsls	r3, r3, #8
34019f8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
34019f90:	4313      	orrs	r3, r2
34019f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  t = ATON_CONVACC_SAMPLE_SET_VSTRD(t, conf->vstride);
34019f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019f96:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
34019f9a:	683b      	ldr	r3, [r7, #0]
34019f9c:	7ddb      	ldrb	r3, [r3, #23]
34019f9e:	031b      	lsls	r3, r3, #12
34019fa0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34019fa4:	4313      	orrs	r3, r2
34019fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if defined(ATON_CONVACC_SAMPLE_SET_FSTATCNT)
  if (conf->fstat != 0)
34019fa8:	683b      	ldr	r3, [r7, #0]
34019faa:	789b      	ldrb	r3, [r3, #2]
34019fac:	f003 0302 	and.w	r3, r3, #2
34019fb0:	b2db      	uxtb	r3, r3
34019fb2:	2b00      	cmp	r3, #0
34019fb4:	d006      	beq.n	34019fc4 <LL_Convacc_Init+0x664>
    t = ATON_CONVACC_SAMPLE_SET_FSTATCNT(t, conf->fstatcnt);
34019fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019fb8:	b29a      	uxth	r2, r3
34019fba:	683b      	ldr	r3, [r7, #0]
34019fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34019fbe:	041b      	lsls	r3, r3, #16
34019fc0:	4313      	orrs	r3, r2
34019fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif
  ATON_CONVACC_SAMPLE_SET(id, t);
34019fc4:	687b      	ldr	r3, [r7, #4]
34019fc6:	031a      	lsls	r2, r3, #12
34019fc8:	4b42      	ldr	r3, [pc, #264]	@ (3401a0d4 <LL_Convacc_Init+0x774>)
34019fca:	4413      	add	r3, r2
34019fcc:	461a      	mov	r2, r3
34019fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019fd0:	6013      	str	r3, [r2, #0]

  // LL_ATON_PRINTF("crop_t=%d crop_b=%d crop_l=%d crop_r=%d\n",z_top,z_bot,z_left,z_right);
  t = ATON_CONVACC_FHCROP_DT;
34019fd2:	4b41      	ldr	r3, [pc, #260]	@ (3401a0d8 <LL_Convacc_Init+0x778>)
34019fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (conf->left_crop > 0)
34019fd6:	683b      	ldr	r3, [r7, #0]
34019fd8:	8c1b      	ldrh	r3, [r3, #32]
34019fda:	2b00      	cmp	r3, #0
34019fdc:	d00c      	beq.n	34019ff8 <LL_Convacc_Init+0x698>
    t = ATON_CONVACC_FHCROP_SET_LEFT(t, conf->left_crop * conf->batchDepth);
34019fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34019fe0:	0c1b      	lsrs	r3, r3, #16
34019fe2:	041b      	lsls	r3, r3, #16
34019fe4:	683a      	ldr	r2, [r7, #0]
34019fe6:	8c12      	ldrh	r2, [r2, #32]
34019fe8:	4611      	mov	r1, r2
34019fea:	683a      	ldr	r2, [r7, #0]
34019fec:	8a92      	ldrh	r2, [r2, #20]
34019fee:	fb01 f202 	mul.w	r2, r1, r2
34019ff2:	b292      	uxth	r2, r2
34019ff4:	4313      	orrs	r3, r2
34019ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (conf->right_crop > 0)
34019ff8:	683b      	ldr	r3, [r7, #0]
34019ffa:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
34019ffc:	2b00      	cmp	r3, #0
34019ffe:	d00f      	beq.n	3401a020 <LL_Convacc_Init+0x6c0>
    t = ATON_CONVACC_FHCROP_SET_RIGHT(t, conf->right_crop * conf->batchDepth + (conf->batchDepth - 1));
3401a000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a002:	b29a      	uxth	r2, r3
3401a004:	683b      	ldr	r3, [r7, #0]
3401a006:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
3401a008:	4619      	mov	r1, r3
3401a00a:	683b      	ldr	r3, [r7, #0]
3401a00c:	8a9b      	ldrh	r3, [r3, #20]
3401a00e:	fb03 f101 	mul.w	r1, r3, r1
3401a012:	683b      	ldr	r3, [r7, #0]
3401a014:	8a9b      	ldrh	r3, [r3, #20]
3401a016:	3b01      	subs	r3, #1
3401a018:	440b      	add	r3, r1
3401a01a:	041b      	lsls	r3, r3, #16
3401a01c:	4313      	orrs	r3, r2
3401a01e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_FHCROP_SET(id, t);
3401a020:	687b      	ldr	r3, [r7, #4]
3401a022:	031a      	lsls	r2, r3, #12
3401a024:	4b2d      	ldr	r3, [pc, #180]	@ (3401a0dc <LL_Convacc_Init+0x77c>)
3401a026:	4413      	add	r3, r2
3401a028:	461a      	mov	r2, r3
3401a02a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a02c:	6013      	str	r3, [r2, #0]

  t = ATON_CONVACC_FVCROP_DT;
3401a02e:	4b2a      	ldr	r3, [pc, #168]	@ (3401a0d8 <LL_Convacc_Init+0x778>)
3401a030:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (conf->top_crop > 0)
3401a032:	683b      	ldr	r3, [r7, #0]
3401a034:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
3401a036:	2b00      	cmp	r3, #0
3401a038:	d006      	beq.n	3401a048 <LL_Convacc_Init+0x6e8>
    t = ATON_CONVACC_FVCROP_SET_TOP(t, conf->top_crop);
3401a03a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a03c:	0c1b      	lsrs	r3, r3, #16
3401a03e:	041b      	lsls	r3, r3, #16
3401a040:	683a      	ldr	r2, [r7, #0]
3401a042:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
3401a044:	4313      	orrs	r3, r2
3401a046:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (conf->bot_crop > 0)
3401a048:	683b      	ldr	r3, [r7, #0]
3401a04a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
3401a04c:	2b00      	cmp	r3, #0
3401a04e:	d006      	beq.n	3401a05e <LL_Convacc_Init+0x6fe>
    t = ATON_CONVACC_FVCROP_SET_BOTTOM(t, conf->bot_crop);
3401a050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a052:	b29a      	uxth	r2, r3
3401a054:	683b      	ldr	r3, [r7, #0]
3401a056:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
3401a058:	041b      	lsls	r3, r3, #16
3401a05a:	4313      	orrs	r3, r2
3401a05c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ATON_CONVACC_FVCROP_SET(id, t);
3401a05e:	687b      	ldr	r3, [r7, #4]
3401a060:	031a      	lsls	r2, r3, #12
3401a062:	4b1f      	ldr	r3, [pc, #124]	@ (3401a0e0 <LL_Convacc_Init+0x780>)
3401a064:	4413      	add	r3, r2
3401a066:	461a      	mov	r2, r3
3401a068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a06a:	6013      	str	r3, [r2, #0]
  // LL_ATON_PRINTF("c_t=%d c_b=%d c_l=%d c_r=%d\n",conf->top_crop,conf->bot_crop,conf->left_crop  *
  // conf->batchDepth,conf->right_crop  * conf->batchDepth + (conf->batchDepth - 1));

#if defined(ATON_CONVACC_FSUB_SET)
  if (conf->fsub != 0)
3401a06c:	683b      	ldr	r3, [r7, #0]
3401a06e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3401a070:	2b00      	cmp	r3, #0
3401a072:	d011      	beq.n	3401a098 <LL_Convacc_Init+0x738>
  {
    t = ATON_CONVACC_FSUB_DT;
3401a074:	2300      	movs	r3, #0
3401a076:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t = ATON_CONVACC_FSUB_SET_FSUB(t, conf->fsub);
3401a078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a07a:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
3401a07e:	683b      	ldr	r3, [r7, #0]
3401a080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3401a082:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
3401a086:	4313      	orrs	r3, r2
3401a088:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ATON_CONVACC_FSUB_SET(id, t);
3401a08a:	687b      	ldr	r3, [r7, #4]
3401a08c:	031a      	lsls	r2, r3, #12
3401a08e:	4b15      	ldr	r3, [pc, #84]	@ (3401a0e4 <LL_Convacc_Init+0x784>)
3401a090:	4413      	add	r3, r2
3401a092:	461a      	mov	r2, r3
3401a094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a096:	6013      	str	r3, [r2, #0]
  }
#endif
#if defined(ATON_CONVACC_ZFBIAS_SET)
  t = ATON_CONVACC_ZFBIAS_DT;
3401a098:	2300      	movs	r3, #0
3401a09a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (conf->zfbias != 0)
3401a09c:	683b      	ldr	r3, [r7, #0]
3401a09e:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
3401a0a2:	2b00      	cmp	r3, #0
3401a0a4:	d008      	beq.n	3401a0b8 <LL_Convacc_Init+0x758>
  {
    t = ATON_CONVACC_ZFBIAS_SET_ZFBIAS(t, conf->zfbias);
3401a0a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a0a8:	0c1b      	lsrs	r3, r3, #16
3401a0aa:	041b      	lsls	r3, r3, #16
3401a0ac:	683a      	ldr	r2, [r7, #0]
3401a0ae:	f9b2 2038 	ldrsh.w	r2, [r2, #56]	@ 0x38
3401a0b2:	b292      	uxth	r2, r2
3401a0b4:	4313      	orrs	r3, r2
3401a0b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if defined(ATON_CONVACC_ZFBIAS_SET_ZFLEFTMSB)
  t = ATON_CONVACC_ZFBIAS_SET_ZFLEFTMSB(t, (z_left * conf->batchDepth) >> ATON_CONVACC_ZFRAME_LEFT_W);
  t = ATON_CONVACC_ZFBIAS_SET_ZFRIGHTMSB(t, (z_right * conf->batchDepth) >> ATON_CONVACC_ZFRAME_RIGHT_W);
#endif

  ATON_CONVACC_ZFBIAS_SET(id, t);
3401a0b8:	687b      	ldr	r3, [r7, #4]
3401a0ba:	031a      	lsls	r2, r3, #12
3401a0bc:	4b0a      	ldr	r3, [pc, #40]	@ (3401a0e8 <LL_Convacc_Init+0x788>)
3401a0be:	4413      	add	r3, r2
3401a0c0:	461a      	mov	r2, r3
3401a0c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3401a0c4:	6013      	str	r3, [r2, #0]
#endif

  return 0;
3401a0c6:	2300      	movs	r3, #0
}
3401a0c8:	4618      	mov	r0, r3
3401a0ca:	3730      	adds	r7, #48	@ 0x30
3401a0cc:	46bd      	mov	sp, r7
3401a0ce:	bd80      	pop	{r7, pc}
3401a0d0:	580ef028 	.word	0x580ef028
3401a0d4:	580ef00c 	.word	0x580ef00c
3401a0d8:	ffff0000 	.word	0xffff0000
3401a0dc:	580ef018 	.word	0x580ef018
3401a0e0:	580ef01c 	.word	0x580ef01c
3401a0e4:	580ef030 	.word	0x580ef030
3401a0e8:	580ef034 	.word	0x580ef034

3401a0ec <LL_EpochCtrl_Init>:
 * @param  id Epoch Controller identifier [0..ATON_EPOCHCTRL_NUM-1]
 * @param  conf Structure describing Epoch Controller initialization parameters
 * @retval Error code
 */
int LL_EpochCtrl_Init(int id, const LL_EpochCtrl_InitTypeDef *conf)
{
3401a0ec:	b580      	push	{r7, lr}
3401a0ee:	b084      	sub	sp, #16
3401a0f0:	af00      	add	r7, sp, #0
3401a0f2:	6078      	str	r0, [r7, #4]
3401a0f4:	6039      	str	r1, [r7, #0]
  uint32_t t;

  if (id >= ATON_EPOCHCTRL_NUM)
3401a0f6:	687b      	ldr	r3, [r7, #4]
3401a0f8:	2b00      	cmp	r3, #0
3401a0fa:	dd02      	ble.n	3401a102 <LL_EpochCtrl_Init+0x16>
    return LL_ATON_INVALID_ID;
3401a0fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3401a100:	e024      	b.n	3401a14c <LL_EpochCtrl_Init+0x60>

  LL_ATON_EnableClock(ATON_EPOCHCTRL_CLKB_CLK(id));
3401a102:	687b      	ldr	r3, [r7, #4]
3401a104:	3319      	adds	r3, #25
3401a106:	4618      	mov	r0, r3
3401a108:	f000 f828 	bl	3401a15c <LL_ATON_EnableClock>

  /* Configure CTRL register */
  t = ATON_EPOCHCTRL_CTRL_DT;
3401a10c:	2300      	movs	r3, #0
3401a10e:	60fb      	str	r3, [r7, #12]
  t = ATON_EPOCHCTRL_CTRL_SET_SM(t, conf->stepmode);
3401a110:	68fb      	ldr	r3, [r7, #12]
3401a112:	f023 0208 	bic.w	r2, r3, #8
3401a116:	683b      	ldr	r3, [r7, #0]
3401a118:	791b      	ldrb	r3, [r3, #4]
3401a11a:	f3c3 0300 	ubfx	r3, r3, #0, #1
3401a11e:	b2db      	uxtb	r3, r3
3401a120:	00db      	lsls	r3, r3, #3
3401a122:	f003 0308 	and.w	r3, r3, #8
3401a126:	4313      	orrs	r3, r2
3401a128:	60fb      	str	r3, [r7, #12]
  ATON_EPOCHCTRL_CTRL_SET(id, t);
3401a12a:	4a0a      	ldr	r2, [pc, #40]	@ (3401a154 <LL_EpochCtrl_Init+0x68>)
3401a12c:	68fb      	ldr	r3, [r7, #12]
3401a12e:	6013      	str	r3, [r2, #0]

  /* Check address is 8 byte aligned */
  if (conf->blobaddr & 0x7)
3401a130:	683b      	ldr	r3, [r7, #0]
3401a132:	681b      	ldr	r3, [r3, #0]
3401a134:	f003 0307 	and.w	r3, r3, #7
3401a138:	2b00      	cmp	r3, #0
3401a13a:	d002      	beq.n	3401a142 <LL_EpochCtrl_Init+0x56>
    return LL_ATON_INVALID_PARAM;
3401a13c:	f06f 0301 	mvn.w	r3, #1
3401a140:	e004      	b.n	3401a14c <LL_EpochCtrl_Init+0x60>

  ATON_EPOCHCTRL_ADDR_SET(id, conf->blobaddr);
3401a142:	4a05      	ldr	r2, [pc, #20]	@ (3401a158 <LL_EpochCtrl_Init+0x6c>)
3401a144:	683b      	ldr	r3, [r7, #0]
3401a146:	681b      	ldr	r3, [r3, #0]
3401a148:	6013      	str	r3, [r2, #0]

  return LL_ATON_OK;
3401a14a:	2300      	movs	r3, #0
}
3401a14c:	4618      	mov	r0, r3
3401a14e:	3710      	adds	r7, #16
3401a150:	46bd      	mov	sp, r7
3401a152:	bd80      	pop	{r7, pc}
3401a154:	580fe000 	.word	0x580fe000
3401a158:	580fe008 	.word	0x580fe008

3401a15c <LL_ATON_EnableClock>:
  return bloblines * 4;
}
#endif // ATON_EPOCHCTRL_NUM

void LL_ATON_EnableClock(unsigned int clock)
{
3401a15c:	b490      	push	{r4, r7}
3401a15e:	b084      	sub	sp, #16
3401a160:	af00      	add	r7, sp, #0
3401a162:	6078      	str	r0, [r7, #4]
#if (LL_ATON_ENABLE_CLOCK_GATING == 1)
  ATON_REG_WRITE_FIELD_RANGE(CLKCTRL, 0, BGATES, clock, 1, 1);
3401a164:	4b13      	ldr	r3, [pc, #76]	@ (3401a1b4 <LL_ATON_EnableClock+0x58>)
3401a166:	681b      	ldr	r3, [r3, #0]
3401a168:	60fb      	str	r3, [r7, #12]
3401a16a:	f04f 0201 	mov.w	r2, #1
3401a16e:	f04f 0300 	mov.w	r3, #0
3401a172:	6879      	ldr	r1, [r7, #4]
3401a174:	ea52 130d 	orrs.w	r3, r2, sp, lsl #4
3401a178:	4613      	mov	r3, r2
3401a17a:	43da      	mvns	r2, r3
3401a17c:	68fb      	ldr	r3, [r7, #12]
3401a17e:	ea02 0103 	and.w	r1, r2, r3
3401a182:	2201      	movs	r2, #1
3401a184:	687b      	ldr	r3, [r7, #4]
3401a186:	fa02 f303 	lsl.w	r3, r2, r3
3401a18a:	461c      	mov	r4, r3
3401a18c:	f04f 0201 	mov.w	r2, #1
3401a190:	f04f 0300 	mov.w	r3, #0
3401a194:	6878      	ldr	r0, [r7, #4]
3401a196:	ea52 030d 	orrs.w	r3, r2, sp
3401a19a:	4613      	mov	r3, r2
3401a19c:	4023      	ands	r3, r4
3401a19e:	430b      	orrs	r3, r1
3401a1a0:	60fb      	str	r3, [r7, #12]
3401a1a2:	4a04      	ldr	r2, [pc, #16]	@ (3401a1b4 <LL_ATON_EnableClock+0x58>)
3401a1a4:	68fb      	ldr	r3, [r7, #12]
3401a1a6:	6013      	str	r3, [r2, #0]
#endif
}
3401a1a8:	bf00      	nop
3401a1aa:	3710      	adds	r7, #16
3401a1ac:	46bd      	mov	sp, r7
3401a1ae:	bc90      	pop	{r4, r7}
3401a1b0:	4770      	bx	lr
3401a1b2:	bf00      	nop
3401a1b4:	580e0010 	.word	0x580e0010

3401a1b8 <LL_ATON_DisableClock>:

void LL_ATON_DisableClock(unsigned int clock)
{
3401a1b8:	b480      	push	{r7}
3401a1ba:	b085      	sub	sp, #20
3401a1bc:	af00      	add	r7, sp, #0
3401a1be:	6078      	str	r0, [r7, #4]
#if (LL_ATON_ENABLE_CLOCK_GATING == 1)
  ATON_REG_WRITE_FIELD_RANGE(CLKCTRL, 0, BGATES, clock, 1, 0);
3401a1c0:	4b0b      	ldr	r3, [pc, #44]	@ (3401a1f0 <LL_ATON_DisableClock+0x38>)
3401a1c2:	681b      	ldr	r3, [r3, #0]
3401a1c4:	60fb      	str	r3, [r7, #12]
3401a1c6:	f04f 0201 	mov.w	r2, #1
3401a1ca:	f04f 0300 	mov.w	r3, #0
3401a1ce:	6879      	ldr	r1, [r7, #4]
3401a1d0:	ea52 130d 	orrs.w	r3, r2, sp, lsl #4
3401a1d4:	4613      	mov	r3, r2
3401a1d6:	43db      	mvns	r3, r3
3401a1d8:	68fa      	ldr	r2, [r7, #12]
3401a1da:	4013      	ands	r3, r2
3401a1dc:	60fb      	str	r3, [r7, #12]
3401a1de:	4a04      	ldr	r2, [pc, #16]	@ (3401a1f0 <LL_ATON_DisableClock+0x38>)
3401a1e0:	68fb      	ldr	r3, [r7, #12]
3401a1e2:	6013      	str	r3, [r2, #0]
#endif
}
3401a1e4:	bf00      	nop
3401a1e6:	3714      	adds	r7, #20
3401a1e8:	46bd      	mov	sp, r7
3401a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a1ee:	4770      	bx	lr
3401a1f0:	580e0010 	.word	0x580e0010

3401a1f4 <LL_ATON_RT_Main>:
 *                         and the network interface, or macros
 *                         `LL_ATON_DECLARE_NAMED_NN_INTERFACE()` & `LL_ATON_DECLARE_NAMED_NN_INSTANCE()` to
 *                         create/instantiate the objects separately.
 */
void LL_ATON_RT_Main(NN_Instance_TypeDef *network_instance)
{
3401a1f4:	b580      	push	{r7, lr}
3401a1f6:	b084      	sub	sp, #16
3401a1f8:	af00      	add	r7, sp, #0
3401a1fa:	6078      	str	r0, [r7, #4]

  /*** Start of user initialization code ***/

  /*** End of user initialization code ***/

  LL_ATON_ASSERT(network_instance != NULL);
3401a1fc:	687b      	ldr	r3, [r7, #4]
3401a1fe:	2b00      	cmp	r3, #0
3401a200:	d105      	bne.n	3401a20e <LL_ATON_RT_Main+0x1a>
3401a202:	4b16      	ldr	r3, [pc, #88]	@ (3401a25c <LL_ATON_RT_Main+0x68>)
3401a204:	4a16      	ldr	r2, [pc, #88]	@ (3401a260 <LL_ATON_RT_Main+0x6c>)
3401a206:	213c      	movs	r1, #60	@ 0x3c
3401a208:	4816      	ldr	r0, [pc, #88]	@ (3401a264 <LL_ATON_RT_Main+0x70>)
3401a20a:	f001 f893 	bl	3401b334 <__assert_func>
  LL_ATON_ASSERT(network_instance->network != NULL);
3401a20e:	687b      	ldr	r3, [r7, #4]
3401a210:	681b      	ldr	r3, [r3, #0]
3401a212:	2b00      	cmp	r3, #0
3401a214:	d105      	bne.n	3401a222 <LL_ATON_RT_Main+0x2e>
3401a216:	4b14      	ldr	r3, [pc, #80]	@ (3401a268 <LL_ATON_RT_Main+0x74>)
3401a218:	4a11      	ldr	r2, [pc, #68]	@ (3401a260 <LL_ATON_RT_Main+0x6c>)
3401a21a:	213d      	movs	r1, #61	@ 0x3d
3401a21c:	4811      	ldr	r0, [pc, #68]	@ (3401a264 <LL_ATON_RT_Main+0x70>)
3401a21e:	f001 f889 	bl	3401b334 <__assert_func>
  LL_ATON_RT_RuntimeInit();                  // Initialize runtime
3401a222:	f000 fd13 	bl	3401ac4c <LL_ATON_RT_RuntimeInit>
  LL_ATON_RT_Init_Network(network_instance); // Initialize passed network instance object
3401a226:	6878      	ldr	r0, [r7, #4]
3401a228:	f000 fc98 	bl	3401ab5c <LL_ATON_RT_Init_Network>
  size_t epochCount = 0;
3401a22c:	2300      	movs	r3, #0
3401a22e:	60fb      	str	r3, [r7, #12]
  do
  {
    /* Execute first/next step of Cube.AI/ATON runtime */
    ll_aton_rt_ret = LL_ATON_RT_RunEpochBlock(network_instance);
3401a230:	6878      	ldr	r0, [r7, #4]
3401a232:	f000 fd83 	bl	3401ad3c <LL_ATON_RT_RunEpochBlock>
3401a236:	4603      	mov	r3, r0
3401a238:	72fb      	strb	r3, [r7, #11]
    /*** Start of user event handling code ***/

    /*** End of user event handling code ***/

    /* Wait for next event */
    if (ll_aton_rt_ret == LL_ATON_RT_WFE)
3401a23a:	7afb      	ldrb	r3, [r7, #11]
3401a23c:	2b01      	cmp	r3, #1
3401a23e:	d100      	bne.n	3401a242 <LL_ATON_RT_Main+0x4e>
    { /*** subject to change to fit also user code requirements ***/
      LL_ATON_OSAL_WFE();
3401a240:	bf20      	wfe
    }
//    printf("Epoch: %5d, Return: %d\n\r", epochCount, ll_aton_rt_ret);
//    epochCount++;
  } while (ll_aton_rt_ret != LL_ATON_RT_DONE); /*** subject to change to fit also user code requirements ***/
3401a242:	7afb      	ldrb	r3, [r7, #11]
3401a244:	2b02      	cmp	r3, #2
3401a246:	d1f3      	bne.n	3401a230 <LL_ATON_RT_Main+0x3c>

  LL_ATON_RT_DeInit_Network(network_instance); // De-initialize the network instance object
3401a248:	6878      	ldr	r0, [r7, #4]
3401a24a:	f000 fcc1 	bl	3401abd0 <LL_ATON_RT_DeInit_Network>
  LL_ATON_RT_RuntimeDeInit();                  // De-initialize runtime
3401a24e:	f000 fd59 	bl	3401ad04 <LL_ATON_RT_RuntimeDeInit>

  /*** Start of user de-initialization code ***/

  /*** End of user de-initialization code ***/
}
3401a252:	bf00      	nop
3401a254:	3710      	adds	r7, #16
3401a256:	46bd      	mov	sp, r7
3401a258:	bd80      	pop	{r7, pc}
3401a25a:	bf00      	nop
3401a25c:	3401f02c 	.word	0x3401f02c
3401a260:	3401fb54 	.word	0x3401fb54
3401a264:	3401f04c 	.word	0x3401f04c
3401a268:	3401f0e4 	.word	0x3401f0e4

3401a26c <__NVIC_EnableIRQ>:
{
3401a26c:	b480      	push	{r7}
3401a26e:	b083      	sub	sp, #12
3401a270:	af00      	add	r7, sp, #0
3401a272:	4603      	mov	r3, r0
3401a274:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
3401a276:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3401a27a:	2b00      	cmp	r3, #0
3401a27c:	db0b      	blt.n	3401a296 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3401a27e:	88fb      	ldrh	r3, [r7, #6]
3401a280:	f003 021f 	and.w	r2, r3, #31
3401a284:	4907      	ldr	r1, [pc, #28]	@ (3401a2a4 <__NVIC_EnableIRQ+0x38>)
3401a286:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3401a28a:	095b      	lsrs	r3, r3, #5
3401a28c:	2001      	movs	r0, #1
3401a28e:	fa00 f202 	lsl.w	r2, r0, r2
3401a292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
3401a296:	bf00      	nop
3401a298:	370c      	adds	r7, #12
3401a29a:	46bd      	mov	sp, r7
3401a29c:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a2a0:	4770      	bx	lr
3401a2a2:	bf00      	nop
3401a2a4:	e000e100 	.word	0xe000e100

3401a2a8 <__NVIC_DisableIRQ>:
{
3401a2a8:	b480      	push	{r7}
3401a2aa:	b083      	sub	sp, #12
3401a2ac:	af00      	add	r7, sp, #0
3401a2ae:	4603      	mov	r3, r0
3401a2b0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
3401a2b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3401a2b6:	2b00      	cmp	r3, #0
3401a2b8:	db12      	blt.n	3401a2e0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3401a2ba:	88fb      	ldrh	r3, [r7, #6]
3401a2bc:	f003 021f 	and.w	r2, r3, #31
3401a2c0:	490a      	ldr	r1, [pc, #40]	@ (3401a2ec <__NVIC_DisableIRQ+0x44>)
3401a2c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3401a2c6:	095b      	lsrs	r3, r3, #5
3401a2c8:	2001      	movs	r0, #1
3401a2ca:	fa00 f202 	lsl.w	r2, r0, r2
3401a2ce:	3320      	adds	r3, #32
3401a2d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
3401a2d4:	f3bf 8f4f 	dsb	sy
}
3401a2d8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3401a2da:	f3bf 8f6f 	isb	sy
}
3401a2de:	bf00      	nop
}
3401a2e0:	bf00      	nop
3401a2e2:	370c      	adds	r7, #12
3401a2e4:	46bd      	mov	sp, r7
3401a2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a2ea:	4770      	bx	lr
3401a2ec:	e000e100 	.word	0xe000e100

3401a2f0 <EpochBlock_IsLastEpochBlock>:
  /**
   * @}
   */

  static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb)
  {
3401a2f0:	b480      	push	{r7}
3401a2f2:	b083      	sub	sp, #12
3401a2f4:	af00      	add	r7, sp, #0
3401a2f6:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_last_eb) != 0);
3401a2f8:	687b      	ldr	r3, [r7, #4]
3401a2fa:	8a1b      	ldrh	r3, [r3, #16]
3401a2fc:	f003 0308 	and.w	r3, r3, #8
3401a300:	2b00      	cmp	r3, #0
3401a302:	bf14      	ite	ne
3401a304:	2301      	movne	r3, #1
3401a306:	2300      	moveq	r3, #0
3401a308:	b2db      	uxtb	r3, r3
  }
3401a30a:	4618      	mov	r0, r3
3401a30c:	370c      	adds	r7, #12
3401a30e:	46bd      	mov	sp, r7
3401a310:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a314:	4770      	bx	lr

3401a316 <EpochBlock_IsEpochStart>:

  static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb)
  {
3401a316:	b480      	push	{r7}
3401a318:	b083      	sub	sp, #12
3401a31a:	af00      	add	r7, sp, #0
3401a31c:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_epoch_start) != 0);
3401a31e:	687b      	ldr	r3, [r7, #4]
3401a320:	8a1b      	ldrh	r3, [r3, #16]
3401a322:	f003 0301 	and.w	r3, r3, #1
3401a326:	2b00      	cmp	r3, #0
3401a328:	bf14      	ite	ne
3401a32a:	2301      	movne	r3, #1
3401a32c:	2300      	moveq	r3, #0
3401a32e:	b2db      	uxtb	r3, r3
  }
3401a330:	4618      	mov	r0, r3
3401a332:	370c      	adds	r7, #12
3401a334:	46bd      	mov	sp, r7
3401a336:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a33a:	4770      	bx	lr

3401a33c <EpochBlock_IsEpochBlob>:
  {
    return ((eb->flags & EpochBlock_Flags_epoch_end) != 0);
  }

  static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb)
  {
3401a33c:	b480      	push	{r7}
3401a33e:	b083      	sub	sp, #12
3401a340:	af00      	add	r7, sp, #0
3401a342:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_blob) != 0);
3401a344:	687b      	ldr	r3, [r7, #4]
3401a346:	8a1b      	ldrh	r3, [r3, #16]
3401a348:	f003 0304 	and.w	r3, r3, #4
3401a34c:	2b00      	cmp	r3, #0
3401a34e:	bf14      	ite	ne
3401a350:	2301      	movne	r3, #1
3401a352:	2300      	moveq	r3, #0
3401a354:	b2db      	uxtb	r3, r3
  }
3401a356:	4618      	mov	r0, r3
3401a358:	370c      	adds	r7, #12
3401a35a:	46bd      	mov	sp, r7
3401a35c:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a360:	4770      	bx	lr

3401a362 <EpochBlock_IsEpochPureHW>:
  {
    return ((eb->flags & EpochBlock_Flags_pure_sw) != 0);
  }

  static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb)
  {
3401a362:	b480      	push	{r7}
3401a364:	b083      	sub	sp, #12
3401a366:	af00      	add	r7, sp, #0
3401a368:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_pure_hw) != 0);
3401a36a:	687b      	ldr	r3, [r7, #4]
3401a36c:	8a1b      	ldrh	r3, [r3, #16]
3401a36e:	f003 0310 	and.w	r3, r3, #16
3401a372:	2b00      	cmp	r3, #0
3401a374:	bf14      	ite	ne
3401a376:	2301      	movne	r3, #1
3401a378:	2300      	moveq	r3, #0
3401a37a:	b2db      	uxtb	r3, r3
  }
3401a37c:	4618      	mov	r0, r3
3401a37e:	370c      	adds	r7, #12
3401a380:	46bd      	mov	sp, r7
3401a382:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a386:	4770      	bx	lr

3401a388 <EpochBlock_IsEpochHybrid>:

  static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb)
  {
3401a388:	b480      	push	{r7}
3401a38a:	b083      	sub	sp, #12
3401a38c:	af00      	add	r7, sp, #0
3401a38e:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_hybrid) != 0);
3401a390:	687b      	ldr	r3, [r7, #4]
3401a392:	8a1b      	ldrh	r3, [r3, #16]
3401a394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3401a398:	2b00      	cmp	r3, #0
3401a39a:	bf14      	ite	ne
3401a39c:	2301      	movne	r3, #1
3401a39e:	2300      	moveq	r3, #0
3401a3a0:	b2db      	uxtb	r3, r3
  }
3401a3a2:	4618      	mov	r0, r3
3401a3a4:	370c      	adds	r7, #12
3401a3a6:	46bd      	mov	sp, r7
3401a3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a3ac:	4770      	bx	lr

3401a3ae <EpochBlock_IsEpochInternal>:

  static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb)
  {
3401a3ae:	b480      	push	{r7}
3401a3b0:	b083      	sub	sp, #12
3401a3b2:	af00      	add	r7, sp, #0
3401a3b4:	6078      	str	r0, [r7, #4]
    return ((eb->flags & EpochBlock_Flags_internal) != 0);
3401a3b6:	687b      	ldr	r3, [r7, #4]
3401a3b8:	8a1b      	ldrh	r3, [r3, #16]
3401a3ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3401a3be:	2b00      	cmp	r3, #0
3401a3c0:	bf14      	ite	ne
3401a3c2:	2301      	movne	r3, #1
3401a3c4:	2300      	moveq	r3, #0
3401a3c6:	b2db      	uxtb	r3, r3
  }
3401a3c8:	4618      	mov	r0, r3
3401a3ca:	370c      	adds	r7, #12
3401a3cc:	46bd      	mov	sp, r7
3401a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a3d2:	4770      	bx	lr

3401a3d4 <EpochBlock_EpochControllerUnit>:

  static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb)
  {
3401a3d4:	b580      	push	{r7, lr}
3401a3d6:	b082      	sub	sp, #8
3401a3d8:	af00      	add	r7, sp, #0
3401a3da:	6078      	str	r0, [r7, #4]
    LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
3401a3dc:	6878      	ldr	r0, [r7, #4]
3401a3de:	f7ff ffad 	bl	3401a33c <EpochBlock_IsEpochBlob>
3401a3e2:	4603      	mov	r3, r0
3401a3e4:	2b00      	cmp	r3, #0
3401a3e6:	d106      	bne.n	3401a3f6 <EpochBlock_EpochControllerUnit+0x22>
3401a3e8:	4b06      	ldr	r3, [pc, #24]	@ (3401a404 <EpochBlock_EpochControllerUnit+0x30>)
3401a3ea:	4a07      	ldr	r2, [pc, #28]	@ (3401a408 <EpochBlock_EpochControllerUnit+0x34>)
3401a3ec:	f240 212f 	movw	r1, #559	@ 0x22f
3401a3f0:	4806      	ldr	r0, [pc, #24]	@ (3401a40c <EpochBlock_EpochControllerUnit+0x38>)
3401a3f2:	f000 ff9f 	bl	3401b334 <__assert_func>
    return eb->wait_mask;
3401a3f6:	687b      	ldr	r3, [r7, #4]
3401a3f8:	68db      	ldr	r3, [r3, #12]
  }
3401a3fa:	4618      	mov	r0, r3
3401a3fc:	3708      	adds	r7, #8
3401a3fe:	46bd      	mov	sp, r7
3401a400:	bd80      	pop	{r7, pc}
3401a402:	bf00      	nop
3401a404:	3401f110 	.word	0x3401f110
3401a408:	3401fc74 	.word	0x3401fc74
3401a40c:	3401f12c 	.word	0x3401f12c

3401a410 <EpochBlock_EpochBlobAddr>:

  static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb)
  {
3401a410:	b580      	push	{r7, lr}
3401a412:	b082      	sub	sp, #8
3401a414:	af00      	add	r7, sp, #0
3401a416:	6078      	str	r0, [r7, #4]
    LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
3401a418:	6878      	ldr	r0, [r7, #4]
3401a41a:	f7ff ff8f 	bl	3401a33c <EpochBlock_IsEpochBlob>
3401a41e:	4603      	mov	r3, r0
3401a420:	2b00      	cmp	r3, #0
3401a422:	d106      	bne.n	3401a432 <EpochBlock_EpochBlobAddr+0x22>
3401a424:	4b06      	ldr	r3, [pc, #24]	@ (3401a440 <EpochBlock_EpochBlobAddr+0x30>)
3401a426:	4a07      	ldr	r2, [pc, #28]	@ (3401a444 <EpochBlock_EpochBlobAddr+0x34>)
3401a428:	f240 2135 	movw	r1, #565	@ 0x235
3401a42c:	4806      	ldr	r0, [pc, #24]	@ (3401a448 <EpochBlock_EpochBlobAddr+0x38>)
3401a42e:	f000 ff81 	bl	3401b334 <__assert_func>
    return eb->blob_address;
3401a432:	687b      	ldr	r3, [r7, #4]
3401a434:	689b      	ldr	r3, [r3, #8]
  }
3401a436:	4618      	mov	r0, r3
3401a438:	3708      	adds	r7, #8
3401a43a:	46bd      	mov	sp, r7
3401a43c:	bd80      	pop	{r7, pc}
3401a43e:	bf00      	nop
3401a440:	3401f110 	.word	0x3401f110
3401a444:	3401fc94 	.word	0x3401fc94
3401a448:	3401f12c 	.word	0x3401f12c

3401a44c <__ll_set_aton_owner>:
  typedef EpochBlock_ItemTypeDef LL_ATON_RT_EpochBlockItem_t;

  /*** Helper Functions ***/

  static inline void __ll_set_aton_owner(NN_Instance_TypeDef *new_owner)
  {
3401a44c:	b580      	push	{r7, lr}
3401a44e:	b082      	sub	sp, #8
3401a450:	af00      	add	r7, sp, #0
3401a452:	6078      	str	r0, [r7, #4]
    extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
    LL_ATON_ASSERT(new_owner != __ll_current_aton_ip_owner);
3401a454:	4b12      	ldr	r3, [pc, #72]	@ (3401a4a0 <__ll_set_aton_owner+0x54>)
3401a456:	681b      	ldr	r3, [r3, #0]
3401a458:	687a      	ldr	r2, [r7, #4]
3401a45a:	429a      	cmp	r2, r3
3401a45c:	d105      	bne.n	3401a46a <__ll_set_aton_owner+0x1e>
3401a45e:	4b11      	ldr	r3, [pc, #68]	@ (3401a4a4 <__ll_set_aton_owner+0x58>)
3401a460:	4a11      	ldr	r2, [pc, #68]	@ (3401a4a8 <__ll_set_aton_owner+0x5c>)
3401a462:	2131      	movs	r1, #49	@ 0x31
3401a464:	4811      	ldr	r0, [pc, #68]	@ (3401a4ac <__ll_set_aton_owner+0x60>)
3401a466:	f000 ff65 	bl	3401b334 <__assert_func>

    LL_ATON_OSAL_LOCK_ATON();

    LL_ATON_ASSERT(__ll_current_aton_ip_owner == NULL);
3401a46a:	4b0d      	ldr	r3, [pc, #52]	@ (3401a4a0 <__ll_set_aton_owner+0x54>)
3401a46c:	681b      	ldr	r3, [r3, #0]
3401a46e:	2b00      	cmp	r3, #0
3401a470:	d005      	beq.n	3401a47e <__ll_set_aton_owner+0x32>
3401a472:	4b0f      	ldr	r3, [pc, #60]	@ (3401a4b0 <__ll_set_aton_owner+0x64>)
3401a474:	4a0c      	ldr	r2, [pc, #48]	@ (3401a4a8 <__ll_set_aton_owner+0x5c>)
3401a476:	2135      	movs	r1, #53	@ 0x35
3401a478:	480c      	ldr	r0, [pc, #48]	@ (3401a4ac <__ll_set_aton_owner+0x60>)
3401a47a:	f000 ff5b 	bl	3401b334 <__assert_func>

#ifndef NDEBUG
    extern uint32_t volatile __ll_current_wait_mask;
    LL_ATON_ASSERT(__ll_current_wait_mask == 0);
3401a47e:	4b0d      	ldr	r3, [pc, #52]	@ (3401a4b4 <__ll_set_aton_owner+0x68>)
3401a480:	681b      	ldr	r3, [r3, #0]
3401a482:	2b00      	cmp	r3, #0
3401a484:	d005      	beq.n	3401a492 <__ll_set_aton_owner+0x46>
3401a486:	4b0c      	ldr	r3, [pc, #48]	@ (3401a4b8 <__ll_set_aton_owner+0x6c>)
3401a488:	4a07      	ldr	r2, [pc, #28]	@ (3401a4a8 <__ll_set_aton_owner+0x5c>)
3401a48a:	2139      	movs	r1, #57	@ 0x39
3401a48c:	4807      	ldr	r0, [pc, #28]	@ (3401a4ac <__ll_set_aton_owner+0x60>)
3401a48e:	f000 ff51 	bl	3401b334 <__assert_func>
#endif // NDEBUG

    __ll_current_aton_ip_owner = new_owner;
3401a492:	4a03      	ldr	r2, [pc, #12]	@ (3401a4a0 <__ll_set_aton_owner+0x54>)
3401a494:	687b      	ldr	r3, [r7, #4]
3401a496:	6013      	str	r3, [r2, #0]
  }
3401a498:	bf00      	nop
3401a49a:	3708      	adds	r7, #8
3401a49c:	46bd      	mov	sp, r7
3401a49e:	bd80      	pop	{r7, pc}
3401a4a0:	34020eb4 	.word	0x34020eb4
3401a4a4:	3401f1cc 	.word	0x3401f1cc
3401a4a8:	3401fc44 	.word	0x3401fc44
3401a4ac:	3401f1f4 	.word	0x3401f1f4
3401a4b0:	3401f28c 	.word	0x3401f28c
3401a4b4:	34020eb8 	.word	0x34020eb8
3401a4b8:	3401f2b8 	.word	0x3401f2b8

3401a4bc <__ll_clear_aton_owner>:

  static inline void __ll_clear_aton_owner(NN_Instance_TypeDef *current_owner)
  {
3401a4bc:	b580      	push	{r7, lr}
3401a4be:	b082      	sub	sp, #8
3401a4c0:	af00      	add	r7, sp, #0
3401a4c2:	6078      	str	r0, [r7, #4]
    extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
    LL_ATON_ASSERT(current_owner == __ll_current_aton_ip_owner);
3401a4c4:	4b0d      	ldr	r3, [pc, #52]	@ (3401a4fc <__ll_clear_aton_owner+0x40>)
3401a4c6:	681b      	ldr	r3, [r3, #0]
3401a4c8:	687a      	ldr	r2, [r7, #4]
3401a4ca:	429a      	cmp	r2, r3
3401a4cc:	d005      	beq.n	3401a4da <__ll_clear_aton_owner+0x1e>
3401a4ce:	4b0c      	ldr	r3, [pc, #48]	@ (3401a500 <__ll_clear_aton_owner+0x44>)
3401a4d0:	4a0c      	ldr	r2, [pc, #48]	@ (3401a504 <__ll_clear_aton_owner+0x48>)
3401a4d2:	2142      	movs	r1, #66	@ 0x42
3401a4d4:	480c      	ldr	r0, [pc, #48]	@ (3401a508 <__ll_clear_aton_owner+0x4c>)
3401a4d6:	f000 ff2d 	bl	3401b334 <__assert_func>

#ifndef NDEBUG
    extern uint32_t volatile __ll_current_wait_mask;
    LL_ATON_ASSERT(__ll_current_wait_mask == 0);
3401a4da:	4b0c      	ldr	r3, [pc, #48]	@ (3401a50c <__ll_clear_aton_owner+0x50>)
3401a4dc:	681b      	ldr	r3, [r3, #0]
3401a4de:	2b00      	cmp	r3, #0
3401a4e0:	d005      	beq.n	3401a4ee <__ll_clear_aton_owner+0x32>
3401a4e2:	4b0b      	ldr	r3, [pc, #44]	@ (3401a510 <__ll_clear_aton_owner+0x54>)
3401a4e4:	4a07      	ldr	r2, [pc, #28]	@ (3401a504 <__ll_clear_aton_owner+0x48>)
3401a4e6:	2146      	movs	r1, #70	@ 0x46
3401a4e8:	4807      	ldr	r0, [pc, #28]	@ (3401a508 <__ll_clear_aton_owner+0x4c>)
3401a4ea:	f000 ff23 	bl	3401b334 <__assert_func>
#endif // NDEBUG

    __ll_current_aton_ip_owner = NULL;
3401a4ee:	4b03      	ldr	r3, [pc, #12]	@ (3401a4fc <__ll_clear_aton_owner+0x40>)
3401a4f0:	2200      	movs	r2, #0
3401a4f2:	601a      	str	r2, [r3, #0]
    LL_ATON_OSAL_UNLOCK_ATON();
  }
3401a4f4:	bf00      	nop
3401a4f6:	3708      	adds	r7, #8
3401a4f8:	46bd      	mov	sp, r7
3401a4fa:	bd80      	pop	{r7, pc}
3401a4fc:	34020eb4 	.word	0x34020eb4
3401a500:	3401f2d4 	.word	0x3401f2d4
3401a504:	3401fba4 	.word	0x3401fba4
3401a508:	3401f1f4 	.word	0x3401f1f4
3401a50c:	34020eb8 	.word	0x34020eb8
3401a510:	3401f2b8 	.word	0x3401f2b8

3401a514 <__LL_ATON_RT_Start_AtoNN_Epoch>:
   *  Note: the following function may only be called at the beginning of
   *       `LL_ATON_Start_EpochBlock<n>()` functions, assuming also that at that point
   *       no streaming engine interrupts might trigger (anymore)!
   **/
  static inline void __LL_ATON_RT_Start_AtoNN_Epoch(NN_Instance_TypeDef *nn_instance)
  {
3401a514:	b580      	push	{r7, lr}
3401a516:	b082      	sub	sp, #8
3401a518:	af00      	add	r7, sp, #0
3401a51a:	6078      	str	r0, [r7, #4]
    LL_ATON_ASSERT(nn_instance != NULL);
3401a51c:	687b      	ldr	r3, [r7, #4]
3401a51e:	2b00      	cmp	r3, #0
3401a520:	d105      	bne.n	3401a52e <__LL_ATON_RT_Start_AtoNN_Epoch+0x1a>
3401a522:	4b0a      	ldr	r3, [pc, #40]	@ (3401a54c <__LL_ATON_RT_Start_AtoNN_Epoch+0x38>)
3401a524:	4a0a      	ldr	r2, [pc, #40]	@ (3401a550 <__LL_ATON_RT_Start_AtoNN_Epoch+0x3c>)
3401a526:	2154      	movs	r1, #84	@ 0x54
3401a528:	480a      	ldr	r0, [pc, #40]	@ (3401a554 <__LL_ATON_RT_Start_AtoNN_Epoch+0x40>)
3401a52a:	f000 ff03 	bl	3401b334 <__assert_func>
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
    LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
3401a52e:	687b      	ldr	r3, [r7, #4]
3401a530:	69db      	ldr	r3, [r3, #28]
3401a532:	2b00      	cmp	r3, #0
3401a534:	d005      	beq.n	3401a542 <__LL_ATON_RT_Start_AtoNN_Epoch+0x2e>
3401a536:	4b08      	ldr	r3, [pc, #32]	@ (3401a558 <__LL_ATON_RT_Start_AtoNN_Epoch+0x44>)
3401a538:	4a05      	ldr	r2, [pc, #20]	@ (3401a550 <__LL_ATON_RT_Start_AtoNN_Epoch+0x3c>)
3401a53a:	2156      	movs	r1, #86	@ 0x56
3401a53c:	4805      	ldr	r0, [pc, #20]	@ (3401a554 <__LL_ATON_RT_Start_AtoNN_Epoch+0x40>)
3401a53e:	f000 fef9 	bl	3401b334 <__assert_func>
                   0x0); // with the removal of parallel SW/HW epochs execution all triggered events must have been
                         // cleared at this point in time!
#endif
  }
3401a542:	bf00      	nop
3401a544:	3708      	adds	r7, #8
3401a546:	46bd      	mov	sp, r7
3401a548:	bd80      	pop	{r7, pc}
3401a54a:	bf00      	nop
3401a54c:	3401f300 	.word	0x3401f300
3401a550:	3401fc24 	.word	0x3401fc24
3401a554:	3401f1f4 	.word	0x3401f1f4
3401a558:	3401f31c 	.word	0x3401f31c

3401a55c <__LL_ATON_RT_SetWaitMask>:
    nn_instance->exec_state.current_epoch_block = &nn_instance->exec_state.first_epoch_block[index];
  }

  /* set wait mask(s) in interrupt controller */
  static inline void __LL_ATON_RT_SetWaitMask(uint32_t wait_mask)
  {
3401a55c:	b580      	push	{r7, lr}
3401a55e:	b082      	sub	sp, #8
3401a560:	af00      	add	r7, sp, #0
3401a562:	6078      	str	r0, [r7, #4]
#ifndef NDEBUG
    extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
    LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3401a564:	4b0a      	ldr	r3, [pc, #40]	@ (3401a590 <__LL_ATON_RT_SetWaitMask+0x34>)
3401a566:	681b      	ldr	r3, [r3, #0]
3401a568:	2b00      	cmp	r3, #0
3401a56a:	d105      	bne.n	3401a578 <__LL_ATON_RT_SetWaitMask+0x1c>
3401a56c:	4b09      	ldr	r3, [pc, #36]	@ (3401a594 <__LL_ATON_RT_SetWaitMask+0x38>)
3401a56e:	4a0a      	ldr	r2, [pc, #40]	@ (3401a598 <__LL_ATON_RT_SetWaitMask+0x3c>)
3401a570:	2175      	movs	r1, #117	@ 0x75
3401a572:	480a      	ldr	r0, [pc, #40]	@ (3401a59c <__LL_ATON_RT_SetWaitMask+0x40>)
3401a574:	f000 fede 	bl	3401b334 <__assert_func>

    extern uint32_t volatile __ll_current_wait_mask;
    __ll_current_wait_mask = wait_mask;
3401a578:	4a09      	ldr	r2, [pc, #36]	@ (3401a5a0 <__LL_ATON_RT_SetWaitMask+0x44>)
3401a57a:	687b      	ldr	r3, [r7, #4]
3401a57c:	6013      	str	r3, [r2, #0]

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
    wait_mask <<= ATON_STRENG_INT(0);
#ifndef LL_ATON_RT_USE_IRQ_OR_MASK
    /* configure interrupt controller AND mask for epoch block */
    ATON_INTCTRL_STD_INTANDMSK_SET(~wait_mask);
3401a57e:	4a09      	ldr	r2, [pc, #36]	@ (3401a5a4 <__LL_ATON_RT_SetWaitMask+0x48>)
3401a580:	687b      	ldr	r3, [r7, #4]
3401a582:	43db      	mvns	r3, r3
3401a584:	6013      	str	r3, [r2, #0]
                                                                // (all other events & errors are enabled)
    val &= ~wait_mask;
    ATON_INTCTRL_STD_INTORMSK_SET(val);
#endif // LL_ATON_RT_USE_IRQ_OR_MASK
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  }
3401a586:	bf00      	nop
3401a588:	3708      	adds	r7, #8
3401a58a:	46bd      	mov	sp, r7
3401a58c:	bd80      	pop	{r7, pc}
3401a58e:	bf00      	nop
3401a590:	34020eb4 	.word	0x34020eb4
3401a594:	3401f34c 	.word	0x3401f34c
3401a598:	3401fc58 	.word	0x3401fc58
3401a59c:	3401f1f4 	.word	0x3401f1f4
3401a5a0:	34020eb8 	.word	0x34020eb8
3401a5a4:	580e1024 	.word	0x580e1024

3401a5a8 <__LL_ATON_RT_RetFromLibEpochBlockArray>:

  /* return from inserted epoch block */
  static inline void __LL_ATON_RT_RetFromLibEpochBlockArray(bool unlock, NN_Instance_TypeDef *nn_instance)
  {
3401a5a8:	b580      	push	{r7, lr}
3401a5aa:	b082      	sub	sp, #8
3401a5ac:	af00      	add	r7, sp, #0
3401a5ae:	4603      	mov	r3, r0
3401a5b0:	6039      	str	r1, [r7, #0]
3401a5b2:	71fb      	strb	r3, [r7, #7]
    extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;

    if (!unlock)
3401a5b4:	79fb      	ldrb	r3, [r7, #7]
3401a5b6:	f083 0301 	eor.w	r3, r3, #1
3401a5ba:	b2db      	uxtb	r3, r3
3401a5bc:	2b00      	cmp	r3, #0
3401a5be:	d015      	beq.n	3401a5ec <__LL_ATON_RT_RetFromLibEpochBlockArray+0x44>
    {
      LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3401a5c0:	4b38      	ldr	r3, [pc, #224]	@ (3401a6a4 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xfc>)
3401a5c2:	681b      	ldr	r3, [r3, #0]
3401a5c4:	2b00      	cmp	r3, #0
3401a5c6:	d105      	bne.n	3401a5d4 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x2c>
3401a5c8:	4b37      	ldr	r3, [pc, #220]	@ (3401a6a8 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x100>)
3401a5ca:	4a38      	ldr	r2, [pc, #224]	@ (3401a6ac <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a5cc:	2191      	movs	r1, #145	@ 0x91
3401a5ce:	4838      	ldr	r0, [pc, #224]	@ (3401a6b0 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a5d0:	f000 feb0 	bl	3401b334 <__assert_func>
      LL_ATON_ASSERT(nn_instance == NULL);
3401a5d4:	683b      	ldr	r3, [r7, #0]
3401a5d6:	2b00      	cmp	r3, #0
3401a5d8:	d005      	beq.n	3401a5e6 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x3e>
3401a5da:	4b36      	ldr	r3, [pc, #216]	@ (3401a6b4 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x10c>)
3401a5dc:	4a33      	ldr	r2, [pc, #204]	@ (3401a6ac <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a5de:	2192      	movs	r1, #146	@ 0x92
3401a5e0:	4833      	ldr	r0, [pc, #204]	@ (3401a6b0 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a5e2:	f000 fea7 	bl	3401b334 <__assert_func>

      nn_instance = __ll_current_aton_ip_owner;
3401a5e6:	4b2f      	ldr	r3, [pc, #188]	@ (3401a6a4 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xfc>)
3401a5e8:	681b      	ldr	r3, [r3, #0]
3401a5ea:	603b      	str	r3, [r7, #0]
    }

    LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3401a5ec:	4b2d      	ldr	r3, [pc, #180]	@ (3401a6a4 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xfc>)
3401a5ee:	681b      	ldr	r3, [r3, #0]
3401a5f0:	2b00      	cmp	r3, #0
3401a5f2:	d105      	bne.n	3401a600 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x58>
3401a5f4:	4b2c      	ldr	r3, [pc, #176]	@ (3401a6a8 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x100>)
3401a5f6:	4a2d      	ldr	r2, [pc, #180]	@ (3401a6ac <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a5f8:	2197      	movs	r1, #151	@ 0x97
3401a5fa:	482d      	ldr	r0, [pc, #180]	@ (3401a6b0 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a5fc:	f000 fe9a 	bl	3401b334 <__assert_func>
    LL_ATON_ASSERT(unlock ? EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block)
3401a600:	79fb      	ldrb	r3, [r7, #7]
3401a602:	2b00      	cmp	r3, #0
3401a604:	d006      	beq.n	3401a614 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x6c>
3401a606:	683b      	ldr	r3, [r7, #0]
3401a608:	685b      	ldr	r3, [r3, #4]
3401a60a:	4618      	mov	r0, r3
3401a60c:	f7ff fe70 	bl	3401a2f0 <EpochBlock_IsLastEpochBlock>
3401a610:	4603      	mov	r3, r0
3401a612:	e005      	b.n	3401a620 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x78>
3401a614:	683b      	ldr	r3, [r7, #0]
3401a616:	685b      	ldr	r3, [r3, #4]
3401a618:	4618      	mov	r0, r3
3401a61a:	f7ff fec8 	bl	3401a3ae <EpochBlock_IsEpochInternal>
3401a61e:	4603      	mov	r3, r0
3401a620:	2b00      	cmp	r3, #0
3401a622:	d105      	bne.n	3401a630 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x88>
3401a624:	4b24      	ldr	r3, [pc, #144]	@ (3401a6b8 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x110>)
3401a626:	4a21      	ldr	r2, [pc, #132]	@ (3401a6ac <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a628:	2198      	movs	r1, #152	@ 0x98
3401a62a:	4821      	ldr	r0, [pc, #132]	@ (3401a6b0 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a62c:	f000 fe82 	bl	3401b334 <__assert_func>
                          : EpochBlock_IsEpochInternal(nn_instance->exec_state.current_epoch_block));
    LL_ATON_ASSERT(EpochBlock_IsEpochHybrid(nn_instance->exec_state.saved_current_epoch_block));
3401a630:	683b      	ldr	r3, [r7, #0]
3401a632:	691b      	ldr	r3, [r3, #16]
3401a634:	4618      	mov	r0, r3
3401a636:	f7ff fea7 	bl	3401a388 <EpochBlock_IsEpochHybrid>
3401a63a:	4603      	mov	r3, r0
3401a63c:	2b00      	cmp	r3, #0
3401a63e:	d105      	bne.n	3401a64c <__LL_ATON_RT_RetFromLibEpochBlockArray+0xa4>
3401a640:	4b1e      	ldr	r3, [pc, #120]	@ (3401a6bc <__LL_ATON_RT_RetFromLibEpochBlockArray+0x114>)
3401a642:	4a1a      	ldr	r2, [pc, #104]	@ (3401a6ac <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a644:	219a      	movs	r1, #154	@ 0x9a
3401a646:	481a      	ldr	r0, [pc, #104]	@ (3401a6b0 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a648:	f000 fe74 	bl	3401b334 <__assert_func>

    /* Clear owner */
    if (unlock)
3401a64c:	79fb      	ldrb	r3, [r7, #7]
3401a64e:	2b00      	cmp	r3, #0
3401a650:	d004      	beq.n	3401a65c <__LL_ATON_RT_RetFromLibEpochBlockArray+0xb4>
    {
      __ll_clear_aton_owner(__ll_current_aton_ip_owner);
3401a652:	4b14      	ldr	r3, [pc, #80]	@ (3401a6a4 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xfc>)
3401a654:	681b      	ldr	r3, [r3, #0]
3401a656:	4618      	mov	r0, r3
3401a658:	f7ff ff30 	bl	3401a4bc <__ll_clear_aton_owner>
    }

    /* set old context */
    LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
3401a65c:	683b      	ldr	r3, [r7, #0]
3401a65e:	68db      	ldr	r3, [r3, #12]
3401a660:	2b00      	cmp	r3, #0
3401a662:	d005      	beq.n	3401a670 <__LL_ATON_RT_RetFromLibEpochBlockArray+0xc8>
3401a664:	4b16      	ldr	r3, [pc, #88]	@ (3401a6c0 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x118>)
3401a666:	4a11      	ldr	r2, [pc, #68]	@ (3401a6ac <__LL_ATON_RT_RetFromLibEpochBlockArray+0x104>)
3401a668:	21a3      	movs	r1, #163	@ 0xa3
3401a66a:	4811      	ldr	r0, [pc, #68]	@ (3401a6b0 <__LL_ATON_RT_RetFromLibEpochBlockArray+0x108>)
3401a66c:	f000 fe62 	bl	3401b334 <__assert_func>
    nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.saved_current_epoch_block;
3401a670:	683b      	ldr	r3, [r7, #0]
3401a672:	691a      	ldr	r2, [r3, #16]
3401a674:	683b      	ldr	r3, [r7, #0]
3401a676:	605a      	str	r2, [r3, #4]
    nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.saved_first_epoch_block;
3401a678:	683b      	ldr	r3, [r7, #0]
3401a67a:	695a      	ldr	r2, [r3, #20]
3401a67c:	683b      	ldr	r3, [r7, #0]
3401a67e:	609a      	str	r2, [r3, #8]

#ifndef NDEBUG
    nn_instance->exec_state.nr_of_epoch_blocks = nn_instance->exec_state.saved_nr_of_epoch_blocks;
3401a680:	683b      	ldr	r3, [r7, #0]
3401a682:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3401a684:	683b      	ldr	r3, [r7, #0]
3401a686:	625a      	str	r2, [r3, #36]	@ 0x24
#endif

    /* reset saved context */
    nn_instance->exec_state.saved_current_epoch_block = NULL;
3401a688:	683b      	ldr	r3, [r7, #0]
3401a68a:	2200      	movs	r2, #0
3401a68c:	611a      	str	r2, [r3, #16]
    nn_instance->exec_state.saved_first_epoch_block = NULL;
3401a68e:	683b      	ldr	r3, [r7, #0]
3401a690:	2200      	movs	r2, #0
3401a692:	615a      	str	r2, [r3, #20]
#ifndef NDEBUG
    nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
3401a694:	683b      	ldr	r3, [r7, #0]
3401a696:	2200      	movs	r2, #0
3401a698:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
  }
3401a69a:	bf00      	nop
3401a69c:	3708      	adds	r7, #8
3401a69e:	46bd      	mov	sp, r7
3401a6a0:	bd80      	pop	{r7, pc}
3401a6a2:	bf00      	nop
3401a6a4:	34020eb4 	.word	0x34020eb4
3401a6a8:	3401f34c 	.word	0x3401f34c
3401a6ac:	3401fbd8 	.word	0x3401fbd8
3401a6b0:	3401f1f4 	.word	0x3401f1f4
3401a6b4:	3401f378 	.word	0x3401f378
3401a6b8:	3401f394 	.word	0x3401f394
3401a6bc:	3401f430 	.word	0x3401f430
3401a6c0:	3401f47c 	.word	0x3401f47c

3401a6c4 <dump_dma_state>:
#error current ATON runtime supports only up to 32 epoch controllers!
#endif // (ATON_EPOCHCTRL_NUM > 32)

#endif // `ATON_INT_NR` and `ATON_STRENG_NUM` are defined

LL_ATON_WEAK void dump_dma_state(void){};
3401a6c4:	b480      	push	{r7}
3401a6c6:	af00      	add	r7, sp, #0
3401a6c8:	bf00      	nop
3401a6ca:	46bd      	mov	sp, r7
3401a6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
3401a6d0:	4770      	bx	lr

3401a6d2 <__LL_ATON_RT_CntEpochBlocks>:

/*** Helper Functions ***/

#ifndef NDEBUG
static uint32_t __LL_ATON_RT_CntEpochBlocks(const LL_ATON_RT_EpochBlockItem_t *list)
{
3401a6d2:	b580      	push	{r7, lr}
3401a6d4:	b084      	sub	sp, #16
3401a6d6:	af00      	add	r7, sp, #0
3401a6d8:	6078      	str	r0, [r7, #4]
  int i = 0;
3401a6da:	2300      	movs	r3, #0
3401a6dc:	60fb      	str	r3, [r7, #12]

  if (list != NULL)
3401a6de:	687b      	ldr	r3, [r7, #4]
3401a6e0:	2b00      	cmp	r3, #0
3401a6e2:	d011      	beq.n	3401a708 <__LL_ATON_RT_CntEpochBlocks+0x36>
  {
    for (i = 1; !EpochBlock_IsLastEpochBlock(list); i++)
3401a6e4:	2301      	movs	r3, #1
3401a6e6:	60fb      	str	r3, [r7, #12]
3401a6e8:	e005      	b.n	3401a6f6 <__LL_ATON_RT_CntEpochBlocks+0x24>
    { // Note: also terminating empty epoch block is counted
      list++;
3401a6ea:	687b      	ldr	r3, [r7, #4]
3401a6ec:	3314      	adds	r3, #20
3401a6ee:	607b      	str	r3, [r7, #4]
    for (i = 1; !EpochBlock_IsLastEpochBlock(list); i++)
3401a6f0:	68fb      	ldr	r3, [r7, #12]
3401a6f2:	3301      	adds	r3, #1
3401a6f4:	60fb      	str	r3, [r7, #12]
3401a6f6:	6878      	ldr	r0, [r7, #4]
3401a6f8:	f7ff fdfa 	bl	3401a2f0 <EpochBlock_IsLastEpochBlock>
3401a6fc:	4603      	mov	r3, r0
3401a6fe:	f083 0301 	eor.w	r3, r3, #1
3401a702:	b2db      	uxtb	r3, r3
3401a704:	2b00      	cmp	r3, #0
3401a706:	d1f0      	bne.n	3401a6ea <__LL_ATON_RT_CntEpochBlocks+0x18>
    }
  }

  return i;
3401a708:	68fb      	ldr	r3, [r7, #12]
}
3401a70a:	4618      	mov	r0, r3
3401a70c:	3710      	adds	r7, #16
3401a70e:	46bd      	mov	sp, r7
3401a710:	bd80      	pop	{r7, pc}
	...

3401a714 <__LL_ATON_RT_ExecStartEpochBlock>:
#endif

static inline void __LL_ATON_RT_ExecStartEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
                                                    NN_Instance_TypeDef *nn_instance)
{
3401a714:	b580      	push	{r7, lr}
3401a716:	b086      	sub	sp, #24
3401a718:	af00      	add	r7, sp, #0
3401a71a:	6078      	str	r0, [r7, #4]
3401a71c:	6039      	str	r1, [r7, #0]
  LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
3401a71e:	683b      	ldr	r3, [r7, #0]
3401a720:	68db      	ldr	r3, [r3, #12]
3401a722:	2b00      	cmp	r3, #0
3401a724:	d005      	beq.n	3401a732 <__LL_ATON_RT_ExecStartEpochBlock+0x1e>
3401a726:	4b4a      	ldr	r3, [pc, #296]	@ (3401a850 <__LL_ATON_RT_ExecStartEpochBlock+0x13c>)
3401a728:	4a4a      	ldr	r2, [pc, #296]	@ (3401a854 <__LL_ATON_RT_ExecStartEpochBlock+0x140>)
3401a72a:	2161      	movs	r1, #97	@ 0x61
3401a72c:	484a      	ldr	r0, [pc, #296]	@ (3401a858 <__LL_ATON_RT_ExecStartEpochBlock+0x144>)
3401a72e:	f000 fe01 	bl	3401b334 <__assert_func>

  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401a732:	683b      	ldr	r3, [r7, #0]
3401a734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401a736:	2b00      	cmp	r3, #0
3401a738:	d005      	beq.n	3401a746 <__LL_ATON_RT_ExecStartEpochBlock+0x32>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance, eb);
3401a73a:	683b      	ldr	r3, [r7, #0]
3401a73c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401a73e:	687a      	ldr	r2, [r7, #4]
3401a740:	6839      	ldr	r1, [r7, #0]
3401a742:	2000      	movs	r0, #0
3401a744:	4798      	blx	r3

  /* Is it the first epoch block in an AtoNN epoch? */
  if (EpochBlock_IsEpochStart(eb))
3401a746:	6878      	ldr	r0, [r7, #4]
3401a748:	f7ff fde5 	bl	3401a316 <EpochBlock_IsEpochStart>
3401a74c:	4603      	mov	r3, r0
3401a74e:	2b00      	cmp	r3, #0
3401a750:	d002      	beq.n	3401a758 <__LL_ATON_RT_ExecStartEpochBlock+0x44>
  {
    __LL_ATON_RT_Start_AtoNN_Epoch(nn_instance);
3401a752:	6838      	ldr	r0, [r7, #0]
3401a754:	f7ff fede 	bl	3401a514 <__LL_ATON_RT_Start_AtoNN_Epoch>
  }

  /* Grab ATON IP lock in case not a pure SW or internal epoch */
  if (EpochBlock_IsEpochPureHW(eb) ||
3401a758:	6878      	ldr	r0, [r7, #4]
3401a75a:	f7ff fe02 	bl	3401a362 <EpochBlock_IsEpochPureHW>
3401a75e:	4603      	mov	r3, r0
3401a760:	2b00      	cmp	r3, #0
3401a762:	d105      	bne.n	3401a770 <__LL_ATON_RT_ExecStartEpochBlock+0x5c>
      EpochBlock_IsEpochHybrid(eb)) // epoch blobs are flagged as pure HW, so checking for epoch blob is not necessary
3401a764:	6878      	ldr	r0, [r7, #4]
3401a766:	f7ff fe0f 	bl	3401a388 <EpochBlock_IsEpochHybrid>
3401a76a:	4603      	mov	r3, r0
  if (EpochBlock_IsEpochPureHW(eb) ||
3401a76c:	2b00      	cmp	r3, #0
3401a76e:	d002      	beq.n	3401a776 <__LL_ATON_RT_ExecStartEpochBlock+0x62>
  {
    __ll_set_aton_owner(nn_instance);
3401a770:	6838      	ldr	r0, [r7, #0]
3401a772:	f7ff fe6b 	bl	3401a44c <__ll_set_aton_owner>
  }

  if (!EpochBlock_IsEpochBlob(eb))
3401a776:	6878      	ldr	r0, [r7, #4]
3401a778:	f7ff fde0 	bl	3401a33c <EpochBlock_IsEpochBlob>
3401a77c:	4603      	mov	r3, r0
3401a77e:	f083 0301 	eor.w	r3, r3, #1
3401a782:	b2db      	uxtb	r3, r3
3401a784:	2b00      	cmp	r3, #0
3401a786:	d01c      	beq.n	3401a7c2 <__LL_ATON_RT_ExecStartEpochBlock+0xae>
  { // standard epoch block handling based on streaming engines
    /* set wait mask(s) in interrupt controller */
    if (EpochBlock_IsEpochPureHW(eb) || EpochBlock_IsEpochInternal(eb))
3401a788:	6878      	ldr	r0, [r7, #4]
3401a78a:	f7ff fdea 	bl	3401a362 <EpochBlock_IsEpochPureHW>
3401a78e:	4603      	mov	r3, r0
3401a790:	2b00      	cmp	r3, #0
3401a792:	d105      	bne.n	3401a7a0 <__LL_ATON_RT_ExecStartEpochBlock+0x8c>
3401a794:	6878      	ldr	r0, [r7, #4]
3401a796:	f7ff fe0a 	bl	3401a3ae <EpochBlock_IsEpochInternal>
3401a79a:	4603      	mov	r3, r0
3401a79c:	2b00      	cmp	r3, #0
3401a79e:	d014      	beq.n	3401a7ca <__LL_ATON_RT_ExecStartEpochBlock+0xb6>
    {
      LL_ATON_ASSERT(__ll_current_aton_ip_owner == nn_instance);
3401a7a0:	4b2e      	ldr	r3, [pc, #184]	@ (3401a85c <__LL_ATON_RT_ExecStartEpochBlock+0x148>)
3401a7a2:	681b      	ldr	r3, [r3, #0]
3401a7a4:	683a      	ldr	r2, [r7, #0]
3401a7a6:	429a      	cmp	r2, r3
3401a7a8:	d005      	beq.n	3401a7b6 <__LL_ATON_RT_ExecStartEpochBlock+0xa2>
3401a7aa:	4b2d      	ldr	r3, [pc, #180]	@ (3401a860 <__LL_ATON_RT_ExecStartEpochBlock+0x14c>)
3401a7ac:	4a29      	ldr	r2, [pc, #164]	@ (3401a854 <__LL_ATON_RT_ExecStartEpochBlock+0x140>)
3401a7ae:	2178      	movs	r1, #120	@ 0x78
3401a7b0:	4829      	ldr	r0, [pc, #164]	@ (3401a858 <__LL_ATON_RT_ExecStartEpochBlock+0x144>)
3401a7b2:	f000 fdbf 	bl	3401b334 <__assert_func>
      __LL_ATON_RT_SetWaitMask(eb->wait_mask);
3401a7b6:	687b      	ldr	r3, [r7, #4]
3401a7b8:	68db      	ldr	r3, [r3, #12]
3401a7ba:	4618      	mov	r0, r3
3401a7bc:	f7ff fece 	bl	3401a55c <__LL_ATON_RT_SetWaitMask>
3401a7c0:	e003      	b.n	3401a7ca <__LL_ATON_RT_ExecStartEpochBlock+0xb6>
  else
  { // epoch blob handling based on epoch controller
#if defined(ATON_EPOCHCTRL_NUM) &&                                                                                     \
    (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC) // Polling mode is not allowed/supported when using the epoch controller
    /* reset wait mask(s) in interrupt controller, but ignore stream engine completion event interrupts */
    __LL_ATON_RT_SetWaitMask(ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0));
3401a7c2:	f240 30ff 	movw	r0, #1023	@ 0x3ff
3401a7c6:	f7ff fec9 	bl	3401a55c <__LL_ATON_RT_SetWaitMask>
#endif // ATON_PLAT_HAS_FFLUSH
    LL_ATON_ASSERT(false); // may never happen
#endif // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
  }

  if (eb->start_epoch_block != NULL)
3401a7ca:	687b      	ldr	r3, [r7, #4]
3401a7cc:	681b      	ldr	r3, [r3, #0]
3401a7ce:	2b00      	cmp	r3, #0
3401a7d0:	d003      	beq.n	3401a7da <__LL_ATON_RT_ExecStartEpochBlock+0xc6>
    else
    {
      eb->start_epoch_block((const void *)eb);
    }
#else
    eb->start_epoch_block((const void *)eb);
3401a7d2:	687b      	ldr	r3, [r7, #4]
3401a7d4:	681b      	ldr	r3, [r3, #0]
3401a7d6:	6878      	ldr	r0, [r7, #4]
3401a7d8:	4798      	blx	r3
#endif
  }

  if (EpochBlock_IsEpochBlob(eb))
3401a7da:	6878      	ldr	r0, [r7, #4]
3401a7dc:	f7ff fdae 	bl	3401a33c <EpochBlock_IsEpochBlob>
3401a7e0:	4603      	mov	r3, r0
3401a7e2:	2b00      	cmp	r3, #0
3401a7e4:	d026      	beq.n	3401a834 <__LL_ATON_RT_ExecStartEpochBlock+0x120>
  {
#if defined(ATON_EPOCHCTRL_NUM)
    /* configure epoch controller */
    uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
3401a7e6:	6878      	ldr	r0, [r7, #4]
3401a7e8:	f7ff fdf4 	bl	3401a3d4 <EpochBlock_EpochControllerUnit>
3401a7ec:	6178      	str	r0, [r7, #20]
    LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3401a7ee:	697b      	ldr	r3, [r7, #20]
3401a7f0:	2b00      	cmp	r3, #0
3401a7f2:	d005      	beq.n	3401a800 <__LL_ATON_RT_ExecStartEpochBlock+0xec>
3401a7f4:	4b1b      	ldr	r3, [pc, #108]	@ (3401a864 <__LL_ATON_RT_ExecStartEpochBlock+0x150>)
3401a7f6:	4a17      	ldr	r2, [pc, #92]	@ (3401a854 <__LL_ATON_RT_ExecStartEpochBlock+0x140>)
3401a7f8:	21a4      	movs	r1, #164	@ 0xa4
3401a7fa:	4817      	ldr	r0, [pc, #92]	@ (3401a858 <__LL_ATON_RT_ExecStartEpochBlock+0x144>)
3401a7fc:	f000 fd9a 	bl	3401b334 <__assert_func>

    LL_EpochCtrl_InitTypeDef conf;
    conf.stepmode = 0;
3401a800:	7b3b      	ldrb	r3, [r7, #12]
3401a802:	f023 0301 	bic.w	r3, r3, #1
3401a806:	733b      	strb	r3, [r7, #12]
    conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
3401a808:	6878      	ldr	r0, [r7, #4]
3401a80a:	f7ff fe01 	bl	3401a410 <EpochBlock_EpochBlobAddr>
3401a80e:	4603      	mov	r3, r0
3401a810:	60bb      	str	r3, [r7, #8]

    LL_EpochCtrl_Init(ecId, &conf);
3401a812:	697b      	ldr	r3, [r7, #20]
3401a814:	f107 0208 	add.w	r2, r7, #8
3401a818:	4611      	mov	r1, r2
3401a81a:	4618      	mov	r0, r3
3401a81c:	f7ff fc66 	bl	3401a0ec <LL_EpochCtrl_Init>

    /* start/enable epoch controller */
    ATON_ENABLE(EPOCHCTRL, ecId);
3401a820:	4b11      	ldr	r3, [pc, #68]	@ (3401a868 <__LL_ATON_RT_ExecStartEpochBlock+0x154>)
3401a822:	681b      	ldr	r3, [r3, #0]
3401a824:	613b      	str	r3, [r7, #16]
3401a826:	693b      	ldr	r3, [r7, #16]
3401a828:	f043 0301 	orr.w	r3, r3, #1
3401a82c:	613b      	str	r3, [r7, #16]
3401a82e:	4a0e      	ldr	r2, [pc, #56]	@ (3401a868 <__LL_ATON_RT_ExecStartEpochBlock+0x154>)
3401a830:	693b      	ldr	r3, [r7, #16]
3401a832:	6013      	str	r3, [r2, #0]
#else  // !ATON_EPOCHCTRL_NUM
    LL_ATON_ASSERT(false); // may never happen
#endif // !ATON_EPOCHCTRL_NUM
  }

  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401a834:	683b      	ldr	r3, [r7, #0]
3401a836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401a838:	2b00      	cmp	r3, #0
3401a83a:	d005      	beq.n	3401a848 <__LL_ATON_RT_ExecStartEpochBlock+0x134>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance, eb);
3401a83c:	683b      	ldr	r3, [r7, #0]
3401a83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401a840:	687a      	ldr	r2, [r7, #4]
3401a842:	6839      	ldr	r1, [r7, #0]
3401a844:	2001      	movs	r0, #1
3401a846:	4798      	blx	r3
}
3401a848:	bf00      	nop
3401a84a:	3718      	adds	r7, #24
3401a84c:	46bd      	mov	sp, r7
3401a84e:	bd80      	pop	{r7, pc}
3401a850:	3401f47c 	.word	0x3401f47c
3401a854:	3401fc00 	.word	0x3401fc00
3401a858:	3401f4b4 	.word	0x3401f4b4
3401a85c:	34020eb4 	.word	0x34020eb4
3401a860:	3401f54c 	.word	0x3401f54c
3401a864:	3401f578 	.word	0x3401f578
3401a868:	580fe000 	.word	0x580fe000

3401a86c <__LL_ATON_RT_ExecEndEpochBlock>:

static inline void __LL_ATON_RT_ExecEndEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
                                                  NN_Instance_TypeDef *nn_instance)
{
3401a86c:	b580      	push	{r7, lr}
3401a86e:	b084      	sub	sp, #16
3401a870:	af00      	add	r7, sp, #0
3401a872:	6078      	str	r0, [r7, #4]
3401a874:	6039      	str	r1, [r7, #0]
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401a876:	683b      	ldr	r3, [r7, #0]
3401a878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401a87a:	2b00      	cmp	r3, #0
3401a87c:	d005      	beq.n	3401a88a <__LL_ATON_RT_ExecEndEpochBlock+0x1e>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, eb);
3401a87e:	683b      	ldr	r3, [r7, #0]
3401a880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401a882:	687a      	ldr	r2, [r7, #4]
3401a884:	6839      	ldr	r1, [r7, #0]
3401a886:	2002      	movs	r0, #2
3401a888:	4798      	blx	r3

  if (EpochBlock_IsEpochBlob(eb))
3401a88a:	6878      	ldr	r0, [r7, #4]
3401a88c:	f7ff fd56 	bl	3401a33c <EpochBlock_IsEpochBlob>
3401a890:	4603      	mov	r3, r0
3401a892:	2b00      	cmp	r3, #0
3401a894:	d033      	beq.n	3401a8fe <__LL_ATON_RT_ExecEndEpochBlock+0x92>
  {
#if defined(ATON_EPOCHCTRL_NUM)
    /* stop/disable epoch controller */
    uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
3401a896:	6878      	ldr	r0, [r7, #4]
3401a898:	f7ff fd9c 	bl	3401a3d4 <EpochBlock_EpochControllerUnit>
3401a89c:	60f8      	str	r0, [r7, #12]
    LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3401a89e:	68fb      	ldr	r3, [r7, #12]
3401a8a0:	2b00      	cmp	r3, #0
3401a8a2:	d005      	beq.n	3401a8b0 <__LL_ATON_RT_ExecEndEpochBlock+0x44>
3401a8a4:	4b48      	ldr	r3, [pc, #288]	@ (3401a9c8 <__LL_ATON_RT_ExecEndEpochBlock+0x15c>)
3401a8a6:	4a49      	ldr	r2, [pc, #292]	@ (3401a9cc <__LL_ATON_RT_ExecEndEpochBlock+0x160>)
3401a8a8:	21c2      	movs	r1, #194	@ 0xc2
3401a8aa:	4849      	ldr	r0, [pc, #292]	@ (3401a9d0 <__LL_ATON_RT_ExecEndEpochBlock+0x164>)
3401a8ac:	f000 fd42 	bl	3401b334 <__assert_func>
    uint32_t t;
    ATON_DISABLE_CLR_CONFCLR(EPOCHCTRL, ecId);
3401a8b0:	2300      	movs	r3, #0
3401a8b2:	60bb      	str	r3, [r7, #8]
3401a8b4:	68bb      	ldr	r3, [r7, #8]
3401a8b6:	f023 0301 	bic.w	r3, r3, #1
3401a8ba:	60bb      	str	r3, [r7, #8]
3401a8bc:	68bb      	ldr	r3, [r7, #8]
3401a8be:	f043 0302 	orr.w	r3, r3, #2
3401a8c2:	60bb      	str	r3, [r7, #8]
3401a8c4:	4a43      	ldr	r2, [pc, #268]	@ (3401a9d4 <__LL_ATON_RT_ExecEndEpochBlock+0x168>)
3401a8c6:	68bb      	ldr	r3, [r7, #8]
3401a8c8:	6013      	str	r3, [r2, #0]
3401a8ca:	4b42      	ldr	r3, [pc, #264]	@ (3401a9d4 <__LL_ATON_RT_ExecEndEpochBlock+0x168>)
3401a8cc:	681b      	ldr	r3, [r3, #0]
3401a8ce:	f003 0302 	and.w	r3, r3, #2
3401a8d2:	2b00      	cmp	r3, #0
3401a8d4:	d1f9      	bne.n	3401a8ca <__LL_ATON_RT_ExecEndEpochBlock+0x5e>
3401a8d6:	2300      	movs	r3, #0
3401a8d8:	60bb      	str	r3, [r7, #8]
3401a8da:	68bb      	ldr	r3, [r7, #8]
3401a8dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
3401a8e0:	60bb      	str	r3, [r7, #8]
3401a8e2:	4a3c      	ldr	r2, [pc, #240]	@ (3401a9d4 <__LL_ATON_RT_ExecEndEpochBlock+0x168>)
3401a8e4:	68bb      	ldr	r3, [r7, #8]
3401a8e6:	6013      	str	r3, [r2, #0]
3401a8e8:	4b3a      	ldr	r3, [pc, #232]	@ (3401a9d4 <__LL_ATON_RT_ExecEndEpochBlock+0x168>)
3401a8ea:	681b      	ldr	r3, [r3, #0]
3401a8ec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
3401a8f0:	2b00      	cmp	r3, #0
3401a8f2:	d1f9      	bne.n	3401a8e8 <__LL_ATON_RT_ExecEndEpochBlock+0x7c>

    /* disable epoch controller clock */
    LL_ATON_DisableClock(ATON_EPOCHCTRL_CLKB_CLK(ecId));
3401a8f4:	68fb      	ldr	r3, [r7, #12]
3401a8f6:	3319      	adds	r3, #25
3401a8f8:	4618      	mov	r0, r3
3401a8fa:	f7ff fc5d 	bl	3401a1b8 <LL_ATON_DisableClock>
#else  // !ATON_EPOCHCTRL_NUM
    LL_ATON_ASSERT(false); // may never happen
#endif // !ATON_EPOCHCTRL_NUM
  }

  if (eb->end_epoch_block != NULL)
3401a8fe:	687b      	ldr	r3, [r7, #4]
3401a900:	685b      	ldr	r3, [r3, #4]
3401a902:	2b00      	cmp	r3, #0
3401a904:	d003      	beq.n	3401a90e <__LL_ATON_RT_ExecEndEpochBlock+0xa2>
    else
    {
      eb->end_epoch_block((const void *)eb);
    }
#else
    eb->end_epoch_block((const void *)eb);
3401a906:	687b      	ldr	r3, [r7, #4]
3401a908:	685b      	ldr	r3, [r3, #4]
3401a90a:	6878      	ldr	r0, [r7, #4]
3401a90c:	4798      	blx	r3
#endif
  }

  /* Reset wait mask */
  if (EpochBlock_IsEpochPureHW(eb) ||
3401a90e:	6878      	ldr	r0, [r7, #4]
3401a910:	f7ff fd27 	bl	3401a362 <EpochBlock_IsEpochPureHW>
3401a914:	4603      	mov	r3, r0
3401a916:	2b00      	cmp	r3, #0
3401a918:	d105      	bne.n	3401a926 <__LL_ATON_RT_ExecEndEpochBlock+0xba>
      EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch blob is not necessary
3401a91a:	6878      	ldr	r0, [r7, #4]
3401a91c:	f7ff fd47 	bl	3401a3ae <EpochBlock_IsEpochInternal>
3401a920:	4603      	mov	r3, r0
  if (EpochBlock_IsEpochPureHW(eb) ||
3401a922:	2b00      	cmp	r3, #0
3401a924:	d00d      	beq.n	3401a942 <__LL_ATON_RT_ExecEndEpochBlock+0xd6>
  {
    LL_ATON_ASSERT(nn_instance == __ll_current_aton_ip_owner);
3401a926:	4b2c      	ldr	r3, [pc, #176]	@ (3401a9d8 <__LL_ATON_RT_ExecEndEpochBlock+0x16c>)
3401a928:	681b      	ldr	r3, [r3, #0]
3401a92a:	683a      	ldr	r2, [r7, #0]
3401a92c:	429a      	cmp	r2, r3
3401a92e:	d005      	beq.n	3401a93c <__LL_ATON_RT_ExecEndEpochBlock+0xd0>
3401a930:	4b2a      	ldr	r3, [pc, #168]	@ (3401a9dc <__LL_ATON_RT_ExecEndEpochBlock+0x170>)
3401a932:	4a26      	ldr	r2, [pc, #152]	@ (3401a9cc <__LL_ATON_RT_ExecEndEpochBlock+0x160>)
3401a934:	21e1      	movs	r1, #225	@ 0xe1
3401a936:	4826      	ldr	r0, [pc, #152]	@ (3401a9d0 <__LL_ATON_RT_ExecEndEpochBlock+0x164>)
3401a938:	f000 fcfc 	bl	3401b334 <__assert_func>
    __LL_ATON_RT_SetWaitMask(0);
3401a93c:	2000      	movs	r0, #0
3401a93e:	f7ff fe0d 	bl	3401a55c <__LL_ATON_RT_SetWaitMask>
  }

  /* Release ATON IP unlock in case it's a pure HW epoch */
  if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(eb)) &&
3401a942:	6878      	ldr	r0, [r7, #4]
3401a944:	f7ff fd0d 	bl	3401a362 <EpochBlock_IsEpochPureHW>
3401a948:	4603      	mov	r3, r0
3401a94a:	2b00      	cmp	r3, #0
3401a94c:	d113      	bne.n	3401a976 <__LL_ATON_RT_ExecEndEpochBlock+0x10a>
3401a94e:	6878      	ldr	r0, [r7, #4]
3401a950:	f7ff fd1a 	bl	3401a388 <EpochBlock_IsEpochHybrid>
3401a954:	4603      	mov	r3, r0
3401a956:	2b00      	cmp	r3, #0
3401a958:	d105      	bne.n	3401a966 <__LL_ATON_RT_ExecEndEpochBlock+0xfa>
3401a95a:	6878      	ldr	r0, [r7, #4]
3401a95c:	f7ff fd27 	bl	3401a3ae <EpochBlock_IsEpochInternal>
3401a960:	4603      	mov	r3, r0
3401a962:	2b00      	cmp	r3, #0
3401a964:	d00a      	beq.n	3401a97c <__LL_ATON_RT_ExecEndEpochBlock+0x110>
                                       (nn_instance->exec_state.saved_current_epoch_block == NULL) &&
3401a966:	683b      	ldr	r3, [r7, #0]
3401a968:	691b      	ldr	r3, [r3, #16]
  if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(eb)) &&
3401a96a:	2b00      	cmp	r3, #0
3401a96c:	d106      	bne.n	3401a97c <__LL_ATON_RT_ExecEndEpochBlock+0x110>
                                       (nn_instance->exec_state.next_epoch_block ==
3401a96e:	683b      	ldr	r3, [r7, #0]
3401a970:	68db      	ldr	r3, [r3, #12]
                                       (nn_instance->exec_state.saved_current_epoch_block == NULL) &&
3401a972:	2b00      	cmp	r3, #0
3401a974:	d102      	bne.n	3401a97c <__LL_ATON_RT_ExecEndEpochBlock+0x110>
                                        NULL))) /* hybrid has finished after that last part has been executed in SW */
  {
    __ll_clear_aton_owner(nn_instance);
3401a976:	6838      	ldr	r0, [r7, #0]
3401a978:	f7ff fda0 	bl	3401a4bc <__ll_clear_aton_owner>
  }
  LL_ATON_ASSERT(EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpochHybrid(eb) ||
3401a97c:	6878      	ldr	r0, [r7, #4]
3401a97e:	f7ff fd16 	bl	3401a3ae <EpochBlock_IsEpochInternal>
3401a982:	4603      	mov	r3, r0
3401a984:	2b00      	cmp	r3, #0
3401a986:	d110      	bne.n	3401a9aa <__LL_ATON_RT_ExecEndEpochBlock+0x13e>
3401a988:	6878      	ldr	r0, [r7, #4]
3401a98a:	f7ff fcfd 	bl	3401a388 <EpochBlock_IsEpochHybrid>
3401a98e:	4603      	mov	r3, r0
3401a990:	2b00      	cmp	r3, #0
3401a992:	d10a      	bne.n	3401a9aa <__LL_ATON_RT_ExecEndEpochBlock+0x13e>
3401a994:	4b10      	ldr	r3, [pc, #64]	@ (3401a9d8 <__LL_ATON_RT_ExecEndEpochBlock+0x16c>)
3401a996:	681b      	ldr	r3, [r3, #0]
3401a998:	683a      	ldr	r2, [r7, #0]
3401a99a:	429a      	cmp	r2, r3
3401a99c:	d105      	bne.n	3401a9aa <__LL_ATON_RT_ExecEndEpochBlock+0x13e>
3401a99e:	4b10      	ldr	r3, [pc, #64]	@ (3401a9e0 <__LL_ATON_RT_ExecEndEpochBlock+0x174>)
3401a9a0:	4a0a      	ldr	r2, [pc, #40]	@ (3401a9cc <__LL_ATON_RT_ExecEndEpochBlock+0x160>)
3401a9a2:	21ed      	movs	r1, #237	@ 0xed
3401a9a4:	480a      	ldr	r0, [pc, #40]	@ (3401a9d0 <__LL_ATON_RT_ExecEndEpochBlock+0x164>)
3401a9a6:	f000 fcc5 	bl	3401b334 <__assert_func>
                 (__ll_current_aton_ip_owner != nn_instance));

  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401a9aa:	683b      	ldr	r3, [r7, #0]
3401a9ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401a9ae:	2b00      	cmp	r3, #0
3401a9b0:	d005      	beq.n	3401a9be <__LL_ATON_RT_ExecEndEpochBlock+0x152>
  {
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_END, nn_instance, eb);
3401a9b2:	683b      	ldr	r3, [r7, #0]
3401a9b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401a9b6:	687a      	ldr	r2, [r7, #4]
3401a9b8:	6839      	ldr	r1, [r7, #0]
3401a9ba:	2003      	movs	r0, #3
3401a9bc:	4798      	blx	r3
  }
}
3401a9be:	bf00      	nop
3401a9c0:	3710      	adds	r7, #16
3401a9c2:	46bd      	mov	sp, r7
3401a9c4:	bd80      	pop	{r7, pc}
3401a9c6:	bf00      	nop
3401a9c8:	3401f578 	.word	0x3401f578
3401a9cc:	3401fcb0 	.word	0x3401fcb0
3401a9d0:	3401f4b4 	.word	0x3401f4b4
3401a9d4:	580fe000 	.word	0x580fe000
3401a9d8:	34020eb4 	.word	0x34020eb4
3401a9dc:	3401f584 	.word	0x3401f584
3401a9e0:	3401f5b0 	.word	0x3401f5b0

3401a9e4 <__LL_ATON_RT_DetermineNextEpochBlock>:

static void __LL_ATON_RT_DetermineNextEpochBlock(NN_Instance_TypeDef *nn_instance)
{
3401a9e4:	b580      	push	{r7, lr}
3401a9e6:	b082      	sub	sp, #8
3401a9e8:	af00      	add	r7, sp, #0
3401a9ea:	6078      	str	r0, [r7, #4]
  LL_ATON_ASSERT(nn_instance != NULL);
3401a9ec:	687b      	ldr	r3, [r7, #4]
3401a9ee:	2b00      	cmp	r3, #0
3401a9f0:	d105      	bne.n	3401a9fe <__LL_ATON_RT_DetermineNextEpochBlock+0x1a>
3401a9f2:	4b26      	ldr	r3, [pc, #152]	@ (3401aa8c <__LL_ATON_RT_DetermineNextEpochBlock+0xa8>)
3401a9f4:	4a26      	ldr	r2, [pc, #152]	@ (3401aa90 <__LL_ATON_RT_DetermineNextEpochBlock+0xac>)
3401a9f6:	21f8      	movs	r1, #248	@ 0xf8
3401a9f8:	4826      	ldr	r0, [pc, #152]	@ (3401aa94 <__LL_ATON_RT_DetermineNextEpochBlock+0xb0>)
3401a9fa:	f000 fc9b 	bl	3401b334 <__assert_func>
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
3401a9fe:	687b      	ldr	r3, [r7, #4]
3401aa00:	69db      	ldr	r3, [r3, #28]
3401aa02:	2b00      	cmp	r3, #0
3401aa04:	d005      	beq.n	3401aa12 <__LL_ATON_RT_DetermineNextEpochBlock+0x2e>
3401aa06:	4b24      	ldr	r3, [pc, #144]	@ (3401aa98 <__LL_ATON_RT_DetermineNextEpochBlock+0xb4>)
3401aa08:	4a21      	ldr	r2, [pc, #132]	@ (3401aa90 <__LL_ATON_RT_DetermineNextEpochBlock+0xac>)
3401aa0a:	21fa      	movs	r1, #250	@ 0xfa
3401aa0c:	4821      	ldr	r0, [pc, #132]	@ (3401aa94 <__LL_ATON_RT_DetermineNextEpochBlock+0xb0>)
3401aa0e:	f000 fc91 	bl	3401b334 <__assert_func>
                 0x0); // with the removal of parallel SW/HW epochs execution all triggered events must have been
                       // cleared at this point in time!
#endif                 // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

  /* Determine if there is a new inserted epoch block array */
  if ((nn_instance->exec_state.next_epoch_block != NULL))
3401aa12:	687b      	ldr	r3, [r7, #4]
3401aa14:	68db      	ldr	r3, [r3, #12]
3401aa16:	2b00      	cmp	r3, #0
3401aa18:	d02a      	beq.n	3401aa70 <__LL_ATON_RT_DetermineNextEpochBlock+0x8c>
  {
    LL_ATON_ASSERT(nn_instance->exec_state.saved_current_epoch_block == NULL);
3401aa1a:	687b      	ldr	r3, [r7, #4]
3401aa1c:	691b      	ldr	r3, [r3, #16]
3401aa1e:	2b00      	cmp	r3, #0
3401aa20:	d006      	beq.n	3401aa30 <__LL_ATON_RT_DetermineNextEpochBlock+0x4c>
3401aa22:	4b1e      	ldr	r3, [pc, #120]	@ (3401aa9c <__LL_ATON_RT_DetermineNextEpochBlock+0xb8>)
3401aa24:	4a1a      	ldr	r2, [pc, #104]	@ (3401aa90 <__LL_ATON_RT_DetermineNextEpochBlock+0xac>)
3401aa26:	f44f 7181 	mov.w	r1, #258	@ 0x102
3401aa2a:	481a      	ldr	r0, [pc, #104]	@ (3401aa94 <__LL_ATON_RT_DetermineNextEpochBlock+0xb0>)
3401aa2c:	f000 fc82 	bl	3401b334 <__assert_func>

    /* save current context */
    nn_instance->exec_state.saved_current_epoch_block = nn_instance->exec_state.current_epoch_block;
3401aa30:	687b      	ldr	r3, [r7, #4]
3401aa32:	685a      	ldr	r2, [r3, #4]
3401aa34:	687b      	ldr	r3, [r7, #4]
3401aa36:	611a      	str	r2, [r3, #16]
    nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
3401aa38:	687b      	ldr	r3, [r7, #4]
3401aa3a:	689a      	ldr	r2, [r3, #8]
3401aa3c:	687b      	ldr	r3, [r7, #4]
3401aa3e:	615a      	str	r2, [r3, #20]
#ifndef NDEBUG
    nn_instance->exec_state.saved_nr_of_epoch_blocks = nn_instance->exec_state.nr_of_epoch_blocks;
3401aa40:	687b      	ldr	r3, [r7, #4]
3401aa42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3401aa44:	687b      	ldr	r3, [r7, #4]
3401aa46:	629a      	str	r2, [r3, #40]	@ 0x28
#endif

    /* set new context */
    nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.next_epoch_block;
3401aa48:	687b      	ldr	r3, [r7, #4]
3401aa4a:	68da      	ldr	r2, [r3, #12]
3401aa4c:	687b      	ldr	r3, [r7, #4]
3401aa4e:	605a      	str	r2, [r3, #4]
    nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
3401aa50:	687b      	ldr	r3, [r7, #4]
3401aa52:	68da      	ldr	r2, [r3, #12]
3401aa54:	687b      	ldr	r3, [r7, #4]
3401aa56:	609a      	str	r2, [r3, #8]
#ifndef NDEBUG
    nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.first_epoch_block);
3401aa58:	687b      	ldr	r3, [r7, #4]
3401aa5a:	689b      	ldr	r3, [r3, #8]
3401aa5c:	4618      	mov	r0, r3
3401aa5e:	f7ff fe38 	bl	3401a6d2 <__LL_ATON_RT_CntEpochBlocks>
3401aa62:	4602      	mov	r2, r0
3401aa64:	687b      	ldr	r3, [r7, #4]
3401aa66:	625a      	str	r2, [r3, #36]	@ 0x24
#endif

    /* reset next epoch block */
    nn_instance->exec_state.next_epoch_block = NULL;
3401aa68:	687b      	ldr	r3, [r7, #4]
3401aa6a:	2200      	movs	r2, #0
3401aa6c:	60da      	str	r2, [r3, #12]
3401aa6e:	e005      	b.n	3401aa7c <__LL_ATON_RT_DetermineNextEpochBlock+0x98>
  }
  else
  {
    nn_instance->exec_state.current_epoch_block++;
3401aa70:	687b      	ldr	r3, [r7, #4]
3401aa72:	685b      	ldr	r3, [r3, #4]
3401aa74:	f103 0214 	add.w	r2, r3, #20
3401aa78:	687b      	ldr	r3, [r7, #4]
3401aa7a:	605a      	str	r2, [r3, #4]
  }

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  nn_instance->exec_state.current_epoch_block_started = false;
3401aa7c:	687b      	ldr	r3, [r7, #4]
3401aa7e:	2200      	movs	r2, #0
3401aa80:	f883 2020 	strb.w	r2, [r3, #32]
#endif
}
3401aa84:	bf00      	nop
3401aa86:	3708      	adds	r7, #8
3401aa88:	46bd      	mov	sp, r7
3401aa8a:	bd80      	pop	{r7, pc}
3401aa8c:	3401f300 	.word	0x3401f300
3401aa90:	3401fb64 	.word	0x3401fb64
3401aa94:	3401f4b4 	.word	0x3401f4b4
3401aa98:	3401f31c 	.word	0x3401f31c
3401aa9c:	3401f620 	.word	0x3401f620

3401aaa0 <__LL_ATON_RT_GetWaitMask>:

static inline uint32_t __LL_ATON_RT_GetWaitMask(const LL_ATON_RT_EpochBlockItem_t *eb)
{
3401aaa0:	b580      	push	{r7, lr}
3401aaa2:	b082      	sub	sp, #8
3401aaa4:	af00      	add	r7, sp, #0
3401aaa6:	6078      	str	r0, [r7, #4]
  if (EpochBlock_IsEpochBlob(eb))
3401aaa8:	6878      	ldr	r0, [r7, #4]
3401aaaa:	f7ff fc47 	bl	3401a33c <EpochBlock_IsEpochBlob>
3401aaae:	4603      	mov	r3, r0
3401aab0:	2b00      	cmp	r3, #0
3401aab2:	d007      	beq.n	3401aac4 <__LL_ATON_RT_GetWaitMask+0x24>
  {
    // in case of epoch blob `wait_mask` contains unit number of epoch controller to use
    return (1 << EpochBlock_EpochControllerUnit(eb));
3401aab4:	6878      	ldr	r0, [r7, #4]
3401aab6:	f7ff fc8d 	bl	3401a3d4 <EpochBlock_EpochControllerUnit>
3401aaba:	4603      	mov	r3, r0
3401aabc:	2201      	movs	r2, #1
3401aabe:	fa02 f303 	lsl.w	r3, r2, r3
3401aac2:	e001      	b.n	3401aac8 <__LL_ATON_RT_GetWaitMask+0x28>
  }
  else
  {
    return eb->wait_mask; // in case of "normal" epoch block `wait_mask` contains bitmask of (output) stream engines to
3401aac4:	687b      	ldr	r3, [r7, #4]
3401aac6:	68db      	ldr	r3, [r3, #12]
                          // wait for
  }
}
3401aac8:	4618      	mov	r0, r3
3401aaca:	3708      	adds	r7, #8
3401aacc:	46bd      	mov	sp, r7
3401aace:	bd80      	pop	{r7, pc}

3401aad0 <__LL_ATON_RT_Init_Network>:

static inline void __LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
{
3401aad0:	b580      	push	{r7, lr}
3401aad2:	b084      	sub	sp, #16
3401aad4:	af00      	add	r7, sp, #0
3401aad6:	6078      	str	r0, [r7, #4]
  /** Exit if `nn_instance` is equal to NULL **/
  if (nn_instance == NULL)
3401aad8:	687b      	ldr	r3, [r7, #4]
3401aada:	2b00      	cmp	r3, #0
3401aadc:	d037      	beq.n	3401ab4e <__LL_ATON_RT_Init_Network+0x7e>
  {
    return;
  }

  /** Exit if `nn_instance->network` is equal to NULL **/
  if (nn_instance->network == NULL)
3401aade:	687b      	ldr	r3, [r7, #4]
3401aae0:	681b      	ldr	r3, [r3, #0]
3401aae2:	2b00      	cmp	r3, #0
3401aae4:	d035      	beq.n	3401ab52 <__LL_ATON_RT_Init_Network+0x82>
  else
  {
    eb_list = nn_instance->network->epoch_block_items();
  }
#else
  const LL_ATON_RT_EpochBlockItem_t *eb_list = nn_instance->network->epoch_block_items();
3401aae6:	687b      	ldr	r3, [r7, #4]
3401aae8:	681b      	ldr	r3, [r3, #0]
3401aaea:	69db      	ldr	r3, [r3, #28]
3401aaec:	4798      	blx	r3
3401aaee:	60f8      	str	r0, [r7, #12]
#endif
  nn_instance->exec_state.current_epoch_block = eb_list;
3401aaf0:	687b      	ldr	r3, [r7, #4]
3401aaf2:	68fa      	ldr	r2, [r7, #12]
3401aaf4:	605a      	str	r2, [r3, #4]
  nn_instance->exec_state.first_epoch_block = eb_list;
3401aaf6:	687b      	ldr	r3, [r7, #4]
3401aaf8:	68fa      	ldr	r2, [r7, #12]
3401aafa:	609a      	str	r2, [r3, #8]
  nn_instance->exec_state.next_epoch_block = NULL;
3401aafc:	687b      	ldr	r3, [r7, #4]
3401aafe:	2200      	movs	r2, #0
3401ab00:	60da      	str	r2, [r3, #12]

  /* set saved context */
  nn_instance->exec_state.saved_current_epoch_block = NULL;
3401ab02:	687b      	ldr	r3, [r7, #4]
3401ab04:	2200      	movs	r2, #0
3401ab06:	611a      	str	r2, [r3, #16]
  nn_instance->exec_state.saved_first_epoch_block = NULL;
3401ab08:	687b      	ldr	r3, [r7, #4]
3401ab0a:	2200      	movs	r2, #0
3401ab0c:	615a      	str	r2, [r3, #20]
#ifndef NDEBUG
  nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.current_epoch_block);
3401ab0e:	687b      	ldr	r3, [r7, #4]
3401ab10:	685b      	ldr	r3, [r3, #4]
3401ab12:	4618      	mov	r0, r3
3401ab14:	f7ff fddd 	bl	3401a6d2 <__LL_ATON_RT_CntEpochBlocks>
3401ab18:	4602      	mov	r2, r0
3401ab1a:	687b      	ldr	r3, [r7, #4]
3401ab1c:	625a      	str	r2, [r3, #36]	@ 0x24
  nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
3401ab1e:	687b      	ldr	r3, [r7, #4]
3401ab20:	2200      	movs	r2, #0
3401ab22:	629a      	str	r2, [r3, #40]	@ 0x28
#endif

  /* set information about running inference */
  nn_instance->exec_state.inference_started = false;
3401ab24:	687b      	ldr	r3, [r7, #4]
3401ab26:	2200      	movs	r2, #0
3401ab28:	761a      	strb	r2, [r3, #24]

  /* set asynchronous status variables */
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  nn_instance->exec_state.triggered_events = 0x0;
3401ab2a:	687b      	ldr	r3, [r7, #4]
3401ab2c:	2200      	movs	r2, #0
3401ab2e:	61da      	str	r2, [r3, #28]
  nn_instance->exec_state.current_epoch_block_started = false;
3401ab30:	687b      	ldr	r3, [r7, #4]
3401ab32:	2200      	movs	r2, #0
3401ab34:	f883 2020 	strb.w	r2, [r3, #32]
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

  /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_Init` and network instance **/
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401ab38:	687b      	ldr	r3, [r7, #4]
3401ab3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401ab3c:	2b00      	cmp	r3, #0
3401ab3e:	d009      	beq.n	3401ab54 <__LL_ATON_RT_Init_Network+0x84>
  {
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_Init, nn_instance, NULL);
3401ab40:	687b      	ldr	r3, [r7, #4]
3401ab42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401ab44:	2200      	movs	r2, #0
3401ab46:	6879      	ldr	r1, [r7, #4]
3401ab48:	2004      	movs	r0, #4
3401ab4a:	4798      	blx	r3
3401ab4c:	e002      	b.n	3401ab54 <__LL_ATON_RT_Init_Network+0x84>
    return;
3401ab4e:	bf00      	nop
3401ab50:	e000      	b.n	3401ab54 <__LL_ATON_RT_Init_Network+0x84>
    return;
3401ab52:	bf00      	nop
  }
}
3401ab54:	3710      	adds	r7, #16
3401ab56:	46bd      	mov	sp, r7
3401ab58:	bd80      	pop	{r7, pc}
	...

3401ab5c <LL_ATON_RT_Init_Network>:
/**
 * @brief Initialize a network instance
 * @param nn_instance Pointer to network instance to initialize
 */
void LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
{
3401ab5c:	b580      	push	{r7, lr}
3401ab5e:	b084      	sub	sp, #16
3401ab60:	af00      	add	r7, sp, #0
3401ab62:	6078      	str	r0, [r7, #4]
  /** Exit if `nn_instance` is equal to NULL **/
  if (nn_instance == NULL)
3401ab64:	687b      	ldr	r3, [r7, #4]
3401ab66:	2b00      	cmp	r3, #0
3401ab68:	d023      	beq.n	3401abb2 <LL_ATON_RT_Init_Network+0x56>
  {
    return;
  }

  /** Exit if `nn_instance->network` is equal to NULL **/
  if (nn_instance->network == NULL)
3401ab6a:	687b      	ldr	r3, [r7, #4]
3401ab6c:	681b      	ldr	r3, [r3, #0]
3401ab6e:	2b00      	cmp	r3, #0
3401ab70:	d021      	beq.n	3401abb6 <LL_ATON_RT_Init_Network+0x5a>
  {
    LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
    ret = nn_instance->network->ec_network_init();
  }
#else
  LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
3401ab72:	687b      	ldr	r3, [r7, #4]
3401ab74:	681b      	ldr	r3, [r3, #0]
3401ab76:	685b      	ldr	r3, [r3, #4]
3401ab78:	2b00      	cmp	r3, #0
3401ab7a:	d106      	bne.n	3401ab8a <LL_ATON_RT_Init_Network+0x2e>
3401ab7c:	4b10      	ldr	r3, [pc, #64]	@ (3401abc0 <LL_ATON_RT_Init_Network+0x64>)
3401ab7e:	4a11      	ldr	r2, [pc, #68]	@ (3401abc4 <LL_ATON_RT_Init_Network+0x68>)
3401ab80:	f44f 71d3 	mov.w	r1, #422	@ 0x1a6
3401ab84:	4810      	ldr	r0, [pc, #64]	@ (3401abc8 <LL_ATON_RT_Init_Network+0x6c>)
3401ab86:	f000 fbd5 	bl	3401b334 <__assert_func>
  bool ret = nn_instance->network->ec_network_init();
3401ab8a:	687b      	ldr	r3, [r7, #4]
3401ab8c:	681b      	ldr	r3, [r3, #0]
3401ab8e:	685b      	ldr	r3, [r3, #4]
3401ab90:	4798      	blx	r3
3401ab92:	4603      	mov	r3, r0
3401ab94:	73fb      	strb	r3, [r7, #15]
#endif
  LL_ATON_ASSERT(ret == true);
3401ab96:	7bfb      	ldrb	r3, [r7, #15]
3401ab98:	2b01      	cmp	r3, #1
3401ab9a:	d006      	beq.n	3401abaa <LL_ATON_RT_Init_Network+0x4e>
3401ab9c:	4b0b      	ldr	r3, [pc, #44]	@ (3401abcc <LL_ATON_RT_Init_Network+0x70>)
3401ab9e:	4a09      	ldr	r2, [pc, #36]	@ (3401abc4 <LL_ATON_RT_Init_Network+0x68>)
3401aba0:	f240 11a9 	movw	r1, #425	@ 0x1a9
3401aba4:	4808      	ldr	r0, [pc, #32]	@ (3401abc8 <LL_ATON_RT_Init_Network+0x6c>)
3401aba6:	f000 fbc5 	bl	3401b334 <__assert_func>
  LL_ATON_LIB_UNUSED(ret);

  /* Call actual network instance initialization */
  __LL_ATON_RT_Init_Network(nn_instance);
3401abaa:	6878      	ldr	r0, [r7, #4]
3401abac:	f7ff ff90 	bl	3401aad0 <__LL_ATON_RT_Init_Network>
3401abb0:	e002      	b.n	3401abb8 <LL_ATON_RT_Init_Network+0x5c>
    return;
3401abb2:	bf00      	nop
3401abb4:	e000      	b.n	3401abb8 <LL_ATON_RT_Init_Network+0x5c>
    return;
3401abb6:	bf00      	nop
}
3401abb8:	3710      	adds	r7, #16
3401abba:	46bd      	mov	sp, r7
3401abbc:	bd80      	pop	{r7, pc}
3401abbe:	bf00      	nop
3401abc0:	3401f664 	.word	0x3401f664
3401abc4:	3401fb8c 	.word	0x3401fb8c
3401abc8:	3401f4b4 	.word	0x3401f4b4
3401abcc:	3401f69c 	.word	0x3401f69c

3401abd0 <LL_ATON_RT_DeInit_Network>:
/**
 * @brief De-initialize a network instance
 * @param nn_instance Pointer to network instance to de-initialize
 */
void LL_ATON_RT_DeInit_Network(NN_Instance_TypeDef *nn_instance)
{
3401abd0:	b580      	push	{r7, lr}
3401abd2:	b084      	sub	sp, #16
3401abd4:	af00      	add	r7, sp, #0
3401abd6:	6078      	str	r0, [r7, #4]
  /** Exit if `nn_instance` is equal to NULL **/
  if (nn_instance == NULL)
3401abd8:	687b      	ldr	r3, [r7, #4]
3401abda:	2b00      	cmp	r3, #0
3401abdc:	d030      	beq.n	3401ac40 <LL_ATON_RT_DeInit_Network+0x70>
  {
    return;
  }

  /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_DeInit` and network instance **/
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3401abde:	687b      	ldr	r3, [r7, #4]
3401abe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401abe2:	2b00      	cmp	r3, #0
3401abe4:	d005      	beq.n	3401abf2 <LL_ATON_RT_DeInit_Network+0x22>
  {
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_DeInit, nn_instance, NULL);
3401abe6:	687b      	ldr	r3, [r7, #4]
3401abe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3401abea:	2200      	movs	r2, #0
3401abec:	6879      	ldr	r1, [r7, #4]
3401abee:	2005      	movs	r0, #5
3401abf0:	4798      	blx	r3
  }

  /** Re-set ATON IP owner */
  if (nn_instance == __ll_current_aton_ip_owner)
3401abf2:	4b15      	ldr	r3, [pc, #84]	@ (3401ac48 <LL_ATON_RT_DeInit_Network+0x78>)
3401abf4:	681b      	ldr	r3, [r3, #0]
3401abf6:	687a      	ldr	r2, [r7, #4]
3401abf8:	429a      	cmp	r2, r3
3401abfa:	d102      	bne.n	3401ac02 <LL_ATON_RT_DeInit_Network+0x32>
  { // In case this function gets called while an ATON lib internal EpochBlock (used to implement hybrid epochs) is
    // under execution we might still be owner of the ATON IP
    __ll_clear_aton_owner(nn_instance);
3401abfc:	6878      	ldr	r0, [r7, #4]
3401abfe:	f7ff fc5d 	bl	3401a4bc <__ll_clear_aton_owner>
  }

  /** De-initialize static variables **/
  /* re-set context */
  const LL_ATON_RT_EpochBlockItem_t *eb_list = NULL;
3401ac02:	2300      	movs	r3, #0
3401ac04:	60fb      	str	r3, [r7, #12]
  nn_instance->exec_state.current_epoch_block = eb_list;
3401ac06:	687b      	ldr	r3, [r7, #4]
3401ac08:	68fa      	ldr	r2, [r7, #12]
3401ac0a:	605a      	str	r2, [r3, #4]
  nn_instance->exec_state.first_epoch_block = eb_list;
3401ac0c:	687b      	ldr	r3, [r7, #4]
3401ac0e:	68fa      	ldr	r2, [r7, #12]
3401ac10:	609a      	str	r2, [r3, #8]
  nn_instance->exec_state.next_epoch_block = NULL;
3401ac12:	687b      	ldr	r3, [r7, #4]
3401ac14:	2200      	movs	r2, #0
3401ac16:	60da      	str	r2, [r3, #12]

  /* re-set saved context */
  nn_instance->exec_state.saved_current_epoch_block = NULL;
3401ac18:	687b      	ldr	r3, [r7, #4]
3401ac1a:	2200      	movs	r2, #0
3401ac1c:	611a      	str	r2, [r3, #16]
  nn_instance->exec_state.saved_first_epoch_block = NULL;
3401ac1e:	687b      	ldr	r3, [r7, #4]
3401ac20:	2200      	movs	r2, #0
3401ac22:	615a      	str	r2, [r3, #20]
#ifndef NDEBUG
  nn_instance->exec_state.nr_of_epoch_blocks = 0;
3401ac24:	687b      	ldr	r3, [r7, #4]
3401ac26:	2200      	movs	r2, #0
3401ac28:	625a      	str	r2, [r3, #36]	@ 0x24
  nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
3401ac2a:	687b      	ldr	r3, [r7, #4]
3401ac2c:	2200      	movs	r2, #0
3401ac2e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* intentional do not re-set information about running inference `nn_instance->exec_state.inference_started` */

  /* re-set asynchronous status variables */
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  nn_instance->exec_state.triggered_events = 0x0;
3401ac30:	687b      	ldr	r3, [r7, #4]
3401ac32:	2200      	movs	r2, #0
3401ac34:	61da      	str	r2, [r3, #28]
  nn_instance->exec_state.current_epoch_block_started = false;
3401ac36:	687b      	ldr	r3, [r7, #4]
3401ac38:	2200      	movs	r2, #0
3401ac3a:	f883 2020 	strb.w	r2, [r3, #32]
3401ac3e:	e000      	b.n	3401ac42 <LL_ATON_RT_DeInit_Network+0x72>
    return;
3401ac40:	bf00      	nop
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
}
3401ac42:	3710      	adds	r7, #16
3401ac44:	46bd      	mov	sp, r7
3401ac46:	bd80      	pop	{r7, pc}
3401ac48:	34020eb4 	.word	0x34020eb4

3401ac4c <LL_ATON_RT_RuntimeInit>:

/**
 * @brief Initialize the ATON runtime
 */
void LL_ATON_RT_RuntimeInit(void)
{
3401ac4c:	b580      	push	{r7, lr}
3401ac4e:	b082      	sub	sp, #8
3401ac50:	af00      	add	r7, sp, #0
  /** Initialize ATON IPs **/
  LL_ATON_Init();
3401ac52:	f7fd f983 	bl	34017f5c <LL_ATON_Init>
  /** Initialize IRQ Context **/
  {
    uint32_t t;

    /* Disable & Clear interrupt controller */
    ATON_DISABLE_CLR_CONFCLR(INTCTRL, 0);
3401ac56:	2300      	movs	r3, #0
3401ac58:	607b      	str	r3, [r7, #4]
3401ac5a:	687b      	ldr	r3, [r7, #4]
3401ac5c:	f023 0301 	bic.w	r3, r3, #1
3401ac60:	607b      	str	r3, [r7, #4]
3401ac62:	687b      	ldr	r3, [r7, #4]
3401ac64:	f043 0302 	orr.w	r3, r3, #2
3401ac68:	607b      	str	r3, [r7, #4]
3401ac6a:	4a22      	ldr	r2, [pc, #136]	@ (3401acf4 <LL_ATON_RT_RuntimeInit+0xa8>)
3401ac6c:	687b      	ldr	r3, [r7, #4]
3401ac6e:	6013      	str	r3, [r2, #0]
3401ac70:	4b20      	ldr	r3, [pc, #128]	@ (3401acf4 <LL_ATON_RT_RuntimeInit+0xa8>)
3401ac72:	681b      	ldr	r3, [r3, #0]
3401ac74:	f003 0302 	and.w	r3, r3, #2
3401ac78:	2b00      	cmp	r3, #0
3401ac7a:	d1f9      	bne.n	3401ac70 <LL_ATON_RT_RuntimeInit+0x24>
3401ac7c:	2300      	movs	r3, #0
3401ac7e:	607b      	str	r3, [r7, #4]
3401ac80:	687b      	ldr	r3, [r7, #4]
3401ac82:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
3401ac86:	607b      	str	r3, [r7, #4]
3401ac88:	4a1a      	ldr	r2, [pc, #104]	@ (3401acf4 <LL_ATON_RT_RuntimeInit+0xa8>)
3401ac8a:	687b      	ldr	r3, [r7, #4]
3401ac8c:	6013      	str	r3, [r2, #0]
3401ac8e:	4b19      	ldr	r3, [pc, #100]	@ (3401acf4 <LL_ATON_RT_RuntimeInit+0xa8>)
3401ac90:	681b      	ldr	r3, [r3, #0]
3401ac92:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
3401ac96:	2b00      	cmp	r3, #0
3401ac98:	d1f9      	bne.n	3401ac8e <LL_ATON_RT_RuntimeInit+0x42>

    /* Preset Interrupt Controller masks */
    ATON_INTCTRL_STD_INTORMSK_SET(ATON_STRENG_INT_MASK(
3401ac9a:	4b17      	ldr	r3, [pc, #92]	@ (3401acf8 <LL_ATON_RT_RuntimeInit+0xac>)
3401ac9c:	f240 32ff 	movw	r2, #1023	@ 0x3ff
3401aca0:	601a      	str	r2, [r3, #0]
        ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all other events & errors
    ATON_INTCTRL_STD_INTANDMSK_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
3401aca2:	4b16      	ldr	r3, [pc, #88]	@ (3401acfc <LL_ATON_RT_RuntimeInit+0xb0>)
3401aca4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
3401aca8:	601a      	str	r2, [r3, #0]
    ATON_INTCTRL_STD_INTORMSK_H_SET(0);           // OR-mask: enable all events & errors
    ATON_INTCTRL_STD_INTANDMSK_H_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
#endif

    /* Enable Interrupt Controller (again) */
    ATON_ENABLE(INTCTRL, 0);
3401acaa:	4b12      	ldr	r3, [pc, #72]	@ (3401acf4 <LL_ATON_RT_RuntimeInit+0xa8>)
3401acac:	681b      	ldr	r3, [r3, #0]
3401acae:	603b      	str	r3, [r7, #0]
3401acb0:	683b      	ldr	r3, [r7, #0]
3401acb2:	f043 0301 	orr.w	r3, r3, #1
3401acb6:	603b      	str	r3, [r7, #0]
3401acb8:	4a0e      	ldr	r2, [pc, #56]	@ (3401acf4 <LL_ATON_RT_RuntimeInit+0xa8>)
3401acba:	683b      	ldr	r3, [r7, #0]
3401acbc:	6013      	str	r3, [r2, #0]

  /** Initialize OSAL layer **/
  LL_ATON_OSAL_INIT();

  /** Disable all four ATON interrupts **/
  LL_ATON_DISABLE_ALL_IRQs();
3401acbe:	2035      	movs	r0, #53	@ 0x35
3401acc0:	f7ff faf2 	bl	3401a2a8 <__NVIC_DisableIRQ>
3401acc4:	2036      	movs	r0, #54	@ 0x36
3401acc6:	f7ff faef 	bl	3401a2a8 <__NVIC_DisableIRQ>
3401acca:	2037      	movs	r0, #55	@ 0x37
3401accc:	f7ff faec 	bl	3401a2a8 <__NVIC_DisableIRQ>
3401acd0:	2038      	movs	r0, #56	@ 0x38
3401acd2:	f7ff fae9 	bl	3401a2a8 <__NVIC_DisableIRQ>

  /** Install IRQ handler **/
  LL_ATON_OSAL_INSTALL_IRQ(ATON_STD_IRQ_LINE, ATON_STD_IRQHandler);

  /** Enable ATON `ATON_STD_IRQ_LINE` interrupt **/
  LL_ATON_OSAL_ENABLE_IRQ(ATON_STD_IRQ_LINE);
3401acd6:	2035      	movs	r0, #53	@ 0x35
3401acd8:	f7ff fac8 	bl	3401a26c <__NVIC_EnableIRQ>

  /** After having initialized ATON call callback (which among others might initialize further subsystems) */
  if (ll_aton_init_deinit_trace)
3401acdc:	4b08      	ldr	r3, [pc, #32]	@ (3401ad00 <LL_ATON_RT_RuntimeInit+0xb4>)
3401acde:	681b      	ldr	r3, [r3, #0]
3401ace0:	2b00      	cmp	r3, #0
3401ace2:	d003      	beq.n	3401acec <LL_ATON_RT_RuntimeInit+0xa0>
    ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
3401ace4:	4b06      	ldr	r3, [pc, #24]	@ (3401ad00 <LL_ATON_RT_RuntimeInit+0xb4>)
3401ace6:	681b      	ldr	r3, [r3, #0]
3401ace8:	2006      	movs	r0, #6
3401acea:	4798      	blx	r3
}
3401acec:	bf00      	nop
3401acee:	3708      	adds	r7, #8
3401acf0:	46bd      	mov	sp, r7
3401acf2:	bd80      	pop	{r7, pc}
3401acf4:	580e1000 	.word	0x580e1000
3401acf8:	580e1014 	.word	0x580e1014
3401acfc:	580e1024 	.word	0x580e1024
3401ad00:	34020ebc 	.word	0x34020ebc

3401ad04 <LL_ATON_RT_RuntimeDeInit>:
 * @brief De-initialize the ATON runtime
 * @param nn_instance Pointer to network instance to de-initialize (optional - i.e. may be `NULL`, see
 * `LL_ATON_RT_DeInit_Network()`)
 */
void LL_ATON_RT_RuntimeDeInit(void)
{
3401ad04:	b580      	push	{r7, lr}
3401ad06:	af00      	add	r7, sp, #0
  /* Call runtime de-init callback */
  if (ll_aton_init_deinit_trace)
3401ad08:	4b0b      	ldr	r3, [pc, #44]	@ (3401ad38 <LL_ATON_RT_RuntimeDeInit+0x34>)
3401ad0a:	681b      	ldr	r3, [r3, #0]
3401ad0c:	2b00      	cmp	r3, #0
3401ad0e:	d003      	beq.n	3401ad18 <LL_ATON_RT_RuntimeDeInit+0x14>
    ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
3401ad10:	4b09      	ldr	r3, [pc, #36]	@ (3401ad38 <LL_ATON_RT_RuntimeDeInit+0x34>)
3401ad12:	681b      	ldr	r3, [r3, #0]
3401ad14:	2007      	movs	r0, #7
3401ad16:	4798      	blx	r3

  /* Disable all four ATON interrupts */
  LL_ATON_DISABLE_ALL_IRQs();
3401ad18:	2035      	movs	r0, #53	@ 0x35
3401ad1a:	f7ff fac5 	bl	3401a2a8 <__NVIC_DisableIRQ>
3401ad1e:	2036      	movs	r0, #54	@ 0x36
3401ad20:	f7ff fac2 	bl	3401a2a8 <__NVIC_DisableIRQ>
3401ad24:	2037      	movs	r0, #55	@ 0x37
3401ad26:	f7ff fabf 	bl	3401a2a8 <__NVIC_DisableIRQ>
3401ad2a:	2038      	movs	r0, #56	@ 0x38
3401ad2c:	f7ff fabc 	bl	3401a2a8 <__NVIC_DisableIRQ>

  /* De-initialize OSAL layer */
  LL_ATON_OSAL_DEINIT();

  /* De-initialize ATON IPs */
  LL_ATON_DeInit();
3401ad30:	f7fd fcea 	bl	34018708 <LL_ATON_DeInit>
}
3401ad34:	bf00      	nop
3401ad36:	bd80      	pop	{r7, pc}
3401ad38:	34020ebc 	.word	0x34020ebc

3401ad3c <LL_ATON_RT_RunEpochBlock>:
 *                            same thread!
 *                            It is entirely the user's responsibility to comply with this restriction!
 * @retval LL_ATON_RT_DONE    NN execution finished
 */
LL_ATON_RT_RetValues_t LL_ATON_RT_RunEpochBlock(NN_Instance_TypeDef *nn_instance)
{
3401ad3c:	b580      	push	{r7, lr}
3401ad3e:	b084      	sub	sp, #16
3401ad40:	af00      	add	r7, sp, #0
3401ad42:	6078      	str	r0, [r7, #4]
  LL_ATON_ASSERT(nn_instance != NULL);
3401ad44:	687b      	ldr	r3, [r7, #4]
3401ad46:	2b00      	cmp	r3, #0
3401ad48:	d106      	bne.n	3401ad58 <LL_ATON_RT_RunEpochBlock+0x1c>
3401ad4a:	4b63      	ldr	r3, [pc, #396]	@ (3401aed8 <LL_ATON_RT_RunEpochBlock+0x19c>)
3401ad4c:	4a63      	ldr	r2, [pc, #396]	@ (3401aedc <LL_ATON_RT_RunEpochBlock+0x1a0>)
3401ad4e:	f44f 7110 	mov.w	r1, #576	@ 0x240
3401ad52:	4863      	ldr	r0, [pc, #396]	@ (3401aee0 <LL_ATON_RT_RunEpochBlock+0x1a4>)
3401ad54:	f000 faee 	bl	3401b334 <__assert_func>

  /* Test for wrong/missing initialization */
  LL_ATON_ASSERT(nn_instance->exec_state.current_epoch_block != NULL); // should never happen
3401ad58:	687b      	ldr	r3, [r7, #4]
3401ad5a:	685b      	ldr	r3, [r3, #4]
3401ad5c:	2b00      	cmp	r3, #0
3401ad5e:	d106      	bne.n	3401ad6e <LL_ATON_RT_RunEpochBlock+0x32>
3401ad60:	4b60      	ldr	r3, [pc, #384]	@ (3401aee4 <LL_ATON_RT_RunEpochBlock+0x1a8>)
3401ad62:	4a5e      	ldr	r2, [pc, #376]	@ (3401aedc <LL_ATON_RT_RunEpochBlock+0x1a0>)
3401ad64:	f240 2143 	movw	r1, #579	@ 0x243
3401ad68:	485d      	ldr	r0, [pc, #372]	@ (3401aee0 <LL_ATON_RT_RunEpochBlock+0x1a4>)
3401ad6a:	f000 fae3 	bl	3401b334 <__assert_func>

  /* Check if network is starting a new inference */
  if (nn_instance->exec_state.inference_started == false)
3401ad6e:	687b      	ldr	r3, [r7, #4]
3401ad70:	7e1b      	ldrb	r3, [r3, #24]
3401ad72:	f083 0301 	eor.w	r3, r3, #1
3401ad76:	b2db      	uxtb	r3, r3
3401ad78:	2b00      	cmp	r3, #0
3401ad7a:	d022      	beq.n	3401adc2 <LL_ATON_RT_RunEpochBlock+0x86>
    {
      LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != NULL));
      ret = nn_instance->network->ec_inference_init();
    }
#else
    LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != NULL));
3401ad7c:	687b      	ldr	r3, [r7, #4]
3401ad7e:	681b      	ldr	r3, [r3, #0]
3401ad80:	2b00      	cmp	r3, #0
3401ad82:	d004      	beq.n	3401ad8e <LL_ATON_RT_RunEpochBlock+0x52>
3401ad84:	687b      	ldr	r3, [r7, #4]
3401ad86:	681b      	ldr	r3, [r3, #0]
3401ad88:	689b      	ldr	r3, [r3, #8]
3401ad8a:	2b00      	cmp	r3, #0
3401ad8c:	d106      	bne.n	3401ad9c <LL_ATON_RT_RunEpochBlock+0x60>
3401ad8e:	4b56      	ldr	r3, [pc, #344]	@ (3401aee8 <LL_ATON_RT_RunEpochBlock+0x1ac>)
3401ad90:	4a52      	ldr	r2, [pc, #328]	@ (3401aedc <LL_ATON_RT_RunEpochBlock+0x1a0>)
3401ad92:	f240 2155 	movw	r1, #597	@ 0x255
3401ad96:	4852      	ldr	r0, [pc, #328]	@ (3401aee0 <LL_ATON_RT_RunEpochBlock+0x1a4>)
3401ad98:	f000 facc 	bl	3401b334 <__assert_func>
    bool ret = nn_instance->network->ec_inference_init();
3401ad9c:	687b      	ldr	r3, [r7, #4]
3401ad9e:	681b      	ldr	r3, [r3, #0]
3401ada0:	689b      	ldr	r3, [r3, #8]
3401ada2:	4798      	blx	r3
3401ada4:	4603      	mov	r3, r0
3401ada6:	73bb      	strb	r3, [r7, #14]
#endif

    LL_ATON_ASSERT(ret == true);
3401ada8:	7bbb      	ldrb	r3, [r7, #14]
3401adaa:	2b01      	cmp	r3, #1
3401adac:	d006      	beq.n	3401adbc <LL_ATON_RT_RunEpochBlock+0x80>
3401adae:	4b4f      	ldr	r3, [pc, #316]	@ (3401aeec <LL_ATON_RT_RunEpochBlock+0x1b0>)
3401adb0:	4a4a      	ldr	r2, [pc, #296]	@ (3401aedc <LL_ATON_RT_RunEpochBlock+0x1a0>)
3401adb2:	f240 2159 	movw	r1, #601	@ 0x259
3401adb6:	484a      	ldr	r0, [pc, #296]	@ (3401aee0 <LL_ATON_RT_RunEpochBlock+0x1a4>)
3401adb8:	f000 fabc 	bl	3401b334 <__assert_func>
    LL_ATON_LIB_UNUSED(ret);

    /* Set inference started flag to `true` */
    nn_instance->exec_state.inference_started = true;
3401adbc:	687b      	ldr	r3, [r7, #4]
3401adbe:	2201      	movs	r2, #1
3401adc0:	761a      	strb	r2, [r3, #24]
    /* Placeholder for things which need to be done before starting an inference */
    /* ==> here <== */
  }

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  bool this_run_executed_end_epoch = false;
3401adc2:	2300      	movs	r3, #0
3401adc4:	73fb      	strb	r3, [r7, #15]

  while (true)
  {
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
    /* wait for current epoch block to finish */
    uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
3401adc6:	687b      	ldr	r3, [r7, #4]
3401adc8:	685b      	ldr	r3, [r3, #4]
3401adca:	4618      	mov	r0, r3
3401adcc:	f7ff fe68 	bl	3401aaa0 <__LL_ATON_RT_GetWaitMask>
3401add0:	60b8      	str	r0, [r7, #8]
    if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
3401add2:	687b      	ldr	r3, [r7, #4]
3401add4:	f893 3020 	ldrb.w	r3, [r3, #32]
3401add8:	b2db      	uxtb	r3, r3
3401adda:	2b00      	cmp	r3, #0
3401addc:	d030      	beq.n	3401ae40 <LL_ATON_RT_RunEpochBlock+0x104>
3401adde:	68bb      	ldr	r3, [r7, #8]
3401ade0:	2b00      	cmp	r3, #0
3401ade2:	d02d      	beq.n	3401ae40 <LL_ATON_RT_RunEpochBlock+0x104>
    {
      if ((nn_instance->exec_state.triggered_events & _wait_mask) == _wait_mask)
3401ade4:	687b      	ldr	r3, [r7, #4]
3401ade6:	69da      	ldr	r2, [r3, #28]
3401ade8:	68bb      	ldr	r3, [r7, #8]
3401adea:	4013      	ands	r3, r2
3401adec:	68ba      	ldr	r2, [r7, #8]
3401adee:	429a      	cmp	r2, r3
3401adf0:	d124      	bne.n	3401ae3c <LL_ATON_RT_RunEpochBlock+0x100>
      {
        /* Enter critical section */
        LL_ATON_ASSERT(__ll_current_aton_ip_owner ==
3401adf2:	4b3f      	ldr	r3, [pc, #252]	@ (3401aef0 <LL_ATON_RT_RunEpochBlock+0x1b4>)
3401adf4:	681b      	ldr	r3, [r3, #0]
3401adf6:	687a      	ldr	r2, [r7, #4]
3401adf8:	429a      	cmp	r2, r3
3401adfa:	d006      	beq.n	3401ae0a <LL_ATON_RT_RunEpochBlock+0xce>
3401adfc:	4b3d      	ldr	r3, [pc, #244]	@ (3401aef4 <LL_ATON_RT_RunEpochBlock+0x1b8>)
3401adfe:	4a37      	ldr	r2, [pc, #220]	@ (3401aedc <LL_ATON_RT_RunEpochBlock+0x1a0>)
3401ae00:	f240 2171 	movw	r1, #625	@ 0x271
3401ae04:	4836      	ldr	r0, [pc, #216]	@ (3401aee0 <LL_ATON_RT_RunEpochBlock+0x1a4>)
3401ae06:	f000 fa95 	bl	3401b334 <__assert_func>
                       nn_instance); // when entering a critical section we MUST hold the ATON IP lock
        LL_ATON_OSAL_ENTER_CS();
3401ae0a:	2035      	movs	r0, #53	@ 0x35
3401ae0c:	f7ff fa4c 	bl	3401a2a8 <__NVIC_DisableIRQ>

        /* reset triggered events */
        nn_instance->exec_state.triggered_events &= ~_wait_mask;
3401ae10:	687b      	ldr	r3, [r7, #4]
3401ae12:	69da      	ldr	r2, [r3, #28]
3401ae14:	68bb      	ldr	r3, [r7, #8]
3401ae16:	43db      	mvns	r3, r3
3401ae18:	401a      	ands	r2, r3
3401ae1a:	687b      	ldr	r3, [r7, #4]
3401ae1c:	61da      	str	r2, [r3, #28]

        /* Exit critical section */
        LL_ATON_OSAL_EXIT_CS();
3401ae1e:	2035      	movs	r0, #53	@ 0x35
3401ae20:	f7ff fa24 	bl	3401a26c <__NVIC_EnableIRQ>

        /* end/clean-up epoch block */
        __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
3401ae24:	687b      	ldr	r3, [r7, #4]
3401ae26:	685b      	ldr	r3, [r3, #4]
3401ae28:	6879      	ldr	r1, [r7, #4]
3401ae2a:	4618      	mov	r0, r3
3401ae2c:	f7ff fd1e 	bl	3401a86c <__LL_ATON_RT_ExecEndEpochBlock>
        this_run_executed_end_epoch = true;
3401ae30:	2301      	movs	r3, #1
3401ae32:	73fb      	strb	r3, [r7, #15]

        /* advance epoch block */
        __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
3401ae34:	6878      	ldr	r0, [r7, #4]
3401ae36:	f7ff fdd5 	bl	3401a9e4 <__LL_ATON_RT_DetermineNextEpochBlock>
3401ae3a:	e001      	b.n	3401ae40 <LL_ATON_RT_RunEpochBlock+0x104>
      }
      else
      {
        /* Return to main loop */
        return LL_ATON_RT_WFE;
3401ae3c:	2301      	movs	r3, #1
3401ae3e:	e047      	b.n	3401aed0 <LL_ATON_RT_RunEpochBlock+0x194>
      }
    }
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

    /* test for last epoch block */
    if (EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block))
3401ae40:	687b      	ldr	r3, [r7, #4]
3401ae42:	685b      	ldr	r3, [r3, #4]
3401ae44:	4618      	mov	r0, r3
3401ae46:	f7ff fa53 	bl	3401a2f0 <EpochBlock_IsLastEpochBlock>
3401ae4a:	4603      	mov	r3, r0
3401ae4c:	2b00      	cmp	r3, #0
3401ae4e:	d011      	beq.n	3401ae74 <LL_ATON_RT_RunEpochBlock+0x138>
    {
      if (nn_instance->exec_state.saved_current_epoch_block != NULL)
3401ae50:	687b      	ldr	r3, [r7, #4]
3401ae52:	691b      	ldr	r3, [r3, #16]
3401ae54:	2b00      	cmp	r3, #0
3401ae56:	d00b      	beq.n	3401ae70 <LL_ATON_RT_RunEpochBlock+0x134>
      {
        /* return from inserted epoch block */
        __LL_ATON_RT_RetFromLibEpochBlockArray(true, nn_instance);
3401ae58:	6879      	ldr	r1, [r7, #4]
3401ae5a:	2001      	movs	r0, #1
3401ae5c:	f7ff fba4 	bl	3401a5a8 <__LL_ATON_RT_RetFromLibEpochBlockArray>

        /* advance epoch block */
        nn_instance->exec_state.current_epoch_block++;
3401ae60:	687b      	ldr	r3, [r7, #4]
3401ae62:	685b      	ldr	r3, [r3, #4]
3401ae64:	f103 0214 	add.w	r2, r3, #20
3401ae68:	687b      	ldr	r3, [r7, #4]
3401ae6a:	605a      	str	r2, [r3, #4]

        /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
        return LL_ATON_RT_NO_WFE;
3401ae6c:	2300      	movs	r3, #0
3401ae6e:	e02f      	b.n	3401aed0 <LL_ATON_RT_RunEpochBlock+0x194>
      }
      else
      {
        /* Reached end of execution */
        return LL_ATON_RT_DONE;
3401ae70:	2302      	movs	r3, #2
3401ae72:	e02d      	b.n	3401aed0 <LL_ATON_RT_RunEpochBlock+0x194>
      }
    }

    /* run/start current epoch block */
#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
    if (this_run_executed_end_epoch)
3401ae74:	7bfb      	ldrb	r3, [r7, #15]
3401ae76:	2b00      	cmp	r3, #0
3401ae78:	d001      	beq.n	3401ae7e <LL_ATON_RT_RunEpochBlock+0x142>
    { // alow reset of network (see function `LL_ATON_RT_Reset_Network()`)
      /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
      return LL_ATON_RT_NO_WFE;
3401ae7a:	2300      	movs	r3, #0
3401ae7c:	e028      	b.n	3401aed0 <LL_ATON_RT_RunEpochBlock+0x194>
    }

    if (!nn_instance->exec_state.current_epoch_block_started)
3401ae7e:	687b      	ldr	r3, [r7, #4]
3401ae80:	f893 3020 	ldrb.w	r3, [r3, #32]
3401ae84:	b2db      	uxtb	r3, r3
3401ae86:	f083 0301 	eor.w	r3, r3, #1
3401ae8a:	b2db      	uxtb	r3, r3
3401ae8c:	2b00      	cmp	r3, #0
3401ae8e:	d009      	beq.n	3401aea4 <LL_ATON_RT_RunEpochBlock+0x168>
    {
      nn_instance->exec_state.current_epoch_block_started = true;
3401ae90:	687b      	ldr	r3, [r7, #4]
3401ae92:	2201      	movs	r2, #1
3401ae94:	f883 2020 	strb.w	r2, [r3, #32]

      __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
3401ae98:	687b      	ldr	r3, [r7, #4]
3401ae9a:	685b      	ldr	r3, [r3, #4]
3401ae9c:	6879      	ldr	r1, [r7, #4]
3401ae9e:	4618      	mov	r0, r3
3401aea0:	f7ff fc38 	bl	3401a714 <__LL_ATON_RT_ExecStartEpochBlock>
    }

    /* End epoch block and advance to next one */
    if (__LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block) == 0x0)
3401aea4:	687b      	ldr	r3, [r7, #4]
3401aea6:	685b      	ldr	r3, [r3, #4]
3401aea8:	4618      	mov	r0, r3
3401aeaa:	f7ff fdf9 	bl	3401aaa0 <__LL_ATON_RT_GetWaitMask>
3401aeae:	4603      	mov	r3, r0
3401aeb0:	2b00      	cmp	r3, #0
3401aeb2:	d10c      	bne.n	3401aece <LL_ATON_RT_RunEpochBlock+0x192>
    {
      /* end/clean-up epoch block */
      __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
3401aeb4:	687b      	ldr	r3, [r7, #4]
3401aeb6:	685b      	ldr	r3, [r3, #4]
3401aeb8:	6879      	ldr	r1, [r7, #4]
3401aeba:	4618      	mov	r0, r3
3401aebc:	f7ff fcd6 	bl	3401a86c <__LL_ATON_RT_ExecEndEpochBlock>
      this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
3401aec0:	2301      	movs	r3, #1
3401aec2:	73fb      	strb	r3, [r7, #15]

      /* advance epoch block */
      __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
3401aec4:	6878      	ldr	r0, [r7, #4]
3401aec6:	f7ff fd8d 	bl	3401a9e4 <__LL_ATON_RT_DetermineNextEpochBlock>

      /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
      return LL_ATON_RT_NO_WFE;
3401aeca:	2300      	movs	r3, #0
3401aecc:	e000      	b.n	3401aed0 <LL_ATON_RT_RunEpochBlock+0x194>
    }
    else
    {
      /* Return to main loop */
      return LL_ATON_RT_WFE;
3401aece:	2301      	movs	r3, #1
    /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
    return LL_ATON_RT_NO_WFE;

#endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
  }
}
3401aed0:	4618      	mov	r0, r3
3401aed2:	3710      	adds	r7, #16
3401aed4:	46bd      	mov	sp, r7
3401aed6:	bd80      	pop	{r7, pc}
3401aed8:	3401f300 	.word	0x3401f300
3401aedc:	3401fbbc 	.word	0x3401fbbc
3401aee0:	3401f4b4 	.word	0x3401f4b4
3401aee4:	3401f6a8 	.word	0x3401f6a8
3401aee8:	3401f6e4 	.word	0x3401f6e4
3401aeec:	3401f69c 	.word	0x3401f69c
3401aef0:	34020eb4 	.word	0x34020eb4
3401aef4:	3401f54c 	.word	0x3401f54c

3401aef8 <__LL_ATON_RT_IrqErr>:
#if (ATON_INT_NR > 32)
static void __LL_ATON_RT_IrqErr(uint64_t irqs)
#else  //(ATON_INT_NR <= 32)
static void __LL_ATON_RT_IrqErr(uint32_t irqs)
#endif //(ATON_INT_NR <= 32)
{
3401aef8:	b5b0      	push	{r4, r5, r7, lr}
3401aefa:	b086      	sub	sp, #24
3401aefc:	af00      	add	r7, sp, #0
3401aefe:	6078      	str	r0, [r7, #4]
  extern void dump_dma_state(void);
  int32_t i;

  if (!irqs)
3401af00:	687b      	ldr	r3, [r7, #4]
3401af02:	2b00      	cmp	r3, #0
3401af04:	f000 8095 	beq.w	3401b032 <__LL_ATON_RT_IrqErr+0x13a>
    return;

#ifdef ATON_STRENG_NUM
  /* Streaming Engine Error interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM))
3401af08:	687a      	ldr	r2, [r7, #4]
3401af0a:	4b4c      	ldr	r3, [pc, #304]	@ (3401b03c <__LL_ATON_RT_IrqErr+0x144>)
3401af0c:	4013      	ands	r3, r2
3401af0e:	2b00      	cmp	r3, #0
3401af10:	d013      	beq.n	3401af3a <__LL_ATON_RT_IrqErr+0x42>
    int64_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
#else                    //(ATON_INT_NR <= 32)
    int32_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
#endif                   //(ATON_INT_NR <= 32)

    masked_irqs = (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM));
3401af12:	687a      	ldr	r2, [r7, #4]
3401af14:	4b49      	ldr	r3, [pc, #292]	@ (3401b03c <__LL_ATON_RT_IrqErr+0x144>)
3401af16:	4013      	ands	r3, r2
3401af18:	613b      	str	r3, [r7, #16]

    // assumes that stream engine interrupts are assigned in the order of their engine number and to consecutive bits
    // within the `INTREG` register
    uint32_t streaming_engine_nr = (uint32_t)(masked_irqs & (-masked_irqs));
3401af1a:	693b      	ldr	r3, [r7, #16]
3401af1c:	425a      	negs	r2, r3
3401af1e:	693b      	ldr	r3, [r7, #16]
3401af20:	4013      	ands	r3, r2
3401af22:	60fb      	str	r3, [r7, #12]
    streaming_engine_nr -= ATON_STRENG_INT(0);

#ifndef NDEBUG
    uint32_t streng_err = ATON_STRENG_IRQ_GET(streaming_engine_nr);
3401af24:	68fb      	ldr	r3, [r7, #12]
3401af26:	031a      	lsls	r2, r3, #12
3401af28:	4b45      	ldr	r3, [pc, #276]	@ (3401b040 <__LL_ATON_RT_IrqErr+0x148>)
3401af2a:	4413      	add	r3, r2
3401af2c:	681b      	ldr	r3, [r3, #0]
3401af2e:	60bb      	str	r3, [r7, #8]
    LL_ATON_PRINTF("Streaming engine #%u error interrupt: 0x%" PRIx32 "\n", streaming_engine_nr, streng_err);
3401af30:	68ba      	ldr	r2, [r7, #8]
3401af32:	68f9      	ldr	r1, [r7, #12]
3401af34:	4843      	ldr	r0, [pc, #268]	@ (3401b044 <__LL_ATON_RT_IrqErr+0x14c>)
3401af36:	f001 f89d 	bl	3401c074 <iprintf>
#endif // NDEBUG
  }
  /* Streaming Engine interrupts */
  if (irqs & ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0))
3401af3a:	687b      	ldr	r3, [r7, #4]
3401af3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
3401af40:	2b00      	cmp	r3, #0
3401af42:	d002      	beq.n	3401af4a <__LL_ATON_RT_IrqErr+0x52>
  {
    LL_ATON_PRINTF("Streaming engine completion interrupt\n");
3401af44:	4840      	ldr	r0, [pc, #256]	@ (3401b048 <__LL_ATON_RT_IrqErr+0x150>)
3401af46:	f001 f8fd 	bl	3401c144 <puts>
  }
#endif // ATON_STRENG_NUM

#ifdef ATON_CONVACC_NUM
  /* Convolutional accelerators interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_CONVACC_INT_MASK, ATON_CONVACC_NUM))
3401af4a:	687b      	ldr	r3, [r7, #4]
3401af4c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
3401af50:	2b00      	cmp	r3, #0
3401af52:	d002      	beq.n	3401af5a <__LL_ATON_RT_IrqErr+0x62>
  {
    LL_ATON_PRINTF("Convolutional accelerator interrupt\n");
3401af54:	483d      	ldr	r0, [pc, #244]	@ (3401b04c <__LL_ATON_RT_IrqErr+0x154>)
3401af56:	f001 f8f5 	bl	3401c144 <puts>
  }
#endif // ATON_CONVACC_NUM

#if defined(ATON_RECBUF_NUM)
  /* Reconfigurable buffer interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_RECBUF_INT_MASK, ATON_RECBUF_NUM))
3401af5a:	687b      	ldr	r3, [r7, #4]
3401af5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
3401af60:	2b00      	cmp	r3, #0
3401af62:	d002      	beq.n	3401af6a <__LL_ATON_RT_IrqErr+0x72>
  {
    LL_ATON_PRINTF("Reconfigurable buffer interrupt\n");
3401af64:	483a      	ldr	r0, [pc, #232]	@ (3401b050 <__LL_ATON_RT_IrqErr+0x158>)
3401af66:	f001 f8ed 	bl	3401c144 <puts>
  }
#endif // ATON_RECBUF_NUM

#ifdef ATON_BUSIF_NUM
  /* Bus interface interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_BUSIF_INT_MASK, ATON_BUSIF_NUM))
3401af6a:	687b      	ldr	r3, [r7, #4]
3401af6c:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
3401af70:	2b00      	cmp	r3, #0
3401af72:	d015      	beq.n	3401afa0 <__LL_ATON_RT_IrqErr+0xa8>
  {
    LL_ATON_PRINTF("Bus interface interrupt\n");
3401af74:	4837      	ldr	r0, [pc, #220]	@ (3401b054 <__LL_ATON_RT_IrqErr+0x15c>)
3401af76:	f001 f8e5 	bl	3401c144 <puts>

    /* Report offending stream engine */
    for (i = 0; i < ATON_BUSIF_NUM; i++)
3401af7a:	2300      	movs	r3, #0
3401af7c:	617b      	str	r3, [r7, #20]
3401af7e:	e00c      	b.n	3401af9a <__LL_ATON_RT_IrqErr+0xa2>
      LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
3401af80:	697b      	ldr	r3, [r7, #20]
3401af82:	031a      	lsls	r2, r3, #12
3401af84:	4b34      	ldr	r3, [pc, #208]	@ (3401b058 <__LL_ATON_RT_IrqErr+0x160>)
3401af86:	4413      	add	r3, r2
3401af88:	681b      	ldr	r3, [r3, #0]
3401af8a:	461a      	mov	r2, r3
3401af8c:	6979      	ldr	r1, [r7, #20]
3401af8e:	4833      	ldr	r0, [pc, #204]	@ (3401b05c <__LL_ATON_RT_IrqErr+0x164>)
3401af90:	f001 f870 	bl	3401c074 <iprintf>
    for (i = 0; i < ATON_BUSIF_NUM; i++)
3401af94:	697b      	ldr	r3, [r7, #20]
3401af96:	3301      	adds	r3, #1
3401af98:	617b      	str	r3, [r7, #20]
3401af9a:	697b      	ldr	r3, [r7, #20]
3401af9c:	2b01      	cmp	r3, #1
3401af9e:	ddef      	ble.n	3401af80 <__LL_ATON_RT_IrqErr+0x88>
  }
#endif // ATON_BUSIF_NUM

#if defined(ATON_STRSWITCH_NUM)
  /* Stream switch interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_STRSWITCH_INT_MASK, ATON_STRSWITCH_NUM))
3401afa0:	687b      	ldr	r3, [r7, #4]
3401afa2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3401afa6:	2b00      	cmp	r3, #0
3401afa8:	d002      	beq.n	3401afb0 <__LL_ATON_RT_IrqErr+0xb8>
  {
    LL_ATON_PRINTF("Stream switch interrupt\n");
3401afaa:	482d      	ldr	r0, [pc, #180]	@ (3401b060 <__LL_ATON_RT_IrqErr+0x168>)
3401afac:	f001 f8ca 	bl	3401c144 <puts>
  }
#endif // ATON_STRSWITCH_NUM

#if defined(ATON_EPOCHCTRL_NUM)
  /* Epoch Controller interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_ERR_INT_MASK, ATON_EPOCHCTRL_NUM))
3401afb0:	687b      	ldr	r3, [r7, #4]
3401afb2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
3401afb6:	2b00      	cmp	r3, #0
3401afb8:	d011      	beq.n	3401afde <__LL_ATON_RT_IrqErr+0xe6>
  {
    LL_ATON_PRINTF("Epoch Controller ERROR interrupt: EC_IRQ = 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_IRQ_GET(0));
3401afba:	4b2a      	ldr	r3, [pc, #168]	@ (3401b064 <__LL_ATON_RT_IrqErr+0x16c>)
3401afbc:	681b      	ldr	r3, [r3, #0]
3401afbe:	4619      	mov	r1, r3
3401afc0:	4829      	ldr	r0, [pc, #164]	@ (3401b068 <__LL_ATON_RT_IrqErr+0x170>)
3401afc2:	f001 f857 	bl	3401c074 <iprintf>
    LL_ATON_PRINTF("Epoch Controller opcode counter: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_BC_GET(0));
3401afc6:	4b29      	ldr	r3, [pc, #164]	@ (3401b06c <__LL_ATON_RT_IrqErr+0x174>)
3401afc8:	681b      	ldr	r3, [r3, #0]
3401afca:	4619      	mov	r1, r3
3401afcc:	4828      	ldr	r0, [pc, #160]	@ (3401b070 <__LL_ATON_RT_IrqErr+0x178>)
3401afce:	f001 f851 	bl	3401c074 <iprintf>
    LL_ATON_PRINTF("Epoch Controller label: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_LABEL_GET(0));
3401afd2:	4b28      	ldr	r3, [pc, #160]	@ (3401b074 <__LL_ATON_RT_IrqErr+0x17c>)
3401afd4:	681b      	ldr	r3, [r3, #0]
3401afd6:	4619      	mov	r1, r3
3401afd8:	4827      	ldr	r0, [pc, #156]	@ (3401b078 <__LL_ATON_RT_IrqErr+0x180>)
3401afda:	f001 f84b 	bl	3401c074 <iprintf>
  }
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_NOACK_INT_MASK, ATON_EPOCHCTRL_NUM))
3401afde:	687b      	ldr	r3, [r7, #4]
3401afe0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
3401afe4:	2b00      	cmp	r3, #0
3401afe6:	d002      	beq.n	3401afee <__LL_ATON_RT_IrqErr+0xf6>
  {
    LL_ATON_PRINTF("Epoch Controller NOACK interrupt\n");
3401afe8:	4824      	ldr	r0, [pc, #144]	@ (3401b07c <__LL_ATON_RT_IrqErr+0x184>)
3401afea:	f001 f8ab 	bl	3401c144 <puts>
  }
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ATON_EPOCHCTRL_NUM))
3401afee:	687b      	ldr	r3, [r7, #4]
3401aff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
3401aff4:	2b00      	cmp	r3, #0
3401aff6:	d002      	beq.n	3401affe <__LL_ATON_RT_IrqErr+0x106>
  {
    LL_ATON_PRINTF("Epoch Controller interrupt\n");
3401aff8:	4821      	ldr	r0, [pc, #132]	@ (3401b080 <__LL_ATON_RT_IrqErr+0x188>)
3401affa:	f001 f8a3 	bl	3401c144 <puts>
  }
#endif // ATON_EPOCHCTRL_NUM

  /* default error handling */
  dump_dma_state();
3401affe:	f7ff fb61 	bl	3401a6c4 <dump_dma_state>
  IRQ_ERR_MSG(); // just for debug
3401b002:	687b      	ldr	r3, [r7, #4]
3401b004:	2200      	movs	r2, #0
3401b006:	461c      	mov	r4, r3
3401b008:	4615      	mov	r5, r2
3401b00a:	4622      	mov	r2, r4
3401b00c:	462b      	mov	r3, r5
3401b00e:	f240 314a 	movw	r1, #842	@ 0x34a
3401b012:	481c      	ldr	r0, [pc, #112]	@ (3401b084 <__LL_ATON_RT_IrqErr+0x18c>)
3401b014:	f001 f82e 	bl	3401c074 <iprintf>
//#if (ATON_PLAT_HAS_FFLUSH)
  LL_ATON_FFLUSH(stdout);
3401b018:	4b1b      	ldr	r3, [pc, #108]	@ (3401b088 <__LL_ATON_RT_IrqErr+0x190>)
3401b01a:	681b      	ldr	r3, [r3, #0]
3401b01c:	689b      	ldr	r3, [r3, #8]
3401b01e:	4618      	mov	r0, r3
3401b020:	f000 ff40 	bl	3401bea4 <fflush>
//#endif
  LL_ATON_ASSERT(false); // may never happen
3401b024:	4b19      	ldr	r3, [pc, #100]	@ (3401b08c <__LL_ATON_RT_IrqErr+0x194>)
3401b026:	4a1a      	ldr	r2, [pc, #104]	@ (3401b090 <__LL_ATON_RT_IrqErr+0x198>)
3401b028:	f240 314e 	movw	r1, #846	@ 0x34e
3401b02c:	4819      	ldr	r0, [pc, #100]	@ (3401b094 <__LL_ATON_RT_IrqErr+0x19c>)
3401b02e:	f000 f981 	bl	3401b334 <__assert_func>
    return;
3401b032:	bf00      	nop
  // All of the above not handled interrupts should be changed in a way that allows both a return from
  // this IRQ handler (w/o immediate re-entry) and to return control back to the user's main loop e.g. by using an
  // internal flag/variable to signal the error, then performing a `LL_ATON_RT_RuntimeDeInit()`, and returning with a
  // respective (new) return value (of type `LL_ATON_RT_RetValues_t`), reporting about the error, from the latest
  // call to `LL_ATON_RT_RunEpochBlock()`
}
3401b034:	3718      	adds	r7, #24
3401b036:	46bd      	mov	sp, r7
3401b038:	bdb0      	pop	{r4, r5, r7, pc}
3401b03a:	bf00      	nop
3401b03c:	000ffc00 	.word	0x000ffc00
3401b040:	580e503c 	.word	0x580e503c
3401b044:	3401f748 	.word	0x3401f748
3401b048:	3401f778 	.word	0x3401f778
3401b04c:	3401f7a0 	.word	0x3401f7a0
3401b050:	3401f7c4 	.word	0x3401f7c4
3401b054:	3401f7e4 	.word	0x3401f7e4
3401b058:	580e2010 	.word	0x580e2010
3401b05c:	3401f7fc 	.word	0x3401f7fc
3401b060:	3401f814 	.word	0x3401f814
3401b064:	580fe00c 	.word	0x580fe00c
3401b068:	3401f82c 	.word	0x3401f82c
3401b06c:	580fe020 	.word	0x580fe020
3401b070:	3401f860 	.word	0x3401f860
3401b074:	580fe01c 	.word	0x580fe01c
3401b078:	3401f88c 	.word	0x3401f88c
3401b07c:	3401f8b0 	.word	0x3401f8b0
3401b080:	3401f8d4 	.word	0x3401f8d4
3401b084:	3401f8f0 	.word	0x3401f8f0
3401b088:	3402077c 	.word	0x3402077c
3401b08c:	3401f918 	.word	0x3401f918
3401b090:	3401fcd0 	.word	0x3401fcd0
3401b094:	3401f4b4 	.word	0x3401f4b4

3401b098 <__LL_ATON_RT_IrqEpochBlock>:
#if (ATON_INT_NR > 32)
static inline void __LL_ATON_RT_IrqEpochBlock(uint64_t irqs)
#else  //(ATON_INT_NR <= 32)
static inline void __LL_ATON_RT_IrqEpochBlock(uint32_t irqs)
#endif //(ATON_INT_NR <= 32)
{
3401b098:	b480      	push	{r7}
3401b09a:	b087      	sub	sp, #28
3401b09c:	af00      	add	r7, sp, #0
3401b09e:	6078      	str	r0, [r7, #4]
   * consecutive bits within the `INTREG` register (and within all other interrupt controller registers, like e.g.
   * status/mask/clear)! */
  irqs >>= ATON_STRENG_INT(0);
  wait_irqs =
      irqs &
      __ll_current_aton_ip_owner->exec_state.current_epoch_block
3401b0a0:	4b1e      	ldr	r3, [pc, #120]	@ (3401b11c <__LL_ATON_RT_IrqEpochBlock+0x84>)
3401b0a2:	681b      	ldr	r3, [r3, #0]
3401b0a4:	685b      	ldr	r3, [r3, #4]
          ->wait_mask; /* treat only IRQs we are currently waiting for
3401b0a6:	68db      	ldr	r3, [r3, #12]
  wait_irqs =
3401b0a8:	687a      	ldr	r2, [r7, #4]
3401b0aa:	4013      	ands	r3, r2
3401b0ac:	60fb      	str	r3, [r7, #12]
                          (Note: we might be running in a hybrid function which uses DMAs in parallel with a "normal"
                          ATON execution and we must not clear the IRQs of this "normal" ATON execution here) */
  if (wait_irqs)
3401b0ae:	68fb      	ldr	r3, [r7, #12]
3401b0b0:	2b00      	cmp	r3, #0
3401b0b2:	d02d      	beq.n	3401b110 <__LL_ATON_RT_IrqEpochBlock+0x78>
  {
    uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
3401b0b4:	4b19      	ldr	r3, [pc, #100]	@ (3401b11c <__LL_ATON_RT_IrqEpochBlock+0x84>)
3401b0b6:	681b      	ldr	r3, [r3, #0]
3401b0b8:	69db      	ldr	r3, [r3, #28]
3401b0ba:	613b      	str	r3, [r7, #16]
    for (i = 0; i < ATON_STRENG_NUM; i++)
3401b0bc:	2300      	movs	r3, #0
3401b0be:	617b      	str	r3, [r7, #20]
3401b0c0:	e01f      	b.n	3401b102 <__LL_ATON_RT_IrqEpochBlock+0x6a>
    {
      /* Handle event interrupts */
      if ((wait_irqs >> i) & 1)
3401b0c2:	68fa      	ldr	r2, [r7, #12]
3401b0c4:	697b      	ldr	r3, [r7, #20]
3401b0c6:	fa22 f303 	lsr.w	r3, r2, r3
3401b0ca:	f003 0301 	and.w	r3, r3, #1
3401b0ce:	2b00      	cmp	r3, #0
3401b0d0:	d014      	beq.n	3401b0fc <__LL_ATON_RT_IrqEpochBlock+0x64>
      { /* more future-proofed but less efficient alternative:
           `if (wait_irqs & ATON_STRENG_INT_MASK(i, 0, 0))`
         */
        uint32_t strengIrqs = ATON_STRENG_IRQ_GET(i);
3401b0d2:	697b      	ldr	r3, [r7, #20]
3401b0d4:	031a      	lsls	r2, r3, #12
3401b0d6:	4b12      	ldr	r3, [pc, #72]	@ (3401b120 <__LL_ATON_RT_IrqEpochBlock+0x88>)
3401b0d8:	4413      	add	r3, r2
3401b0da:	681b      	ldr	r3, [r3, #0]
3401b0dc:	60bb      	str	r3, [r7, #8]
        ATON_STRENG_IRQ_SET(
3401b0de:	697b      	ldr	r3, [r7, #20]
3401b0e0:	031a      	lsls	r2, r3, #12
3401b0e2:	4b0f      	ldr	r3, [pc, #60]	@ (3401b120 <__LL_ATON_RT_IrqEpochBlock+0x88>)
3401b0e4:	4413      	add	r3, r2
3401b0e6:	461a      	mov	r2, r3
3401b0e8:	68bb      	ldr	r3, [r7, #8]
3401b0ea:	6013      	str	r3, [r2, #0]
            i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be more fine grain */

        /* Handle RT integration */
        _tmp_triggered_events |= (1 << i);
3401b0ec:	2201      	movs	r2, #1
3401b0ee:	697b      	ldr	r3, [r7, #20]
3401b0f0:	fa02 f303 	lsl.w	r3, r2, r3
3401b0f4:	461a      	mov	r2, r3
3401b0f6:	693b      	ldr	r3, [r7, #16]
3401b0f8:	4313      	orrs	r3, r2
3401b0fa:	613b      	str	r3, [r7, #16]
    for (i = 0; i < ATON_STRENG_NUM; i++)
3401b0fc:	697b      	ldr	r3, [r7, #20]
3401b0fe:	3301      	adds	r3, #1
3401b100:	617b      	str	r3, [r7, #20]
3401b102:	697b      	ldr	r3, [r7, #20]
3401b104:	2b09      	cmp	r3, #9
3401b106:	dddc      	ble.n	3401b0c2 <__LL_ATON_RT_IrqEpochBlock+0x2a>
      }
    }
    __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
3401b108:	4b04      	ldr	r3, [pc, #16]	@ (3401b11c <__LL_ATON_RT_IrqEpochBlock+0x84>)
3401b10a:	681b      	ldr	r3, [r3, #0]
3401b10c:	693a      	ldr	r2, [r7, #16]
3401b10e:	61da      	str	r2, [r3, #28]
  }
}
3401b110:	bf00      	nop
3401b112:	371c      	adds	r7, #28
3401b114:	46bd      	mov	sp, r7
3401b116:	f85d 7b04 	ldr.w	r7, [sp], #4
3401b11a:	4770      	bx	lr
3401b11c:	34020eb4 	.word	0x34020eb4
3401b120:	580e503c 	.word	0x580e503c

3401b124 <__LL_ATON_RT_IrqEpochBlob>:
#if (ATON_INT_NR > 32)
static inline void __LL_ATON_RT_IrqEpochBlob(uint64_t irqs)
#else  //(ATON_INT_NR <= 32)
static inline void __LL_ATON_RT_IrqEpochBlob(uint32_t irqs)
#endif //(ATON_INT_NR <= 32)
{
3401b124:	b580      	push	{r7, lr}
3401b126:	b086      	sub	sp, #24
3401b128:	af00      	add	r7, sp, #0
3401b12a:	6078      	str	r0, [r7, #4]
  uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epoch_block);
3401b12c:	4b1d      	ldr	r3, [pc, #116]	@ (3401b1a4 <__LL_ATON_RT_IrqEpochBlob+0x80>)
3401b12e:	681b      	ldr	r3, [r3, #0]
3401b130:	685b      	ldr	r3, [r3, #4]
3401b132:	4618      	mov	r0, r3
3401b134:	f7ff f94e 	bl	3401a3d4 <EpochBlock_EpochControllerUnit>
3401b138:	6178      	str	r0, [r7, #20]
  LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3401b13a:	697b      	ldr	r3, [r7, #20]
3401b13c:	2b00      	cmp	r3, #0
3401b13e:	d006      	beq.n	3401b14e <__LL_ATON_RT_IrqEpochBlob+0x2a>
3401b140:	4b19      	ldr	r3, [pc, #100]	@ (3401b1a8 <__LL_ATON_RT_IrqEpochBlob+0x84>)
3401b142:	4a1a      	ldr	r2, [pc, #104]	@ (3401b1ac <__LL_ATON_RT_IrqEpochBlob+0x88>)
3401b144:	f240 3191 	movw	r1, #913	@ 0x391
3401b148:	4819      	ldr	r0, [pc, #100]	@ (3401b1b0 <__LL_ATON_RT_IrqEpochBlob+0x8c>)
3401b14a:	f000 f8f3 	bl	3401b334 <__assert_func>
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
3401b14e:	697b      	ldr	r3, [r7, #20]
3401b150:	2b00      	cmp	r3, #0
3401b152:	d007      	beq.n	3401b164 <__LL_ATON_RT_IrqEpochBlob+0x40>
3401b154:	697b      	ldr	r3, [r7, #20]
3401b156:	2b01      	cmp	r3, #1
3401b158:	d102      	bne.n	3401b160 <__LL_ATON_RT_IrqEpochBlob+0x3c>
3401b15a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
3401b15e:	e003      	b.n	3401b168 <__LL_ATON_RT_IrqEpochBlob+0x44>
3401b160:	2300      	movs	r3, #0
3401b162:	e001      	b.n	3401b168 <__LL_ATON_RT_IrqEpochBlob+0x44>
3401b164:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
3401b168:	687a      	ldr	r2, [r7, #4]
3401b16a:	4013      	ands	r3, r2
3401b16c:	2b00      	cmp	r3, #0
3401b16e:	d015      	beq.n	3401b19c <__LL_ATON_RT_IrqEpochBlob+0x78>
  {
    /* Acknowledge interrupts in active epoch controller unit - could be more fine grain */
    uint32_t ecIrqs = ATON_EPOCHCTRL_IRQ_GET(ecId);
3401b170:	4b10      	ldr	r3, [pc, #64]	@ (3401b1b4 <__LL_ATON_RT_IrqEpochBlob+0x90>)
3401b172:	681b      	ldr	r3, [r3, #0]
3401b174:	613b      	str	r3, [r7, #16]
    ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
3401b176:	4a0f      	ldr	r2, [pc, #60]	@ (3401b1b4 <__LL_ATON_RT_IrqEpochBlob+0x90>)
3401b178:	693b      	ldr	r3, [r7, #16]
3401b17a:	6013      	str	r3, [r2, #0]

    /* Handle RT integration */
    uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
3401b17c:	4b09      	ldr	r3, [pc, #36]	@ (3401b1a4 <__LL_ATON_RT_IrqEpochBlob+0x80>)
3401b17e:	681b      	ldr	r3, [r3, #0]
3401b180:	69db      	ldr	r3, [r3, #28]
3401b182:	60fb      	str	r3, [r7, #12]
    _tmp_triggered_events |= (1 << ecId);
3401b184:	2201      	movs	r2, #1
3401b186:	697b      	ldr	r3, [r7, #20]
3401b188:	fa02 f303 	lsl.w	r3, r2, r3
3401b18c:	461a      	mov	r2, r3
3401b18e:	68fb      	ldr	r3, [r7, #12]
3401b190:	4313      	orrs	r3, r2
3401b192:	60fb      	str	r3, [r7, #12]
    __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
3401b194:	4b03      	ldr	r3, [pc, #12]	@ (3401b1a4 <__LL_ATON_RT_IrqEpochBlob+0x80>)
3401b196:	681b      	ldr	r3, [r3, #0]
3401b198:	68fa      	ldr	r2, [r7, #12]
3401b19a:	61da      	str	r2, [r3, #28]
  }
}
3401b19c:	bf00      	nop
3401b19e:	3718      	adds	r7, #24
3401b1a0:	46bd      	mov	sp, r7
3401b1a2:	bd80      	pop	{r7, pc}
3401b1a4:	34020eb4 	.word	0x34020eb4
3401b1a8:	3401f578 	.word	0x3401f578
3401b1ac:	3401fcf4 	.word	0x3401fcf4
3401b1b0:	3401f4b4 	.word	0x3401f4b4
3401b1b4:	580fe00c 	.word	0x580fe00c

3401b1b8 <NPU0_IRQHandler>:
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

/* ATON ISR
 * ll_aton routes all interrupts to `ATON_STD_IRQ_LINE` interrupt line */
void ATON_STD_IRQHandler(void)
{
3401b1b8:	b580      	push	{r7, lr}
3401b1ba:	b082      	sub	sp, #8
3401b1bc:	af00      	add	r7, sp, #0
#if (ATON_INT_NR > 32)
  uint32_t irqs_l = ATON_INTCTRL_INTREG_GET(0);
  uint32_t irqs_h = ATON_INTCTRL_INTREG_H_GET(0);
  uint64_t irqs = irqs_l | (irqs_h << 32);
#else  //(ATON_INT_NR <= 32)
  uint32_t irqs = ATON_INTCTRL_INTREG_GET(0);
3401b1be:	4b3d      	ldr	r3, [pc, #244]	@ (3401b2b4 <NPU0_IRQHandler+0xfc>)
3401b1c0:	681b      	ldr	r3, [r3, #0]
3401b1c2:	607b      	str	r3, [r7, #4]
#endif //(ATON_INT_NR <= 32)

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  if (__ll_current_aton_ip_owner != NULL)
3401b1c4:	4b3c      	ldr	r3, [pc, #240]	@ (3401b2b8 <NPU0_IRQHandler+0x100>)
3401b1c6:	681b      	ldr	r3, [r3, #0]
3401b1c8:	2b00      	cmp	r3, #0
3401b1ca:	d045      	beq.n	3401b258 <NPU0_IRQHandler+0xa0>
  {
    LL_ATON_ASSERT(__ll_current_aton_ip_owner->exec_state.current_epoch_block != NULL);
3401b1cc:	4b3a      	ldr	r3, [pc, #232]	@ (3401b2b8 <NPU0_IRQHandler+0x100>)
3401b1ce:	681b      	ldr	r3, [r3, #0]
3401b1d0:	685b      	ldr	r3, [r3, #4]
3401b1d2:	2b00      	cmp	r3, #0
3401b1d4:	d106      	bne.n	3401b1e4 <NPU0_IRQHandler+0x2c>
3401b1d6:	4b39      	ldr	r3, [pc, #228]	@ (3401b2bc <NPU0_IRQHandler+0x104>)
3401b1d8:	4a39      	ldr	r2, [pc, #228]	@ (3401b2c0 <NPU0_IRQHandler+0x108>)
3401b1da:	f240 31b1 	movw	r1, #945	@ 0x3b1
3401b1de:	4839      	ldr	r0, [pc, #228]	@ (3401b2c4 <NPU0_IRQHandler+0x10c>)
3401b1e0:	f000 f8a8 	bl	3401b334 <__assert_func>

    /** OR-mask interrupts MUST be handled first **/
    if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
3401b1e4:	4b34      	ldr	r3, [pc, #208]	@ (3401b2b8 <NPU0_IRQHandler+0x100>)
3401b1e6:	681b      	ldr	r3, [r3, #0]
                                    .current_epoch_block)) // standard epoch block handling based on streaming engines
3401b1e8:	685b      	ldr	r3, [r3, #4]
    if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
3401b1ea:	4618      	mov	r0, r3
3401b1ec:	f7ff f8a6 	bl	3401a33c <EpochBlock_IsEpochBlob>
3401b1f0:	4603      	mov	r3, r0
3401b1f2:	f083 0301 	eor.w	r3, r3, #1
3401b1f6:	b2db      	uxtb	r3, r3
3401b1f8:	2b00      	cmp	r3, #0
3401b1fa:	d008      	beq.n	3401b20e <NPU0_IRQHandler+0x56>
    {
      __LL_ATON_RT_IrqErr(
3401b1fc:	687b      	ldr	r3, [r7, #4]
3401b1fe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
3401b202:	f023 0303 	bic.w	r3, r3, #3
3401b206:	4618      	mov	r0, r3
3401b208:	f7ff fe76 	bl	3401aef8 <__LL_ATON_RT_IrqErr>
3401b20c:	e027      	b.n	3401b25e <NPU0_IRQHandler+0xa6>
          irqs & ~ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0)); /* exclude all streaming engine completion interrupts */
    }
    else // epoch blob handling based on epoch controller
    {
#if defined(ATON_EPOCHCTRL_NUM)
      uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epoch_block);
3401b20e:	4b2a      	ldr	r3, [pc, #168]	@ (3401b2b8 <NPU0_IRQHandler+0x100>)
3401b210:	681b      	ldr	r3, [r3, #0]
3401b212:	685b      	ldr	r3, [r3, #4]
3401b214:	4618      	mov	r0, r3
3401b216:	f7ff f8dd 	bl	3401a3d4 <EpochBlock_EpochControllerUnit>
3401b21a:	6038      	str	r0, [r7, #0]
      LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3401b21c:	683b      	ldr	r3, [r7, #0]
3401b21e:	2b00      	cmp	r3, #0
3401b220:	d006      	beq.n	3401b230 <NPU0_IRQHandler+0x78>
3401b222:	4b29      	ldr	r3, [pc, #164]	@ (3401b2c8 <NPU0_IRQHandler+0x110>)
3401b224:	4a26      	ldr	r2, [pc, #152]	@ (3401b2c0 <NPU0_IRQHandler+0x108>)
3401b226:	f240 31be 	movw	r1, #958	@ 0x3be
3401b22a:	4826      	ldr	r0, [pc, #152]	@ (3401b2c4 <NPU0_IRQHandler+0x10c>)
3401b22c:	f000 f882 	bl	3401b334 <__assert_func>

      // epoch blob handling based on epoch controller interrupt
      __LL_ATON_RT_IrqErr(
          irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
3401b230:	683b      	ldr	r3, [r7, #0]
3401b232:	2b00      	cmp	r3, #0
3401b234:	d008      	beq.n	3401b248 <NPU0_IRQHandler+0x90>
3401b236:	683b      	ldr	r3, [r7, #0]
3401b238:	2b01      	cmp	r3, #1
3401b23a:	d102      	bne.n	3401b242 <NPU0_IRQHandler+0x8a>
3401b23c:	f06f 5380 	mvn.w	r3, #268435456	@ 0x10000000
3401b240:	e004      	b.n	3401b24c <NPU0_IRQHandler+0x94>
3401b242:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3401b246:	e001      	b.n	3401b24c <NPU0_IRQHandler+0x94>
3401b248:	f06f 5380 	mvn.w	r3, #268435456	@ 0x10000000
      __LL_ATON_RT_IrqErr(
3401b24c:	687a      	ldr	r2, [r7, #4]
3401b24e:	4013      	ands	r3, r2
3401b250:	4618      	mov	r0, r3
3401b252:	f7ff fe51 	bl	3401aef8 <__LL_ATON_RT_IrqErr>
3401b256:	e002      	b.n	3401b25e <NPU0_IRQHandler+0xa6>
#endif                                      // !ATON_EPOCHCTRL_NUM
    }
  }
  else // `__ll_current_aton_ip_owner == NULL`
  {
    __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
3401b258:	6878      	ldr	r0, [r7, #4]
3401b25a:	f7ff fe4d 	bl	3401aef8 <__LL_ATON_RT_IrqErr>
#else  // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
  __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3401b25e:	4b16      	ldr	r3, [pc, #88]	@ (3401b2b8 <NPU0_IRQHandler+0x100>)
3401b260:	681b      	ldr	r3, [r3, #0]
3401b262:	2b00      	cmp	r3, #0
3401b264:	d106      	bne.n	3401b274 <NPU0_IRQHandler+0xbc>
3401b266:	4b19      	ldr	r3, [pc, #100]	@ (3401b2cc <NPU0_IRQHandler+0x114>)
3401b268:	4a15      	ldr	r2, [pc, #84]	@ (3401b2c0 <NPU0_IRQHandler+0x108>)
3401b26a:	f240 31d2 	movw	r1, #978	@ 0x3d2
3401b26e:	4815      	ldr	r0, [pc, #84]	@ (3401b2c4 <NPU0_IRQHandler+0x10c>)
3401b270:	f000 f860 	bl	3401b334 <__assert_func>

  if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state.current_epoch_block))
3401b274:	4b10      	ldr	r3, [pc, #64]	@ (3401b2b8 <NPU0_IRQHandler+0x100>)
3401b276:	681b      	ldr	r3, [r3, #0]
3401b278:	685b      	ldr	r3, [r3, #4]
3401b27a:	4618      	mov	r0, r3
3401b27c:	f7ff f85e 	bl	3401a33c <EpochBlock_IsEpochBlob>
3401b280:	4603      	mov	r3, r0
3401b282:	f083 0301 	eor.w	r3, r3, #1
3401b286:	b2db      	uxtb	r3, r3
3401b288:	2b00      	cmp	r3, #0
3401b28a:	d003      	beq.n	3401b294 <NPU0_IRQHandler+0xdc>
  { // standard epoch block handling based on streaming engines
    __LL_ATON_RT_IrqEpochBlock(irqs);
3401b28c:	6878      	ldr	r0, [r7, #4]
3401b28e:	f7ff ff03 	bl	3401b098 <__LL_ATON_RT_IrqEpochBlock>
3401b292:	e002      	b.n	3401b29a <NPU0_IRQHandler+0xe2>
  }
  else
  { // epoch blob handling based on epoch controller
#if defined(ATON_EPOCHCTRL_NUM)
    __LL_ATON_RT_IrqEpochBlob(irqs);
3401b294:	6878      	ldr	r0, [r7, #4]
3401b296:	f7ff ff45 	bl	3401b124 <__LL_ATON_RT_IrqEpochBlob>
  __ASM volatile ("dsb 0xF":::"memory");
3401b29a:	f3bf 8f4f 	dsb	sy
}
3401b29e:	bf00      	nop
   */
#if (ATON_INT_NR > 32)
  ATON_INTCTRL_INTCLR_SET(0, irqs_l);
  ATON_INTCTRL_INTCLR_H_SET(0, irqs_h);
#else  //(ATON_INT_NR <= 32)
  ATON_INTCTRL_INTCLR_SET(0, irqs);
3401b2a0:	4a0b      	ldr	r2, [pc, #44]	@ (3401b2d0 <NPU0_IRQHandler+0x118>)
3401b2a2:	687b      	ldr	r3, [r7, #4]
3401b2a4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
3401b2a6:	f3bf 8f4f 	dsb	sy
}
3401b2aa:	bf00      	nop
  /* Signal event */
  LL_ATON_OSAL_SIGNAL_EVENT();

#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

  return;
3401b2ac:	bf00      	nop
}
3401b2ae:	3708      	adds	r7, #8
3401b2b0:	46bd      	mov	sp, r7
3401b2b2:	bd80      	pop	{r7, pc}
3401b2b4:	580e1008 	.word	0x580e1008
3401b2b8:	34020eb4 	.word	0x34020eb4
3401b2bc:	3401f91c 	.word	0x3401f91c
3401b2c0:	3401fce4 	.word	0x3401fce4
3401b2c4:	3401f4b4 	.word	0x3401f4b4
3401b2c8:	3401f578 	.word	0x3401f578
3401b2cc:	3401f34c 	.word	0x3401f34c
3401b2d0:	580e1010 	.word	0x580e1010

3401b2d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_sstack
3401b2d4:	480f      	ldr	r0, [pc, #60]	@ (3401b314 <LoopForever+0x4>)
  msr   MSPLIM, r0
3401b2d6:	f380 880a 	msr	MSPLIM, r0
  ldr   r0, =_estack
3401b2da:	480f      	ldr	r0, [pc, #60]	@ (3401b318 <LoopForever+0x8>)
  mov   sp, r0          /* set stack pointer */
3401b2dc:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
3401b2de:	f7e8 fa43 	bl	34003768 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
3401b2e2:	480e      	ldr	r0, [pc, #56]	@ (3401b31c <LoopForever+0xc>)
  ldr r1, =_edata
3401b2e4:	490e      	ldr	r1, [pc, #56]	@ (3401b320 <LoopForever+0x10>)
  ldr r2, =_sidata
3401b2e6:	4a0f      	ldr	r2, [pc, #60]	@ (3401b324 <LoopForever+0x14>)
  movs r3, #0
3401b2e8:	2300      	movs	r3, #0
  b LoopCopyDataInit
3401b2ea:	e002      	b.n	3401b2f2 <LoopCopyDataInit>

3401b2ec <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
3401b2ec:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
3401b2ee:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
3401b2f0:	3304      	adds	r3, #4

3401b2f2 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
3401b2f2:	18c4      	adds	r4, r0, r3
  cmp r4, r1
3401b2f4:	428c      	cmp	r4, r1
  bcc CopyDataInit
3401b2f6:	d3f9      	bcc.n	3401b2ec <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
3401b2f8:	4a0b      	ldr	r2, [pc, #44]	@ (3401b328 <LoopForever+0x18>)
  ldr r4, =_ebss
3401b2fa:	4c0c      	ldr	r4, [pc, #48]	@ (3401b32c <LoopForever+0x1c>)
  movs r3, #0
3401b2fc:	2300      	movs	r3, #0
  b LoopFillZerobss
3401b2fe:	e001      	b.n	3401b304 <LoopFillZerobss>

3401b300 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
3401b300:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
3401b302:	3204      	adds	r2, #4

3401b304 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
3401b304:	42a2      	cmp	r2, r4
  bcc FillZerobss
3401b306:	d3fb      	bcc.n	3401b300 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
3401b308:	f001 fa56 	bl	3401c7b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
3401b30c:	f7e6 f9ee 	bl	340016ec <main>

3401b310 <LoopForever>:

LoopForever:
  b LoopForever
3401b310:	e7fe      	b.n	3401b310 <LoopForever>
3401b312:	0000      	.short	0x0000
  ldr   r0, =_sstack
3401b314:	340fc000 	.word	0x340fc000
  ldr   r0, =_estack
3401b318:	34100000 	.word	0x34100000
  ldr r0, =_sdata
3401b31c:	3402072c 	.word	0x3402072c
  ldr r1, =_edata
3401b320:	34020938 	.word	0x34020938
  ldr r2, =_sidata
3401b324:	3402072c 	.word	0x3402072c
  ldr r2, =_sbss
3401b328:	34020938 	.word	0x34020938
  ldr r4, =_ebss
3401b32c:	34021010 	.word	0x34021010

3401b330 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
3401b330:	e7fe      	b.n	3401b330 <ADC1_2_IRQHandler>
	...

3401b334 <__assert_func>:
3401b334:	b51f      	push	{r0, r1, r2, r3, r4, lr}
3401b336:	4614      	mov	r4, r2
3401b338:	461a      	mov	r2, r3
3401b33a:	4b09      	ldr	r3, [pc, #36]	@ (3401b360 <__assert_func+0x2c>)
3401b33c:	4605      	mov	r5, r0
3401b33e:	681b      	ldr	r3, [r3, #0]
3401b340:	68d8      	ldr	r0, [r3, #12]
3401b342:	b14c      	cbz	r4, 3401b358 <__assert_func+0x24>
3401b344:	4b07      	ldr	r3, [pc, #28]	@ (3401b364 <__assert_func+0x30>)
3401b346:	9100      	str	r1, [sp, #0]
3401b348:	4907      	ldr	r1, [pc, #28]	@ (3401b368 <__assert_func+0x34>)
3401b34a:	e9cd 3401 	strd	r3, r4, [sp, #4]
3401b34e:	462b      	mov	r3, r5
3401b350:	f000 fe60 	bl	3401c014 <fiprintf>
3401b354:	f001 fa72 	bl	3401c83c <abort>
3401b358:	4b04      	ldr	r3, [pc, #16]	@ (3401b36c <__assert_func+0x38>)
3401b35a:	461c      	mov	r4, r3
3401b35c:	e7f3      	b.n	3401b346 <__assert_func+0x12>
3401b35e:	bf00      	nop
3401b360:	3402077c 	.word	0x3402077c
3401b364:	3401fd0e 	.word	0x3401fd0e
3401b368:	3401fd1b 	.word	0x3401fd1b
3401b36c:	3401fd49 	.word	0x3401fd49

3401b370 <malloc>:
3401b370:	4b02      	ldr	r3, [pc, #8]	@ (3401b37c <malloc+0xc>)
3401b372:	4601      	mov	r1, r0
3401b374:	6818      	ldr	r0, [r3, #0]
3401b376:	f000 b825 	b.w	3401b3c4 <_malloc_r>
3401b37a:	bf00      	nop
3401b37c:	3402077c 	.word	0x3402077c

3401b380 <sbrk_aligned>:
3401b380:	b570      	push	{r4, r5, r6, lr}
3401b382:	4e0f      	ldr	r6, [pc, #60]	@ (3401b3c0 <sbrk_aligned+0x40>)
3401b384:	460c      	mov	r4, r1
3401b386:	4605      	mov	r5, r0
3401b388:	6831      	ldr	r1, [r6, #0]
3401b38a:	b911      	cbnz	r1, 3401b392 <sbrk_aligned+0x12>
3401b38c:	f001 f9ec 	bl	3401c768 <_sbrk_r>
3401b390:	6030      	str	r0, [r6, #0]
3401b392:	4621      	mov	r1, r4
3401b394:	4628      	mov	r0, r5
3401b396:	f001 f9e7 	bl	3401c768 <_sbrk_r>
3401b39a:	1c43      	adds	r3, r0, #1
3401b39c:	d103      	bne.n	3401b3a6 <sbrk_aligned+0x26>
3401b39e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
3401b3a2:	4620      	mov	r0, r4
3401b3a4:	bd70      	pop	{r4, r5, r6, pc}
3401b3a6:	1cc4      	adds	r4, r0, #3
3401b3a8:	f024 0403 	bic.w	r4, r4, #3
3401b3ac:	42a0      	cmp	r0, r4
3401b3ae:	d0f8      	beq.n	3401b3a2 <sbrk_aligned+0x22>
3401b3b0:	1a21      	subs	r1, r4, r0
3401b3b2:	4628      	mov	r0, r5
3401b3b4:	f001 f9d8 	bl	3401c768 <_sbrk_r>
3401b3b8:	3001      	adds	r0, #1
3401b3ba:	d1f2      	bne.n	3401b3a2 <sbrk_aligned+0x22>
3401b3bc:	e7ef      	b.n	3401b39e <sbrk_aligned+0x1e>
3401b3be:	bf00      	nop
3401b3c0:	34020ec0 	.word	0x34020ec0

3401b3c4 <_malloc_r>:
3401b3c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3401b3c8:	1ccd      	adds	r5, r1, #3
3401b3ca:	4606      	mov	r6, r0
3401b3cc:	f025 0503 	bic.w	r5, r5, #3
3401b3d0:	3508      	adds	r5, #8
3401b3d2:	2d0c      	cmp	r5, #12
3401b3d4:	bf38      	it	cc
3401b3d6:	250c      	movcc	r5, #12
3401b3d8:	2d00      	cmp	r5, #0
3401b3da:	db01      	blt.n	3401b3e0 <_malloc_r+0x1c>
3401b3dc:	42a9      	cmp	r1, r5
3401b3de:	d904      	bls.n	3401b3ea <_malloc_r+0x26>
3401b3e0:	230c      	movs	r3, #12
3401b3e2:	6033      	str	r3, [r6, #0]
3401b3e4:	2000      	movs	r0, #0
3401b3e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
3401b3ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 3401b4c0 <_malloc_r+0xfc>
3401b3ee:	f000 f869 	bl	3401b4c4 <__malloc_lock>
3401b3f2:	f8d8 3000 	ldr.w	r3, [r8]
3401b3f6:	461c      	mov	r4, r3
3401b3f8:	bb44      	cbnz	r4, 3401b44c <_malloc_r+0x88>
3401b3fa:	4629      	mov	r1, r5
3401b3fc:	4630      	mov	r0, r6
3401b3fe:	f7ff ffbf 	bl	3401b380 <sbrk_aligned>
3401b402:	1c43      	adds	r3, r0, #1
3401b404:	4604      	mov	r4, r0
3401b406:	d158      	bne.n	3401b4ba <_malloc_r+0xf6>
3401b408:	f8d8 4000 	ldr.w	r4, [r8]
3401b40c:	4627      	mov	r7, r4
3401b40e:	2f00      	cmp	r7, #0
3401b410:	d143      	bne.n	3401b49a <_malloc_r+0xd6>
3401b412:	2c00      	cmp	r4, #0
3401b414:	d04b      	beq.n	3401b4ae <_malloc_r+0xea>
3401b416:	6823      	ldr	r3, [r4, #0]
3401b418:	4639      	mov	r1, r7
3401b41a:	4630      	mov	r0, r6
3401b41c:	eb04 0903 	add.w	r9, r4, r3
3401b420:	f001 f9a2 	bl	3401c768 <_sbrk_r>
3401b424:	4581      	cmp	r9, r0
3401b426:	d142      	bne.n	3401b4ae <_malloc_r+0xea>
3401b428:	6821      	ldr	r1, [r4, #0]
3401b42a:	4630      	mov	r0, r6
3401b42c:	1a6d      	subs	r5, r5, r1
3401b42e:	4629      	mov	r1, r5
3401b430:	f7ff ffa6 	bl	3401b380 <sbrk_aligned>
3401b434:	3001      	adds	r0, #1
3401b436:	d03a      	beq.n	3401b4ae <_malloc_r+0xea>
3401b438:	6823      	ldr	r3, [r4, #0]
3401b43a:	442b      	add	r3, r5
3401b43c:	6023      	str	r3, [r4, #0]
3401b43e:	f8d8 3000 	ldr.w	r3, [r8]
3401b442:	685a      	ldr	r2, [r3, #4]
3401b444:	bb62      	cbnz	r2, 3401b4a0 <_malloc_r+0xdc>
3401b446:	f8c8 7000 	str.w	r7, [r8]
3401b44a:	e00f      	b.n	3401b46c <_malloc_r+0xa8>
3401b44c:	6822      	ldr	r2, [r4, #0]
3401b44e:	1b52      	subs	r2, r2, r5
3401b450:	d420      	bmi.n	3401b494 <_malloc_r+0xd0>
3401b452:	2a0b      	cmp	r2, #11
3401b454:	d917      	bls.n	3401b486 <_malloc_r+0xc2>
3401b456:	1961      	adds	r1, r4, r5
3401b458:	42a3      	cmp	r3, r4
3401b45a:	6025      	str	r5, [r4, #0]
3401b45c:	bf18      	it	ne
3401b45e:	6059      	strne	r1, [r3, #4]
3401b460:	6863      	ldr	r3, [r4, #4]
3401b462:	bf08      	it	eq
3401b464:	f8c8 1000 	streq.w	r1, [r8]
3401b468:	5162      	str	r2, [r4, r5]
3401b46a:	604b      	str	r3, [r1, #4]
3401b46c:	4630      	mov	r0, r6
3401b46e:	f000 f82f 	bl	3401b4d0 <__malloc_unlock>
3401b472:	f104 000b 	add.w	r0, r4, #11
3401b476:	1d23      	adds	r3, r4, #4
3401b478:	f020 0007 	bic.w	r0, r0, #7
3401b47c:	1ac2      	subs	r2, r0, r3
3401b47e:	bf1c      	itt	ne
3401b480:	1a1b      	subne	r3, r3, r0
3401b482:	50a3      	strne	r3, [r4, r2]
3401b484:	e7af      	b.n	3401b3e6 <_malloc_r+0x22>
3401b486:	6862      	ldr	r2, [r4, #4]
3401b488:	42a3      	cmp	r3, r4
3401b48a:	bf0c      	ite	eq
3401b48c:	f8c8 2000 	streq.w	r2, [r8]
3401b490:	605a      	strne	r2, [r3, #4]
3401b492:	e7eb      	b.n	3401b46c <_malloc_r+0xa8>
3401b494:	4623      	mov	r3, r4
3401b496:	6864      	ldr	r4, [r4, #4]
3401b498:	e7ae      	b.n	3401b3f8 <_malloc_r+0x34>
3401b49a:	463c      	mov	r4, r7
3401b49c:	687f      	ldr	r7, [r7, #4]
3401b49e:	e7b6      	b.n	3401b40e <_malloc_r+0x4a>
3401b4a0:	461a      	mov	r2, r3
3401b4a2:	685b      	ldr	r3, [r3, #4]
3401b4a4:	42a3      	cmp	r3, r4
3401b4a6:	d1fb      	bne.n	3401b4a0 <_malloc_r+0xdc>
3401b4a8:	2300      	movs	r3, #0
3401b4aa:	6053      	str	r3, [r2, #4]
3401b4ac:	e7de      	b.n	3401b46c <_malloc_r+0xa8>
3401b4ae:	230c      	movs	r3, #12
3401b4b0:	4630      	mov	r0, r6
3401b4b2:	6033      	str	r3, [r6, #0]
3401b4b4:	f000 f80c 	bl	3401b4d0 <__malloc_unlock>
3401b4b8:	e794      	b.n	3401b3e4 <_malloc_r+0x20>
3401b4ba:	6005      	str	r5, [r0, #0]
3401b4bc:	e7d6      	b.n	3401b46c <_malloc_r+0xa8>
3401b4be:	bf00      	nop
3401b4c0:	34020ec4 	.word	0x34020ec4

3401b4c4 <__malloc_lock>:
3401b4c4:	4801      	ldr	r0, [pc, #4]	@ (3401b4cc <__malloc_lock+0x8>)
3401b4c6:	f001 b99c 	b.w	3401c802 <__retarget_lock_acquire_recursive>
3401b4ca:	bf00      	nop
3401b4cc:	34021008 	.word	0x34021008

3401b4d0 <__malloc_unlock>:
3401b4d0:	4801      	ldr	r0, [pc, #4]	@ (3401b4d8 <__malloc_unlock+0x8>)
3401b4d2:	f001 b997 	b.w	3401c804 <__retarget_lock_release_recursive>
3401b4d6:	bf00      	nop
3401b4d8:	34021008 	.word	0x34021008

3401b4dc <__cvt>:
3401b4dc:	b5f0      	push	{r4, r5, r6, r7, lr}
3401b4de:	ed2d 8b02 	vpush	{d8}
3401b4e2:	eeb0 8b40 	vmov.f64	d8, d0
3401b4e6:	b085      	sub	sp, #20
3401b4e8:	4617      	mov	r7, r2
3401b4ea:	460c      	mov	r4, r1
3401b4ec:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
3401b4ee:	ee18 2a90 	vmov	r2, s17
3401b4f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
3401b4f4:	f025 0520 	bic.w	r5, r5, #32
3401b4f8:	2a00      	cmp	r2, #0
3401b4fa:	bfb6      	itet	lt
3401b4fc:	222d      	movlt	r2, #45	@ 0x2d
3401b4fe:	2200      	movge	r2, #0
3401b500:	eeb1 8b40 	vneglt.f64	d8, d0
3401b504:	2d46      	cmp	r5, #70	@ 0x46
3401b506:	701a      	strb	r2, [r3, #0]
3401b508:	d004      	beq.n	3401b514 <__cvt+0x38>
3401b50a:	2d45      	cmp	r5, #69	@ 0x45
3401b50c:	d100      	bne.n	3401b510 <__cvt+0x34>
3401b50e:	3401      	adds	r4, #1
3401b510:	2102      	movs	r1, #2
3401b512:	e000      	b.n	3401b516 <__cvt+0x3a>
3401b514:	2103      	movs	r1, #3
3401b516:	ab03      	add	r3, sp, #12
3401b518:	eeb0 0b48 	vmov.f64	d0, d8
3401b51c:	4622      	mov	r2, r4
3401b51e:	9301      	str	r3, [sp, #4]
3401b520:	ab02      	add	r3, sp, #8
3401b522:	9300      	str	r3, [sp, #0]
3401b524:	4633      	mov	r3, r6
3401b526:	f001 fa1f 	bl	3401c968 <_dtoa_r>
3401b52a:	2d47      	cmp	r5, #71	@ 0x47
3401b52c:	d114      	bne.n	3401b558 <__cvt+0x7c>
3401b52e:	07fb      	lsls	r3, r7, #31
3401b530:	d50a      	bpl.n	3401b548 <__cvt+0x6c>
3401b532:	1902      	adds	r2, r0, r4
3401b534:	eeb5 8b40 	vcmp.f64	d8, #0.0
3401b538:	2130      	movs	r1, #48	@ 0x30
3401b53a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b53e:	bf08      	it	eq
3401b540:	9203      	streq	r2, [sp, #12]
3401b542:	9b03      	ldr	r3, [sp, #12]
3401b544:	4293      	cmp	r3, r2
3401b546:	d319      	bcc.n	3401b57c <__cvt+0xa0>
3401b548:	9b03      	ldr	r3, [sp, #12]
3401b54a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
3401b54c:	1a1b      	subs	r3, r3, r0
3401b54e:	6013      	str	r3, [r2, #0]
3401b550:	b005      	add	sp, #20
3401b552:	ecbd 8b02 	vpop	{d8}
3401b556:	bdf0      	pop	{r4, r5, r6, r7, pc}
3401b558:	2d46      	cmp	r5, #70	@ 0x46
3401b55a:	eb00 0204 	add.w	r2, r0, r4
3401b55e:	d1e9      	bne.n	3401b534 <__cvt+0x58>
3401b560:	7803      	ldrb	r3, [r0, #0]
3401b562:	2b30      	cmp	r3, #48	@ 0x30
3401b564:	d107      	bne.n	3401b576 <__cvt+0x9a>
3401b566:	eeb5 8b40 	vcmp.f64	d8, #0.0
3401b56a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b56e:	bf1c      	itt	ne
3401b570:	f1c4 0401 	rsbne	r4, r4, #1
3401b574:	6034      	strne	r4, [r6, #0]
3401b576:	6833      	ldr	r3, [r6, #0]
3401b578:	441a      	add	r2, r3
3401b57a:	e7db      	b.n	3401b534 <__cvt+0x58>
3401b57c:	1c5c      	adds	r4, r3, #1
3401b57e:	9403      	str	r4, [sp, #12]
3401b580:	7019      	strb	r1, [r3, #0]
3401b582:	e7de      	b.n	3401b542 <__cvt+0x66>

3401b584 <__exponent>:
3401b584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
3401b586:	2900      	cmp	r1, #0
3401b588:	7002      	strb	r2, [r0, #0]
3401b58a:	bfba      	itte	lt
3401b58c:	4249      	neglt	r1, r1
3401b58e:	232d      	movlt	r3, #45	@ 0x2d
3401b590:	232b      	movge	r3, #43	@ 0x2b
3401b592:	2909      	cmp	r1, #9
3401b594:	7043      	strb	r3, [r0, #1]
3401b596:	dd28      	ble.n	3401b5ea <__exponent+0x66>
3401b598:	f10d 0307 	add.w	r3, sp, #7
3401b59c:	270a      	movs	r7, #10
3401b59e:	461d      	mov	r5, r3
3401b5a0:	461a      	mov	r2, r3
3401b5a2:	3b01      	subs	r3, #1
3401b5a4:	fbb1 f6f7 	udiv	r6, r1, r7
3401b5a8:	fb07 1416 	mls	r4, r7, r6, r1
3401b5ac:	3430      	adds	r4, #48	@ 0x30
3401b5ae:	f802 4c01 	strb.w	r4, [r2, #-1]
3401b5b2:	460c      	mov	r4, r1
3401b5b4:	4631      	mov	r1, r6
3401b5b6:	2c63      	cmp	r4, #99	@ 0x63
3401b5b8:	dcf2      	bgt.n	3401b5a0 <__exponent+0x1c>
3401b5ba:	3130      	adds	r1, #48	@ 0x30
3401b5bc:	1e94      	subs	r4, r2, #2
3401b5be:	f803 1c01 	strb.w	r1, [r3, #-1]
3401b5c2:	1c41      	adds	r1, r0, #1
3401b5c4:	4623      	mov	r3, r4
3401b5c6:	42ab      	cmp	r3, r5
3401b5c8:	d30a      	bcc.n	3401b5e0 <__exponent+0x5c>
3401b5ca:	f10d 0309 	add.w	r3, sp, #9
3401b5ce:	1a9b      	subs	r3, r3, r2
3401b5d0:	42ac      	cmp	r4, r5
3401b5d2:	bf88      	it	hi
3401b5d4:	2300      	movhi	r3, #0
3401b5d6:	3302      	adds	r3, #2
3401b5d8:	4403      	add	r3, r0
3401b5da:	1a18      	subs	r0, r3, r0
3401b5dc:	b003      	add	sp, #12
3401b5de:	bdf0      	pop	{r4, r5, r6, r7, pc}
3401b5e0:	f813 6b01 	ldrb.w	r6, [r3], #1
3401b5e4:	f801 6f01 	strb.w	r6, [r1, #1]!
3401b5e8:	e7ed      	b.n	3401b5c6 <__exponent+0x42>
3401b5ea:	2330      	movs	r3, #48	@ 0x30
3401b5ec:	3130      	adds	r1, #48	@ 0x30
3401b5ee:	7083      	strb	r3, [r0, #2]
3401b5f0:	1d03      	adds	r3, r0, #4
3401b5f2:	70c1      	strb	r1, [r0, #3]
3401b5f4:	e7f1      	b.n	3401b5da <__exponent+0x56>
	...

3401b5f8 <_printf_float>:
3401b5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401b5fc:	b08d      	sub	sp, #52	@ 0x34
3401b5fe:	460c      	mov	r4, r1
3401b600:	4616      	mov	r6, r2
3401b602:	461f      	mov	r7, r3
3401b604:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
3401b608:	4605      	mov	r5, r0
3401b60a:	f001 f875 	bl	3401c6f8 <_localeconv_r>
3401b60e:	f8d0 b000 	ldr.w	fp, [r0]
3401b612:	4658      	mov	r0, fp
3401b614:	f7e5 f8bc 	bl	34000790 <strlen>
3401b618:	2300      	movs	r3, #0
3401b61a:	f894 9018 	ldrb.w	r9, [r4, #24]
3401b61e:	930a      	str	r3, [sp, #40]	@ 0x28
3401b620:	f8d8 3000 	ldr.w	r3, [r8]
3401b624:	6822      	ldr	r2, [r4, #0]
3401b626:	3307      	adds	r3, #7
3401b628:	9005      	str	r0, [sp, #20]
3401b62a:	f023 0307 	bic.w	r3, r3, #7
3401b62e:	f103 0108 	add.w	r1, r3, #8
3401b632:	f8c8 1000 	str.w	r1, [r8]
3401b636:	ed93 0b00 	vldr	d0, [r3]
3401b63a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 3401b898 <_printf_float+0x2a0>
3401b63e:	eeb0 7bc0 	vabs.f64	d7, d0
3401b642:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
3401b646:	eeb4 7b46 	vcmp.f64	d7, d6
3401b64a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b64e:	dd24      	ble.n	3401b69a <_printf_float+0xa2>
3401b650:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
3401b654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b658:	d502      	bpl.n	3401b660 <_printf_float+0x68>
3401b65a:	232d      	movs	r3, #45	@ 0x2d
3401b65c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3401b660:	498f      	ldr	r1, [pc, #572]	@ (3401b8a0 <_printf_float+0x2a8>)
3401b662:	4b90      	ldr	r3, [pc, #576]	@ (3401b8a4 <_printf_float+0x2ac>)
3401b664:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
3401b668:	bf8c      	ite	hi
3401b66a:	4688      	movhi	r8, r1
3401b66c:	4698      	movls	r8, r3
3401b66e:	f022 0204 	bic.w	r2, r2, #4
3401b672:	2303      	movs	r3, #3
3401b674:	f04f 0a00 	mov.w	sl, #0
3401b678:	6022      	str	r2, [r4, #0]
3401b67a:	6123      	str	r3, [r4, #16]
3401b67c:	4633      	mov	r3, r6
3401b67e:	aa0b      	add	r2, sp, #44	@ 0x2c
3401b680:	4621      	mov	r1, r4
3401b682:	4628      	mov	r0, r5
3401b684:	9700      	str	r7, [sp, #0]
3401b686:	f000 f9d1 	bl	3401ba2c <_printf_common>
3401b68a:	3001      	adds	r0, #1
3401b68c:	f040 8089 	bne.w	3401b7a2 <_printf_float+0x1aa>
3401b690:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401b694:	b00d      	add	sp, #52	@ 0x34
3401b696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401b69a:	eeb4 0b40 	vcmp.f64	d0, d0
3401b69e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b6a2:	d709      	bvc.n	3401b6b8 <_printf_float+0xc0>
3401b6a4:	ee10 3a90 	vmov	r3, s1
3401b6a8:	497f      	ldr	r1, [pc, #508]	@ (3401b8a8 <_printf_float+0x2b0>)
3401b6aa:	2b00      	cmp	r3, #0
3401b6ac:	bfbc      	itt	lt
3401b6ae:	232d      	movlt	r3, #45	@ 0x2d
3401b6b0:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
3401b6b4:	4b7d      	ldr	r3, [pc, #500]	@ (3401b8ac <_printf_float+0x2b4>)
3401b6b6:	e7d5      	b.n	3401b664 <_printf_float+0x6c>
3401b6b8:	6863      	ldr	r3, [r4, #4]
3401b6ba:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
3401b6be:	1c59      	adds	r1, r3, #1
3401b6c0:	d139      	bne.n	3401b736 <_printf_float+0x13e>
3401b6c2:	2306      	movs	r3, #6
3401b6c4:	6063      	str	r3, [r4, #4]
3401b6c6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
3401b6ca:	2300      	movs	r3, #0
3401b6cc:	4628      	mov	r0, r5
3401b6ce:	6022      	str	r2, [r4, #0]
3401b6d0:	9303      	str	r3, [sp, #12]
3401b6d2:	ab0a      	add	r3, sp, #40	@ 0x28
3401b6d4:	e9cd 9301 	strd	r9, r3, [sp, #4]
3401b6d8:	ab09      	add	r3, sp, #36	@ 0x24
3401b6da:	9300      	str	r3, [sp, #0]
3401b6dc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
3401b6e0:	6861      	ldr	r1, [r4, #4]
3401b6e2:	f7ff fefb 	bl	3401b4dc <__cvt>
3401b6e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
3401b6ea:	4680      	mov	r8, r0
3401b6ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
3401b6ee:	d129      	bne.n	3401b744 <_printf_float+0x14c>
3401b6f0:	1cc8      	adds	r0, r1, #3
3401b6f2:	db02      	blt.n	3401b6fa <_printf_float+0x102>
3401b6f4:	6863      	ldr	r3, [r4, #4]
3401b6f6:	4299      	cmp	r1, r3
3401b6f8:	dd41      	ble.n	3401b77e <_printf_float+0x186>
3401b6fa:	f1a9 0902 	sub.w	r9, r9, #2
3401b6fe:	fa5f f989 	uxtb.w	r9, r9
3401b702:	3901      	subs	r1, #1
3401b704:	464a      	mov	r2, r9
3401b706:	f104 0050 	add.w	r0, r4, #80	@ 0x50
3401b70a:	9109      	str	r1, [sp, #36]	@ 0x24
3401b70c:	f7ff ff3a 	bl	3401b584 <__exponent>
3401b710:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
3401b712:	4682      	mov	sl, r0
3401b714:	1813      	adds	r3, r2, r0
3401b716:	2a01      	cmp	r2, #1
3401b718:	6123      	str	r3, [r4, #16]
3401b71a:	dc02      	bgt.n	3401b722 <_printf_float+0x12a>
3401b71c:	6822      	ldr	r2, [r4, #0]
3401b71e:	07d2      	lsls	r2, r2, #31
3401b720:	d501      	bpl.n	3401b726 <_printf_float+0x12e>
3401b722:	3301      	adds	r3, #1
3401b724:	6123      	str	r3, [r4, #16]
3401b726:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
3401b72a:	2b00      	cmp	r3, #0
3401b72c:	d0a6      	beq.n	3401b67c <_printf_float+0x84>
3401b72e:	232d      	movs	r3, #45	@ 0x2d
3401b730:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3401b734:	e7a2      	b.n	3401b67c <_printf_float+0x84>
3401b736:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
3401b73a:	d1c4      	bne.n	3401b6c6 <_printf_float+0xce>
3401b73c:	2b00      	cmp	r3, #0
3401b73e:	d1c2      	bne.n	3401b6c6 <_printf_float+0xce>
3401b740:	2301      	movs	r3, #1
3401b742:	e7bf      	b.n	3401b6c4 <_printf_float+0xcc>
3401b744:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
3401b748:	d9db      	bls.n	3401b702 <_printf_float+0x10a>
3401b74a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
3401b74e:	d118      	bne.n	3401b782 <_printf_float+0x18a>
3401b750:	2900      	cmp	r1, #0
3401b752:	6863      	ldr	r3, [r4, #4]
3401b754:	dd0b      	ble.n	3401b76e <_printf_float+0x176>
3401b756:	6121      	str	r1, [r4, #16]
3401b758:	b913      	cbnz	r3, 3401b760 <_printf_float+0x168>
3401b75a:	6822      	ldr	r2, [r4, #0]
3401b75c:	07d0      	lsls	r0, r2, #31
3401b75e:	d502      	bpl.n	3401b766 <_printf_float+0x16e>
3401b760:	3301      	adds	r3, #1
3401b762:	440b      	add	r3, r1
3401b764:	6123      	str	r3, [r4, #16]
3401b766:	f04f 0a00 	mov.w	sl, #0
3401b76a:	65a1      	str	r1, [r4, #88]	@ 0x58
3401b76c:	e7db      	b.n	3401b726 <_printf_float+0x12e>
3401b76e:	b913      	cbnz	r3, 3401b776 <_printf_float+0x17e>
3401b770:	6822      	ldr	r2, [r4, #0]
3401b772:	07d2      	lsls	r2, r2, #31
3401b774:	d501      	bpl.n	3401b77a <_printf_float+0x182>
3401b776:	3302      	adds	r3, #2
3401b778:	e7f4      	b.n	3401b764 <_printf_float+0x16c>
3401b77a:	2301      	movs	r3, #1
3401b77c:	e7f2      	b.n	3401b764 <_printf_float+0x16c>
3401b77e:	f04f 0967 	mov.w	r9, #103	@ 0x67
3401b782:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3401b784:	4299      	cmp	r1, r3
3401b786:	db05      	blt.n	3401b794 <_printf_float+0x19c>
3401b788:	6823      	ldr	r3, [r4, #0]
3401b78a:	6121      	str	r1, [r4, #16]
3401b78c:	07d8      	lsls	r0, r3, #31
3401b78e:	d5ea      	bpl.n	3401b766 <_printf_float+0x16e>
3401b790:	1c4b      	adds	r3, r1, #1
3401b792:	e7e7      	b.n	3401b764 <_printf_float+0x16c>
3401b794:	2900      	cmp	r1, #0
3401b796:	bfd4      	ite	le
3401b798:	f1c1 0202 	rsble	r2, r1, #2
3401b79c:	2201      	movgt	r2, #1
3401b79e:	4413      	add	r3, r2
3401b7a0:	e7e0      	b.n	3401b764 <_printf_float+0x16c>
3401b7a2:	6823      	ldr	r3, [r4, #0]
3401b7a4:	055a      	lsls	r2, r3, #21
3401b7a6:	d407      	bmi.n	3401b7b8 <_printf_float+0x1c0>
3401b7a8:	6923      	ldr	r3, [r4, #16]
3401b7aa:	4642      	mov	r2, r8
3401b7ac:	4631      	mov	r1, r6
3401b7ae:	4628      	mov	r0, r5
3401b7b0:	47b8      	blx	r7
3401b7b2:	3001      	adds	r0, #1
3401b7b4:	d12a      	bne.n	3401b80c <_printf_float+0x214>
3401b7b6:	e76b      	b.n	3401b690 <_printf_float+0x98>
3401b7b8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
3401b7bc:	f240 80e0 	bls.w	3401b980 <_printf_float+0x388>
3401b7c0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
3401b7c4:	eeb5 7b40 	vcmp.f64	d7, #0.0
3401b7c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b7cc:	d133      	bne.n	3401b836 <_printf_float+0x23e>
3401b7ce:	2301      	movs	r3, #1
3401b7d0:	4a37      	ldr	r2, [pc, #220]	@ (3401b8b0 <_printf_float+0x2b8>)
3401b7d2:	4631      	mov	r1, r6
3401b7d4:	4628      	mov	r0, r5
3401b7d6:	47b8      	blx	r7
3401b7d8:	3001      	adds	r0, #1
3401b7da:	f43f af59 	beq.w	3401b690 <_printf_float+0x98>
3401b7de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
3401b7e2:	4543      	cmp	r3, r8
3401b7e4:	db02      	blt.n	3401b7ec <_printf_float+0x1f4>
3401b7e6:	6823      	ldr	r3, [r4, #0]
3401b7e8:	07d8      	lsls	r0, r3, #31
3401b7ea:	d50f      	bpl.n	3401b80c <_printf_float+0x214>
3401b7ec:	9b05      	ldr	r3, [sp, #20]
3401b7ee:	465a      	mov	r2, fp
3401b7f0:	4631      	mov	r1, r6
3401b7f2:	4628      	mov	r0, r5
3401b7f4:	47b8      	blx	r7
3401b7f6:	3001      	adds	r0, #1
3401b7f8:	f43f af4a 	beq.w	3401b690 <_printf_float+0x98>
3401b7fc:	f04f 0900 	mov.w	r9, #0
3401b800:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
3401b804:	f104 0a1a 	add.w	sl, r4, #26
3401b808:	45c8      	cmp	r8, r9
3401b80a:	dc09      	bgt.n	3401b820 <_printf_float+0x228>
3401b80c:	6823      	ldr	r3, [r4, #0]
3401b80e:	079b      	lsls	r3, r3, #30
3401b810:	f100 8107 	bmi.w	3401ba22 <_printf_float+0x42a>
3401b814:	68e0      	ldr	r0, [r4, #12]
3401b816:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
3401b818:	4298      	cmp	r0, r3
3401b81a:	bfb8      	it	lt
3401b81c:	4618      	movlt	r0, r3
3401b81e:	e739      	b.n	3401b694 <_printf_float+0x9c>
3401b820:	2301      	movs	r3, #1
3401b822:	4652      	mov	r2, sl
3401b824:	4631      	mov	r1, r6
3401b826:	4628      	mov	r0, r5
3401b828:	47b8      	blx	r7
3401b82a:	3001      	adds	r0, #1
3401b82c:	f43f af30 	beq.w	3401b690 <_printf_float+0x98>
3401b830:	f109 0901 	add.w	r9, r9, #1
3401b834:	e7e8      	b.n	3401b808 <_printf_float+0x210>
3401b836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401b838:	2b00      	cmp	r3, #0
3401b83a:	dc3b      	bgt.n	3401b8b4 <_printf_float+0x2bc>
3401b83c:	2301      	movs	r3, #1
3401b83e:	4a1c      	ldr	r2, [pc, #112]	@ (3401b8b0 <_printf_float+0x2b8>)
3401b840:	4631      	mov	r1, r6
3401b842:	4628      	mov	r0, r5
3401b844:	47b8      	blx	r7
3401b846:	3001      	adds	r0, #1
3401b848:	f43f af22 	beq.w	3401b690 <_printf_float+0x98>
3401b84c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
3401b850:	ea59 0303 	orrs.w	r3, r9, r3
3401b854:	d102      	bne.n	3401b85c <_printf_float+0x264>
3401b856:	6823      	ldr	r3, [r4, #0]
3401b858:	07d9      	lsls	r1, r3, #31
3401b85a:	d5d7      	bpl.n	3401b80c <_printf_float+0x214>
3401b85c:	9b05      	ldr	r3, [sp, #20]
3401b85e:	465a      	mov	r2, fp
3401b860:	4631      	mov	r1, r6
3401b862:	4628      	mov	r0, r5
3401b864:	47b8      	blx	r7
3401b866:	3001      	adds	r0, #1
3401b868:	f43f af12 	beq.w	3401b690 <_printf_float+0x98>
3401b86c:	f04f 0a00 	mov.w	sl, #0
3401b870:	f104 0b1a 	add.w	fp, r4, #26
3401b874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401b876:	425b      	negs	r3, r3
3401b878:	4553      	cmp	r3, sl
3401b87a:	dc01      	bgt.n	3401b880 <_printf_float+0x288>
3401b87c:	464b      	mov	r3, r9
3401b87e:	e794      	b.n	3401b7aa <_printf_float+0x1b2>
3401b880:	2301      	movs	r3, #1
3401b882:	465a      	mov	r2, fp
3401b884:	4631      	mov	r1, r6
3401b886:	4628      	mov	r0, r5
3401b888:	47b8      	blx	r7
3401b88a:	3001      	adds	r0, #1
3401b88c:	f43f af00 	beq.w	3401b690 <_printf_float+0x98>
3401b890:	f10a 0a01 	add.w	sl, sl, #1
3401b894:	e7ee      	b.n	3401b874 <_printf_float+0x27c>
3401b896:	bf00      	nop
3401b898:	ffffffff 	.word	0xffffffff
3401b89c:	7fefffff 	.word	0x7fefffff
3401b8a0:	3401fd4e 	.word	0x3401fd4e
3401b8a4:	3401fd4a 	.word	0x3401fd4a
3401b8a8:	3401fd56 	.word	0x3401fd56
3401b8ac:	3401fd52 	.word	0x3401fd52
3401b8b0:	3401fd5a 	.word	0x3401fd5a
3401b8b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
3401b8b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
3401b8ba:	4553      	cmp	r3, sl
3401b8bc:	bfa8      	it	ge
3401b8be:	4653      	movge	r3, sl
3401b8c0:	2b00      	cmp	r3, #0
3401b8c2:	4699      	mov	r9, r3
3401b8c4:	dc37      	bgt.n	3401b936 <_printf_float+0x33e>
3401b8c6:	2300      	movs	r3, #0
3401b8c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
3401b8cc:	f104 021a 	add.w	r2, r4, #26
3401b8d0:	9307      	str	r3, [sp, #28]
3401b8d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
3401b8d4:	9907      	ldr	r1, [sp, #28]
3401b8d6:	9306      	str	r3, [sp, #24]
3401b8d8:	eba3 0309 	sub.w	r3, r3, r9
3401b8dc:	428b      	cmp	r3, r1
3401b8de:	dc31      	bgt.n	3401b944 <_printf_float+0x34c>
3401b8e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401b8e2:	459a      	cmp	sl, r3
3401b8e4:	dc3b      	bgt.n	3401b95e <_printf_float+0x366>
3401b8e6:	6823      	ldr	r3, [r4, #0]
3401b8e8:	07da      	lsls	r2, r3, #31
3401b8ea:	d438      	bmi.n	3401b95e <_printf_float+0x366>
3401b8ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401b8ee:	ebaa 0903 	sub.w	r9, sl, r3
3401b8f2:	9b06      	ldr	r3, [sp, #24]
3401b8f4:	ebaa 0303 	sub.w	r3, sl, r3
3401b8f8:	4599      	cmp	r9, r3
3401b8fa:	bfa8      	it	ge
3401b8fc:	4699      	movge	r9, r3
3401b8fe:	f1b9 0f00 	cmp.w	r9, #0
3401b902:	dc34      	bgt.n	3401b96e <_printf_float+0x376>
3401b904:	f04f 0800 	mov.w	r8, #0
3401b908:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
3401b90c:	f104 0b1a 	add.w	fp, r4, #26
3401b910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401b912:	ebaa 0303 	sub.w	r3, sl, r3
3401b916:	eba3 0309 	sub.w	r3, r3, r9
3401b91a:	4543      	cmp	r3, r8
3401b91c:	f77f af76 	ble.w	3401b80c <_printf_float+0x214>
3401b920:	2301      	movs	r3, #1
3401b922:	465a      	mov	r2, fp
3401b924:	4631      	mov	r1, r6
3401b926:	4628      	mov	r0, r5
3401b928:	47b8      	blx	r7
3401b92a:	3001      	adds	r0, #1
3401b92c:	f43f aeb0 	beq.w	3401b690 <_printf_float+0x98>
3401b930:	f108 0801 	add.w	r8, r8, #1
3401b934:	e7ec      	b.n	3401b910 <_printf_float+0x318>
3401b936:	4642      	mov	r2, r8
3401b938:	4631      	mov	r1, r6
3401b93a:	4628      	mov	r0, r5
3401b93c:	47b8      	blx	r7
3401b93e:	3001      	adds	r0, #1
3401b940:	d1c1      	bne.n	3401b8c6 <_printf_float+0x2ce>
3401b942:	e6a5      	b.n	3401b690 <_printf_float+0x98>
3401b944:	2301      	movs	r3, #1
3401b946:	4631      	mov	r1, r6
3401b948:	4628      	mov	r0, r5
3401b94a:	9206      	str	r2, [sp, #24]
3401b94c:	47b8      	blx	r7
3401b94e:	3001      	adds	r0, #1
3401b950:	f43f ae9e 	beq.w	3401b690 <_printf_float+0x98>
3401b954:	9b07      	ldr	r3, [sp, #28]
3401b956:	9a06      	ldr	r2, [sp, #24]
3401b958:	3301      	adds	r3, #1
3401b95a:	9307      	str	r3, [sp, #28]
3401b95c:	e7b9      	b.n	3401b8d2 <_printf_float+0x2da>
3401b95e:	9b05      	ldr	r3, [sp, #20]
3401b960:	465a      	mov	r2, fp
3401b962:	4631      	mov	r1, r6
3401b964:	4628      	mov	r0, r5
3401b966:	47b8      	blx	r7
3401b968:	3001      	adds	r0, #1
3401b96a:	d1bf      	bne.n	3401b8ec <_printf_float+0x2f4>
3401b96c:	e690      	b.n	3401b690 <_printf_float+0x98>
3401b96e:	9a06      	ldr	r2, [sp, #24]
3401b970:	464b      	mov	r3, r9
3401b972:	4631      	mov	r1, r6
3401b974:	4628      	mov	r0, r5
3401b976:	4442      	add	r2, r8
3401b978:	47b8      	blx	r7
3401b97a:	3001      	adds	r0, #1
3401b97c:	d1c2      	bne.n	3401b904 <_printf_float+0x30c>
3401b97e:	e687      	b.n	3401b690 <_printf_float+0x98>
3401b980:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
3401b984:	f1b9 0f01 	cmp.w	r9, #1
3401b988:	dc01      	bgt.n	3401b98e <_printf_float+0x396>
3401b98a:	07db      	lsls	r3, r3, #31
3401b98c:	d536      	bpl.n	3401b9fc <_printf_float+0x404>
3401b98e:	2301      	movs	r3, #1
3401b990:	4642      	mov	r2, r8
3401b992:	4631      	mov	r1, r6
3401b994:	4628      	mov	r0, r5
3401b996:	47b8      	blx	r7
3401b998:	3001      	adds	r0, #1
3401b99a:	f43f ae79 	beq.w	3401b690 <_printf_float+0x98>
3401b99e:	9b05      	ldr	r3, [sp, #20]
3401b9a0:	465a      	mov	r2, fp
3401b9a2:	4631      	mov	r1, r6
3401b9a4:	4628      	mov	r0, r5
3401b9a6:	47b8      	blx	r7
3401b9a8:	3001      	adds	r0, #1
3401b9aa:	f43f ae71 	beq.w	3401b690 <_printf_float+0x98>
3401b9ae:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
3401b9b2:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
3401b9b6:	eeb5 7b40 	vcmp.f64	d7, #0.0
3401b9ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401b9be:	d018      	beq.n	3401b9f2 <_printf_float+0x3fa>
3401b9c0:	464b      	mov	r3, r9
3401b9c2:	f108 0201 	add.w	r2, r8, #1
3401b9c6:	4631      	mov	r1, r6
3401b9c8:	4628      	mov	r0, r5
3401b9ca:	47b8      	blx	r7
3401b9cc:	3001      	adds	r0, #1
3401b9ce:	d10c      	bne.n	3401b9ea <_printf_float+0x3f2>
3401b9d0:	e65e      	b.n	3401b690 <_printf_float+0x98>
3401b9d2:	2301      	movs	r3, #1
3401b9d4:	465a      	mov	r2, fp
3401b9d6:	4631      	mov	r1, r6
3401b9d8:	4628      	mov	r0, r5
3401b9da:	47b8      	blx	r7
3401b9dc:	3001      	adds	r0, #1
3401b9de:	f43f ae57 	beq.w	3401b690 <_printf_float+0x98>
3401b9e2:	f108 0801 	add.w	r8, r8, #1
3401b9e6:	45c8      	cmp	r8, r9
3401b9e8:	dbf3      	blt.n	3401b9d2 <_printf_float+0x3da>
3401b9ea:	4653      	mov	r3, sl
3401b9ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
3401b9f0:	e6dc      	b.n	3401b7ac <_printf_float+0x1b4>
3401b9f2:	f04f 0800 	mov.w	r8, #0
3401b9f6:	f104 0b1a 	add.w	fp, r4, #26
3401b9fa:	e7f4      	b.n	3401b9e6 <_printf_float+0x3ee>
3401b9fc:	2301      	movs	r3, #1
3401b9fe:	4642      	mov	r2, r8
3401ba00:	e7e1      	b.n	3401b9c6 <_printf_float+0x3ce>
3401ba02:	2301      	movs	r3, #1
3401ba04:	464a      	mov	r2, r9
3401ba06:	4631      	mov	r1, r6
3401ba08:	4628      	mov	r0, r5
3401ba0a:	47b8      	blx	r7
3401ba0c:	3001      	adds	r0, #1
3401ba0e:	f43f ae3f 	beq.w	3401b690 <_printf_float+0x98>
3401ba12:	f108 0801 	add.w	r8, r8, #1
3401ba16:	68e3      	ldr	r3, [r4, #12]
3401ba18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
3401ba1a:	1a5b      	subs	r3, r3, r1
3401ba1c:	4543      	cmp	r3, r8
3401ba1e:	dcf0      	bgt.n	3401ba02 <_printf_float+0x40a>
3401ba20:	e6f8      	b.n	3401b814 <_printf_float+0x21c>
3401ba22:	f04f 0800 	mov.w	r8, #0
3401ba26:	f104 0919 	add.w	r9, r4, #25
3401ba2a:	e7f4      	b.n	3401ba16 <_printf_float+0x41e>

3401ba2c <_printf_common>:
3401ba2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
3401ba30:	4616      	mov	r6, r2
3401ba32:	4698      	mov	r8, r3
3401ba34:	688a      	ldr	r2, [r1, #8]
3401ba36:	4607      	mov	r7, r0
3401ba38:	690b      	ldr	r3, [r1, #16]
3401ba3a:	460c      	mov	r4, r1
3401ba3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
3401ba40:	4293      	cmp	r3, r2
3401ba42:	bfb8      	it	lt
3401ba44:	4613      	movlt	r3, r2
3401ba46:	6033      	str	r3, [r6, #0]
3401ba48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
3401ba4c:	b10a      	cbz	r2, 3401ba52 <_printf_common+0x26>
3401ba4e:	3301      	adds	r3, #1
3401ba50:	6033      	str	r3, [r6, #0]
3401ba52:	6823      	ldr	r3, [r4, #0]
3401ba54:	0699      	lsls	r1, r3, #26
3401ba56:	bf42      	ittt	mi
3401ba58:	6833      	ldrmi	r3, [r6, #0]
3401ba5a:	3302      	addmi	r3, #2
3401ba5c:	6033      	strmi	r3, [r6, #0]
3401ba5e:	6825      	ldr	r5, [r4, #0]
3401ba60:	f015 0506 	ands.w	r5, r5, #6
3401ba64:	d106      	bne.n	3401ba74 <_printf_common+0x48>
3401ba66:	f104 0a19 	add.w	sl, r4, #25
3401ba6a:	68e3      	ldr	r3, [r4, #12]
3401ba6c:	6832      	ldr	r2, [r6, #0]
3401ba6e:	1a9b      	subs	r3, r3, r2
3401ba70:	42ab      	cmp	r3, r5
3401ba72:	dc2b      	bgt.n	3401bacc <_printf_common+0xa0>
3401ba74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
3401ba78:	6822      	ldr	r2, [r4, #0]
3401ba7a:	3b00      	subs	r3, #0
3401ba7c:	bf18      	it	ne
3401ba7e:	2301      	movne	r3, #1
3401ba80:	0692      	lsls	r2, r2, #26
3401ba82:	d430      	bmi.n	3401bae6 <_printf_common+0xba>
3401ba84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
3401ba88:	4641      	mov	r1, r8
3401ba8a:	4638      	mov	r0, r7
3401ba8c:	47c8      	blx	r9
3401ba8e:	3001      	adds	r0, #1
3401ba90:	d023      	beq.n	3401bada <_printf_common+0xae>
3401ba92:	6823      	ldr	r3, [r4, #0]
3401ba94:	341a      	adds	r4, #26
3401ba96:	f854 2c0a 	ldr.w	r2, [r4, #-10]
3401ba9a:	f003 0306 	and.w	r3, r3, #6
3401ba9e:	2b04      	cmp	r3, #4
3401baa0:	bf0a      	itet	eq
3401baa2:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
3401baa6:	2500      	movne	r5, #0
3401baa8:	6833      	ldreq	r3, [r6, #0]
3401baaa:	f04f 0600 	mov.w	r6, #0
3401baae:	bf08      	it	eq
3401bab0:	1aed      	subeq	r5, r5, r3
3401bab2:	f854 3c12 	ldr.w	r3, [r4, #-18]
3401bab6:	bf08      	it	eq
3401bab8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
3401babc:	4293      	cmp	r3, r2
3401babe:	bfc4      	itt	gt
3401bac0:	1a9b      	subgt	r3, r3, r2
3401bac2:	18ed      	addgt	r5, r5, r3
3401bac4:	42b5      	cmp	r5, r6
3401bac6:	d11a      	bne.n	3401bafe <_printf_common+0xd2>
3401bac8:	2000      	movs	r0, #0
3401baca:	e008      	b.n	3401bade <_printf_common+0xb2>
3401bacc:	2301      	movs	r3, #1
3401bace:	4652      	mov	r2, sl
3401bad0:	4641      	mov	r1, r8
3401bad2:	4638      	mov	r0, r7
3401bad4:	47c8      	blx	r9
3401bad6:	3001      	adds	r0, #1
3401bad8:	d103      	bne.n	3401bae2 <_printf_common+0xb6>
3401bada:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401bade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
3401bae2:	3501      	adds	r5, #1
3401bae4:	e7c1      	b.n	3401ba6a <_printf_common+0x3e>
3401bae6:	18e1      	adds	r1, r4, r3
3401bae8:	1c5a      	adds	r2, r3, #1
3401baea:	2030      	movs	r0, #48	@ 0x30
3401baec:	3302      	adds	r3, #2
3401baee:	4422      	add	r2, r4
3401baf0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
3401baf4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
3401baf8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
3401bafc:	e7c2      	b.n	3401ba84 <_printf_common+0x58>
3401bafe:	2301      	movs	r3, #1
3401bb00:	4622      	mov	r2, r4
3401bb02:	4641      	mov	r1, r8
3401bb04:	4638      	mov	r0, r7
3401bb06:	47c8      	blx	r9
3401bb08:	3001      	adds	r0, #1
3401bb0a:	d0e6      	beq.n	3401bada <_printf_common+0xae>
3401bb0c:	3601      	adds	r6, #1
3401bb0e:	e7d9      	b.n	3401bac4 <_printf_common+0x98>

3401bb10 <_printf_i>:
3401bb10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
3401bb14:	7e0f      	ldrb	r7, [r1, #24]
3401bb16:	4691      	mov	r9, r2
3401bb18:	4680      	mov	r8, r0
3401bb1a:	460c      	mov	r4, r1
3401bb1c:	2f78      	cmp	r7, #120	@ 0x78
3401bb1e:	469a      	mov	sl, r3
3401bb20:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
3401bb22:	f101 0243 	add.w	r2, r1, #67	@ 0x43
3401bb26:	d807      	bhi.n	3401bb38 <_printf_i+0x28>
3401bb28:	2f62      	cmp	r7, #98	@ 0x62
3401bb2a:	d80a      	bhi.n	3401bb42 <_printf_i+0x32>
3401bb2c:	2f00      	cmp	r7, #0
3401bb2e:	f000 80d1 	beq.w	3401bcd4 <_printf_i+0x1c4>
3401bb32:	2f58      	cmp	r7, #88	@ 0x58
3401bb34:	f000 80b8 	beq.w	3401bca8 <_printf_i+0x198>
3401bb38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
3401bb3c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
3401bb40:	e03a      	b.n	3401bbb8 <_printf_i+0xa8>
3401bb42:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
3401bb46:	2b15      	cmp	r3, #21
3401bb48:	d8f6      	bhi.n	3401bb38 <_printf_i+0x28>
3401bb4a:	a101      	add	r1, pc, #4	@ (adr r1, 3401bb50 <_printf_i+0x40>)
3401bb4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
3401bb50:	3401bba9 	.word	0x3401bba9
3401bb54:	3401bbbd 	.word	0x3401bbbd
3401bb58:	3401bb39 	.word	0x3401bb39
3401bb5c:	3401bb39 	.word	0x3401bb39
3401bb60:	3401bb39 	.word	0x3401bb39
3401bb64:	3401bb39 	.word	0x3401bb39
3401bb68:	3401bbbd 	.word	0x3401bbbd
3401bb6c:	3401bb39 	.word	0x3401bb39
3401bb70:	3401bb39 	.word	0x3401bb39
3401bb74:	3401bb39 	.word	0x3401bb39
3401bb78:	3401bb39 	.word	0x3401bb39
3401bb7c:	3401bcbb 	.word	0x3401bcbb
3401bb80:	3401bbe7 	.word	0x3401bbe7
3401bb84:	3401bc75 	.word	0x3401bc75
3401bb88:	3401bb39 	.word	0x3401bb39
3401bb8c:	3401bb39 	.word	0x3401bb39
3401bb90:	3401bcdd 	.word	0x3401bcdd
3401bb94:	3401bb39 	.word	0x3401bb39
3401bb98:	3401bbe7 	.word	0x3401bbe7
3401bb9c:	3401bb39 	.word	0x3401bb39
3401bba0:	3401bb39 	.word	0x3401bb39
3401bba4:	3401bc7d 	.word	0x3401bc7d
3401bba8:	6833      	ldr	r3, [r6, #0]
3401bbaa:	1d1a      	adds	r2, r3, #4
3401bbac:	681b      	ldr	r3, [r3, #0]
3401bbae:	6032      	str	r2, [r6, #0]
3401bbb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
3401bbb4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
3401bbb8:	2301      	movs	r3, #1
3401bbba:	e09c      	b.n	3401bcf6 <_printf_i+0x1e6>
3401bbbc:	6833      	ldr	r3, [r6, #0]
3401bbbe:	6820      	ldr	r0, [r4, #0]
3401bbc0:	1d19      	adds	r1, r3, #4
3401bbc2:	6031      	str	r1, [r6, #0]
3401bbc4:	0606      	lsls	r6, r0, #24
3401bbc6:	d501      	bpl.n	3401bbcc <_printf_i+0xbc>
3401bbc8:	681d      	ldr	r5, [r3, #0]
3401bbca:	e003      	b.n	3401bbd4 <_printf_i+0xc4>
3401bbcc:	0645      	lsls	r5, r0, #25
3401bbce:	d5fb      	bpl.n	3401bbc8 <_printf_i+0xb8>
3401bbd0:	f9b3 5000 	ldrsh.w	r5, [r3]
3401bbd4:	2d00      	cmp	r5, #0
3401bbd6:	da03      	bge.n	3401bbe0 <_printf_i+0xd0>
3401bbd8:	232d      	movs	r3, #45	@ 0x2d
3401bbda:	426d      	negs	r5, r5
3401bbdc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3401bbe0:	4858      	ldr	r0, [pc, #352]	@ (3401bd44 <_printf_i+0x234>)
3401bbe2:	230a      	movs	r3, #10
3401bbe4:	e011      	b.n	3401bc0a <_printf_i+0xfa>
3401bbe6:	6821      	ldr	r1, [r4, #0]
3401bbe8:	6833      	ldr	r3, [r6, #0]
3401bbea:	0608      	lsls	r0, r1, #24
3401bbec:	f853 5b04 	ldr.w	r5, [r3], #4
3401bbf0:	d402      	bmi.n	3401bbf8 <_printf_i+0xe8>
3401bbf2:	0649      	lsls	r1, r1, #25
3401bbf4:	bf48      	it	mi
3401bbf6:	b2ad      	uxthmi	r5, r5
3401bbf8:	2f6f      	cmp	r7, #111	@ 0x6f
3401bbfa:	6033      	str	r3, [r6, #0]
3401bbfc:	4851      	ldr	r0, [pc, #324]	@ (3401bd44 <_printf_i+0x234>)
3401bbfe:	bf14      	ite	ne
3401bc00:	230a      	movne	r3, #10
3401bc02:	2308      	moveq	r3, #8
3401bc04:	2100      	movs	r1, #0
3401bc06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
3401bc0a:	6866      	ldr	r6, [r4, #4]
3401bc0c:	2e00      	cmp	r6, #0
3401bc0e:	60a6      	str	r6, [r4, #8]
3401bc10:	db05      	blt.n	3401bc1e <_printf_i+0x10e>
3401bc12:	6821      	ldr	r1, [r4, #0]
3401bc14:	432e      	orrs	r6, r5
3401bc16:	f021 0104 	bic.w	r1, r1, #4
3401bc1a:	6021      	str	r1, [r4, #0]
3401bc1c:	d04b      	beq.n	3401bcb6 <_printf_i+0x1a6>
3401bc1e:	4616      	mov	r6, r2
3401bc20:	fbb5 f1f3 	udiv	r1, r5, r3
3401bc24:	fb03 5711 	mls	r7, r3, r1, r5
3401bc28:	5dc7      	ldrb	r7, [r0, r7]
3401bc2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
3401bc2e:	462f      	mov	r7, r5
3401bc30:	460d      	mov	r5, r1
3401bc32:	42bb      	cmp	r3, r7
3401bc34:	d9f4      	bls.n	3401bc20 <_printf_i+0x110>
3401bc36:	2b08      	cmp	r3, #8
3401bc38:	d10b      	bne.n	3401bc52 <_printf_i+0x142>
3401bc3a:	6823      	ldr	r3, [r4, #0]
3401bc3c:	07df      	lsls	r7, r3, #31
3401bc3e:	d508      	bpl.n	3401bc52 <_printf_i+0x142>
3401bc40:	6923      	ldr	r3, [r4, #16]
3401bc42:	6861      	ldr	r1, [r4, #4]
3401bc44:	4299      	cmp	r1, r3
3401bc46:	bfde      	ittt	le
3401bc48:	2330      	movle	r3, #48	@ 0x30
3401bc4a:	f806 3c01 	strble.w	r3, [r6, #-1]
3401bc4e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
3401bc52:	1b92      	subs	r2, r2, r6
3401bc54:	6122      	str	r2, [r4, #16]
3401bc56:	464b      	mov	r3, r9
3401bc58:	aa03      	add	r2, sp, #12
3401bc5a:	4621      	mov	r1, r4
3401bc5c:	4640      	mov	r0, r8
3401bc5e:	f8cd a000 	str.w	sl, [sp]
3401bc62:	f7ff fee3 	bl	3401ba2c <_printf_common>
3401bc66:	3001      	adds	r0, #1
3401bc68:	d14a      	bne.n	3401bd00 <_printf_i+0x1f0>
3401bc6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401bc6e:	b004      	add	sp, #16
3401bc70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
3401bc74:	6823      	ldr	r3, [r4, #0]
3401bc76:	f043 0320 	orr.w	r3, r3, #32
3401bc7a:	6023      	str	r3, [r4, #0]
3401bc7c:	2778      	movs	r7, #120	@ 0x78
3401bc7e:	4832      	ldr	r0, [pc, #200]	@ (3401bd48 <_printf_i+0x238>)
3401bc80:	6823      	ldr	r3, [r4, #0]
3401bc82:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
3401bc86:	061f      	lsls	r7, r3, #24
3401bc88:	6831      	ldr	r1, [r6, #0]
3401bc8a:	f851 5b04 	ldr.w	r5, [r1], #4
3401bc8e:	d402      	bmi.n	3401bc96 <_printf_i+0x186>
3401bc90:	065f      	lsls	r7, r3, #25
3401bc92:	bf48      	it	mi
3401bc94:	b2ad      	uxthmi	r5, r5
3401bc96:	6031      	str	r1, [r6, #0]
3401bc98:	07d9      	lsls	r1, r3, #31
3401bc9a:	bf44      	itt	mi
3401bc9c:	f043 0320 	orrmi.w	r3, r3, #32
3401bca0:	6023      	strmi	r3, [r4, #0]
3401bca2:	b11d      	cbz	r5, 3401bcac <_printf_i+0x19c>
3401bca4:	2310      	movs	r3, #16
3401bca6:	e7ad      	b.n	3401bc04 <_printf_i+0xf4>
3401bca8:	4826      	ldr	r0, [pc, #152]	@ (3401bd44 <_printf_i+0x234>)
3401bcaa:	e7e9      	b.n	3401bc80 <_printf_i+0x170>
3401bcac:	6823      	ldr	r3, [r4, #0]
3401bcae:	f023 0320 	bic.w	r3, r3, #32
3401bcb2:	6023      	str	r3, [r4, #0]
3401bcb4:	e7f6      	b.n	3401bca4 <_printf_i+0x194>
3401bcb6:	4616      	mov	r6, r2
3401bcb8:	e7bd      	b.n	3401bc36 <_printf_i+0x126>
3401bcba:	6833      	ldr	r3, [r6, #0]
3401bcbc:	6825      	ldr	r5, [r4, #0]
3401bcbe:	1d18      	adds	r0, r3, #4
3401bcc0:	6961      	ldr	r1, [r4, #20]
3401bcc2:	6030      	str	r0, [r6, #0]
3401bcc4:	062e      	lsls	r6, r5, #24
3401bcc6:	681b      	ldr	r3, [r3, #0]
3401bcc8:	d501      	bpl.n	3401bcce <_printf_i+0x1be>
3401bcca:	6019      	str	r1, [r3, #0]
3401bccc:	e002      	b.n	3401bcd4 <_printf_i+0x1c4>
3401bcce:	0668      	lsls	r0, r5, #25
3401bcd0:	d5fb      	bpl.n	3401bcca <_printf_i+0x1ba>
3401bcd2:	8019      	strh	r1, [r3, #0]
3401bcd4:	2300      	movs	r3, #0
3401bcd6:	4616      	mov	r6, r2
3401bcd8:	6123      	str	r3, [r4, #16]
3401bcda:	e7bc      	b.n	3401bc56 <_printf_i+0x146>
3401bcdc:	6833      	ldr	r3, [r6, #0]
3401bcde:	2100      	movs	r1, #0
3401bce0:	1d1a      	adds	r2, r3, #4
3401bce2:	6032      	str	r2, [r6, #0]
3401bce4:	681e      	ldr	r6, [r3, #0]
3401bce6:	6862      	ldr	r2, [r4, #4]
3401bce8:	4630      	mov	r0, r6
3401bcea:	f000 fd8c 	bl	3401c806 <memchr>
3401bcee:	b108      	cbz	r0, 3401bcf4 <_printf_i+0x1e4>
3401bcf0:	1b80      	subs	r0, r0, r6
3401bcf2:	6060      	str	r0, [r4, #4]
3401bcf4:	6863      	ldr	r3, [r4, #4]
3401bcf6:	6123      	str	r3, [r4, #16]
3401bcf8:	2300      	movs	r3, #0
3401bcfa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3401bcfe:	e7aa      	b.n	3401bc56 <_printf_i+0x146>
3401bd00:	6923      	ldr	r3, [r4, #16]
3401bd02:	4632      	mov	r2, r6
3401bd04:	4649      	mov	r1, r9
3401bd06:	4640      	mov	r0, r8
3401bd08:	47d0      	blx	sl
3401bd0a:	3001      	adds	r0, #1
3401bd0c:	d0ad      	beq.n	3401bc6a <_printf_i+0x15a>
3401bd0e:	6823      	ldr	r3, [r4, #0]
3401bd10:	079b      	lsls	r3, r3, #30
3401bd12:	d413      	bmi.n	3401bd3c <_printf_i+0x22c>
3401bd14:	68e0      	ldr	r0, [r4, #12]
3401bd16:	9b03      	ldr	r3, [sp, #12]
3401bd18:	4298      	cmp	r0, r3
3401bd1a:	bfb8      	it	lt
3401bd1c:	4618      	movlt	r0, r3
3401bd1e:	e7a6      	b.n	3401bc6e <_printf_i+0x15e>
3401bd20:	2301      	movs	r3, #1
3401bd22:	4632      	mov	r2, r6
3401bd24:	4649      	mov	r1, r9
3401bd26:	4640      	mov	r0, r8
3401bd28:	47d0      	blx	sl
3401bd2a:	3001      	adds	r0, #1
3401bd2c:	d09d      	beq.n	3401bc6a <_printf_i+0x15a>
3401bd2e:	3501      	adds	r5, #1
3401bd30:	68e3      	ldr	r3, [r4, #12]
3401bd32:	9903      	ldr	r1, [sp, #12]
3401bd34:	1a5b      	subs	r3, r3, r1
3401bd36:	42ab      	cmp	r3, r5
3401bd38:	dcf2      	bgt.n	3401bd20 <_printf_i+0x210>
3401bd3a:	e7eb      	b.n	3401bd14 <_printf_i+0x204>
3401bd3c:	2500      	movs	r5, #0
3401bd3e:	f104 0619 	add.w	r6, r4, #25
3401bd42:	e7f5      	b.n	3401bd30 <_printf_i+0x220>
3401bd44:	3401fd5c 	.word	0x3401fd5c
3401bd48:	3401fd6d 	.word	0x3401fd6d

3401bd4c <__sflush_r>:
3401bd4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
3401bd50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3401bd54:	0716      	lsls	r6, r2, #28
3401bd56:	4605      	mov	r5, r0
3401bd58:	460c      	mov	r4, r1
3401bd5a:	d454      	bmi.n	3401be06 <__sflush_r+0xba>
3401bd5c:	684b      	ldr	r3, [r1, #4]
3401bd5e:	2b00      	cmp	r3, #0
3401bd60:	dc02      	bgt.n	3401bd68 <__sflush_r+0x1c>
3401bd62:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
3401bd64:	2b00      	cmp	r3, #0
3401bd66:	dd48      	ble.n	3401bdfa <__sflush_r+0xae>
3401bd68:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
3401bd6a:	2e00      	cmp	r6, #0
3401bd6c:	d045      	beq.n	3401bdfa <__sflush_r+0xae>
3401bd6e:	2300      	movs	r3, #0
3401bd70:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
3401bd74:	682f      	ldr	r7, [r5, #0]
3401bd76:	6a21      	ldr	r1, [r4, #32]
3401bd78:	602b      	str	r3, [r5, #0]
3401bd7a:	d030      	beq.n	3401bdde <__sflush_r+0x92>
3401bd7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
3401bd7e:	89a3      	ldrh	r3, [r4, #12]
3401bd80:	0759      	lsls	r1, r3, #29
3401bd82:	d505      	bpl.n	3401bd90 <__sflush_r+0x44>
3401bd84:	6863      	ldr	r3, [r4, #4]
3401bd86:	1ad2      	subs	r2, r2, r3
3401bd88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
3401bd8a:	b10b      	cbz	r3, 3401bd90 <__sflush_r+0x44>
3401bd8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
3401bd8e:	1ad2      	subs	r2, r2, r3
3401bd90:	2300      	movs	r3, #0
3401bd92:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
3401bd94:	6a21      	ldr	r1, [r4, #32]
3401bd96:	4628      	mov	r0, r5
3401bd98:	47b0      	blx	r6
3401bd9a:	1c43      	adds	r3, r0, #1
3401bd9c:	89a3      	ldrh	r3, [r4, #12]
3401bd9e:	d106      	bne.n	3401bdae <__sflush_r+0x62>
3401bda0:	6829      	ldr	r1, [r5, #0]
3401bda2:	291d      	cmp	r1, #29
3401bda4:	d82b      	bhi.n	3401bdfe <__sflush_r+0xb2>
3401bda6:	4a2a      	ldr	r2, [pc, #168]	@ (3401be50 <__sflush_r+0x104>)
3401bda8:	40ca      	lsrs	r2, r1
3401bdaa:	07d6      	lsls	r6, r2, #31
3401bdac:	d527      	bpl.n	3401bdfe <__sflush_r+0xb2>
3401bdae:	2200      	movs	r2, #0
3401bdb0:	04d9      	lsls	r1, r3, #19
3401bdb2:	6062      	str	r2, [r4, #4]
3401bdb4:	6922      	ldr	r2, [r4, #16]
3401bdb6:	6022      	str	r2, [r4, #0]
3401bdb8:	d504      	bpl.n	3401bdc4 <__sflush_r+0x78>
3401bdba:	1c42      	adds	r2, r0, #1
3401bdbc:	d101      	bne.n	3401bdc2 <__sflush_r+0x76>
3401bdbe:	682b      	ldr	r3, [r5, #0]
3401bdc0:	b903      	cbnz	r3, 3401bdc4 <__sflush_r+0x78>
3401bdc2:	6560      	str	r0, [r4, #84]	@ 0x54
3401bdc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
3401bdc6:	602f      	str	r7, [r5, #0]
3401bdc8:	b1b9      	cbz	r1, 3401bdfa <__sflush_r+0xae>
3401bdca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
3401bdce:	4299      	cmp	r1, r3
3401bdd0:	d002      	beq.n	3401bdd8 <__sflush_r+0x8c>
3401bdd2:	4628      	mov	r0, r5
3401bdd4:	f001 fb26 	bl	3401d424 <_free_r>
3401bdd8:	2300      	movs	r3, #0
3401bdda:	6363      	str	r3, [r4, #52]	@ 0x34
3401bddc:	e00d      	b.n	3401bdfa <__sflush_r+0xae>
3401bdde:	2301      	movs	r3, #1
3401bde0:	4628      	mov	r0, r5
3401bde2:	47b0      	blx	r6
3401bde4:	4602      	mov	r2, r0
3401bde6:	1c50      	adds	r0, r2, #1
3401bde8:	d1c9      	bne.n	3401bd7e <__sflush_r+0x32>
3401bdea:	682b      	ldr	r3, [r5, #0]
3401bdec:	2b00      	cmp	r3, #0
3401bdee:	d0c6      	beq.n	3401bd7e <__sflush_r+0x32>
3401bdf0:	2b1d      	cmp	r3, #29
3401bdf2:	d001      	beq.n	3401bdf8 <__sflush_r+0xac>
3401bdf4:	2b16      	cmp	r3, #22
3401bdf6:	d11d      	bne.n	3401be34 <__sflush_r+0xe8>
3401bdf8:	602f      	str	r7, [r5, #0]
3401bdfa:	2000      	movs	r0, #0
3401bdfc:	e021      	b.n	3401be42 <__sflush_r+0xf6>
3401bdfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3401be02:	b21b      	sxth	r3, r3
3401be04:	e01a      	b.n	3401be3c <__sflush_r+0xf0>
3401be06:	690f      	ldr	r7, [r1, #16]
3401be08:	2f00      	cmp	r7, #0
3401be0a:	d0f6      	beq.n	3401bdfa <__sflush_r+0xae>
3401be0c:	0793      	lsls	r3, r2, #30
3401be0e:	680e      	ldr	r6, [r1, #0]
3401be10:	600f      	str	r7, [r1, #0]
3401be12:	bf0c      	ite	eq
3401be14:	694b      	ldreq	r3, [r1, #20]
3401be16:	2300      	movne	r3, #0
3401be18:	eba6 0807 	sub.w	r8, r6, r7
3401be1c:	608b      	str	r3, [r1, #8]
3401be1e:	f1b8 0f00 	cmp.w	r8, #0
3401be22:	ddea      	ble.n	3401bdfa <__sflush_r+0xae>
3401be24:	4643      	mov	r3, r8
3401be26:	463a      	mov	r2, r7
3401be28:	6a21      	ldr	r1, [r4, #32]
3401be2a:	4628      	mov	r0, r5
3401be2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
3401be2e:	47b0      	blx	r6
3401be30:	2800      	cmp	r0, #0
3401be32:	dc08      	bgt.n	3401be46 <__sflush_r+0xfa>
3401be34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3401be38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3401be3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401be40:	81a3      	strh	r3, [r4, #12]
3401be42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
3401be46:	4407      	add	r7, r0
3401be48:	eba8 0800 	sub.w	r8, r8, r0
3401be4c:	e7e7      	b.n	3401be1e <__sflush_r+0xd2>
3401be4e:	bf00      	nop
3401be50:	20400001 	.word	0x20400001

3401be54 <_fflush_r>:
3401be54:	b538      	push	{r3, r4, r5, lr}
3401be56:	690b      	ldr	r3, [r1, #16]
3401be58:	4605      	mov	r5, r0
3401be5a:	460c      	mov	r4, r1
3401be5c:	b913      	cbnz	r3, 3401be64 <_fflush_r+0x10>
3401be5e:	2500      	movs	r5, #0
3401be60:	4628      	mov	r0, r5
3401be62:	bd38      	pop	{r3, r4, r5, pc}
3401be64:	b118      	cbz	r0, 3401be6e <_fflush_r+0x1a>
3401be66:	6a03      	ldr	r3, [r0, #32]
3401be68:	b90b      	cbnz	r3, 3401be6e <_fflush_r+0x1a>
3401be6a:	f000 f8bb 	bl	3401bfe4 <__sinit>
3401be6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3401be72:	2b00      	cmp	r3, #0
3401be74:	d0f3      	beq.n	3401be5e <_fflush_r+0xa>
3401be76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
3401be78:	07d0      	lsls	r0, r2, #31
3401be7a:	d404      	bmi.n	3401be86 <_fflush_r+0x32>
3401be7c:	0599      	lsls	r1, r3, #22
3401be7e:	d402      	bmi.n	3401be86 <_fflush_r+0x32>
3401be80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3401be82:	f000 fcbe 	bl	3401c802 <__retarget_lock_acquire_recursive>
3401be86:	4628      	mov	r0, r5
3401be88:	4621      	mov	r1, r4
3401be8a:	f7ff ff5f 	bl	3401bd4c <__sflush_r>
3401be8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3401be90:	4605      	mov	r5, r0
3401be92:	07da      	lsls	r2, r3, #31
3401be94:	d4e4      	bmi.n	3401be60 <_fflush_r+0xc>
3401be96:	89a3      	ldrh	r3, [r4, #12]
3401be98:	059b      	lsls	r3, r3, #22
3401be9a:	d4e1      	bmi.n	3401be60 <_fflush_r+0xc>
3401be9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3401be9e:	f000 fcb1 	bl	3401c804 <__retarget_lock_release_recursive>
3401bea2:	e7dd      	b.n	3401be60 <_fflush_r+0xc>

3401bea4 <fflush>:
3401bea4:	4601      	mov	r1, r0
3401bea6:	b920      	cbnz	r0, 3401beb2 <fflush+0xe>
3401bea8:	4a04      	ldr	r2, [pc, #16]	@ (3401bebc <fflush+0x18>)
3401beaa:	4905      	ldr	r1, [pc, #20]	@ (3401bec0 <fflush+0x1c>)
3401beac:	4805      	ldr	r0, [pc, #20]	@ (3401bec4 <fflush+0x20>)
3401beae:	f000 b8c3 	b.w	3401c038 <_fwalk_sglue>
3401beb2:	4b05      	ldr	r3, [pc, #20]	@ (3401bec8 <fflush+0x24>)
3401beb4:	6818      	ldr	r0, [r3, #0]
3401beb6:	f7ff bfcd 	b.w	3401be54 <_fflush_r>
3401beba:	bf00      	nop
3401bebc:	34020770 	.word	0x34020770
3401bec0:	3401be55 	.word	0x3401be55
3401bec4:	34020780 	.word	0x34020780
3401bec8:	3402077c 	.word	0x3402077c

3401becc <std>:
3401becc:	2300      	movs	r3, #0
3401bece:	b510      	push	{r4, lr}
3401bed0:	4604      	mov	r4, r0
3401bed2:	6083      	str	r3, [r0, #8]
3401bed4:	8181      	strh	r1, [r0, #12]
3401bed6:	4619      	mov	r1, r3
3401bed8:	6643      	str	r3, [r0, #100]	@ 0x64
3401beda:	81c2      	strh	r2, [r0, #14]
3401bedc:	2208      	movs	r2, #8
3401bede:	6183      	str	r3, [r0, #24]
3401bee0:	e9c0 3300 	strd	r3, r3, [r0]
3401bee4:	e9c0 3304 	strd	r3, r3, [r0, #16]
3401bee8:	305c      	adds	r0, #92	@ 0x5c
3401beea:	f000 fa0b 	bl	3401c304 <memset>
3401beee:	4b0d      	ldr	r3, [pc, #52]	@ (3401bf24 <std+0x58>)
3401bef0:	6224      	str	r4, [r4, #32]
3401bef2:	6263      	str	r3, [r4, #36]	@ 0x24
3401bef4:	4b0c      	ldr	r3, [pc, #48]	@ (3401bf28 <std+0x5c>)
3401bef6:	62a3      	str	r3, [r4, #40]	@ 0x28
3401bef8:	4b0c      	ldr	r3, [pc, #48]	@ (3401bf2c <std+0x60>)
3401befa:	62e3      	str	r3, [r4, #44]	@ 0x2c
3401befc:	4b0c      	ldr	r3, [pc, #48]	@ (3401bf30 <std+0x64>)
3401befe:	6323      	str	r3, [r4, #48]	@ 0x30
3401bf00:	4b0c      	ldr	r3, [pc, #48]	@ (3401bf34 <std+0x68>)
3401bf02:	429c      	cmp	r4, r3
3401bf04:	d006      	beq.n	3401bf14 <std+0x48>
3401bf06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
3401bf0a:	4294      	cmp	r4, r2
3401bf0c:	d002      	beq.n	3401bf14 <std+0x48>
3401bf0e:	33d0      	adds	r3, #208	@ 0xd0
3401bf10:	429c      	cmp	r4, r3
3401bf12:	d105      	bne.n	3401bf20 <std+0x54>
3401bf14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
3401bf18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3401bf1c:	f000 bc70 	b.w	3401c800 <__retarget_lock_init_recursive>
3401bf20:	bd10      	pop	{r4, pc}
3401bf22:	bf00      	nop
3401bf24:	3401c155 	.word	0x3401c155
3401bf28:	3401c177 	.word	0x3401c177
3401bf2c:	3401c1af 	.word	0x3401c1af
3401bf30:	3401c1d3 	.word	0x3401c1d3
3401bf34:	34020ec8 	.word	0x34020ec8

3401bf38 <stdio_exit_handler>:
3401bf38:	4a02      	ldr	r2, [pc, #8]	@ (3401bf44 <stdio_exit_handler+0xc>)
3401bf3a:	4903      	ldr	r1, [pc, #12]	@ (3401bf48 <stdio_exit_handler+0x10>)
3401bf3c:	4803      	ldr	r0, [pc, #12]	@ (3401bf4c <stdio_exit_handler+0x14>)
3401bf3e:	f000 b87b 	b.w	3401c038 <_fwalk_sglue>
3401bf42:	bf00      	nop
3401bf44:	34020770 	.word	0x34020770
3401bf48:	3401be55 	.word	0x3401be55
3401bf4c:	34020780 	.word	0x34020780

3401bf50 <cleanup_stdio>:
3401bf50:	6841      	ldr	r1, [r0, #4]
3401bf52:	4b0c      	ldr	r3, [pc, #48]	@ (3401bf84 <cleanup_stdio+0x34>)
3401bf54:	4299      	cmp	r1, r3
3401bf56:	b510      	push	{r4, lr}
3401bf58:	4604      	mov	r4, r0
3401bf5a:	d001      	beq.n	3401bf60 <cleanup_stdio+0x10>
3401bf5c:	f7ff ff7a 	bl	3401be54 <_fflush_r>
3401bf60:	68a1      	ldr	r1, [r4, #8]
3401bf62:	4b09      	ldr	r3, [pc, #36]	@ (3401bf88 <cleanup_stdio+0x38>)
3401bf64:	4299      	cmp	r1, r3
3401bf66:	d002      	beq.n	3401bf6e <cleanup_stdio+0x1e>
3401bf68:	4620      	mov	r0, r4
3401bf6a:	f7ff ff73 	bl	3401be54 <_fflush_r>
3401bf6e:	68e1      	ldr	r1, [r4, #12]
3401bf70:	4b06      	ldr	r3, [pc, #24]	@ (3401bf8c <cleanup_stdio+0x3c>)
3401bf72:	4299      	cmp	r1, r3
3401bf74:	d004      	beq.n	3401bf80 <cleanup_stdio+0x30>
3401bf76:	4620      	mov	r0, r4
3401bf78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3401bf7c:	f7ff bf6a 	b.w	3401be54 <_fflush_r>
3401bf80:	bd10      	pop	{r4, pc}
3401bf82:	bf00      	nop
3401bf84:	34020ec8 	.word	0x34020ec8
3401bf88:	34020f30 	.word	0x34020f30
3401bf8c:	34020f98 	.word	0x34020f98

3401bf90 <global_stdio_init.part.0>:
3401bf90:	b510      	push	{r4, lr}
3401bf92:	4b0b      	ldr	r3, [pc, #44]	@ (3401bfc0 <global_stdio_init.part.0+0x30>)
3401bf94:	2104      	movs	r1, #4
3401bf96:	4c0b      	ldr	r4, [pc, #44]	@ (3401bfc4 <global_stdio_init.part.0+0x34>)
3401bf98:	4a0b      	ldr	r2, [pc, #44]	@ (3401bfc8 <global_stdio_init.part.0+0x38>)
3401bf9a:	4620      	mov	r0, r4
3401bf9c:	601a      	str	r2, [r3, #0]
3401bf9e:	2200      	movs	r2, #0
3401bfa0:	f7ff ff94 	bl	3401becc <std>
3401bfa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
3401bfa8:	2201      	movs	r2, #1
3401bfaa:	2109      	movs	r1, #9
3401bfac:	f7ff ff8e 	bl	3401becc <std>
3401bfb0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
3401bfb4:	2202      	movs	r2, #2
3401bfb6:	2112      	movs	r1, #18
3401bfb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3401bfbc:	f7ff bf86 	b.w	3401becc <std>
3401bfc0:	34021000 	.word	0x34021000
3401bfc4:	34020ec8 	.word	0x34020ec8
3401bfc8:	3401bf39 	.word	0x3401bf39

3401bfcc <__sfp_lock_acquire>:
3401bfcc:	4801      	ldr	r0, [pc, #4]	@ (3401bfd4 <__sfp_lock_acquire+0x8>)
3401bfce:	f000 bc18 	b.w	3401c802 <__retarget_lock_acquire_recursive>
3401bfd2:	bf00      	nop
3401bfd4:	34021009 	.word	0x34021009

3401bfd8 <__sfp_lock_release>:
3401bfd8:	4801      	ldr	r0, [pc, #4]	@ (3401bfe0 <__sfp_lock_release+0x8>)
3401bfda:	f000 bc13 	b.w	3401c804 <__retarget_lock_release_recursive>
3401bfde:	bf00      	nop
3401bfe0:	34021009 	.word	0x34021009

3401bfe4 <__sinit>:
3401bfe4:	b510      	push	{r4, lr}
3401bfe6:	4604      	mov	r4, r0
3401bfe8:	f7ff fff0 	bl	3401bfcc <__sfp_lock_acquire>
3401bfec:	6a23      	ldr	r3, [r4, #32]
3401bfee:	b11b      	cbz	r3, 3401bff8 <__sinit+0x14>
3401bff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3401bff4:	f7ff bff0 	b.w	3401bfd8 <__sfp_lock_release>
3401bff8:	4b04      	ldr	r3, [pc, #16]	@ (3401c00c <__sinit+0x28>)
3401bffa:	6223      	str	r3, [r4, #32]
3401bffc:	4b04      	ldr	r3, [pc, #16]	@ (3401c010 <__sinit+0x2c>)
3401bffe:	681b      	ldr	r3, [r3, #0]
3401c000:	2b00      	cmp	r3, #0
3401c002:	d1f5      	bne.n	3401bff0 <__sinit+0xc>
3401c004:	f7ff ffc4 	bl	3401bf90 <global_stdio_init.part.0>
3401c008:	e7f2      	b.n	3401bff0 <__sinit+0xc>
3401c00a:	bf00      	nop
3401c00c:	3401bf51 	.word	0x3401bf51
3401c010:	34021000 	.word	0x34021000

3401c014 <fiprintf>:
3401c014:	b40e      	push	{r1, r2, r3}
3401c016:	b503      	push	{r0, r1, lr}
3401c018:	ab03      	add	r3, sp, #12
3401c01a:	4601      	mov	r1, r0
3401c01c:	4805      	ldr	r0, [pc, #20]	@ (3401c034 <fiprintf+0x20>)
3401c01e:	f853 2b04 	ldr.w	r2, [r3], #4
3401c022:	6800      	ldr	r0, [r0, #0]
3401c024:	9301      	str	r3, [sp, #4]
3401c026:	f001 fdf3 	bl	3401dc10 <_vfiprintf_r>
3401c02a:	b002      	add	sp, #8
3401c02c:	f85d eb04 	ldr.w	lr, [sp], #4
3401c030:	b003      	add	sp, #12
3401c032:	4770      	bx	lr
3401c034:	3402077c 	.word	0x3402077c

3401c038 <_fwalk_sglue>:
3401c038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3401c03c:	4607      	mov	r7, r0
3401c03e:	4688      	mov	r8, r1
3401c040:	4614      	mov	r4, r2
3401c042:	2600      	movs	r6, #0
3401c044:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
3401c048:	f1b9 0901 	subs.w	r9, r9, #1
3401c04c:	d505      	bpl.n	3401c05a <_fwalk_sglue+0x22>
3401c04e:	6824      	ldr	r4, [r4, #0]
3401c050:	2c00      	cmp	r4, #0
3401c052:	d1f7      	bne.n	3401c044 <_fwalk_sglue+0xc>
3401c054:	4630      	mov	r0, r6
3401c056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
3401c05a:	89ab      	ldrh	r3, [r5, #12]
3401c05c:	2b01      	cmp	r3, #1
3401c05e:	d907      	bls.n	3401c070 <_fwalk_sglue+0x38>
3401c060:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
3401c064:	3301      	adds	r3, #1
3401c066:	d003      	beq.n	3401c070 <_fwalk_sglue+0x38>
3401c068:	4629      	mov	r1, r5
3401c06a:	4638      	mov	r0, r7
3401c06c:	47c0      	blx	r8
3401c06e:	4306      	orrs	r6, r0
3401c070:	3568      	adds	r5, #104	@ 0x68
3401c072:	e7e9      	b.n	3401c048 <_fwalk_sglue+0x10>

3401c074 <iprintf>:
3401c074:	b40f      	push	{r0, r1, r2, r3}
3401c076:	b507      	push	{r0, r1, r2, lr}
3401c078:	4906      	ldr	r1, [pc, #24]	@ (3401c094 <iprintf+0x20>)
3401c07a:	ab04      	add	r3, sp, #16
3401c07c:	6808      	ldr	r0, [r1, #0]
3401c07e:	f853 2b04 	ldr.w	r2, [r3], #4
3401c082:	6881      	ldr	r1, [r0, #8]
3401c084:	9301      	str	r3, [sp, #4]
3401c086:	f001 fdc3 	bl	3401dc10 <_vfiprintf_r>
3401c08a:	b003      	add	sp, #12
3401c08c:	f85d eb04 	ldr.w	lr, [sp], #4
3401c090:	b004      	add	sp, #16
3401c092:	4770      	bx	lr
3401c094:	3402077c 	.word	0x3402077c

3401c098 <_puts_r>:
3401c098:	6a03      	ldr	r3, [r0, #32]
3401c09a:	b570      	push	{r4, r5, r6, lr}
3401c09c:	4605      	mov	r5, r0
3401c09e:	460e      	mov	r6, r1
3401c0a0:	6884      	ldr	r4, [r0, #8]
3401c0a2:	b90b      	cbnz	r3, 3401c0a8 <_puts_r+0x10>
3401c0a4:	f7ff ff9e 	bl	3401bfe4 <__sinit>
3401c0a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3401c0aa:	07db      	lsls	r3, r3, #31
3401c0ac:	d405      	bmi.n	3401c0ba <_puts_r+0x22>
3401c0ae:	89a3      	ldrh	r3, [r4, #12]
3401c0b0:	0598      	lsls	r0, r3, #22
3401c0b2:	d402      	bmi.n	3401c0ba <_puts_r+0x22>
3401c0b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3401c0b6:	f000 fba4 	bl	3401c802 <__retarget_lock_acquire_recursive>
3401c0ba:	89a3      	ldrh	r3, [r4, #12]
3401c0bc:	0719      	lsls	r1, r3, #28
3401c0be:	d502      	bpl.n	3401c0c6 <_puts_r+0x2e>
3401c0c0:	6923      	ldr	r3, [r4, #16]
3401c0c2:	2b00      	cmp	r3, #0
3401c0c4:	d135      	bne.n	3401c132 <_puts_r+0x9a>
3401c0c6:	4621      	mov	r1, r4
3401c0c8:	4628      	mov	r0, r5
3401c0ca:	f000 f8c5 	bl	3401c258 <__swsetup_r>
3401c0ce:	b380      	cbz	r0, 3401c132 <_puts_r+0x9a>
3401c0d0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
3401c0d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3401c0d6:	07da      	lsls	r2, r3, #31
3401c0d8:	d405      	bmi.n	3401c0e6 <_puts_r+0x4e>
3401c0da:	89a3      	ldrh	r3, [r4, #12]
3401c0dc:	059b      	lsls	r3, r3, #22
3401c0de:	d402      	bmi.n	3401c0e6 <_puts_r+0x4e>
3401c0e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3401c0e2:	f000 fb8f 	bl	3401c804 <__retarget_lock_release_recursive>
3401c0e6:	4628      	mov	r0, r5
3401c0e8:	bd70      	pop	{r4, r5, r6, pc}
3401c0ea:	2b00      	cmp	r3, #0
3401c0ec:	da04      	bge.n	3401c0f8 <_puts_r+0x60>
3401c0ee:	69a2      	ldr	r2, [r4, #24]
3401c0f0:	429a      	cmp	r2, r3
3401c0f2:	dc17      	bgt.n	3401c124 <_puts_r+0x8c>
3401c0f4:	290a      	cmp	r1, #10
3401c0f6:	d015      	beq.n	3401c124 <_puts_r+0x8c>
3401c0f8:	6823      	ldr	r3, [r4, #0]
3401c0fa:	1c5a      	adds	r2, r3, #1
3401c0fc:	6022      	str	r2, [r4, #0]
3401c0fe:	7019      	strb	r1, [r3, #0]
3401c100:	68a3      	ldr	r3, [r4, #8]
3401c102:	f816 1f01 	ldrb.w	r1, [r6, #1]!
3401c106:	3b01      	subs	r3, #1
3401c108:	60a3      	str	r3, [r4, #8]
3401c10a:	2900      	cmp	r1, #0
3401c10c:	d1ed      	bne.n	3401c0ea <_puts_r+0x52>
3401c10e:	2b00      	cmp	r3, #0
3401c110:	da11      	bge.n	3401c136 <_puts_r+0x9e>
3401c112:	4622      	mov	r2, r4
3401c114:	210a      	movs	r1, #10
3401c116:	4628      	mov	r0, r5
3401c118:	f000 f85f 	bl	3401c1da <__swbuf_r>
3401c11c:	3001      	adds	r0, #1
3401c11e:	d0d7      	beq.n	3401c0d0 <_puts_r+0x38>
3401c120:	250a      	movs	r5, #10
3401c122:	e7d7      	b.n	3401c0d4 <_puts_r+0x3c>
3401c124:	4622      	mov	r2, r4
3401c126:	4628      	mov	r0, r5
3401c128:	f000 f857 	bl	3401c1da <__swbuf_r>
3401c12c:	3001      	adds	r0, #1
3401c12e:	d1e7      	bne.n	3401c100 <_puts_r+0x68>
3401c130:	e7ce      	b.n	3401c0d0 <_puts_r+0x38>
3401c132:	3e01      	subs	r6, #1
3401c134:	e7e4      	b.n	3401c100 <_puts_r+0x68>
3401c136:	6823      	ldr	r3, [r4, #0]
3401c138:	1c5a      	adds	r2, r3, #1
3401c13a:	6022      	str	r2, [r4, #0]
3401c13c:	220a      	movs	r2, #10
3401c13e:	701a      	strb	r2, [r3, #0]
3401c140:	e7ee      	b.n	3401c120 <_puts_r+0x88>
	...

3401c144 <puts>:
3401c144:	4b02      	ldr	r3, [pc, #8]	@ (3401c150 <puts+0xc>)
3401c146:	4601      	mov	r1, r0
3401c148:	6818      	ldr	r0, [r3, #0]
3401c14a:	f7ff bfa5 	b.w	3401c098 <_puts_r>
3401c14e:	bf00      	nop
3401c150:	3402077c 	.word	0x3402077c

3401c154 <__sread>:
3401c154:	b510      	push	{r4, lr}
3401c156:	460c      	mov	r4, r1
3401c158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3401c15c:	f000 faf2 	bl	3401c744 <_read_r>
3401c160:	2800      	cmp	r0, #0
3401c162:	bfab      	itete	ge
3401c164:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
3401c166:	89a3      	ldrhlt	r3, [r4, #12]
3401c168:	181b      	addge	r3, r3, r0
3401c16a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
3401c16e:	bfac      	ite	ge
3401c170:	6563      	strge	r3, [r4, #84]	@ 0x54
3401c172:	81a3      	strhlt	r3, [r4, #12]
3401c174:	bd10      	pop	{r4, pc}

3401c176 <__swrite>:
3401c176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3401c17a:	461f      	mov	r7, r3
3401c17c:	898b      	ldrh	r3, [r1, #12]
3401c17e:	4605      	mov	r5, r0
3401c180:	460c      	mov	r4, r1
3401c182:	05db      	lsls	r3, r3, #23
3401c184:	4616      	mov	r6, r2
3401c186:	d505      	bpl.n	3401c194 <__swrite+0x1e>
3401c188:	2302      	movs	r3, #2
3401c18a:	2200      	movs	r2, #0
3401c18c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3401c190:	f000 fac6 	bl	3401c720 <_lseek_r>
3401c194:	89a3      	ldrh	r3, [r4, #12]
3401c196:	4632      	mov	r2, r6
3401c198:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
3401c19c:	4628      	mov	r0, r5
3401c19e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
3401c1a2:	81a3      	strh	r3, [r4, #12]
3401c1a4:	463b      	mov	r3, r7
3401c1a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
3401c1aa:	f000 baed 	b.w	3401c788 <_write_r>

3401c1ae <__sseek>:
3401c1ae:	b510      	push	{r4, lr}
3401c1b0:	460c      	mov	r4, r1
3401c1b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3401c1b6:	f000 fab3 	bl	3401c720 <_lseek_r>
3401c1ba:	1c43      	adds	r3, r0, #1
3401c1bc:	89a3      	ldrh	r3, [r4, #12]
3401c1be:	bf15      	itete	ne
3401c1c0:	6560      	strne	r0, [r4, #84]	@ 0x54
3401c1c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
3401c1c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
3401c1ca:	81a3      	strheq	r3, [r4, #12]
3401c1cc:	bf18      	it	ne
3401c1ce:	81a3      	strhne	r3, [r4, #12]
3401c1d0:	bd10      	pop	{r4, pc}

3401c1d2 <__sclose>:
3401c1d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3401c1d6:	f000 ba93 	b.w	3401c700 <_close_r>

3401c1da <__swbuf_r>:
3401c1da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3401c1dc:	460e      	mov	r6, r1
3401c1de:	4614      	mov	r4, r2
3401c1e0:	4605      	mov	r5, r0
3401c1e2:	b118      	cbz	r0, 3401c1ec <__swbuf_r+0x12>
3401c1e4:	6a03      	ldr	r3, [r0, #32]
3401c1e6:	b90b      	cbnz	r3, 3401c1ec <__swbuf_r+0x12>
3401c1e8:	f7ff fefc 	bl	3401bfe4 <__sinit>
3401c1ec:	69a3      	ldr	r3, [r4, #24]
3401c1ee:	60a3      	str	r3, [r4, #8]
3401c1f0:	89a3      	ldrh	r3, [r4, #12]
3401c1f2:	071a      	lsls	r2, r3, #28
3401c1f4:	d501      	bpl.n	3401c1fa <__swbuf_r+0x20>
3401c1f6:	6923      	ldr	r3, [r4, #16]
3401c1f8:	b943      	cbnz	r3, 3401c20c <__swbuf_r+0x32>
3401c1fa:	4621      	mov	r1, r4
3401c1fc:	4628      	mov	r0, r5
3401c1fe:	f000 f82b 	bl	3401c258 <__swsetup_r>
3401c202:	b118      	cbz	r0, 3401c20c <__swbuf_r+0x32>
3401c204:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
3401c208:	4638      	mov	r0, r7
3401c20a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
3401c20c:	6823      	ldr	r3, [r4, #0]
3401c20e:	b2f6      	uxtb	r6, r6
3401c210:	6922      	ldr	r2, [r4, #16]
3401c212:	4637      	mov	r7, r6
3401c214:	1a98      	subs	r0, r3, r2
3401c216:	6963      	ldr	r3, [r4, #20]
3401c218:	4283      	cmp	r3, r0
3401c21a:	dc05      	bgt.n	3401c228 <__swbuf_r+0x4e>
3401c21c:	4621      	mov	r1, r4
3401c21e:	4628      	mov	r0, r5
3401c220:	f7ff fe18 	bl	3401be54 <_fflush_r>
3401c224:	2800      	cmp	r0, #0
3401c226:	d1ed      	bne.n	3401c204 <__swbuf_r+0x2a>
3401c228:	68a3      	ldr	r3, [r4, #8]
3401c22a:	3b01      	subs	r3, #1
3401c22c:	60a3      	str	r3, [r4, #8]
3401c22e:	6823      	ldr	r3, [r4, #0]
3401c230:	1c5a      	adds	r2, r3, #1
3401c232:	6022      	str	r2, [r4, #0]
3401c234:	701e      	strb	r6, [r3, #0]
3401c236:	1c43      	adds	r3, r0, #1
3401c238:	6962      	ldr	r2, [r4, #20]
3401c23a:	429a      	cmp	r2, r3
3401c23c:	d004      	beq.n	3401c248 <__swbuf_r+0x6e>
3401c23e:	89a3      	ldrh	r3, [r4, #12]
3401c240:	07db      	lsls	r3, r3, #31
3401c242:	d5e1      	bpl.n	3401c208 <__swbuf_r+0x2e>
3401c244:	2e0a      	cmp	r6, #10
3401c246:	d1df      	bne.n	3401c208 <__swbuf_r+0x2e>
3401c248:	4621      	mov	r1, r4
3401c24a:	4628      	mov	r0, r5
3401c24c:	f7ff fe02 	bl	3401be54 <_fflush_r>
3401c250:	2800      	cmp	r0, #0
3401c252:	d0d9      	beq.n	3401c208 <__swbuf_r+0x2e>
3401c254:	e7d6      	b.n	3401c204 <__swbuf_r+0x2a>
	...

3401c258 <__swsetup_r>:
3401c258:	b538      	push	{r3, r4, r5, lr}
3401c25a:	4b29      	ldr	r3, [pc, #164]	@ (3401c300 <__swsetup_r+0xa8>)
3401c25c:	4605      	mov	r5, r0
3401c25e:	460c      	mov	r4, r1
3401c260:	6818      	ldr	r0, [r3, #0]
3401c262:	b118      	cbz	r0, 3401c26c <__swsetup_r+0x14>
3401c264:	6a03      	ldr	r3, [r0, #32]
3401c266:	b90b      	cbnz	r3, 3401c26c <__swsetup_r+0x14>
3401c268:	f7ff febc 	bl	3401bfe4 <__sinit>
3401c26c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3401c270:	0719      	lsls	r1, r3, #28
3401c272:	d422      	bmi.n	3401c2ba <__swsetup_r+0x62>
3401c274:	06da      	lsls	r2, r3, #27
3401c276:	d407      	bmi.n	3401c288 <__swsetup_r+0x30>
3401c278:	2209      	movs	r2, #9
3401c27a:	602a      	str	r2, [r5, #0]
3401c27c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3401c280:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401c284:	81a3      	strh	r3, [r4, #12]
3401c286:	e033      	b.n	3401c2f0 <__swsetup_r+0x98>
3401c288:	0758      	lsls	r0, r3, #29
3401c28a:	d512      	bpl.n	3401c2b2 <__swsetup_r+0x5a>
3401c28c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
3401c28e:	b141      	cbz	r1, 3401c2a2 <__swsetup_r+0x4a>
3401c290:	f104 0344 	add.w	r3, r4, #68	@ 0x44
3401c294:	4299      	cmp	r1, r3
3401c296:	d002      	beq.n	3401c29e <__swsetup_r+0x46>
3401c298:	4628      	mov	r0, r5
3401c29a:	f001 f8c3 	bl	3401d424 <_free_r>
3401c29e:	2300      	movs	r3, #0
3401c2a0:	6363      	str	r3, [r4, #52]	@ 0x34
3401c2a2:	89a3      	ldrh	r3, [r4, #12]
3401c2a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
3401c2a8:	81a3      	strh	r3, [r4, #12]
3401c2aa:	2300      	movs	r3, #0
3401c2ac:	6063      	str	r3, [r4, #4]
3401c2ae:	6923      	ldr	r3, [r4, #16]
3401c2b0:	6023      	str	r3, [r4, #0]
3401c2b2:	89a3      	ldrh	r3, [r4, #12]
3401c2b4:	f043 0308 	orr.w	r3, r3, #8
3401c2b8:	81a3      	strh	r3, [r4, #12]
3401c2ba:	6923      	ldr	r3, [r4, #16]
3401c2bc:	b94b      	cbnz	r3, 3401c2d2 <__swsetup_r+0x7a>
3401c2be:	89a3      	ldrh	r3, [r4, #12]
3401c2c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
3401c2c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3401c2c8:	d003      	beq.n	3401c2d2 <__swsetup_r+0x7a>
3401c2ca:	4621      	mov	r1, r4
3401c2cc:	4628      	mov	r0, r5
3401c2ce:	f001 fddc 	bl	3401de8a <__smakebuf_r>
3401c2d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3401c2d6:	f013 0201 	ands.w	r2, r3, #1
3401c2da:	d00a      	beq.n	3401c2f2 <__swsetup_r+0x9a>
3401c2dc:	2200      	movs	r2, #0
3401c2de:	60a2      	str	r2, [r4, #8]
3401c2e0:	6962      	ldr	r2, [r4, #20]
3401c2e2:	4252      	negs	r2, r2
3401c2e4:	61a2      	str	r2, [r4, #24]
3401c2e6:	6922      	ldr	r2, [r4, #16]
3401c2e8:	b942      	cbnz	r2, 3401c2fc <__swsetup_r+0xa4>
3401c2ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
3401c2ee:	d1c5      	bne.n	3401c27c <__swsetup_r+0x24>
3401c2f0:	bd38      	pop	{r3, r4, r5, pc}
3401c2f2:	0799      	lsls	r1, r3, #30
3401c2f4:	bf58      	it	pl
3401c2f6:	6962      	ldrpl	r2, [r4, #20]
3401c2f8:	60a2      	str	r2, [r4, #8]
3401c2fa:	e7f4      	b.n	3401c2e6 <__swsetup_r+0x8e>
3401c2fc:	2000      	movs	r0, #0
3401c2fe:	e7f7      	b.n	3401c2f0 <__swsetup_r+0x98>
3401c300:	3402077c 	.word	0x3402077c

3401c304 <memset>:
3401c304:	4402      	add	r2, r0
3401c306:	4603      	mov	r3, r0
3401c308:	4293      	cmp	r3, r2
3401c30a:	d100      	bne.n	3401c30e <memset+0xa>
3401c30c:	4770      	bx	lr
3401c30e:	f803 1b01 	strb.w	r1, [r3], #1
3401c312:	e7f9      	b.n	3401c308 <memset+0x4>

3401c314 <_strerror_r>:
3401c314:	b510      	push	{r4, lr}
3401c316:	4604      	mov	r4, r0
3401c318:	4608      	mov	r0, r1
3401c31a:	4611      	mov	r1, r2
3401c31c:	461a      	mov	r2, r3
3401c31e:	288e      	cmp	r0, #142	@ 0x8e
3401c320:	f200 8130 	bhi.w	3401c584 <_strerror_r+0x270>
3401c324:	e8df f010 	tbh	[pc, r0, lsl #1]
3401c328:	0138008f 	.word	0x0138008f
3401c32c:	00940092 	.word	0x00940092
3401c330:	00980096 	.word	0x00980096
3401c334:	009c009a 	.word	0x009c009a
3401c338:	00a2009e 	.word	0x00a2009e
3401c33c:	00a800a4 	.word	0x00a800a4
3401c340:	00ac00aa 	.word	0x00ac00aa
3401c344:	012e00ae 	.word	0x012e00ae
3401c348:	00b200b0 	.word	0x00b200b0
3401c34c:	00b600b4 	.word	0x00b600b4
3401c350:	00be00b8 	.word	0x00be00b8
3401c354:	00c600c0 	.word	0x00c600c0
3401c358:	00ca00c8 	.word	0x00ca00c8
3401c35c:	00ce00cc 	.word	0x00ce00cc
3401c360:	00d600d2 	.word	0x00d600d2
3401c364:	00da00d8 	.word	0x00da00d8
3401c368:	00de00dc 	.word	0x00de00dc
3401c36c:	00e200e0 	.word	0x00e200e0
3401c370:	012e00e4 	.word	0x012e00e4
3401c374:	012e012e 	.word	0x012e012e
3401c378:	012e012e 	.word	0x012e012e
3401c37c:	012e012e 	.word	0x012e012e
3401c380:	00e8012e 	.word	0x00e8012e
3401c384:	012e00ec 	.word	0x012e00ec
3401c388:	012e012e 	.word	0x012e012e
3401c38c:	012e012e 	.word	0x012e012e
3401c390:	012e012e 	.word	0x012e012e
3401c394:	012e012e 	.word	0x012e012e
3401c398:	012e012e 	.word	0x012e012e
3401c39c:	012e012e 	.word	0x012e012e
3401c3a0:	010800ee 	.word	0x010800ee
3401c3a4:	00f200f0 	.word	0x00f200f0
3401c3a8:	012e012e 	.word	0x012e012e
3401c3ac:	00f4012e 	.word	0x00f4012e
3401c3b0:	012e012e 	.word	0x012e012e
3401c3b4:	00f6012e 	.word	0x00f6012e
3401c3b8:	012e012e 	.word	0x012e012e
3401c3bc:	012e00fa 	.word	0x012e00fa
3401c3c0:	00fc012e 	.word	0x00fc012e
3401c3c4:	012e012e 	.word	0x012e012e
3401c3c8:	012e012e 	.word	0x012e012e
3401c3cc:	012e012e 	.word	0x012e012e
3401c3d0:	012e012e 	.word	0x012e012e
3401c3d4:	012e012e 	.word	0x012e012e
3401c3d8:	012e00fe 	.word	0x012e00fe
3401c3dc:	01020100 	.word	0x01020100
3401c3e0:	012e0104 	.word	0x012e0104
3401c3e4:	0126012e 	.word	0x0126012e
3401c3e8:	012e012e 	.word	0x012e012e
3401c3ec:	012e012e 	.word	0x012e012e
3401c3f0:	012e012e 	.word	0x012e012e
3401c3f4:	012e012e 	.word	0x012e012e
3401c3f8:	01060114 	.word	0x01060114
3401c3fc:	010c010a 	.word	0x010c010a
3401c400:	0110010e 	.word	0x0110010e
3401c404:	0112012e 	.word	0x0112012e
3401c408:	011a0116 	.word	0x011a0116
3401c40c:	00c200ea 	.word	0x00c200ea
3401c410:	00ba012c 	.word	0x00ba012c
3401c414:	00bc00d0 	.word	0x00bc00d0
3401c418:	00a600a0 	.word	0x00a600a0
3401c41c:	00f8012a 	.word	0x00f8012a
3401c420:	0118012e 	.word	0x0118012e
3401c424:	011e00c4 	.word	0x011e00c4
3401c428:	012e011c 	.word	0x012e011c
3401c42c:	012e012e 	.word	0x012e012e
3401c430:	012e012e 	.word	0x012e012e
3401c434:	012e00d4 	.word	0x012e00d4
3401c438:	012e012e 	.word	0x012e012e
3401c43c:	012800e6 	.word	0x012800e6
3401c440:	01220120 	.word	0x01220120
3401c444:	0124      	.short	0x0124
3401c446:	4b55      	ldr	r3, [pc, #340]	@ (3401c59c <_strerror_r+0x288>)
3401c448:	4618      	mov	r0, r3
3401c44a:	bd10      	pop	{r4, pc}
3401c44c:	4b54      	ldr	r3, [pc, #336]	@ (3401c5a0 <_strerror_r+0x28c>)
3401c44e:	e7fb      	b.n	3401c448 <_strerror_r+0x134>
3401c450:	4b54      	ldr	r3, [pc, #336]	@ (3401c5a4 <_strerror_r+0x290>)
3401c452:	e7f9      	b.n	3401c448 <_strerror_r+0x134>
3401c454:	4b54      	ldr	r3, [pc, #336]	@ (3401c5a8 <_strerror_r+0x294>)
3401c456:	e7f7      	b.n	3401c448 <_strerror_r+0x134>
3401c458:	4b54      	ldr	r3, [pc, #336]	@ (3401c5ac <_strerror_r+0x298>)
3401c45a:	e7f5      	b.n	3401c448 <_strerror_r+0x134>
3401c45c:	4b54      	ldr	r3, [pc, #336]	@ (3401c5b0 <_strerror_r+0x29c>)
3401c45e:	e7f3      	b.n	3401c448 <_strerror_r+0x134>
3401c460:	4b54      	ldr	r3, [pc, #336]	@ (3401c5b4 <_strerror_r+0x2a0>)
3401c462:	e7f1      	b.n	3401c448 <_strerror_r+0x134>
3401c464:	4b54      	ldr	r3, [pc, #336]	@ (3401c5b8 <_strerror_r+0x2a4>)
3401c466:	e7ef      	b.n	3401c448 <_strerror_r+0x134>
3401c468:	4b54      	ldr	r3, [pc, #336]	@ (3401c5bc <_strerror_r+0x2a8>)
3401c46a:	e7ed      	b.n	3401c448 <_strerror_r+0x134>
3401c46c:	4b54      	ldr	r3, [pc, #336]	@ (3401c5c0 <_strerror_r+0x2ac>)
3401c46e:	e7eb      	b.n	3401c448 <_strerror_r+0x134>
3401c470:	4b54      	ldr	r3, [pc, #336]	@ (3401c5c4 <_strerror_r+0x2b0>)
3401c472:	e7e9      	b.n	3401c448 <_strerror_r+0x134>
3401c474:	4b54      	ldr	r3, [pc, #336]	@ (3401c5c8 <_strerror_r+0x2b4>)
3401c476:	e7e7      	b.n	3401c448 <_strerror_r+0x134>
3401c478:	4b54      	ldr	r3, [pc, #336]	@ (3401c5cc <_strerror_r+0x2b8>)
3401c47a:	e7e5      	b.n	3401c448 <_strerror_r+0x134>
3401c47c:	4b54      	ldr	r3, [pc, #336]	@ (3401c5d0 <_strerror_r+0x2bc>)
3401c47e:	e7e3      	b.n	3401c448 <_strerror_r+0x134>
3401c480:	4b54      	ldr	r3, [pc, #336]	@ (3401c5d4 <_strerror_r+0x2c0>)
3401c482:	e7e1      	b.n	3401c448 <_strerror_r+0x134>
3401c484:	4b54      	ldr	r3, [pc, #336]	@ (3401c5d8 <_strerror_r+0x2c4>)
3401c486:	e7df      	b.n	3401c448 <_strerror_r+0x134>
3401c488:	4b54      	ldr	r3, [pc, #336]	@ (3401c5dc <_strerror_r+0x2c8>)
3401c48a:	e7dd      	b.n	3401c448 <_strerror_r+0x134>
3401c48c:	4b54      	ldr	r3, [pc, #336]	@ (3401c5e0 <_strerror_r+0x2cc>)
3401c48e:	e7db      	b.n	3401c448 <_strerror_r+0x134>
3401c490:	4b54      	ldr	r3, [pc, #336]	@ (3401c5e4 <_strerror_r+0x2d0>)
3401c492:	e7d9      	b.n	3401c448 <_strerror_r+0x134>
3401c494:	4b54      	ldr	r3, [pc, #336]	@ (3401c5e8 <_strerror_r+0x2d4>)
3401c496:	e7d7      	b.n	3401c448 <_strerror_r+0x134>
3401c498:	4b54      	ldr	r3, [pc, #336]	@ (3401c5ec <_strerror_r+0x2d8>)
3401c49a:	e7d5      	b.n	3401c448 <_strerror_r+0x134>
3401c49c:	4b54      	ldr	r3, [pc, #336]	@ (3401c5f0 <_strerror_r+0x2dc>)
3401c49e:	e7d3      	b.n	3401c448 <_strerror_r+0x134>
3401c4a0:	4b54      	ldr	r3, [pc, #336]	@ (3401c5f4 <_strerror_r+0x2e0>)
3401c4a2:	e7d1      	b.n	3401c448 <_strerror_r+0x134>
3401c4a4:	4b54      	ldr	r3, [pc, #336]	@ (3401c5f8 <_strerror_r+0x2e4>)
3401c4a6:	e7cf      	b.n	3401c448 <_strerror_r+0x134>
3401c4a8:	4b54      	ldr	r3, [pc, #336]	@ (3401c5fc <_strerror_r+0x2e8>)
3401c4aa:	e7cd      	b.n	3401c448 <_strerror_r+0x134>
3401c4ac:	4b54      	ldr	r3, [pc, #336]	@ (3401c600 <_strerror_r+0x2ec>)
3401c4ae:	e7cb      	b.n	3401c448 <_strerror_r+0x134>
3401c4b0:	4b54      	ldr	r3, [pc, #336]	@ (3401c604 <_strerror_r+0x2f0>)
3401c4b2:	e7c9      	b.n	3401c448 <_strerror_r+0x134>
3401c4b4:	4b54      	ldr	r3, [pc, #336]	@ (3401c608 <_strerror_r+0x2f4>)
3401c4b6:	e7c7      	b.n	3401c448 <_strerror_r+0x134>
3401c4b8:	4b54      	ldr	r3, [pc, #336]	@ (3401c60c <_strerror_r+0x2f8>)
3401c4ba:	e7c5      	b.n	3401c448 <_strerror_r+0x134>
3401c4bc:	4b54      	ldr	r3, [pc, #336]	@ (3401c610 <_strerror_r+0x2fc>)
3401c4be:	e7c3      	b.n	3401c448 <_strerror_r+0x134>
3401c4c0:	4b54      	ldr	r3, [pc, #336]	@ (3401c614 <_strerror_r+0x300>)
3401c4c2:	e7c1      	b.n	3401c448 <_strerror_r+0x134>
3401c4c4:	4b54      	ldr	r3, [pc, #336]	@ (3401c618 <_strerror_r+0x304>)
3401c4c6:	e7bf      	b.n	3401c448 <_strerror_r+0x134>
3401c4c8:	4b54      	ldr	r3, [pc, #336]	@ (3401c61c <_strerror_r+0x308>)
3401c4ca:	e7bd      	b.n	3401c448 <_strerror_r+0x134>
3401c4cc:	4b54      	ldr	r3, [pc, #336]	@ (3401c620 <_strerror_r+0x30c>)
3401c4ce:	e7bb      	b.n	3401c448 <_strerror_r+0x134>
3401c4d0:	4b54      	ldr	r3, [pc, #336]	@ (3401c624 <_strerror_r+0x310>)
3401c4d2:	e7b9      	b.n	3401c448 <_strerror_r+0x134>
3401c4d4:	4b54      	ldr	r3, [pc, #336]	@ (3401c628 <_strerror_r+0x314>)
3401c4d6:	e7b7      	b.n	3401c448 <_strerror_r+0x134>
3401c4d8:	4b54      	ldr	r3, [pc, #336]	@ (3401c62c <_strerror_r+0x318>)
3401c4da:	e7b5      	b.n	3401c448 <_strerror_r+0x134>
3401c4dc:	4b54      	ldr	r3, [pc, #336]	@ (3401c630 <_strerror_r+0x31c>)
3401c4de:	e7b3      	b.n	3401c448 <_strerror_r+0x134>
3401c4e0:	4b54      	ldr	r3, [pc, #336]	@ (3401c634 <_strerror_r+0x320>)
3401c4e2:	e7b1      	b.n	3401c448 <_strerror_r+0x134>
3401c4e4:	4b54      	ldr	r3, [pc, #336]	@ (3401c638 <_strerror_r+0x324>)
3401c4e6:	e7af      	b.n	3401c448 <_strerror_r+0x134>
3401c4e8:	4b54      	ldr	r3, [pc, #336]	@ (3401c63c <_strerror_r+0x328>)
3401c4ea:	e7ad      	b.n	3401c448 <_strerror_r+0x134>
3401c4ec:	4b54      	ldr	r3, [pc, #336]	@ (3401c640 <_strerror_r+0x32c>)
3401c4ee:	e7ab      	b.n	3401c448 <_strerror_r+0x134>
3401c4f0:	4b54      	ldr	r3, [pc, #336]	@ (3401c644 <_strerror_r+0x330>)
3401c4f2:	e7a9      	b.n	3401c448 <_strerror_r+0x134>
3401c4f4:	4b54      	ldr	r3, [pc, #336]	@ (3401c648 <_strerror_r+0x334>)
3401c4f6:	e7a7      	b.n	3401c448 <_strerror_r+0x134>
3401c4f8:	4b54      	ldr	r3, [pc, #336]	@ (3401c64c <_strerror_r+0x338>)
3401c4fa:	e7a5      	b.n	3401c448 <_strerror_r+0x134>
3401c4fc:	4b54      	ldr	r3, [pc, #336]	@ (3401c650 <_strerror_r+0x33c>)
3401c4fe:	e7a3      	b.n	3401c448 <_strerror_r+0x134>
3401c500:	4b54      	ldr	r3, [pc, #336]	@ (3401c654 <_strerror_r+0x340>)
3401c502:	e7a1      	b.n	3401c448 <_strerror_r+0x134>
3401c504:	4b54      	ldr	r3, [pc, #336]	@ (3401c658 <_strerror_r+0x344>)
3401c506:	e79f      	b.n	3401c448 <_strerror_r+0x134>
3401c508:	4b54      	ldr	r3, [pc, #336]	@ (3401c65c <_strerror_r+0x348>)
3401c50a:	e79d      	b.n	3401c448 <_strerror_r+0x134>
3401c50c:	4b54      	ldr	r3, [pc, #336]	@ (3401c660 <_strerror_r+0x34c>)
3401c50e:	e79b      	b.n	3401c448 <_strerror_r+0x134>
3401c510:	4b54      	ldr	r3, [pc, #336]	@ (3401c664 <_strerror_r+0x350>)
3401c512:	e799      	b.n	3401c448 <_strerror_r+0x134>
3401c514:	4b54      	ldr	r3, [pc, #336]	@ (3401c668 <_strerror_r+0x354>)
3401c516:	e797      	b.n	3401c448 <_strerror_r+0x134>
3401c518:	4b54      	ldr	r3, [pc, #336]	@ (3401c66c <_strerror_r+0x358>)
3401c51a:	e795      	b.n	3401c448 <_strerror_r+0x134>
3401c51c:	4b54      	ldr	r3, [pc, #336]	@ (3401c670 <_strerror_r+0x35c>)
3401c51e:	e793      	b.n	3401c448 <_strerror_r+0x134>
3401c520:	4b54      	ldr	r3, [pc, #336]	@ (3401c674 <_strerror_r+0x360>)
3401c522:	e791      	b.n	3401c448 <_strerror_r+0x134>
3401c524:	4b54      	ldr	r3, [pc, #336]	@ (3401c678 <_strerror_r+0x364>)
3401c526:	e78f      	b.n	3401c448 <_strerror_r+0x134>
3401c528:	4b54      	ldr	r3, [pc, #336]	@ (3401c67c <_strerror_r+0x368>)
3401c52a:	e78d      	b.n	3401c448 <_strerror_r+0x134>
3401c52c:	4b54      	ldr	r3, [pc, #336]	@ (3401c680 <_strerror_r+0x36c>)
3401c52e:	e78b      	b.n	3401c448 <_strerror_r+0x134>
3401c530:	4b54      	ldr	r3, [pc, #336]	@ (3401c684 <_strerror_r+0x370>)
3401c532:	e789      	b.n	3401c448 <_strerror_r+0x134>
3401c534:	4b54      	ldr	r3, [pc, #336]	@ (3401c688 <_strerror_r+0x374>)
3401c536:	e787      	b.n	3401c448 <_strerror_r+0x134>
3401c538:	4b54      	ldr	r3, [pc, #336]	@ (3401c68c <_strerror_r+0x378>)
3401c53a:	e785      	b.n	3401c448 <_strerror_r+0x134>
3401c53c:	4b54      	ldr	r3, [pc, #336]	@ (3401c690 <_strerror_r+0x37c>)
3401c53e:	e783      	b.n	3401c448 <_strerror_r+0x134>
3401c540:	4b54      	ldr	r3, [pc, #336]	@ (3401c694 <_strerror_r+0x380>)
3401c542:	e781      	b.n	3401c448 <_strerror_r+0x134>
3401c544:	4b54      	ldr	r3, [pc, #336]	@ (3401c698 <_strerror_r+0x384>)
3401c546:	e77f      	b.n	3401c448 <_strerror_r+0x134>
3401c548:	4b54      	ldr	r3, [pc, #336]	@ (3401c69c <_strerror_r+0x388>)
3401c54a:	e77d      	b.n	3401c448 <_strerror_r+0x134>
3401c54c:	4b54      	ldr	r3, [pc, #336]	@ (3401c6a0 <_strerror_r+0x38c>)
3401c54e:	e77b      	b.n	3401c448 <_strerror_r+0x134>
3401c550:	4b54      	ldr	r3, [pc, #336]	@ (3401c6a4 <_strerror_r+0x390>)
3401c552:	e779      	b.n	3401c448 <_strerror_r+0x134>
3401c554:	4b54      	ldr	r3, [pc, #336]	@ (3401c6a8 <_strerror_r+0x394>)
3401c556:	e777      	b.n	3401c448 <_strerror_r+0x134>
3401c558:	4b54      	ldr	r3, [pc, #336]	@ (3401c6ac <_strerror_r+0x398>)
3401c55a:	e775      	b.n	3401c448 <_strerror_r+0x134>
3401c55c:	4b54      	ldr	r3, [pc, #336]	@ (3401c6b0 <_strerror_r+0x39c>)
3401c55e:	e773      	b.n	3401c448 <_strerror_r+0x134>
3401c560:	4b54      	ldr	r3, [pc, #336]	@ (3401c6b4 <_strerror_r+0x3a0>)
3401c562:	e771      	b.n	3401c448 <_strerror_r+0x134>
3401c564:	4b54      	ldr	r3, [pc, #336]	@ (3401c6b8 <_strerror_r+0x3a4>)
3401c566:	e76f      	b.n	3401c448 <_strerror_r+0x134>
3401c568:	4b54      	ldr	r3, [pc, #336]	@ (3401c6bc <_strerror_r+0x3a8>)
3401c56a:	e76d      	b.n	3401c448 <_strerror_r+0x134>
3401c56c:	4b54      	ldr	r3, [pc, #336]	@ (3401c6c0 <_strerror_r+0x3ac>)
3401c56e:	e76b      	b.n	3401c448 <_strerror_r+0x134>
3401c570:	4b54      	ldr	r3, [pc, #336]	@ (3401c6c4 <_strerror_r+0x3b0>)
3401c572:	e769      	b.n	3401c448 <_strerror_r+0x134>
3401c574:	4b54      	ldr	r3, [pc, #336]	@ (3401c6c8 <_strerror_r+0x3b4>)
3401c576:	e767      	b.n	3401c448 <_strerror_r+0x134>
3401c578:	4b54      	ldr	r3, [pc, #336]	@ (3401c6cc <_strerror_r+0x3b8>)
3401c57a:	e765      	b.n	3401c448 <_strerror_r+0x134>
3401c57c:	4b54      	ldr	r3, [pc, #336]	@ (3401c6d0 <_strerror_r+0x3bc>)
3401c57e:	e763      	b.n	3401c448 <_strerror_r+0x134>
3401c580:	4b54      	ldr	r3, [pc, #336]	@ (3401c6d4 <_strerror_r+0x3c0>)
3401c582:	e761      	b.n	3401c448 <_strerror_r+0x134>
3401c584:	2a00      	cmp	r2, #0
3401c586:	bf08      	it	eq
3401c588:	4622      	moveq	r2, r4
3401c58a:	f000 f8b3 	bl	3401c6f4 <_user_strerror>
3401c58e:	4b52      	ldr	r3, [pc, #328]	@ (3401c6d8 <_strerror_r+0x3c4>)
3401c590:	2800      	cmp	r0, #0
3401c592:	bf18      	it	ne
3401c594:	4603      	movne	r3, r0
3401c596:	e757      	b.n	3401c448 <_strerror_r+0x134>
3401c598:	4b50      	ldr	r3, [pc, #320]	@ (3401c6dc <_strerror_r+0x3c8>)
3401c59a:	e755      	b.n	3401c448 <_strerror_r+0x134>
3401c59c:	3401fd7e 	.word	0x3401fd7e
3401c5a0:	3401fd90 	.word	0x3401fd90
3401c5a4:	3401fdaa 	.word	0x3401fdaa
3401c5a8:	3401fdba 	.word	0x3401fdba
3401c5ac:	3401fdd2 	.word	0x3401fdd2
3401c5b0:	3401fddc 	.word	0x3401fddc
3401c5b4:	3401fdf6 	.word	0x3401fdf6
3401c5b8:	3401fe08 	.word	0x3401fe08
3401c5bc:	3401fe1a 	.word	0x3401fe1a
3401c5c0:	3401fe33 	.word	0x3401fe33
3401c5c4:	3401fe43 	.word	0x3401fe43
3401c5c8:	3401fe4f 	.word	0x3401fe4f
3401c5cc:	3401fe6c 	.word	0x3401fe6c
3401c5d0:	3401fe7e 	.word	0x3401fe7e
3401c5d4:	3401fe8f 	.word	0x3401fe8f
3401c5d8:	3401fea1 	.word	0x3401fea1
3401c5dc:	3401fead 	.word	0x3401fead
3401c5e0:	3401fec5 	.word	0x3401fec5
3401c5e4:	3401fed1 	.word	0x3401fed1
3401c5e8:	3401fee3 	.word	0x3401fee3
3401c5ec:	3401fef2 	.word	0x3401fef2
3401c5f0:	3401ff02 	.word	0x3401ff02
3401c5f4:	3401ff0f 	.word	0x3401ff0f
3401c5f8:	3401ff2e 	.word	0x3401ff2e
3401c5fc:	3401ff3d 	.word	0x3401ff3d
3401c600:	3401ff4e 	.word	0x3401ff4e
3401c604:	3401ff72 	.word	0x3401ff72
3401c608:	3401ff90 	.word	0x3401ff90
3401c60c:	3401ffae 	.word	0x3401ffae
3401c610:	3401ffce 	.word	0x3401ffce
3401c614:	3401ffe5 	.word	0x3401ffe5
3401c618:	3401fff4 	.word	0x3401fff4
3401c61c:	34020003 	.word	0x34020003
3401c620:	34020017 	.word	0x34020017
3401c624:	3402002f 	.word	0x3402002f
3401c628:	3402003d 	.word	0x3402003d
3401c62c:	3402004a 	.word	0x3402004a
3401c630:	34020060 	.word	0x34020060
3401c634:	3402006f 	.word	0x3402006f
3401c638:	3402007b 	.word	0x3402007b
3401c63c:	340200aa 	.word	0x340200aa
3401c640:	340200bb 	.word	0x340200bb
3401c644:	340200d6 	.word	0x340200d6
3401c648:	340200e9 	.word	0x340200e9
3401c64c:	340200ff 	.word	0x340200ff
3401c650:	34020108 	.word	0x34020108
3401c654:	3402011f 	.word	0x3402011f
3401c658:	34020127 	.word	0x34020127
3401c65c:	34020134 	.word	0x34020134
3401c660:	34020149 	.word	0x34020149
3401c664:	3402015d 	.word	0x3402015d
3401c668:	34020175 	.word	0x34020175
3401c66c:	34020184 	.word	0x34020184
3401c670:	34020195 	.word	0x34020195
3401c674:	340201a8 	.word	0x340201a8
3401c678:	340201b4 	.word	0x340201b4
3401c67c:	340201cd 	.word	0x340201cd
3401c680:	340201e1 	.word	0x340201e1
3401c684:	340201fc 	.word	0x340201fc
3401c688:	34020214 	.word	0x34020214
3401c68c:	3402022e 	.word	0x3402022e
3401c690:	34020236 	.word	0x34020236
3401c694:	34020266 	.word	0x34020266
3401c698:	34020285 	.word	0x34020285
3401c69c:	340202a4 	.word	0x340202a4
3401c6a0:	340202bb 	.word	0x340202bb
3401c6a4:	340202ce 	.word	0x340202ce
3401c6a8:	340202e7 	.word	0x340202e7
3401c6ac:	340202fe 	.word	0x340202fe
3401c6b0:	34020314 	.word	0x34020314
3401c6b4:	34020335 	.word	0x34020335
3401c6b8:	3402034d 	.word	0x3402034d
3401c6bc:	34020369 	.word	0x34020369
3401c6c0:	3402037c 	.word	0x3402037c
3401c6c4:	34020392 	.word	0x34020392
3401c6c8:	340203a6 	.word	0x340203a6
3401c6cc:	340203c8 	.word	0x340203c8
3401c6d0:	340203ee 	.word	0x340203ee
3401c6d4:	340203ff 	.word	0x340203ff
3401c6d8:	3401fd49 	.word	0x3401fd49
3401c6dc:	3401fd86 	.word	0x3401fd86

3401c6e0 <strerror>:
3401c6e0:	4601      	mov	r1, r0
3401c6e2:	2300      	movs	r3, #0
3401c6e4:	4802      	ldr	r0, [pc, #8]	@ (3401c6f0 <strerror+0x10>)
3401c6e6:	461a      	mov	r2, r3
3401c6e8:	6800      	ldr	r0, [r0, #0]
3401c6ea:	f7ff be13 	b.w	3401c314 <_strerror_r>
3401c6ee:	bf00      	nop
3401c6f0:	3402077c 	.word	0x3402077c

3401c6f4 <_user_strerror>:
3401c6f4:	2000      	movs	r0, #0
3401c6f6:	4770      	bx	lr

3401c6f8 <_localeconv_r>:
3401c6f8:	4800      	ldr	r0, [pc, #0]	@ (3401c6fc <_localeconv_r+0x4>)
3401c6fa:	4770      	bx	lr
3401c6fc:	340208bc 	.word	0x340208bc

3401c700 <_close_r>:
3401c700:	b538      	push	{r3, r4, r5, lr}
3401c702:	2300      	movs	r3, #0
3401c704:	4d05      	ldr	r5, [pc, #20]	@ (3401c71c <_close_r+0x1c>)
3401c706:	4604      	mov	r4, r0
3401c708:	4608      	mov	r0, r1
3401c70a:	602b      	str	r3, [r5, #0]
3401c70c:	f7e5 fc08 	bl	34001f20 <_close>
3401c710:	1c43      	adds	r3, r0, #1
3401c712:	d102      	bne.n	3401c71a <_close_r+0x1a>
3401c714:	682b      	ldr	r3, [r5, #0]
3401c716:	b103      	cbz	r3, 3401c71a <_close_r+0x1a>
3401c718:	6023      	str	r3, [r4, #0]
3401c71a:	bd38      	pop	{r3, r4, r5, pc}
3401c71c:	34021004 	.word	0x34021004

3401c720 <_lseek_r>:
3401c720:	b538      	push	{r3, r4, r5, lr}
3401c722:	4604      	mov	r4, r0
3401c724:	4d06      	ldr	r5, [pc, #24]	@ (3401c740 <_lseek_r+0x20>)
3401c726:	4608      	mov	r0, r1
3401c728:	4611      	mov	r1, r2
3401c72a:	2200      	movs	r2, #0
3401c72c:	602a      	str	r2, [r5, #0]
3401c72e:	461a      	mov	r2, r3
3401c730:	f7e5 fc1d 	bl	34001f6e <_lseek>
3401c734:	1c43      	adds	r3, r0, #1
3401c736:	d102      	bne.n	3401c73e <_lseek_r+0x1e>
3401c738:	682b      	ldr	r3, [r5, #0]
3401c73a:	b103      	cbz	r3, 3401c73e <_lseek_r+0x1e>
3401c73c:	6023      	str	r3, [r4, #0]
3401c73e:	bd38      	pop	{r3, r4, r5, pc}
3401c740:	34021004 	.word	0x34021004

3401c744 <_read_r>:
3401c744:	b538      	push	{r3, r4, r5, lr}
3401c746:	4604      	mov	r4, r0
3401c748:	4d06      	ldr	r5, [pc, #24]	@ (3401c764 <_read_r+0x20>)
3401c74a:	4608      	mov	r0, r1
3401c74c:	4611      	mov	r1, r2
3401c74e:	2200      	movs	r2, #0
3401c750:	602a      	str	r2, [r5, #0]
3401c752:	461a      	mov	r2, r3
3401c754:	f7e5 fbc7 	bl	34001ee6 <_read>
3401c758:	1c43      	adds	r3, r0, #1
3401c75a:	d102      	bne.n	3401c762 <_read_r+0x1e>
3401c75c:	682b      	ldr	r3, [r5, #0]
3401c75e:	b103      	cbz	r3, 3401c762 <_read_r+0x1e>
3401c760:	6023      	str	r3, [r4, #0]
3401c762:	bd38      	pop	{r3, r4, r5, pc}
3401c764:	34021004 	.word	0x34021004

3401c768 <_sbrk_r>:
3401c768:	b538      	push	{r3, r4, r5, lr}
3401c76a:	2300      	movs	r3, #0
3401c76c:	4d05      	ldr	r5, [pc, #20]	@ (3401c784 <_sbrk_r+0x1c>)
3401c76e:	4604      	mov	r4, r0
3401c770:	4608      	mov	r0, r1
3401c772:	602b      	str	r3, [r5, #0]
3401c774:	f001 fc60 	bl	3401e038 <_sbrk>
3401c778:	1c43      	adds	r3, r0, #1
3401c77a:	d102      	bne.n	3401c782 <_sbrk_r+0x1a>
3401c77c:	682b      	ldr	r3, [r5, #0]
3401c77e:	b103      	cbz	r3, 3401c782 <_sbrk_r+0x1a>
3401c780:	6023      	str	r3, [r4, #0]
3401c782:	bd38      	pop	{r3, r4, r5, pc}
3401c784:	34021004 	.word	0x34021004

3401c788 <_write_r>:
3401c788:	b538      	push	{r3, r4, r5, lr}
3401c78a:	4604      	mov	r4, r0
3401c78c:	4d06      	ldr	r5, [pc, #24]	@ (3401c7a8 <_write_r+0x20>)
3401c78e:	4608      	mov	r0, r1
3401c790:	4611      	mov	r1, r2
3401c792:	2200      	movs	r2, #0
3401c794:	602a      	str	r2, [r5, #0]
3401c796:	461a      	mov	r2, r3
3401c798:	f7e5 f898 	bl	340018cc <_write>
3401c79c:	1c43      	adds	r3, r0, #1
3401c79e:	d102      	bne.n	3401c7a6 <_write_r+0x1e>
3401c7a0:	682b      	ldr	r3, [r5, #0]
3401c7a2:	b103      	cbz	r3, 3401c7a6 <_write_r+0x1e>
3401c7a4:	6023      	str	r3, [r4, #0]
3401c7a6:	bd38      	pop	{r3, r4, r5, pc}
3401c7a8:	34021004 	.word	0x34021004

3401c7ac <__errno>:
3401c7ac:	4b01      	ldr	r3, [pc, #4]	@ (3401c7b4 <__errno+0x8>)
3401c7ae:	6818      	ldr	r0, [r3, #0]
3401c7b0:	4770      	bx	lr
3401c7b2:	bf00      	nop
3401c7b4:	3402077c 	.word	0x3402077c

3401c7b8 <__libc_init_array>:
3401c7b8:	b570      	push	{r4, r5, r6, lr}
3401c7ba:	4d0d      	ldr	r5, [pc, #52]	@ (3401c7f0 <__libc_init_array+0x38>)
3401c7bc:	2600      	movs	r6, #0
3401c7be:	4c0d      	ldr	r4, [pc, #52]	@ (3401c7f4 <__libc_init_array+0x3c>)
3401c7c0:	1b64      	subs	r4, r4, r5
3401c7c2:	10a4      	asrs	r4, r4, #2
3401c7c4:	42a6      	cmp	r6, r4
3401c7c6:	d109      	bne.n	3401c7dc <__libc_init_array+0x24>
3401c7c8:	4d0b      	ldr	r5, [pc, #44]	@ (3401c7f8 <__libc_init_array+0x40>)
3401c7ca:	2600      	movs	r6, #0
3401c7cc:	4c0b      	ldr	r4, [pc, #44]	@ (3401c7fc <__libc_init_array+0x44>)
3401c7ce:	f001 fc41 	bl	3401e054 <_init>
3401c7d2:	1b64      	subs	r4, r4, r5
3401c7d4:	10a4      	asrs	r4, r4, #2
3401c7d6:	42a6      	cmp	r6, r4
3401c7d8:	d105      	bne.n	3401c7e6 <__libc_init_array+0x2e>
3401c7da:	bd70      	pop	{r4, r5, r6, pc}
3401c7dc:	f855 3b04 	ldr.w	r3, [r5], #4
3401c7e0:	3601      	adds	r6, #1
3401c7e2:	4798      	blx	r3
3401c7e4:	e7ee      	b.n	3401c7c4 <__libc_init_array+0xc>
3401c7e6:	f855 3b04 	ldr.w	r3, [r5], #4
3401c7ea:	3601      	adds	r6, #1
3401c7ec:	4798      	blx	r3
3401c7ee:	e7f2      	b.n	3401c7d6 <__libc_init_array+0x1e>
3401c7f0:	34020724 	.word	0x34020724
3401c7f4:	34020724 	.word	0x34020724
3401c7f8:	34020724 	.word	0x34020724
3401c7fc:	34020728 	.word	0x34020728

3401c800 <__retarget_lock_init_recursive>:
3401c800:	4770      	bx	lr

3401c802 <__retarget_lock_acquire_recursive>:
3401c802:	4770      	bx	lr

3401c804 <__retarget_lock_release_recursive>:
3401c804:	4770      	bx	lr

3401c806 <memchr>:
3401c806:	b2c9      	uxtb	r1, r1
3401c808:	4603      	mov	r3, r0
3401c80a:	4402      	add	r2, r0
3401c80c:	b510      	push	{r4, lr}
3401c80e:	4293      	cmp	r3, r2
3401c810:	4618      	mov	r0, r3
3401c812:	d101      	bne.n	3401c818 <memchr+0x12>
3401c814:	2000      	movs	r0, #0
3401c816:	e003      	b.n	3401c820 <memchr+0x1a>
3401c818:	7804      	ldrb	r4, [r0, #0]
3401c81a:	3301      	adds	r3, #1
3401c81c:	428c      	cmp	r4, r1
3401c81e:	d1f6      	bne.n	3401c80e <memchr+0x8>
3401c820:	bd10      	pop	{r4, pc}

3401c822 <memcpy>:
3401c822:	440a      	add	r2, r1
3401c824:	1e43      	subs	r3, r0, #1
3401c826:	4291      	cmp	r1, r2
3401c828:	d100      	bne.n	3401c82c <memcpy+0xa>
3401c82a:	4770      	bx	lr
3401c82c:	b510      	push	{r4, lr}
3401c82e:	f811 4b01 	ldrb.w	r4, [r1], #1
3401c832:	4291      	cmp	r1, r2
3401c834:	f803 4f01 	strb.w	r4, [r3, #1]!
3401c838:	d1f9      	bne.n	3401c82e <memcpy+0xc>
3401c83a:	bd10      	pop	{r4, pc}

3401c83c <abort>:
3401c83c:	2006      	movs	r0, #6
3401c83e:	b508      	push	{r3, lr}
3401c840:	f001 fb88 	bl	3401df54 <raise>
3401c844:	2001      	movs	r0, #1
3401c846:	f7e5 fb43 	bl	34001ed0 <_exit>

3401c84a <quorem>:
3401c84a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401c84e:	6903      	ldr	r3, [r0, #16]
3401c850:	4607      	mov	r7, r0
3401c852:	690c      	ldr	r4, [r1, #16]
3401c854:	42a3      	cmp	r3, r4
3401c856:	f2c0 8083 	blt.w	3401c960 <quorem+0x116>
3401c85a:	3c01      	subs	r4, #1
3401c85c:	f100 0514 	add.w	r5, r0, #20
3401c860:	f101 0814 	add.w	r8, r1, #20
3401c864:	00a3      	lsls	r3, r4, #2
3401c866:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
3401c86a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
3401c86e:	9300      	str	r3, [sp, #0]
3401c870:	eb05 0384 	add.w	r3, r5, r4, lsl #2
3401c874:	9301      	str	r3, [sp, #4]
3401c876:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
3401c87a:	3301      	adds	r3, #1
3401c87c:	429a      	cmp	r2, r3
3401c87e:	fbb2 f6f3 	udiv	r6, r2, r3
3401c882:	d331      	bcc.n	3401c8e8 <quorem+0x9e>
3401c884:	f04f 0a00 	mov.w	sl, #0
3401c888:	46c4      	mov	ip, r8
3401c88a:	46ae      	mov	lr, r5
3401c88c:	46d3      	mov	fp, sl
3401c88e:	f85c 3b04 	ldr.w	r3, [ip], #4
3401c892:	b298      	uxth	r0, r3
3401c894:	45e1      	cmp	r9, ip
3401c896:	ea4f 4313 	mov.w	r3, r3, lsr #16
3401c89a:	fb06 a000 	mla	r0, r6, r0, sl
3401c89e:	ea4f 4210 	mov.w	r2, r0, lsr #16
3401c8a2:	b280      	uxth	r0, r0
3401c8a4:	fb06 2303 	mla	r3, r6, r3, r2
3401c8a8:	f8de 2000 	ldr.w	r2, [lr]
3401c8ac:	b292      	uxth	r2, r2
3401c8ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
3401c8b2:	eba2 0200 	sub.w	r2, r2, r0
3401c8b6:	b29b      	uxth	r3, r3
3401c8b8:	f8de 0000 	ldr.w	r0, [lr]
3401c8bc:	445a      	add	r2, fp
3401c8be:	ebc3 4322 	rsb	r3, r3, r2, asr #16
3401c8c2:	b292      	uxth	r2, r2
3401c8c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
3401c8c8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
3401c8cc:	ea4f 4b23 	mov.w	fp, r3, asr #16
3401c8d0:	f84e 2b04 	str.w	r2, [lr], #4
3401c8d4:	d2db      	bcs.n	3401c88e <quorem+0x44>
3401c8d6:	9b00      	ldr	r3, [sp, #0]
3401c8d8:	58eb      	ldr	r3, [r5, r3]
3401c8da:	b92b      	cbnz	r3, 3401c8e8 <quorem+0x9e>
3401c8dc:	9b01      	ldr	r3, [sp, #4]
3401c8de:	3b04      	subs	r3, #4
3401c8e0:	429d      	cmp	r5, r3
3401c8e2:	461a      	mov	r2, r3
3401c8e4:	d330      	bcc.n	3401c948 <quorem+0xfe>
3401c8e6:	613c      	str	r4, [r7, #16]
3401c8e8:	4638      	mov	r0, r7
3401c8ea:	f001 f85b 	bl	3401d9a4 <__mcmp>
3401c8ee:	2800      	cmp	r0, #0
3401c8f0:	db26      	blt.n	3401c940 <quorem+0xf6>
3401c8f2:	4629      	mov	r1, r5
3401c8f4:	2000      	movs	r0, #0
3401c8f6:	f858 2b04 	ldr.w	r2, [r8], #4
3401c8fa:	f8d1 c000 	ldr.w	ip, [r1]
3401c8fe:	fa1f fe82 	uxth.w	lr, r2
3401c902:	45c1      	cmp	r9, r8
3401c904:	fa1f f38c 	uxth.w	r3, ip
3401c908:	ea4f 4212 	mov.w	r2, r2, lsr #16
3401c90c:	eba3 030e 	sub.w	r3, r3, lr
3401c910:	4403      	add	r3, r0
3401c912:	ebc2 4223 	rsb	r2, r2, r3, asr #16
3401c916:	b29b      	uxth	r3, r3
3401c918:	eb02 421c 	add.w	r2, r2, ip, lsr #16
3401c91c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
3401c920:	ea4f 4022 	mov.w	r0, r2, asr #16
3401c924:	f841 3b04 	str.w	r3, [r1], #4
3401c928:	d2e5      	bcs.n	3401c8f6 <quorem+0xac>
3401c92a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
3401c92e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
3401c932:	b922      	cbnz	r2, 3401c93e <quorem+0xf4>
3401c934:	3b04      	subs	r3, #4
3401c936:	429d      	cmp	r5, r3
3401c938:	461a      	mov	r2, r3
3401c93a:	d30b      	bcc.n	3401c954 <quorem+0x10a>
3401c93c:	613c      	str	r4, [r7, #16]
3401c93e:	3601      	adds	r6, #1
3401c940:	4630      	mov	r0, r6
3401c942:	b003      	add	sp, #12
3401c944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401c948:	6812      	ldr	r2, [r2, #0]
3401c94a:	3b04      	subs	r3, #4
3401c94c:	2a00      	cmp	r2, #0
3401c94e:	d1ca      	bne.n	3401c8e6 <quorem+0x9c>
3401c950:	3c01      	subs	r4, #1
3401c952:	e7c5      	b.n	3401c8e0 <quorem+0x96>
3401c954:	6812      	ldr	r2, [r2, #0]
3401c956:	3b04      	subs	r3, #4
3401c958:	2a00      	cmp	r2, #0
3401c95a:	d1ef      	bne.n	3401c93c <quorem+0xf2>
3401c95c:	3c01      	subs	r4, #1
3401c95e:	e7ea      	b.n	3401c936 <quorem+0xec>
3401c960:	2000      	movs	r0, #0
3401c962:	e7ee      	b.n	3401c942 <quorem+0xf8>
3401c964:	0000      	movs	r0, r0
	...

3401c968 <_dtoa_r>:
3401c968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401c96c:	69c7      	ldr	r7, [r0, #28]
3401c96e:	4681      	mov	r9, r0
3401c970:	ed2d 8b02 	vpush	{d8}
3401c974:	b091      	sub	sp, #68	@ 0x44
3401c976:	ec55 4b10 	vmov	r4, r5, d0
3401c97a:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
3401c97c:	9107      	str	r1, [sp, #28]
3401c97e:	9209      	str	r2, [sp, #36]	@ 0x24
3401c980:	930d      	str	r3, [sp, #52]	@ 0x34
3401c982:	ed8d 0b02 	vstr	d0, [sp, #8]
3401c986:	b97f      	cbnz	r7, 3401c9a8 <_dtoa_r+0x40>
3401c988:	2010      	movs	r0, #16
3401c98a:	f7fe fcf1 	bl	3401b370 <malloc>
3401c98e:	4602      	mov	r2, r0
3401c990:	f8c9 001c 	str.w	r0, [r9, #28]
3401c994:	b920      	cbnz	r0, 3401c9a0 <_dtoa_r+0x38>
3401c996:	4ba0      	ldr	r3, [pc, #640]	@ (3401cc18 <_dtoa_r+0x2b0>)
3401c998:	21ef      	movs	r1, #239	@ 0xef
3401c99a:	48a0      	ldr	r0, [pc, #640]	@ (3401cc1c <_dtoa_r+0x2b4>)
3401c99c:	f7fe fcca 	bl	3401b334 <__assert_func>
3401c9a0:	e9c0 7701 	strd	r7, r7, [r0, #4]
3401c9a4:	6007      	str	r7, [r0, #0]
3401c9a6:	60c7      	str	r7, [r0, #12]
3401c9a8:	f8d9 301c 	ldr.w	r3, [r9, #28]
3401c9ac:	6819      	ldr	r1, [r3, #0]
3401c9ae:	b159      	cbz	r1, 3401c9c8 <_dtoa_r+0x60>
3401c9b0:	685a      	ldr	r2, [r3, #4]
3401c9b2:	2301      	movs	r3, #1
3401c9b4:	4648      	mov	r0, r9
3401c9b6:	4093      	lsls	r3, r2
3401c9b8:	604a      	str	r2, [r1, #4]
3401c9ba:	608b      	str	r3, [r1, #8]
3401c9bc:	f000 fdbc 	bl	3401d538 <_Bfree>
3401c9c0:	f8d9 301c 	ldr.w	r3, [r9, #28]
3401c9c4:	2200      	movs	r2, #0
3401c9c6:	601a      	str	r2, [r3, #0]
3401c9c8:	1e2b      	subs	r3, r5, #0
3401c9ca:	bfb7      	itett	lt
3401c9cc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
3401c9d0:	2300      	movge	r3, #0
3401c9d2:	2201      	movlt	r2, #1
3401c9d4:	9303      	strlt	r3, [sp, #12]
3401c9d6:	bfac      	ite	ge
3401c9d8:	6033      	strge	r3, [r6, #0]
3401c9da:	6032      	strlt	r2, [r6, #0]
3401c9dc:	4b90      	ldr	r3, [pc, #576]	@ (3401cc20 <_dtoa_r+0x2b8>)
3401c9de:	9e03      	ldr	r6, [sp, #12]
3401c9e0:	43b3      	bics	r3, r6
3401c9e2:	d110      	bne.n	3401ca06 <_dtoa_r+0x9e>
3401c9e4:	f242 730f 	movw	r3, #9999	@ 0x270f
3401c9e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
3401c9ea:	6013      	str	r3, [r2, #0]
3401c9ec:	f3c6 0313 	ubfx	r3, r6, #0, #20
3401c9f0:	4323      	orrs	r3, r4
3401c9f2:	f000 84e6 	beq.w	3401d3c2 <_dtoa_r+0xa5a>
3401c9f6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3401c9f8:	4f8a      	ldr	r7, [pc, #552]	@ (3401cc24 <_dtoa_r+0x2bc>)
3401c9fa:	2b00      	cmp	r3, #0
3401c9fc:	f000 84e8 	beq.w	3401d3d0 <_dtoa_r+0xa68>
3401ca00:	1cfb      	adds	r3, r7, #3
3401ca02:	f000 bce3 	b.w	3401d3cc <_dtoa_r+0xa64>
3401ca06:	ed9d 8b02 	vldr	d8, [sp, #8]
3401ca0a:	eeb5 8b40 	vcmp.f64	d8, #0.0
3401ca0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401ca12:	d10a      	bne.n	3401ca2a <_dtoa_r+0xc2>
3401ca14:	2301      	movs	r3, #1
3401ca16:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
3401ca18:	6013      	str	r3, [r2, #0]
3401ca1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3401ca1c:	b113      	cbz	r3, 3401ca24 <_dtoa_r+0xbc>
3401ca1e:	4b82      	ldr	r3, [pc, #520]	@ (3401cc28 <_dtoa_r+0x2c0>)
3401ca20:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
3401ca22:	6013      	str	r3, [r2, #0]
3401ca24:	4f81      	ldr	r7, [pc, #516]	@ (3401cc2c <_dtoa_r+0x2c4>)
3401ca26:	f000 bcd3 	b.w	3401d3d0 <_dtoa_r+0xa68>
3401ca2a:	aa0e      	add	r2, sp, #56	@ 0x38
3401ca2c:	eeb0 0b48 	vmov.f64	d0, d8
3401ca30:	a90f      	add	r1, sp, #60	@ 0x3c
3401ca32:	4648      	mov	r0, r9
3401ca34:	f001 f86a 	bl	3401db0c <__d2b>
3401ca38:	f3c6 530a 	ubfx	r3, r6, #20, #11
3401ca3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
3401ca3e:	9001      	str	r0, [sp, #4]
3401ca40:	2b00      	cmp	r3, #0
3401ca42:	d045      	beq.n	3401cad0 <_dtoa_r+0x168>
3401ca44:	ee18 1a90 	vmov	r1, s17
3401ca48:	eeb0 7b48 	vmov.f64	d7, d8
3401ca4c:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
3401ca50:	2500      	movs	r5, #0
3401ca52:	f3c1 0113 	ubfx	r1, r1, #0, #20
3401ca56:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
3401ca5a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
3401ca5e:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
3401ca62:	ee07 1a90 	vmov	s15, r1
3401ca66:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 3401cc00 <_dtoa_r+0x298>
3401ca6a:	ee37 7b46 	vsub.f64	d7, d7, d6
3401ca6e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 3401cc08 <_dtoa_r+0x2a0>
3401ca72:	eea7 6b05 	vfma.f64	d6, d7, d5
3401ca76:	ee07 3a90 	vmov	s15, r3
3401ca7a:	eeb8 4be7 	vcvt.f64.s32	d4, s15
3401ca7e:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 3401cc10 <_dtoa_r+0x2a8>
3401ca82:	eeb0 7b46 	vmov.f64	d7, d6
3401ca86:	eea4 7b05 	vfma.f64	d7, d4, d5
3401ca8a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
3401ca8e:	eefd 6bc7 	vcvt.s32.f64	s13, d7
3401ca92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401ca96:	ee16 8a90 	vmov	r8, s13
3401ca9a:	d508      	bpl.n	3401caae <_dtoa_r+0x146>
3401ca9c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
3401caa0:	eeb4 6b47 	vcmp.f64	d6, d7
3401caa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401caa8:	bf18      	it	ne
3401caaa:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
3401caae:	f1b8 0f16 	cmp.w	r8, #22
3401cab2:	d82d      	bhi.n	3401cb10 <_dtoa_r+0x1a8>
3401cab4:	495e      	ldr	r1, [pc, #376]	@ (3401cc30 <_dtoa_r+0x2c8>)
3401cab6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
3401caba:	ed91 7b00 	vldr	d7, [r1]
3401cabe:	eeb4 8bc7 	vcmpe.f64	d8, d7
3401cac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cac6:	d501      	bpl.n	3401cacc <_dtoa_r+0x164>
3401cac8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
3401cacc:	2100      	movs	r1, #0
3401cace:	e020      	b.n	3401cb12 <_dtoa_r+0x1aa>
3401cad0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
3401cad2:	2501      	movs	r5, #1
3401cad4:	4413      	add	r3, r2
3401cad6:	f203 4132 	addw	r1, r3, #1074	@ 0x432
3401cada:	2920      	cmp	r1, #32
3401cadc:	bfc9      	itett	gt
3401cade:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
3401cae2:	f1c1 0120 	rsble	r1, r1, #32
3401cae6:	408e      	lslgt	r6, r1
3401cae8:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
3401caec:	bfd8      	it	le
3401caee:	fa04 f101 	lslle.w	r1, r4, r1
3401caf2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
3401caf6:	bfc4      	itt	gt
3401caf8:	fa24 f101 	lsrgt.w	r1, r4, r1
3401cafc:	4331      	orrgt	r1, r6
3401cafe:	ee07 1a90 	vmov	s15, r1
3401cb02:	eeb8 7b67 	vcvt.f64.u32	d7, s15
3401cb06:	ee17 1a90 	vmov	r1, s15
3401cb0a:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
3401cb0e:	e7a6      	b.n	3401ca5e <_dtoa_r+0xf6>
3401cb10:	2101      	movs	r1, #1
3401cb12:	1ad2      	subs	r2, r2, r3
3401cb14:	910c      	str	r1, [sp, #48]	@ 0x30
3401cb16:	1e53      	subs	r3, r2, #1
3401cb18:	9306      	str	r3, [sp, #24]
3401cb1a:	bf49      	itett	mi
3401cb1c:	f1c2 0301 	rsbmi	r3, r2, #1
3401cb20:	2300      	movpl	r3, #0
3401cb22:	9304      	strmi	r3, [sp, #16]
3401cb24:	2300      	movmi	r3, #0
3401cb26:	bf54      	ite	pl
3401cb28:	9304      	strpl	r3, [sp, #16]
3401cb2a:	9306      	strmi	r3, [sp, #24]
3401cb2c:	f1b8 0f00 	cmp.w	r8, #0
3401cb30:	db16      	blt.n	3401cb60 <_dtoa_r+0x1f8>
3401cb32:	9b06      	ldr	r3, [sp, #24]
3401cb34:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
3401cb38:	4443      	add	r3, r8
3401cb3a:	9306      	str	r3, [sp, #24]
3401cb3c:	2300      	movs	r3, #0
3401cb3e:	9a07      	ldr	r2, [sp, #28]
3401cb40:	2a09      	cmp	r2, #9
3401cb42:	d843      	bhi.n	3401cbcc <_dtoa_r+0x264>
3401cb44:	2a05      	cmp	r2, #5
3401cb46:	bfc5      	ittet	gt
3401cb48:	3a04      	subgt	r2, #4
3401cb4a:	2400      	movgt	r4, #0
3401cb4c:	2401      	movle	r4, #1
3401cb4e:	9207      	strgt	r2, [sp, #28]
3401cb50:	9a07      	ldr	r2, [sp, #28]
3401cb52:	3a02      	subs	r2, #2
3401cb54:	2a03      	cmp	r2, #3
3401cb56:	d844      	bhi.n	3401cbe2 <_dtoa_r+0x27a>
3401cb58:	e8df f002 	tbb	[pc, r2]
3401cb5c:	0b173634 	.word	0x0b173634
3401cb60:	9b04      	ldr	r3, [sp, #16]
3401cb62:	2200      	movs	r2, #0
3401cb64:	eba3 0308 	sub.w	r3, r3, r8
3401cb68:	920a      	str	r2, [sp, #40]	@ 0x28
3401cb6a:	9304      	str	r3, [sp, #16]
3401cb6c:	f1c8 0300 	rsb	r3, r8, #0
3401cb70:	e7e5      	b.n	3401cb3e <_dtoa_r+0x1d6>
3401cb72:	2201      	movs	r2, #1
3401cb74:	9208      	str	r2, [sp, #32]
3401cb76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3401cb78:	eb08 0b02 	add.w	fp, r8, r2
3401cb7c:	f10b 0a01 	add.w	sl, fp, #1
3401cb80:	4652      	mov	r2, sl
3401cb82:	2a01      	cmp	r2, #1
3401cb84:	bfb8      	it	lt
3401cb86:	2201      	movlt	r2, #1
3401cb88:	e006      	b.n	3401cb98 <_dtoa_r+0x230>
3401cb8a:	2201      	movs	r2, #1
3401cb8c:	9208      	str	r2, [sp, #32]
3401cb8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3401cb90:	2a00      	cmp	r2, #0
3401cb92:	dd29      	ble.n	3401cbe8 <_dtoa_r+0x280>
3401cb94:	4693      	mov	fp, r2
3401cb96:	4692      	mov	sl, r2
3401cb98:	f8d9 701c 	ldr.w	r7, [r9, #28]
3401cb9c:	2100      	movs	r1, #0
3401cb9e:	2004      	movs	r0, #4
3401cba0:	f100 0614 	add.w	r6, r0, #20
3401cba4:	4296      	cmp	r6, r2
3401cba6:	d926      	bls.n	3401cbf6 <_dtoa_r+0x28e>
3401cba8:	6079      	str	r1, [r7, #4]
3401cbaa:	4648      	mov	r0, r9
3401cbac:	9305      	str	r3, [sp, #20]
3401cbae:	f000 fc83 	bl	3401d4b8 <_Balloc>
3401cbb2:	9b05      	ldr	r3, [sp, #20]
3401cbb4:	4607      	mov	r7, r0
3401cbb6:	2800      	cmp	r0, #0
3401cbb8:	d13e      	bne.n	3401cc38 <_dtoa_r+0x2d0>
3401cbba:	4b1e      	ldr	r3, [pc, #120]	@ (3401cc34 <_dtoa_r+0x2cc>)
3401cbbc:	4602      	mov	r2, r0
3401cbbe:	f240 11af 	movw	r1, #431	@ 0x1af
3401cbc2:	e6ea      	b.n	3401c99a <_dtoa_r+0x32>
3401cbc4:	2200      	movs	r2, #0
3401cbc6:	e7e1      	b.n	3401cb8c <_dtoa_r+0x224>
3401cbc8:	2200      	movs	r2, #0
3401cbca:	e7d3      	b.n	3401cb74 <_dtoa_r+0x20c>
3401cbcc:	2401      	movs	r4, #1
3401cbce:	2200      	movs	r2, #0
3401cbd0:	e9cd 2407 	strd	r2, r4, [sp, #28]
3401cbd4:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
3401cbd8:	2100      	movs	r1, #0
3401cbda:	2212      	movs	r2, #18
3401cbdc:	46da      	mov	sl, fp
3401cbde:	9109      	str	r1, [sp, #36]	@ 0x24
3401cbe0:	e7da      	b.n	3401cb98 <_dtoa_r+0x230>
3401cbe2:	2201      	movs	r2, #1
3401cbe4:	9208      	str	r2, [sp, #32]
3401cbe6:	e7f5      	b.n	3401cbd4 <_dtoa_r+0x26c>
3401cbe8:	f04f 0b01 	mov.w	fp, #1
3401cbec:	46da      	mov	sl, fp
3401cbee:	465a      	mov	r2, fp
3401cbf0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
3401cbf4:	e7d0      	b.n	3401cb98 <_dtoa_r+0x230>
3401cbf6:	3101      	adds	r1, #1
3401cbf8:	0040      	lsls	r0, r0, #1
3401cbfa:	e7d1      	b.n	3401cba0 <_dtoa_r+0x238>
3401cbfc:	f3af 8000 	nop.w
3401cc00:	636f4361 	.word	0x636f4361
3401cc04:	3fd287a7 	.word	0x3fd287a7
3401cc08:	8b60c8b3 	.word	0x8b60c8b3
3401cc0c:	3fc68a28 	.word	0x3fc68a28
3401cc10:	509f79fb 	.word	0x509f79fb
3401cc14:	3fd34413 	.word	0x3fd34413
3401cc18:	34020421 	.word	0x34020421
3401cc1c:	34020438 	.word	0x34020438
3401cc20:	7ff00000 	.word	0x7ff00000
3401cc24:	3402041d 	.word	0x3402041d
3401cc28:	3401fd5b 	.word	0x3401fd5b
3401cc2c:	3401fd5a 	.word	0x3401fd5a
3401cc30:	34020550 	.word	0x34020550
3401cc34:	34020490 	.word	0x34020490
3401cc38:	f8d9 201c 	ldr.w	r2, [r9, #28]
3401cc3c:	f1ba 0f0e 	cmp.w	sl, #14
3401cc40:	6010      	str	r0, [r2, #0]
3401cc42:	d86e      	bhi.n	3401cd22 <_dtoa_r+0x3ba>
3401cc44:	2c00      	cmp	r4, #0
3401cc46:	d06c      	beq.n	3401cd22 <_dtoa_r+0x3ba>
3401cc48:	f1b8 0f00 	cmp.w	r8, #0
3401cc4c:	f340 80b4 	ble.w	3401cdb8 <_dtoa_r+0x450>
3401cc50:	f008 010f 	and.w	r1, r8, #15
3401cc54:	4ac7      	ldr	r2, [pc, #796]	@ (3401cf74 <_dtoa_r+0x60c>)
3401cc56:	f418 7f80 	tst.w	r8, #256	@ 0x100
3401cc5a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
3401cc5e:	ea4f 1128 	mov.w	r1, r8, asr #4
3401cc62:	ed92 7b00 	vldr	d7, [r2]
3401cc66:	f000 809b 	beq.w	3401cda0 <_dtoa_r+0x438>
3401cc6a:	4ac3      	ldr	r2, [pc, #780]	@ (3401cf78 <_dtoa_r+0x610>)
3401cc6c:	f001 010f 	and.w	r1, r1, #15
3401cc70:	ed92 6b08 	vldr	d6, [r2, #32]
3401cc74:	2203      	movs	r2, #3
3401cc76:	ee88 6b06 	vdiv.f64	d6, d8, d6
3401cc7a:	ed8d 6b02 	vstr	d6, [sp, #8]
3401cc7e:	48be      	ldr	r0, [pc, #760]	@ (3401cf78 <_dtoa_r+0x610>)
3401cc80:	2900      	cmp	r1, #0
3401cc82:	f040 808f 	bne.w	3401cda4 <_dtoa_r+0x43c>
3401cc86:	ed9d 6b02 	vldr	d6, [sp, #8]
3401cc8a:	ee86 7b07 	vdiv.f64	d7, d6, d7
3401cc8e:	ed8d 7b02 	vstr	d7, [sp, #8]
3401cc92:	990c      	ldr	r1, [sp, #48]	@ 0x30
3401cc94:	ed9d 7b02 	vldr	d7, [sp, #8]
3401cc98:	2900      	cmp	r1, #0
3401cc9a:	f000 80b3 	beq.w	3401ce04 <_dtoa_r+0x49c>
3401cc9e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
3401cca2:	eeb4 7bc6 	vcmpe.f64	d7, d6
3401cca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401ccaa:	f140 80ab 	bpl.w	3401ce04 <_dtoa_r+0x49c>
3401ccae:	f1ba 0f00 	cmp.w	sl, #0
3401ccb2:	f000 80a7 	beq.w	3401ce04 <_dtoa_r+0x49c>
3401ccb6:	f1bb 0f00 	cmp.w	fp, #0
3401ccba:	dd30      	ble.n	3401cd1e <_dtoa_r+0x3b6>
3401ccbc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
3401ccc0:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
3401ccc4:	3201      	adds	r2, #1
3401ccc6:	465c      	mov	r4, fp
3401ccc8:	9105      	str	r1, [sp, #20]
3401ccca:	ee27 7b06 	vmul.f64	d7, d7, d6
3401ccce:	ed8d 7b02 	vstr	d7, [sp, #8]
3401ccd2:	ee07 2a90 	vmov	s15, r2
3401ccd6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
3401ccda:	ed9d 6b02 	vldr	d6, [sp, #8]
3401ccde:	eeb8 7be7 	vcvt.f64.s32	d7, s15
3401cce2:	eea7 5b06 	vfma.f64	d5, d7, d6
3401cce6:	ee15 2a90 	vmov	r2, s11
3401ccea:	ec51 0b15 	vmov	r0, r1, d5
3401ccee:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
3401ccf2:	2c00      	cmp	r4, #0
3401ccf4:	f040 808a 	bne.w	3401ce0c <_dtoa_r+0x4a4>
3401ccf8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
3401ccfc:	ee36 6b47 	vsub.f64	d6, d6, d7
3401cd00:	ec41 0b17 	vmov	d7, r0, r1
3401cd04:	eeb4 6bc7 	vcmpe.f64	d6, d7
3401cd08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cd0c:	f300 826a 	bgt.w	3401d1e4 <_dtoa_r+0x87c>
3401cd10:	eeb1 7b47 	vneg.f64	d7, d7
3401cd14:	eeb4 6bc7 	vcmpe.f64	d6, d7
3401cd18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cd1c:	d423      	bmi.n	3401cd66 <_dtoa_r+0x3fe>
3401cd1e:	ed8d 8b02 	vstr	d8, [sp, #8]
3401cd22:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
3401cd24:	2a00      	cmp	r2, #0
3401cd26:	f2c0 8129 	blt.w	3401cf7c <_dtoa_r+0x614>
3401cd2a:	f1b8 0f0e 	cmp.w	r8, #14
3401cd2e:	f300 8125 	bgt.w	3401cf7c <_dtoa_r+0x614>
3401cd32:	4b90      	ldr	r3, [pc, #576]	@ (3401cf74 <_dtoa_r+0x60c>)
3401cd34:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
3401cd38:	ed93 6b00 	vldr	d6, [r3]
3401cd3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401cd3e:	2b00      	cmp	r3, #0
3401cd40:	f280 80c8 	bge.w	3401ced4 <_dtoa_r+0x56c>
3401cd44:	f1ba 0f00 	cmp.w	sl, #0
3401cd48:	f300 80c4 	bgt.w	3401ced4 <_dtoa_r+0x56c>
3401cd4c:	d10b      	bne.n	3401cd66 <_dtoa_r+0x3fe>
3401cd4e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
3401cd52:	ee26 6b07 	vmul.f64	d6, d6, d7
3401cd56:	ed9d 7b02 	vldr	d7, [sp, #8]
3401cd5a:	eeb4 6bc7 	vcmpe.f64	d6, d7
3401cd5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cd62:	f2c0 823c 	blt.w	3401d1de <_dtoa_r+0x876>
3401cd66:	2400      	movs	r4, #0
3401cd68:	4625      	mov	r5, r4
3401cd6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401cd6c:	463e      	mov	r6, r7
3401cd6e:	43db      	mvns	r3, r3
3401cd70:	9305      	str	r3, [sp, #20]
3401cd72:	f04f 0800 	mov.w	r8, #0
3401cd76:	4621      	mov	r1, r4
3401cd78:	4648      	mov	r0, r9
3401cd7a:	f000 fbdd 	bl	3401d538 <_Bfree>
3401cd7e:	2d00      	cmp	r5, #0
3401cd80:	f000 80a2 	beq.w	3401cec8 <_dtoa_r+0x560>
3401cd84:	f1b8 0f00 	cmp.w	r8, #0
3401cd88:	d005      	beq.n	3401cd96 <_dtoa_r+0x42e>
3401cd8a:	45a8      	cmp	r8, r5
3401cd8c:	d003      	beq.n	3401cd96 <_dtoa_r+0x42e>
3401cd8e:	4641      	mov	r1, r8
3401cd90:	4648      	mov	r0, r9
3401cd92:	f000 fbd1 	bl	3401d538 <_Bfree>
3401cd96:	4629      	mov	r1, r5
3401cd98:	4648      	mov	r0, r9
3401cd9a:	f000 fbcd 	bl	3401d538 <_Bfree>
3401cd9e:	e093      	b.n	3401cec8 <_dtoa_r+0x560>
3401cda0:	2202      	movs	r2, #2
3401cda2:	e76c      	b.n	3401cc7e <_dtoa_r+0x316>
3401cda4:	07cc      	lsls	r4, r1, #31
3401cda6:	d504      	bpl.n	3401cdb2 <_dtoa_r+0x44a>
3401cda8:	3201      	adds	r2, #1
3401cdaa:	ed90 6b00 	vldr	d6, [r0]
3401cdae:	ee27 7b06 	vmul.f64	d7, d7, d6
3401cdb2:	1049      	asrs	r1, r1, #1
3401cdb4:	3008      	adds	r0, #8
3401cdb6:	e763      	b.n	3401cc80 <_dtoa_r+0x318>
3401cdb8:	d022      	beq.n	3401ce00 <_dtoa_r+0x498>
3401cdba:	f1c8 0100 	rsb	r1, r8, #0
3401cdbe:	4a6d      	ldr	r2, [pc, #436]	@ (3401cf74 <_dtoa_r+0x60c>)
3401cdc0:	2400      	movs	r4, #0
3401cdc2:	f001 000f 	and.w	r0, r1, #15
3401cdc6:	1109      	asrs	r1, r1, #4
3401cdc8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
3401cdcc:	486a      	ldr	r0, [pc, #424]	@ (3401cf78 <_dtoa_r+0x610>)
3401cdce:	ed92 7b00 	vldr	d7, [r2]
3401cdd2:	2202      	movs	r2, #2
3401cdd4:	ee28 7b07 	vmul.f64	d7, d8, d7
3401cdd8:	ed8d 7b02 	vstr	d7, [sp, #8]
3401cddc:	b929      	cbnz	r1, 3401cdea <_dtoa_r+0x482>
3401cdde:	2c00      	cmp	r4, #0
3401cde0:	f43f af57 	beq.w	3401cc92 <_dtoa_r+0x32a>
3401cde4:	ed8d 7b02 	vstr	d7, [sp, #8]
3401cde8:	e753      	b.n	3401cc92 <_dtoa_r+0x32a>
3401cdea:	07ce      	lsls	r6, r1, #31
3401cdec:	d505      	bpl.n	3401cdfa <_dtoa_r+0x492>
3401cdee:	3201      	adds	r2, #1
3401cdf0:	2401      	movs	r4, #1
3401cdf2:	ed90 6b00 	vldr	d6, [r0]
3401cdf6:	ee27 7b06 	vmul.f64	d7, d7, d6
3401cdfa:	1049      	asrs	r1, r1, #1
3401cdfc:	3008      	adds	r0, #8
3401cdfe:	e7ed      	b.n	3401cddc <_dtoa_r+0x474>
3401ce00:	2202      	movs	r2, #2
3401ce02:	e746      	b.n	3401cc92 <_dtoa_r+0x32a>
3401ce04:	4654      	mov	r4, sl
3401ce06:	f8cd 8014 	str.w	r8, [sp, #20]
3401ce0a:	e762      	b.n	3401ccd2 <_dtoa_r+0x36a>
3401ce0c:	4a59      	ldr	r2, [pc, #356]	@ (3401cf74 <_dtoa_r+0x60c>)
3401ce0e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
3401ce12:	443c      	add	r4, r7
3401ce14:	ed12 4b02 	vldr	d4, [r2, #-8]
3401ce18:	9a08      	ldr	r2, [sp, #32]
3401ce1a:	ec41 0b17 	vmov	d7, r0, r1
3401ce1e:	b34a      	cbz	r2, 3401ce74 <_dtoa_r+0x50c>
3401ce20:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
3401ce24:	463e      	mov	r6, r7
3401ce26:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
3401ce2a:	ee83 5b04 	vdiv.f64	d5, d3, d4
3401ce2e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
3401ce32:	ee35 7b47 	vsub.f64	d7, d5, d7
3401ce36:	eefd 4bc6 	vcvt.s32.f64	s9, d6
3401ce3a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
3401ce3e:	ee14 2a90 	vmov	r2, s9
3401ce42:	3230      	adds	r2, #48	@ 0x30
3401ce44:	ee36 6b45 	vsub.f64	d6, d6, d5
3401ce48:	f806 2b01 	strb.w	r2, [r6], #1
3401ce4c:	eeb4 6bc7 	vcmpe.f64	d6, d7
3401ce50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401ce54:	d438      	bmi.n	3401cec8 <_dtoa_r+0x560>
3401ce56:	ee32 5b46 	vsub.f64	d5, d2, d6
3401ce5a:	eeb4 5bc7 	vcmpe.f64	d5, d7
3401ce5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401ce62:	d46e      	bmi.n	3401cf42 <_dtoa_r+0x5da>
3401ce64:	42a6      	cmp	r6, r4
3401ce66:	f43f af5a 	beq.w	3401cd1e <_dtoa_r+0x3b6>
3401ce6a:	ee27 7b03 	vmul.f64	d7, d7, d3
3401ce6e:	ee26 6b03 	vmul.f64	d6, d6, d3
3401ce72:	e7e0      	b.n	3401ce36 <_dtoa_r+0x4ce>
3401ce74:	ee27 7b04 	vmul.f64	d7, d7, d4
3401ce78:	4621      	mov	r1, r4
3401ce7a:	463e      	mov	r6, r7
3401ce7c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
3401ce80:	eefd 4bc6 	vcvt.s32.f64	s9, d6
3401ce84:	ee14 2a90 	vmov	r2, s9
3401ce88:	eeb8 5be4 	vcvt.f64.s32	d5, s9
3401ce8c:	3230      	adds	r2, #48	@ 0x30
3401ce8e:	ee36 6b45 	vsub.f64	d6, d6, d5
3401ce92:	f806 2b01 	strb.w	r2, [r6], #1
3401ce96:	42a6      	cmp	r6, r4
3401ce98:	d119      	bne.n	3401cece <_dtoa_r+0x566>
3401ce9a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
3401ce9e:	ee37 4b05 	vadd.f64	d4, d7, d5
3401cea2:	eeb4 6bc4 	vcmpe.f64	d6, d4
3401cea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401ceaa:	dc4a      	bgt.n	3401cf42 <_dtoa_r+0x5da>
3401ceac:	ee35 5b47 	vsub.f64	d5, d5, d7
3401ceb0:	eeb4 6bc5 	vcmpe.f64	d6, d5
3401ceb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401ceb8:	f57f af31 	bpl.w	3401cd1e <_dtoa_r+0x3b6>
3401cebc:	460e      	mov	r6, r1
3401cebe:	3901      	subs	r1, #1
3401cec0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
3401cec4:	2b30      	cmp	r3, #48	@ 0x30
3401cec6:	d0f9      	beq.n	3401cebc <_dtoa_r+0x554>
3401cec8:	f8dd 8014 	ldr.w	r8, [sp, #20]
3401cecc:	e027      	b.n	3401cf1e <_dtoa_r+0x5b6>
3401cece:	ee26 6b03 	vmul.f64	d6, d6, d3
3401ced2:	e7d5      	b.n	3401ce80 <_dtoa_r+0x518>
3401ced4:	ed9d 7b02 	vldr	d7, [sp, #8]
3401ced8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
3401cedc:	463e      	mov	r6, r7
3401cede:	ee87 5b06 	vdiv.f64	d5, d7, d6
3401cee2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
3401cee6:	ee15 3a10 	vmov	r3, s10
3401ceea:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
3401ceee:	3330      	adds	r3, #48	@ 0x30
3401cef0:	eea3 7b46 	vfms.f64	d7, d3, d6
3401cef4:	f806 3b01 	strb.w	r3, [r6], #1
3401cef8:	1bf3      	subs	r3, r6, r7
3401cefa:	459a      	cmp	sl, r3
3401cefc:	d132      	bne.n	3401cf64 <_dtoa_r+0x5fc>
3401cefe:	ee37 7b07 	vadd.f64	d7, d7, d7
3401cf02:	eeb4 7bc6 	vcmpe.f64	d7, d6
3401cf06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cf0a:	dc18      	bgt.n	3401cf3e <_dtoa_r+0x5d6>
3401cf0c:	eeb4 7b46 	vcmp.f64	d7, d6
3401cf10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cf14:	d103      	bne.n	3401cf1e <_dtoa_r+0x5b6>
3401cf16:	ee15 3a10 	vmov	r3, s10
3401cf1a:	07db      	lsls	r3, r3, #31
3401cf1c:	d40f      	bmi.n	3401cf3e <_dtoa_r+0x5d6>
3401cf1e:	9901      	ldr	r1, [sp, #4]
3401cf20:	4648      	mov	r0, r9
3401cf22:	f000 fb09 	bl	3401d538 <_Bfree>
3401cf26:	2300      	movs	r3, #0
3401cf28:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
3401cf2a:	7033      	strb	r3, [r6, #0]
3401cf2c:	f108 0301 	add.w	r3, r8, #1
3401cf30:	6013      	str	r3, [r2, #0]
3401cf32:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3401cf34:	2b00      	cmp	r3, #0
3401cf36:	f000 824b 	beq.w	3401d3d0 <_dtoa_r+0xa68>
3401cf3a:	601e      	str	r6, [r3, #0]
3401cf3c:	e248      	b.n	3401d3d0 <_dtoa_r+0xa68>
3401cf3e:	f8cd 8014 	str.w	r8, [sp, #20]
3401cf42:	4633      	mov	r3, r6
3401cf44:	461e      	mov	r6, r3
3401cf46:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
3401cf4a:	2a39      	cmp	r2, #57	@ 0x39
3401cf4c:	d106      	bne.n	3401cf5c <_dtoa_r+0x5f4>
3401cf4e:	429f      	cmp	r7, r3
3401cf50:	d1f8      	bne.n	3401cf44 <_dtoa_r+0x5dc>
3401cf52:	9a05      	ldr	r2, [sp, #20]
3401cf54:	3201      	adds	r2, #1
3401cf56:	9205      	str	r2, [sp, #20]
3401cf58:	2230      	movs	r2, #48	@ 0x30
3401cf5a:	703a      	strb	r2, [r7, #0]
3401cf5c:	781a      	ldrb	r2, [r3, #0]
3401cf5e:	3201      	adds	r2, #1
3401cf60:	701a      	strb	r2, [r3, #0]
3401cf62:	e7b1      	b.n	3401cec8 <_dtoa_r+0x560>
3401cf64:	ee27 7b04 	vmul.f64	d7, d7, d4
3401cf68:	eeb5 7b40 	vcmp.f64	d7, #0.0
3401cf6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3401cf70:	d1b5      	bne.n	3401cede <_dtoa_r+0x576>
3401cf72:	e7d4      	b.n	3401cf1e <_dtoa_r+0x5b6>
3401cf74:	34020550 	.word	0x34020550
3401cf78:	34020528 	.word	0x34020528
3401cf7c:	9908      	ldr	r1, [sp, #32]
3401cf7e:	2900      	cmp	r1, #0
3401cf80:	f000 80e9 	beq.w	3401d156 <_dtoa_r+0x7ee>
3401cf84:	9907      	ldr	r1, [sp, #28]
3401cf86:	2901      	cmp	r1, #1
3401cf88:	f300 80cb 	bgt.w	3401d122 <_dtoa_r+0x7ba>
3401cf8c:	2d00      	cmp	r5, #0
3401cf8e:	f000 80c4 	beq.w	3401d11a <_dtoa_r+0x7b2>
3401cf92:	f202 4233 	addw	r2, r2, #1075	@ 0x433
3401cf96:	461c      	mov	r4, r3
3401cf98:	9e04      	ldr	r6, [sp, #16]
3401cf9a:	9305      	str	r3, [sp, #20]
3401cf9c:	2101      	movs	r1, #1
3401cf9e:	9b04      	ldr	r3, [sp, #16]
3401cfa0:	4648      	mov	r0, r9
3401cfa2:	4413      	add	r3, r2
3401cfa4:	9304      	str	r3, [sp, #16]
3401cfa6:	9b06      	ldr	r3, [sp, #24]
3401cfa8:	4413      	add	r3, r2
3401cfaa:	9306      	str	r3, [sp, #24]
3401cfac:	f000 fb7a 	bl	3401d6a4 <__i2b>
3401cfb0:	9b05      	ldr	r3, [sp, #20]
3401cfb2:	4605      	mov	r5, r0
3401cfb4:	b166      	cbz	r6, 3401cfd0 <_dtoa_r+0x668>
3401cfb6:	9a06      	ldr	r2, [sp, #24]
3401cfb8:	2a00      	cmp	r2, #0
3401cfba:	dd09      	ble.n	3401cfd0 <_dtoa_r+0x668>
3401cfbc:	42b2      	cmp	r2, r6
3401cfbe:	9904      	ldr	r1, [sp, #16]
3401cfc0:	bfa8      	it	ge
3401cfc2:	4632      	movge	r2, r6
3401cfc4:	1a89      	subs	r1, r1, r2
3401cfc6:	1ab6      	subs	r6, r6, r2
3401cfc8:	9104      	str	r1, [sp, #16]
3401cfca:	9906      	ldr	r1, [sp, #24]
3401cfcc:	1a8a      	subs	r2, r1, r2
3401cfce:	9206      	str	r2, [sp, #24]
3401cfd0:	b30b      	cbz	r3, 3401d016 <_dtoa_r+0x6ae>
3401cfd2:	9a08      	ldr	r2, [sp, #32]
3401cfd4:	2a00      	cmp	r2, #0
3401cfd6:	f000 80c5 	beq.w	3401d164 <_dtoa_r+0x7fc>
3401cfda:	2c00      	cmp	r4, #0
3401cfdc:	f000 80bf 	beq.w	3401d15e <_dtoa_r+0x7f6>
3401cfe0:	4629      	mov	r1, r5
3401cfe2:	4622      	mov	r2, r4
3401cfe4:	4648      	mov	r0, r9
3401cfe6:	930b      	str	r3, [sp, #44]	@ 0x2c
3401cfe8:	f000 fc16 	bl	3401d818 <__pow5mult>
3401cfec:	9a01      	ldr	r2, [sp, #4]
3401cfee:	4601      	mov	r1, r0
3401cff0:	4605      	mov	r5, r0
3401cff2:	4648      	mov	r0, r9
3401cff4:	f000 fb6c 	bl	3401d6d0 <__multiply>
3401cff8:	9901      	ldr	r1, [sp, #4]
3401cffa:	9005      	str	r0, [sp, #20]
3401cffc:	4648      	mov	r0, r9
3401cffe:	f000 fa9b 	bl	3401d538 <_Bfree>
3401d002:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
3401d004:	1b1b      	subs	r3, r3, r4
3401d006:	f000 80b0 	beq.w	3401d16a <_dtoa_r+0x802>
3401d00a:	461a      	mov	r2, r3
3401d00c:	9905      	ldr	r1, [sp, #20]
3401d00e:	4648      	mov	r0, r9
3401d010:	f000 fc02 	bl	3401d818 <__pow5mult>
3401d014:	9001      	str	r0, [sp, #4]
3401d016:	2101      	movs	r1, #1
3401d018:	4648      	mov	r0, r9
3401d01a:	f000 fb43 	bl	3401d6a4 <__i2b>
3401d01e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3401d020:	4604      	mov	r4, r0
3401d022:	2b00      	cmp	r3, #0
3401d024:	f000 81da 	beq.w	3401d3dc <_dtoa_r+0xa74>
3401d028:	461a      	mov	r2, r3
3401d02a:	4601      	mov	r1, r0
3401d02c:	4648      	mov	r0, r9
3401d02e:	f000 fbf3 	bl	3401d818 <__pow5mult>
3401d032:	9b07      	ldr	r3, [sp, #28]
3401d034:	4604      	mov	r4, r0
3401d036:	2b01      	cmp	r3, #1
3401d038:	f300 80a0 	bgt.w	3401d17c <_dtoa_r+0x814>
3401d03c:	9b02      	ldr	r3, [sp, #8]
3401d03e:	2b00      	cmp	r3, #0
3401d040:	f040 8096 	bne.w	3401d170 <_dtoa_r+0x808>
3401d044:	9b03      	ldr	r3, [sp, #12]
3401d046:	f3c3 0213 	ubfx	r2, r3, #0, #20
3401d04a:	2a00      	cmp	r2, #0
3401d04c:	f040 8092 	bne.w	3401d174 <_dtoa_r+0x80c>
3401d050:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
3401d054:	0d12      	lsrs	r2, r2, #20
3401d056:	0512      	lsls	r2, r2, #20
3401d058:	2a00      	cmp	r2, #0
3401d05a:	f000 808d 	beq.w	3401d178 <_dtoa_r+0x810>
3401d05e:	9b04      	ldr	r3, [sp, #16]
3401d060:	3301      	adds	r3, #1
3401d062:	9304      	str	r3, [sp, #16]
3401d064:	9b06      	ldr	r3, [sp, #24]
3401d066:	3301      	adds	r3, #1
3401d068:	9306      	str	r3, [sp, #24]
3401d06a:	2301      	movs	r3, #1
3401d06c:	930b      	str	r3, [sp, #44]	@ 0x2c
3401d06e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3401d070:	2b00      	cmp	r3, #0
3401d072:	f000 81b9 	beq.w	3401d3e8 <_dtoa_r+0xa80>
3401d076:	6922      	ldr	r2, [r4, #16]
3401d078:	eb04 0282 	add.w	r2, r4, r2, lsl #2
3401d07c:	6910      	ldr	r0, [r2, #16]
3401d07e:	f000 fac5 	bl	3401d60c <__hi0bits>
3401d082:	f1c0 0020 	rsb	r0, r0, #32
3401d086:	9b06      	ldr	r3, [sp, #24]
3401d088:	4418      	add	r0, r3
3401d08a:	f010 001f 	ands.w	r0, r0, #31
3401d08e:	f000 8081 	beq.w	3401d194 <_dtoa_r+0x82c>
3401d092:	f1c0 0220 	rsb	r2, r0, #32
3401d096:	2a04      	cmp	r2, #4
3401d098:	dd73      	ble.n	3401d182 <_dtoa_r+0x81a>
3401d09a:	f1c0 001c 	rsb	r0, r0, #28
3401d09e:	9b04      	ldr	r3, [sp, #16]
3401d0a0:	4403      	add	r3, r0
3401d0a2:	4406      	add	r6, r0
3401d0a4:	9304      	str	r3, [sp, #16]
3401d0a6:	9b06      	ldr	r3, [sp, #24]
3401d0a8:	4403      	add	r3, r0
3401d0aa:	9306      	str	r3, [sp, #24]
3401d0ac:	9b04      	ldr	r3, [sp, #16]
3401d0ae:	2b00      	cmp	r3, #0
3401d0b0:	dd05      	ble.n	3401d0be <_dtoa_r+0x756>
3401d0b2:	461a      	mov	r2, r3
3401d0b4:	9901      	ldr	r1, [sp, #4]
3401d0b6:	4648      	mov	r0, r9
3401d0b8:	f000 fc08 	bl	3401d8cc <__lshift>
3401d0bc:	9001      	str	r0, [sp, #4]
3401d0be:	9b06      	ldr	r3, [sp, #24]
3401d0c0:	2b00      	cmp	r3, #0
3401d0c2:	dd05      	ble.n	3401d0d0 <_dtoa_r+0x768>
3401d0c4:	4621      	mov	r1, r4
3401d0c6:	461a      	mov	r2, r3
3401d0c8:	4648      	mov	r0, r9
3401d0ca:	f000 fbff 	bl	3401d8cc <__lshift>
3401d0ce:	4604      	mov	r4, r0
3401d0d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
3401d0d2:	2b00      	cmp	r3, #0
3401d0d4:	d060      	beq.n	3401d198 <_dtoa_r+0x830>
3401d0d6:	4621      	mov	r1, r4
3401d0d8:	9801      	ldr	r0, [sp, #4]
3401d0da:	f000 fc63 	bl	3401d9a4 <__mcmp>
3401d0de:	2800      	cmp	r0, #0
3401d0e0:	da5a      	bge.n	3401d198 <_dtoa_r+0x830>
3401d0e2:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
3401d0e6:	220a      	movs	r2, #10
3401d0e8:	9901      	ldr	r1, [sp, #4]
3401d0ea:	4648      	mov	r0, r9
3401d0ec:	9305      	str	r3, [sp, #20]
3401d0ee:	2300      	movs	r3, #0
3401d0f0:	f000 fa44 	bl	3401d57c <__multadd>
3401d0f4:	9b08      	ldr	r3, [sp, #32]
3401d0f6:	9001      	str	r0, [sp, #4]
3401d0f8:	2b00      	cmp	r3, #0
3401d0fa:	f000 8177 	beq.w	3401d3ec <_dtoa_r+0xa84>
3401d0fe:	4629      	mov	r1, r5
3401d100:	2300      	movs	r3, #0
3401d102:	220a      	movs	r2, #10
3401d104:	4648      	mov	r0, r9
3401d106:	f000 fa39 	bl	3401d57c <__multadd>
3401d10a:	f1bb 0f00 	cmp.w	fp, #0
3401d10e:	4605      	mov	r5, r0
3401d110:	dc6e      	bgt.n	3401d1f0 <_dtoa_r+0x888>
3401d112:	9b07      	ldr	r3, [sp, #28]
3401d114:	2b02      	cmp	r3, #2
3401d116:	dc48      	bgt.n	3401d1aa <_dtoa_r+0x842>
3401d118:	e06a      	b.n	3401d1f0 <_dtoa_r+0x888>
3401d11a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
3401d11c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
3401d120:	e739      	b.n	3401cf96 <_dtoa_r+0x62e>
3401d122:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
3401d126:	42a3      	cmp	r3, r4
3401d128:	db07      	blt.n	3401d13a <_dtoa_r+0x7d2>
3401d12a:	f1ba 0f00 	cmp.w	sl, #0
3401d12e:	eba3 0404 	sub.w	r4, r3, r4
3401d132:	db0b      	blt.n	3401d14c <_dtoa_r+0x7e4>
3401d134:	9e04      	ldr	r6, [sp, #16]
3401d136:	4652      	mov	r2, sl
3401d138:	e72f      	b.n	3401cf9a <_dtoa_r+0x632>
3401d13a:	1ae2      	subs	r2, r4, r3
3401d13c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3401d13e:	9e04      	ldr	r6, [sp, #16]
3401d140:	4413      	add	r3, r2
3401d142:	4652      	mov	r2, sl
3401d144:	930a      	str	r3, [sp, #40]	@ 0x28
3401d146:	4623      	mov	r3, r4
3401d148:	2400      	movs	r4, #0
3401d14a:	e726      	b.n	3401cf9a <_dtoa_r+0x632>
3401d14c:	9a04      	ldr	r2, [sp, #16]
3401d14e:	eba2 060a 	sub.w	r6, r2, sl
3401d152:	2200      	movs	r2, #0
3401d154:	e721      	b.n	3401cf9a <_dtoa_r+0x632>
3401d156:	461c      	mov	r4, r3
3401d158:	9e04      	ldr	r6, [sp, #16]
3401d15a:	9d08      	ldr	r5, [sp, #32]
3401d15c:	e72a      	b.n	3401cfb4 <_dtoa_r+0x64c>
3401d15e:	9a01      	ldr	r2, [sp, #4]
3401d160:	9205      	str	r2, [sp, #20]
3401d162:	e752      	b.n	3401d00a <_dtoa_r+0x6a2>
3401d164:	461a      	mov	r2, r3
3401d166:	9901      	ldr	r1, [sp, #4]
3401d168:	e751      	b.n	3401d00e <_dtoa_r+0x6a6>
3401d16a:	9b05      	ldr	r3, [sp, #20]
3401d16c:	9301      	str	r3, [sp, #4]
3401d16e:	e752      	b.n	3401d016 <_dtoa_r+0x6ae>
3401d170:	2300      	movs	r3, #0
3401d172:	e77b      	b.n	3401d06c <_dtoa_r+0x704>
3401d174:	9b02      	ldr	r3, [sp, #8]
3401d176:	e779      	b.n	3401d06c <_dtoa_r+0x704>
3401d178:	920b      	str	r2, [sp, #44]	@ 0x2c
3401d17a:	e778      	b.n	3401d06e <_dtoa_r+0x706>
3401d17c:	2300      	movs	r3, #0
3401d17e:	930b      	str	r3, [sp, #44]	@ 0x2c
3401d180:	e779      	b.n	3401d076 <_dtoa_r+0x70e>
3401d182:	d093      	beq.n	3401d0ac <_dtoa_r+0x744>
3401d184:	321c      	adds	r2, #28
3401d186:	9b04      	ldr	r3, [sp, #16]
3401d188:	4413      	add	r3, r2
3401d18a:	4416      	add	r6, r2
3401d18c:	9304      	str	r3, [sp, #16]
3401d18e:	9b06      	ldr	r3, [sp, #24]
3401d190:	4413      	add	r3, r2
3401d192:	e78a      	b.n	3401d0aa <_dtoa_r+0x742>
3401d194:	4602      	mov	r2, r0
3401d196:	e7f5      	b.n	3401d184 <_dtoa_r+0x81c>
3401d198:	f1ba 0f00 	cmp.w	sl, #0
3401d19c:	46d3      	mov	fp, sl
3401d19e:	f8cd 8014 	str.w	r8, [sp, #20]
3401d1a2:	dc21      	bgt.n	3401d1e8 <_dtoa_r+0x880>
3401d1a4:	9b07      	ldr	r3, [sp, #28]
3401d1a6:	2b02      	cmp	r3, #2
3401d1a8:	dd1e      	ble.n	3401d1e8 <_dtoa_r+0x880>
3401d1aa:	f1bb 0f00 	cmp.w	fp, #0
3401d1ae:	f47f addc 	bne.w	3401cd6a <_dtoa_r+0x402>
3401d1b2:	4621      	mov	r1, r4
3401d1b4:	465b      	mov	r3, fp
3401d1b6:	2205      	movs	r2, #5
3401d1b8:	4648      	mov	r0, r9
3401d1ba:	f000 f9df 	bl	3401d57c <__multadd>
3401d1be:	4601      	mov	r1, r0
3401d1c0:	4604      	mov	r4, r0
3401d1c2:	9801      	ldr	r0, [sp, #4]
3401d1c4:	f000 fbee 	bl	3401d9a4 <__mcmp>
3401d1c8:	2800      	cmp	r0, #0
3401d1ca:	f77f adce 	ble.w	3401cd6a <_dtoa_r+0x402>
3401d1ce:	2331      	movs	r3, #49	@ 0x31
3401d1d0:	463e      	mov	r6, r7
3401d1d2:	f806 3b01 	strb.w	r3, [r6], #1
3401d1d6:	9b05      	ldr	r3, [sp, #20]
3401d1d8:	3301      	adds	r3, #1
3401d1da:	9305      	str	r3, [sp, #20]
3401d1dc:	e5c9      	b.n	3401cd72 <_dtoa_r+0x40a>
3401d1de:	4654      	mov	r4, sl
3401d1e0:	f8cd 8014 	str.w	r8, [sp, #20]
3401d1e4:	4625      	mov	r5, r4
3401d1e6:	e7f2      	b.n	3401d1ce <_dtoa_r+0x866>
3401d1e8:	9b08      	ldr	r3, [sp, #32]
3401d1ea:	2b00      	cmp	r3, #0
3401d1ec:	f000 8102 	beq.w	3401d3f4 <_dtoa_r+0xa8c>
3401d1f0:	2e00      	cmp	r6, #0
3401d1f2:	dd05      	ble.n	3401d200 <_dtoa_r+0x898>
3401d1f4:	4629      	mov	r1, r5
3401d1f6:	4632      	mov	r2, r6
3401d1f8:	4648      	mov	r0, r9
3401d1fa:	f000 fb67 	bl	3401d8cc <__lshift>
3401d1fe:	4605      	mov	r5, r0
3401d200:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
3401d202:	2b00      	cmp	r3, #0
3401d204:	d058      	beq.n	3401d2b8 <_dtoa_r+0x950>
3401d206:	6869      	ldr	r1, [r5, #4]
3401d208:	4648      	mov	r0, r9
3401d20a:	f000 f955 	bl	3401d4b8 <_Balloc>
3401d20e:	4606      	mov	r6, r0
3401d210:	b928      	cbnz	r0, 3401d21e <_dtoa_r+0x8b6>
3401d212:	4b82      	ldr	r3, [pc, #520]	@ (3401d41c <_dtoa_r+0xab4>)
3401d214:	4602      	mov	r2, r0
3401d216:	f240 21ef 	movw	r1, #751	@ 0x2ef
3401d21a:	f7ff bbbe 	b.w	3401c99a <_dtoa_r+0x32>
3401d21e:	692a      	ldr	r2, [r5, #16]
3401d220:	f105 010c 	add.w	r1, r5, #12
3401d224:	300c      	adds	r0, #12
3401d226:	3202      	adds	r2, #2
3401d228:	0092      	lsls	r2, r2, #2
3401d22a:	f7ff fafa 	bl	3401c822 <memcpy>
3401d22e:	2201      	movs	r2, #1
3401d230:	4631      	mov	r1, r6
3401d232:	4648      	mov	r0, r9
3401d234:	f000 fb4a 	bl	3401d8cc <__lshift>
3401d238:	1c7b      	adds	r3, r7, #1
3401d23a:	46a8      	mov	r8, r5
3401d23c:	4605      	mov	r5, r0
3401d23e:	9304      	str	r3, [sp, #16]
3401d240:	eb07 030b 	add.w	r3, r7, fp
3401d244:	9309      	str	r3, [sp, #36]	@ 0x24
3401d246:	9b02      	ldr	r3, [sp, #8]
3401d248:	f003 0301 	and.w	r3, r3, #1
3401d24c:	9308      	str	r3, [sp, #32]
3401d24e:	9b04      	ldr	r3, [sp, #16]
3401d250:	4621      	mov	r1, r4
3401d252:	9801      	ldr	r0, [sp, #4]
3401d254:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
3401d258:	f7ff faf7 	bl	3401c84a <quorem>
3401d25c:	4641      	mov	r1, r8
3401d25e:	9002      	str	r0, [sp, #8]
3401d260:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
3401d264:	9801      	ldr	r0, [sp, #4]
3401d266:	f000 fb9d 	bl	3401d9a4 <__mcmp>
3401d26a:	462a      	mov	r2, r5
3401d26c:	9006      	str	r0, [sp, #24]
3401d26e:	4621      	mov	r1, r4
3401d270:	4648      	mov	r0, r9
3401d272:	f000 fbb3 	bl	3401d9dc <__mdiff>
3401d276:	68c2      	ldr	r2, [r0, #12]
3401d278:	4606      	mov	r6, r0
3401d27a:	b9fa      	cbnz	r2, 3401d2bc <_dtoa_r+0x954>
3401d27c:	4601      	mov	r1, r0
3401d27e:	9801      	ldr	r0, [sp, #4]
3401d280:	f000 fb90 	bl	3401d9a4 <__mcmp>
3401d284:	4602      	mov	r2, r0
3401d286:	4631      	mov	r1, r6
3401d288:	4648      	mov	r0, r9
3401d28a:	920a      	str	r2, [sp, #40]	@ 0x28
3401d28c:	f000 f954 	bl	3401d538 <_Bfree>
3401d290:	9b07      	ldr	r3, [sp, #28]
3401d292:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
3401d294:	9e04      	ldr	r6, [sp, #16]
3401d296:	ea42 0103 	orr.w	r1, r2, r3
3401d29a:	9b08      	ldr	r3, [sp, #32]
3401d29c:	4319      	orrs	r1, r3
3401d29e:	d10f      	bne.n	3401d2c0 <_dtoa_r+0x958>
3401d2a0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
3401d2a4:	d028      	beq.n	3401d2f8 <_dtoa_r+0x990>
3401d2a6:	9b06      	ldr	r3, [sp, #24]
3401d2a8:	2b00      	cmp	r3, #0
3401d2aa:	dd02      	ble.n	3401d2b2 <_dtoa_r+0x94a>
3401d2ac:	9b02      	ldr	r3, [sp, #8]
3401d2ae:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
3401d2b2:	f88b a000 	strb.w	sl, [fp]
3401d2b6:	e55e      	b.n	3401cd76 <_dtoa_r+0x40e>
3401d2b8:	4628      	mov	r0, r5
3401d2ba:	e7bd      	b.n	3401d238 <_dtoa_r+0x8d0>
3401d2bc:	2201      	movs	r2, #1
3401d2be:	e7e2      	b.n	3401d286 <_dtoa_r+0x91e>
3401d2c0:	9b06      	ldr	r3, [sp, #24]
3401d2c2:	2b00      	cmp	r3, #0
3401d2c4:	db04      	blt.n	3401d2d0 <_dtoa_r+0x968>
3401d2c6:	9907      	ldr	r1, [sp, #28]
3401d2c8:	430b      	orrs	r3, r1
3401d2ca:	9908      	ldr	r1, [sp, #32]
3401d2cc:	430b      	orrs	r3, r1
3401d2ce:	d120      	bne.n	3401d312 <_dtoa_r+0x9aa>
3401d2d0:	2a00      	cmp	r2, #0
3401d2d2:	ddee      	ble.n	3401d2b2 <_dtoa_r+0x94a>
3401d2d4:	2201      	movs	r2, #1
3401d2d6:	9901      	ldr	r1, [sp, #4]
3401d2d8:	4648      	mov	r0, r9
3401d2da:	f000 faf7 	bl	3401d8cc <__lshift>
3401d2de:	4621      	mov	r1, r4
3401d2e0:	9001      	str	r0, [sp, #4]
3401d2e2:	f000 fb5f 	bl	3401d9a4 <__mcmp>
3401d2e6:	2800      	cmp	r0, #0
3401d2e8:	dc03      	bgt.n	3401d2f2 <_dtoa_r+0x98a>
3401d2ea:	d1e2      	bne.n	3401d2b2 <_dtoa_r+0x94a>
3401d2ec:	f01a 0f01 	tst.w	sl, #1
3401d2f0:	d0df      	beq.n	3401d2b2 <_dtoa_r+0x94a>
3401d2f2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
3401d2f6:	d1d9      	bne.n	3401d2ac <_dtoa_r+0x944>
3401d2f8:	2339      	movs	r3, #57	@ 0x39
3401d2fa:	f88b 3000 	strb.w	r3, [fp]
3401d2fe:	4633      	mov	r3, r6
3401d300:	461e      	mov	r6, r3
3401d302:	3b01      	subs	r3, #1
3401d304:	f816 2c01 	ldrb.w	r2, [r6, #-1]
3401d308:	2a39      	cmp	r2, #57	@ 0x39
3401d30a:	d052      	beq.n	3401d3b2 <_dtoa_r+0xa4a>
3401d30c:	3201      	adds	r2, #1
3401d30e:	701a      	strb	r2, [r3, #0]
3401d310:	e531      	b.n	3401cd76 <_dtoa_r+0x40e>
3401d312:	2a00      	cmp	r2, #0
3401d314:	dd07      	ble.n	3401d326 <_dtoa_r+0x9be>
3401d316:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
3401d31a:	d0ed      	beq.n	3401d2f8 <_dtoa_r+0x990>
3401d31c:	f10a 0301 	add.w	r3, sl, #1
3401d320:	f88b 3000 	strb.w	r3, [fp]
3401d324:	e527      	b.n	3401cd76 <_dtoa_r+0x40e>
3401d326:	9b04      	ldr	r3, [sp, #16]
3401d328:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3401d32a:	f803 ac01 	strb.w	sl, [r3, #-1]
3401d32e:	4293      	cmp	r3, r2
3401d330:	d029      	beq.n	3401d386 <_dtoa_r+0xa1e>
3401d332:	2300      	movs	r3, #0
3401d334:	220a      	movs	r2, #10
3401d336:	9901      	ldr	r1, [sp, #4]
3401d338:	4648      	mov	r0, r9
3401d33a:	f000 f91f 	bl	3401d57c <__multadd>
3401d33e:	45a8      	cmp	r8, r5
3401d340:	9001      	str	r0, [sp, #4]
3401d342:	f04f 0300 	mov.w	r3, #0
3401d346:	f04f 020a 	mov.w	r2, #10
3401d34a:	4641      	mov	r1, r8
3401d34c:	4648      	mov	r0, r9
3401d34e:	d107      	bne.n	3401d360 <_dtoa_r+0x9f8>
3401d350:	f000 f914 	bl	3401d57c <__multadd>
3401d354:	4680      	mov	r8, r0
3401d356:	4605      	mov	r5, r0
3401d358:	9b04      	ldr	r3, [sp, #16]
3401d35a:	3301      	adds	r3, #1
3401d35c:	9304      	str	r3, [sp, #16]
3401d35e:	e776      	b.n	3401d24e <_dtoa_r+0x8e6>
3401d360:	f000 f90c 	bl	3401d57c <__multadd>
3401d364:	4629      	mov	r1, r5
3401d366:	4680      	mov	r8, r0
3401d368:	2300      	movs	r3, #0
3401d36a:	220a      	movs	r2, #10
3401d36c:	4648      	mov	r0, r9
3401d36e:	f000 f905 	bl	3401d57c <__multadd>
3401d372:	4605      	mov	r5, r0
3401d374:	e7f0      	b.n	3401d358 <_dtoa_r+0x9f0>
3401d376:	f1bb 0f00 	cmp.w	fp, #0
3401d37a:	f04f 0800 	mov.w	r8, #0
3401d37e:	bfcc      	ite	gt
3401d380:	465e      	movgt	r6, fp
3401d382:	2601      	movle	r6, #1
3401d384:	443e      	add	r6, r7
3401d386:	2201      	movs	r2, #1
3401d388:	9901      	ldr	r1, [sp, #4]
3401d38a:	4648      	mov	r0, r9
3401d38c:	f000 fa9e 	bl	3401d8cc <__lshift>
3401d390:	4621      	mov	r1, r4
3401d392:	9001      	str	r0, [sp, #4]
3401d394:	f000 fb06 	bl	3401d9a4 <__mcmp>
3401d398:	2800      	cmp	r0, #0
3401d39a:	dcb0      	bgt.n	3401d2fe <_dtoa_r+0x996>
3401d39c:	d102      	bne.n	3401d3a4 <_dtoa_r+0xa3c>
3401d39e:	f01a 0f01 	tst.w	sl, #1
3401d3a2:	d1ac      	bne.n	3401d2fe <_dtoa_r+0x996>
3401d3a4:	4633      	mov	r3, r6
3401d3a6:	461e      	mov	r6, r3
3401d3a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
3401d3ac:	2a30      	cmp	r2, #48	@ 0x30
3401d3ae:	d0fa      	beq.n	3401d3a6 <_dtoa_r+0xa3e>
3401d3b0:	e4e1      	b.n	3401cd76 <_dtoa_r+0x40e>
3401d3b2:	429f      	cmp	r7, r3
3401d3b4:	d1a4      	bne.n	3401d300 <_dtoa_r+0x998>
3401d3b6:	9b05      	ldr	r3, [sp, #20]
3401d3b8:	3301      	adds	r3, #1
3401d3ba:	9305      	str	r3, [sp, #20]
3401d3bc:	2331      	movs	r3, #49	@ 0x31
3401d3be:	703b      	strb	r3, [r7, #0]
3401d3c0:	e4d9      	b.n	3401cd76 <_dtoa_r+0x40e>
3401d3c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3401d3c4:	4f16      	ldr	r7, [pc, #88]	@ (3401d420 <_dtoa_r+0xab8>)
3401d3c6:	b11b      	cbz	r3, 3401d3d0 <_dtoa_r+0xa68>
3401d3c8:	f107 0308 	add.w	r3, r7, #8
3401d3cc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
3401d3ce:	6013      	str	r3, [r2, #0]
3401d3d0:	4638      	mov	r0, r7
3401d3d2:	b011      	add	sp, #68	@ 0x44
3401d3d4:	ecbd 8b02 	vpop	{d8}
3401d3d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401d3dc:	9b07      	ldr	r3, [sp, #28]
3401d3de:	2b01      	cmp	r3, #1
3401d3e0:	f77f ae2c 	ble.w	3401d03c <_dtoa_r+0x6d4>
3401d3e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3401d3e6:	930b      	str	r3, [sp, #44]	@ 0x2c
3401d3e8:	2001      	movs	r0, #1
3401d3ea:	e64c      	b.n	3401d086 <_dtoa_r+0x71e>
3401d3ec:	f1bb 0f00 	cmp.w	fp, #0
3401d3f0:	f77f aed8 	ble.w	3401d1a4 <_dtoa_r+0x83c>
3401d3f4:	463e      	mov	r6, r7
3401d3f6:	4621      	mov	r1, r4
3401d3f8:	9801      	ldr	r0, [sp, #4]
3401d3fa:	f7ff fa26 	bl	3401c84a <quorem>
3401d3fe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
3401d402:	f806 ab01 	strb.w	sl, [r6], #1
3401d406:	1bf2      	subs	r2, r6, r7
3401d408:	4593      	cmp	fp, r2
3401d40a:	ddb4      	ble.n	3401d376 <_dtoa_r+0xa0e>
3401d40c:	2300      	movs	r3, #0
3401d40e:	220a      	movs	r2, #10
3401d410:	9901      	ldr	r1, [sp, #4]
3401d412:	4648      	mov	r0, r9
3401d414:	f000 f8b2 	bl	3401d57c <__multadd>
3401d418:	9001      	str	r0, [sp, #4]
3401d41a:	e7ec      	b.n	3401d3f6 <_dtoa_r+0xa8e>
3401d41c:	34020490 	.word	0x34020490
3401d420:	34020414 	.word	0x34020414

3401d424 <_free_r>:
3401d424:	b538      	push	{r3, r4, r5, lr}
3401d426:	4605      	mov	r5, r0
3401d428:	2900      	cmp	r1, #0
3401d42a:	d041      	beq.n	3401d4b0 <_free_r+0x8c>
3401d42c:	f851 3c04 	ldr.w	r3, [r1, #-4]
3401d430:	1f0c      	subs	r4, r1, #4
3401d432:	2b00      	cmp	r3, #0
3401d434:	bfb8      	it	lt
3401d436:	18e4      	addlt	r4, r4, r3
3401d438:	f7fe f844 	bl	3401b4c4 <__malloc_lock>
3401d43c:	4a1d      	ldr	r2, [pc, #116]	@ (3401d4b4 <_free_r+0x90>)
3401d43e:	6813      	ldr	r3, [r2, #0]
3401d440:	b933      	cbnz	r3, 3401d450 <_free_r+0x2c>
3401d442:	6063      	str	r3, [r4, #4]
3401d444:	6014      	str	r4, [r2, #0]
3401d446:	4628      	mov	r0, r5
3401d448:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
3401d44c:	f7fe b840 	b.w	3401b4d0 <__malloc_unlock>
3401d450:	42a3      	cmp	r3, r4
3401d452:	d908      	bls.n	3401d466 <_free_r+0x42>
3401d454:	6820      	ldr	r0, [r4, #0]
3401d456:	1821      	adds	r1, r4, r0
3401d458:	428b      	cmp	r3, r1
3401d45a:	bf01      	itttt	eq
3401d45c:	6819      	ldreq	r1, [r3, #0]
3401d45e:	685b      	ldreq	r3, [r3, #4]
3401d460:	1809      	addeq	r1, r1, r0
3401d462:	6021      	streq	r1, [r4, #0]
3401d464:	e7ed      	b.n	3401d442 <_free_r+0x1e>
3401d466:	461a      	mov	r2, r3
3401d468:	685b      	ldr	r3, [r3, #4]
3401d46a:	b10b      	cbz	r3, 3401d470 <_free_r+0x4c>
3401d46c:	42a3      	cmp	r3, r4
3401d46e:	d9fa      	bls.n	3401d466 <_free_r+0x42>
3401d470:	6811      	ldr	r1, [r2, #0]
3401d472:	1850      	adds	r0, r2, r1
3401d474:	42a0      	cmp	r0, r4
3401d476:	d10b      	bne.n	3401d490 <_free_r+0x6c>
3401d478:	6820      	ldr	r0, [r4, #0]
3401d47a:	4401      	add	r1, r0
3401d47c:	1850      	adds	r0, r2, r1
3401d47e:	6011      	str	r1, [r2, #0]
3401d480:	4283      	cmp	r3, r0
3401d482:	d1e0      	bne.n	3401d446 <_free_r+0x22>
3401d484:	6818      	ldr	r0, [r3, #0]
3401d486:	685b      	ldr	r3, [r3, #4]
3401d488:	4408      	add	r0, r1
3401d48a:	6053      	str	r3, [r2, #4]
3401d48c:	6010      	str	r0, [r2, #0]
3401d48e:	e7da      	b.n	3401d446 <_free_r+0x22>
3401d490:	d902      	bls.n	3401d498 <_free_r+0x74>
3401d492:	230c      	movs	r3, #12
3401d494:	602b      	str	r3, [r5, #0]
3401d496:	e7d6      	b.n	3401d446 <_free_r+0x22>
3401d498:	6820      	ldr	r0, [r4, #0]
3401d49a:	1821      	adds	r1, r4, r0
3401d49c:	428b      	cmp	r3, r1
3401d49e:	bf02      	ittt	eq
3401d4a0:	6819      	ldreq	r1, [r3, #0]
3401d4a2:	685b      	ldreq	r3, [r3, #4]
3401d4a4:	1809      	addeq	r1, r1, r0
3401d4a6:	6063      	str	r3, [r4, #4]
3401d4a8:	bf08      	it	eq
3401d4aa:	6021      	streq	r1, [r4, #0]
3401d4ac:	6054      	str	r4, [r2, #4]
3401d4ae:	e7ca      	b.n	3401d446 <_free_r+0x22>
3401d4b0:	bd38      	pop	{r3, r4, r5, pc}
3401d4b2:	bf00      	nop
3401d4b4:	34020ec4 	.word	0x34020ec4

3401d4b8 <_Balloc>:
3401d4b8:	b570      	push	{r4, r5, r6, lr}
3401d4ba:	69c6      	ldr	r6, [r0, #28]
3401d4bc:	4604      	mov	r4, r0
3401d4be:	460d      	mov	r5, r1
3401d4c0:	b976      	cbnz	r6, 3401d4e0 <_Balloc+0x28>
3401d4c2:	2010      	movs	r0, #16
3401d4c4:	f7fd ff54 	bl	3401b370 <malloc>
3401d4c8:	4602      	mov	r2, r0
3401d4ca:	61e0      	str	r0, [r4, #28]
3401d4cc:	b920      	cbnz	r0, 3401d4d8 <_Balloc+0x20>
3401d4ce:	4b18      	ldr	r3, [pc, #96]	@ (3401d530 <_Balloc+0x78>)
3401d4d0:	216b      	movs	r1, #107	@ 0x6b
3401d4d2:	4818      	ldr	r0, [pc, #96]	@ (3401d534 <_Balloc+0x7c>)
3401d4d4:	f7fd ff2e 	bl	3401b334 <__assert_func>
3401d4d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
3401d4dc:	6006      	str	r6, [r0, #0]
3401d4de:	60c6      	str	r6, [r0, #12]
3401d4e0:	69e6      	ldr	r6, [r4, #28]
3401d4e2:	68f3      	ldr	r3, [r6, #12]
3401d4e4:	b183      	cbz	r3, 3401d508 <_Balloc+0x50>
3401d4e6:	69e3      	ldr	r3, [r4, #28]
3401d4e8:	68db      	ldr	r3, [r3, #12]
3401d4ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
3401d4ee:	b9b8      	cbnz	r0, 3401d520 <_Balloc+0x68>
3401d4f0:	2101      	movs	r1, #1
3401d4f2:	4620      	mov	r0, r4
3401d4f4:	fa01 f605 	lsl.w	r6, r1, r5
3401d4f8:	1d72      	adds	r2, r6, #5
3401d4fa:	0092      	lsls	r2, r2, #2
3401d4fc:	f000 fd68 	bl	3401dfd0 <_calloc_r>
3401d500:	b160      	cbz	r0, 3401d51c <_Balloc+0x64>
3401d502:	e9c0 5601 	strd	r5, r6, [r0, #4]
3401d506:	e00e      	b.n	3401d526 <_Balloc+0x6e>
3401d508:	2221      	movs	r2, #33	@ 0x21
3401d50a:	2104      	movs	r1, #4
3401d50c:	4620      	mov	r0, r4
3401d50e:	f000 fd5f 	bl	3401dfd0 <_calloc_r>
3401d512:	69e3      	ldr	r3, [r4, #28]
3401d514:	60f0      	str	r0, [r6, #12]
3401d516:	68db      	ldr	r3, [r3, #12]
3401d518:	2b00      	cmp	r3, #0
3401d51a:	d1e4      	bne.n	3401d4e6 <_Balloc+0x2e>
3401d51c:	2000      	movs	r0, #0
3401d51e:	bd70      	pop	{r4, r5, r6, pc}
3401d520:	6802      	ldr	r2, [r0, #0]
3401d522:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
3401d526:	2300      	movs	r3, #0
3401d528:	e9c0 3303 	strd	r3, r3, [r0, #12]
3401d52c:	e7f7      	b.n	3401d51e <_Balloc+0x66>
3401d52e:	bf00      	nop
3401d530:	34020421 	.word	0x34020421
3401d534:	340204a1 	.word	0x340204a1

3401d538 <_Bfree>:
3401d538:	b570      	push	{r4, r5, r6, lr}
3401d53a:	69c6      	ldr	r6, [r0, #28]
3401d53c:	4605      	mov	r5, r0
3401d53e:	460c      	mov	r4, r1
3401d540:	b976      	cbnz	r6, 3401d560 <_Bfree+0x28>
3401d542:	2010      	movs	r0, #16
3401d544:	f7fd ff14 	bl	3401b370 <malloc>
3401d548:	4602      	mov	r2, r0
3401d54a:	61e8      	str	r0, [r5, #28]
3401d54c:	b920      	cbnz	r0, 3401d558 <_Bfree+0x20>
3401d54e:	4b09      	ldr	r3, [pc, #36]	@ (3401d574 <_Bfree+0x3c>)
3401d550:	218f      	movs	r1, #143	@ 0x8f
3401d552:	4809      	ldr	r0, [pc, #36]	@ (3401d578 <_Bfree+0x40>)
3401d554:	f7fd feee 	bl	3401b334 <__assert_func>
3401d558:	e9c0 6601 	strd	r6, r6, [r0, #4]
3401d55c:	6006      	str	r6, [r0, #0]
3401d55e:	60c6      	str	r6, [r0, #12]
3401d560:	b13c      	cbz	r4, 3401d572 <_Bfree+0x3a>
3401d562:	69eb      	ldr	r3, [r5, #28]
3401d564:	6862      	ldr	r2, [r4, #4]
3401d566:	68db      	ldr	r3, [r3, #12]
3401d568:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
3401d56c:	6021      	str	r1, [r4, #0]
3401d56e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
3401d572:	bd70      	pop	{r4, r5, r6, pc}
3401d574:	34020421 	.word	0x34020421
3401d578:	340204a1 	.word	0x340204a1

3401d57c <__multadd>:
3401d57c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3401d580:	f101 0c14 	add.w	ip, r1, #20
3401d584:	4607      	mov	r7, r0
3401d586:	460c      	mov	r4, r1
3401d588:	461e      	mov	r6, r3
3401d58a:	690d      	ldr	r5, [r1, #16]
3401d58c:	2000      	movs	r0, #0
3401d58e:	f8dc 3000 	ldr.w	r3, [ip]
3401d592:	3001      	adds	r0, #1
3401d594:	b299      	uxth	r1, r3
3401d596:	4285      	cmp	r5, r0
3401d598:	fb02 6101 	mla	r1, r2, r1, r6
3401d59c:	ea4f 4613 	mov.w	r6, r3, lsr #16
3401d5a0:	ea4f 4311 	mov.w	r3, r1, lsr #16
3401d5a4:	b289      	uxth	r1, r1
3401d5a6:	fb02 3306 	mla	r3, r2, r6, r3
3401d5aa:	eb01 4103 	add.w	r1, r1, r3, lsl #16
3401d5ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
3401d5b2:	f84c 1b04 	str.w	r1, [ip], #4
3401d5b6:	dcea      	bgt.n	3401d58e <__multadd+0x12>
3401d5b8:	b30e      	cbz	r6, 3401d5fe <__multadd+0x82>
3401d5ba:	68a3      	ldr	r3, [r4, #8]
3401d5bc:	42ab      	cmp	r3, r5
3401d5be:	dc19      	bgt.n	3401d5f4 <__multadd+0x78>
3401d5c0:	6861      	ldr	r1, [r4, #4]
3401d5c2:	4638      	mov	r0, r7
3401d5c4:	3101      	adds	r1, #1
3401d5c6:	f7ff ff77 	bl	3401d4b8 <_Balloc>
3401d5ca:	4680      	mov	r8, r0
3401d5cc:	b928      	cbnz	r0, 3401d5da <__multadd+0x5e>
3401d5ce:	4602      	mov	r2, r0
3401d5d0:	4b0c      	ldr	r3, [pc, #48]	@ (3401d604 <__multadd+0x88>)
3401d5d2:	21ba      	movs	r1, #186	@ 0xba
3401d5d4:	480c      	ldr	r0, [pc, #48]	@ (3401d608 <__multadd+0x8c>)
3401d5d6:	f7fd fead 	bl	3401b334 <__assert_func>
3401d5da:	6922      	ldr	r2, [r4, #16]
3401d5dc:	f104 010c 	add.w	r1, r4, #12
3401d5e0:	300c      	adds	r0, #12
3401d5e2:	3202      	adds	r2, #2
3401d5e4:	0092      	lsls	r2, r2, #2
3401d5e6:	f7ff f91c 	bl	3401c822 <memcpy>
3401d5ea:	4621      	mov	r1, r4
3401d5ec:	4644      	mov	r4, r8
3401d5ee:	4638      	mov	r0, r7
3401d5f0:	f7ff ffa2 	bl	3401d538 <_Bfree>
3401d5f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
3401d5f8:	3501      	adds	r5, #1
3401d5fa:	615e      	str	r6, [r3, #20]
3401d5fc:	6125      	str	r5, [r4, #16]
3401d5fe:	4620      	mov	r0, r4
3401d600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
3401d604:	34020490 	.word	0x34020490
3401d608:	340204a1 	.word	0x340204a1

3401d60c <__hi0bits>:
3401d60c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
3401d610:	4603      	mov	r3, r0
3401d612:	bf36      	itet	cc
3401d614:	0403      	lslcc	r3, r0, #16
3401d616:	2000      	movcs	r0, #0
3401d618:	2010      	movcc	r0, #16
3401d61a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3401d61e:	bf3c      	itt	cc
3401d620:	021b      	lslcc	r3, r3, #8
3401d622:	3008      	addcc	r0, #8
3401d624:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3401d628:	bf3c      	itt	cc
3401d62a:	011b      	lslcc	r3, r3, #4
3401d62c:	3004      	addcc	r0, #4
3401d62e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
3401d632:	bf3c      	itt	cc
3401d634:	009b      	lslcc	r3, r3, #2
3401d636:	3002      	addcc	r0, #2
3401d638:	2b00      	cmp	r3, #0
3401d63a:	db05      	blt.n	3401d648 <__hi0bits+0x3c>
3401d63c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
3401d640:	f100 0001 	add.w	r0, r0, #1
3401d644:	bf08      	it	eq
3401d646:	2020      	moveq	r0, #32
3401d648:	4770      	bx	lr

3401d64a <__lo0bits>:
3401d64a:	6803      	ldr	r3, [r0, #0]
3401d64c:	4602      	mov	r2, r0
3401d64e:	f013 0007 	ands.w	r0, r3, #7
3401d652:	d00b      	beq.n	3401d66c <__lo0bits+0x22>
3401d654:	07d9      	lsls	r1, r3, #31
3401d656:	d421      	bmi.n	3401d69c <__lo0bits+0x52>
3401d658:	0798      	lsls	r0, r3, #30
3401d65a:	bf47      	ittee	mi
3401d65c:	085b      	lsrmi	r3, r3, #1
3401d65e:	2001      	movmi	r0, #1
3401d660:	089b      	lsrpl	r3, r3, #2
3401d662:	2002      	movpl	r0, #2
3401d664:	bf4c      	ite	mi
3401d666:	6013      	strmi	r3, [r2, #0]
3401d668:	6013      	strpl	r3, [r2, #0]
3401d66a:	4770      	bx	lr
3401d66c:	b299      	uxth	r1, r3
3401d66e:	b909      	cbnz	r1, 3401d674 <__lo0bits+0x2a>
3401d670:	0c1b      	lsrs	r3, r3, #16
3401d672:	2010      	movs	r0, #16
3401d674:	b2d9      	uxtb	r1, r3
3401d676:	b909      	cbnz	r1, 3401d67c <__lo0bits+0x32>
3401d678:	3008      	adds	r0, #8
3401d67a:	0a1b      	lsrs	r3, r3, #8
3401d67c:	0719      	lsls	r1, r3, #28
3401d67e:	bf04      	itt	eq
3401d680:	091b      	lsreq	r3, r3, #4
3401d682:	3004      	addeq	r0, #4
3401d684:	0799      	lsls	r1, r3, #30
3401d686:	bf04      	itt	eq
3401d688:	089b      	lsreq	r3, r3, #2
3401d68a:	3002      	addeq	r0, #2
3401d68c:	07d9      	lsls	r1, r3, #31
3401d68e:	d403      	bmi.n	3401d698 <__lo0bits+0x4e>
3401d690:	085b      	lsrs	r3, r3, #1
3401d692:	f100 0001 	add.w	r0, r0, #1
3401d696:	d003      	beq.n	3401d6a0 <__lo0bits+0x56>
3401d698:	6013      	str	r3, [r2, #0]
3401d69a:	4770      	bx	lr
3401d69c:	2000      	movs	r0, #0
3401d69e:	4770      	bx	lr
3401d6a0:	2020      	movs	r0, #32
3401d6a2:	4770      	bx	lr

3401d6a4 <__i2b>:
3401d6a4:	b510      	push	{r4, lr}
3401d6a6:	460c      	mov	r4, r1
3401d6a8:	2101      	movs	r1, #1
3401d6aa:	f7ff ff05 	bl	3401d4b8 <_Balloc>
3401d6ae:	4602      	mov	r2, r0
3401d6b0:	b928      	cbnz	r0, 3401d6be <__i2b+0x1a>
3401d6b2:	4b05      	ldr	r3, [pc, #20]	@ (3401d6c8 <__i2b+0x24>)
3401d6b4:	f240 1145 	movw	r1, #325	@ 0x145
3401d6b8:	4804      	ldr	r0, [pc, #16]	@ (3401d6cc <__i2b+0x28>)
3401d6ba:	f7fd fe3b 	bl	3401b334 <__assert_func>
3401d6be:	2301      	movs	r3, #1
3401d6c0:	6144      	str	r4, [r0, #20]
3401d6c2:	6103      	str	r3, [r0, #16]
3401d6c4:	bd10      	pop	{r4, pc}
3401d6c6:	bf00      	nop
3401d6c8:	34020490 	.word	0x34020490
3401d6cc:	340204a1 	.word	0x340204a1

3401d6d0 <__multiply>:
3401d6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401d6d4:	4617      	mov	r7, r2
3401d6d6:	690a      	ldr	r2, [r1, #16]
3401d6d8:	4689      	mov	r9, r1
3401d6da:	b085      	sub	sp, #20
3401d6dc:	693b      	ldr	r3, [r7, #16]
3401d6de:	429a      	cmp	r2, r3
3401d6e0:	bfa2      	ittt	ge
3401d6e2:	463b      	movge	r3, r7
3401d6e4:	460f      	movge	r7, r1
3401d6e6:	4699      	movge	r9, r3
3401d6e8:	693d      	ldr	r5, [r7, #16]
3401d6ea:	68bb      	ldr	r3, [r7, #8]
3401d6ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
3401d6f0:	6879      	ldr	r1, [r7, #4]
3401d6f2:	eb05 060a 	add.w	r6, r5, sl
3401d6f6:	42b3      	cmp	r3, r6
3401d6f8:	bfb8      	it	lt
3401d6fa:	3101      	addlt	r1, #1
3401d6fc:	f7ff fedc 	bl	3401d4b8 <_Balloc>
3401d700:	b930      	cbnz	r0, 3401d710 <__multiply+0x40>
3401d702:	4602      	mov	r2, r0
3401d704:	4b42      	ldr	r3, [pc, #264]	@ (3401d810 <__multiply+0x140>)
3401d706:	f44f 71b1 	mov.w	r1, #354	@ 0x162
3401d70a:	4842      	ldr	r0, [pc, #264]	@ (3401d814 <__multiply+0x144>)
3401d70c:	f7fd fe12 	bl	3401b334 <__assert_func>
3401d710:	f100 0414 	add.w	r4, r0, #20
3401d714:	2200      	movs	r2, #0
3401d716:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
3401d71a:	4623      	mov	r3, r4
3401d71c:	4573      	cmp	r3, lr
3401d71e:	d320      	bcc.n	3401d762 <__multiply+0x92>
3401d720:	f107 0814 	add.w	r8, r7, #20
3401d724:	f109 0114 	add.w	r1, r9, #20
3401d728:	eb08 0585 	add.w	r5, r8, r5, lsl #2
3401d72c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
3401d730:	9302      	str	r3, [sp, #8]
3401d732:	1beb      	subs	r3, r5, r7
3401d734:	3715      	adds	r7, #21
3401d736:	3b15      	subs	r3, #21
3401d738:	f023 0303 	bic.w	r3, r3, #3
3401d73c:	3304      	adds	r3, #4
3401d73e:	42bd      	cmp	r5, r7
3401d740:	bf38      	it	cc
3401d742:	2304      	movcc	r3, #4
3401d744:	9301      	str	r3, [sp, #4]
3401d746:	9b02      	ldr	r3, [sp, #8]
3401d748:	9103      	str	r1, [sp, #12]
3401d74a:	428b      	cmp	r3, r1
3401d74c:	d80c      	bhi.n	3401d768 <__multiply+0x98>
3401d74e:	2e00      	cmp	r6, #0
3401d750:	dd03      	ble.n	3401d75a <__multiply+0x8a>
3401d752:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
3401d756:	2b00      	cmp	r3, #0
3401d758:	d057      	beq.n	3401d80a <__multiply+0x13a>
3401d75a:	6106      	str	r6, [r0, #16]
3401d75c:	b005      	add	sp, #20
3401d75e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401d762:	f843 2b04 	str.w	r2, [r3], #4
3401d766:	e7d9      	b.n	3401d71c <__multiply+0x4c>
3401d768:	f8b1 a000 	ldrh.w	sl, [r1]
3401d76c:	f1ba 0f00 	cmp.w	sl, #0
3401d770:	d021      	beq.n	3401d7b6 <__multiply+0xe6>
3401d772:	46c4      	mov	ip, r8
3401d774:	46a1      	mov	r9, r4
3401d776:	2700      	movs	r7, #0
3401d778:	f85c 2b04 	ldr.w	r2, [ip], #4
3401d77c:	f8d9 3000 	ldr.w	r3, [r9]
3401d780:	fa1f fb82 	uxth.w	fp, r2
3401d784:	4565      	cmp	r5, ip
3401d786:	b29b      	uxth	r3, r3
3401d788:	ea4f 4212 	mov.w	r2, r2, lsr #16
3401d78c:	fb0a 330b 	mla	r3, sl, fp, r3
3401d790:	443b      	add	r3, r7
3401d792:	f8d9 7000 	ldr.w	r7, [r9]
3401d796:	ea4f 4717 	mov.w	r7, r7, lsr #16
3401d79a:	fb0a 7202 	mla	r2, sl, r2, r7
3401d79e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
3401d7a2:	b29b      	uxth	r3, r3
3401d7a4:	ea4f 4712 	mov.w	r7, r2, lsr #16
3401d7a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
3401d7ac:	f849 3b04 	str.w	r3, [r9], #4
3401d7b0:	d8e2      	bhi.n	3401d778 <__multiply+0xa8>
3401d7b2:	9b01      	ldr	r3, [sp, #4]
3401d7b4:	50e7      	str	r7, [r4, r3]
3401d7b6:	9b03      	ldr	r3, [sp, #12]
3401d7b8:	3104      	adds	r1, #4
3401d7ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
3401d7be:	f1b9 0f00 	cmp.w	r9, #0
3401d7c2:	d020      	beq.n	3401d806 <__multiply+0x136>
3401d7c4:	6823      	ldr	r3, [r4, #0]
3401d7c6:	4647      	mov	r7, r8
3401d7c8:	46a4      	mov	ip, r4
3401d7ca:	f04f 0a00 	mov.w	sl, #0
3401d7ce:	f8b7 b000 	ldrh.w	fp, [r7]
3401d7d2:	b29b      	uxth	r3, r3
3401d7d4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
3401d7d8:	fb09 220b 	mla	r2, r9, fp, r2
3401d7dc:	4452      	add	r2, sl
3401d7de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
3401d7e2:	f84c 3b04 	str.w	r3, [ip], #4
3401d7e6:	f857 3b04 	ldr.w	r3, [r7], #4
3401d7ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
3401d7ee:	f8bc 3000 	ldrh.w	r3, [ip]
3401d7f2:	42bd      	cmp	r5, r7
3401d7f4:	fb09 330a 	mla	r3, r9, sl, r3
3401d7f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
3401d7fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
3401d800:	d8e5      	bhi.n	3401d7ce <__multiply+0xfe>
3401d802:	9a01      	ldr	r2, [sp, #4]
3401d804:	50a3      	str	r3, [r4, r2]
3401d806:	3404      	adds	r4, #4
3401d808:	e79d      	b.n	3401d746 <__multiply+0x76>
3401d80a:	3e01      	subs	r6, #1
3401d80c:	e79f      	b.n	3401d74e <__multiply+0x7e>
3401d80e:	bf00      	nop
3401d810:	34020490 	.word	0x34020490
3401d814:	340204a1 	.word	0x340204a1

3401d818 <__pow5mult>:
3401d818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3401d81c:	4615      	mov	r5, r2
3401d81e:	f012 0203 	ands.w	r2, r2, #3
3401d822:	4607      	mov	r7, r0
3401d824:	460e      	mov	r6, r1
3401d826:	d007      	beq.n	3401d838 <__pow5mult+0x20>
3401d828:	3a01      	subs	r2, #1
3401d82a:	4c25      	ldr	r4, [pc, #148]	@ (3401d8c0 <__pow5mult+0xa8>)
3401d82c:	2300      	movs	r3, #0
3401d82e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
3401d832:	f7ff fea3 	bl	3401d57c <__multadd>
3401d836:	4606      	mov	r6, r0
3401d838:	10ad      	asrs	r5, r5, #2
3401d83a:	d03d      	beq.n	3401d8b8 <__pow5mult+0xa0>
3401d83c:	69fc      	ldr	r4, [r7, #28]
3401d83e:	b97c      	cbnz	r4, 3401d860 <__pow5mult+0x48>
3401d840:	2010      	movs	r0, #16
3401d842:	f7fd fd95 	bl	3401b370 <malloc>
3401d846:	4602      	mov	r2, r0
3401d848:	61f8      	str	r0, [r7, #28]
3401d84a:	b928      	cbnz	r0, 3401d858 <__pow5mult+0x40>
3401d84c:	4b1d      	ldr	r3, [pc, #116]	@ (3401d8c4 <__pow5mult+0xac>)
3401d84e:	f240 11b3 	movw	r1, #435	@ 0x1b3
3401d852:	481d      	ldr	r0, [pc, #116]	@ (3401d8c8 <__pow5mult+0xb0>)
3401d854:	f7fd fd6e 	bl	3401b334 <__assert_func>
3401d858:	e9c0 4401 	strd	r4, r4, [r0, #4]
3401d85c:	6004      	str	r4, [r0, #0]
3401d85e:	60c4      	str	r4, [r0, #12]
3401d860:	f8d7 801c 	ldr.w	r8, [r7, #28]
3401d864:	f8d8 4008 	ldr.w	r4, [r8, #8]
3401d868:	b94c      	cbnz	r4, 3401d87e <__pow5mult+0x66>
3401d86a:	f240 2171 	movw	r1, #625	@ 0x271
3401d86e:	4638      	mov	r0, r7
3401d870:	f7ff ff18 	bl	3401d6a4 <__i2b>
3401d874:	2300      	movs	r3, #0
3401d876:	4604      	mov	r4, r0
3401d878:	f8c8 0008 	str.w	r0, [r8, #8]
3401d87c:	6003      	str	r3, [r0, #0]
3401d87e:	f04f 0900 	mov.w	r9, #0
3401d882:	07eb      	lsls	r3, r5, #31
3401d884:	d50a      	bpl.n	3401d89c <__pow5mult+0x84>
3401d886:	4631      	mov	r1, r6
3401d888:	4622      	mov	r2, r4
3401d88a:	4638      	mov	r0, r7
3401d88c:	f7ff ff20 	bl	3401d6d0 <__multiply>
3401d890:	4680      	mov	r8, r0
3401d892:	4631      	mov	r1, r6
3401d894:	4638      	mov	r0, r7
3401d896:	4646      	mov	r6, r8
3401d898:	f7ff fe4e 	bl	3401d538 <_Bfree>
3401d89c:	106d      	asrs	r5, r5, #1
3401d89e:	d00b      	beq.n	3401d8b8 <__pow5mult+0xa0>
3401d8a0:	6820      	ldr	r0, [r4, #0]
3401d8a2:	b938      	cbnz	r0, 3401d8b4 <__pow5mult+0x9c>
3401d8a4:	4622      	mov	r2, r4
3401d8a6:	4621      	mov	r1, r4
3401d8a8:	4638      	mov	r0, r7
3401d8aa:	f7ff ff11 	bl	3401d6d0 <__multiply>
3401d8ae:	6020      	str	r0, [r4, #0]
3401d8b0:	f8c0 9000 	str.w	r9, [r0]
3401d8b4:	4604      	mov	r4, r0
3401d8b6:	e7e4      	b.n	3401d882 <__pow5mult+0x6a>
3401d8b8:	4630      	mov	r0, r6
3401d8ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
3401d8be:	bf00      	nop
3401d8c0:	34020518 	.word	0x34020518
3401d8c4:	34020421 	.word	0x34020421
3401d8c8:	340204a1 	.word	0x340204a1

3401d8cc <__lshift>:
3401d8cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
3401d8d0:	460c      	mov	r4, r1
3401d8d2:	4607      	mov	r7, r0
3401d8d4:	4691      	mov	r9, r2
3401d8d6:	ea4f 1a62 	mov.w	sl, r2, asr #5
3401d8da:	6923      	ldr	r3, [r4, #16]
3401d8dc:	6849      	ldr	r1, [r1, #4]
3401d8de:	eb03 1862 	add.w	r8, r3, r2, asr #5
3401d8e2:	68a3      	ldr	r3, [r4, #8]
3401d8e4:	f108 0601 	add.w	r6, r8, #1
3401d8e8:	42b3      	cmp	r3, r6
3401d8ea:	db0b      	blt.n	3401d904 <__lshift+0x38>
3401d8ec:	4638      	mov	r0, r7
3401d8ee:	f7ff fde3 	bl	3401d4b8 <_Balloc>
3401d8f2:	4605      	mov	r5, r0
3401d8f4:	b948      	cbnz	r0, 3401d90a <__lshift+0x3e>
3401d8f6:	4602      	mov	r2, r0
3401d8f8:	4b28      	ldr	r3, [pc, #160]	@ (3401d99c <__lshift+0xd0>)
3401d8fa:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
3401d8fe:	4828      	ldr	r0, [pc, #160]	@ (3401d9a0 <__lshift+0xd4>)
3401d900:	f7fd fd18 	bl	3401b334 <__assert_func>
3401d904:	3101      	adds	r1, #1
3401d906:	005b      	lsls	r3, r3, #1
3401d908:	e7ee      	b.n	3401d8e8 <__lshift+0x1c>
3401d90a:	2300      	movs	r3, #0
3401d90c:	f100 0114 	add.w	r1, r0, #20
3401d910:	f100 0210 	add.w	r2, r0, #16
3401d914:	4618      	mov	r0, r3
3401d916:	4553      	cmp	r3, sl
3401d918:	db33      	blt.n	3401d982 <__lshift+0xb6>
3401d91a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
3401d91e:	f104 0314 	add.w	r3, r4, #20
3401d922:	6920      	ldr	r0, [r4, #16]
3401d924:	f019 091f 	ands.w	r9, r9, #31
3401d928:	eb01 018a 	add.w	r1, r1, sl, lsl #2
3401d92c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
3401d930:	d02b      	beq.n	3401d98a <__lshift+0xbe>
3401d932:	f1c9 0e20 	rsb	lr, r9, #32
3401d936:	468a      	mov	sl, r1
3401d938:	2200      	movs	r2, #0
3401d93a:	6818      	ldr	r0, [r3, #0]
3401d93c:	fa00 f009 	lsl.w	r0, r0, r9
3401d940:	4310      	orrs	r0, r2
3401d942:	f84a 0b04 	str.w	r0, [sl], #4
3401d946:	f853 2b04 	ldr.w	r2, [r3], #4
3401d94a:	459c      	cmp	ip, r3
3401d94c:	fa22 f20e 	lsr.w	r2, r2, lr
3401d950:	d8f3      	bhi.n	3401d93a <__lshift+0x6e>
3401d952:	ebac 0304 	sub.w	r3, ip, r4
3401d956:	f104 0015 	add.w	r0, r4, #21
3401d95a:	3b15      	subs	r3, #21
3401d95c:	f023 0303 	bic.w	r3, r3, #3
3401d960:	3304      	adds	r3, #4
3401d962:	4560      	cmp	r0, ip
3401d964:	bf88      	it	hi
3401d966:	2304      	movhi	r3, #4
3401d968:	50ca      	str	r2, [r1, r3]
3401d96a:	b10a      	cbz	r2, 3401d970 <__lshift+0xa4>
3401d96c:	f108 0602 	add.w	r6, r8, #2
3401d970:	3e01      	subs	r6, #1
3401d972:	4638      	mov	r0, r7
3401d974:	4621      	mov	r1, r4
3401d976:	612e      	str	r6, [r5, #16]
3401d978:	f7ff fdde 	bl	3401d538 <_Bfree>
3401d97c:	4628      	mov	r0, r5
3401d97e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
3401d982:	3301      	adds	r3, #1
3401d984:	f842 0f04 	str.w	r0, [r2, #4]!
3401d988:	e7c5      	b.n	3401d916 <__lshift+0x4a>
3401d98a:	3904      	subs	r1, #4
3401d98c:	f853 2b04 	ldr.w	r2, [r3], #4
3401d990:	459c      	cmp	ip, r3
3401d992:	f841 2f04 	str.w	r2, [r1, #4]!
3401d996:	d8f9      	bhi.n	3401d98c <__lshift+0xc0>
3401d998:	e7ea      	b.n	3401d970 <__lshift+0xa4>
3401d99a:	bf00      	nop
3401d99c:	34020490 	.word	0x34020490
3401d9a0:	340204a1 	.word	0x340204a1

3401d9a4 <__mcmp>:
3401d9a4:	4603      	mov	r3, r0
3401d9a6:	690a      	ldr	r2, [r1, #16]
3401d9a8:	6900      	ldr	r0, [r0, #16]
3401d9aa:	1a80      	subs	r0, r0, r2
3401d9ac:	b530      	push	{r4, r5, lr}
3401d9ae:	d10e      	bne.n	3401d9ce <__mcmp+0x2a>
3401d9b0:	3314      	adds	r3, #20
3401d9b2:	3114      	adds	r1, #20
3401d9b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
3401d9b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
3401d9bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
3401d9c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
3401d9c4:	4295      	cmp	r5, r2
3401d9c6:	d003      	beq.n	3401d9d0 <__mcmp+0x2c>
3401d9c8:	d205      	bcs.n	3401d9d6 <__mcmp+0x32>
3401d9ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401d9ce:	bd30      	pop	{r4, r5, pc}
3401d9d0:	42a3      	cmp	r3, r4
3401d9d2:	d3f3      	bcc.n	3401d9bc <__mcmp+0x18>
3401d9d4:	e7fb      	b.n	3401d9ce <__mcmp+0x2a>
3401d9d6:	2001      	movs	r0, #1
3401d9d8:	e7f9      	b.n	3401d9ce <__mcmp+0x2a>
	...

3401d9dc <__mdiff>:
3401d9dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401d9e0:	4689      	mov	r9, r1
3401d9e2:	4606      	mov	r6, r0
3401d9e4:	4611      	mov	r1, r2
3401d9e6:	4614      	mov	r4, r2
3401d9e8:	4648      	mov	r0, r9
3401d9ea:	f7ff ffdb 	bl	3401d9a4 <__mcmp>
3401d9ee:	1e05      	subs	r5, r0, #0
3401d9f0:	d112      	bne.n	3401da18 <__mdiff+0x3c>
3401d9f2:	4629      	mov	r1, r5
3401d9f4:	4630      	mov	r0, r6
3401d9f6:	f7ff fd5f 	bl	3401d4b8 <_Balloc>
3401d9fa:	4602      	mov	r2, r0
3401d9fc:	b928      	cbnz	r0, 3401da0a <__mdiff+0x2e>
3401d9fe:	4b41      	ldr	r3, [pc, #260]	@ (3401db04 <__mdiff+0x128>)
3401da00:	f240 2137 	movw	r1, #567	@ 0x237
3401da04:	4840      	ldr	r0, [pc, #256]	@ (3401db08 <__mdiff+0x12c>)
3401da06:	f7fd fc95 	bl	3401b334 <__assert_func>
3401da0a:	2301      	movs	r3, #1
3401da0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
3401da10:	4610      	mov	r0, r2
3401da12:	b003      	add	sp, #12
3401da14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401da18:	bfbc      	itt	lt
3401da1a:	464b      	movlt	r3, r9
3401da1c:	46a1      	movlt	r9, r4
3401da1e:	4630      	mov	r0, r6
3401da20:	bfb8      	it	lt
3401da22:	2501      	movlt	r5, #1
3401da24:	f8d9 1004 	ldr.w	r1, [r9, #4]
3401da28:	bfb4      	ite	lt
3401da2a:	461c      	movlt	r4, r3
3401da2c:	2500      	movge	r5, #0
3401da2e:	f7ff fd43 	bl	3401d4b8 <_Balloc>
3401da32:	4602      	mov	r2, r0
3401da34:	b918      	cbnz	r0, 3401da3e <__mdiff+0x62>
3401da36:	4b33      	ldr	r3, [pc, #204]	@ (3401db04 <__mdiff+0x128>)
3401da38:	f240 2145 	movw	r1, #581	@ 0x245
3401da3c:	e7e2      	b.n	3401da04 <__mdiff+0x28>
3401da3e:	f8d9 7010 	ldr.w	r7, [r9, #16]
3401da42:	f104 0e14 	add.w	lr, r4, #20
3401da46:	6926      	ldr	r6, [r4, #16]
3401da48:	f100 0b14 	add.w	fp, r0, #20
3401da4c:	60c5      	str	r5, [r0, #12]
3401da4e:	f109 0514 	add.w	r5, r9, #20
3401da52:	f109 0310 	add.w	r3, r9, #16
3401da56:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
3401da5a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
3401da5e:	46d9      	mov	r9, fp
3401da60:	f04f 0c00 	mov.w	ip, #0
3401da64:	9301      	str	r3, [sp, #4]
3401da66:	9b01      	ldr	r3, [sp, #4]
3401da68:	f85e 0b04 	ldr.w	r0, [lr], #4
3401da6c:	f853 af04 	ldr.w	sl, [r3, #4]!
3401da70:	4576      	cmp	r6, lr
3401da72:	9301      	str	r3, [sp, #4]
3401da74:	fa1f f38a 	uxth.w	r3, sl
3401da78:	4619      	mov	r1, r3
3401da7a:	b283      	uxth	r3, r0
3401da7c:	ea4f 4010 	mov.w	r0, r0, lsr #16
3401da80:	eba1 0303 	sub.w	r3, r1, r3
3401da84:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
3401da88:	4463      	add	r3, ip
3401da8a:	eb00 4023 	add.w	r0, r0, r3, asr #16
3401da8e:	b29b      	uxth	r3, r3
3401da90:	ea4f 4c20 	mov.w	ip, r0, asr #16
3401da94:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
3401da98:	f849 3b04 	str.w	r3, [r9], #4
3401da9c:	d8e3      	bhi.n	3401da66 <__mdiff+0x8a>
3401da9e:	1b33      	subs	r3, r6, r4
3401daa0:	3415      	adds	r4, #21
3401daa2:	3b15      	subs	r3, #21
3401daa4:	f023 0303 	bic.w	r3, r3, #3
3401daa8:	3304      	adds	r3, #4
3401daaa:	42a6      	cmp	r6, r4
3401daac:	bf38      	it	cc
3401daae:	2304      	movcc	r3, #4
3401dab0:	441d      	add	r5, r3
3401dab2:	445b      	add	r3, fp
3401dab4:	462c      	mov	r4, r5
3401dab6:	461e      	mov	r6, r3
3401dab8:	4544      	cmp	r4, r8
3401daba:	d30e      	bcc.n	3401dada <__mdiff+0xfe>
3401dabc:	f108 0103 	add.w	r1, r8, #3
3401dac0:	1b49      	subs	r1, r1, r5
3401dac2:	3d03      	subs	r5, #3
3401dac4:	f021 0103 	bic.w	r1, r1, #3
3401dac8:	45a8      	cmp	r8, r5
3401daca:	bf38      	it	cc
3401dacc:	2100      	movcc	r1, #0
3401dace:	440b      	add	r3, r1
3401dad0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
3401dad4:	b199      	cbz	r1, 3401dafe <__mdiff+0x122>
3401dad6:	6117      	str	r7, [r2, #16]
3401dad8:	e79a      	b.n	3401da10 <__mdiff+0x34>
3401dada:	f854 1b04 	ldr.w	r1, [r4], #4
3401dade:	46e6      	mov	lr, ip
3401dae0:	fa1f fc81 	uxth.w	ip, r1
3401dae4:	0c08      	lsrs	r0, r1, #16
3401dae6:	4471      	add	r1, lr
3401dae8:	44f4      	add	ip, lr
3401daea:	b289      	uxth	r1, r1
3401daec:	eb00 402c 	add.w	r0, r0, ip, asr #16
3401daf0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
3401daf4:	ea4f 4c20 	mov.w	ip, r0, asr #16
3401daf8:	f846 1b04 	str.w	r1, [r6], #4
3401dafc:	e7dc      	b.n	3401dab8 <__mdiff+0xdc>
3401dafe:	3f01      	subs	r7, #1
3401db00:	e7e6      	b.n	3401dad0 <__mdiff+0xf4>
3401db02:	bf00      	nop
3401db04:	34020490 	.word	0x34020490
3401db08:	340204a1 	.word	0x340204a1

3401db0c <__d2b>:
3401db0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
3401db10:	460f      	mov	r7, r1
3401db12:	2101      	movs	r1, #1
3401db14:	4616      	mov	r6, r2
3401db16:	ec59 8b10 	vmov	r8, r9, d0
3401db1a:	f7ff fccd 	bl	3401d4b8 <_Balloc>
3401db1e:	4604      	mov	r4, r0
3401db20:	b930      	cbnz	r0, 3401db30 <__d2b+0x24>
3401db22:	4602      	mov	r2, r0
3401db24:	4b23      	ldr	r3, [pc, #140]	@ (3401dbb4 <__d2b+0xa8>)
3401db26:	f240 310f 	movw	r1, #783	@ 0x30f
3401db2a:	4823      	ldr	r0, [pc, #140]	@ (3401dbb8 <__d2b+0xac>)
3401db2c:	f7fd fc02 	bl	3401b334 <__assert_func>
3401db30:	f3c9 550a 	ubfx	r5, r9, #20, #11
3401db34:	f3c9 0313 	ubfx	r3, r9, #0, #20
3401db38:	b10d      	cbz	r5, 3401db3e <__d2b+0x32>
3401db3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
3401db3e:	9301      	str	r3, [sp, #4]
3401db40:	f1b8 0300 	subs.w	r3, r8, #0
3401db44:	d023      	beq.n	3401db8e <__d2b+0x82>
3401db46:	4668      	mov	r0, sp
3401db48:	9300      	str	r3, [sp, #0]
3401db4a:	f7ff fd7e 	bl	3401d64a <__lo0bits>
3401db4e:	e9dd 1200 	ldrd	r1, r2, [sp]
3401db52:	b1d0      	cbz	r0, 3401db8a <__d2b+0x7e>
3401db54:	f1c0 0320 	rsb	r3, r0, #32
3401db58:	fa02 f303 	lsl.w	r3, r2, r3
3401db5c:	40c2      	lsrs	r2, r0
3401db5e:	430b      	orrs	r3, r1
3401db60:	9201      	str	r2, [sp, #4]
3401db62:	6163      	str	r3, [r4, #20]
3401db64:	9b01      	ldr	r3, [sp, #4]
3401db66:	2b00      	cmp	r3, #0
3401db68:	61a3      	str	r3, [r4, #24]
3401db6a:	bf0c      	ite	eq
3401db6c:	2201      	moveq	r2, #1
3401db6e:	2202      	movne	r2, #2
3401db70:	6122      	str	r2, [r4, #16]
3401db72:	b1a5      	cbz	r5, 3401db9e <__d2b+0x92>
3401db74:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
3401db78:	4405      	add	r5, r0
3401db7a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
3401db7e:	603d      	str	r5, [r7, #0]
3401db80:	6030      	str	r0, [r6, #0]
3401db82:	4620      	mov	r0, r4
3401db84:	b003      	add	sp, #12
3401db86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
3401db8a:	6161      	str	r1, [r4, #20]
3401db8c:	e7ea      	b.n	3401db64 <__d2b+0x58>
3401db8e:	a801      	add	r0, sp, #4
3401db90:	f7ff fd5b 	bl	3401d64a <__lo0bits>
3401db94:	9b01      	ldr	r3, [sp, #4]
3401db96:	3020      	adds	r0, #32
3401db98:	2201      	movs	r2, #1
3401db9a:	6163      	str	r3, [r4, #20]
3401db9c:	e7e8      	b.n	3401db70 <__d2b+0x64>
3401db9e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
3401dba2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
3401dba6:	6038      	str	r0, [r7, #0]
3401dba8:	6918      	ldr	r0, [r3, #16]
3401dbaa:	f7ff fd2f 	bl	3401d60c <__hi0bits>
3401dbae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
3401dbb2:	e7e5      	b.n	3401db80 <__d2b+0x74>
3401dbb4:	34020490 	.word	0x34020490
3401dbb8:	340204a1 	.word	0x340204a1

3401dbbc <__sfputc_r>:
3401dbbc:	6893      	ldr	r3, [r2, #8]
3401dbbe:	3b01      	subs	r3, #1
3401dbc0:	2b00      	cmp	r3, #0
3401dbc2:	b410      	push	{r4}
3401dbc4:	6093      	str	r3, [r2, #8]
3401dbc6:	da08      	bge.n	3401dbda <__sfputc_r+0x1e>
3401dbc8:	6994      	ldr	r4, [r2, #24]
3401dbca:	42a3      	cmp	r3, r4
3401dbcc:	db01      	blt.n	3401dbd2 <__sfputc_r+0x16>
3401dbce:	290a      	cmp	r1, #10
3401dbd0:	d103      	bne.n	3401dbda <__sfputc_r+0x1e>
3401dbd2:	f85d 4b04 	ldr.w	r4, [sp], #4
3401dbd6:	f7fe bb00 	b.w	3401c1da <__swbuf_r>
3401dbda:	6813      	ldr	r3, [r2, #0]
3401dbdc:	1c58      	adds	r0, r3, #1
3401dbde:	6010      	str	r0, [r2, #0]
3401dbe0:	4608      	mov	r0, r1
3401dbe2:	7019      	strb	r1, [r3, #0]
3401dbe4:	f85d 4b04 	ldr.w	r4, [sp], #4
3401dbe8:	4770      	bx	lr

3401dbea <__sfputs_r>:
3401dbea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3401dbec:	4606      	mov	r6, r0
3401dbee:	460f      	mov	r7, r1
3401dbf0:	4614      	mov	r4, r2
3401dbf2:	18d5      	adds	r5, r2, r3
3401dbf4:	42ac      	cmp	r4, r5
3401dbf6:	d101      	bne.n	3401dbfc <__sfputs_r+0x12>
3401dbf8:	2000      	movs	r0, #0
3401dbfa:	e007      	b.n	3401dc0c <__sfputs_r+0x22>
3401dbfc:	463a      	mov	r2, r7
3401dbfe:	f814 1b01 	ldrb.w	r1, [r4], #1
3401dc02:	4630      	mov	r0, r6
3401dc04:	f7ff ffda 	bl	3401dbbc <__sfputc_r>
3401dc08:	1c43      	adds	r3, r0, #1
3401dc0a:	d1f3      	bne.n	3401dbf4 <__sfputs_r+0xa>
3401dc0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

3401dc10 <_vfiprintf_r>:
3401dc10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3401dc14:	460d      	mov	r5, r1
3401dc16:	b09d      	sub	sp, #116	@ 0x74
3401dc18:	4614      	mov	r4, r2
3401dc1a:	4698      	mov	r8, r3
3401dc1c:	4606      	mov	r6, r0
3401dc1e:	b118      	cbz	r0, 3401dc28 <_vfiprintf_r+0x18>
3401dc20:	6a03      	ldr	r3, [r0, #32]
3401dc22:	b90b      	cbnz	r3, 3401dc28 <_vfiprintf_r+0x18>
3401dc24:	f7fe f9de 	bl	3401bfe4 <__sinit>
3401dc28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
3401dc2a:	07d9      	lsls	r1, r3, #31
3401dc2c:	d405      	bmi.n	3401dc3a <_vfiprintf_r+0x2a>
3401dc2e:	89ab      	ldrh	r3, [r5, #12]
3401dc30:	059a      	lsls	r2, r3, #22
3401dc32:	d402      	bmi.n	3401dc3a <_vfiprintf_r+0x2a>
3401dc34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
3401dc36:	f7fe fde4 	bl	3401c802 <__retarget_lock_acquire_recursive>
3401dc3a:	89ab      	ldrh	r3, [r5, #12]
3401dc3c:	071b      	lsls	r3, r3, #28
3401dc3e:	d501      	bpl.n	3401dc44 <_vfiprintf_r+0x34>
3401dc40:	692b      	ldr	r3, [r5, #16]
3401dc42:	b99b      	cbnz	r3, 3401dc6c <_vfiprintf_r+0x5c>
3401dc44:	4629      	mov	r1, r5
3401dc46:	4630      	mov	r0, r6
3401dc48:	f7fe fb06 	bl	3401c258 <__swsetup_r>
3401dc4c:	b170      	cbz	r0, 3401dc6c <_vfiprintf_r+0x5c>
3401dc4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
3401dc50:	07dc      	lsls	r4, r3, #31
3401dc52:	d504      	bpl.n	3401dc5e <_vfiprintf_r+0x4e>
3401dc54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401dc58:	b01d      	add	sp, #116	@ 0x74
3401dc5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401dc5e:	89ab      	ldrh	r3, [r5, #12]
3401dc60:	0598      	lsls	r0, r3, #22
3401dc62:	d4f7      	bmi.n	3401dc54 <_vfiprintf_r+0x44>
3401dc64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
3401dc66:	f7fe fdcd 	bl	3401c804 <__retarget_lock_release_recursive>
3401dc6a:	e7f3      	b.n	3401dc54 <_vfiprintf_r+0x44>
3401dc6c:	2300      	movs	r3, #0
3401dc6e:	f8cd 800c 	str.w	r8, [sp, #12]
3401dc72:	f04f 0901 	mov.w	r9, #1
3401dc76:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 3401de2c <_vfiprintf_r+0x21c>
3401dc7a:	9309      	str	r3, [sp, #36]	@ 0x24
3401dc7c:	2320      	movs	r3, #32
3401dc7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
3401dc82:	2330      	movs	r3, #48	@ 0x30
3401dc84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
3401dc88:	4623      	mov	r3, r4
3401dc8a:	469a      	mov	sl, r3
3401dc8c:	f813 2b01 	ldrb.w	r2, [r3], #1
3401dc90:	b10a      	cbz	r2, 3401dc96 <_vfiprintf_r+0x86>
3401dc92:	2a25      	cmp	r2, #37	@ 0x25
3401dc94:	d1f9      	bne.n	3401dc8a <_vfiprintf_r+0x7a>
3401dc96:	ebba 0b04 	subs.w	fp, sl, r4
3401dc9a:	d00b      	beq.n	3401dcb4 <_vfiprintf_r+0xa4>
3401dc9c:	465b      	mov	r3, fp
3401dc9e:	4622      	mov	r2, r4
3401dca0:	4629      	mov	r1, r5
3401dca2:	4630      	mov	r0, r6
3401dca4:	f7ff ffa1 	bl	3401dbea <__sfputs_r>
3401dca8:	3001      	adds	r0, #1
3401dcaa:	f000 80a7 	beq.w	3401ddfc <_vfiprintf_r+0x1ec>
3401dcae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3401dcb0:	445a      	add	r2, fp
3401dcb2:	9209      	str	r2, [sp, #36]	@ 0x24
3401dcb4:	f89a 3000 	ldrb.w	r3, [sl]
3401dcb8:	2b00      	cmp	r3, #0
3401dcba:	f000 809f 	beq.w	3401ddfc <_vfiprintf_r+0x1ec>
3401dcbe:	2300      	movs	r3, #0
3401dcc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
3401dcc4:	f10a 0a01 	add.w	sl, sl, #1
3401dcc8:	9304      	str	r3, [sp, #16]
3401dcca:	9307      	str	r3, [sp, #28]
3401dccc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
3401dcd0:	931a      	str	r3, [sp, #104]	@ 0x68
3401dcd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
3401dcd6:	4654      	mov	r4, sl
3401dcd8:	2205      	movs	r2, #5
3401dcda:	4854      	ldr	r0, [pc, #336]	@ (3401de2c <_vfiprintf_r+0x21c>)
3401dcdc:	f814 1b01 	ldrb.w	r1, [r4], #1
3401dce0:	f7fe fd91 	bl	3401c806 <memchr>
3401dce4:	9a04      	ldr	r2, [sp, #16]
3401dce6:	b9d8      	cbnz	r0, 3401dd20 <_vfiprintf_r+0x110>
3401dce8:	06d1      	lsls	r1, r2, #27
3401dcea:	bf44      	itt	mi
3401dcec:	2320      	movmi	r3, #32
3401dcee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
3401dcf2:	0713      	lsls	r3, r2, #28
3401dcf4:	bf44      	itt	mi
3401dcf6:	232b      	movmi	r3, #43	@ 0x2b
3401dcf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
3401dcfc:	f89a 3000 	ldrb.w	r3, [sl]
3401dd00:	2b2a      	cmp	r3, #42	@ 0x2a
3401dd02:	d015      	beq.n	3401dd30 <_vfiprintf_r+0x120>
3401dd04:	9a07      	ldr	r2, [sp, #28]
3401dd06:	4654      	mov	r4, sl
3401dd08:	2000      	movs	r0, #0
3401dd0a:	f04f 0c0a 	mov.w	ip, #10
3401dd0e:	4621      	mov	r1, r4
3401dd10:	f811 3b01 	ldrb.w	r3, [r1], #1
3401dd14:	3b30      	subs	r3, #48	@ 0x30
3401dd16:	2b09      	cmp	r3, #9
3401dd18:	d94b      	bls.n	3401ddb2 <_vfiprintf_r+0x1a2>
3401dd1a:	b1b0      	cbz	r0, 3401dd4a <_vfiprintf_r+0x13a>
3401dd1c:	9207      	str	r2, [sp, #28]
3401dd1e:	e014      	b.n	3401dd4a <_vfiprintf_r+0x13a>
3401dd20:	eba0 0308 	sub.w	r3, r0, r8
3401dd24:	46a2      	mov	sl, r4
3401dd26:	fa09 f303 	lsl.w	r3, r9, r3
3401dd2a:	4313      	orrs	r3, r2
3401dd2c:	9304      	str	r3, [sp, #16]
3401dd2e:	e7d2      	b.n	3401dcd6 <_vfiprintf_r+0xc6>
3401dd30:	9b03      	ldr	r3, [sp, #12]
3401dd32:	1d19      	adds	r1, r3, #4
3401dd34:	681b      	ldr	r3, [r3, #0]
3401dd36:	2b00      	cmp	r3, #0
3401dd38:	9103      	str	r1, [sp, #12]
3401dd3a:	bfbb      	ittet	lt
3401dd3c:	425b      	neglt	r3, r3
3401dd3e:	f042 0202 	orrlt.w	r2, r2, #2
3401dd42:	9307      	strge	r3, [sp, #28]
3401dd44:	9307      	strlt	r3, [sp, #28]
3401dd46:	bfb8      	it	lt
3401dd48:	9204      	strlt	r2, [sp, #16]
3401dd4a:	7823      	ldrb	r3, [r4, #0]
3401dd4c:	2b2e      	cmp	r3, #46	@ 0x2e
3401dd4e:	d10a      	bne.n	3401dd66 <_vfiprintf_r+0x156>
3401dd50:	7863      	ldrb	r3, [r4, #1]
3401dd52:	2b2a      	cmp	r3, #42	@ 0x2a
3401dd54:	d132      	bne.n	3401ddbc <_vfiprintf_r+0x1ac>
3401dd56:	9b03      	ldr	r3, [sp, #12]
3401dd58:	3402      	adds	r4, #2
3401dd5a:	1d1a      	adds	r2, r3, #4
3401dd5c:	681b      	ldr	r3, [r3, #0]
3401dd5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
3401dd62:	9203      	str	r2, [sp, #12]
3401dd64:	9305      	str	r3, [sp, #20]
3401dd66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 3401de3c <_vfiprintf_r+0x22c>
3401dd6a:	2203      	movs	r2, #3
3401dd6c:	7821      	ldrb	r1, [r4, #0]
3401dd6e:	4650      	mov	r0, sl
3401dd70:	f7fe fd49 	bl	3401c806 <memchr>
3401dd74:	b138      	cbz	r0, 3401dd86 <_vfiprintf_r+0x176>
3401dd76:	eba0 000a 	sub.w	r0, r0, sl
3401dd7a:	2240      	movs	r2, #64	@ 0x40
3401dd7c:	9b04      	ldr	r3, [sp, #16]
3401dd7e:	3401      	adds	r4, #1
3401dd80:	4082      	lsls	r2, r0
3401dd82:	4313      	orrs	r3, r2
3401dd84:	9304      	str	r3, [sp, #16]
3401dd86:	f814 1b01 	ldrb.w	r1, [r4], #1
3401dd8a:	2206      	movs	r2, #6
3401dd8c:	4828      	ldr	r0, [pc, #160]	@ (3401de30 <_vfiprintf_r+0x220>)
3401dd8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
3401dd92:	f7fe fd38 	bl	3401c806 <memchr>
3401dd96:	2800      	cmp	r0, #0
3401dd98:	d03f      	beq.n	3401de1a <_vfiprintf_r+0x20a>
3401dd9a:	4b26      	ldr	r3, [pc, #152]	@ (3401de34 <_vfiprintf_r+0x224>)
3401dd9c:	bb1b      	cbnz	r3, 3401dde6 <_vfiprintf_r+0x1d6>
3401dd9e:	9b03      	ldr	r3, [sp, #12]
3401dda0:	3307      	adds	r3, #7
3401dda2:	f023 0307 	bic.w	r3, r3, #7
3401dda6:	3308      	adds	r3, #8
3401dda8:	9303      	str	r3, [sp, #12]
3401ddaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3401ddac:	443b      	add	r3, r7
3401ddae:	9309      	str	r3, [sp, #36]	@ 0x24
3401ddb0:	e76a      	b.n	3401dc88 <_vfiprintf_r+0x78>
3401ddb2:	fb0c 3202 	mla	r2, ip, r2, r3
3401ddb6:	460c      	mov	r4, r1
3401ddb8:	2001      	movs	r0, #1
3401ddba:	e7a8      	b.n	3401dd0e <_vfiprintf_r+0xfe>
3401ddbc:	2300      	movs	r3, #0
3401ddbe:	3401      	adds	r4, #1
3401ddc0:	f04f 0c0a 	mov.w	ip, #10
3401ddc4:	4619      	mov	r1, r3
3401ddc6:	9305      	str	r3, [sp, #20]
3401ddc8:	4620      	mov	r0, r4
3401ddca:	f810 2b01 	ldrb.w	r2, [r0], #1
3401ddce:	3a30      	subs	r2, #48	@ 0x30
3401ddd0:	2a09      	cmp	r2, #9
3401ddd2:	d903      	bls.n	3401dddc <_vfiprintf_r+0x1cc>
3401ddd4:	2b00      	cmp	r3, #0
3401ddd6:	d0c6      	beq.n	3401dd66 <_vfiprintf_r+0x156>
3401ddd8:	9105      	str	r1, [sp, #20]
3401ddda:	e7c4      	b.n	3401dd66 <_vfiprintf_r+0x156>
3401dddc:	fb0c 2101 	mla	r1, ip, r1, r2
3401dde0:	4604      	mov	r4, r0
3401dde2:	2301      	movs	r3, #1
3401dde4:	e7f0      	b.n	3401ddc8 <_vfiprintf_r+0x1b8>
3401dde6:	ab03      	add	r3, sp, #12
3401dde8:	462a      	mov	r2, r5
3401ddea:	a904      	add	r1, sp, #16
3401ddec:	4630      	mov	r0, r6
3401ddee:	9300      	str	r3, [sp, #0]
3401ddf0:	4b11      	ldr	r3, [pc, #68]	@ (3401de38 <_vfiprintf_r+0x228>)
3401ddf2:	f7fd fc01 	bl	3401b5f8 <_printf_float>
3401ddf6:	4607      	mov	r7, r0
3401ddf8:	1c78      	adds	r0, r7, #1
3401ddfa:	d1d6      	bne.n	3401ddaa <_vfiprintf_r+0x19a>
3401ddfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
3401ddfe:	07d9      	lsls	r1, r3, #31
3401de00:	d405      	bmi.n	3401de0e <_vfiprintf_r+0x1fe>
3401de02:	89ab      	ldrh	r3, [r5, #12]
3401de04:	059a      	lsls	r2, r3, #22
3401de06:	d402      	bmi.n	3401de0e <_vfiprintf_r+0x1fe>
3401de08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
3401de0a:	f7fe fcfb 	bl	3401c804 <__retarget_lock_release_recursive>
3401de0e:	89ab      	ldrh	r3, [r5, #12]
3401de10:	065b      	lsls	r3, r3, #25
3401de12:	f53f af1f 	bmi.w	3401dc54 <_vfiprintf_r+0x44>
3401de16:	9809      	ldr	r0, [sp, #36]	@ 0x24
3401de18:	e71e      	b.n	3401dc58 <_vfiprintf_r+0x48>
3401de1a:	ab03      	add	r3, sp, #12
3401de1c:	462a      	mov	r2, r5
3401de1e:	a904      	add	r1, sp, #16
3401de20:	4630      	mov	r0, r6
3401de22:	9300      	str	r3, [sp, #0]
3401de24:	4b04      	ldr	r3, [pc, #16]	@ (3401de38 <_vfiprintf_r+0x228>)
3401de26:	f7fd fe73 	bl	3401bb10 <_printf_i>
3401de2a:	e7e4      	b.n	3401ddf6 <_vfiprintf_r+0x1e6>
3401de2c:	340204fa 	.word	0x340204fa
3401de30:	34020504 	.word	0x34020504
3401de34:	3401b5f9 	.word	0x3401b5f9
3401de38:	3401dbeb 	.word	0x3401dbeb
3401de3c:	34020500 	.word	0x34020500

3401de40 <__swhatbuf_r>:
3401de40:	b570      	push	{r4, r5, r6, lr}
3401de42:	460c      	mov	r4, r1
3401de44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3401de48:	b096      	sub	sp, #88	@ 0x58
3401de4a:	4615      	mov	r5, r2
3401de4c:	2900      	cmp	r1, #0
3401de4e:	461e      	mov	r6, r3
3401de50:	da0c      	bge.n	3401de6c <__swhatbuf_r+0x2c>
3401de52:	89a3      	ldrh	r3, [r4, #12]
3401de54:	2100      	movs	r1, #0
3401de56:	f013 0f80 	tst.w	r3, #128	@ 0x80
3401de5a:	bf14      	ite	ne
3401de5c:	2340      	movne	r3, #64	@ 0x40
3401de5e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
3401de62:	2000      	movs	r0, #0
3401de64:	6031      	str	r1, [r6, #0]
3401de66:	602b      	str	r3, [r5, #0]
3401de68:	b016      	add	sp, #88	@ 0x58
3401de6a:	bd70      	pop	{r4, r5, r6, pc}
3401de6c:	466a      	mov	r2, sp
3401de6e:	f000 f879 	bl	3401df64 <_fstat_r>
3401de72:	2800      	cmp	r0, #0
3401de74:	dbed      	blt.n	3401de52 <__swhatbuf_r+0x12>
3401de76:	9901      	ldr	r1, [sp, #4]
3401de78:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
3401de7c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
3401de80:	4259      	negs	r1, r3
3401de82:	4159      	adcs	r1, r3
3401de84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3401de88:	e7eb      	b.n	3401de62 <__swhatbuf_r+0x22>

3401de8a <__smakebuf_r>:
3401de8a:	898b      	ldrh	r3, [r1, #12]
3401de8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
3401de8e:	079d      	lsls	r5, r3, #30
3401de90:	4606      	mov	r6, r0
3401de92:	460c      	mov	r4, r1
3401de94:	d507      	bpl.n	3401dea6 <__smakebuf_r+0x1c>
3401de96:	f104 0347 	add.w	r3, r4, #71	@ 0x47
3401de9a:	6023      	str	r3, [r4, #0]
3401de9c:	6123      	str	r3, [r4, #16]
3401de9e:	2301      	movs	r3, #1
3401dea0:	6163      	str	r3, [r4, #20]
3401dea2:	b003      	add	sp, #12
3401dea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
3401dea6:	ab01      	add	r3, sp, #4
3401dea8:	466a      	mov	r2, sp
3401deaa:	f7ff ffc9 	bl	3401de40 <__swhatbuf_r>
3401deae:	9f00      	ldr	r7, [sp, #0]
3401deb0:	4605      	mov	r5, r0
3401deb2:	4630      	mov	r0, r6
3401deb4:	4639      	mov	r1, r7
3401deb6:	f7fd fa85 	bl	3401b3c4 <_malloc_r>
3401deba:	b948      	cbnz	r0, 3401ded0 <__smakebuf_r+0x46>
3401debc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3401dec0:	059a      	lsls	r2, r3, #22
3401dec2:	d4ee      	bmi.n	3401dea2 <__smakebuf_r+0x18>
3401dec4:	f023 0303 	bic.w	r3, r3, #3
3401dec8:	f043 0302 	orr.w	r3, r3, #2
3401decc:	81a3      	strh	r3, [r4, #12]
3401dece:	e7e2      	b.n	3401de96 <__smakebuf_r+0xc>
3401ded0:	89a3      	ldrh	r3, [r4, #12]
3401ded2:	6020      	str	r0, [r4, #0]
3401ded4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
3401ded8:	81a3      	strh	r3, [r4, #12]
3401deda:	9b01      	ldr	r3, [sp, #4]
3401dedc:	e9c4 0704 	strd	r0, r7, [r4, #16]
3401dee0:	b15b      	cbz	r3, 3401defa <__smakebuf_r+0x70>
3401dee2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
3401dee6:	4630      	mov	r0, r6
3401dee8:	f000 f84e 	bl	3401df88 <_isatty_r>
3401deec:	b128      	cbz	r0, 3401defa <__smakebuf_r+0x70>
3401deee:	89a3      	ldrh	r3, [r4, #12]
3401def0:	f023 0303 	bic.w	r3, r3, #3
3401def4:	f043 0301 	orr.w	r3, r3, #1
3401def8:	81a3      	strh	r3, [r4, #12]
3401defa:	89a3      	ldrh	r3, [r4, #12]
3401defc:	431d      	orrs	r5, r3
3401defe:	81a5      	strh	r5, [r4, #12]
3401df00:	e7cf      	b.n	3401dea2 <__smakebuf_r+0x18>

3401df02 <_raise_r>:
3401df02:	291f      	cmp	r1, #31
3401df04:	b538      	push	{r3, r4, r5, lr}
3401df06:	4605      	mov	r5, r0
3401df08:	460c      	mov	r4, r1
3401df0a:	d904      	bls.n	3401df16 <_raise_r+0x14>
3401df0c:	2316      	movs	r3, #22
3401df0e:	6003      	str	r3, [r0, #0]
3401df10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401df14:	bd38      	pop	{r3, r4, r5, pc}
3401df16:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
3401df18:	b112      	cbz	r2, 3401df20 <_raise_r+0x1e>
3401df1a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
3401df1e:	b94b      	cbnz	r3, 3401df34 <_raise_r+0x32>
3401df20:	4628      	mov	r0, r5
3401df22:	f000 f853 	bl	3401dfcc <_getpid_r>
3401df26:	4622      	mov	r2, r4
3401df28:	4601      	mov	r1, r0
3401df2a:	4628      	mov	r0, r5
3401df2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
3401df30:	f000 b83a 	b.w	3401dfa8 <_kill_r>
3401df34:	2b01      	cmp	r3, #1
3401df36:	d00a      	beq.n	3401df4e <_raise_r+0x4c>
3401df38:	1c59      	adds	r1, r3, #1
3401df3a:	d103      	bne.n	3401df44 <_raise_r+0x42>
3401df3c:	2316      	movs	r3, #22
3401df3e:	6003      	str	r3, [r0, #0]
3401df40:	2001      	movs	r0, #1
3401df42:	e7e7      	b.n	3401df14 <_raise_r+0x12>
3401df44:	2100      	movs	r1, #0
3401df46:	4620      	mov	r0, r4
3401df48:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
3401df4c:	4798      	blx	r3
3401df4e:	2000      	movs	r0, #0
3401df50:	e7e0      	b.n	3401df14 <_raise_r+0x12>
	...

3401df54 <raise>:
3401df54:	4b02      	ldr	r3, [pc, #8]	@ (3401df60 <raise+0xc>)
3401df56:	4601      	mov	r1, r0
3401df58:	6818      	ldr	r0, [r3, #0]
3401df5a:	f7ff bfd2 	b.w	3401df02 <_raise_r>
3401df5e:	bf00      	nop
3401df60:	3402077c 	.word	0x3402077c

3401df64 <_fstat_r>:
3401df64:	b538      	push	{r3, r4, r5, lr}
3401df66:	2300      	movs	r3, #0
3401df68:	4d06      	ldr	r5, [pc, #24]	@ (3401df84 <_fstat_r+0x20>)
3401df6a:	4604      	mov	r4, r0
3401df6c:	4608      	mov	r0, r1
3401df6e:	4611      	mov	r1, r2
3401df70:	602b      	str	r3, [r5, #0]
3401df72:	f7e3 ffe1 	bl	34001f38 <_fstat>
3401df76:	1c43      	adds	r3, r0, #1
3401df78:	d102      	bne.n	3401df80 <_fstat_r+0x1c>
3401df7a:	682b      	ldr	r3, [r5, #0]
3401df7c:	b103      	cbz	r3, 3401df80 <_fstat_r+0x1c>
3401df7e:	6023      	str	r3, [r4, #0]
3401df80:	bd38      	pop	{r3, r4, r5, pc}
3401df82:	bf00      	nop
3401df84:	34021004 	.word	0x34021004

3401df88 <_isatty_r>:
3401df88:	b538      	push	{r3, r4, r5, lr}
3401df8a:	2300      	movs	r3, #0
3401df8c:	4d05      	ldr	r5, [pc, #20]	@ (3401dfa4 <_isatty_r+0x1c>)
3401df8e:	4604      	mov	r4, r0
3401df90:	4608      	mov	r0, r1
3401df92:	602b      	str	r3, [r5, #0]
3401df94:	f7e3 ffe0 	bl	34001f58 <_isatty>
3401df98:	1c43      	adds	r3, r0, #1
3401df9a:	d102      	bne.n	3401dfa2 <_isatty_r+0x1a>
3401df9c:	682b      	ldr	r3, [r5, #0]
3401df9e:	b103      	cbz	r3, 3401dfa2 <_isatty_r+0x1a>
3401dfa0:	6023      	str	r3, [r4, #0]
3401dfa2:	bd38      	pop	{r3, r4, r5, pc}
3401dfa4:	34021004 	.word	0x34021004

3401dfa8 <_kill_r>:
3401dfa8:	b538      	push	{r3, r4, r5, lr}
3401dfaa:	2300      	movs	r3, #0
3401dfac:	4d06      	ldr	r5, [pc, #24]	@ (3401dfc8 <_kill_r+0x20>)
3401dfae:	4604      	mov	r4, r0
3401dfb0:	4608      	mov	r0, r1
3401dfb2:	4611      	mov	r1, r2
3401dfb4:	602b      	str	r3, [r5, #0]
3401dfb6:	f7e3 ff7b 	bl	34001eb0 <_kill>
3401dfba:	1c43      	adds	r3, r0, #1
3401dfbc:	d102      	bne.n	3401dfc4 <_kill_r+0x1c>
3401dfbe:	682b      	ldr	r3, [r5, #0]
3401dfc0:	b103      	cbz	r3, 3401dfc4 <_kill_r+0x1c>
3401dfc2:	6023      	str	r3, [r4, #0]
3401dfc4:	bd38      	pop	{r3, r4, r5, pc}
3401dfc6:	bf00      	nop
3401dfc8:	34021004 	.word	0x34021004

3401dfcc <_getpid_r>:
3401dfcc:	f7e3 bf68 	b.w	34001ea0 <_getpid>

3401dfd0 <_calloc_r>:
3401dfd0:	b570      	push	{r4, r5, r6, lr}
3401dfd2:	fba1 5402 	umull	r5, r4, r1, r2
3401dfd6:	b934      	cbnz	r4, 3401dfe6 <_calloc_r+0x16>
3401dfd8:	4629      	mov	r1, r5
3401dfda:	f7fd f9f3 	bl	3401b3c4 <_malloc_r>
3401dfde:	4606      	mov	r6, r0
3401dfe0:	b928      	cbnz	r0, 3401dfee <_calloc_r+0x1e>
3401dfe2:	4630      	mov	r0, r6
3401dfe4:	bd70      	pop	{r4, r5, r6, pc}
3401dfe6:	220c      	movs	r2, #12
3401dfe8:	2600      	movs	r6, #0
3401dfea:	6002      	str	r2, [r0, #0]
3401dfec:	e7f9      	b.n	3401dfe2 <_calloc_r+0x12>
3401dfee:	462a      	mov	r2, r5
3401dff0:	4621      	mov	r1, r4
3401dff2:	f7fe f987 	bl	3401c304 <memset>
3401dff6:	e7f4      	b.n	3401dfe2 <_calloc_r+0x12>

3401dff8 <__ascii_mbtowc>:
3401dff8:	b082      	sub	sp, #8
3401dffa:	b901      	cbnz	r1, 3401dffe <__ascii_mbtowc+0x6>
3401dffc:	a901      	add	r1, sp, #4
3401dffe:	b142      	cbz	r2, 3401e012 <__ascii_mbtowc+0x1a>
3401e000:	b14b      	cbz	r3, 3401e016 <__ascii_mbtowc+0x1e>
3401e002:	7813      	ldrb	r3, [r2, #0]
3401e004:	600b      	str	r3, [r1, #0]
3401e006:	7812      	ldrb	r2, [r2, #0]
3401e008:	1e10      	subs	r0, r2, #0
3401e00a:	bf18      	it	ne
3401e00c:	2001      	movne	r0, #1
3401e00e:	b002      	add	sp, #8
3401e010:	4770      	bx	lr
3401e012:	4610      	mov	r0, r2
3401e014:	e7fb      	b.n	3401e00e <__ascii_mbtowc+0x16>
3401e016:	f06f 0001 	mvn.w	r0, #1
3401e01a:	e7f8      	b.n	3401e00e <__ascii_mbtowc+0x16>

3401e01c <__ascii_wctomb>:
3401e01c:	4603      	mov	r3, r0
3401e01e:	4608      	mov	r0, r1
3401e020:	b141      	cbz	r1, 3401e034 <__ascii_wctomb+0x18>
3401e022:	2aff      	cmp	r2, #255	@ 0xff
3401e024:	d904      	bls.n	3401e030 <__ascii_wctomb+0x14>
3401e026:	228a      	movs	r2, #138	@ 0x8a
3401e028:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3401e02c:	601a      	str	r2, [r3, #0]
3401e02e:	4770      	bx	lr
3401e030:	2001      	movs	r0, #1
3401e032:	700a      	strb	r2, [r1, #0]
3401e034:	4770      	bx	lr
	...

3401e038 <_sbrk>:
3401e038:	4a04      	ldr	r2, [pc, #16]	@ (3401e04c <_sbrk+0x14>)
3401e03a:	4603      	mov	r3, r0
3401e03c:	6811      	ldr	r1, [r2, #0]
3401e03e:	b909      	cbnz	r1, 3401e044 <_sbrk+0xc>
3401e040:	4903      	ldr	r1, [pc, #12]	@ (3401e050 <_sbrk+0x18>)
3401e042:	6011      	str	r1, [r2, #0]
3401e044:	6810      	ldr	r0, [r2, #0]
3401e046:	4403      	add	r3, r0
3401e048:	6013      	str	r3, [r2, #0]
3401e04a:	4770      	bx	lr
3401e04c:	3402100c 	.word	0x3402100c
3401e050:	34021010 	.word	0x34021010

3401e054 <_init>:
3401e054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3401e056:	bf00      	nop
3401e058:	bcf8      	pop	{r3, r4, r5, r6, r7}
3401e05a:	bc08      	pop	{r3}
3401e05c:	469e      	mov	lr, r3
3401e05e:	4770      	bx	lr

3401e060 <_fini>:
3401e060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3401e062:	bf00      	nop
3401e064:	bcf8      	pop	{r3, r4, r5, r6, r7}
3401e066:	bc08      	pop	{r3}
3401e068:	469e      	mov	lr, r3
3401e06a:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

3401e080 <SECURE_SystemCoreClockUpdate>:
3401e080:	e97f e97f 	sg
3401e084:	f7e5 bdfe 	b.w	34003c84 <__acle_se_SECURE_SystemCoreClockUpdate>
	...
