@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/nfs/tools/xilinx/Vivado_HLS/2013.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'ga38qoh' on host 'reisen.regent.e-technik.tu-muenchen.de' (Linux_x86_64 version 3.2.0-77-generic) on Fri Mar 13 20:24:00 CET 2015
            in directory '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/GettingStartedHLS'
@I [HLS-10] Opening project '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/GettingStartedHLS/fir_prj'.
@I [HLS-10] Adding design file 'files/fir.c' to the project.
@I [HLS-10] Adding test bench file 'files/fir_test.c' to the project.
@I [HLS-10] Adding test bench file 'files/out.gold.dat' to the project.
@I [HLS-10] Opening solution '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/GettingStartedHLS/fir_prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Importing test bench file 'files/out.gold.dat' ... 
@I [HLS-10] Importing test bench file 'files/fir_test.c' ... 
@I [HLS-10] Analyzing design file 'files/fir.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Elapsed time: 0.9 seconds; current memory usage: 46.6 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'fir' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 47.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 47.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'fir/c' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fir/x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'fir_mul_32s_32s_32_6': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'fir'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 47.6 MB.
@I [RTMG-282] Generating pipelined core: 'fir_mul_32s_32s_32_6_MulnS_0'
@I [RTMG-278] Implementing memory 'fir_shift_reg_ram' using block RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'fir'.
@I [WVHDL-304] Generating RTL VHDL for 'fir'.
@I [WVLOG-307] Generating RTL Verilog for 'fir'.
@I [HLS-112] Total elapsed time: 7.436 seconds; peak memory usage: 47.6 MB.
@I [LIC-101] Checked in feature [HLS]
Starting C synthesis ...
/nfs/tools/xilinx/Vivado_HLS/2013.3/bin/vivado_hls /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/GettingStartedHLS/fir_prj/solution1/csynth.tcl
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/nfs/tools/xilinx/Vivado_HLS/2013.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'ga38qoh' on host 'reisen.regent.e-technik.tu-muenchen.de' (Linux_x86_64 version 3.2.0-77-generic) on Fri Mar 13 20:24:00 CET 2015
            in directory '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/GettingStartedHLS'
@I [HLS-10] Opening project '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/GettingStartedHLS/fir_prj'.
@I [HLS-10] Adding design file 'files/fir.c' to the project.
@I [HLS-10] Adding test bench file 'files/fir_test.c' to the project.
@I [HLS-10] Adding test bench file 'files/out.gold.dat' to the project.
@I [HLS-10] Opening solution '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/GettingStartedHLS/fir_prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Importing test bench file 'files/out.gold.dat' ... 
@I [HLS-10] Importing test bench file 'files/fir_test.c' ... 
@I [HLS-10] Analyzing design file 'files/fir.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Elapsed time: 0.9 seconds; current memory usage: 46.6 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'fir' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 47.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 47.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'fir/c' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fir/x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'fir_mul_32s_32s_32_6': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'fir'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 47.6 MB.
@I [RTMG-282] Generating pipelined core: 'fir_mul_32s_32s_32_6_MulnS_0'
@I [RTMG-278] Implementing memory 'fir_shift_reg_ram' using block RAMs with power-on initialization.
