--------------- Build Started: 07/11/2016 23:31:11 Project: finish01, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Petro\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v1\Workspace01\finish01.cydsn\finish01.cyprj" -d CY8C4247LQI-BL483 -s "D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v1\Workspace01\finish01.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: pft.M0104: error: Clock Model Error: (WDT interrupt generated by PSoC Creator will be overwritten by the 'WDT0_ISR' ISR handler of the 'GlobalSignal_1' component and the user will not be able to attach his functions to the individual WDT interrupts using callbacks. Either remove the component or change the interrupt generation option to 'Implementation by user').
 * D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v1\Workspace01\finish01.cydsn\finish01.cydwr (Timer (WDT) ISR)
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
--------------- Build Failed: 07/11/2016 23:31:15 ---------------
