<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="synth_2" LaunchDir="G:/ZYNQ/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/27_ov7725_udp_pc/ov7725_udp_pc.runs/synth_2" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="impl_2" LaunchDir="G:/ZYNQ/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/27_ov7725_udp_pc/ov7725_udp_pc.runs/impl_2" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_2"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

