
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jun  4 14:57:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 508.977 ; gain = 197.137
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 916.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/xilinx/constrains file download/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnL_IBUF'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/xilinx/constrains file download/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1046.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.293 ; gain = 541.316
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1073.875 ; gain = 23.582

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24637c148

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.578 ; gain = 541.703

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1993.320 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1993.320 ; gain = 0.000
Phase 1 Initialization | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1993.320 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1993.320 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1993.320 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1993.320 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1993.320 ; gain = 0.000
Retarget | Checksum: 24637c148
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 23a7722ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1993.320 ; gain = 0.000
Constant propagation | Checksum: 23a7722ba
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1e5b36004

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1993.320 ; gain = 0.000
Sweep | Checksum: 1e5b36004
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG U1/U2/U2/next_state_BUFG_inst to drive 31 load(s) on clock net U1/U2/U2/next_state_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 292862b3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1993.320 ; gain = 0.000
BUFG optimization | Checksum: 292862b3b
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 292862b3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1993.320 ; gain = 0.000
Shift Register Optimization | Checksum: 292862b3b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 292862b3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1993.320 ; gain = 0.000
Post Processing Netlist | Checksum: 292862b3b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1993.320 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1993.320 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1993.320 ; gain = 0.000
Phase 9 Finalization | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1993.320 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1993.320 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2055.332 ; gain = 0.000
Ending Power Optimization Task | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2055.332 ; gain = 62.012

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.332 ; gain = 1005.039
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/xilinx/projects/project_9/project_9.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2055.332 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2055.332 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2055.332 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2055.332 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/projects/project_9/project_9.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a42ba151

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2055.332 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 20b0dd4f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.814 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 301c2fd6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 301c2fd6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 301c2fd6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23792faa7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2c51999a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2c51999a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2b53cf50f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6 nets or LUTs. Breaked 0 LUT, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 32c24864f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 34311047d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 2 Global Placement | Checksum: 34311047d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a1a3a973

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2a1582465

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 205d9534f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22e1260c1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24ffd8122

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ac536111

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e3ae45d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ba773b6c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 329894c4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 329894c4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2249f6db5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.412 | TNS=-67.486 |
Phase 1 Physical Synthesis Initialization | Checksum: 17acc88cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 250ac76d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2249f6db5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.061. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f35fed95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.332 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f35fed95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f35fed95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f35fed95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f35fed95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b7e9ec52

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.332 ; gain = 0.000
Ending Placer Task | Checksum: 247888383

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.332 ; gain = 0.000
78 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2055.332 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2055.332 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2055.332 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2055.332 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/projects/project_9/project_9.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.14s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.061 | TNS=-62.120 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e5386f81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.061 | TNS=-62.120 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e5386f81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.061 | TNS=-62.120 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/B_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U1/U2/U1/PC_reg[7]_0[7].  Re-placed instance U1/U2/U1/PC_reg[7]
INFO: [Physopt 32-735] Processed net U1/U2/U1/PC_reg[7]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.993 | TNS=-60.828 |
INFO: [Physopt 32-81] Processed net U1/U2/U1/PC_reg[7]_0[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U1/U2/U1/PC_reg[7]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.993 | TNS=-60.716 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/PC_reg[7]_0[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net U1/U2/U2/B_reg[6][0]. Critical path length was reduced through logic transformation on cell U1/U2/U2/B[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net U1/U2/U2/B[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.590 | TNS=-59.104 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.544 | TNS=-58.874 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[4]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[5]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B[5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_4_n_0. Critical path length was reduced through logic transformation on cell U1/U2/U1/U1/NZVC0__7_carry_i_4_comp.
INFO: [Physopt 32-735] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.428 | TNS=-56.670 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_8_n_0. Critical path length was reduced through logic transformation on cell U1/U2/U1/U1/NZVC0__7_carry_i_8_comp.
INFO: [Physopt 32-735] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.360 | TNS=-55.378 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net U1/U2/U1/U1/B_reg[6]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-54.578 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U2/B_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/B_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/PC_reg[7]_0[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B[5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U2/B_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-54.578 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1e5386f81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2055.332 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-54.578 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/B_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/PC_reg[7]_0[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[4]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[5]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B[5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net U1/U2/U1/U1/B_reg[6]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U2/B_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/B_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/PC_reg[7]_0[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B[5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U2/B_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-54.578 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2055.332 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1e5386f81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2055.332 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.312 | TNS=-54.578 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.749  |          7.542  |            2  |              0  |                     7  |           0  |           2  |  00:00:02  |
|  Total          |          0.749  |          7.542  |            2  |              0  |                     7  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d414efa4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
232 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2055.332 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.332 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2055.332 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2055.332 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2055.332 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2055.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/projects/project_9/project_9.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bc7e9ee ConstDB: 0 ShapeSum: cad64976 RouteDB: a0815c57

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jun  4 15:01:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 509.852 ; gain = 200.668
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 916.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/xilinx/constrains file download/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnL_IBUF'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/xilinx/constrains file download/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1047.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.746 ; gain = 541.895
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.793 . Memory (MB): peak = 1075.770 ; gain = 24.023

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24637c148

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.176 ; gain = 540.406

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.258 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1994.258 ; gain = 0.000
Phase 1 Initialization | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1994.258 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1994.258 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1994.258 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1994.258 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24637c148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1994.258 ; gain = 0.000
Retarget | Checksum: 24637c148
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 23a7722ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1994.258 ; gain = 0.000
Constant propagation | Checksum: 23a7722ba
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1e5b36004

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1994.258 ; gain = 0.000
Sweep | Checksum: 1e5b36004
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG U1/U2/U2/next_state_BUFG_inst to drive 31 load(s) on clock net U1/U2/U2/next_state_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 292862b3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1994.258 ; gain = 0.000
BUFG optimization | Checksum: 292862b3b
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 292862b3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1994.258 ; gain = 0.000
Shift Register Optimization | Checksum: 292862b3b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 292862b3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1994.258 ; gain = 0.000
Post Processing Netlist | Checksum: 292862b3b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1994.258 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.258 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1994.258 ; gain = 0.000
Phase 9 Finalization | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1994.258 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1994.258 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2056.309 ; gain = 0.000
Ending Power Optimization Task | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 2056.309 ; gain = 62.051

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2056.309 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 267a63d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.309 ; gain = 1004.562
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/xilinx/projects/project_9/project_9.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2056.309 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2056.309 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2056.309 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2056.309 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/projects/project_9/project_9.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a42ba151

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 20b0dd4f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 301c2fd6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.311 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 301c2fd6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 301c2fd6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23792faa7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2c51999a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2c51999a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.451 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2b53cf50f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6 nets or LUTs. Breaked 0 LUT, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 32c24864f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 34311047d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 2 Global Placement | Checksum: 34311047d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a1a3a973

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2a1582465

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 205d9534f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22e1260c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24ffd8122

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ac536111

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e3ae45d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ba773b6c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 329894c4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 329894c4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2249f6db5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.412 | TNS=-67.486 |
Phase 1 Physical Synthesis Initialization | Checksum: 17acc88cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 250ac76d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2249f6db5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.061. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f35fed95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.309 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f35fed95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f35fed95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f35fed95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f35fed95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2056.309 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b7e9ec52

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.309 ; gain = 0.000
Ending Placer Task | Checksum: 247888383

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.309 ; gain = 0.000
78 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2056.309 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2056.309 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2056.309 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2056.309 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2056.309 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/projects/project_9/project_9.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.07s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.061 | TNS=-62.120 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e5386f81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.061 | TNS=-62.120 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e5386f81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.061 | TNS=-62.120 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/B_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U1/U2/U1/PC_reg[7]_0[7].  Re-placed instance U1/U2/U1/PC_reg[7]
INFO: [Physopt 32-735] Processed net U1/U2/U1/PC_reg[7]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.993 | TNS=-60.828 |
INFO: [Physopt 32-81] Processed net U1/U2/U1/PC_reg[7]_0[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U1/U2/U1/PC_reg[7]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.993 | TNS=-60.716 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/PC_reg[7]_0[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net U1/U2/U2/B_reg[6][0]. Critical path length was reduced through logic transformation on cell U1/U2/U2/B[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net U1/U2/U2/B[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.590 | TNS=-59.104 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.544 | TNS=-58.874 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[4]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[5]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B[5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_4_n_0. Critical path length was reduced through logic transformation on cell U1/U2/U1/U1/NZVC0__7_carry_i_4_comp.
INFO: [Physopt 32-735] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.428 | TNS=-56.670 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_8_n_0. Critical path length was reduced through logic transformation on cell U1/U2/U1/U1/NZVC0__7_carry_i_8_comp.
INFO: [Physopt 32-735] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.360 | TNS=-55.378 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net U1/U2/U1/U1/B_reg[6]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-54.578 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U2/B_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/B_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/PC_reg[7]_0[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B[5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U2/B_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-54.578 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1e5386f81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2056.309 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-54.578 |
INFO: [Physopt 32-702] Processed net U1/U2/U1/B_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/PC_reg[7]_0[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[4]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[5]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B[5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net U1/U2/U1/U1/B_reg[6]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U2/B_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/B_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/PC_reg[7]_0[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__211_carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B[5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/B_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U1/U1/NZVC0__7_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U1/U2/U2/B_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-54.578 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1e5386f81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.312 | TNS=-54.578 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.749  |          7.542  |            2  |              0  |                     7  |           0  |           2  |  00:00:02  |
|  Total          |          0.749  |          7.542  |            2  |              0  |                     7  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d414efa4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
232 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2056.309 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2056.309 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.309 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2056.309 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2056.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/projects/project_9/project_9.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bc7e9ee ConstDB: 0 ShapeSum: cad64976 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: cda3dbe2 | NumContArr: 61d5684d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b4cb3969

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2131.758 ; gain = 75.449

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b4cb3969

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2131.758 ; gain = 75.449

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b4cb3969

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2131.758 ; gain = 75.449
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2e3e883d3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2174.906 ; gain = 118.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.010 | TNS=-49.722| WHS=-0.161 | THS=-1.470 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00510245 %
  Global Horizontal Routing Utilization  = 0.00598647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 435
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 391
  Number of Partially Routed Nets     = 44
  Number of Node Overlaps             = 52

Phase 2 Router Initialization | Checksum: 2c12872fa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2174.906 ; gain = 118.598

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2c12872fa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2174.906 ; gain = 118.598

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e090a760

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2174.906 ; gain = 118.598
Phase 4 Initial Routing | Checksum: 1e090a760

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2174.906 ; gain = 118.598
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+======================+
| Launch Setup Clock | Launch Hold Clock | Pin                  |
+====================+===================+======================+
| sys_clk_pin        | sys_clk_pin       | U1/U2/U1/PC_reg[0]/D |
| sys_clk_pin        | sys_clk_pin       | U1/U2/U1/PC_reg[1]/D |
| sys_clk_pin        | sys_clk_pin       | U1/U2/U1/PC_reg[2]/D |
+--------------------+-------------------+----------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.593 | TNS=-60.294| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 277a8ab4a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2207.438 ; gain = 151.129

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.645 | TNS=-61.282| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 194eaf995

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129
Phase 5 Rip-up And Reroute | Checksum: 194eaf995

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1355546cb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.500 | TNS=-58.583| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 125d7e811

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 125d7e811

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129
Phase 6 Delay and Skew Optimization | Checksum: 125d7e811

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.410 | TNS=-56.734| WHS=0.156  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 18c7aff0e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129
Phase 7 Post Hold Fix | Checksum: 18c7aff0e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.169816 %
  Global Horizontal Routing Utilization  = 0.222931 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 18c7aff0e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18c7aff0e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22196df41

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22196df41

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.410 | TNS=-56.734| WHS=0.156  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 22196df41

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129
Total Elapsed time in route_design: 20.171 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 233f43daf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 233f43daf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.438 ; gain = 151.129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
251 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2207.438 ; gain = 151.129
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/xilinx/projects/project_9/project_9.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/xilinx/projects/project_9/project_9.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
268 Infos, 14 Warnings, 14 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2207.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2207.438 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.438 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2207.438 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2207.438 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2207.438 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2207.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/projects/project_9/project_9.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net U1/U2/U1/MAR_reg[4]_0[0] is a gated clock net sourced by a combinational pin U1/U2/U1/data_out_reg[7]_i_2/O, cell U1/U2/U1/data_out_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U1/U2/U2/IR_Load_reg_i_1_n_0 is a gated clock net sourced by a combinational pin U1/U2/U2/IR_Load_reg_i_1/O, cell U1/U2/U2/IR_Load_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRARDADDR[10] (net: U1/U1/U2/Q[6]) which is driven by a register (U1/U2/U1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRARDADDR[4] (net: U1/U1/U2/Q[0]) which is driven by a register (U1/U2/U1/MAR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRARDADDR[5] (net: U1/U1/U2/Q[1]) which is driven by a register (U1/U2/U1/MAR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRARDADDR[6] (net: U1/U1/U2/Q[2]) which is driven by a register (U1/U2/U1/MAR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRARDADDR[7] (net: U1/U1/U2/Q[3]) which is driven by a register (U1/U2/U1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRARDADDR[8] (net: U1/U1/U2/Q[4]) which is driven by a register (U1/U2/U1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRARDADDR[9] (net: U1/U1/U2/Q[5]) which is driven by a register (U1/U2/U1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRBWRADDR[10] (net: U1/U1/U2/Q[6]) which is driven by a register (U1/U2/U1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRBWRADDR[4] (net: U1/U1/U2/Q[0]) which is driven by a register (U1/U2/U1/MAR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRBWRADDR[5] (net: U1/U1/U2/Q[1]) which is driven by a register (U1/U2/U1/MAR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRBWRADDR[6] (net: U1/U1/U2/Q[2]) which is driven by a register (U1/U2/U1/MAR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRBWRADDR[7] (net: U1/U1/U2/Q[3]) which is driven by a register (U1/U2/U1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRBWRADDR[8] (net: U1/U1/U2/Q[4]) which is driven by a register (U1/U2/U1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ADDRBWRADDR[9] (net: U1/U1/U2/Q[5]) which is driven by a register (U1/U2/U1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ENARDEN (net: U1/U1/U2/p_0_in4_out) which is driven by a register (U1/U2/U1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ENARDEN (net: U1/U1/U2/p_0_in4_out) which is driven by a register (U1/U2/U1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ENARDEN (net: U1/U1/U2/p_0_in4_out) which is driven by a register (U1/U2/U1/MAR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ENBWREN (net: U1/U1/U2/RW_reg_0) which is driven by a register (U1/U2/U1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ENBWREN (net: U1/U1/U2/RW_reg_0) which is driven by a register (U1/U2/U1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U1/U1/U2/RW_reg has an input control pin U1/U1/U2/RW_reg/ENBWREN (net: U1/U1/U2/RW_reg_0) which is driven by a register (U1/U2/U1/MAR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14548064 bits.
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
283 Infos, 39 Warnings, 14 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2591.730 ; gain = 384.293
INFO: [Common 17-206] Exiting Vivado at Wed Jun  4 15:02:15 2025...
