m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/veron10/DV_at_VERON/Learn_UVM/hello_uvm
T_opt
!s110 1754972953
VbOY^VO^^f0UjoVoGiQkZ_2
04 3 4 work top fast 0
=1-001cc447b718-689ac319-43c02-3fdb
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work -debugdb +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2_1;73
Xmy_test_sv_unit
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 DXx6 mtiUvm 7 uvm_pkg 0 22 8V[`8]Q0W57le7Z>zYaAj1
!s110 1754972942
VW>2m3:TDmOm`ihU>Bd>mL1
r1
!s85 0
!i10b 1
!s100 JRTQialQ7]h9foa`F?7hn1
IW>2m3:TDmOm`ihU>Bd>mL1
!i103 1
S1
R0
w1754972928
8my_test.sv
Fmy_test.sv
Z4 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Z5 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
Z6 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
Z7 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
Z8 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
Z9 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
Z10 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
Z11 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
Z12 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
Z13 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
Z14 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
Z15 F/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
!i122 0
L0 6 0
Z16 OL;L;2021.2_1;73
31
Z17 !s108 1754972942.000000
Z18 !s107 /home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|top.sv|my_test.sv|
Z19 !s90 -sv|+cover=bcesft|+acc|-f|list.f|
!i113 0
Z20 !s102 +cover=bcesft
Z21 o-sv +cover=bcesft +acc -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtop
R2
R2
R3
DXx4 work 11 top_sv_unit 0 22 hz>HRnmL;KUPjbdVkLl^h0
Z22 !s110 1754972943
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 @cDZ1XUBXjSPQHKl=5ffF3
II8STW?]JlFmXciAj0WJW51
!s105 top_sv_unit
S1
R0
Z23 w1754892791
Z24 8top.sv
Z25 Ftop.sv
!i122 0
L0 7 6
R16
31
R17
R18
R19
!i113 0
R20
R21
R1
Xtop_sv_unit
R2
R2
R3
R22
Vhz>HRnmL;KUPjbdVkLl^h0
r1
!s85 0
!i10b 1
!s100 _iS4^MEX_RA4fXiM`N5Z=1
Ihz>HRnmL;KUPjbdVkLl^h0
!i103 1
S1
R0
R23
R24
R25
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
!i122 0
L0 5 0
R16
31
R17
R18
R19
!i113 0
R20
R21
R1
