arch = "AArch64"
name = "Z6.0+dmb.st+addr+dmb.st"
hash = "3d57869bd1c7150c59f5e7873e1c6f96"
cycle = "Rfe DpAddrdW Wse DMB.STdWR Fre DMB.STdWW"
relax = ""
safe = "Rfe Fre Wse DMB.STdWW DMB.STdWR DpAddrdW"
prefetch = "0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T"
com = "Rf Ws Fr"
orig = "DMB.STdWW Rfe DpAddrdW Wse DMB.STdWR Fre"
symbolic = ["x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB ST
	MOV W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X4 = "z", X1 = "y" }
code = """
	LDR W0,[X1]
	EOR W2,W0,W0
	MOV W3,#1
	STR W3,[X4,W2,SXTW]
"""

[thread.2]
init = { X3 = "x", X1 = "z" }
code = """
	MOV W0,#2
	STR W0,[X1]
	DMB ST
	LDR W2,[X3]
"""

[final]
expect = "sat"
assertion = "*z = 2 & 1:X0 = 1 & 2:X2 = 0"
