Reading OpenROAD database at '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/41-odb-heuristicdiodeinsertion/1-odb-fuzzydiodeplacement/user_project.odb'…
Reading library file at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
Reading macro library file at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
[WARNING STA-1140] /workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib line 1, library CF_SRAM_1024x32_wb_wrapper already exists.
Reading design constraints file at '/workspace/peripheral-example/openlane/user_project/signoff.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 0.75
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
Placement Analysis
---------------------------------
total displacement       9106.5 u
average displacement        0.6 u
max displacement           22.1 u
original HPWL          180132.9 u
legalized HPWL         184646.3 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 2853 instances
[INFO DPL-0021] HPWL before          184646.3 u
[INFO DPL-0022] HPWL after           181416.6 u
[INFO DPL-0023] HPWL delta               -1.7 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
sram_inst matched with sram_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  165300.00
  Fill cell                               872    3273.14
  Tap cell                               4884    6110.86
  Antenna cell                           4335   10847.90
  Buffer                                    2       7.51
  Clock buffer                             88    1218.67
  Timing Repair Buffer                   1062    9659.26
  Inverter                                557    2090.76
  Clock inverter                           60     818.28
  Sequential cell                         755   17752.03
  Multi-Input combinational cell         2531   22450.28
  Total                                 15147  239528.69
Writing OpenROAD database to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/user_project.odb'…
Writing netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/user_project.nl.v'…
Writing powered netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/user_project.pnl.v'…
Writing layout to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/user_project.def'…
Writing timing constraints to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/user_project.sdc'…
